## BURR-BROWN IC DATA BOOK



## Model Index


OPA177 ..... 2.19
OPA404 ..... 2.71
OPA445 3.2.27 OPT209OPA5013.2.33OPA5023.2.39OPA5123.2.49
OPA541 3.2.55
OPA544 3.2.63
OPA600 ..... 2.82
OPA602 ..... 2.85
OPA603 ..... 2.94
OPA604 ..... 2.106
OPA606 ..... 2.118
OPA620 ..... 2.127
OPA621 2.143
OPA622 ..... 2.159
OPA623 ..... 2.177
OPA627 ..... 2.193
OPA628 ..... 2.206
OPA633 ..... 3.2.70
OPA637 ..... 2.193
OPA640 ..... 2.221
OPA641 ..... 2.234
OPA642 ..... 2.247
OPA643 ..... 2.262OPA6442.275
OPA646 ..... 2.288
OPA648 ..... 2.301
OPA650 ..... 2.312
OPA651 ..... 2.314
OPA654 ..... 2.316
OPA655 ..... 2.324
OPA658 ..... 2.326
OPA660 ..... 2.328
OPA671 ..... 2.346
OPA675 ..... 2.353
OPA676 ..... 2.353
OPA678 ..... 2.366
OPA1013 ..... 2.381
OPA2107 ..... 2.390OPA21112.397
OPA2541 ..... 3.2.78
OPA2544 ..... 3.2.86
OPA2604 ..... 2.410
OPA2650 2.422
OPA2658 ..... 2.424
OPA2662 ..... 2.426
OPA4650 ..... 2.445OPA46582.447

6.2

6.2

6.2

OPT301

OPT301 .....  ..... 6.13 .....  ..... 6.13 .....  ..... 6.13
PGA102
PGA102 ..... 6.24 ..... 6.24
PGA103
PGA103 ..... 4.149 ..... 4.149
PGA202
PGA202
PGA202 ..... 4.157 ..... 4.157
OPT202
OPT202 ..... 4.164 ..... 4.164 ..... 4.164
PGA203
PGA203
PGA203 ..... 4.164 ..... 4.164 ..... 4.164
PGA204 ..... 4.174
PGA205 ..... 4.174
PGA206 ..... 4.188
PGA207 ..... 4.188
PWS725 ..... 5.142
PWS726 ..... 5.142
PWS740 ..... 5.148
PWS745 ..... 5.156
PWS750 ..... 5.166
RCV420 ..... 4.190
REF01 ..... 8.3
REFO2 ..... 8.11
REF05 ..... 8.19
REF10 ..... 8.25
REF101 ..... 8.32
REF102 ..... 8.41
REF200 ..... 8.50
REF1004 ..... 8.65
REG1117 ..... 8.72
REG5601 ..... 8.79
SHC615 ..... 7.77
UAF42 ..... 7.96
VCA610 ..... 2.449
XTR101 ..... 4.200
XTR103 ..... 4.215
XTR104 ..... 4.225
XTR110 ..... 4.236
XTR501 ..... 4.245
0804MC ..... 3.2.94
100MS ..... 5.177
722 ..... 5.179
724 ..... 5.184
3554 ..... 2.461
3583 ..... 3.2.95
3584 ..... 3.2.100
3650 ..... 5.189
3652 ..... 5.189
3656 ..... 5.201
4127 ..... 7.102
4302 ..... 7.110
4341 ..... 7.117

## Model Index

| ADC71 | . 2.3 | DAC703 | 3.55 |
| :---: | :---: | :---: | :---: |
| ADC76 | . 2.7 | DAC707 | 3.65 |
| ADC80AG | 2.11 | DAC708 | 3.65 |
| ADC80MAH | 2.15 | DAC709 | 3.65 |
| ADC84 | 2.19 | DAC712 | 3.77 |
| ADC85 | 2.19 | DAC713 | 3.88 |
| ADC87H | . 2.19 | DAC714 | 3.92 |
| ADC574A | . 2.23 | DAC725 | . 3.96 |
| ADC601 | . 2.33 | DAC729 | 3.103 |
| ADC603 | . 2.37 | DAC811. | 3.114 |
| ADC614 | . 2.55 | DAC813. | 3.123 |
| ADC674A | . 2.70 | DAC1204 | 3.134 |
| ADC700. | . 2.76 | DAC2813 | 3.141 |
| ADC701 | .. 2.88 | DAC2814 | 3.150 |
| ADC774 | 2.103 | DAC2815 | 3.161 |
| ADC803. | 2.110 | DAC4813 | 3.172 |
| ADC7802 | 2.113 | DAC4814 | 3.180 |
| ADS574 | 2.126 | DAC4815 | 3.192 |
| ADS602 | 2.139 | DAC7528 | 3.202 |
| ADS605 | 2.147 | DAC7541 | 3.210 |
| ADS610 | 2.162 | DAC7545 | . 3.218 |
| ADS703 | 2.166 | DAC7800 | 3.225 |
| ADS704 | 2.170 | DAC7801 | 3.225 |
| ADS774 | 2.174 | DAC7802 | 3.225 |
| ADS7800 | 2.188 | DAC8043 | 3.238 |
| ADS7803 | 2.199 | DDC101 | . 2.318 |
| ADS7804 | 2.212 | DEM-ADS605 | .....A. 4 |
| ADS7805 | 2.222 | DEM-ADS7804/05 | ...... A. 9 |
| ADS7806 | 2.232 | DEM-ADS7806/07 | ... A. 20 |
| ADS7807 | .. 2.250 | DEM-ADS7808/09 | ... A. 32 |
| ADS7808 | .. 2.269 | DEM-ADS7810/19 | ..... A. 45 |
| ADS7809 | 2.279 | DEM-DAC600. | ... A. 56 |
| ADS7810 | 2.289 | DEM-DAl1710 | ..A. 64 |
| ADS7819 | 2.298 | DEM-OPA64x | . A.68* |
| ADS7833 | . 2.307 | DEM-PCM1702 | . A. 76 |
| DAC56. | ..... 3.3 | DEM-PCM1710 | .. A. 82 |
| DAC80 | ... 3.8 | DEM-PCM1760 | ....A. 86 |
| DAC600 | .. 3.17 | DF1700 | 8.3.148 |
| DAC601. | ... 3.29 | DF1750 | 8.3.158 |
| DAC602 | .. 3.32 | DF1760 | . 8.1.37 |
| DAC650. | .. 3.35 | DSP101 | . 2.345 |
| DAC667 | ... 3.46 | DSP102 | . 2.345 |
| DAC700 | .. 3.55 | DSP201 | .. 3.245 |
| DAC701 | .. 3.55 | DSP202 | .. 3.245 |
| DAC702. | ... 3.55 | ISO150 ... | ...... 4.1 |

MPC100 ..... 5.2
MPC102 ..... 5.18
MPC104 ..... 5.33
MPC506 ..... 5.48
MPC507 ..... 5.48
MPC508 ..... 5.59
MPC509 ..... 5.59
MPC800 ..... 5.69
MPC801 ..... 5.77
PCM54 ..... 8.2.52
PCM55 ..... 8.2.52
PCM56P ..... 8.2.55
PCM58 ..... 8.2.64
PCM61 ..... 8.2.70
PCM63 ..... 8.2.74
PCM66 ..... 8.2.84
PCM67/69 ..... 8.2.91
PCM78 ..... 8.1.3
PCM1700 ..... 8.2.103
PCM1702 ..... 8.2.108
PCM1710 ..... 8.2.116
PCM1712 ..... 8.2.125
PCM1714 ..... 8.2.135
PCM1715 ..... 8.2.139
PCM1750 ..... 8.1.19
PCM1760 ..... 8.1.37
SDM862 ..... 2.367
SDM863 ..... 2.367
SDM872 ..... 2.367
SDM873 ..... 2.367
SHC76 ..... 6.2
SHC298 ..... 6.7
SHC605 ..... 6.15
SHC615 ..... 6.30
SHC702 ..... 2.88
SHC803 ..... 6.49
SHC804 ..... 6.49
SHC5320 ..... 6.53
VFC32 ..... 7.2
VFC100 ..... 7.9
VFC101 ..... 7.24
VFC110 ..... 7.34
VFC121 ..... 7.42
VFC320 ..... 7.50

NOTE: (*) This product can be found in the 1995 Burr-Brown IC Data Book-Linear Products.

## How to Use This Book

If you know the MODEL NUMBER,

If you know the PRODUCT TYPE,

If you want NEW MODELS,

If you want a PRICE,

If you want TAPE \& REEL SPECS,

Use the Model Index on the INSIDE FRONT COVER.

Use the TABBED TABLE OF CONTENTS, or use the SELECTION GUIDE TABLES at the front of each tabbed section.

Use the Model Index on the INSIDE FRONT COVER or the SELECTION GUIDE
TABLES at the front of each tabbed section. All new models contained in this edition are shown in boldface. Also, contact your local BurrBrown representative for information on new models released since publication of this data book.

Contact your local Burr-Brown or representative. See INSIDE BACK COVER.

See TAPE \& REEL SPECIFICATIONS, Appendix C, or contact your local Burr-Brown representative.

# Burr-Brown Integrated Circuits Data Book 

## Linear Products 1925

## For Immediate Assistance, Contact Your Local Salesperson

LI-464
©1995 Burr-Brown Corporation
Printed in USA
Burr-Brown Corporation
International Airport Industrial Park

Mailing Address:
PO Box 11400
Tucson, AZ 85734

## Street Address:

6730 S. Tucson Blvd.
Tucson, AZ 85706

Tel: (602) 746-1111 ${ }^{(1)}$ • FAX: (602) 889-1510 ${ }^{(1)}$ • Cable: BBRCORP
For immediate Product Information or Technical Assistance, call
1-800-548-6132
in the USA.
Worldwide FAX Number
1-602-889-1510 ${ }^{(1)}$
Burr-Brown FAXLine (USA Only)
1-800-548-6133

NOTE: (1) As of March 19, 1995, the area code for Arizona (except for the metropolitan Phoenix area) will be changed from 602 to 520 , please dial your operator for further assistance.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits or products described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Table of Contents

BURR-BROWN CORPORATION
About Burr-Brown, Applications Library, Sales \& Service ..... 1
OPERATIONAL AMPLIFIERS
2
POWER OPERATIONAL AMPLIFIERS3
4
INSTRUMENTATION AMPLIFIERS5
ISOLATION PRODUCTS6
OPTICAL SENSORS
7
SPECIAL FUNCTIONS
REFERENCES AND REGULATORS
8
APPENDIX A
Demonstration Board Products
APPENDIX B
Cross Reference Guide
APPENDIX C
Tape and Reel Specifications
APPENDIX D
Package Drawings (Mechanicals)
C
A
B
D

EB

# 1 Burr-Brown Corporation 

## About Burr-Brown

Burr-Brown Corporation is an international leader in the design and manufacturer of precision microcircuits and microelectronic-based systems for use in data acquisition, signal conditioning, and control applications throughout the world.
The Company's products range from precision linear integrated circuits to data collection systems and personal computer instrumentation. The Company's integrated circuit components are used in analog and digital signal processing applications found in medical and scientific instrumentation, factory automation, automatic test equipment, process control, and consumer products such as electronic musical instruments and professional audio equipment.

## Company Facts

- Founded in 1956.
- Corporate headquarters: Tucson, Arizona.
- 1470 employees.
- $1000+$ products.
- Manufacturing and technical facilities in: Tucson, Arizona; Atsugi, Japan; Livingston, Scotland.
- 7 North American direct sales offices, 130 sales representatives and distributors in 180+ locations.
- International sales and distribution subsidiaries in Austria, France, Germany, Italy, Japan, the Netherlands, Switzerland, and the United Kingdom; 26 sales representatives throughout the rest of the world.
- Over 200 sales and service staff worldwide.


## Burr-Brown Receives

 ISO9001 Certification in U.S. and EuropeIn September 1993, Burr-Brown Corporation received ISO9001 certification in the United States and Europe, simultaneously. In the United States, registration is recognized through the AT\&T Quality Registrar by the Registration Accreditation Board (RAB). Certification is accepted through the Electronics Industries Quality Registrar by the Dutch Registration Board (RCV) in Europe.
ISO9001 is the international standard for assessing the quality systems of companies that design, manufacture, and test products. Adopted by 91 member
 manufacturing, trade, and communications industries. Certification indicates that a formal quality system exists for all processes and that these processes are audited on a timely basis.

# Applications Library 

## Applications Bulletins and Design Software

APPLICATIONS LIBRARYThe following applications information is available from Burr-Brown at no charge.Call 1-800-548-6132 to order.
APPLICATIONS BULLETINS
Increasing INA117 Differential Input Range ..... AB-001
Make a Precision Current Source or Current Sink ..... AB-002
Voltage-Reference Filters ..... AB-003
Make a Precision -10V Reference ..... AB-004
Make a Precision $\pm 10 \mathrm{~V}$ Reference ..... AB-005
Make a -10V to +10V Adjustable Precision Voltage Source ..... AB-006
Classical Op Amp or Current-Feedback Op Amp? This Composite Op Amp Gives you the Best of Both Worlds ..... AB-007
AC Coupling Instrumentation and Difference Amplifiers ..... AB-008
Single-Supply Operation of Isolation Amplifiers ..... AB-009
$\pm 200$ V Difference Amplifier with Common-mode Voltage Monitor ..... AB-010
Low Power Supply Voltage Operation of REF102 10V Precision Voltage Reference ..... AB-011
Boost ISO120 Bandwidth to More Than 100kHz ..... AB-012
Increasing ADC603 Input Range ..... AB-013
Input Overload Protection for the RCV420
4-20mA Current-loop Receiver ..... AB-014
Extending the Common-mode Range of Difference Amplifiers ..... AB-015
Boost Amplifier Output Swing With Simple Modification ..... AB-016
Low-pass Active Filter Design Program ..... AB-017
$0-20 \mathrm{~mA}$ Receiver Using the RCV420 ..... AB-018
Using the ADS7800 12-Bit ADC with Unipolar Input Signals ..... AB-019
Operational Amplifier and Instrumentation
Amplifier Macromodels ..... AB-020
Synchronization of ISO120/ISO121 Isolation Amplifiers ..... AB-021
Fast Settling Low-Pass Filter ..... AB-022
Simple Output Filter Eliminates ISO Amp Output Ripple and Keeps Full Bandwidth ..... AB-023
Analog Isolation with Power ..... AB-024
Boost Instrumentation Amp CMR with Common-Mode Driven Supplies ..... AB-025
A Low Noise, Low Distortion Design for Anti-Aliasing and Anti-Imaging Filters ..... AB-026
High Speed Data Conversion ..... AB-027
Feedback Plots Define Op Amp AC Performance ..... AB-028
Input Filtering the INA117 $\pm 200 \mathrm{~V}$ Difference Amplifier ..... AB-029
Thermal and Electrical Properties of Selected Packaging Materials ..... AB-030
IC Building Blocks Form Complete Isolated 4-20mA Current-Loop Systems ..... AB-032
Single-Supply, Low-Power Measurements of Bridge Networks ..... AB-033
MFB Low-Pass Filter Design Program ..... AB-034
Filter Design Program for the UAF42 Universal Active Filter ..... AB-035
Diode-Based Temperature Measurement ..... AB-036
Mounting Consideration for TO-3 Package ..... AB-037
Heat Sinking-TO-3 Thermal Model ..... AB-038
Power Amplifier Stress and Power Handling Limitations ..... AB-039
Frequency-to-Voltage Conversion ..... AB-040
Single Supply 4-20mA Current Loop Receiver ..... AB-041
Programmable-Gain Instrumentation Amplifiers ..... AB-042
Use Low-Impedance Bridges on 4-20mA Current Loops ..... AB-043
Improved Device Noise Performance for the 3650 Isolation Amplifier ..... AB-044
Op Amp Performance Analysis ..... AB-045
Operational Amplifier Macromodels: A Comparison ..... AB-046
Noise Sources in Applications Using Capacitive Coupled Isolated Amplifiers ..... AB-047
The ACF2101 Used as a Bipolar Switched Integrator ..... AB-048
The MPC100 Analog Multiplexer Improves RF Signal Distribution ..... AB-049
Compensate Transimpedance Amplifiers Intuitively ..... AB-050
Double the Output Current to a Load with the Dual OPA2604 Audio Op Amp ..... AB-051
OPA660 Drives Magnetic Recording Head ..... AB-052
Improved Noise Performance of the ACF2101 Switched Integrator ..... AB-053
Clamping Amplifiers Track Power Supplies ..... AB-054
Precision IA Swings Rail-to-Rail on Single 5V Supply ..... AB-056
Comparison of Noise Performance Between a FET
Transimpedance Amplifier and a Switched IntegratorAB-057
Simple Filter Turns Square Waves into Sine Waves ..... AB-058
MTTF, Failrate, Reliability and Life Testing ..... AB-059
Careful Layout Tames Sample-Hold Pedestal Errors . ..... AB-060
Digitally Programmable, Time-Continuous Active Filter ..... AB-062
Design and Application of Transformer-Coupled Hybrid Isolation Amplifier Model 3656 ..... AB-078
The Key to Understanding Sources of Error in the ISO100 Isolation Amplifier ..... AB-079

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## Applications Library

## Applications Bulletins and Design Software

Hybrid Isolation Amps Zap Prices and Voltage Barriers .. AB-080 Isolation Amps Hike Accuracy and Reliability ............. AB-093
Build A Three Phase Sine Wave Generator With the UAF42

AB-096
Voltage-to-Frequency Converters Offer Useful Options In A/D Conversion.
An Error Analysis of the ISO102 in Small Signal Measuring

AB-130

DC/DC Converter Noise Reduction............................. AB-162
Partial Discharge Testing
AB-162

Implementation and Applications of Current Sources and Current Receivers

AB-165
Coding Schemes Used with Data Converters ............. AB-175
Exchanging Files on the Customer Service
Electronic Bulletin Board
AB-176

## CDAC Architecture Plus Resistor Divider Gives ADC574

Pinout with Sampling, Low-Power, New Input Ranges AB-178
Video Operational Amplifiers ..... AB-179
Ultra High-Speed ICs ..... AB-180
Diamond Transistor OPA660 ..... AB-181
New Ultra High-Speed Circuit Techniques with Analog ICs ..... AB-183
Designing Active Filters With The Diamond Transistor OPA660 ..... AB-190
Intermodulation Distortion (IMD) ..... AB-194
DESIGN SOFTWARE
FilterPro Disk AB/E-034, 035
Spice Disk AB/E-020

# Sales and Service 


#### Abstract

ABOUT THIS BOOK To keep with the easy-to-use format we established last year, the Burr-Brown Integrated Circuits Data Books for 1995 will be similar to the 1994 books. Both the Linear Products and Data Conversion Products books are available free from your local salesperson or representative-see Sales Office Listings at back of book-or by calling our literature request line at 1-800-548-6132. Order both, or just the one that fits your needs.


## How to Use This Book

Burr-Brown model numbers are listed in the Selection Guides at the beginning of each tabbed section. With these tables you can quickly compare specs among different models and choose the best part for your design. Products appearing in boldface type are new products introduced by Burr-Brown since publication of the 1994 data books.
Data sheets are arranged alphanumerically by product type, so if you know the name of the part you can find it quickly. Or, use the Model Index on the inside front cover, or page numbers as listed in the Selection Guide tables.

## CUSTOMER SERVICE

Burr-Brown is committed to providing the best customer service in the industry-whether it be a need for additional technical literature, technical assistance, to place an order, or to return products. For immediate assistance with any problem or inquiry, contact your local Burr-Brown salesperson or representative. See Sales Office Listings at back of book
Direct factory assistance is available by calling the following numbers (6:30am to 5pm MST.)

## Technical Literature or Applications Assistance

In addition to individual data sheets, Burr-Brown also provides its customers with applications bulletins, a comprehensive product selection guide on either a PC or Macintosh diskette, promotional samples, comprehensive brochures featuring many product types, and applications assistance by calling 1-800-548-6132.
Literature requests may also be posted 24 hours/day by calling our automated literature request line at (602) 741-3884. When using this service, please be prepared to give your name, company, full address and phone number, as well as the product name or type of literature you are requesting.

## FAXLine

The Burr-Brown FAXLine is now available for customer requests for product literature. Call 1-800-548-6133 (USA Only) to receive a Component Literature Fax Form, complete with FAXLine literature order numbers. Up to three pieces of literature may be requested per call.

## Prices and Quotations

Price quotations made by Burr-Brown or its authorized field sales representatives are valid for 30 days. Delivery quotations are subject to reconfirmation at the time of order placement. Please call your local sales representative or distributor (see list at the back of this book).

## Placing Orders

You can place orders via telephone, FAX, mail, TWX, or Telex with any authorized Burr-Brown field sales office, sales representative, or authorized distributors. See Sales Office Listings at back of book for the office nearest you.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## Sales and Service

## Returns and Warranty Service

When returning products for any reason, contact Burr-Brown prior to shipping for authorization and shipping instructions. For complete instructions, contact your local salesperson or representative. Customers outside the USA should call the nearest sales office for details and information-see International Sales Office Listing at back of book.
To return product, please call for your RMA number. Ship units prepaid and supply the original purchase order number and date, along with an explanation of the malfunction. Upon receipt of the returned devices, Burr-Brown will verify the mal-
function and inform you of the warranty status cost to repair or replace, credits, and status of replacements where applicable.

## Area Code Alert!

Beginning March 19, 1995, the area code for Arizona will be changed from a single area code state to a dual area code state (The area code for the entire state, with the exception of the Phoenix Metropolitan area, will change from 602 to 520 .). The phone company will provide a new number change message until June, 1995.

# 2 Operational Amplifiers 

The following selection guides include new products which combine exceptional performance with monolithic IC reliability and economy. Many of these products implement low noise bipolar, Difet $^{\circledR}$, and wideband complementary bipolar processes.
The following highlights some of our newest developments:
OPA124-Low Cost, Low Noise Op Amp. Proven Difet ${ }^{\circledR}$ technology in low cost 8 -pin plastic DIP and surface mount packages. High performance grade offers 1 pA bias current and $2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ drift.
OPA129—Ultra-Low Bias Current Difet ${ }^{\circledR}$ Op Amp. This amplifier has bias current under 100fA in a low cost, 8-pin plastic DIP and SOIC package.
OPA64x—Wideband Op Amps. This series offers unity-gain bandwidths up to 1.3 GHz while providing other unique features such as:

95dBc Spurious Free Dynamic Range
$1.8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Voltage Noise
55mW Power Dissipation
2500V/ $\mu \mathrm{s}$ Slew Rate
$0.007 \% / 0.008^{\circ}$ Differential Gain/Phase Errors
OPA628-Low Distortion Voltage Feedback Op Amp. This product features 0.1 dB gain flatness to 30 MHz together with differential gain error $0.015 \%$ max and differential phase error of $0.015^{\circ}$ max.
OPA65x-Low Cost, Wideband Op Amps. This high speed family of eight features both current
and voltage feedback models with unity gain stable bandwidths up to 900 MHz and input bias currents as low as 100 pA . Two models are also available in dual and quad configurations.

OPA2604-Dual FET-Input, Low Distortion Op Amp. This low cost, dual op amp features $0.0003 \%$ distortion and wide supply range (to $\pm 24 \mathrm{~V}$ ).
OPA678-Wideband Switched-Input Op Amp. This amplifier has two input stages which can be switched to the output stages in 4 ns .
VCA610-Wideband Voltage Controlled Amplifier. This product has a gain control range from -40 dB to +40 dB and is available in an 8 -pin plastic DIP or SOIC package.

OPA2662-Dual, Wide-Bandwidth Transconductance Amplifier. This product is ideal for applications requiring a tightly controlled current to drive laser diodes, tuning coils, and driver transformers.
Spice macromodels are available for many of our products. By using a simulation program with integrated circuit emphasis (SPICE), designers can model amplifier behavior to investigate circuit performance over a variety of conditions and signals.

Power operational amplifiers and buffers are described in Section 3, instrumentation amplifiers in Section 4, and isolation amplifiers in Section 5.

| Description | Model | Offset Voltage, max |  | Bias Current (25 ${ }^{\circ} \mathrm{C}$ ) max ( $\mu \mathrm{A})$ | Open <br> Loop <br> Gain <br> min <br> (dB) | Frequency Response |  | Rated Output, min |  | Temp Range ${ }^{(1)}$ | Pkg | PageNo. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { At } \\ 25^{\circ} \mathrm{C} \\ ( \pm \mathrm{mV}) \end{gathered}$ | $\begin{gathered} \text { Temp } \\ \text { Drift, } \\ \left( \pm \mu \mathbf{V} /{ }^{\circ} \mathrm{C}\right) \\ \hline \end{gathered}$ |  |  | Unity Gain <br> (MHz) | Slew Rate (V/ $\mu \mathrm{s}$ ) |  |  |  |  |  |
| Two-Channel | OPA675 | 1 | 5 | 35 | 65 | $185^{(2)}$ | 350 | 2.1 | 30 | Com, Mil | DIP | 2.353 |
|  | OPA676 | 1 | 5 | 35 | 65 | $185{ }^{(2)}$ | 350 | 2.1 | 30 | Com, Mil | DIP | 2.353 |
|  | OPA678 | 1.5 | 20 | 50 | 50 | 200 | 350 | 2.5 | 30 | Com, Mil | DIP, SOIC | 2.366 |
| Voltage | VCA610 | - | - | $6^{(3)}$ | (4) | $30^{(5)}$ | 60 | $3.0{ }^{(6)}$ | $80^{(7)}$ | Ind | DIP, SOIC | 2.449 |

Controlled Gain
NOTES: (1) $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, $\mathrm{Mil}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) -3 dB BW at Gain of $+10 \mathrm{~V} / \mathrm{V}$. (3) Typical. (4) $\mathrm{C} / \mathrm{L}$ Gain range: -40 to +40 dB . (5) Gain $=40 \mathrm{~dB}$. (6) Vp-p typ. (7) Short circuit current.

Difet ${ }^{\oplus}$, Burr-Brown Corporation

| Description | Model | Offset Voltage max |  | $\qquad$ | Open <br> Loop Gain min (dB) | Frequency Response |  | Rated Output, min |  | Temp $^{\text {Range }}{ }^{(1)}$ | Pkg | $\begin{aligned} & \text { Page } \\ & \text { No. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { At } \\ & 25^{\circ} \mathrm{C} \\ & ( \pm \mathrm{mV}) \end{aligned}$ | $\begin{gathered} \text { Temp } \\ \text { Drift } \\ \left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right) \end{gathered}$ |  |  | $\begin{aligned} & \text { Unity } \\ & \text { Gain }^{(3)} \\ & (\mathrm{MHz}) \end{aligned}$ | $\begin{aligned} & \text { Slew } \\ & \text { Rate } \\ & (\mathbf{V} / \mu \mathrm{s}) \end{aligned}$ |  |  |  |  |  |
| FET | OPA627 | 0.1 | 0.8 | . 005 | 112 | 16 | 55 | 11.5 | $45^{(3)}$ | Ind | TO-99, DIP, SOIC | 2.193 |
|  | OPA637 | 0.1 | 0.8 | . 005 | 112 | 80 | 135 | 11.5 | $45^{(3)}$ | Ind | $\begin{aligned} & \text { TO-99, } \\ & \text { DIP, SOIC } \end{aligned}$ | 2.193 |
|  | OPA111 | 0.25 | 1 | $\pm 0.001$ | 120 | 2 | 2 | 11 | 5.5 | Ind | TO-99 | 2.27 |
|  | OPA124 | 0.25 | 2 | $\pm 0.001$ | 120 | 1.5 | 1 | 11 | 5.5 | Ind | DIP, SOIC | 2.45 |
|  | OPA671 | 5.0 | $10^{(3)}$ | . 05 | 74 | 35 | 107 | 10.5 | 50 | Ind | DIP | 2.346 |
| Wideband | OPA602 | 0.25 | 2 | $\pm .001$ | 92 | 6.5 | 35 | 11.5 | 15 | Ind | TO-99, DIP, SOIC | 2.85 |
|  | OPA606 OPA671 | $\begin{aligned} & 0.5 \\ & 5.0 \end{aligned}$ | $\begin{gathered} 5 \\ 10^{(3)} \end{gathered}$ | $\begin{gathered} \pm 0.01 \\ .05 \end{gathered}$ | $\begin{gathered} 100 \\ 74 \end{gathered}$ | $\begin{aligned} & 13 \\ & 35 \end{aligned}$ | $\begin{gathered} 35 \\ 107 \end{gathered}$ | $\begin{gathered} 12 \\ 10.5 \end{gathered}$ | $\begin{gathered} 5 \\ 50 \end{gathered}$ | Com Ind | $\begin{gathered} \text { TO-99, DIP } \\ \text { DIP } \end{gathered}$ | $\begin{aligned} & 2.118 \\ & 2.346 \end{aligned}$ |
| Dual FET | OPA2111 <br> OPA2107 | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | $\begin{gathered} 2.8 \\ 5 \end{gathered}$ | $\begin{gathered} \pm 0.004 \\ .005 \end{gathered}$ | $\begin{gathered} 114 \\ 84 \end{gathered}$ | $\stackrel{2}{4.5^{(5)}}$ | $\begin{gathered} 2 \\ 18 \end{gathered}$ | $\begin{aligned} & 10 \\ & 11 \end{aligned}$ | $\begin{gathered} 5 \\ 5.5 \end{gathered}$ | Ind, Mil Ind | $\begin{aligned} & \text { TO-99, DIP } \\ & \text { TO-99, } \\ & \text { DIP, SOIC } \end{aligned}$ | $\begin{aligned} & 2.397 \\ & 2.390 \end{aligned}$ |
| Low Power (Dual) Single Supply Opera | OPA1013 | 0.3 | 2.5 | 30 | 120 | 0.6 | . 35 | 12 | 6.5 | Com | DIP | 2.381 |
| Bipolar | OPA177 | 0.01 | 0.1 | 1.5 | 134 | 0.6 | 0.3 | 12 | 12 | Ind | $\begin{aligned} & \text { DIP, } \\ & \text { SOIC } \end{aligned}$ | 2.19 |
|  | OPA77 | 0.025 | 0.3 | 2.0 | 134 | 0.6 | 0.3 | 12 | 12 | Ind | DIP | 2.19 |
|  | OPA27 | 0.025 | 0.6 | $\pm 40$ | 120 | 8 | 1.9 | 12 | 16.7 | Mil, Com | $\begin{aligned} & \text { TO-99, } \\ & \text { DIP, SOIC } \end{aligned}$ | 2.6 |
|  | OPA37 | 0.025 | 0.6 | $\pm 40$ | 120 | 63 | 11.9 | 12 | 16.7 | Mil, Com | TO-99, <br> DIP, SOIC | 2.6 |

NOTES: (1) Com $=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Mil $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) Gain BW Product at $\mathrm{G}=5$. (3) Typical. (4) Gain BW Product at $\mathrm{G}=10$. (5) Gain BW Product at $\mathrm{G}=100$.

## LOW BIAS CURRENT OPERATIONAL AMPLIFIERS

Boldface = NEW

| Description | Model | $\begin{gathered} \begin{array}{c} \text { Offset Voltage } \\ \max \end{array} \\ \hline \end{gathered}$ |  | Bias Current $\left(25^{\circ} \mathrm{C}\right)$ max (pA) | Open <br> Loop <br> Gain <br> min <br> (dB) | Frequency Response |  | Rated Output, min |  | Temp Range ${ }^{(1)}$ | Pkg | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { At } \\ 25^{\circ} \mathrm{C} \\ ( \pm \mathrm{MV}) \end{gathered}$ | Temp Drift $\left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right)$ |  |  | Unity Gain ${ }^{(2)}$ (MHz) | Slew Rate ${ }^{(2)}$ (V/ $/ \mathrm{s}$ ) |  |  |  |  |  |
| FET | OPA111 | 0.25 | 1 | $\pm 1$ | 120 | 2 | 2 | 11 | 5.5 | Ind | TO-99 | 2.27 |
|  | OPA124 | 0.25 | 2 | $\pm 1$ | 120 | 1.5 | 2 | 11 | 5.5 | Ind | DIP, SOIC | 2.45 |
|  | OPA627 | 0.1 | 0.8 | 5 | 112 | 16 | 55 | 11.5 | $45{ }^{(2)}$ | Ind | $\begin{aligned} & \text { TO-99, } \\ & \text { DIP, SOIC } \end{aligned}$ | 2.193 |
|  | OPA637 | 0.1 | 0.8 | 5 | 112 | $80^{(4)}$ | 135 | 11.5 | $45^{(2)}$ | Ind | $\begin{aligned} & \text { TO-99, } \\ & \text { DIP, SOIC } \end{aligned}$ | 2.193 |
|  | OPA671 | 5.0 | $10^{(3)}$ | 50 | 74 | 35 | 107 | 10.5 | 50 | Ind | DIP | 2.346 |
| Ultra-Low | OPA128 | 0.5 | 5 | $\pm 0.075$ | 110 | , | 3 | 10 | 5 | Com | TO-99 | 2.53 |
| Bias Current | OPA129 | 1.5 | 15 | $\pm 0.100$ | 94 | 1 | 3 | 10 | 5 | Com | DIP, SOIC | 2.62 |


| Description | Model | Offset Voltage, max |  | Bias Current ( $25^{\circ} \mathrm{C}$ ) max (pA) | Open <br> Loop <br> Gain <br> min <br> (dB) | Frequency Response |  | Rated Output, min |  | Temp Range ${ }^{(1)}$ | Pkg | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { At } \\ 25^{\circ} \mathrm{C} \\ ( \pm \mathrm{mV}) \end{gathered}$ | $\begin{gathered} \text { Temp } \\ \text { Drift } \\ \left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right) \\ \hline \end{gathered}$ |  |  | Unity Gain (MHz) | Slew Rate (V/ $\mu \mathrm{s}$ ) |  |  |  |  |  |
| Dual FET | OPA2111 | 0.5 | 2.8 | $\pm 4$ | 114 | 2 | 2 | 10 | 5 | Ind | $\begin{gathered} \text { TO-99, } \\ \text { DIP } \end{gathered}$ | 2.397 |
|  | OPA2107 | 0.5 | 5 | 5 | 84 | 4.5 | 18 | 11 | 5.5 | Ind | $\begin{aligned} & \text { TO-99, } \\ & \text { DIP, SOIC } \end{aligned}$ | 2.390 |
| Quad FET | OPA404 | 0.75 | $3^{(2)}$ | $\pm 4$ | 92 | 6.4 | 35 | 11.5 | 5 | Ind | $\begin{aligned} & \text { DIP, } \\ & \text { SOIC } \end{aligned}$ | 2.71 |
| Low Cost | OPA121 | 2 | 10 | $\pm 5$ | 110 | 2 | 2 | 11 | 5.5 | Com | TO-99, DIP, SOIC | 2.39 |
|  | OPA602 | 0.25 | 2 | 1 | 92 | 6.5 | 35 | 11.5 | 15 | Ind | $\begin{aligned} & \text { TO-99, } \\ & \text { DIP, SOIC } \end{aligned}$ | 2.85 |
| Wideband | OPA606 | 0.5 | 5 | $\pm 10$ | 100 | 13 | 35 | 12 | 5 | Com DIP | TO-99, DIP | 2.118 |
|  | OPA654 | 3 | $40^{(2)}$ | 50 | $94^{(2)}$ | 32 | 750 | 11 | $200{ }^{(2)}$ | Ind | TO-3 | 2.316 |
|  | OPA671 | 5.0 | $10^{(3)}$ | 50 | 74 | 35 | 107 | 10.5 | 50 | Ind | DIP | 2.346 |

NOTES: (1) $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Mil $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) Typical. (3) Gain $=3 \mathrm{~V} / \mathrm{V}$. (4) Gain BW Product at $\mathrm{G}=10$.

## LOW NOISE OPERATIONAL AMPLIFIERS

Boldface $=$ NEW


NOTES: (1) Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Mil}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$. (2) Typical. (3) Low distortion, $0.0003 \%$.

[^0]BE

# For Immediate Assistance, Contaci Your Local Salesperison 

UNITY-GAIN BUFFER OPERATIONAL AMPLIFIERS
Boldface = NEW

| Description | Model | Rated Output, min |  | Frequency Response |  |  | Gain(V/V) | Input Impedance $(\Omega)$ | Temp Range ${ }^{(1)}$ | Pkg | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & -3 \mathrm{~dB} \\ & (\mathrm{MHz}) \end{aligned}$ | Full Power (MHz) | $\begin{gathered} \text { SR } \\ (V / \mu \mathbf{s}) \end{gathered}$ |  |  |  |  |  |
| High Performance | 3553 | 10 | 200 | 300 | 32 | 2000 | $\approx 1$ | $10^{11}$ | Ind | TO-3 | A |
| Low Cost | BUF634 | 10 | 250 | 180 |  | 2000 | $\approx 1$ | 50M | Ind | $\begin{aligned} & \text { DIP, SO-8, } \\ & \text { TO-220 } \end{aligned}$ | 3.18 |
|  | OPA633 | 11 | 80 | 275 | 65 | 2500 | $\approx 1$ | 1.5M | Ind | DIP | 3.70 |
| Transconductance Amp and Buffer | OPA660 | 3.7 | 10 | 850 | 570 | 3000 | $\approx 1$ | 1M | XInd | DIP, SOIC | 2.328 |
| High Slew Rate | BUF600 | $3.3$ | $20$ | $650$ | $320$ | $3400$ | $\approx 1$ | $4.8 \mathrm{M}$ | XInd | DIP, SOIC | 3.1.3 |
|  | BUF601 | $3.3$ | $20$ | $900$ | $320$ | $3600$ | $\approx 1$ | $2.5 \mathrm{M}$ | XInd | DIP, SOIC | 3.1.3 |

NOTE: (1) Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (2) XInd $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
" $A$ " indicates a product that is still available but not included in the 1995 Data Books-contact factory for data sheet.

| WIDE BANDWIDTH OPERATIONAL AMPLIFIERS |  |  |  |  |  |  |  |  |  |  | Boldface $=$ NEW |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Description | Model | Frequency Response |  |  | Comp | Rated Output, min |  | Offset Voltage, max |  | Open <br> Loop Gain, min (dB) | Temp Range ${ }^{(1)}$ | Pkg | $\begin{gathered} \text { Page } \\ \text { No. } \end{gathered}$ |
|  |  |  | Slew |  |  |  |  |  |  |  |  |  |  |
|  |  | Gain BW | Rate min | $\begin{gathered} \mathbf{t}_{\mathbf{s}} \\ \pm 0.1 \% \end{gathered}$ |  |  |  | $\begin{gathered} \mathrm{At} \\ 25^{\circ} \mathrm{C} \end{gathered}$ | Temp Drift |  |  |  |  |
|  |  | (MHz) | ( $\mathrm{V} / \mathrm{\mu s}$ ) | (ns) |  | ( $\pm$ V) | $( \pm \mathrm{mA})$ | ( $\pm \mathrm{mV}$ ) | $\left({ }^{( } \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right)$ |  |  |  |  |
| FET | OPA602 | $6.5{ }^{(9)}$ | 28 | 600 | int | 11.5 | 15 | 0.25 | 2 | 92 | Ind | TO-99, | 2.85 |
|  |  |  |  |  |  |  |  |  |  |  |  | DIP, SOIC |  |
|  | OPA604 | 20 | 15 | $1 \mu \mathrm{~s}$ | int | 11 | $35^{(2)}$ | 3 | $8{ }^{(2)}$ | 80 | Ind | DIP, SOIC | 2.106 |
|  | OPA654 | 32 | $750{ }^{(2)}$ | 150 | ext | 11 | 200 ${ }^{(2)}$ | 3 | $40^{(2)}$ | $94^{(2)}$ | Ind | TO-3 | 2.316 |
|  | OPA655 | 400 | 300 | 12 | int | 2.5 | $35^{(2)}$ | 1 | 20 | 55 | XInd, Mil | DIP, SOIC | 2.324 |
|  | OPA671 | 35 | 107 | 150 | int | 10.5 | $50^{(2)}$ | 5 | $10^{(2)}$ | $74^{(2)}$ | Ind | DIP | 2.346 |
| Dual | OPA2107 | $4.5{ }^{(9)}$ | 13 | $1.5 \mu \mathrm{~s}$ | int | 11 | 5.5 | 0.5 | 5 | 84 | Ind, Mil | TO-99, | 2.390 |
| Dual | OPA2604 | 20 | 15 | $1 \mu \mathrm{~s}$ | int | 11 | $35^{(2)}$ | 3 | $8^{(2)}$ | 80 | Ind | $\begin{aligned} & \text { DIP, SOIC } \\ & \text { DIP, } \\ & \text { SOIC } \end{aligned}$ | 2.410 |
| Op Amp | OPA606 | 13 | 25 | $1 \mu \mathrm{~s}$ | int | 12 | 5 | 0.5 | 5 | 100 | Com | $\begin{aligned} & \text { TO-99, } \\ & \text { DIP, } \end{aligned}$ | 2.118 |
|  | OPA627 | 16 | 40 | 450 | int | 11.5 | $45^{(2)}$ | 0.1 | 0.8 | 112 | Ind | TO-99 | 2.193 |
|  | OPA637 | 80 | 100 | 300 | G>5 | 11.5 | $45{ }^{(2)}$ | 0.1 | 0.8 | 112 | Ind | DIP, SOIC | 2.193 |
|  | 3554 | $\begin{gathered} 1700, \\ A=1000 \end{gathered}$ | 1000 | 120 | ext | 10 | 100 | 1 | 15 | 100 | Ind | $\begin{aligned} & \text { DIP, SOIC } \\ & \text { TO-3 } \end{aligned}$ | 2.461 |
| Current- <br> Feedback | OPA603 | 160 | $1000{ }^{(2)}$ | 50 | int | 10 | $150^{(2)}$ | 5 | $8{ }^{(2)}$ | $440 \mathrm{k} \Omega^{(8)}$ | Ind | DIP | 2.94 |
|  | OPA644 | 500 | 2500 | 16.5 | int | 2.75 | 40 | 3.0 | 35 | $2 \mathrm{M} \Omega^{(8)}$ | Ind, Mil | DIP, SOIC | 2.275 |
|  | OPA648 | 1GHz | 1200 | 9 | int | 2.2 | 25 | 6.0 | 10 ${ }^{(2)}$ | $165 \mathrm{k} \mathbf{K}^{(8)}$ | XInd, | DIP, SOIC | 2.301 |
| Low Power CurrentFeedback | OPA623 | 350 | $2100{ }^{(2)}$ | 9 | NA | 3.0 | 70 | $-8^{(2)}$ | $125^{(2)}$ | 53 | XInd | DIP, | 2.177 |
|  |  |  |  |  |  |  |  |  |  |  |  | SOIC |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | OPA658 | 900 | 1700 ${ }^{(2)}$ | 11.5 | int | 2.5 | 30 | 5.5 | $20^{(2)}$ | 100k $\mathrm{S}^{(8)}$ | XInd | DIP, SOIC | 2.326 |
| Dual | OPA2658 | 750 | 1700 | 11.5 | int | 2.5 | 30 | 5 | 25 | TBD | XInd | DIP, SOIC | 2.424 |
| Quad | OPA4658 | 750 | 1700 | 11.5 | int | 2.5 | 30 | 5 | 25 | TBD | XInd | DIP, SOIC | 2.447 |
| Transconductance Amp and Buffer | OPA660 | 850 | $3000{ }^{(2)}$ | 25 | NA | 4.0 | 10 | $+7^{(2)}$ | $50^{(2)}$ | $125^{(7)}$ | Ind | $\begin{aligned} & \text { DIP, } \\ & \text { SOIC } \end{aligned}$ | 2.328 |
| Dual Transconductance Amp | OPA2662 | 370 | $58{ }^{(6)}$ | $2.6{ }^{(5)}$ | NA | 3.4 | 75 | $12{ }^{(2)}$ | 35 | $580{ }^{(7)}$ | XInd | DIP, SOIC | 2.426 |
| Quad FET | OPA404 | 6.4 | 28 | 600 | int | 11.5 | 5 | $0.75{ }^{(2)}$ | $3{ }^{(2)}$ | 92 | Ind | $\begin{aligned} & \text { DIP, } \\ & \text { SOIC } \end{aligned}$ | 2.71 |
| Low Noise | OPA27 | $8, A=1$ | 1.7 | - | int | 12 | 16.7 | 0.025 | 0.6 | 120 | Mil | TO-99, DIP | 2.6 |
| Bipolar | OPA37 | $63, A=5$ | 11 | - | int ${ }^{(3)}$ | 12 | 16.7 | 0.025 | 0.6 | 120 | Mil | TO-99, DIP | 2.6 |


| Description | Model | Frequency Response |  |  | Comp | Rated <br> Output，min |  | Offset Voltage max |  | Open <br> Loop <br> Gain， min <br> （dB） | Temp <br> Range ${ }^{(1)}$ | Pkg | PageNo． |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Gain BW （MHz） | Slew |  |  |  |  |  |  |  |  |  |  |
|  |  |  | Rate min | $\begin{gathered} \mathbf{t}_{\mathrm{S}} \\ \pm 0.1 \% \end{gathered}$ |  |  |  | $\begin{gathered} \text { At } \\ 25^{\circ} \mathrm{C} \\ ( \pm \mathrm{mV}) \end{gathered}$ | $\begin{gathered} \text { Temp } \\ \text { Drift } \\ \left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right) \end{gathered}$ |  |  |  |  |
|  |  |  | （V／$/ \mathrm{s}$ ） | （ns） |  | （ $\pm$ V） | $( \pm m \mathrm{~A})$ |  |  |  |  |  |  |
| Low <br> Distortion | OPA628 | 160 | $310^{(2)}$ | 20 | int | 3 | 30 | 1 | $6{ }^{(2)}$ | 90 | XInd | DIP，SOIC | 2.206 |
|  | OPA642 | 450 | $380{ }^{(2)}$ | 11.5 | int | 2.5 | 35 | 1.0 | $2.0^{(2)}$ | $95^{(2)}$ | XInd，Mil | DIP，SOIC | 2.247 |
|  | OPA643 | $\begin{gathered} 1.5 \mathrm{GHz} \\ \mathrm{~A}=5 \end{gathered}$ | 1000 | 16.5 | int | 2.5 | 40 | 1.5 | $3^{(2)}$ | $95^{(2)}$ | XInd，Mil | DIP，SOIC | 2.262 |
| Very <br> Wideband Low Noise Low Power | OPA640 | 1.3 GHz | 350 | 18 | int | 2.25 | 25 | 2.0 | $6^{(2)}$ | $57^{(2)}$ | XInd，Mil | DIP，SOIC | 2.221 |
|  | OPA641 | 1.6 GHz | 640 | 6 | int | 2.2 | 25 | 2.0 | $6^{(2)}$ | $57^{(2)}$ | XInd，Mil | DIP，SOIC | 2.254 |
|  |  | $\mathrm{A}=2$ |  |  |  |  |  |  |  |  |  |  |  |
|  | OPA646 | 650 | 180 | 11.5 | int | 2.0 | 25 | 2.5 | 12 | $51^{(2)}$ | XInd，Mil | DIP，SOIC | 2.288 |
|  | OPA651 | 575 | 350 | 11.5 | int | 2.5 | 30 | 1.0 | $3^{(2)}$ | 47 | XInd | DIP，SOIC |  |
|  |  | $\mathrm{A}=2$ |  |  |  |  |  |  |  |  |  |  |  |
| Low Noise Wideband | OPA620 | 300 | 175 | 13 | int | 3 | 50 | 0.5 | $8^{(2)}$ | 55 | Ind，Mil | $\begin{aligned} & \text { DIP, } \\ & \text { SOIC } \\ & \text { DIP, } \end{aligned}$ | 2.127 |
|  | OPA621 | 500， | 350 | 15 | int | 3 | 50 | 0.5 | $12^{(2)}$ | 55 | Ind，Mil |  | 2.143 |
|  |  | $\mathrm{A}=2$ |  |  |  |  |  |  |  |  |  |  |  |
| High Slew Rate | OPA622 | 250 | $1600^{(2)}$ | 17 | NA | 3 | 70 | $0.1{ }^{(2)}$ | $210^{(2)}$ | 50 | XInd | $\begin{aligned} & \text { DIP, } \\ & \text { SOIC } \end{aligned}$ | 2.159 |
| Fast Settling | OPA600 | 5000， | 400 | 80 | ext | 9 | 180 | 4 | 20 | 86 | Ind | DIP | 2.82 |
|  |  | $A=1000$ |  |  |  |  |  |  |  |  |  |  |  |
| Very Fast Settling Switched Input | OPA675 | 3000, | 240 | 15 | ext | 2.1 | $30^{(2)}$ | 1 | 5 | 65 | Com，Mil | DIP | 2.353 |
|  |  | A＝16 |  |  |  |  |  |  |  |  |  |  |  |
|  | OPA676 | 3000， | 240 | 15 | ext | 2.1 | $30^{(2)}$ | 1 | 5 | 65 | Com，Mil | DIP | 2.353 |
|  |  | A＝16 |  |  |  |  |  |  |  |  |  |  |  |
|  | OPA678 | 200 | $350{ }^{(2)}$ | 22 | ext | 2.5 | 44 | 1 | 10 | 50 | Ind，Mil | DIP， | 2.366 |
|  |  | $\mathrm{A}=1$ |  |  |  |  |  |  |  |  |  | SOIC |  |
| Low Cost | OPA27 | 8，$A=1$ | 1.7 | － | int | 12 | 16.7 | 0.100 | 1.8 | 117 | Com | DIP，SOIC | 2.6 |
|  | OPA37 | $63, A=5$ | 11 | － | int ${ }^{(3)}$ | 12 | 16.7 | 0.100 | 1.8 | 117 | Com | DIP，SOIC | 2.6 |
|  | OPA650 | 560 | 180 | 11.5 | int | 2.0 | 30 | 1 | $3^{(2)}$ | 45 | XInd | DIP，SOIC | 2.312 |
| Dual Quad | OPA2650 | 560 | 180 | 11.5 | int | 2.5 | 25 | 3 | 5 | 43 | XInd | DIP，SOIC | 2.422 |
|  | OPA4650 | 900 | 1500 | 11.5 | int | 2.5 | 25 | 3 | 5 | 43 | XInd | DIP，SOIC | 2.422 |
| Voltage Controlled Gain | VCA610 | 30 | 60 | － | int | 2 | 80 | － | － | C／L | Ind | DIP，SOIC | 2.449 |
|  |  |  |  |  |  |  | Short |  |  |  |  |  |  |
|  |  |  |  |  |  |  | Circuit |  |  |  |  |  |  |

NOTES：（1） $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ，Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ，XInd $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ，Mil $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ．（2）Typical．（3） $\mathrm{G}=5 \mathrm{~min}$ ．（4）Typical $\mathrm{G} \geq 50$ ．（5）Rise time， $10 \%$ to $90 \%$ ．（6）Current output， $\mathrm{mA} / \mathrm{ns}$ ．（7）Transconductance，mA／V．（8）Open－loop transimpedance．（9）Gain Bandwidth G＝100．

## HIGH VOLTAGE，HIGH CURRENT OPERATIONAL AMPLIFIERS

Boldface $=$ NEW


NOTES：（1） $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ，Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ，XInd $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ，Mil $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ．（2）Typical．（3） $\mathrm{G}=5 \mathrm{~min}$ ．（4）Typical $\mathrm{G} \geq 50$ ．（5）Rise time， $10 \%$ to $90 \%$ ．（6）Current output， $\mathrm{mA} / \mathrm{ns}$ ．（7）Transconductance，mA／V．（8）Open－loop transimpedance．（9）Gain Bandwidth G＝100．
＂ A ＂indicates a product that is still available but not included in the 1995 Data Books－contact factory for data sheet．


## Ultra-Low Noise Precision OPERATIONAL AMPLIFIERS

## FEATURES

- LOW NOISE: $3.8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ max at 1 kHz
- LOW OFFSET: $25 \mu \mathrm{~V}$ max
- LOW DRIFT: $0.6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- HIGH OPEN-LOOP GAIN: 120dB min
- HIGH COMMON-MODE REJECTION: 114dB min
- HIGH POWER SUPPLY REJECTION: 100 dB min
- FITS OP-07, OP-05, AD510, AD517 SOCKETS


## DESCRIPTION

The OPA27/37 is an ultra-low noise, high precision monoltihic operational amplifier.
Laser-trimmed thin-film resistors provide excellent long-term voltage offset stability and allow superior voltage offset compared to common zener-zap techniques.
A unique bias current cancellation circuit allows bias and offset current specifications to be met over the full $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.
The OPA27 is internally compensated for unity-gain stability. The decompensated OPA37 requires a closedloop gain $\geq 5$.
The Burr-Brown OPA27/37 is an improved replacement for the industry-standard OP-27/OP-37.

## APPLICATIONS

- PRECISION INSTRUMENTATION
- DATA ACQUISITION
- TEST EQUIPMENT
- PROFESSIONAL AUDIO EQUIPMENT
- TRANSDUCER AMPLIFIER
- RADIATION HARD EQUIPMENT



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{cC}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5 ^ { \circ }} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA27/37A, OPA27/37E |  |  | OPA27/37B, OPA27/37F |  |  | OPA27/37C, OPA27/37G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| NOISE ${ }^{(6)}$ $\begin{aligned} & \text { Voltage, } \mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{O}}=30 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \text { Current, }=1)^{(1)} \mathrm{f}_{\mathrm{O}} \\ & \mathrm{f}_{\mathrm{O}}=30 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 3.1 \\ 2.9 \\ 2.7 \\ 0.07 \\ 1.7 \\ 1.0 \\ 0.4 \end{gathered}$ | $\begin{gathered} 5.5 \\ 4.5 \\ 3.8 \\ 0.18 \\ 4.0 \\ 2.3 \\ 0.6 \\ \hline \end{gathered}$ |  | $\begin{gathered} 3.5 \\ 3.1 \\ 3.0 \\ 0.08 \\ 1.7 \\ 1.0 \\ 0.4 \end{gathered}$ | $\begin{gathered} 5.5 \\ 4.5 \\ 3.8 \\ 0.18 \\ 4.0 \\ 2.3 \\ 0.6 \\ \hline \end{gathered}$ |  | $\begin{gathered} 3.8 \\ 3.3 \\ 3.2 \\ 0.09 \\ 1.7 \\ 1.0 \\ 0.4 \\ \hline \end{gathered}$ | 8.0 <br> 5.6 <br> 4.5 <br> 0.25 <br> 0.6 | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vp}$-p <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE ${ }^{(2)}$ Input Offset Voltage Average Drift ${ }^{(3)}$ Long Term Stability ${ }^{(4)}$ Supply Rejection | $\begin{aligned} & T_{A M I N} \text { to } T_{A M A X} \\ & \pm V_{C C}=4 \text { to } 18 \mathrm{~V} \\ & \pm \mathrm{V}_{\mathrm{CC}}=4 \text { to } 18 \mathrm{~V} \end{aligned}$ | 100 | $\begin{gathered} \pm 6 \\ \pm 0.2 \\ 0.2 \\ 134 \\ \pm 0.2 \end{gathered}$ | $\begin{gathered} \pm 25 \\ \pm 0.6 \\ 1 \\ \pm 10 \end{gathered}$ | 100 | $\begin{gathered} \pm 12 \\ \pm 0.3 \\ 0.3 \\ 125 \\ \pm 0.6 \end{gathered}$ | $\begin{gathered} \pm 60 \\ \pm 1.3 \\ 1.5 \\ \pm 10 \end{gathered}$ | 94 | $\begin{gathered} \pm 25 \\ \pm 0.4 \\ 0.4 \\ 120 \\ \pm 1 \end{gathered}$ | $\begin{gathered} \pm 100 \\ \pm 1.8^{(6)} \\ 2.0 \\ \pm 20 \end{gathered}$ | $\mu \mathrm{V}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} / \mathrm{mo}$ dB $\mu \mathrm{V} / \mathrm{V}$ |
| BIAS CURRENT Input Bias Current |  |  | $\pm 11$ | $\pm 40$ |  | $\pm 13$ | $\pm 55$ |  | $\pm 15$ | $\pm 80$ | nA |
| OFFSET CURRENT Input Offset Current |  |  | 6 | 35 |  | 8 | 50 |  | 10 | 75 | nA |
| IMPEDANCE <br> Common-Mode |  |  | $3 \\| 2.5$ |  |  | $2.5\|\mid 2.5$ |  |  | 2 \|| 2.5 |  | $\mathrm{G} \Omega \\| \mathrm{pF}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range <br> Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 11 \mathrm{VDC}$ | $\begin{array}{r}  \pm 11 \\ 114 \end{array}$ | $\begin{gathered} \pm 12.3 \\ 128 \end{gathered}$ |  | $\begin{aligned} & \pm 11 \\ & 106 \end{aligned}$ | $\begin{gathered} \pm 12.3 \\ 125 \end{gathered}$ |  | $\begin{aligned} & \pm 11 \\ & 100 \end{aligned}$ | $\begin{gathered} \pm 12.3 \\ 122 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & 120 \\ & 118 \end{aligned}$ | $\begin{aligned} & 126 \\ & 125 \end{aligned}$ |  | $\begin{aligned} & 120 \\ & 118 \end{aligned}$ | $\begin{aligned} & 125 \\ & 125 \end{aligned}$ |  | 117 | $\begin{aligned} & 124 \\ & 124 \end{aligned}$ |  | dB <br> dB |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |  |  |  |
| Gain-Bandwidth Product ${ }^{(5)}$ <br> Slew Rate ${ }^{(5)}$ <br> Settling Time, 0.01\% | OPA27 <br> OPA37 $\begin{aligned} & V_{\mathrm{O}}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ <br> OPA27, $\mathrm{G}=+1$ <br> OPA37, $\mathrm{G}=+5$ <br> OPA27, $\mathrm{G}=+1$ <br> OPA37, $\mathrm{G}=+5$ | $\begin{gathered} 5 \\ 45 \\ \\ 1.7 \\ 11 \end{gathered}$ | $\begin{gathered} 8 \\ 63 \\ \\ 1.9 \\ 11.9 \\ 25 \\ 25 \end{gathered}$ |  | 5 45 <br> 1.7 <br> 11 | $\begin{gathered} \hline 8 \\ 63 \\ \\ \\ 1.9 \\ 11.9 \\ 25 \\ 25 \\ \hline \end{gathered}$ |  | $5^{(6)}$ <br> $45{ }^{(6)}$ <br> $1.7^{(6)}$ $11^{(6)}$ | $\begin{gathered} \hline 8 \\ 63 \\ \\ \hline 1.9 \\ 11.9 \\ 25 \\ 25 \\ \hline \end{gathered}$ |  | MHz <br> MHz <br> V/us <br> V/ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{S}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output <br> Output Resistance <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{L}} \geq 600 \Omega \end{gathered}$ <br> DC, Open Loop $R_{L}=0 \Omega$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{gathered} \pm 13.8 \\ \pm 12.8 \\ 70 \\ 25 \\ \hline \end{gathered}$ | 60 | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\pm 13.8$ <br> $\pm 12.8$ <br> 70 <br> 25 | 60 | $\pm 12$ $\pm 10$ | $\pm 13.8$ <br> $\pm 12.8$ <br> 70 <br> 25 | $60^{(6)}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \Omega \\ \mathrm{~mA} \\ \hline \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Rated Voltage <br> Voltage Range, Derated Performance Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ | $\pm 4$ | $\pm 15$ <br> 3 | $\begin{gathered} \pm 22 \\ 4.7 \end{gathered}$ | $\pm 4$ | $\pm 15$ $3$ | $\begin{gathered} \pm 22 \\ 4.7 \end{gathered}$ | $\pm 4$ | $\begin{aligned} & \pm 15 \\ & 3.3 \end{aligned}$ | $\begin{array}{r}  \pm 22 \\ 5.7 \end{array}$ | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification <br> A, B, C (J, Z) <br> E, F (J, Z) <br> $G(P, U, J, Z)$ <br> Operating <br> J, Z <br> P, U |  | $\begin{aligned} & -55 \\ & -25 \\ & -55 \end{aligned}$ |  | $\begin{aligned} & +125 \\ & +85 \end{aligned}$ | $\begin{aligned} & -55 \\ & -25 \\ & -55 \end{aligned}$ |  | $\begin{aligned} & +125 \\ & +85 \\ & +125 \end{aligned}$ | $\begin{aligned} & -55 \\ & -40 \\ & -55 \\ & -40 \end{aligned}$ |  | $\begin{aligned} & +125 \\ & +85 \\ & +125 \\ & +85 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES: (1) Measured with industry-standard noise test circuit (Figures 1 and 2). Due to errors introduced by this method, these current noise specifications should be used for comparison purposes only. (2) Offset voltage specifications on grades A and E are also guaranteed with units fully warmed up. Grades B, C, F, and G are measured with automatic test equipment after approximately 0.5 seconds from power turn-on. (3) Unnulled or nulled with $8 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$ potentiometer. (4) Long-term voltage offset vs time trend line does not include warm-up drift. (5) Typical specification only on plastic package units. Slew rate varies on all units due to differing test methods. Minimum specification applies to open-loop test. (6) This parameter guaranteed by design.

## ELECTRICAL

At $V_{C C}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {MAX }}$ unless otherwise noted

| PARAMETER | CONDITIONS | OPA27/37A, OPA27/37E |  |  | OPA27/37B, OPA27/37F |  |  | OPA27/37C, OPA27/37G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification Range $\begin{aligned} & A, B, C(J, Z) \\ & E, F(J, Z) \\ & G(P, U, J, Z) \end{aligned}$ |  | -55 -25 |  | +125 +85 | -55 -25 |  | +125 +85 | $\begin{aligned} & -55 \\ & -40 \end{aligned}$ |  | $\begin{aligned} & +125 \\ & +85 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage <br> A, B, C <br> E, F, G <br> Average Drift ${ }^{(2)}$ <br> Supply Rejection <br> A, B, C <br> E, F, G | $\begin{gathered} T_{A M M} \text { to } T_{\text {AMAX }} \\ \pm V_{C C}=4.5 \text { to } 18 \mathrm{~V} \\ \pm \mathrm{V}_{\mathrm{CC}}=4.5 \text { to } 18 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 96 \\ & 97 \end{aligned}$ | $\begin{aligned} & \pm 24 \\ & \pm 17 \\ & \pm 0.2 \\ & \\ & 130 \\ & 130 \end{aligned}$ | $\begin{aligned} & \pm 60 \\ & \pm 50 \\ & \pm 0.6 \end{aligned}$ | $\begin{aligned} & 94 \\ & 96 \end{aligned}$ | $\begin{aligned} & \pm 45 \\ & \pm 33 \\ & \pm 0.3 \\ & \\ & 127 \\ & 127 \end{aligned}$ | $\begin{aligned} & \pm 200 \\ & \pm 140 \\ & \pm 1.3 \end{aligned}$ | $\begin{gathered} 86 \\ 90^{(3)} \end{gathered}$ | $\begin{aligned} & \pm 60 \\ & \pm 48 \\ & \pm 0.4 \\ & \\ & 122 \\ & 122 \end{aligned}$ | $\begin{gathered} \pm 300 \\ \pm 2200^{(3)} \\ \pm 1.8^{(3)} \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| BIAS CURRENT Input Bias Current <br> A, B, C <br> E, F, G | - |  | $\begin{aligned} & \pm 16 \\ & \pm 13 \end{aligned}$ | $\begin{aligned} & \pm 60 \\ & \pm 60 \end{aligned}$ |  | $\begin{aligned} & \pm 22 \\ & \pm 16 \end{aligned}$ | $\begin{array}{r}  \pm 95 \\ \pm 95 \end{array}$ |  | $\begin{aligned} & \pm 29 \\ & \pm 21 \end{aligned}$ | $\begin{gathered} \pm 150 \\ \pm 150^{(3)} \end{gathered}$ | $\begin{aligned} & \text { nA } \\ & \text { nA } \end{aligned}$ |
| OFFSET CURRENT Input Offset Current A, B, C E, F, G |  |  | $\begin{aligned} & 23 \\ & 12 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & 25 \\ & 14 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ |  | $\begin{aligned} & 35 \\ & 20 \end{aligned}$ | $\begin{gathered} 135 \\ 135^{(3)} \end{gathered}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range <br> A, B, C <br> E, F, G <br> Common-Mode Rejection <br> A, B, C <br> E, F, G | $\mathrm{V}_{\mathrm{IN}}= \pm 11 \mathrm{VDC}$ | $\begin{gathered} \pm 10.3 \\ \pm 10.5 \\ \\ 108 \\ 110 \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ \pm 11.8 \\ \\ 124 \\ 126 \end{gathered}$ |  | $\begin{gathered} \pm 10.3 \\ \pm 10.5 \\ \\ 100 \\ 102 \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ \pm 11.8 \\ \\ 122 \\ 124 \end{gathered}$ |  | $\begin{gathered} \pm 10.3 \\ \pm 10.5^{(3)} \\ 94 \\ 96^{(3)} \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ \pm 11.8 \\ \\ 120 \\ 122 \end{gathered}$ |  | v <br> dB <br> dB |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain <br> A, B, C <br> E, F, G | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\begin{aligned} & 116 \\ & 118 \end{aligned}$ | $\begin{aligned} & 121 \\ & 123 \end{aligned}$ |  | $\begin{aligned} & 114 \\ & 117 \end{aligned}$ | $\begin{aligned} & 120 \\ & 122 \end{aligned}$ |  | $\begin{gathered} 110 \\ 113^{(3)} \end{gathered}$ | $\begin{aligned} & 118 \\ & 120 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output <br> A, B, C <br> E, F, G <br> Short Circuit Current | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ $\mathrm{V}_{\mathrm{o}}=\mathrm{OVDC}$ | $\pm 11.5$ $\pm 11.7$ | $\begin{gathered} \pm 13.7 \\ \pm 13.8 \\ 25 \end{gathered}$ |  | $\begin{aligned} & \pm 11.0 \\ & \pm 11.4 \end{aligned}$ | $\begin{gathered} \pm 13.5 \\ \pm 13.6 \\ 25 \end{gathered}$ |  | $\pm 10.5$ $\pm 11.0^{(3)}$ | $\begin{gathered} \pm 13.3 \\ \pm 13.4 \\ 25 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |

NOTES: (1) Offset voltage specifications on grades A and E are also guaranteed with the units fully warmed up. Grades B, C, F, and G are measured with automatic test equipment after approximately 0.5 s from power turn-on. (2) Unnulled or nulled with $8 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$ potentiometer. (3) This parameter guaranteed by design in P-DIP, " $P$ " package and SOIC "U" package.

## ABSOLUTE MAXIMUM RATINGS

| 22 V |  |
| :---: | :---: |
| Internal Power Dissipation ${ }^{(1)}$......................................... 500 mW |  |
| Input Voltag | $\ldots . . . . \pm \mathrm{V}_{\text {cc }}$ |
| Output Short-Circuit Duration ${ }^{(2)}$................................... Indefinite |  |
| Differential Input Voltage ${ }^{(3)}$.............................................. $\pm 0.7 \mathrm{~V}$ |  |
| Differential Input Current ${ }^{(3)}$............................................ $\pm 25 \mathrm{~mA}$ |  |
| Storage Temperature Range: |  |
| J, Z ........................................................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| P, U ........................................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Operating Temperature Range: |  |
| A, B, C, E, F, G (J, Z) .................................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
|  |  |
| Lead Temperature: |  |
| J, Z, P (soldering, 10s) .................................................. $300^{\circ} \mathrm{C}$ |  |
| (soldering | +260 |


| PACKAGE TYPE | $\theta_{\text {JA }}$ | UNITS |
| :--- | :---: | :---: |
| TO-99 (J) | 150 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Pin Hermetic DIP (Z) | 150 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Pin Plastic DIP (P) | 100 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Pin SOIC (U) | 160 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) Maximum package power dissipation vs ambient temperature: (2) To common with $\pm \mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$. (3) The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 0.7 \mathrm{~V}$, the input current should be limited to 25 mA .

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no reșponsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

> Or, Call Customer Service at 1-800-548-6132 (USA Only)

CONNECTION DIAGRAMS


ORDERING INFORMATION

| MODEL ${ }^{(1)}$ | PACKAGE | TEMPERATURE <br> RANGE $\left({ }^{\circ} \mathbf{C}\right)$ | OFFSET VOLTAGE <br> MAX $(\mu \mathrm{V}), \mathbf{2 5}{ }^{\circ} \mathbf{C}$ |
| :--- | :---: | :---: | :---: |
| OPA27AJ | TO-99 | -55 to +125 | $\pm 25$ |
| OPA27BJ | TO-99 | -55 to +125 | $\pm 60$ |
| OPA27CJ | TO-99 | -55 to +125 | $\pm 100$ |
| OPA27EJ | TO-99 | -25 to +85 | $\pm 25$ |
| OPA27FJ | TO-99 | -25 to +85 | $\pm 60$ |
| OPA27GJ | TO-99 | -40 to +85 | $\pm 100$ |
| OPA27AZ | Ceramic | -55 to +125 | $\pm 25$ |
| OPA27BZ | Ceramic | -55 to +125 | $\pm 60$ |
| OPA27CZ | Ceramic | -55 to +125 | $\pm 100$ |
| OPA27EZ | Ceramic | -25 to +85 | $\pm 25$ |
| OPA27FZ | Ceramic | -25 to +85 | $\pm 60$ |
| OPA27GZ | Ceramic | -40 to +85 | $\pm 100$ |
| OPA27GP | Plastic | -40 to +85 | $\pm 100$ |
| OPA27GU ${ }^{(2)}$ | SOIC | -40 to +85 | $\pm 100$ |

NOTE: (1) Packages and prices for OPA37 are same as for OPA27. (2) OPA27GU may be marked OPA27U. Likewise, OPA37GU may be marked OPA37U.

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA27AJ | TO-99 | 001 |
| OPA27BJ | TO-99 | 001 |
| OPA27CJ | TO-99 | 001 |
| OPA27EJ | TO-99 | 001 |
| OPA27FJ | TO-99 | 001 |
| OPA27GJ | TO-99 | 001 |
| OPA27AZ | Ceramic | 001 |
| OPA27BZ | Ceramic | 161 |
| OPA27DZ | Ceramic | 161 |
| OPA27EZ | Ceramic | 161 |
| OPA27FZ | Ceramic | 161 |
| OPA27GZ | Ceramic | 161 |
| OPA27GP | Ceramic | 161 |
| OPA27GU ${ }^{(2)}$ | Plastic | 006 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.


FIGURE 1.0 .1 Hz to 10 Hz Noise Test Circuit.


FIGURE 2. Low Frequency Noise.


OPA27 DIE TOPOGRAPHY


| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | Offset Trim | 5 | No Pad |
| 2 | $-\ln$ | 6 | Output |
| 3 | $+\ln$ | 7 | $+V_{c c}$ |
| 4 | $-V_{c c}$ | 8 | Offset Trim |
|  |  | NC | No Connection |

Substrate Bias: $-V_{\infty}$

## MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $99 \times 61 \pm 5$ | $2.51 \times 1.55 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| OPA27 Transistor Count | 47 |  |
| OPA37 Transistor Count | 42 |  |
| Backing | Gold |  |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


EBEBurr-Brown IC Data Book-Linear Products

## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.



OPA27 CLOSED-LOOP VOLTAGE GAIN AND
PHASE SHIFT vs FREQUENCY $(G=100)$



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.





COMMON-MODE INPUT VOLTAGE RANGE




## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA27/37 offset voltage is laser-trimmed and will require no further trim for most applications. Offset voltage drift will not be degraded when the input offset is nulled with a $10 \mathrm{k} \Omega$ trim potentiometer. Other potentiometer values from $1 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ can be used but $\mathrm{V}_{\mathrm{os}}$ drift will be degraded by an additional 0.1 to $0.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. Nulling large system offsets by use of the offset trim adjust will degrade drift performance by approximately $3.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per millivolt of offset. Large system offsets can be nulled without drift degradation by input summing.
The conventional offset voltage trim circuit is shown in Figure 3. For trimming very small offsets, the higher resolution circuit shown in Figure 4 is recommended.
The OPA27/37 can replace 741-type operational amplifiers by removing or modifying the trim circuit.



## THERMOELECTRIC POTENTIALS

The OPA27/37 is laser-trimmed to microvolt-level input offset voltage and for very low input offset voltage drift.

Careful layout and circuit design techniques are necessary to prevent offset and drift errors from external thermoelectric potentials. Dissimilar metal junctions can generate small EMFs if care is not taken to eliminate either their sources (lead-to-PC, wiring, etc.) or their temperature difference. See Figure 11.
Short, direct mounting of the OPA27/37 with close spacing of the input pins is highly recommended. Poor layout can result in circuit drifts and offsets which are an order of magnitude greater than the operational amplifier alone.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## NOISE: BIPOLAR VERSUS FET

Low-noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the lower voltage noise of a bipolar operational amplifier is superior, but at higher impedances the high current noise of a bipolar amplifier becomes a serious liability. Above about $15 \mathrm{k} \Omega$ the Burr-Brown OPA111 low-noise FET operational amplifier is recommended for lower total noise than the OPA27 (see Figure 5).


FIGURE 3. Offset Voltage Trim.


FIGURE 4. High Resolution Offset Voltage Trim.


FIGURE 5. Voltage Noise Spectral Density Versus Source Resistance.

## COMPENSATION

Although internally compensated for unity-gain stability, the OPA27 may require a small capacitor in parallel with a feedback resistor $\left(R_{f}\right)$ which is greater than $2 k \Omega$. This capacitor will compensate the pole generated by $\mathrm{R}_{\mathrm{f}}$ and $\mathrm{C}_{\mathrm{IN}}$ and eliminate peaking or oscillation.

## INPUT PROTECTION

Back-to-back diodes are used for input protection on the OPA27/37. Exceeding a few hundred millivolts differential input signal will cause current to flow and without external current limiting resistors the input will be destroyed.

Accidental static discharge as well as high current can damage the amplifier's input circuit. Although the unit may still be functional, important parameters such as input offset voltage, dirft, and noise may be permanently damaged as will any precision operational amplifier subjected to this abuse.
Transient conditions can cause feedthrough due to the amplifier's finite slew rate. When using the OP-27 as a unitygain buffer (follower) a feedback resistor of $1 \mathrm{k} \Omega$ is recommended (see Figure 6).


FIGURE 6. Pulsed Operation.


FIGURE 7. Low-Noise RIAA Preamplifier.

FIGURE 8. Unity-Gain Inverting Amplifier.


For Immediate Assistance, Contact Your Local Salesperson


FIGURE 9. High Slew Rate Unity-Gain Inverting Amplifier.


FIGURE 10. NAB Tape Head Preamplifier.


FIGURE 11. Low Frequency Noise Comparison.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



OPA27/37

FIGURE 12. Low Noise Instrumentation Amplifier.


FIGURE 13. Hydrophone Preamplifier.


FIGURE 14. Long-Wavelength Infrared Detector Amplifier.


FIGURE 15. High Performance Synchronous Demodulator.


FIGURE 16. Ultra-Low Noise "N" Stage Parallel Amplifier.
=3

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 17. Unity-Gain Buffer.


FIGURE 19. RF Detector and Video Amplifier.


FIGURE 18. High Slew Rate Unity-Gain Buffer.


FIGURE 20. Balanced Pyroelectric Infrared Detector.


FIGURE 21. Magnetic Tachometer.

## Precision OPERATIONAL AMPLIFIER

## FEATURES

- LOW OFFSET VOLTAGE: $10 \mu \mathrm{~V}$ max
- LOW DRIFT: $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- HIGH OPEN-LOOP GAIN: 130dB min
- LOW QUIESCENT CURRENT: 1.5mA typ
- REPLACES INDUSTRY-STANDARD OP AMPS: OP-07, OP-77, OP-177, AD707, ETC.


## DESCRIPTION

The OPA177 and OPA77 precision bipolar op amps feature very low offset voltage and drift. Laser-trimmed offset, drift and input bias current virtually eliminate the need for costly external trimming. Their high performance and low cost make them ideally suited to a wide range of precision instrumentation.

The low quiescent current of the OPA177 and OPA77 dramatically reduce warm-up drift and errors due to

## APPLICATIONS

- PRECISION INSTRUMENTATION
- DATA ACQUISITION
- TEST EQUIPMENT
- BRIDGE AMPLIFIER
- THERMOCOUPLE AMPLIFIER
thermoelectric effects in input interconnections. They provide an effective alternative to chopper-stabilized amplifiers. The low noise of the OPA177 and OPA77 maintains accuracy.
OPA177 and OPA77 performance gradeouts are available. Packaging options include 8-pin plastic DIP, 8pin ceramic DIP, and SO-8 surface-mount packages.


International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 . Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## OPA177 SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITION | OPA177E |  |  | OPA177F |  |  | OPA177G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Long-Term Input Offset ${ }^{(1)}$ <br> Voltage Stability <br> Offset Adjustment Range <br> Power Supply Rejection Ratio | $\begin{gathered} \mathrm{R}_{\mathrm{P}}=20 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ | 120 | $\begin{gathered} 4 \\ 0.2 \\ \\ \pm 3 \\ 125 \end{gathered}$ | 10 | 115 | $\begin{aligned} & 10 \\ & 0.3 \end{aligned}$ | 25 | 110 | $\begin{gathered} 20 \\ 0.4 \\ * \\ 120 \end{gathered}$ | 60 | $\mu \mathrm{V}$ $\mu \mathrm{V} / \mathrm{Mo}$ <br> mV dB |
| INPUT BIAS CURRENT Input Offset Current Input Bias Current |  |  | $\begin{aligned} & 0.3 \\ & 0.5 \end{aligned}$ | $\begin{gathered} 1 \\ \pm 1.5 \end{gathered}$ |  | * | $\begin{aligned} & 1.5 \\ & \pm 2 \end{aligned}$ |  | * | $\begin{gathered} 2.8 \\ \pm 2.8 \end{gathered}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| NOISE Input Noise Voltage Input Noise Current | 1 Hz to $100 \mathrm{~Hz}^{(2)}$ <br> 1 Hz to 100 Hz |  | $\begin{aligned} & 85 \\ & 4.5 \end{aligned}$ | 150 |  | * | * |  | * | * | nVrms pArms |
| INPUT IMPEDANCE Input Resistance | Differential Mode ${ }^{(3)}$ Common Mode | 26 | $\begin{gathered} 45 \\ 200 \end{gathered}$ |  | * | * |  | 18.5 | * |  | $\begin{aligned} & \mathrm{M} \Omega \\ & \mathrm{G} \Omega \end{aligned}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range ${ }^{(4)}$ Common-Mode Rejection | $V_{C M}= \pm 13 \mathrm{~V}$ | $\begin{aligned} & \pm 13 \\ & 130 \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & 140 \end{aligned}$ |  | * | * |  | $115$ | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN <br> Large-Signal Voltage Gain | $\begin{gathered} \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}^{(5)} \end{gathered}$ | 5000 | 12000 |  | * | * |  | 2000 | 6000 |  | V/mV |
| OUTPUT <br> Output Voltage Swing <br> Open-Loop Output Resistance | $\begin{aligned} & R_{L} \geq 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} \pm 13.5 \\ \pm 12.5 \\ \pm 12 \end{gathered}$ | $\begin{gathered} \pm 14 \\ \pm 13 \\ \pm 12.5 \\ 60 \end{gathered}$ |  | * | * |  | * | * |  | V V V $\Omega$ |
| FREQUENCY RESPONSE <br> Slew Rate Closed-Loop Bandwidth | $\begin{gathered} \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ \mathrm{G}=+1 \end{gathered}$ | $\begin{aligned} & 0.1 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.6 \end{aligned}$ |  | * | * |  | * | * |  | $\mathrm{V} / \mu \mathrm{s}$ MHz |
| POWER SUPPLY <br> Power Consumption <br> Supply Current | $\begin{aligned} & V_{\mathrm{s}}= \pm 15 \mathrm{~V}, \text { No Load } \\ & \mathrm{V}_{\mathrm{s}}= \pm 3 \mathrm{~V} \text {, No Load } \\ & \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V} \text {, No Load } \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 3.5 \\ & 1.3 \end{aligned}$ | $\begin{gathered} 60 \\ 4.5 \\ 2 . \end{gathered}$ |  | * | * |  | * | * | mW <br> mW <br> mA |

ELECTRICAL
At $V_{S}= \pm 15 \mathrm{~V},-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$, unless otherwise noted.

| OFFSET VOLTAGE <br> Input Offset Voltage <br> Average Input Offset <br> Voltage Drift(6) <br> Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{s}}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 120 | $\begin{gathered} 10 \\ 0.03 \\ 125 \end{gathered}$ | $\begin{aligned} & 20 \\ & 0.1 \end{aligned}$ | 110 | $\begin{aligned} & 15 \\ & 0.1 \\ & 120 \end{aligned}$ | $\begin{aligned} & 40 \\ & 0.3 \end{aligned}$ | 106 | $\begin{aligned} & 20 \\ & 0.7 \\ & 115 \end{aligned}$ | $\begin{gathered} 100 \\ 1.2 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT BIAS CURRENT <br> Input Offset Current <br> Average Input Offset Current Drift ${ }^{(7)}$ <br> Input Bias Current <br> Average Input Bias Current Drift ${ }^{(7)}$ |  |  | $\begin{gathered} 0.5 \\ 1.5 \\ 0.5 \\ 8 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 25 \\ & \\ & \pm 4 \\ & 25 \end{aligned}$ |  |  | $\begin{gathered} 2.2 \\ 40 \\ * \\ 40 \end{gathered}$ |  | $15$ | $\begin{gathered} 4.5 \\ 85 \\ \pm 6 \\ \mathbf{6 0} \end{gathered}$ | $\begin{gathered} \mathrm{nA} \\ \mathrm{pA} /{ }^{\circ} \mathrm{C} \\ \\ \mathrm{nA} \\ \mathrm{pA} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| INPUT VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 13 \mathrm{~V}$ | $\begin{aligned} & \pm 13 \\ & 120 \end{aligned}$ | $\begin{gathered} \pm 13.5 \\ 140 \end{gathered}$ |  | * | * |  | $110$ | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN Large-Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 2000 | 6000 |  | * | * |  | 1000 | 4000 |  | V/mV |
| OUTPUT <br> Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12$ | $\pm 13$ |  | * | * |  | * | * |  | V |
| POWER SUPPLY <br> Power Consumption <br> Supply Current | $V_{\mathrm{s}}= \pm 15 \mathrm{~V}$, No Load <br> $\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$, No Load |  | $\begin{gathered} 60 \\ 2 \\ \hline \end{gathered}$ | $\begin{aligned} & 75 \\ & 2.5 \end{aligned}$ |  | * | * |  | * | * | $\begin{gathered} \mathrm{mW} \\ \mathrm{~mA} \end{gathered}$ |

* Same as specifcation for product to left.

NOTES: (1) Long-Term Input Offset Voltage Stability refers to the averaged trend line of $\mathrm{V}_{\text {os }}$ vs time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in $V_{\text {os }}$ during the first 30 operating days are typically less than $2 \mu \mathrm{~V}$. (2) Sample tested. (3) Guaranteed by design. (4) Guaranteed by CMRR test condition. (5) To insure high open-loop gain throughout the $\pm 10 \mathrm{~V}$ output range, $\mathrm{A}_{\mathrm{oL}}$ is tested at $-10 \mathrm{~V} \leq \mathrm{V}_{0} \leq 0 \mathrm{~V}, 0 \mathrm{~V} \leq \mathrm{V}_{0} \leq+10 \mathrm{~V}$, and $-10 \mathrm{~V} \leq \mathrm{V}_{0} \leq+10 \mathrm{~V}$. (6) OP177EZ and OP177FZ: TCV ${ }_{\text {os }}$ is $100 \%$ tested. (7) Guaranteed by end-point limits.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

## OPA77 SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITION | OPA77E |  |  | OPA77F |  |  | OPA77G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Long-Term Input Offset <br> Voltage Stability ${ }^{(1)}$ <br> Offset Adjustment Range <br> Power Supply Rejection Ratio | $\begin{gathered} R_{\text {TRIM }}=20 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{s}}= \pm 3 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} 10 \\ 0.3 \\ \\ \pm 3 \\ 0.7 \end{gathered}$ | 25 $3$ |  | $\begin{gathered} 20 \\ 0.4 \\ * \\ * \end{gathered}$ | $60$ |  | $50$ | $100$ | $\mu \mathrm{V}$ $\mu \mathrm{V} / \mathrm{Mo}$ <br> mV $\mu \mathrm{V} / \mathrm{V}$ |
| INPUT BIAS CURRENT Input Offset Current Input Bias Current |  |  | $\begin{aligned} & 0.3 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & \pm 2 \end{aligned}$ |  | * | $\begin{gathered} 2.8 \\ \pm 2.8 \end{gathered}$ |  | * | * | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| NOISE <br> Input Noise Voitage Input Noise Voltage Density <br> Input Noise Current Input Noise Current Density | 0.1 Hz to $10 \mathrm{~Hz}^{(2)}$ $\begin{gathered} f=10 H z^{(2)} \\ f=100 H z^{(2)} \\ f=1000 H z^{(2)} \end{gathered}$ <br> 0.1 Hz to 10 Hz $\begin{gathered} f=10 \mathrm{~Hz} \\ f=100 \mathrm{~Hz} \\ f=1000 \mathrm{~Hz} \end{gathered}$ | . | $\begin{gathered} 0.35 \\ 8.5 \\ 7.5 \\ 7.5 \\ 35 \\ 0.73 \\ 0.26 \\ 0.22 \end{gathered}$ | $\begin{aligned} & 0.6 \\ & 18 \\ & 13 \\ & 11 \end{aligned}$ |  | $\begin{gathered} 0.38 \\ * \\ * \\ * \\ * \\ * \\ * \end{gathered}$ | $\begin{gathered} 0.65 \\ 20 \\ 13.5 \\ 11.5 \end{gathered}$ |  |  |  | $\mu \vee p-p$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> pAp-p <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| INPUT RESISTANCE <br> Differential Input Resistance ${ }^{(3)}$ Common-mode Input Resistance |  | 26 | $\begin{gathered} 45 \\ 200 \end{gathered}$ |  | 18.5 | * |  | * | * |  | $\begin{aligned} & \mathrm{M} \Omega \\ & \mathrm{G} \Omega \end{aligned}$ |
| INPUT VOLTAGE RANGE Common Mode Input Range Common-Mode Rejection | $V_{C M}= \pm 13 \mathrm{~V}$ | $\pm 13$ | $\begin{gathered} \pm 14 \\ 0.1 \end{gathered}$ | 1 | * | * | 1.6 | * | * | * | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| OPEN-LOOP GAIN <br> Large-Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 5000 | 12000 |  | 2000 | 6000 |  | * | * |  | V/mV |
| OUTPUT <br> Output Voltage Swing <br> Open-Loop Output Resistance | $\begin{gathered} R_{L} \geq 10 \mathrm{k} \Omega \\ R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{k} \Omega \end{gathered}$ | $\begin{gathered} \pm 13.5 \\ \pm 12.5 \\ \pm 12 \end{gathered}$ | $\begin{gathered} \pm 14 \\ \pm 13 \\ \pm 12.5 \\ 60 \\ \hline \end{gathered}$ |  | * | * |  | * | ** |  | $\begin{aligned} & V \\ & V \\ & V \\ & \Omega \end{aligned}$ |
| FREQUENCY RESPONSE Slew Rate Closed-Loop Bandwidth | $\begin{gathered} \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ \mathrm{AVCL}=+1 \end{gathered}$ | $\begin{aligned} & 0.1 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.6 \end{aligned}$ |  | * | * |  | * | * |  | $\begin{aligned} & \mathrm{V} / \mu \mathrm{s} \\ & \mathrm{MHz} \end{aligned}$ |
| POWER SUPPLY <br> Power Consumption | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \text { No Load } \\ & \mathrm{V}_{\mathrm{s}}= \pm 3 \mathrm{~V} \text {, No Load } \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 60 \\ & 4.5 \end{aligned}$ |  | * | * |  | * | * | $\begin{gathered} \mathrm{mW} \\ \mathrm{~mW} \end{gathered}$ |

ELECTRICAL
At $V_{S}= \pm 15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ for OPA77EZ and OPA77FZ, $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ for OPA77FP and OPA77GP, unless otherwise noted.

| OFFSET VOLTAGE <br> Input Offset Voltage <br> Average Input Offset ${ }^{(4)}$ <br> Voltage Drift <br> Power Supply Rejection Ratio | Z Package <br> P Package <br> Z Package <br> P Package $V_{\mathrm{s}}= \pm 3 \mathrm{~V} \text { to } \pm 18 \mathrm{~V}$ |  | $\begin{gathered} 10 \\ 10 \\ 0.1 \\ 0.3 \\ 1 \end{gathered}$ | $\begin{gathered} 45 \\ 55 \\ 0.3 \\ 0.6 \\ 3 \end{gathered}$ |  | $\begin{aligned} & 20 \\ & 20 \\ & 0.2 \\ & 0.4 \end{aligned}$ | $\begin{gathered} 100 \\ 100 \\ 0.6 \\ 1 \\ 5 \end{gathered}$ |  | $80$ $0.7$ | $\begin{gathered} 150 \\ * \\ 1.2 \end{gathered}$ | $\mu \mathrm{V}$ <br> $\mu \mathrm{V}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} / \mathrm{V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT BIAS CURRENT <br> Input Offset Current Avg Input Offset Current Drift ${ }^{(5)}$ Input Bias Current Avg Input Bias Current Drift ${ }^{(5)}$ |  |  | $\begin{gathered} 0.5 \\ 1.5 \\ 2.4 \\ 8 \end{gathered}$ | $\begin{aligned} & 2.2 \\ & 40 \\ & \pm 4 \\ & 40 \end{aligned}$ |  | $\stackrel{*}{*}$ | $\begin{aligned} & 4.5 \\ & 85 \\ & \pm 6 \\ & 60 \end{aligned}$ |  |  | * | $\begin{gathered} \mathrm{nA} \\ \mathrm{pA} /{ }^{\prime} \mathrm{C} \\ \mathrm{nA} \\ \mathrm{pA}{ }^{\circ} \mathrm{C} \end{gathered}$ |
| INPUT VOLTAGE RANGE Common Mode Input Range Common-Mode Rejection | $V_{C M}= \pm 13 \mathrm{~V}$ | $\pm 13$ | $\begin{gathered} \pm 13.5 \\ 0.1 \end{gathered}$ | 1 | * | * | 3 | * | * | * | $\stackrel{\mathrm{V}}{\mu \mathrm{~V} / \mathrm{V}}$ |
| OPEN-LOOP GAIN Large-Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}_{i}= \pm 10 \mathrm{~V}}$ | 2000 | 6000 |  | 1000 | 4000 |  | * | * |  | V/mV |
| OUTPUT <br> Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12$ | $\pm 13$ |  | * | * |  | * | * |  | V |
| POWER SUPPLY <br> Power Consumption | $\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$, No Load |  | 60 | 75 |  | * | * |  | * | * | mW |

* Same as specification for product to left. NOTES: (1) Long-Term Input Offset Voltage Stability refers to the averaged trend line of $\mathrm{V}_{\text {os }}$ vs time over extended period after the first 30 days of operation. Excluding the initial hour of operation, changes in $V_{o s}$ during the first 30 operating days are typically $2.5 \mu \mathrm{~V}$. (2) Sample tested. (3) Guaranteed by design. (4) OPA77E: TCV ${ }_{\text {os }}$ is $100 \%$ tested on $Z$ package. (5) Guaranteed by end-point limits.


## BURR-BROWN ${ }^{\text {© }}$

E—3


OPA177/77 DIE TOPOGRAPHY

| PAD | FUNCTION |
| :---: | :---: |
| 1 | Offset Trim |
| 2 | $-\ln$ |
| 3 | $+\ln$ |
| 4 | $\mathrm{~V}-$ |
| 5 | NC |
| 6 | $\mathrm{~V}_{\mathrm{O}}$ |
| 7 | $\mathrm{~V}_{+}$ |
| 8 | Offset Trim |

Substrate Bias: $-V_{S}$
NC: No Connection.
MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |  |
| :--- | :---: | :---: | :---: |
| Die Size | $63 \times 92 \pm 5$ | $1.60 \times 2.34 \pm 0.13$ |  |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |  |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |  |
| Transistor Count | 46 |  |  |
| Backing |  | Gold |  |

## PIN CONFIGURATION



ORDERING INFORMATION

| MODEL | PACKAGE | TEMP. RANGE |
| :--- | :---: | :---: |
| OPA177FP | 8-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA177GP | 8-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA177GS | SO-8 Surface-Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA177EZ | 8-Pin Ceramic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA177FZ | 8-Pin Ceramic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA177GZ | 8-Pin Ceramic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA77FP | 8-Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| OPA77GP | 8-Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| OPA77EZ | 8-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA77FZ | 8-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS



PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA177FP | 8-Pin Plastic DIP | 006 |
| OPA177GP | 8-Pin Plastic DIP | 006 |
| OPA177GS | SO-8 Surface-Mount | 182 |
| OPA177EZ | 8-Pin Ceramic DIP | 254 |
| OPA177FZ | 8-Pin Ceramic DIP | 254 |
| OPA177GZ | 8-Pin Ceramic DIP | 254 |
| OPA77FP | 8-Pin Plastic DIP | 006 |
| OPA77GP | 8-Pin Plastic DIP | 006 |
| OPA77EZ | 8-Pin Ceramic DIP | 254 |
| OPA77FZ | 8-Pin Ceramic DIP | 254 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## Or，Call Customer Service at 1－800－548－6132（USA Only）

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$ unless otherwise noted．




For Immediate Assistance, Contact Your Local Salesperson
TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$ unless otherwise noted.



TOTAL NOISE vs BANDWIDTH
( 0.1 Hz to Frequency Indicated)




## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.



Load Resistance to Ground ( $\Omega$ )

## (7) ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. ESD can cause damage ranging from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.
Burr-Brown's standard ESD test method consists of five 1000 V positive and negative discharges $(100 \mathrm{pF}$ in series with $1.5 \mathrm{k} \Omega$ ) applied to each pin.
Failure to observe proper handling procedures could result in small changes to the OPA177's input bias current.




## APPLICATIONS INFORMATION

The OPA177 is unity-gain stable, making it easy to use and free from oscillations in the widest range of circuitry. Applications with noisy or high impedance power supply lines may require decoupling capacitors close to the device pins. In most cases $0.1 \mu \mathrm{~F}$ ceramic capacitors are adequate.
The OPA177 has very low offset voltage and drift. To achieve highest performance, circuit layout and mechanical conditions must be optimized. Offset voltage and drift can be degraded by small thermoelectric potentials at the op amp inputs. Connections of dissimilar metals will generate thermal potential which can mask the ultimate performance of the OPA177. These thermal potentials can be made to cancel by assuring that they are equal in both input terminals.

1. Keep connections made to the two input terminals close together.
2. Locate heat sources as far as possible from the critical input circuitry.
3. Shield the op amp and input circuitry from air currents such as cooling fans.

## OFFSET VOLTAGE ADJUSTMENT

The OPA177 and OPA77 have been laser-trimmed for low offset voltage and drift so most circuits will not require external adjustment. Figure 1 shows the optional connection of an external potentiometer to adjust offset voltage. This adjustment should not be used to compensate for offsets created elsewhere in a system since this can introduce excessive temperature drift.

## INPUT PROTECTION

The inputs of the OPA177 and OPA77 are protected with $500 \Omega$ series input resistors and diode clamps as shown in the simplified circuit diagram. The inputs can withstand $\pm 30 \mathrm{~V}$ differential inputs without damage. The protection diodes will, of course, conduct current when the inputs are overdriven. This may disturb the slewing behavior of unity-gain follower applications, but will not damage the op amp.


FIGURE 1. Optional Offset Nulling Circuit.

## NOISE PERFORMANCE

The noise performance of the OPA177 and OPA77 is optimized for circuit impedances in the range of $2 \mathrm{k} \Omega$ to $50 \mathrm{k} \Omega$. Total noise in an application is a combination of the op amp's input voltage noise and input bias current noise reacting with circuit impedances. For applications with higher source impedance, the OPA627 FET-input op amp will generally provide lower noise. For very low impedance applications, the OPA27 will provide lower noise.

## INPUT BIAS CURRENT CANCELLATION

The input stage base current of the OPA177 is internally compensated with an equal and opposite cancellation current. The resulting input bias current is the difference between the input stage base current and the cancellation current. This residual input bias current can be positive or negative.
When the bias current is cancelled in this manner, the input bias current and input offset current are approximately the same magnitude. As a result, it is not necessary to balance the DC resistance seen at the two input terminals (Figure 2). A resistor added to balance the input resistances may actually increase offset and noise.


FIGURE 2. Input Bias Current Cancellation.


# Low Noise Precision Difet ${ }^{\circledR}$ OPERATIONAL AMPLIFIER 

## FEATURES

- LOW NOISE: 100\% Tested, 8nV $\sqrt{\mathrm{Hz}}$ max (10kHz)
- LOW BIAS CURRENT: 1pA max
- LOW OFFSET: 250 $\mu \mathrm{V}$ max
- LOW DRIFT: $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- HIGH OPEN-LOOP GAIN: 120dB min
- HIGH COMMON-MODE REJECTION: 100dB min


## DESCRIPTION

The OPA111 is a precision monolithic dielectrically isolated FET (Difet ${ }^{\circledR}$ ) operational amplifier. Outstanding performance characteristics allow its use in the most critical instrumentation applications.
Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET $^{\circledR}$ amplifiers.
Very low bias current is obtained by dielectric isolation with on-chip guarding.
Laser trimming of thin-film resistors gives very low offset and drift. Extremely low noise is achieved with patented circuit design techniques. A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.
Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.

## APPLICATIONS

- PRECISION INSTRUMENTATION
- DATA ACQUISITION
- TEST EQUIPMENT
- OPTOELECTRONICS
- MEDICAL EQUIPMENT-CAT SCANNER
- RADIATION HARD EQUIPMENT


[^1]
## SPECIFICATIONS

## ELECTRICAL

At $V_{C C}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITION | OPA111AM |  |  | OPA111BM |  |  | OPA111SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| NOISE <br> Voltage, $\begin{aligned} f_{\mathrm{O}} & =10 \mathrm{~Hz} \\ f_{\mathrm{O}} & =100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}} & =1 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{O}} & =10 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{B}} & =10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ f_{\mathrm{B}} & =0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Current, $\begin{aligned} \mathrm{f}_{\mathrm{B}} & =0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =0.1 \mathrm{~Hz} \text { thru } 20 \mathrm{kHz} \end{aligned}$ | 100\% Tested 100\% Tested 100\% Tested 100\% Tested 100\% Tested (1) <br> (1) <br> (1) |  | $\begin{gathered} 40 \\ 15 \\ 8 \\ 6 \\ 0.7 \\ 1.6 \\ 9.5 \\ 0.5 \end{gathered}$ | $\begin{gathered} 80 \\ 40 \\ 15 \\ 8 \\ 1.2 \\ 3.3 \\ 15 \\ 0.8 \end{gathered}$ | $\therefore$ | $\begin{gathered} 30 \\ 11 \\ 7 \\ 6 \\ 0.6 \\ 1.2 \\ 7.5 \\ 0.4 \end{gathered}$ | $\begin{gathered} 60 \\ 30 \\ 12 \\ 8 \\ 1 \\ 2.5 \\ 12 \\ 0.6 \end{gathered}$ |  | $\begin{gathered} 40 \\ 15 \\ 8 \\ 6 \\ 0.7 \\ 1.6 \\ 9.5 \\ 0.5 \end{gathered}$ | $\begin{gathered} 80 \\ 40 \\ 15 \\ 8 \\ 1.2 \\ 3.3 \\ 15 \\ 0.8 \end{gathered}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mu \vee \mathrm{p}-\mathrm{p}$ <br> fAp-p <br> $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE ${ }^{(2)}$ <br> Input Offset Voltage Average Drift Supply Rejection | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=O \mathrm{VDC} \\ T_{A}=T_{M M N} \text { to } T_{\text {MAX }} \\ \mathrm{V}_{\mathrm{CC}}= \pm 10 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ | 90 | $\begin{gathered} \pm 100 \\ \pm 2 \\ 110 \\ \pm 3 \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 5 \\ \pm 31 \end{gathered}$ | 100 | $\begin{gathered} \pm 50 \\ \pm 0.5 \\ 110 \\ \pm 3 \end{gathered}$ | $\begin{gathered} \pm 250 \\ \pm 1 \\ \pm 10 \end{gathered}$ | 90 | $\begin{gathered} \pm 100 \\ \pm 2 \\ 110 \\ \pm 3 \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 5 \\ \pm 31 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| BIAS CURRENT ${ }^{(2)}$ Input Bias Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | $\pm 0.8$ | $\pm 2$ |  | $\pm 0.5$ | $\pm 1$ | $\because$ | $\pm 0.8$ | $\pm 2$ | pA |
| OFFSET CURRENT ${ }^{(2)}$ <br> Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 0.5$ | $\pm 1.5$ |  | $\pm 0.25$ | $\pm 0.75$ |  | $\pm 0.5$ | $\pm 1.5$ | pA |
| IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13} \text { \|\| } 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  | . | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 90 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 110 \end{aligned}$ |  | $\begin{aligned} & \pm 10 \\ & 100 \end{aligned}$ | $\begin{aligned} & \pm 11 \\ & 110 \end{aligned}$ |  | $\pm 10$ 90 | $\pm 11$ 110 |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 114 | 125 |  | 120 | 125 |  | 114 | 125 |  | dB |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |  |  |  |
| Unity Gain, Small Signal Full Power Response Slew Rate <br> Settling Time, 0.1\% $0.01 \%$ <br> Overload Recovery, $50 \%$ Overdrive ${ }^{(3)}$ | $\begin{gathered} 20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \text { Gain }=-1, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ 10 \mathrm{~V} \text { Step } \\ \text { Gain }=-1 \end{gathered}$ | $\begin{gathered} 16 \\ 1 \end{gathered}$ | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 10 \\ \\ 5 \end{gathered}$ |  | 16 1 | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 10 \\ 5 \end{gathered}$ | * | 16 1 | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 6 \\ 10 \\ 5 \end{gathered}$ |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output <br> Current Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{gathered} R_{L}=2 k \Omega \\ V_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{DC} \text {, Open Loop } \\ \text { Gain }=+1 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 5.5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ |  | $\begin{gathered} \pm 11 \\ \pm 5.5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ |  | $\begin{gathered} \pm 11 \\ \pm 5.5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Rated Voltage <br> Voltage Range, Derated <br> Performance <br> Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ | $\pm 5$ | $\pm 15$ $2.5$ | $\begin{gathered} \pm 18 \\ 3.5 \end{gathered}$ | $\pm 5$ | $\pm 15$ $2.5$ | $\begin{gathered} \pm 18 \\ 3.5 \end{gathered}$ | $\pm 5$ | $\pm 15$ $2.5$ | $\begin{gathered} \pm 18 \\ 3.5 \end{gathered}$ | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification <br> Operating <br> Storage <br> $\theta$ Junction-Ambient | Ambient Temp. Ambient Temp. Ambient Temp. | $\begin{aligned} & -25 \\ & -55 \\ & -65 \end{aligned}$ | 200 | $\begin{aligned} & +85 \\ & +125 \\ & +150 \end{aligned}$ | $\begin{aligned} & -25 \\ & -55 \\ & -65 \end{aligned}$ | $200$ | $\begin{aligned} & +85 \\ & +125 \\ & +150 \end{aligned}$ | $\begin{aligned} & -55 \\ & -55 \\ & -65 \end{aligned}$ | 200 | $\begin{aligned} & +125 \\ & +125 \\ & +150 \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) Sample tested-this parameter is guaranteed. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a $50 \%$ input overdrive.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURRBROWN product for use in life support devices and/or systems.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)
At $\mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {Max }}$ unless otherwise noted.

| PARAMETER | CONDITION | OPA111AM |  |  | OPA111BM |  |  | OPA111SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification Range | Ambient Temp. | -25 |  | +85 | -25 |  | +85 | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage <br> Average Drift <br> Supply Rejection | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC} \\ \mathrm{~V}_{\mathrm{cc}}= \pm 10 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ | 86 | $\begin{gathered} \pm 220 \\ \pm 2 \\ 100 \\ \pm 10 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 1000 \\ \pm 5 \\ \pm 50 \\ \hline \end{gathered}$ | 90 | $\begin{aligned} & \pm 110 \\ & \pm 0.5 \\ & 100 \\ & \pm 10 \end{aligned}$ | $\begin{gathered} \pm 500 \\ \pm 1 \\ \pm 32 \end{gathered}$ | 86 | $\begin{gathered} \pm 300 \\ \pm 2 \\ 100 \\ \pm 10 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 1500 \\ \pm 5 \\ \pm 50 \\ \hline \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| BIAS CURRENT ${ }^{(1)}$ Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 50$ | $\pm 250$ |  | $\pm 30$ | $\pm 130$ |  | $\pm 820$ | $\pm 4100$ | pA |
| OFFSET CURRENT ${ }^{(1)}$ Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 30$ | $\pm 200$ |  | $\pm 15$ | $\pm 100$ |  | $\pm 510$ | $\pm 3100$ | pA |
| VOLTAGE RANGE <br> Common-Mode Input Range <br> Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 86 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 100 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 90 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 100 \end{aligned}$ |  | $\pm 10$ 86 | $\pm 11$ <br> 100 |  | $\begin{gathered} V \\ d B \end{gathered}$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 110 | 120 |  | 114 | 120 |  | 110 | 120 |  | dB |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output <br> Current Output <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{VDC} \end{gathered}$ | $\begin{gathered} \pm 10.5 \\ \pm 5.25 \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 40 \end{gathered}$ |  | $\begin{gathered} \pm 11 \\ \pm 5.25 \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ \pm 10 \\ 40 \end{gathered}$ |  | $\begin{gathered} \pm 11 \\ \pm 5.25 \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ \pm 10 \\ 40 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ |  | 2.5 | 3.5 |  | 2.5 | 3.5 |  | 2.5 | 3.5 | mA |

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

## CONNECTION DIAGRAM



## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA111AM | TO-99 | 001 |
| OPA111BM | TO-99 | 001 |
| OPA111SM | TO-99 | 001 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE | OFFSET <br> VOLTAGE, <br> MAX $(\mu \mathrm{V})$ |
| :--- | :---: | :---: | :---: |
| OPA111AM | TO- 99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 500$ |
| OPA111BM | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 250$ |
| OPA111SM | TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 500$ |



OPA111AD DIE TOPOGRAPHY

| PAD | FUNCTION |
| :---: | :---: |
| 1 | Offset Trim |
| 2 | - In |
| 3 | + In |
| 4 | $-\mathrm{V}_{\mathrm{s}}$ |
| 5 | Offset Trim |
| 6 | Output |
| 7 | $+\mathrm{V}_{\mathrm{s}}$ |
| 8 | Substrate |

Substrate Bias: This Dielectrically-Isolated Substrate is normally connected to common.

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $95 \times 71 \pm 5$ | $2.41 \times 1.80 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing: | None |  |
| Transistor Count: | 44 |  |

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.



BIAS AND OFFSET CURRENT vs INPUT COMMON MODE VOLTAGE


TOTAL* INPUT VOLTAGE NOISE (PEAK-TO-PEAK) vs SOURCE RESISTANCE




EBE

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.



GAIN-BANDWIDTH AND SLEW RATE
vs SUPPLY VOLTAGE


COMMON-MODE REJECTION


GAIN-BANDWIDTH AND SLEW RATE


## Or，Call Customer Service at 1－800－548－6132（USA Only）

TYPICAL PERFORMANCE CURVES（CONT）
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted．







## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.



## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA111 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each $100 \mu \mathrm{~V}$ of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as 741 and AD547. The OPA111 can replace most other amplifiers by leaving the external null circuit unconnected.

## INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of $-\mathrm{V}_{\mathrm{CC}}$.


FIGURE 1. Offset Voltage Trim.

Unlike BIFET amplifiers, The Difet OPA111 requires input current limiting resistors only if its input voltage is greater than 6 V more negative than $-\mathrm{V}_{\mathrm{cc}}$. A $10 \mathrm{k} \Omega$ series resistor will limit input current to a safe level with up to $\pm 15 \mathrm{~V}$ input levels, even if both supply voltages are lost.


FIGURE 2. Input Current vs Input Voltage with $\pm \mathrm{V}_{\mathrm{CC}}$ Pins Grounded.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift. Static protection is recommended when handling any precision IC operational amplifier.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.
Leakage currents across printed circuit boards can easily exceed the bias current of the OPA111. To avoid leakage problems, it is recommended that the signal input lead of the OPA111 be wired to a Teflon standoff. If the OPA111 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern
should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential.
The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 3).

If guarding is not required, pin 8 (case) should be connected to ground.

## NOISE: FET VERSUS BIPOLAR

Low noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall


FIGURE 3. Connection of Input Guard.
operational amplifier noise performance. At low source impedances, the lower voltage noise of a bipolar operational amplifier is superior, but at higher impedances the high current noise of a bipolar amplifier becomes a serious liability. Above about $15 \mathrm{k} \Omega$, the OPA111 will have a lower total noise than an OP-27 (see Figure 4).

## BIAS CURRENT CHANGE

## VERSUS COMMON-MODE VOLTAGE

The input bias current of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 5). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely low bias current of the OPA111 is not compromised by common-mode voltage.

## APPLICATIONS CIRCUITS

Figures 6 through 18 are circuit diagrams of various applications for the OPA111.


FIGURE 4. Voltage Noise Spectral Density vs Source Resistance.


FIGURE 5. Input Bias Currrent vs Common-Mode Voltage.


FIGURE 6. Pyroelectric Infrared Detector.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 7. Zero-Bias Schottky Diode Square-Law RF Detector.


FIGURE 8. Computerized Axial Tomography (CAT) Scanner Channel Amplifier.


FIGURE 9. High Impedance ( $10^{14} \Omega$ ) Amplifier.


FIGURE 10. Sensitive Photodiode Amplifier.


FIGURE 11.60 Hz Reject Filter.


FIGURE 12. Piezoelectric Transducer Charge Amplifier.


FIGURE 13. 0.6Hz Second Order Low-Pass Filter.


FIGURE 14. RIAA Equalized Phono Preamplifier.


FIGURE 16. 'N' Stage Parallel-Input Amplifier for Reduced Relative Amplifier Noise at the Output.


FIGURE 17. FET Input Instrumentation Amplifier.


FIGURE 18. Low-Droop Positive Peak Detector.

## Low Cost Precision Difet ${ }^{\circledR}$ OPERATIONAL AMPLIFIER

## FEATURES

- LOW NOISE: $6 n V \sqrt{\mathrm{~Hz}}$ typ at 10kHz
- LOW BIAS CURRENT: 5pA max
- LOW OFFSET: 2mV max
- LOW DRIFT: $3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ typ
- HIGH OPEN-LOOP GAIN: 110dB min
- HIGH COMMON-MODE REJECTION: 86dB min


## DESCRIPTION

The OPA121 is a precision monolithic dielectricallyisolated FET (Difet ${ }^{\oplus}$ ) operational amplifier. Outstanding performance characteristics are now available for low-cost applications.
Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to $\mathrm{BIFET}^{\circledR}$ amplifiers.
Very low bias current is obtained by dielectric isolation with on-chip guarding.

Laser-trimming of thin-film resistors gives very low offset and drift. Extremely low noise is achieved with new circuit design techniques (patented). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.
Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.

## APPLICATIONS

- OPTOELECTRONICS
- DATA ACQUISITION
- TEST EQUIPMENT
- MEDICAL EQUIPMENT
- RADIATION HARD EQUIPMENT


## Case (TO-99) and Substrate



## SPECIFICATIONS

## ELECTRICAL

At $V_{c C}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted. Pin 8 connected to ground.

| PARAMETER | CONDITIONS | OPA121KM |  |  | OPA121KP, KU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT <br> NOISE <br> Voltage, $\begin{aligned} f_{\mathrm{O}} & =10 \mathrm{~Hz} \\ f_{\mathrm{O}} & =100 \mathrm{~Hz} \\ f_{\mathrm{O}} & =1 \mathrm{kHz} \\ f_{\mathrm{O}} & =10 \mathrm{kHz} \\ f_{\mathrm{B}} & =10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ f_{\mathrm{B}} & =0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Current, $\mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz}$ to 10 Hz $f_{0}=0.1 \mathrm{~Hz} \text { thru } 20 \mathrm{kHz}$ | $\begin{aligned} & \text { (1) } \\ & \text { (1) } \\ & \text { (1) } \\ & \text { (1) } \\ & \text { (1) } \\ & \text { (1) } \\ & \text { (1) } \\ & \text { (1) } \end{aligned}$ |  | 40 15 8 6 0.7 1.6 15 0.8 |  |  | 50 18 10 7 0.8 2 21 1.1 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu$ Vrms <br> $\mu \vee p-p$ <br> fA, p-p <br> $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE ${ }^{(2)}$ <br> Input Offset Voltage <br> Average Drift <br> Supply Rejection | $\begin{gathered} V_{C M}=O V D C \\ T_{A}=T_{M I N} \text { to } T_{\text {MAX }} \end{gathered}$ | 86 | $\begin{gathered} \pm 0.5 \\ \pm 3 \\ 104 \\ \pm 6 \end{gathered}$ | $\begin{gathered} \pm 2 \\ \pm 10 \\ \pm 50 \end{gathered}$ | 86 | $\begin{gathered} \pm 0.5 \\ \pm 3 \\ 104 \\ \pm 6 \end{gathered}$ | $\begin{gathered} \pm 3 \\ \pm 10 \\ \pm 50 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| BIAS CURRENT ${ }^{(2)}$ Input Bias Current | $\begin{gathered} \mathrm{V}_{C M}=0 \mathrm{VDC} \\ \text { Device Operating } \end{gathered}$ |  | $\pm 1$ | $\pm 5$ |  | $\pm 1$ | $\pm 10$ | pA |
| OFFSET CURRENT ${ }^{(2)}$ Input Offset Current | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC} \\ \text { Device Operating } \end{gathered}$ |  | $\pm 0.7$ | $\pm 4$ |  | $\pm 0.7$ | $\pm 8$ | pA |
| IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  |  | $\begin{aligned} & 10^{13} \cdot \mid 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| VOTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 86 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 104 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 82 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 100 \end{aligned}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 110 | 120 |  | 106 | 114 |  | dB |
| FREQUENCY RESPONSE <br> Unity Gain, Small Signal Full Power Response Slew Rate <br> Settling Time, 0.1\% $0.01 \%$ <br> Overload Recovery, $50 \%$ Overdrive ${ }^{(3)}$ | $\begin{gathered} 20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \text { Gain }=-1, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ 10 \mathrm{~V} \text { Step } \\ \text { Gain }=-1 \end{gathered}$ |  | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 6 \\ 10 \\ \\ \hline \end{gathered}$ |  |  | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 10 \end{gathered}$ | ; | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| RATED OUTPUT <br> Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{DC}, \text { Open Loop } \\ \text { Gain }=+1 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 5.5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ |  | $\begin{aligned} & \pm 11 \\ & \pm 5.5 \end{aligned}$ | $\begin{gathered} \pm 12 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Voltage Range, Derated Performance Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 2.5 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 4 \end{gathered}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 2.5 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 4.5 \end{gathered}$ | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE <br> Specification <br> Operating <br> Storage <br> $\theta$ Junction-Ambient | Ambient Temperature Ambient Temperature Ambient Temperture | $\begin{gathered} 0 \\ -40 \\ -65 \end{gathered}$ | 200 | $\begin{gathered} +70 \\ +85 \\ +150 \end{gathered}$ | $\begin{gathered} 0 \\ -25 \\ -55 \end{gathered}$ | $150^{(4)}$ | $\begin{gathered} +70 \\ +85 \\ +125 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) Sample tested. (2) Offset voltage, offset current, and bias current are specified with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a $50 \%$ input overdrive. (4) $100^{\circ} \mathrm{C} / \mathrm{W}$ for KU grade.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)
At $V_{c C}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MN }}$ to $\mathrm{T}_{\text {MAX }}$ unless otherwise noted.

|  |  | OPA121KM |  |  | OPA121KP, KU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE Specification Range | Ambient Temperature | 0 |  | +70 | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
| INPUT <br> OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage <br> Average Drift <br> Supply Rejection | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ | 82 | $\begin{gathered} \pm 1 \\ \pm 3 \\ 94 \\ \pm 20 \end{gathered}$ | $\begin{gathered} \pm 3 \\ \pm 10 \\ \pm 80 \end{gathered}$ | 82 | $\begin{gathered} \pm 1 \\ \pm 3 \\ 94 \\ \pm 20 \end{gathered}$ | $\begin{gathered} \pm 5 \\ \pm 10 \\ \pm 80 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| BIAS CURRENT ${ }^{(1)}$ Input Bias Current | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=\text { OVDC } \\ \text { Device Operating } \end{gathered}$ |  | $\pm 23$ | $\pm 115$ |  | $\pm 23$ | $\pm 250$ | pA |
| OFFSET CURRENT ${ }^{(1)}$ Input Offset Current | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC} \\ \text { Device Operating } \end{gathered}$ |  | $\pm 16$ | $\pm 100$ |  | $\pm 16$ | $\pm 200$ | pA |
| VOLTAGE RANGE Common-Mode input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 82 \end{gathered}$ | $\begin{gathered} \pm 11 \\ 98 \end{gathered}$ |  | $\begin{gathered} \pm 10 \\ 80 \end{gathered}$ | $\begin{gathered} \pm 11 \\ 96 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 106 | 116 |  | 100 | 110 |  | dB |
| RATED OUTPUT <br> Voltage Output Current Output Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{VDC} \end{gathered}$ | $\begin{gathered} \pm 10.5 \\ \pm 5.25 \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 40 \end{gathered}$ |  | $\begin{gathered} \pm 10.5 \\ \pm 5.25 \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 40 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ |  | 2.5 | 4.5 |  | 2.5 | 5 | mA |

NOTE: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

## ABSOLUTE MAXIMUM RATINGS

| Supply ..............................................................................土18VDC |  |
| :---: | :---: |
|  | rnal Power Dissipation ${ }^{(1)}$................................................... 500mW |
|  | Differential Input Voltag |
|  | Input Voltage Range |
| Storage Temperature Range |  |
|  | M package |
|  | P, U packages ....................................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ}$ |
| Operating Temperature Range |  |
|  | M package ............................................................. $-40^{\circ} \mathrm{C}$ to $+85^{\circ}$ |
| P, U packages ........................................................ $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Lead Temperature |  |
| M, P packages (soldering, 10s) $\qquad$ $+300^{\circ} \mathrm{C}$ <br> U package (soldering, 3 s ) $\qquad$ $+260^{\circ} \mathrm{C}$ |  |
|  |  |
| Output Short-Circuit Duration ${ }^{(2)}$ $\qquad$ Continuous Junction Temperature $\qquad$ $+175^{\circ} \mathrm{C}$ |  |
|  |  |
| NOTES: (1) Packages must be derated based on $\theta_{J A}=150^{\circ} \mathrm{C} / \mathrm{W}$ (P package); $\theta_{\mathrm{JA}}=200^{\circ} \mathrm{C} / \mathrm{W}$ (M package); $\theta_{\mathrm{JA}}=100^{\circ} \mathrm{C} / \mathrm{W}$ (U package). <br> (2) Short circuit may be to power supply common only. Rating applies to $+25^{\circ} \mathrm{C}$ ambient. Observe dissipation limit and $\mathrm{T}_{\mathrm{J}}$. |  |
|  |  |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA121KM | TO-99 | 001 |
| OPA121KP | 8-Pin Plastic DIP | 006 |
| OPA121KU | 8-Pin SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## CONNECTION DIAGRAMS


Top View P-Package Plastic Mini-DIP

U-Package Plastic SOIC


## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: |
| OPA121KM | TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| OPA121KP | 8-Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| OPA121KU | 8-Pin SOIC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES

## $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.



BIAS AND OFFSET CURRENT
vs INPUT COMMON-MODE VOLTAGE


COMMON-MODE REJECTION vs FREQUENCY


BIAS AND OFFSET CURRENT vs TEMPERATURE




TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA121 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each $100 \mu \mathrm{~V}$ of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as 741 and AD547. The OPA121 can replace most BIFET amplifiers by leaving the external null circuit unconnected.

## INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of $-\mathrm{V}_{\mathrm{CC}}$.
Unlike BIFET amplifiers, the Difet OPA121 requires input current limiting resistors only if its input voltage is greater



FIGURE 1. Offset Voltage Trim.
than 6 V more negative than $-\mathrm{V}_{\mathrm{cc}}$. A $10 \mathrm{k} \Omega$ series resistor will limit input current to a safe level with up to $\pm 15 \mathrm{~V}$ input levels even if both supply voltages are lost.
Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types),

BE
this may cause a noticeable degradation of offset voltage and drift.
Static protection is recommended when handling any precision IC operational amplifier.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA121. To avoid leakage problems, it is recommended that the signal input lead of the OPA121 be wired to a Teflon ${ }^{\text {TM }}$ standoff. If the OPA121 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high-impedance input leads and should be connected to a low-impedance point which is at the signal input potential.
The amplifier case should be connected to any input shield or guard via pin 8 . This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure \#2).
If guarding is not required, pin 8 (case) should be connected to ground.

## BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 3). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPA121 is not compromised by common-mode voltage.

[^2]

FIGURE 2. Connection of Input Guard.


FIGURE 3. Input Bias Current vs Common-Mode Voltage.

# Low Noise Precision Difet ${ }^{\circledR}$ OPERATIONAL AMPLIFIER 

## FEATURES

- LOW NOISE: $6 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ (10kHz)
- LOW BIAS CURRENT: 1pA max
- LOW OFFSET: 250 $\mu \mathrm{V}$ max
- LOW DRIFT: $2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- HIGH OPEN-LOOP GAIN: 120dB min
- HIGH COMMON-MODE REJECTION: 100 dB min
- AVAILABLE IN 8-PIN PLASTIC DIP AND 8-PIN SOIC PACKAGES


## DESCRIPTION

The OPA124 is a precision monolithic FET operational amplifier using a Difet (dielectrical isolation) manufacturing process. Outstanding DC and AC performance characteristics allow its use in the most critical instrumentation applications.
Bias current, noise, voltage offset, drift, open-loop gain, common-mode rejection and power supply rejection are superior to BIFET and CMOS amplifiers. Difet fabrication achieves extremely low input bias currents without compromising input voltage noise performance. Low input bias current is maintained over a wide input common-mode voltage range with unique cascode circuitry. This cascode design also allows high precision input specifications and reduced susceptibility to flicker noise. Laser trimming of thinfilm resistors gives very low offset and drift.
Compared to the popular OPA111, the OPA124 gives comparable performance and is available in an 8-pin PDIP and 8-pin SOIC package.

BIFET ${ }^{8}$ National Semiconductor Corp.,
Difet ${ }^{(8)}$ Burr-Brown Corp.

## APPLICATIONS

- PRECISION PHOTODIODE PREAMP
- MEDICAL EQUIPMENT
- OPTOELECTRONICS
- DATA ACQUISITION
- TEST EQUIPMENT


NOTES: (1) Omitted on SOIC. (2) Patented.

For Immediate Assistance, Contact Your Local Salesperson
SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{cC}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITION | OPA124U/P |  |  | OPA124UA/PA |  |  | OPA124UB/PB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT NOISE <br> Voltage, $\begin{aligned} &, f_{\mathrm{O}}=10 \mathrm{~Hz}^{(4)} \\ & \mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz}^{(4)} \\ & \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz}^{(4)} \\ & \mathrm{f}_{\mathrm{O}}=10 \mathrm{kHz}^{(5)} \\ & \mathrm{f}_{\mathrm{B}}=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}^{(5)} \\ & \mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Current, $\begin{aligned} & f_{B}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & f_{0}=0.1 \mathrm{~Hz} \text { thru } 20 \mathrm{kHz} \end{aligned}$ |  |  | $\begin{gathered} 40 \\ 15 \\ 8 \\ 6 \\ 0.7 \\ 1.6 \\ 9.5 \\ 0.5 \\ \hline \end{gathered}$ | $\begin{gathered} 80 \\ 40 \\ 15 \\ 8 \\ 1.2 \\ 3.3 \\ 15 \\ 0.8 \\ \hline \end{gathered}$ |  | 40 15 8 6 0.7 1.6 9.5 0.5 | $\begin{gathered} 80 \\ 40 \\ 15 \\ 8 \\ 1.2 \\ 3.3 \\ 15 \\ 0.8 \end{gathered}$ |  | 40 15 8 6 0.7 1.6 9.5 0.5 | $\begin{gathered} 80 \\ 40 \\ 15 \\ 8 \\ 1.2 \\ 3.3 \\ 15 \\ 0.8 \end{gathered}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mu \vee p-p$ <br> fAp-p <br> $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage vs Temperature Supply Rejection vs Temperature | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC} \\ \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } T_{\text {MAX }} \\ \mathrm{V}_{\text {CC }}= \pm 10 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \end{gathered}$ | $\begin{aligned} & 88 \\ & 84 \end{aligned}$ | $\begin{gathered} \pm 200 \\ \pm 4 \\ 110 \\ 100 \end{gathered}$ | $\begin{aligned} & \pm 800 \\ & \pm 7.5 \end{aligned}$ | $\begin{aligned} & 90 \\ & 86 \end{aligned}$ | $\begin{gathered} \pm 150 \\ \pm 2 \\ 110 \\ 100 \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 4 \end{gathered}$ | $\begin{gathered} 100 \\ 90 \end{gathered}$ | $\begin{gathered} \pm 100 \\ \pm 1 \\ 110 \\ 100 \end{gathered}$ | $\begin{gathered} \pm 250 \\ \pm 2 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT ${ }^{(1)}$ Input Bias Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | $\pm 1$ | $\pm 5$ |  | $\pm 0.5$ | $\pm 2$ |  | $\pm 0.35$ | $\pm 1$ | pA |
| OFFSET CURRENT ${ }^{(1)}$ Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 1$ | $\pm 5$ |  | $\pm 0.5$ | $\pm 1$ |  | $\pm 0.25$ | $\pm 0.5$ | pA |
| IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13}\| \| 1 \\ & 10^{14}\| \| 3 \end{aligned}$ |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  |  | $\begin{aligned} & 10^{13}\| \| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection vs Temperature | $\begin{gathered} \mathrm{V}_{\text {IN }}= \pm 10 \mathrm{VDC} \\ T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{gathered}$ | $\begin{gathered} \pm 10 \\ 92 \\ 86 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 110 \\ & 100 \end{aligned}$ |  | $\begin{array}{r}  \pm 10 \\ 94 \\ 86 \end{array}$ | $\begin{aligned} & \pm 11 \\ & 110 \\ & 100 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 100 \\ 90 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 110 \\ & 100 \end{aligned}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 106 | 125 |  | 106 | 125 |  | 120 | 125 |  | dB |
| FREQUENCY RESPONSE <br> Unity Gain, Small Signal Full Power Response Slew Rate <br> THD <br> Settling Time, 0.1\% $0.01 \%$ <br> Overload Recovery, $50 \%$ Overdrive ${ }^{(2)}$ | $\begin{gathered} 20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \text { Gain }=-1, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ 10 \mathrm{~V} \text { Step } \\ \text { Gain }=-1 \end{gathered}$ | $\begin{gathered} 16 \\ 1 \end{gathered}$ | $\begin{gathered} 1.5 \\ 32 \\ 1.6 \\ 0.0003 \\ 6 \\ 10 \\ \\ 5 \end{gathered}$ |  | $\begin{gathered} 16 \\ 1 \end{gathered}$ | $\begin{gathered} 1.5 \\ 32 \\ 1.6 \\ 0.0003 \\ 6 \\ 10 \\ \\ 5 \end{gathered}$ |  | 16 1 | $\begin{gathered} 1.5 \\ 32 \\ 1.6 \\ 0.0003 \\ 6 \\ 10 \\ \\ 5 \end{gathered}$ |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> \% <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| RATED OUTPUT <br> Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{DC} \text {, Open Loop } \\ \text { Gain }=+1 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 5.5 \end{gathered}$ $10$ | $\begin{gathered} \pm 12 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ |  | $\begin{aligned} & \pm 11 \\ & \pm 5.5 \end{aligned}$ $10$ | $\begin{gathered} \pm 12 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ |  | $\pm 11$ <br> $\pm 5.5$ <br> 10 | $\begin{gathered} \pm 12 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Voltage Range, Derated Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 2.5 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 3.5 \end{gathered}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 2.5 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 3.5 \end{gathered}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 2.5 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 3.5 \end{gathered}$ | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE <br> Specification <br> Storage <br> $\theta$ Junction-Ambient: PDIP SOIC | $\mathrm{T}_{\text {MIN }}$ and $\mathrm{T}_{\text {Max }}$ | $\begin{aligned} & -25 \\ & -65 \end{aligned}$ | $\begin{gathered} 90 \\ 100 \end{gathered}$ | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{aligned} & -25 \\ & -65 \end{aligned}$ | $\begin{gathered} 90 \\ 100 \end{gathered}$ | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{aligned} & -25 \\ & -65 \end{aligned}$ | $\begin{gathered} 90 \\ 100 \end{gathered}$ | $\begin{gathered} +85 \\ +125 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up. For performance at other temperatures see Typical Performance Curves. (2) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a $50 \%$ input overdrive. (3) For performance at other temperatures see Typical Performance Curves. (4) Sample tested, $98 \%$ confidence. (5) Guaranteed by design.

## CONNECTION DIAGRAMS



Top View
SOIC


NC = No Connect

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA124U | 8-Pin SOIC | 182 |
| OPA124P | 8-Pin Plastic DIP | 006 |
| OPA124UA | 8-Pin SOIC | 182 |
| OPA124PA | 8-Pin Plastic DIP | 006 |
| OPA124UB | 8-Pin SOIC | 182 |
| OPA124PB | 8-Pin Plastic DIP | 006 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE | BIAS <br> CURRENT <br> pA, max | OFFSET <br> DRIFT <br> $\mu V /{ }^{\circ} \mathrm{C}$, max |
| :--- | :---: | :---: | :---: | :---: |
| OPA124U | 8-PIN SOIC | $-25^{\circ} \mathrm{C}$ TO $+85^{\circ} \mathrm{C}$ | 5 | 7.5 |
| OPA124P | 8 -Pin Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5 | 7.5 |
| OPA124UA | 8-Pin SOIC | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2 | 4 |
| OPA124PA | 8-Pin Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2 | 4 |
| OPA124UB | 8-Pin SOIC | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1 | 2 |
| OPA124PB | 8-Pin Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1 | 2 |

[^3]
## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


TOTAL ${ }^{(1)}$ INPUT VOLTAGE NOISE SPECTRAL DENSITY vs SOURCE RESISTANCE


VOLTAGE AND CURRENT NOISE SPECTRAL DENSITY vs TEMPERATURE




TOTAL INPUT VOLTAGE NOISE SPECTRAL DENSITY


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

 TYPICAL PERFORMANCE CURVES (CONT)$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


POWER SUPPLY REJECTION
vs FREQUENCY


COMMON-MODE REJECTION


COMMON-MODE REJECTION
vs FREQUENCY



## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.



GAIN-BANDWIDTH AND SLEW RATE
vs SUPPLY VOLTAGE




Or，Call Customer Service at 1－800－548－6132（USA Only）

## TYPICAL PERFORMANCE CURVES（CONT）

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted．




## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA124 offset voltage is laser-trimmed and will require no further trim for most applications. In order to reduce layout leakage errors, the offset adjust capability has been removed from the SOIC versions (OPA124UB, OPA124UA, and OPA124U). The PDIP versions (OPA124PB, OPA124PA, and OPA124P) do have pins available for offset adjustment. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each $100 \mu \mathrm{~V}$ of adjusted offset. The correct circuit configuration for offset adjust for the PDIP packages is shown in Figure 1.

## INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of $-\mathrm{V}_{\mathrm{CC}}$.
Unlike BIFET amplifiers, the Difet OPA124 requires input current limiting resistors only if its input voltage is greater than 6 V more negative than $-\mathrm{V}_{\mathrm{cc}}$. A $10 \mathrm{k} \Omega$ series resistor will limit input current to a safe level with up to $\pm 15 \mathrm{~V}$ input levels, even if both supply voltages are lost (Figure 2).
Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift. Static protection is recommended when handling any precision IC operational amplifier.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.
Leakage currents across printed circuit boards can easily exceed the bias current of the OPA124. To avoid leakage problems, the OPA124 should be soldered directly into a printed circuit board. Utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential.
The amplifier substrate should be connected to any input shield or guard via pin 8 minimizing both leakage and noise pickup (see Figure 3).
If guarding is not required, pin 8 should be connected to ground.


FIGURE 1. Offset Voltage Trim for PDIP packages.


FIGURE 2. Input Current vs Input Voltage with $\pm \mathrm{V}_{\mathrm{CC}}$ Pins Grounded.


FIGURE 3. Connection of Input Guard.

## Difet ${ }^{\circledR}$ Electrometer-Grade OPERATIONAL AMPLIFIER

## FEATURES

- ULTRA-LOW BIAS CURRENT: 75fA max
- LOW OFFSET: $500 \mu \mathrm{~V}$ max
- LOW DRIFT: $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- HIGH OPEN-LOOP GAIN: 110dB min
- HIGH COMMON-MODE REJECTION: 90dB min
- IMPROVED REPLACEMENT FOR AD515 AND AD549


## DESCRIPTION

The OPA128 is an ultra-low bias current monolithic operational amplifier. Using advanced geometry dielectrically-isolated FET ( Difet $^{\circledR}$ ) inputs, this monolithic amplifier achieves a performance level exceeding even the best hybrid electrometer amplifiers.
Laser-trimmed thin-film resistors give outstanding voltage offset and drift performance.
A noise-free cascode and low-noise processing give the OPA128 excellent low-level signal handling capabilities. Flicker noise is very low.

The OPA128 is an improved pin-for-pin replacement for the AD515.

Difet ${ }^{\ominus}$ Burr-Brown Corp.

## APPLICATIONS

- ELECTROMETER
- MASS SPECTROMETER
- CHROMATOGRAPH
- ION GAUGE
- PHOTODETECTOR
- RADIATION-HARD EQUIPMENT



## SPECIFICATIONS

ELECTRICAL
At $\mathrm{V}_{\mathrm{cC}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted. Pin 8 connected to ground.

| PARAMETER | CONDITIONS | OPA128JM |  |  | OPA128KM |  |  | OPA128LM |  |  | OPA128SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BIAS CURRENT ${ }^{(1)}$ Input Bias Current | $\begin{aligned} V_{C M} & =0 \mathrm{VDC}, \\ R_{L} & \geq 10 \mathrm{k} \Omega \end{aligned}$ |  | $\pm 150$ | $\pm 300$ |  | $\pm 75$ | $\pm 150$ |  | $\pm 40$ | $\pm 75$ |  | $\pm 75$ | $\pm 150$ | fA |
| OFFSET CURRENT ${ }^{(1)}$ <br> Input Offset Current | $\begin{aligned} \mathrm{V}_{\mathrm{CM}} & =0 \mathrm{VDC}, \\ \mathrm{R}_{\mathrm{L}} & \geq 10 \mathrm{k} \Omega \end{aligned}$ |  | 65 |  |  | 30 |  |  | 30 |  |  | 30 |  | fA |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage Average Drift Supply Rejection | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC} \\ \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \end{gathered}$ | 80 | $\begin{gathered} \pm 260 \\ \\ 120 \\ \pm 1 \end{gathered}$ | $\left\lvert\, \begin{gathered} \pm 1000 \\ \pm 20 \\ \pm 100 \end{gathered}\right.$ | 90 | $\begin{gathered} \pm 140 \\ \\ 120 \\ \pm 1 \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 10 \\ \pm 32 \end{gathered}$ | 90 | $\begin{gathered} \pm 140 \\ 120 \\ \pm 1 \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 5 \\ \pm 32 \end{gathered}$ | 90 | $\begin{gathered} \pm 140 \\ \\ 120 \\ \pm 1 \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 10 \\ \pm 32 \end{gathered}$ | $\mu \mathrm{V}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ dB $\mu \mathrm{V} / \mathrm{V}$ |
| NOISE <br> Voltage: $\begin{aligned} \mathrm{f}_{\mathrm{O}} & =10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}} & =100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}} & =1 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{O}} & =10 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{B}} & =10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{B}} & =0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Current: $\mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz}$ to 10 Hz $f_{0}=0.1 \mathrm{~Hz} \text { to } 20 \mathrm{kHz}$ |  |  | $\begin{gathered} 92 \\ 78 \\ 27 \\ 15 \\ 2.4 \\ 4 \\ 4.2 \\ 0.22 \end{gathered}$ |  |  | $\begin{gathered} 92 \\ 78 \\ 27 \\ 15 \\ 2.4 \\ 4 \\ 3 \\ 0.16 \end{gathered}$ |  |  | $\begin{gathered} 92 \\ 78 \\ 27 \\ 15 \\ 2.4 \\ 4 \\ 2.3 \\ 0.12 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} 92 \\ 78 \\ 27 \\ 15 \\ 2.4 \\ 4 \\ 3 \\ 0.16 \\ \hline \end{gathered}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mu \mathrm{Vp}-\mathrm{p}$ <br> fA, p-p <br> fA $/ \sqrt{\mathrm{Hz}}$ |
| IMPEDANCE <br> Differential <br> Common-Mode |  |  |  |  |  | $\left\|\begin{array}{l} 10^{13} \\ 10^{15} \end{array}\right\| 12\|1\|$ |  |  | $\left\lvert\, \begin{array}{ll\|} 10^{13} & \|l\| l \mid \\ 10^{15} & \\| \\ \hline \end{array}\right.$ |  |  | $\left\|\begin{array}{lll} 10^{13} & \|\mid l & 1 \\ 10^{15} & \|\mid & 2 \end{array}\right\|$ |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \\ & \hline \end{aligned}$ |
| VOLTAGE RANGE ${ }^{(4)}$ <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 80 \\ \hline \end{gathered}$ | $\begin{aligned} & \pm 12 \\ & 118 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 90 \\ \hline \end{gathered}$ | $\begin{aligned} & \pm 12 \\ & 118 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 90 \end{gathered}$ | $\begin{aligned} & \pm 12 \\ & 118 \end{aligned}$ |  | $\pm 10$ <br> 90 | $\begin{aligned} & \pm 12 \\ & 118 \end{aligned}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 94 | 128 |  | 110 | 128 |  | 110 | 128 |  | 110 | 128 |  | dB |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Unity Gain, Small Signal Full Power Response Slew Rate Settling Time, 0.1\% 0.01\% <br> Overload Recovery, $50 \%$ Overdrive ${ }^{(3)}$ | (2) $\begin{gathered} 20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \text { Gain }=-1, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ 10 \mathrm{~V} \text { Step } \\ \text { Gain }=-1 \end{gathered}$ | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | $\begin{gathered} 1 \\ 47 \\ 3 \\ 5 \\ 10 \\ \\ 5 \end{gathered}$ |  | $\begin{gathered} 0.5 \\ 1 \end{gathered}$ | $1$ <br> 47 <br> 3 <br> 5 <br> 10 <br> 5 |  | $\begin{gathered} 0.5 \\ 1 \end{gathered}$ | $\begin{gathered} 1 \\ 47 \\ 3 \\ 5 \\ 10 \\ \\ 5 \end{gathered}$ |  | $\begin{gathered} 0.5 \\ 1 \end{gathered}$ | $\begin{gathered} 1 \\ 47 \\ 3 \\ 5 \\ 10 \\ \\ \hline \\ \hline \end{gathered}$ |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output <br> Current Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{DC}, \text { Open Loop } \\ \text { Gain }=+1 \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 5 \end{gathered}$ $10$ | $\begin{gathered} \pm 13 \\ \pm 10 \\ 100 \\ 1000 \\ 34 \end{gathered}$ | 55 | $\begin{gathered} \pm 10 \\ \pm 5 \end{gathered}$ <br> 10 | $\begin{gathered} \pm 13 \\ \pm 10 \\ 100 \\ 1000 \\ 34 \end{gathered}$ | 55 | $\begin{gathered} \pm 10 \\ \pm 5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 13 \\ \pm 10 \\ 100 \\ 1000 \\ 34 \end{gathered}$ | 55 | $\begin{gathered} \pm 10 \\ \pm 5 \end{gathered}$ $10$ | $\begin{gathered} \pm 13 \\ \pm 10 \\ 100 \\ 1000 \\ 34 \end{gathered}$ | 55 | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Rated Voltage Voltage Range, Derated Performance Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 0.9 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 1.5 \end{gathered}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 0.9 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 1.5 \end{gathered}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 0.9 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 1.5 \end{gathered}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 0.9 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 1.5 \end{gathered}$ | $\begin{gathered} \mathrm{VDC} \\ \mathrm{VDC} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Specification <br> Operating <br> Storage <br> $\theta$ Junction-Ambient | Ambient Temp. Ambient Temp. Ambient Temp. | $\begin{gathered} 0 \\ -55 \\ -65 \end{gathered}$ | 200 | +70 +125 +150 | $\begin{gathered} 0 \\ -55 \\ -65 \end{gathered}$ | 200 | +70 +125 +150 | $\begin{gathered} 0 \\ -55 \\ -65 \end{gathered}$ | 200 | $\begin{gathered} +70 \\ +125 \\ +150 \end{gathered}$ | -55 -55 -65 | 200 | +125 +125 +150 | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up. Bias current doubles approximately every $11^{\circ} \mathrm{C}$. (2) Sample tested. (3) Overioad recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a $50 \%$ input overdrive. (4) If it is possible for the input voltage to exceed the supply voltage, a series protection resistor should be added to limit input current to 0.5 mA . The input devices can withstand overload currents of 0.3 mA indefinitely without damage.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)
At $V_{c C}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MN }}$ and $\mathrm{T}_{\text {MAX }}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA128JM |  |  | OPA128KM |  |  | OPA128LM |  |  | OPA128SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Specification Range | Ambient Temp. | 0 |  | +70 | 0 |  | +70 | 0 |  | +70 | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BIAS CURRENT ${ }^{(1)}$ Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 2.5$ | $\pm 8$ |  | $\pm 1.3$ | $\pm 4$ |  | $\pm 0.7$ | $\pm 2$ |  | $\pm 43$ | $\pm 170$ | pA |
| OFFSET CURRENT ${ }^{(1)}$ Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 1.1 |  |  | 0.6 |  |  | 0.6 |  |  | 18 |  | pA |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage Average Drift Supply Rejection | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ | 74 | $\begin{aligned} & 114 \\ & \pm 2 \end{aligned}$ | $\left.\begin{gathered} \pm 2.2 \mathrm{mV} \\ \pm 20 \\ \\ \pm 200 \end{gathered} \right\rvert\,$ | 80 | $\begin{aligned} & 114 \\ & \pm 2 \end{aligned}$ | $\begin{gathered} \pm 1 \mathrm{mV} \\ \pm 10 \\ \\ \pm 100 \end{gathered}$ | 80 | $\begin{aligned} & 114 \\ & \pm 2 \end{aligned}$ | $\begin{gathered} \pm 750 \\ \pm 5 \\ \pm 100 \end{gathered}$ | 80 | $\begin{gathered} 106 \\ \pm 5 \end{gathered}$ | $\left\|\begin{array}{c}  \pm 1.5 \mathrm{mV} \\ \pm 10 \\ \\ \pm 100 \end{array}\right\|$ | $\mu \mathrm{V}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ dB $\mu \mathrm{V} / \mathrm{V}$ |
| VOLTAGE RANGE ${ }^{(2)}$ <br> Common-Mode input Range Commmon-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 74 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 112 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 80 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 112 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 80 \\ \hline \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 112 \end{aligned}$ |  | $\pm 10$ <br> 74 | $\begin{aligned} & \pm 11 \\ & 104 \end{aligned}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 90 | 125 |  | 104 | 125 |  | 104 | 125 |  | 90 | 122 |  | dB |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output <br> Current Output <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{VDC} \\ \hline \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 5 \\ 10 \end{gathered}$ | 22 |  | $\pm 10$ $\pm 5$ 10 | 22 |  | $\pm 10$ $\pm 5$ 10 | 22 |  | $\pm 10$ $\pm 5$ 10 | 18 |  | V mA mA |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Current, Quiescent | $1=0 \mathrm{mADC}$ |  | 0.9 | 1.8 |  | 0.9 | 1.8 |  | 0.9 | 1.8 |  | 0.9 | 2 | mA |

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (2) If it is possible for the input voltage to exceed the supply voltage, a series protection resistor should be added to limit input current to 0.5 mA . The input devices can withstand overload currents of 0.3 mA indefinitely without damage.

CONNECTION DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

|  <br> NOTES: (1) Packages must be derated based on $\theta_{C A}=150^{\circ} \mathrm{C} / \mathrm{W}$ or $\theta_{\mathrm{JA}}=$ $200^{\circ} \mathrm{C} / \mathrm{W}$. (2) Short circuit may be to power supply common only. Rating applies to $+25^{\circ} \mathrm{C}$ ambient. Observe dissipation limit and $\mathrm{T}_{3}$. |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE | BIAS CURRENT, <br> max (fA) |
| :--- | :---: | :---: | :---: |
| OPA128JM | TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 300$ |
| OPA128KM | TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 150$ |
| OPA128LM | TO- 99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 75$ |
| OPA128SM | TO- 99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 150$ |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA128JM | TO-99 | 001 |
| OPA128KM | TO-99 | 001 |
| OPA128LM | TO-99 | 001 |
| OPA128SM | TO-99 | 001 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

| PAD | FUNCTION |
| :---: | :---: |
| 1 | Offset Trim |
| 2 | $-\operatorname{In}$ |
| 3 | $+\ln$ |
| 4 | $-V_{c c}$ |
| 5 | Offset Trim |
| 6 | Output |
| 7 | $+V_{c c}$ |
| 8 | Substrate |
| NC | No Connection |

Substrate Bias: Isolated, normally connected to common.

## MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $96 \times 71 \pm 5$ | $2.44 \times 1.80 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing | None |  |

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \pm 15 \mathrm{VDC}$, unless otherwise noted.




$T_{A}=+25^{\circ} \mathrm{C}, \pm 15 \mathrm{VDC}$, unless otherwise noted.

## Or, Call Customer Service al 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

At $T_{A}=+25^{\circ} \mathrm{C},+15 \mathrm{VDC}$ unless otherwise noted.


GAIN-BANDWIDTH AND SLEW RATE vs TEMPERATURE




GAIN-BANDWIDTH AND SLEW RATE
vs SUPPLY VOLTAGE


EBE

For Immediate Assistance, Contact Your Local Salesperson TYPICAL PERFORMANCE CURVES (CONT)
At $T_{A}=+25^{\circ} \mathrm{C},+15 \mathrm{VDC}$ unless otherwise noted.




SMALL SIGNAL TRANSIENT RESPONSE


BIAS CURRENT
vs ADDITIONAL POWER DISSIPATION



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA128 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each $100 \mu \mathrm{~V}$ of adjusted effort. Note that the trim (Figure 1) is similar to operational amplifiers such as HA-5180 and AD515. The OPA128 can replace many other amplifiers by leaving the external null circuit unconnected.


FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Conventional monolithic FET operational amplifiers' inputs must be protected against destructive currents that can flow when input FET gate-to-substrate isolation diodes are for-ward-biased. Most BIFET ${ }^{\circledR}$ amplifiers can be destroyed by the loss of $-\mathrm{V}_{\mathrm{CC}}$.
Because of its dielectric isolation, no special protection is needed on the OPA128. Of course, the differential and common-mode voltage limits should be observed.
Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry. Leakage currents across printed circuit boards can easily exceed the bias current of the OPA128. To avoid leakage problems, it is recommended that the signal input lead of the OPA128 be wired to a Teflon standoff. If the input is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8 . This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 2).


FIGURE 2. Connection of Input Guard.
Triboelectric charge (static electricity generated by friction) can be a troublesome noise source from cables connected to the input of an electrometer amplifier. Special low-noise cable will minimize this effect but the optimum solution is to mount the signal source directly at the electrometer input with short, rigid, wiring to preclude microphonic noise generation.

## TESTING

Accurately testing the OPA128 is extremely difficult due to its high level of performance. Ordinary test equipment may not be able to resolve the amplifier's extremely low bias current. Inaccurate bias current measurements can be due to:

1. Test socket leakage
2. Unclean package
3. Humidity or dew point condensation
4. Circuit contamination from fingerprints or anti-static treatment chemicals
5. Test ambient temperature
6. Load power dissipation
$\mathrm{BIFET}^{9}$ National Semiconductor Corp.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 4. Piezoelectric Transducer Charge Amplifier.
FIGURE 3. High Impedance ( $10^{15} \Omega$ ) Amplifier.


FIGURE 5. FET Input Instrumentation Amplifier for Biomedical Applications.


FIGURE 6. Low-Droop Positive Peak Detector.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 7. Sensitive Photodiode Amplifier.


FIGURE 8. Current-to-Voltage Converter.

FIGURE 9. Biased Current-to-Voltage Converter.

## Ultra-Low Bias Current Difet ${ }^{\circledR}$ OPERATIONAL AMPLIFIER

## FEATURES

- ULTRA-LOW BIAS CURRENT: 100fA max
- LOW OFFSET: 2 mV max
- LOW DRIFT: $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- HIGH OPEN-LOOP GAIN: 94dB min
- LOW NOISE: $15 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at 10 kHz
- PLASTIC DIP and SOIC PACKAGE


## DESCRIPTION

The OPA129 is an ultra-low bias current monolithic operational amplifier offered in an 8-pin PDIP and SO-8 package. Using advanced geometry di-electrically-isolated FET (Difet ${ }^{\circledR}$ ) inputs, this monolithic amplifier achieves a high performance level.
Difet fabrication eliminates isolation-junction leakage current-the main contributor to input bias current with conventional monolithic FETs. This reduces input bias current by a factor of 10 to 100 . Very low input bias current can be achieved without resorting to small-geometry FETs or CMOS designs which can suffer from much larger offset voltage, voltage noise, drift, and poor power supply rejection.
The OPA129's special pinout eliminates leakage current that occurs with other op amps. Pins 1 and 4 have no internal connection, allowing circuit board guard traces-even with the surface-mount package version. OPA129 is available in 8-pin DIP and SO-8 packages, specified for operation from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## APPLICATIONS

- PHOTODETECTOR PREAMP
- CHROMATOGRAPHY
- ELECTROMETER AMPLIFIERS
- MASS SPECTROMETER
- pH PROBE AMPLIFIER
- ION GAGE MEASUREMENT


Simplified Circuit

Difet ${ }^{\circledR}$ Burr-Brown Corp.

International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 - Cable: BBRCORP . Telex: 066-6491 - FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted. Pin 8 connected to ground.

| PARAMETER | CONDITION | OPA129PB, UB |  |  | OPA129P, U |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT BIAS CURRENT ${ }^{(1)}$ vs Temperature | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\begin{array}{c\|c\|c}  & \pm 30 & \pm 100 \\ \text { Doubles every } 10^{\circ} \mathrm{C} \end{array}$ |  |  |  | * | $\pm 250$ | fA |
| INPUT OFFSET CURRENT | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | $\pm 30$ |  |  | * |  | fA |
| OFFSET VOLTAGE Input Offset Voltage vs Temperature Supply Rejection | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{s}}= \pm 5 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \pm 0.5 \\ \pm 3 \\ \pm 3 \end{gathered}$ | $\begin{gathered} \pm 2 \\ \pm 10 \\ \pm 100 \end{gathered}$ |  | $\begin{gathered} \pm 1 \\ \pm 5 \end{gathered}$ | $\pm 5$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| NOISE <br> Voltage <br> Current | $\begin{gathered} f=10 \mathrm{~Hz} \\ f=100 \mathrm{~Hz} \\ f=1 \mathrm{kHz} \\ f=10 \mathrm{kHz} \\ f_{B}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ f=10 \mathrm{kHz} \end{gathered}$ |  | $\begin{gathered} 85 \\ 28 \\ 17 \\ 15 \\ 4 \\ 0.1 \end{gathered}$ |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vp}$-p <br> $\mathrm{fA} \sqrt{\mathrm{Hz}}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13}\| \| 1 \\ & 10^{15}\| \| 2 \end{aligned}$ |  |  | * |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}$ | $\begin{gathered} \pm 10 \\ 80 \end{gathered}$ | $\begin{aligned} & \pm 12 \\ & 118 \end{aligned}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 94 | 120 |  | * | * |  | dB |
| FREQUENCY RESPONSE <br> Unity Gain, Small Signal <br> Full Power Response <br> Slew Rate <br> Settling Time: $\begin{gathered} 0.1 \% \\ 0.01 \% \end{gathered}$ <br> Overload Recovery, 50\% Overdrive ${ }^{(2)}$ | $\begin{gathered} 20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{G}=-1, R_{\mathrm{L}}=2 \mathrm{k} \Omega, 10 \mathrm{~V} \text { Step } \\ \mathrm{G}=-1 \end{gathered}$ | 1 | $\begin{gathered} 1 \\ 47 \\ 2.5 \\ \\ 5 \\ 10 \\ 5 \end{gathered}$ |  | * |  |  | MHz <br> kHz <br> $\mathrm{V} / \mathrm{\mu s}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| RATED OUTPUT <br> Voltage Output Current Output Load Capacitance Stability Short-Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 12 \mathrm{~V} \\ \text { Gain }=+1 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 6 \end{gathered}$ | $\begin{gathered} \pm 13 \\ \pm 10 \\ 1000 \\ \pm 35 \end{gathered}$ | $\pm 55$ | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Voltage Range, Derated Performance Current, Quiescent | $\mathrm{l}_{0}=0 \mathrm{~mA}$ | $\pm 5$ | $\begin{gathered} \pm 15 \\ 1.2 \end{gathered}$ | $\begin{array}{r}  \pm 18 \\ 1.8 \end{array}$ | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE <br> Specification <br> Operating <br> Storage <br> Thermal Resistance PDIP-"P" <br> SOIC-"U" | Ambient Temperature <br> Ambient Temperature <br> $\theta_{\mathrm{JA}}$, Junction-to-Ambient | $\begin{aligned} & -40 \\ & -40 \\ & -40 \end{aligned}$ | $\begin{gathered} 90 \\ 100 \end{gathered}$ | $\begin{aligned} & +85 \\ & +125 \\ & +125 \end{aligned}$ | ** | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) High-speed automated test. (2) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a $50 \%$ input overdrive.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

ABSOLUTE MAXIMUM RATINGS

| Input Voltage Range ..............................................................V-to V V+ |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

NOTE: (1) Short circuit may be to power supply common at $+25^{\circ} \mathrm{C}$ ambient.

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA129P | 8-pin Plastic DIP | 006 |
| OPA129PB | 8-pin Plastic DIP | 006 |
| OPA129U | 8-pin SOIC | 182 |
| OPA129UB | 8-pin SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## CONNECTION DIAGRAM



## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C},+15 \mathrm{VDC}$, uniess otherwise noted.



Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C},+15 \mathrm{VDC}$, unless otherwise noted.







## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C},+15 \mathrm{VDC}$, unless otherwise noted.






## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+15 \mathrm{VDC}$, unless otherwise noted.


## APPLICATIONS INFORMATION

## NON-STANDARD PINOUT

The OPA129 uses a non-standard pinout to achieve lowest possible input bias current. The negative power supply is connected to pin 5-see Figure 1. This is done to reduce the leakage current from the V- supply (pin 4 on conventional op amps) to the op amp input terminals. With this new pinout, sensitive inputs are separated from both power supply pins.


FIGURE 1. Offset Adjust Circuit.

## OFFSET VOLTAGE TRIM

The OPA129 has no conventional offset trim connections. Pin 1 , next to the critical inverting input, has no internal connection. This eliminates a source of leakage current and allows guarding of the input terminals. Pin 1 and pin 4, next to the two input pins, have no internal connection. This allows an optimized circuit board layout with guarding-see "circuit board layout."


Due to its laser-trimmed input stage, most applications do not require external offset voltage trimming. If trimming is required, the circuit shown in Figure 1 can be used. Power supply voltages are divided down, filtered and applied to the non-inverting input. The circuit shown is sensitive to variation in the supply voltages. Regulation can be added, if needed.

## GUARDING AND SHIELDING

Ultra-low input bias current op amps require precautions to achieve best performance. Leakage current on the surface of circuit board can exceed the input bias current of the amplifier. For example, a circuit board resistance of $10^{12} \Omega$ from a power supply pin to an input pin produces a current of 15 pA -more than one-hundred times the input bias current of the op amp.
To minimize surface leakage, a guard trace should completely surround the input terminals and other circuitry connecting to the inputs of the op amp. The DIP package should have a guard trace on both sides of the circuit board. The guard ring should be driven by a circuit node equal in potential to the op amp inputs-see Figure 2. The substrate, pin 8 , should also be connected to the circuit board guard to assure that the amplifier is fully surrounded by the guard potential. This minimizes leakage current and noise pick-up.
Careful shielding is required to reduce noise pickup. Shielding near feedback components may also help reduce noise pick-up.
Triboelectric effects (friction-generated charge) can be a troublesome source of errors. Vibration of the circuit board, input connectors and input cables can cause noise and drift. Make the assembly as rigid as possible. Attach cables to avoid motion and vibration. Special low noise or low leakage cables may help reduce noise and leakage current. Keep all input connections as short possible. Surface-mount components may reduce circuit board size and allow a more rigid assembly.

# For Immediate Assistance, Contact Your Local Salesperson 

## CIRCUIT BOARD LAYOUT

The OPA129 uses a new pinout for ultra low input bias current. Pin 1 and pin 4 have no internal connection. This allows ample circuit board space for a guard ring surrounding the op amp input pins-even with the tiny SO-8 surfacemount package. Figure 3 shows suggested circuit board layouts. The guard ring should be connected to pin 8 (substrate) as shown. It should be driven by a circuit node equal in potential to the input terminals of the op amp-see Figure 2 for common circuit configurations.

## TESTING

Accurately testing the OPA129 is extremely difficult due to its high performance. Ordinary test equipment may not be able to resolve the amplifier's extremely low bias current. Inaccurate bias current measurements can be due to:

1. Test socket leakage,
2. Unclean package,
3. Humidity or dew point condensations,
4. Circuit contamination from fingerprints or anti-static treatment chemicals,
5. Test ambient temperature,
6. Load power dissipation,
7. Mechanical stress,
8. Electrostatic and electromagnetic interference.


FIGURE 2. Connection of Input Guard.

(B) SOIC package


FIGURE 4. Current-to-Voltage Converter.


FIGURE 5. High Impedance ( $10^{15} \Omega$ ) Amplifier.


FIGURE 6. Piezoelectric Transducer Charge Amplifier.


FIGURE 7. Sensitive Photodiode Amplifier.

FIGURE 3. Suggested Board Layout for Input Guard.


PRELIMINARY INFORMATION

# General Purpose FET－INPUT OPERATIONAL AMPLIFIERS 

## FEATURES

－FET INPUT： $\mathrm{I}_{\mathrm{B}}=50 \mathrm{pA}$
LOW OFFSET VOLTAGE：2mV max
－WIDE SUPPLY RANGE：$\pm 4.5$ to $\pm 18 \mathrm{~V}$
－SLEW RATE：10V／$\mu \mathrm{s}$
－WIDE BANDWIDTH：4MHz
－SINGLE，DUAL，QUAD VERSIONS

## DESCRIPTION

The OPA131 series of FET－input op amps provides high performance at low cost．Single，dual and quad versions in industry－standard pinouts allow cost－effec－ tive design options．

The OPA131 series offers excellent general purpose performance，including low offset voltage，drift，and good dynamic characteristics．

All are available in DIP and SOIC packages，specified for operation from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ．



OPA4131


## PRELIMINARY SPECIFICATIONS

At $T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}, R_{L}=2 \mathrm{k} \Omega$ unless otherwise noted.

| PARAMETER | CONDITION | $\begin{aligned} & \text { OPA131P, U } \\ & \text { OPA2131P, U } \\ & \text { OPA4131P, U } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OFFSET VOLTAGE Input Offset Voltage <br> OPA131 single <br> OPA2131 dual <br> OPA4131 quad <br> vs Temperature <br> vs Power Supply | Operating Temperature Range $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V} \text { to } \pm 18 \mathrm{~V}$ |  | $\begin{gathered} \pm 0.5 \\ \pm 0.5 \\ \pm 0.5 \\ \pm 2 \\ 50 \end{gathered}$ | $\begin{aligned} & \pm 2 \\ & \pm 3 \\ & \pm 5 \\ & \\ & 200 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mathrm{mV} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| INPUT BIAS CURRENT ${ }^{(1)}$ <br> Input Bias Current vs Temperature Input Offset Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{array}{\|c\|} \hline \\ \pm 5 \\ \text { Doubles every } 10^{\circ} \mathrm{C} \\ \hline \\ \hline \end{array}$ | $\begin{aligned} & \pm 50 \\ & \pm 50 \end{aligned}$ | pA <br> pA |
| NOISE <br> Input Voltage Noise <br> Noise Density, $\begin{aligned} & f=10 \mathrm{~Hz} \\ & f=100 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \\ & f=10 \mathrm{kHz} \end{aligned}$ <br> Current Noise Density, $\mathrm{f}=1 \mathrm{kHz}$ |  |  | $\begin{aligned} & 25 \\ & 15 \\ & 12 \\ & 12 \\ & 0.6 \end{aligned}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> fA/ $\sqrt{\mathrm{Hz}}$ |
| INPUT VOLTAGE RANGE Common-mode Rejection | $\mathrm{V}_{\mathrm{CM}}=\left(\mathrm{V}_{+}\right)-1$ to $(\mathrm{V}-)^{+}+3 \mathrm{~V}$ | 70 | 80 |  | dB |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode | $\mathrm{V}_{C M}=-12$ to +12 V |  | $\begin{aligned} & 10^{13} \\| 2 \\ & 10^{13} \\| 6 \end{aligned}$ |  | $\Omega \\| \mathrm{pF}$ <br> $\Omega \\| \mathrm{pF}$ |
| OPEN-LOOP GAIN <br> Open-loop Voltage Gain | $\mathrm{V}_{\mathrm{O}}=-12$ to +12 V | 90 | 112 |  | dB |
| FREQUENCY RESPONSE <br> Gain-Bandwidth Product <br> Slew Rate <br> Settling Time 0.1\% <br> 0.01\% <br> Total Harmonic Distortion | $\mathrm{G}=-1,10 \mathrm{~V}$ Step <br> $\mathrm{G}=-1,10 \mathrm{~V}$ Step 1 kHz |  | $\begin{gathered} 4 \\ 10 \\ 1.5 \\ 2.2 \\ 0.004 \end{gathered}$ |  | MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> \% |
| OUTPUT <br> Voltage Output, Positive <br> Negative <br> Short-Circuit Current |  | $\begin{aligned} & (\mathrm{V}+)-3 \\ & (\mathrm{~V}-)+3 \end{aligned}$ | $\begin{gathered} (V+)-2.5 \\ (V-)+2.5 \\ \pm 25 \end{gathered}$ | $\because$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Specified Operating Voltage <br> Operating Voltage Range Quiescent Current (per amplifier) | $\mathrm{I}_{0}=0$ | $\pm 4.5$ | $\begin{aligned} & \pm 15 \\ & \pm 1.5 \end{aligned}$ | $\begin{gathered} \pm 18 \\ \pm 1.75 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Operating Range <br> Storage <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ | 90 | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) High-speed test at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


## Quad High-Speed Precision Difet ${ }^{\oplus}$ OPERATIONAL AMPLIFIER

## FEATURES

- WIDE BANDWIDTH: 6.4 MHz
- HIGH SLEW RATE: 35V/ $\mu \mathrm{s}$
- LOW OFFSET: $\pm 750 \mu \mathrm{~V}$ max
- LOW BIAS CURRENT: $\pm 4$ pA max
- LOW SETTLING: $1.5 \mu \mathrm{~s}$ to $0.01 \%$
- STANDARD QUAD PINOUT


## DESCRIPTION

The OPA404 is a high performance monolithic Difet ${ }^{\circledR}$ (dielectrically-isolated FET) quad operational amplifier. It offers an unusual combination of very-low bias current together with wide bandwidth and fast slew rate.
Noise, bias current, voltage offset, drift, and speed are superior to $\mathrm{BIFET}^{( }$amplifiers.

Laser-trimming of thin-film resistors gives very low offset and drift-the best available in a quad FET op amp.
The OPA404's input cascode design allows high precision input specifications and uncompromised high-speed performance.
Standard quad op amp pin configuration allows upgrading of existing designs to higher performance levels. The OPA404 is unity-gain stable.

## APPLICATIONS

- PRECISION INSTRUMENTATION
- OPTOELECTRONICS
- SONAR, ULTRASOUND
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DETECTOR ARRAYS


OPA404 Simplified Circuit (Each Amplifier)

[^4]
## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA404AG, KP, KU ${ }^{(1)}$ |  |  | OPA404BG |  |  | OPA404SG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT <br> NOISE <br> Voltage: $\begin{aligned} : f_{\mathrm{O}} & =10 \mathrm{~Hz} \\ f_{\mathrm{O}} & =100 \mathrm{~Hz} \\ f_{\mathrm{O}} & =1 \mathrm{kHz} \\ f_{\mathrm{o}} & =10 \mathrm{kHz} \\ f_{\mathrm{B}} & =10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ f_{\mathrm{B}} & =0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Current: $\begin{aligned} f_{\mathrm{B}} & =0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ f_{0} & =0.1 \mathrm{~Hz} \text { thru } 20 \mathrm{kHz} \end{aligned}$ |  |  | $\begin{gathered} 32 \\ 19 \\ 15 \\ 12 \\ 1.4 \\ 0.95 \\ 12 \\ 0.6 \end{gathered}$ |  | . |  |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mu \vee p-p$ <br> fA, p-p <br> $\dagger \mathrm{A} \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE <br> Input Offset Voltage $K P, K U$ <br> Average Drift KP, KU <br> Supply Rejection KP, KU <br> Channel Separation | $\begin{gathered} V_{C M}=0 \mathrm{VDC} \\ T_{A}=T_{M I N} \text { to } T_{M A X} \\ \pm V_{C C}=12 \mathrm{~V} \text { to } 18 \mathrm{~V} \\ 100 \mathrm{~Hz}, R_{L}=2 \mathrm{k} \Omega \end{gathered}$ | $\begin{aligned} & 80 \\ & 76 \end{aligned}$ | $\begin{gathered} \pm 260 \\ \pm 750 \\ \pm 3 \\ \pm 5 \\ 100 \\ 100 \\ 125 \end{gathered}$ | $\begin{gathered} \pm 1 \mathrm{mV} \\ \pm 2.5 \mathrm{mV} \end{gathered}$ | 86 |  | $\pm 750$ | * |  | * | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\mathrm{C}} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT Input Bias Current KP, KU | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 1$ <br> $\pm 1$ | $\begin{gathered} \pm 8 \\ \pm 12 \end{gathered}$ |  | * | $\pm 4$ |  | * | * | pA <br> pA |
| OFFSET CURRENT <br> Input Offset Current KP, KU | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | $\begin{gathered} 8 \\ 12 \end{gathered}$ |  | * | 4 |  | * | * | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{pA} \end{aligned}$ |
| IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13} \\| \mid \\ & 10^{14} \\| \end{aligned}$ |  |  | * |  |  | * |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| VOTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection KP, KU | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10.5 \\ 88 \\ 84 \end{gathered}$ | $\begin{gathered} +13,-11 \\ 100 \\ 100 \end{gathered}$ |  | * 92 | * |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 88 | 100 |  | 92 | * |  | * | * |  | dB |
| FREQUENCY RESPONSE <br> Gain Bandwidth <br> Full Power Response <br> Slew Rate <br> Settling Time: 0.1\% $0.01 \%$ | $\begin{gathered} \text { Gain }=100 \\ 20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{Gain}^{2}=-1, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, 10 \mathrm{~V} \text { Step } \end{gathered}$ | 4 $24$ | $\begin{gathered} 6.4 \\ 570 \\ 35 \\ 0.6 \\ 1.5 \end{gathered}$ |  | 5 $28$ | * |  | * | * |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| RATED OUTPUT <br> Voltage Output <br> Current Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \end{gathered}$ <br> 1 MHz , Open Loop Gain $=+1$ | $\begin{gathered} \pm 11.5 \\ \pm 5 \\ \pm 10 \end{gathered}$ | $\begin{aligned} & +13.2,-13 \\ & \pm 10 \\ & 80 \\ & 1000 \\ & \pm 27 \\ & \hline \end{aligned}$ | $\pm 40$ |  |  | * |  |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Voltage Range, Derated Performance Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ | $\pm 5$ | $\pm 15$ $9$ | $\begin{gathered} \pm 18 \\ 10 \end{gathered}$ | * |  | * | * |  | * | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE <br> Specification <br> KP, KU <br> Operating <br> KP, KU <br> Storage <br> KP, KU <br> $\theta$ Junction-Ambient <br> KP, KU | Ambient Temperature <br> Ambient Temperature <br> Ambient Temperature | $\begin{gathered} -25 \\ 0 \\ -55 \\ -25 \\ -65 \\ -40 \end{gathered}$ | $\begin{gathered} 100 \\ 120 / 100 \\ \hline \end{gathered}$ | $\begin{gathered} +85 \\ +70 \\ +125 \\ +85 \\ +150 \\ +125 \end{gathered}$ |  | * |  | $-55$ | * | $+125$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

*Specifications same as OPA404AG.
NOTE: (1) OPA404KU may be marked OPA404U.
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)
At $V_{C C}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA404AG, KP, KU |  |  | OPA404BG |  |  | OPA404SG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE <br> Specification Range KP, KU | Ambient Temperature | $\begin{gathered} -25 \\ 0 \end{gathered}$ |  | $\begin{aligned} & +85 \\ & +70 \end{aligned}$ | * |  | * | -55 |  | +125 | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| INPUT <br> OFFSET VOLTAGE <br> Input Offset Voltage KP KU <br> Average Drift KP, KU Supply Rejection | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ | 75 | $\begin{gathered} \pm 450 \\ \pm 1 \\ \pm 3 \\ \pm 5 \\ 96 \end{gathered}$ | $\begin{aligned} & 2 \mathrm{mV} \\ & \pm 3.5 \end{aligned}$ | 80 |  | $\pm 1.5 \mathrm{mV}$ | 70 | $\pm 550$ <br> 93 | $\pm 2.5 \mathrm{mV}$ | $\mu \mathrm{V}$ mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ dB |
| BIAS CURRENT Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 32$ | $\pm 200$ |  | * | $\pm 100$ |  | $\pm 500$ | $\pm 5 \mathrm{nA}$ | pA |
| OFFSET CURRENT Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 17 | 100 |  | * | 50 |  | 260 | 2.5 nA | pA |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection KP, KU | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 82 \\ 80 \end{gathered}$ | $\begin{gathered} 2.7,-1 \\ 99 \\ 99 \end{gathered}$ |  | 86 | * |  | $\begin{gathered} \pm 10 \\ 80 \end{gathered}$ | $\begin{gathered} 2.6,-10 \\ 88 \end{gathered}$ |  | $\begin{gathered} V \\ d B \\ d B \end{gathered}$ |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 82 | 94 |  | 86 | * |  | 80 | 88 |  | dB |
| RATED OUTPUT <br> Voltage Output Current Output Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{VDC} \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ \pm 5 \\ \pm 8 \end{gathered}$ | $\begin{gathered} 2.9,-1 \\ \pm 9 \\ \pm 20 \end{gathered}$ | $\pm 50$ | * | * | * | $\pm 11$ | $\begin{gathered} 2.7,-13 \\ \pm 8 \end{gathered}$ | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ |  | 9.3 | 10.5 |  | * | * |  | 9.4 | 11 | mA |

* Specification same as OPA404AG.


## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE |
| :--- | :---: | :---: |
| RANGE |  |  |
| OPA404KP | 14-Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| OPA404KU(1) | 16-Pin Plastic SOIC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| OPA404AG | 14-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA404BG | 14-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA404SG | 14-Pin Ceramic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

NOTE: (1) OPA404KU may be marked OPA404U.

## ABSOLUTE MAXIMUM RATINGS

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA404KP | 14-Pin Plastic DIP | 010 |
| OPA404KU(2) | 16-Pin Plastic SOIC | 211 |
| OPA404AG | 14-Pin Ceramic DIP | 169 |
| OPA404BG | 14-Pin Ceramic DIP | 169 |
| OPA404SG | 14-Pin Ceramic DIP | 169 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book. (2) OPA404KU may be marked OPA404U.

| Su |
| :---: |
| Internal Power Dissipation ${ }^{(1)}$ |
| Differential Input Voltage ${ }^{(2)}$ |
| Input Voltage Range ${ }^{(2)}$ |
| Storage Temperature Range $\ldots . . . \mathrm{P}, \mathrm{U}=-40^{\circ} \mathrm{C}+125^{\circ} \mathrm{C}, \mathrm{G}=-65^{\circ} \mathrm{C} /+150^{\circ} \mathrm{C}$ |


| Operating Temperature Range ..... P, U $=-25^{\circ} \mathrm{C} /+85^{\circ} \mathrm{C}, \mathrm{G}=-55^{\circ} \mathrm{C} /+125^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Lead Temperature (soldering, 10s) ........................................................................................................................ ${ }^{\circ} \mathrm{C}$SOIC (soldering, 3s) ........ |  |
|  |  |
| Output Short-Circuit Duration ${ }^{(3)}$ | Continuous |
|  |  |

NOTES: (1) Packages must be derated based on $\theta_{\mathrm{JC}}=30^{\circ} \mathrm{C} / \mathrm{W}$ or $\theta_{\mathrm{JA}}=120^{\circ} \mathrm{C} / \mathrm{W}$. (2) For supply voltages less than $\pm 18 \mathrm{VDC}$ the absolute maximum input voltage is equal to: $18 \mathrm{~V}>\mathrm{V}_{\text {IN }}>-\mathrm{V}_{\mathrm{cC}}-8 \mathrm{~V}$. See Figure 2. (3) Short circuit may be to power supply common only. Rating applies to $+25^{\circ} \mathrm{C}$ ambient. Observe dissipation limit and $\mathrm{T}_{J}$.

## PIN CONFIGURATION

Top View


EE


OPA404 DIE TOPOGRAPHY

| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | Output A | 8 | Output C |
| 2 | -Input A | 9 | -Input C |
| 3 | +Input A | 10 | +Input C |
| 4 | $+V_{\text {CC }}$ | 11 | $-V_{c C}$ |
| 5 | +Input B | 12 | +Input D |
| 6 | -Input B | 13 | -Input D |
| 7 | Output B | 14 | Output D |

Substrate Bias: $-\mathrm{V}_{\mathrm{cc}}$
NC: No connection
MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $108 \times 108 \pm 5$ | $2.74 \times 2.74 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing | None |  |

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


TOTAL INPUT VOLTAGE NOISE SPECTRAL DENSITY AT 1 kHz vs SOURCE RESISTANCE


POWER SUPPLY REJECTION AND COMMON-MODE



## Or，Call Customer Service at 1－800－548－6132（USA Only）

## TYPICAL PERFORMANCE CURVES（CONT）

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted．







For Immediate Assistance, Contact Your Local Salesperson
TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.






SETTLING TIME
vs CLOSED-LOOP GAIN


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.






## For Immediate Assistance, Conitact Your Local Salesperson

## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA404 offset voltage is laser-trimmed and will require no further trim for most applications. If desired, offset voltage can be trimmed by summing (see Figure 1). With this trim method there will be no degradation of input offset drift.


FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Conventional monlithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-tosubstrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of $-\mathrm{V}_{\mathrm{CC}}$.
Unlike BIFET amplifiers, the Difet OPA404 requires input current limiting resistors only if its input voltage is greater than 8 volts more negative than $-V_{C C}$. A $10 \mathrm{k} \Omega$ series resistor will limit the input current to a safe value with up to $\pm 15 \mathrm{~V}$ input levels even if both supply voltages are lost. (See Figure 2 and Absolute Maximum Ratings).


FIGURE 2. Input Current vs Input Voltage with $\pm \mathrm{V}_{\mathrm{CC}}$ Pins Grounded.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.
Static protection is recommended when handling any precision IC operational amplifier.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.
Leakage currents across printed circuit boards can easily exceed the bias current of the OPA404. To avoid leakage, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a lowimpedance point which is at the signal input potential. (See Figure 3).


FIGURE 3. Connection of Input Guard.

## HANDLING AND TESTING

Measuring the unusually low bias current of the OPA404 is difficult without specialized test equipment; most commercial benchtop testers cannot accurately measure the OPA404 bias current. Low-leakage test sockets and special test fixtures are recommended if incoming inspection of bias current is to be performed.
To prevent surface leakage between pins, the DIP package should not be handled by bare fingers. Oils and salts from fingerprints or careless handling can create leakage currents that exceed the specified OPA404 bias currents.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

If necessary, DIP packages and PC board assemblies can be cleaned with Freon $\mathrm{TF}^{\oplus}$, baked for 30 minutes at $85^{\circ} \mathrm{C}$, rinsed with de-ionized water, and baked again for $30 \mathrm{~min}-$ utes at $85^{\circ} \mathrm{C}$. Surface contamination can be prevented by the application of a high-quality conformal coating to the cleaned PC board assembly.

## BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 4). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPA404 is not compromised by common-mode voltage.


FIGURE 4. Input Bias Current vs Common-Mode Voltage.

## APPLICATIONS CIRCUITS

Figures 5 through 11 are circuit diagrams of various applications for the OPA404.


FIGURE 5. Auto-Zero Amplifier.


FIGURE 6. Low-Droop Positive Peak Detector.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 7. Voltage-Controlled Microamp Current Source.


FIGURE 8. Sensitive Photodiode Amplifier.


FIGURE 9. FET Instrumentation Amplifier with Shield Driver.


FIGURE 10. 8-Pole 10 Hz Low-Pass Filter.


FIGURE 11. Wide-Band Amplifier.

# Fast-Settling Wideband OPERATIONAL AMPLIFIER 

## FEATURES

- FAST SETTLING: 80 ns to $\pm 0.1 \%$
$100 n s$ to $\pm 0.01 \%$
- FULL DIFFERENTIAL FET INPUT
- $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ AND
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ TEMPERATURE
RANGES
- $\pm \mathbf{1 0 V}$ OUTPUT: 200 mA
- GAIN BANDWIDTH PRODUCT: 5GHz


## DESCRIPTION

The OPA600 is a wideband operational amplifier specifically designed for fast settling to $\pm 0.01 \%$ accuracy. It is stable, easy to use, has good phase margin with minimum overshoot, and it has excellent DC performance. It utilizes an FET input stage to give low input bias current. Its DC stability over temperature is outstanding. The slew rate exceeds $400 \mathrm{~V} / \mu \mathrm{s}$. All of this combines to form an outstanding amplifier for large and small signals.
High accuracy with fast settling time is achieved by using a high open-loop gain which provides the accuracy at high frequencies. The thermally balanced design maintains this accuracy without droop or thermal tail. External frequency compensation allows the user to optimize

## APPLICATIONS <br> - VOLTAGE CONTROLLED OSCILLATOR DRIVER <br> - LARGE SIGNAL, WIDEBAND DRIVERS <br> - HIGH SPEED D/A CONVERTER OUTPUT AMPLIFIER <br> - VIDEO PULSE AMPLIFIER

the settling time for various gains and load conditions. The OPA600 is useful in a broad range of video, high speed test circuits and ECM applications. It is particularly well suited to operate as a voltage controlled oscillator (VCO) driver. It makes an excellent digital-to-analog converter output amplifier. It is a workhorse in test equipment where fast pulses, large signals, and $50 \Omega$ drive are important. It is a good choice for sample/holds, integrators, fast waveform generators, and multiplexers.
The OPA600 is specified over the industrial temperature range (OPA600BM, CM) and military temperature range (OPA600SM, TM). The OPA600 is housed in a welded, hermetic metal package.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP . Telex: 066-6491 - FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{Cc}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA600CM, ${ }^{\left(1 M^{(1)}\right.}$ |  |  | OPA600BM,SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OUTPUT |  |  |  |  |  |  |  |  |
| Voltage <br> Current <br> Current Pulse <br> Resistance <br> Short-Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{L}}=50 \Omega^{(2)} \\ \mathrm{R}_{\mathrm{L}}=50 \Omega^{(2)} \\ \mathrm{R}_{\mathrm{L}}=50 \Omega^{(3)} \\ \text { Open Loop DC } \\ \text { To COMMON Only, } \mathrm{t}_{\text {MAX }}=1 \mathrm{~s}^{(4)} \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 9 \\ \pm 180 \\ \pm 180 \end{gathered}$ | $\begin{gathered} \pm 200 \\ \pm 200 \\ 75 \\ 250 \end{gathered}$ | 300 |  | * | * | V <br> V <br> mA <br> mA <br> $\Omega$ <br> mA |
| DYNAMIC RESPONSE |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \Delta V_{\text {OUT }}=10 \mathrm{~V} \\ & \Delta V_{\text {OUT }}=10 \mathrm{~V} \\ & \Delta V_{\text {OUT }}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 80 \\ & 70 \end{aligned}$ | $\begin{gathered} 125 \\ 105 \\ 95 \end{gathered}$ |  | ** | * | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Gain-Bandwidth Product (open-loop) | $\begin{gathered} C_{c}=0 \mathrm{pF}, \mathrm{G}=1 \mathrm{~V} / \mathrm{V} \\ \mathrm{C}_{\mathrm{c}}=0 \mathrm{pF}, \mathrm{G}=10 \mathrm{~V} / \mathrm{V} \\ \mathrm{C}_{\mathrm{c}}=0 \mathrm{pF}, \mathrm{G}=100 \mathrm{~V} / \mathrm{V} \\ \mathrm{C}_{\mathrm{c}}=0 \mathrm{pF}, \mathrm{G}=1000 \mathrm{~V} \mathrm{~V} \\ \mathrm{C}_{\mathrm{c}}=0 \mathrm{pF}, \mathrm{G}=10,000 \mathrm{~V} / \mathrm{V} \end{gathered}$ |  | $\begin{gathered} 150 \\ 500 \\ 1.5 \\ 5 \\ 10 \end{gathered}$ |  |  | * |  | MHz <br> MHz <br> GHz <br> GHz <br> GHz |
| Bandwidth (-3dB small signal) ${ }^{(6)}$ | $\begin{aligned} \mathrm{G} & =+1 \mathrm{~V} / \mathrm{V} \\ \mathrm{G} & =-1 \mathrm{~V} / \mathrm{V} \\ \mathrm{G} & =-10 \mathrm{~V} / \mathrm{V} \\ \mathrm{G} & =-100 \mathrm{~V} / \mathrm{V} \\ \mathrm{G} & =-1000 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 125 \\ 90 \\ 95 \\ 20 \\ 6 \\ \hline \end{gathered}$ |  |  |  |  | MHz <br> MHz <br> MHz <br> MHz <br> MHz |
| Full Power Bandwidth | $\mathrm{V}_{\text {OUT }}= \pm 5 \mathrm{~V}, \mathrm{G}=-1 \mathrm{~V} / \mathrm{V}, \mathrm{C}_{\mathrm{C}}=3.3 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |  | 16 |  |  | * |  | MHz |
| Slew Rate | $\begin{gathered} \mathrm{V}_{\text {out }}= \pm 5 \mathrm{~V}, \mathrm{G}=-1000 \mathrm{~V} / \mathrm{V}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ \mathrm{~V}_{\text {OUT }}= \pm 5 \mathrm{~V}, \mathrm{G}=-1 \mathrm{~V} / \mathrm{V}^{(4)} \end{gathered}$ | 400 | $\begin{aligned} & 500 \\ & 440 \end{aligned}$ |  | * | * |  | $\mathrm{V} / \mu \mathrm{s}$ <br> V/ $\mu \mathrm{s}$ |
| Phase Margin | $\mathrm{G}=-1 \mathrm{~V} / \mathrm{V}, \mathrm{C}_{\mathrm{c}}=3.3 \mathrm{pF}$ |  | 40 |  |  | * |  | Degrees |
| GAIN |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $f=D C, R_{L}=2 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 86 | 94 |  | * | * |  | dB |
| INPUT |  |  |  |  |  |  |  |  |
| Offset Voltage ${ }^{(7)}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | - | $\pm 1$ | $\begin{aligned} & \pm 4 \\ & \pm 5 \\ & \pm 6 \end{aligned}$ |  | $\pm 2$ | $\begin{gathered} \pm 5 \\ \pm 10 \\ \pm 15 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Offset Voltage Drift | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  | $\begin{aligned} & \pm 20 \\ & \pm 20 \end{aligned}$ |  |  | $\begin{gathered} \pm 80 \\ \pm 100 \\ \hline \end{gathered}$ | $\begin{aligned} & \mu \mathrm{V} /{ }^{\circ} \mathrm{C} \\ & \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Bias Current | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | $\begin{aligned} & -20 \\ & -20 \end{aligned}$ | $\begin{aligned} & -100 \\ & -100 \\ & \hline \end{aligned}$ |  | * | * | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{nA} \end{aligned}$ |
| Offset Current | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & 20 \\ & 20 \\ & \hline \end{aligned}$ |  |  | * |  | $\mathrm{pA}$ <br> nA |
| Power Supply Rejection Ratio Common-Mode Voltage Range Common-Mode Rejection Ratio Impedance Voltage Noise | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}, \pm 1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=-5 \mathrm{~V} \text { to }+5 \mathrm{~V} \end{aligned}$ <br> Differential and Common-Mode 10 kHz Bandwidth | $\begin{gathered} -10 \\ 60 \end{gathered}$ | $\begin{array}{\|c} \hline 200 \\ \\ 80 \\ 10^{11} \\| 2 \\ 20 \\ \hline \end{array}$ | $\begin{aligned} & 500 \\ & +7 \end{aligned}$ | * | * | * | $\mu \mathrm{V} / \mathrm{V}$ <br> V <br> dB <br> $\Omega \\| \mathrm{pF}$ <br> $n V \sqrt{H z}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Rated ( $\mathrm{V}_{\mathrm{cc}}$ ) Operating Range Quiescent Current |  | $\pm 9$ | $\begin{aligned} & \pm 15 \\ & \pm 30 \end{aligned}$ | $\begin{aligned} & \pm 16 \\ & \pm 38 \end{aligned}$ | * | * | * | $\begin{aligned} & \hline \mathrm{VDC} \\ & \mathrm{VDC} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| TEMPERATURE RANGE (Ambient) |  |  |  |  |  |  |  |  |
| Operating: BM, CM <br> SM, TM <br> Storage <br> $\theta_{\mathrm{Jc}}$,(junction-to-case) <br> $\theta_{\mathrm{CA}}$, (case-to-ambient) |  | -25 -55 -65 | $\begin{aligned} & 30 \\ & 35 \end{aligned}$ | $\begin{aligned} & +85 \\ & +125 \\ & +150 \end{aligned}$ | * | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

*Specification same as OPA600CM, TM.
NOTES: (1) BM, CM grades: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. SM, TM grades: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) Pin 9 connected to $+\mathrm{V}_{\mathrm{CC}}$, pin 7 connected to $-\mathrm{V}_{\mathrm{cC}}$. Observe power dissipation ratings. (3) Pin 9 and 7 open. Single pulse $t=100 \mathrm{~ns}$. Observe power dissipation ratings. (4) Pin 9 and 7 open. See section on Current Boost. (5) G=-1V/V. Optimum settling time and slew rate achieved by individually compensating each device. Refer to section on Compensation. (6) Frequency compensation as discussed in section on Compensation. (7) Adjustable to zero.

# For Immediate Assistance, Contact Your Local Salesperson 

CONNECTION DIAGRAM


NOTES: (1) Refer to Figure 4 for recommended frequency compensation. (2) connect pin 9 to pin 12 and connect pin 7 to pin 6 for maximum output current. See Application Information for further information. (3) Bypass each power supply lead as close as possible to the amplifier pins. A $1 \mu \mathrm{~F}$ CS13 tantalum capacitor is recommended. (4)There is no internal conenction. An external connection may be made. (5) It is recommended that the amplifier be mounted with the case in contact with a ground plane for good thermal transfer and optimum AC performance.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

NOTES: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability. (2) Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF.

ORDERING INFORMATION

| MODEL | TEMPERATURE <br> RANGE $\left({ }^{\circ} \mathbf{C}\right)$ | VOLTAGE <br> OFFSET <br> DRIFT $\left(\mu \mathbf{V} /{ }^{\circ} \mathbf{C}\right)$ |
| :--- | :---: | :---: |
| OPA600BM | -25 to +85 | $\pm 80$ |
| OPA600CM | -25 to +85 | $\pm 20$ |
| OPA600SM | -55 to +125 | $\pm 100$ |
| OPA600TM | -25 to +125 | $\pm 20$ |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA600CM | $16-$ Pin | 142 |
| OPA600BM | $16-$ Pin | 142 |
| OPA600SM | $16-$ Pin | 142 |
| OPA600TM | $16-$ Pin | 142 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

OPA602

## High-Speed Precision Difet ${ }^{\circledR}$ OPERATIONAL AMPLIFIER

## FEATURES

- WIDE BANDWIDTH: 6.5 MHz
- HIGH SLEW RATE: $35 \mathrm{~V} / \mu \mathrm{s}$
- LOW OFFSET: $\pm 250 \mu \mathrm{~V}$ max
- LOW BIAS CURRENT: $\pm 1$ pA max
- FAST SETTLING TIME: $1 \mu \mathrm{~s}$ to $0.01 \%$
- UNITY-GAIN STABLE


## DESCRIPTION

The OPA602 is a precision, wide bandwidth FET operational amplifier. Monolithic Difet (dielectrically isolated FET) construction provides an unusual combination of high speed and accuracy.
Its wide-bandwidth design minimizes dynamic errors. High slew rate and fast settling time allow accurate signal processing in pulse and data conversion applications. Wide bandwidth and low distortion minimize AC errors. All specifications are rated with a $1 \mathrm{k} \Omega$ resistor in parallel with 500 pF load. The OPA602 is unity-gain stable and easily drives capacitive loads up to 1500 pF .

Laser-trimmed input circuitry provides offset voltage and drift performance normally associated with precision bipolar op amps. Difet construction achieves extremely low input bias currents ( 1 pA max) without compromising input voltage noise.
The OPA602's unique input cascode circuitry maintains low input bias current and precise input characteristics over its full input common-mode voltage range.

## APPLICATIONS

- PRECISION INSTRUMENTATION
- OPTOELECTRONICS
- SONAR, ULTRASOUND
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DATA CONVERSION


[^5]
## ELECTRICAL

At $\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA602AM/AP/AU |  |  | OPA602BM/SM/BP |  |  | OPA602CM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT NOISE <br> Voltage: $\begin{aligned} f_{\mathrm{O}} & =10 \mathrm{~Hz} \\ f_{\mathrm{O}} & =100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}} & =1 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{O}} & =10 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{B}} & =10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{B}} & =0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Current: $f_{B}=0.1 \mathrm{~Hz}$ to 10 Hz <br> $\mathrm{f}_{\mathrm{o}}=0.1 \mathrm{~Hz}$ to 20 kHz |  |  | * |  |  | $\begin{gathered} 23 \\ 19 \\ 13 \\ 12 \\ 1.4 \\ 0.95 \\ 12 \\ 0.6 \end{gathered}$ |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mu \vee p-p$ <br> fAp-p <br> fA/ $\sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE <br> Input Offset Voltage: <br> M Package <br> P Package <br> U Package <br> Over Specified Temperature <br> M Package <br> P, U Packages <br> Average Drift <br> Supply Rejection | $\mathrm{V}_{\mathrm{cm}}=\mathrm{OVDC}$ $\begin{gathered} T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ \pm \mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} \text { to } 18 \mathrm{~V} \end{gathered}$ | 70 | $\begin{gathered} \pm 300 \\ 1 \\ 1 \\ \\ \pm 550 \\ \pm 1.5 \end{gathered}$ | $\begin{gathered} \pm 1000 \\ 2 \\ 3 \\ \\ \\ \pm 15 \end{gathered}$ | 80 | $\begin{gathered} \pm 150 \\ 0.5 \\ \\ \pm 250 \\ \pm 0.75 \\ \pm 3 \\ 100 \end{gathered}$ | $\begin{gathered} \pm 500 \\ 1 \\ \\ \pm 1000 \\ \pm 1.5 \\ \pm 5 \end{gathered}$ | 86 | $\begin{aligned} & \pm 100 \\ & \pm 200 \end{aligned}$ | $\begin{gathered} \pm 250 \\ \pm 500 \\ \pm 2 \end{gathered}$ | $\mu \mathrm{V}$ <br> mV <br> mV <br> $\mu \mathrm{V}$ <br> mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> dB |
| BIAS CURRENT <br> Input Bias Current Over Specified Temperature SM Grade | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\begin{gathered} \pm 2 \\ \pm 20 \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 500 \end{gathered}$ |  | $\begin{gathered} \pm 1 \\ \pm 20 \\ \pm 200 \end{gathered}$ | $\begin{gathered} \pm 2 \\ \pm 200 \\ \pm 2000 \end{gathered}$ |  | $\begin{gathered} \pm 0.5 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 1 \\ \pm 100 \end{gathered}$ | pA <br> pA <br> pA |
| OFFSET CURRENT <br> Input Offset Current Over Specified Temperature SM Grade | $\mathrm{V}_{\mathrm{Cm}}=0 \mathrm{VDC}$ |  | $\begin{gathered} 1 \\ 20 \end{gathered}$ | $\begin{gathered} 10 \\ 500 \end{gathered}$ |  | $\begin{gathered} 0.5 \\ 20 \\ 200 \end{gathered}$ | $\begin{gathered} 2 \\ 200 \\ 1000 \end{gathered}$ |  | $\begin{aligned} & 0.5 \\ & 10 \end{aligned}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | pA <br> pA <br> pA |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | * |  |  | $\left.\begin{aligned} & 10^{13}\| \| 1 \\ & 10^{14} \end{aligned} \right\rvert\,$ |  |  | * |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range <br> Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $75$ |  |  | $\begin{gathered} \pm 10.2 \\ 88 \end{gathered}$ | $\begin{aligned} & +13, \\ & -11 \\ & 100 \end{aligned}$ |  | $92$ |  |  | V <br> dB |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain | $R_{L} \geq 1 \mathrm{k} \Omega$ | 75 | * |  | 88 | 100 |  | 92 | * |  | dB |
| FREQUENCY RESPONSE <br> Gain Bandwidth <br> Full Power Response <br> Slew Rate <br> Settling Time: 0.1\% <br> 0.01\% | $\begin{gathered} \text { Gain }=100 \\ 20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, R_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \text { Gain }=-1, R_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, 10 \mathrm{~V} \text { Step } \end{gathered}$ | $\begin{aligned} & 3.5 \\ & 20 \end{aligned}$ | * |  | 4 $24$ | $\begin{gathered} 6.5 \\ 570 \\ 35 \\ 0.6 \\ 1.0 \end{gathered}$ |  | 5 28 | * |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| RATED OUTPUT <br> Voltage Output <br> Current Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ 1 \mathrm{MHz} \text {, Open Loop } \\ \text { Gain }=+1 \end{gathered}$ | $\pm 11$ $\pm 25$ |  |  | $\pm 11.5$ <br> $\pm 15$ <br> $\pm 30$ | $\begin{gathered} +12.9, \\ -13.8 \\ \pm 20 \\ 80 \\ 1500 \\ \pm 50 \end{gathered}$ |  |  |  |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Voltage Range, <br> Derated Performance <br> Current, Quiescent <br> Over Specified Temperature | $\mathrm{I}_{0}=0 \mathrm{mADC}$ | * |  | * | $\pm 5$ | $\begin{gathered} \pm 15 \\ \\ 3 \\ 3.5 \end{gathered}$ | $\begin{gathered} \pm 18 \\ 4 \\ 4.5 \end{gathered}$ | * | * | * | VDC <br> VDC <br> mA <br> mA |
| TEMPERATURE RANGE <br> Specification <br> SM Grade <br> Operating: M Package P, U Packages <br> Storage: M Package <br> P, U Packages $\theta_{J A}$ | Ambient Temperature <br> Ambient Temperature <br> Ambient Temperature | $\begin{gathered} -25 \\ * \\ -40 \end{gathered}$ | * | $\begin{gathered} +85 \\ * \\ +125 \end{gathered}$ | $\begin{aligned} & -25 \\ & -55 \\ & -55 \\ & -25 \\ & -65 \\ & -40 \end{aligned}$ | 200 | $\begin{gathered} +85 \\ +125 \\ +125 \\ +85 \\ +150 \\ +125 \end{gathered}$ |  | * |  | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Same specifications as OPA602BM.


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

ABSOLUTE MAXIMUM RATINGS


PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA602AM | TO-99 | 001 |
| OPA602BM | TO-99 | 001 |
| OPA602CM | TO-99 | 001 |
| OPA602SM | TO-99 | 001 |
| OPA602AP | Plastic DIP | 006 |
| OPA602BP | Plastic DIP | 006 |
| OPA602AU | Plastic SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE | OFFSET VOLTAGE <br> MAX $(\mu \mathrm{V})$ AT 25 |
| :--- | :---: | :---: | :---: |
| OPA602AM | TO-99 | -25 to $+85^{\circ} \mathrm{C}$ | $\pm 1000$ |
| OPA602BM | TO-99 | -25 to $+85^{\circ} \mathrm{C}$ | $\pm 500$ |
| OPA602CM | TO-99 | -25 to $+85^{\circ} \mathrm{C}$ | $\pm 250$ |
| OPA602SM | TO-99 | -55 to $+125^{\circ} \mathrm{C}$ | $\pm 500$ |
| OPA602AP | Plastic DIP | -25 to $+85^{\circ} \mathrm{C}$ | $\pm 2000$ |
| OPA602BP | Plastic DIP | -25 to $+85^{\circ} \mathrm{C}$ | $\pm 1000$ |
| OPA602AU | Plastic SOIC | -25 to $+85^{\circ} \mathrm{C}$ | $\pm 3000$ |

## PIN CONFIGURATIONS



The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## BURR-EROWN

ER


## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, V_{s}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


POWER SUPPLY REJECTION AND COMMON-MODE REJECTION vs TEMPERATURE




# Or, Call Customer Service at 1-800-548-6132 (USA Only) <br> TYPICAL PERFORMANCE CURVES (CONT) 

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.



GAIN BANDWIDTH AND SLEW RATE




MAXIMUM OUTPUT VOLTAGE SWING vs FREQUENCY


For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.







## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.



## APPLICATIONS INFORMATION

Unity-gain stability with good phase margin and excellent output drive characteristics bring freedom from the subtle problems associated with other high speed amplifiers. But with any high speed, wide bandwidth circuitry, careful circuit layout will ensure best performance. Make short, direct interconnections and avoid stray wiring capacitanceespecially at the inverting input pin.
Power supplies should be bypassed with good high frequency capacitors positioned close to the op amp pins. In most cases $0.1 \mu \mathrm{~F}$ ceramic capacitors are adequate. Applications with heavier loads and fast transient waveforms may benefit from use of additional $1.0 \mu \mathrm{~F}$ tantalum bypass capacitors.


## INPUT BIAS CURRENT GUARDING

Leakage currents across printed circuit boards can easily exceed the input bias current of the OPA602. A circuit board "guard" pattern (Figure 1) is an effective solution to difficult leakage problems. This guard pattern must be repeated on all layers of a multilayer board. By surrounding critical high impedance input circuitry with a low impedance circuit connection at the same potential, leakage currents will flow harmlessly to the low impedance node.
Input bias current may also be degraded by improper handling or cleaning. Contamination from handling parts and circuit boards may be cleaned with appropriate solvents and de-ionized water. Each rinsing operation should be followed by a 30 -minute bake at $+85^{\circ} \mathrm{C}$.


FIGURE 1. Connection of Input Guard.

## APPLICATION CIRCUITS



FIGURE 2. Offset Voltage Trim.


FIGURE 3. Voltage Output D/A Converter.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 4. Settling Time and Slew Rate Test Circuit.

# High Speed, Current-Feedback OPERATIONAL AMPLIFIER 

## FEATURES

- BANDWIDTH: $100 \mathrm{MHz}, \mathrm{G}=1$ to 10
- SLEW RATE: $1000 \mathrm{~V} / \mu \mathrm{s}$
- FAST SETTLING TIME: 50 ns to $0.1 \%$
- WIDE SUPPLY RANGE: $\pm 4.5$ to $\pm 18 \mathrm{~V}$
- HIGH OUTPUT CURRENT: $\pm 150 \mathrm{~mA}$ peak
- 8-PIN PLASTIC MINI-DIP PACKAGE
- SOL-16 SURFACE-MOUNT PACKAGE


## DESCRIPTION

The OPA603 is a high-speed current-feedback op amp with guaranteed specifications at both $\pm 5 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$ power supplies. It can deliver full $\pm 10 \mathrm{~V}$ signals into $150 \Omega$ loads with up to $1000 \mathrm{~V} / \mu \mathrm{s}$ slew rate. This allows it to drive terminated $75 \Omega$ cables. With 150 mA peak output current capability it is suitable for driving load capacitance or long lines at high speed.
In contrast with conventional op amps, the currentfeedback approach provides nearly constant bandwidth and settling time over a wide range of closedloop voltage gains.
The OPA603 is available in a plastic 8-pin dual-in-line and SOL-16 surface-mount packages, specified for the industrial temperature range.

## APPLICATIONS

- VIDEO AMPLIFIER
- PULSE AMPLIFIER
- SONAR, ULTRASOUND CIRCUITRY
- ATE PIN DRIVERS
- LINE DRIVERS
- FAST DATA ACQUISTION
- WAVEFORM GENERATORS


SPECIFICATIONS, $\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA603AP/AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUT OFFSET VOLTAGE <br> Initial <br> vs Temperature <br> vs Common-Mode Voltage <br> vs Supply (tracking) Voltage <br> vs Supply (non-tracking) ${ }^{(1)}$ | $\begin{gathered} V_{\mathrm{cM}}= \pm 10 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{s}}= \pm 12 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ \left\|\mathrm{~V}_{\mathrm{s}}\right\|=12 \mathrm{~V} \text { to } 18 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 50 \\ & 80 \\ & 55 \end{aligned}$ | $\begin{gathered} 8 \\ 60 \\ 85 \\ 60 \\ \hline \end{gathered}$ | 5 | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \hline \end{gathered}$ |
| +INPUT BIAS CURRENT <br> Initial <br> vs Temperature <br> vs Common-Mode <br> vs Supply (tracking) <br> vs Supply (non-tracking) ${ }^{(1)}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{s}}= \pm 12 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ \left\|\mathrm{~V}_{\mathrm{S}}\right\|=12 \mathrm{~V} \text { to } 18 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} 30 \\ 200 \\ 50 \\ 150 \end{gathered}$ | $\begin{gathered} 5 \\ 500 \\ 100 \\ 300 \end{gathered}$ | $\mu \mathrm{A}$ $n A{ }^{\circ} \mathrm{C}$ nA/V nA/V nA/V |
| -INPUT BIAS CURRENT Initial vs Temperature vs Common-Mode vs Supply (tracking) vs Supply (non-tracking) ${ }^{(1)}$ | $\begin{gathered} V_{C M}= \pm 10 \mathrm{~V} \\ V_{\mathrm{s}}= \pm 12 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ \left\|V_{\mathrm{s}}\right\|=12 \mathrm{~V} \text { to } 18 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} 300 \\ 200 \\ 300 \\ 1500 \end{gathered}$ | $\begin{gathered} 25 \\ \\ 600 \\ 500 \\ 2000 \end{gathered}$ | $\mu \mathrm{A}$ <br> $n A /{ }^{\circ} \mathrm{C}$ <br> nA/V <br> $n A / V$ <br> $n A / V$ |
| INPUT IMPEDANCE <br> +Input <br> -Input |  |  | $\begin{gathered} 5 \\| 2 \\ 30 \\| 2 \end{gathered}$ |  | $\mathrm{M} \Omega \\| \mathrm{pF}$ $\Omega \\| \mathrm{pF}$ |
| OPEN LOOP CHARACTERISTICS <br> Transresistance <br> Transcapacitance | $V_{0}= \pm 10 \mathrm{~V}$ | 300 | $\begin{aligned} & 440 \\ & 1.8 \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| OUTPUT CHARACTERISTICS <br> Voltage <br> Peak Current <br> Short-Circuit Current ${ }^{(2)}$ <br> Output Resistance, Open-Loop | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \end{gathered}$ | $\pm 10$ | $\begin{gathered} \pm 12 \\ 150 \\ 250 \\ 70 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| FREQUENCY RESPONSE <br> Small-Signal Bandwidth ${ }^{(3)}$ <br> Gain Flatness, $\pm 0.5 \mathrm{~dB}$ <br> Full-Power Bandwidth <br> Differential Gain <br> Differential Phase | $\begin{gathered} G=+2 \\ V_{o}=20 \mathrm{Vp}-\mathrm{p} \\ \mathrm{f}=4.43 \mathrm{MHz}, \mathrm{~V}_{\mathrm{o}}=1 \mathrm{~V} \\ \mathrm{f}=4.43 \mathrm{MHz}, \mathrm{~V}_{\mathrm{o}}=1 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 70 \\ & 35 \end{aligned}$ | $\begin{gathered} 160 \\ 75 \\ 10 \\ 0.03 \\ 0.025 \\ \hline \end{gathered}$ |  |  |
| TIME DOMAIN RESPONSE <br> Propagation Delay Rise and Fall Time Settling Time to 0.10\% Slew Rate | $\mathrm{G}=+2$ <br> 10V Step |  | $\begin{gathered} 10 \\ 10 \\ 50 \\ 1000 \end{gathered}$ |  | ns <br> ns <br> ns <br> $\mathrm{V} / \mu \mathrm{s}$ |
| DISTORTION <br> 2nd Harmonic Distortion 3rd Harmonic Distortion | $\begin{aligned} & \mathrm{G}=+2, \mathrm{R}_{\mathrm{L}} \\ &=100 \Omega, \mathrm{f}=10 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{O}}=0.2 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{~V}_{\mathrm{O}}=0.2 \mathrm{Vp}-\mathrm{p} \end{aligned}$ | $\begin{aligned} & -60 \\ & -70 \end{aligned}$ | $\begin{aligned} & -65 \\ & -90 \end{aligned}$ |  | dBc dBc |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Current |  | $\pm 4.5$ | $\begin{aligned} & \pm 15 \\ & \pm 21 \end{aligned}$ | $\begin{aligned} & \pm 18 \\ & \pm 25 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Storage |  | $\begin{aligned} & -25 \\ & -40 \end{aligned}$ |  | $\begin{aligned} & +85 \\ & +150 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| THERMAL RESISTANCE, $\theta_{\text {junctionambient }}$ | Soldered to Printed Circuit |  | 90 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) One power supply fixed at 15 V ; the other supply varied from 12 V to 18 V . (2) Observe power derating curve. (3) See bandwidth versus gain curve, Figure 5.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

PEB Burr-Brown IC Data Book-Linear Products

SPECIFICATIONS, $\mathrm{V}_{\mathrm{s}}= \pm 5 \mathrm{~V}$

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, R_{L}=75 \Omega$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA603AP/AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUT OFFSET VOLTAGE <br> Initial <br> vs Temperature <br> vs Common-Mode <br> vs Supply (tracking) <br> vs Supply (non-tracking) ${ }^{(1)}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}= \pm 3 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{s}}= \pm 4 \mathrm{~V} \text { to } \pm 6 \mathrm{~V} \\ \left\|\mathrm{~V}_{\mathrm{s}}\right\|=4 \mathrm{~V} \text { to } 6 \mathrm{~V} \\ \hline \end{gathered}$ | $\begin{aligned} & 50 \\ & 75 \\ & 55 \end{aligned}$ | $\begin{gathered} 8 \\ 55 \\ 80 \\ 60 \\ \hline \end{gathered}$ | 6 | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \hline \end{gathered}$ |
| +INPUT BIAS CURRENT Initial vs Temperature vs Common-Mode vs Supply (tracking) vs Supply (non-tracking) ${ }^{(1)}$ | $\begin{gathered} \mathrm{V}_{\mathrm{cm}}= \pm 3 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{s}}= \pm 4 \mathrm{~V} \text { to } \pm 6 \mathrm{~V} \\ \left\|\mathrm{~V}_{\mathrm{s}}\right\|=4 \mathrm{~V} \text { to } 6 \mathrm{~V} \\ \hline \end{gathered}$ |  | $\begin{gathered} 30 \\ 350 \\ 100 \\ 200 \end{gathered}$ | $\begin{gathered} 5 \\ 600 \\ 200 \\ 300 \end{gathered}$ | $\mu \mathrm{A}$ <br> $n A /{ }^{\circ} \mathrm{C}$ <br> nA/V <br> nA/V <br> $n A / V$ |
| -INPUT BIAS CURRENT <br> Initial <br> vs Temperature <br> vs Common-Mode <br> vs Supply (tracking) <br> vs Supply (non-tracking) ${ }^{(1)}$ | $\begin{gathered} \mathrm{V}_{\mathrm{cM}}= \pm 3 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{s}}= \pm 4 \mathrm{~V} \text { to } \pm 6 \mathrm{~V} \\ \left\|\mathrm{~V}_{\mathrm{s}}\right\|=4 \mathrm{~V} \text { to } 6 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} 300 \\ 300 \\ 500 \\ 2500 \end{gathered}$ | $\begin{gathered} 25 \\ \\ 600 \\ 700 \\ 3000 \end{gathered}$ | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{nA} /{ }^{\circ} \mathrm{C} \\ \mathrm{nA} / \mathrm{V} \\ \mathrm{nA} / \mathrm{V} \\ \mathrm{nA} / \mathrm{V} \end{gathered}$ |
| INPUT IMPEDANCE <br> + Input <br> -Input |  |  | $\begin{gathered} 3.3\|\mid 2 \\ 30 \\| 2 \end{gathered}$ |  | $\begin{gathered} \mathrm{M} \Omega \\| \mathrm{pF} \\ \Omega \\| \mathrm{pF} \end{gathered}$ |
| OPEN LOOP CHARACTERISTICS <br> Transresistance <br> Transcapacitance | $\mathrm{V}_{\mathrm{o}}= \pm 2 \mathrm{~V}$ | 225 | $\begin{gathered} 330 \\ 2.4 \end{gathered}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| OUTPUT CHARACTERISTICS <br> Voltage <br> Peak Current <br> Short-Circuit Current ${ }^{(2)}$ <br> Output Resistance, Open-Loop | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=75 \Omega \\ & \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \end{aligned}$ | $\pm 2$ | $\begin{gathered} \pm 2.75 \\ 150 \\ 250 \\ 80 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| FREQUENCY RESPONSE <br> Small-Signal Bandwidth ${ }^{(3)}$ <br> Gain Flatness, $\pm 0.5 \mathrm{~dB}$ <br> Full-Power Bandwidth <br> Differential Gain <br> Differential Phase | $G=+2$ $\begin{aligned} & f=4.43 \mathrm{MHz}, V_{O}=1 \mathrm{~V}, R_{\mathrm{L}}=150 \Omega \\ & \mathrm{f}=4.43 \mathrm{MHz}, \mathrm{~V}_{\mathrm{O}}=1 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ |  | $\begin{gathered} 140 \\ 65 \\ 20 \\ 0.03 \\ 0.025 \end{gathered}$ |  | $\begin{gathered} \mathrm{MHz} \\ \mathrm{MHz} \\ \mathrm{MHz} \\ \% \\ \text { Degrees } \end{gathered}$ |
| TIME DOMAIN RESPONSE <br> Propagation Delay Rise and Fall Time Settling Time to $0.10 \%$ Slew Rate | $G=+2, R_{L}=100 \Omega$ |  | $\begin{gathered} 15 \\ 20 \\ 60 \\ 750 \end{gathered}$ |  | $\begin{gathered} \mathrm{ns} \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mathrm{~V} / \mu \mathrm{s} \end{gathered}$ |
| DISTORTION <br> 2nd Harmonic Distortion 3rd Harmonic Distortion | $\begin{aligned} & \mathrm{G}=+2, \mathrm{R}_{\mathrm{L}} \\ &=100 \Omega, \mathrm{f}=10 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{O}}=0.2 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{~V}_{\mathrm{o}}=0.2 \mathrm{Vp}-\mathrm{p} \end{aligned}$ |  | $\begin{aligned} & -67 \\ & -78 \end{aligned}$ |  | dBc dBc |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Current |  | $\pm 4.5$ | $\begin{gathered} \pm 5 \\ \pm 21 \end{gathered}$ | $\begin{aligned} & \pm 18 \\ & \pm 25 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Storage |  | $\begin{aligned} & -25 \\ & -40 \end{aligned}$ |  | $\begin{gathered} +85 \\ +150 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| THERMAL RESISTANCE, $\theta_{\text {Junction-ambient }}$ | Soldered to Printed Circuit |  | 90 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) One power supply fixed at 5 V ; the other supply varied from 4 V to 6 V . (2) Observe power derating curve. (3) See bandwidth versus gain curves, Figure 5.

PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |



ORDERING INFORMATION

| MODEL | PACKAGE | SPECIFIED TEMPERATURE RANGE |
| :--- | :---: | :---: |
| OPA603AP | Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA603AU | SOL-16 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA603AP | Plastic DIP | 006 |
| OPA603AU | SOL-16 | 211 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

DICE INFORMATION


OPA603 DIE TOPOGRAPHY

| PAD | FUNCTION |
| :---: | :---: |
| 1 | Noninverting Input |
| 2 | $-V_{s}$ |
| 3 | Laser Alignment |
| 4 | $\mathrm{~V}_{\mathrm{o}}$ (Output) |
| 5 | $+\mathrm{V}_{\mathrm{s}}$ |
| 6 | RT |
|  | (Trim Sense Point) |
| 7 | CE |
|  | (Compensation Capacitor) |
| 8 | Inverting Input |

Substrate Bias: Dielectrically Isolated.
Recommend tying to $+V_{s}$.

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $94 \times 69 \pm 5$ | $2.39 \times 1.75 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing | Gold |  |

## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.





## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.



LARGE-SIGNAL



LARGE-SIGNAL


# For Immediate Assistance, Contact Your Local Salesperson 

## TYPICAL PERFORMANCE CURVES (CONT)

## $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.




OPEN-LOOP TRANSIMPEDANCE


SMALL-SIGNAL


MAXIMUM POWER DISSIPATION vs TEMPERATURE


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.



OPERATIONAL AMPLIFIERS $N$ OPA603

## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.




FIGURE 1. Video Differential Gain/Phase Performance.



FIGURE 3. Dynamic Response, Gain $=+10$.

## APPLICATIONS INFORMATION

For most circuit configurations, the OPA603 current-feedback op amp can be treated like a conventional op amp. As with a conventional op amp, the feedback network connected to the inverting input controls the closed-loop gain. But with a current-feedback op amp, the impedance of the feedback network also controls the open-loop gain and frequency response.
Feedback resistor values can be selected to provide a nearly constant closed-loop bandwidth over a very wide range of gain. This is in contrast to a conventional op amp where circuit bandwidth is inversely proportional to the closedloop gain, sharply limiting bandwidth at high gain.
Figures 4 a and 4 b show appropriate feedback resistor values versus closed-loop gain for maximum bandwidth with minimal peaking. The dual vertical axes of these curves also show the resulting bandwidth. Note that the bandwidth remains nearly constant as gain is increased.

With control of the open-loop characteristics of the op amp, dynamic behavior can be tailored to an application's requirements. Lower feedback resistance gives wider bandwidth, more frequency-response peaking and more pulse response overshoot. The higher open-loop gain resulting from lower feedback network resistors also yields lower distortion. Higher feedback network resistance gives an over-damped response with little or no peaking and overshoot. This may be beneficial when driving capacitive loads. Feedback network impedance can also be varied to optimize dynamic performance. To achieve wider bandwidth, use a feedback resistor value somewhat lower than indicated in Figure 4.

## EXTENDING BANDWIDTH

For gains less than approximately 20 , bandwidth can be extended by adding a capacitor, $\mathrm{C}_{\mathrm{F}}$, in parallel with a lower value for $\mathrm{R}_{\mathrm{F}}$. The optimum gain-setting resistor value in this case is far lower than those shown in Figure 1. For $\pm 15 \mathrm{~V}$ operation, select $R_{F}$ with the following equation:

EE

$$
R_{F}(\Omega)=30 \cdot(30-G) \text { for } V_{S}= \pm 15 \mathrm{~V}
$$

For example, for a gain of 10 , use $\mathrm{R}_{\mathrm{F}}=600 \Omega$. Optimum values differ slightly for $\pm 5 \mathrm{~V}$ operation:

$$
R_{F}(\Omega)=30 \cdot(23-G) \text { for } V_{S}= \pm 5 V
$$

$\mathrm{C}_{\mathrm{F}}$ will range from 1 pF to 10 pF depending on the selected gain, load, and circuit layout. Adjust $\mathrm{C}_{\mathrm{F}}$ to optimize bandwidth and minimize peaking. Figure 5 shows bandwidth which can be acheived using this technique.
Typical values for this capacitor range from 1 pF to 10 pF depending on closed-loop gain and load characteristics. Too large a value of $\mathrm{C}_{\mathrm{F}}$ can cause instability.


FIGURE 4. Feedback Resistor Selection Curves.

## UNITY-GAIN OPERATION

As Figure 4 b indicates, the OPA603 can be operated in unity gain. A feedback resistor (approximately $2.8 \mathrm{k} \Omega$ ) sets the appropriate open-loop characteristics and resistor $\mathrm{R}_{\mathrm{I}}$ is omitted. Just as with gains greater than one, the value of the feedback resistor (and capacitor if used) can be optimized for the desired dynamic response and load characteristics.
Care should be exercised not to exceed the maximum differential input voltage rating of $\pm 6 \mathrm{~V}$. Large input voltage steps which exceed the device's slew rate of $1000 \mathrm{~V} / \mu \mathrm{s}$ can apply excessive differential input voltage.


FIGURE 5. Bandwidth Results with Added Capacitor C F $_{\text {. }}$.

## CIRCUIT LAYOUT

With any high-speed, wide-bandwidth circuitry, careful circuit layout will ensure best performance. Make short, direct circuit interconnections and avoid stray wiring capacitanceespecially at the inverting input pin. A component-side ground plane will help ensure low ground impedance. Do not place the ground plane under or near the inputs and feedback network.
Power supplies should be bypassed with good high-frequency capacitors positioned close to the op amp pins. In most cases, a $0.01 \mu \mathrm{~F}$ ceramic capacitor in parallel with a $2.2 \mu \mathrm{~F}$ solid tantalum capacitor at each power supply pin is adequate. The OPA603 can deliver high load current-up to 150 mA peak. Applications with low impedance or capacitive loads demand large current transients from the power supplies. It is the power supply bypass capacitors which must supply these current transients. Larger bypass capacitors such as $10 \mu \mathrm{~F}$ solid tantalum capacitors may improve performance in these applications.

## POWER DISSIPATION

High output current causes increased internal power dissipation in the OPA603. Copper leadframe construction maximizes heat dissipation compared to conventional plastic packages. To achieve best heat dissipation, solder the device directly to the circuit board and use wide circuit board traces. Solder the unused pins, $(1,5$ and 8$)$ to a top-side ground plane for improved power dissipation. Limit the load and signal conditions depending on maximum ambient temperature to assure operation within the power derating curve. The OPA603 may be operated at reduced power supply voltage to minimize power dissipation. Detailed specifications are provided for both $\pm 15 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ operation.

APPLICATIONS CIRCUITS


FIGURE 6. Offset Voltage Adjustment.


FIGURE 7. Controlling Dynamic Performance.


FIGURE 8. Low-Pass Filter - 10MHz.


FIGURE 9. High-Pass Filter - 1 MHz .


FIGURE 10. Bandpass Filter - 10MHz.

This composite amplifier uses the OPA603 current-feedback op amp to provide extended bandwidth and slew rate at high closed-loop gain. The feedback loop is closed around the composite amp, preserving the precision input characteristics of the OPA627/637. Use separate power precision input characteristics of the OPA627/637. Use separate power
supply bypass capacitors for each op amp. See Application Bulletin AB-007 for details.

NOTE: (1) Minimize capacitance at this node.

| GAIN <br> (V/V) $\mathbf{A}_{1}$ <br> OP AMP $\mathbf{R}_{1}$ <br> $(\Omega)$ $\mathbf{R}_{2}$ <br> $(\mathbf{k} \Omega)$ $\mathbf{R}_{\mathbf{3}}$ <br> $(\Omega)$ $\mathbf{R}_{\mathbf{4}}$ <br> $(\mathbf{k} \Omega)$ -3 dB <br> $(\mathbf{M H z})$ SLEW <br> $\mathbf{R A T E}$ <br> $(\mathbf{V} / \mu \mathbf{s})$ <br> 100 OPA627 $50.5^{(1)}$ 4.99 20 1 15 700 <br> 1000 OPA637 49.9 4.99 12 1 11 500 |
| :--- |
| NOTE: (1) Closest 1/2\% value. |

FIGURE 11. Precision-Input Composite Amplifier.
 provide extended bandwidth and slew rate at high closed-loop gain.

# FET-Input, Low Distortion OPERATIONAL AMPLIFIER 

## FEATURES

- LOW DISTORTION: $0.0003 \%$ at $\mathbf{1 k H z}$
- LOW NOISE: $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$
- HIGH SLEW RATE: 25V/us
- WIDE GAIN-BANDWIDTH: 20MHz
- UNITY-GAIN STABLE
- WIDE SUPPLY RANGE: $\mathrm{V}_{\mathrm{s}}= \pm 4.5$ to $\pm \mathbf{2 4 V}$
- DRIVES $600 \Omega$ LOAD
- DUAL VERSION AVAILABLE (OPA2604)


## DESCRIPTION

The OPA604 is a FET-input operational amplifier designed for enhanced AC performance. Very low distortion, low noise and wide bandwidth provide superior performance in high quality audio and other applications requiring excellent dynamic performance.
New circuit techniques and special laser trimming of dynamic circuit performance yield very low harmonic distortion. The result is an op amp with exceptional sound quality. The low-noise FET input of the OPA604 provides wide dynamic range, even with high source impedance. Offset voltage is laser-trimmed to minimize the need for interstage coupling capacitors.
The OPA604 is available in 8-pin plastic mini-DIP and SO-8 surface-mount packages, specified for the $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## APPLICATIONS

- PROFESSIONAL AUDIO EQUIPMENT
- PCM DAC I/V CONVERTER
- SPECTRAL ANALYSIS EQUIPMENT
- ACTIVE FILTERS
- TRANSDUCER AMPLIFIER
- DATA ACQUISITION


NOTE: (1) Patents Granted: \#5053718, 5019789

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITION | OPA604AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Average Drift <br> Power Supply Rejection | $V_{S}= \pm 5$ to $\pm 24 \mathrm{~V}$ | 80 | $\begin{gathered} \pm 1 \\ \pm 8 \\ 100 \end{gathered}$ | $\pm 3$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \hline \end{gathered}$ |
| INPUT BIAS CURRENT ${ }^{(1)}$ Input Bias Current Input Offset Current | $\begin{aligned} & V_{C M}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & \pm 3 \end{aligned}$ |  | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{pA} \end{aligned}$ |
| NOISE <br> Input Voltage Noise <br> Noise Density: $\begin{aligned} & f=10 \mathrm{~Hz} \\ & f=100 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \\ & f=10 \mathrm{kHz} \end{aligned}$ <br> Voltage Noise, BW $=20 \mathrm{~Hz}$ to 20 kHz <br> Input Bias Current Noise <br> Current Noise Density, $f=0.1 \mathrm{~Hz}$ to 20 kHz |  |  | $\begin{aligned} & 25 \\ & 15 \\ & 11 \\ & 10 \\ & 1.5 \\ & 4 \end{aligned}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vp}$-p <br> fA $\sqrt{\mathrm{Hz}}$ |
| INPUT VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{C M}= \pm 12 \mathrm{~V}$ | $\begin{gathered} \pm 12 \\ 80 \end{gathered}$ | $\begin{aligned} & \pm 13 \\ & 100 \end{aligned}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{gathered} 10^{12}\| \| 8 \\ 10^{12}\| \| 10 \end{gathered}$ |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| OPEN-LOOP GAIN <br> Open-loop Voltage Gain | $\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 80 | 100 |  | dB |
| FREQUENCY RESPONSE <br> Gain-Bandwidth Product <br> Slew Rate <br> Settling Time: 0.01\% <br> $0.1 \%$ <br> Total Harmonic Distortion + Noise (THD + N) | $\begin{gathered} G=100 \\ 20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \mathrm{G}=-1,10 \mathrm{~V} \text { Step } \\ G=1, f=1 \mathrm{kHz} \\ V_{\mathrm{O}}=3.5 \mathrm{Vrms}, R_{\mathrm{L}}=1 \mathrm{k} \Omega \end{gathered}$ | 15 | $\begin{gathered} 20 \\ 25 \\ 1.5 \\ 1 \\ 0.0003 \end{gathered}$ |  | MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> \% |
| OUTPUT <br> Voltage Output <br> Current Output <br> Short Circuit Current <br> Output Resistance, Open-Loop | $\begin{aligned} & R_{L}=600 \Omega \\ & V_{\mathrm{O}}= \pm 12 \mathrm{~V} \end{aligned}$ | $\pm 11$ | $\begin{gathered} \pm 12 \\ \pm 35 \\ \pm 40 \\ 25 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Current |  | $\pm 4.5$ | $\begin{gathered} \pm 15 \\ \pm 5.3 \end{gathered}$ | $\begin{gathered} \pm 24 \\ \pm 6 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Storage <br> Thermal Resistance ${ }^{(2)}, \theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -25 \\ & -40 \end{aligned}$ | 90 | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) Typical performance, measured fully warmed-up. (2) Soldered to circuit board-see text.

PIN CONFIGURATION
Top View

## ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

## ABSOLUTE MAXIMUM RATINGS



## ORDERING INFORMATION

| MODEL | PACKAGE | TEMP. RANGE |
| :--- | :---: | :---: |
| OPA604AP | 8-Pin Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA604AU | SO-8 Surface-Mount | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA604AP | 8-Pin Plastic DIP | 006 |
| OPA604AU | SO-8 Surface-Mount | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## Or，Call Customer Service at 1－800－548－6132（USA Only）

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted．


OPEN－LOOP GAIN／PHASE vs FREQUENCY


INPUT BIAS AND INPUT OFFSET CURRENT


TOTAL HARMONIC DISTORTION＋NOISE
vs OUTPUT VOLTAGE


INPUT VOLTAGE AND CURRENT NOISE
SPECTRAL DENSITY vs FREQUENCY


## For Immediate Assistance, Conitact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$ unless otherwise noted.



GAIN-BANDWIDTH AND SLEW RATE
vs SUPPLY VOLTAGE




GAIN-BANDWIDTH AND SLEW RATE


Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}$ unless otherwise noted.









## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA604 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each $100 \mu \mathrm{~V}$ of adjusted offset. The OPA604 can replace many other amplifiers by leaving the external null circuit unconnected.

The OPA604 is unity-gain stable, making it easy to use in a wide range of circuitry. Applications with noisy or high impedance power supply lines may require decoupling capacitors close to the device pins. In most cases, a $1 \mu \mathrm{~F}$ tantalum capacitor at each power supply pin is adequate.


FIGURE 1. Offset Voltage Trim.

## DISTORTION MEASUREMENTS

The distortion produced by the OPA604 is below the measurement limit of virtually all commercially available equipment. A special test circuit, however, can be used to extend the measurement capabilities.


Op amp distortion can be considered an internal error source which can be referred to the input. Figure 2 shows a circuit which causes the op amp distortion to be 101 times greater than normally produced by the op amp. The addition of $\mathrm{R}_{3}$ to the otherwise standard non-inverting amplifier configuration alters the feedback factor or noise gain of the circuit. The closed-loop gain is unchanged, but the feedback available for error correction is reduced by a factor of 101 . This extends the measurement limit, including the effects of the signal-source purity, by a factor of 101 . Note that the input signal and load applied to the op amp are the same as with conventional feedback without $\mathrm{R}_{3}$.
Validity of this technique can be verified by duplicating measurements at high gain and/or high frequency where the distortion is within the measurement capability of the test equipment. Measurements for this data sheet were made with the Audio Precision, System One which greatly simplifies such repetitive measurements. The measurement technique can, however, be performed with manual distortion measurement instruments.

## CAPACITIVE LOADS

The dynamic characteristics of the OPA604 have been optimized for commonly encountered gains, loads and operating conditions. The combination of low closed-loop gain and capacitive load will decrease the phase margin and may lead to gain peaking or oscillations. Load capacitance reacts with the op amp's open-loop output resistance to form an additional pole in the feedback loop. Figure 3 shows various circuits which preserve phase margin with capacitive load. Request Application Bulletin AB-028 for details of analysis techniques and applications circuits.

For the unity-gain buffer, Figure 3a, stability is preserved by adding a phase-lead network, $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$. Voltage drop

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

across $R_{C}$ will reduce output voltage swing with heavy loads. An alternate circuit, Figure 3b, does not limit the output with low load impedance. It provides a small amount of positive feedback to reduce the net feedback factor. Input impedance of this circuit falls at high frequency as op amp gain rolloff reduces the bootstrap action on the compensation network.

Figures 3c and 3d show compensation techniques for noninverting amplifiers. Like the follower circuits, the circuit in Figure 3d eliminates voltage drop due to load current, but at the penalty of somewhat reduced input impedance at high frequency.

Figures 3 e and 3 f show input lead compensation networks for inverting and difference amplifier configurations.

## NOISE PERFORMANCE

Op amp noise is described by two parameters-noise voltage and noise current. The voltage noise determines the noise performance with low source impedance. Low noise bipolar-input op amps such as the OPA27 and OPA37 provide very low voltage noise. But if source impedance is greater than a few thousand ohms, the current noise of bipolar-input op amps react with the source impedance and
will dominate. At a few thousand ohms source impedance and above, the OPA604 will generally provide lower noise.

## POWER DISSIPATION

The OPA604 is capable of driving a $600 \Omega$ load with power supply voltages up to $\pm 24 \mathrm{~V}$. Internal power dissipation is increased when operating at high power supply voltage. The typical performance curve, Power Dissipation vs Power Supply Voltage, shows quiescent dissipation (no signal or no load) as well as dissipation with a worst case continuous sine wave. Continuous high-level music signals typically produce dissipation significantly less than worst case sine waves.

Copper leadframe construction used in the OPA604 improves heat dissipation compared to conventional plastic packages. To achieve best heat dissipation, solder the device directly to the circuit board and use wide circuit board traces.

## OUTPUT CURRENT LIMIT

Output current is limited by internal circuitry to approximately $\pm 40 \mathrm{~mA}$ at $25^{\circ} \mathrm{C}$. The limit current decreases with increasing temperature as shown in the typical curves.


NOTE: (1) Measurement $\mathrm{BW}=80 \mathrm{kHz}$
FIGURE 2. Distortion Test Circuit.

EE


NOTE: Design equations and component values are approximate. User adjustment is required for optimum performance.

FIGURE 3. Driving Large Capacitive Loads.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 4. Three-Pole Low-Pass Filter.


FIGURE 5. Three-Pole Generalized Immittance Converter (GIC) Low-Pass Filter.


FIGURE 6. Differential Amplifier with Low-Pass Filter.


FIGURE 7. High Impedance Amplifier.


FIGURE 8. Digital Audio DAC I-V Amplifier.


FIGURE 9. Using Two OPA604 Op Amps to Double the Output Current to a Load.

## SOUND QUALITY

The following discussion is provided, recognizing that not all measured performance behavior explains or correlates with listening tests by audio experts. The design of the OPA604 included consideration of both objective performance measurements, as well as an awareness of widely held theory on the success and failure of previous op amp designs.

## SOUND QUALITY

The sound quality of an op amp is often the crucial selection criteria-even when a data sheet claims exceptional distortion performance. By its nature, sound quality is subjective. Furthermore, results of listening tests can vary depending on application and circuit configuration. Even experienced listeners in controlled tests often reach different conclusions.
Many audio experts believe that the sound quality of a high performance FET op amp is superior to that of bipolar op amps. A possible reason for this is that bipolar designs generate greater odd-order harmonics than FETs. To the human ear, odd-order harmonics have long been identified as sounding more unpleasant than even-order harmonics. FETs, like vacuum tubes, have a square-law I-V transfer function which is more linear than the exponential transfer function of a bipolar transistor. As a direct result of this square-law characteristic, FETs produce predominantly even-order harmonics. Figure 10 shows the transfer function of a bipolar transistor and FET. Fourier transformation of both transfer functions reveals the lower odd-order harmonics of the FET amplifier stage.


FIGURE 10. I-V and Spectral Response of NPN and JFET.


## THE OPA604 DESIGN

The OPA604 uses FETs throughout the signal path, including the input stage, input-stage load, and the important phase-splitting section of the output stage. Bipolar transistors are used where their attributes, such as current capability are important and where their transfer characteristics have minimal impact.
The topology consists of a single folded-cascode gain stage followed by a unity-gain output stage. Differential input transistors $\mathrm{J}_{1}$ and $\mathrm{J}_{2}$ are special largegeometry, P-channel JFETs. Input stage current is a relatively high $800 \mu \mathrm{~A}$, providing high transconductance and reducing voltage noise. Laser trimming of stage currents and careful attention to symmetry yields a nearly symmetrical slew rate of $\pm 25 \mathrm{~V} / \mu \mathrm{s}$.
The JFET input stage holds input bias current to approximately 50 pA or roughly 3000 times lower than common bipolar-input audio op amps. This dramatically reduces noise with high-impedance circuitry.
The drains of $J_{1}$ and $J_{2}$ are cascoded by $Q_{1}$ and $Q_{2}$, driving the input stage loads, FETs $\mathrm{J}_{3}$ and $\mathrm{J}_{4}$. Distortion reduction circuitry (patented) linearizes the openloop response and increases voltage gain. The 20 MHz bandwidth of the OPA604 further reduces distortion through the user-connected feedback loop.
The output stage consists of a JFET phase-splitter loaded into high speed all-NPN output drivers. Output transistors are biased by a special circuit to prevent cutoff, even with full output swing into $600 \Omega$ loads.


## OPA606

# Wide-Bandwidth Difet ${ }^{\circledR}$ OPERATIONAL AMPLIFIER 

## FEATURES

- WIDE BANDWIDTH: 13MHz typ
- HIGH SLEW RATE: 35V/ $\mu$ s typ
- LOW BIAS CURRENT: 10pA max at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
- LOW OFFSET VOLTAGE: $500 \mu \mathrm{~V}$ max
- LOW DISTORTION: 0.0035\% typ at 10kHz


## DESCRIPTION

The OPA606 is a wide-bandwidth monolithic dielectrically-isolated FET (Difet ${ }^{\circledR}$ ) operational amplifier featuring a wider bandwidth and lower bias current than $\mathrm{BIFET}^{\circledR}$ LF156A amplifiers. Bias current is specified under warmed-up and operating conditions, as opposed to a junction temperature of $+25^{\circ} \mathrm{C}$.

## APPLICATIONS

- OPtoELECTRONICS
- DATA ACQUISITION
- TEST EQUIPMENT
- AUDIO AMPLIFIERS

Laser-trimmed thin-film resistors offer improved offset voltage and noise performance.
The OPA606 is internally compensated for unity-gain stability.


Difet ${ }^{\text {; }}$; Burr-Brown Corp.
BIFET ${ }^{\text {© }}$; National Semiconductor Corp.
International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BRRCORP - Telex: 066-6491 - FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA606KM |  |  | OPA606LM |  |  | OPA606KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| FREQUENCY RESPONSE <br> Gain Bandwidth <br> Full Power Response <br> Slew Rate <br> Settling Time ${ }^{(1)}$ : 0.1\% <br> 0.01\% <br> Total Harmonic Distortion | Small Signal $20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ $V_{O}= \pm 10 \mathrm{~V},$ $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ <br> Gain $=-1$, $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ <br> 10 V Step $\begin{gathered} G=+1,20 \mathrm{Vp}-\mathrm{p} \\ R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{f}=10 \mathrm{kHz} \end{gathered}$ | 10 22 | $\begin{gathered} 12.5 \\ 515 \\ 33 \\ \\ 1.0 \\ \\ 2.1 \\ 0.0035 \end{gathered}$ |  | 11 25 | $\begin{gathered} 13 \\ 550 \\ 35 \\ \\ 1.0 \\ \\ 2.1 \\ 0.0035 \end{gathered}$ |  | $\begin{gathered} 9 \\ 20 \end{gathered}$ | $\begin{gathered} 12 \\ 470 \\ 30 \\ \\ 1.0 \\ \\ 2.1 \\ 0.0035 \end{gathered}$ |  | MHz <br> kHz <br> V/ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> \% |
| INPUT OFFSET VOLTAGE ${ }^{(2)}$ <br> Input Offset Voltage <br> Average Drift <br> Supply Rejection | $\begin{gathered} V_{C M}=0 V D C \\ T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ V_{C C}= \pm 10 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ | 82 | $\begin{gathered} \pm 180 \\ \pm 5 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 1.5 \mathrm{mV} \\ \pm 79 \end{gathered}$ | 90 | $\begin{gathered} \pm 100 \\ \pm 3 \\ 104 \\ \pm 6 \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 5 \\ \pm 32 \end{gathered}$ | 80 | $\begin{gathered} \pm 300 \\ \pm 10 \\ 90 \\ \pm 32 \end{gathered}$ | $\pm 3 \mathrm{mV}$ $\pm 100$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| BIAS CURRENT ${ }^{(2)}$ Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 7$ | $\pm 15$ |  | $\pm 5$ | $\pm 10$ |  | $\pm 8$ | $\pm 25$ | pA |
| OFFSET CURRENT ${ }^{(2)}$ Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 0.6$ | $\pm 10$ |  | $\pm 0.4$ | $\pm 5$ |  | $\pm 1$ | $\pm 15$ | pA |
| NOISE $\text { Voltage, } \begin{aligned} \mathrm{f}_{\mathrm{O}}= & 10 \mathrm{~Hz} \\ & 100 \mathrm{~Hz} \\ & 1 \mathrm{kHz} \\ & 10 \mathrm{kHz} \\ & 20 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{B}}= & 10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \end{aligned}$ <br> Current, $\mathrm{f}_{\mathrm{O}}=0.1 \mathrm{~Hz}$ thru 20 kHz | 100\% tested (L) <br> 100\% tested (L) <br> 100\% tested (L) <br> (3) <br> (3) <br> (3) <br> (3) |  | $\begin{aligned} & 37 \\ & 21 \\ & 14 \\ & 12 \\ & 11 \\ & 1.3 \\ & 1.5 \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 30 \\ 20 \\ 13 \\ 11 \\ 10.5 \\ 1.2 \\ 1.3 \end{gathered}$ | $\begin{gathered} 40 \\ 28 \\ 16 \\ 13 \\ 13 \\ 1.5 \\ 2 \end{gathered}$ |  | $\begin{aligned} & 37 \\ & 21 \\ & 14 \\ & 12 \\ & 11 \\ & 1.3 \\ & 1.7 \\ & \hline \end{aligned}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mathrm{f} / \sqrt{\mathrm{Hz}}$ |
| IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13}\| \| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  |  | $\left.\begin{aligned} & 10^{13} \\ & 1\|\mid \\ & 10^{14} \end{aligned} \right\rvert\,$ |  |  | $\begin{aligned} & 10^{13}\| \| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range <br> Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10.5 \\ 80 \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ 95 \end{gathered}$ |  | $\begin{gathered} \pm 11 \\ 85 \end{gathered}$ | $\begin{gathered} \pm 11.6 \\ 96 \end{gathered}$ |  | $\begin{gathered} \pm 10.2 \\ 78 \end{gathered}$ | $\begin{gathered} \pm 11 \\ 90 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain | $R_{L} \geq 2 \mathrm{k} \Omega$ | 95 | 115 |  | 100 | 118 |  | 90 | 110 |  | dB |
| RATED OUTPUT <br> Voltage Output <br> Current Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{DC}, \text { Open Loop } \\ \text { Gain }=+1 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 5 \end{gathered}$ $10$ | $\begin{gathered} \pm 12.2 \\ \pm 10 \\ 40 \\ 1000 \\ 20 \end{gathered}$ |  | $\begin{gathered} \pm 12 \\ \pm 5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 12.6 \\ \pm 10 \\ 40 \\ 1000 \\ 20 \end{gathered}$ |  | $\begin{gathered} \pm 11 \\ \pm 5 \end{gathered}$ $10$ | $\begin{gathered} \pm 12 \\ \pm 10 \\ 40 \\ 1000 \\ 20 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Voltage Range, Derated Performance Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ | $\pm 5$ | $\pm 15$ $6.5$ | $\begin{gathered} \pm 18 \\ 9.5 \end{gathered}$ | $\pm 5$ | $\pm 15$ $6.2$ | $\begin{gathered} \pm 18 \\ 9 \end{gathered}$ | $\pm 5$ | $\pm 15$ $6.5$ | $\begin{gathered} \pm 18 \\ 10 \end{gathered}$ | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE <br> Specification <br> Operating $\theta_{\mathrm{JA}}$ | Ambient Temperature <br> KM, KP, LM <br> Ambient Temperature | $\begin{gathered} 0 \\ -55 \end{gathered}$ | 200 | $\begin{gathered} +70 \\ +125 \end{gathered}$ | $\begin{gathered} 0 \\ -55 \end{gathered}$ | 200 | $\begin{gathered} +70 \\ +125 \end{gathered}$ | $\begin{gathered} 0 \\ -40 \end{gathered}$ | 155 | $\begin{aligned} & +70 \\ & +85 \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) See settling time test circuit in Figure 2. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Sample tested-this parameter is guaranteed on L grade only.

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)
At $V_{C C}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $T_{\text {max }}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA606KM |  |  | OPA606LM |  |  | OPA606KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE Specification Range | Ambient Temp. | 0 |  | +70 | 0 |  | +70 | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
| INPUT OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage <br> Average Drift <br> Supply Rejection | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=\mathrm{OVDC} \\ \mathrm{~V}_{\mathrm{CC}}= \pm 10 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ | 80 | $\begin{gathered} \pm 400 \\ \pm 5 \\ 98 \\ \pm 13 \end{gathered}$ | $\begin{aligned} & \pm 2 \mathrm{mV} \\ & \pm 100 \end{aligned}$ | 85 | $\begin{gathered} \pm 335 \\ \pm 3 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 750 \\ \pm 5 \\ \pm 56 \end{gathered}$ | 78 | $\begin{gathered} \pm 750 \\ \pm 10 \\ 95 \\ \pm 18 \end{gathered}$ | $\pm 3.5 \mathrm{mV}$ $\pm 126$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| BIAS CURRENT ${ }^{(1)}$ Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 158$ | $\pm 339$ |  | $\pm 113$ | $\pm 226$ |  | $\pm 181$ | $\pm 566$ | pA |
| OFFSET CURRENT ${ }^{(1)}$ Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 14$ | $\pm 226$ |  | $\pm 9$ | $\pm 113$ |  | $\pm 23$ | $\pm 339$ | pA |
| VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathbb{N}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10.4 \\ 78 \end{gathered}$ | $\begin{gathered} \pm 11.4 \\ 92 \end{gathered}$ |  | $\begin{gathered} \pm 10.9 \\ 82 \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ 95 \end{gathered}$ |  | $\begin{gathered} \pm 10 \\ 75 \end{gathered}$ | $\begin{gathered} \pm 10.9 \\ 88 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain | $R_{L} \geq 2 k \Omega$ | 90 | 106 |  | 95 | 112 |  | 88 | 104 |  | dB |
| RATED OUTPUT Voltage Output Current Output | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \end{gathered}$ | $\begin{gathered} \pm 10.5 \\ \pm 5 \\ \hline \end{gathered}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \\ & \hline \end{aligned}$ |  | $\begin{gathered} \pm 11.5 \\ \pm 5 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 12.4 \\ \pm 10 \end{gathered}$ |  | $\begin{gathered} \pm 10.4 \\ \pm 5 \end{gathered}$ | $\begin{gathered} \pm 11.8 \\ \pm 10 \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ |  | 6.6 | 10 |  | 6.4 | 9.5 |  | 6.6 | 10.5 | mA |

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

## ABSOLUTE MAXIMUM RATINGS



## PACKAGE INFORMATION ${ }^{(1)}$

|  |  | PACKAGE DRAWING |
| :--- | :---: | :---: |
| MODEL | PACKAGE | NUMBER |
| OPA606KM | TO-99 | 001 |
| OPA606LM | TO-99 | 001 |
| OPA606KP | Plastic DIP | 006 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: |
| OPA606KM | TO-99 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| OPA606LM | TO-99 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| OPA606KP | Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

## CONNECTION DIAGRAMS




## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## DICE INFORMATION



OPA606 DIE TOPOGRAPHY

| PAD | FUNCTION |
| :---: | :---: |
| 1 | Offset Trim |
| 2 | $-\ln$ |
| 3 | $+\ln$ |
| 4 | $-V_{S}$ |
| 5 | Offset Trim |
| 6 | Output |
| 7 | $+V_{S}$ |
| 8 | NC |
| NC | No Connection |

Substrate Bias: No Connection.

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $65 \times 54 \pm 5$ | $1.65 \times 1.37 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing | None |  |
| Transistor Count | 43 |  |

For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.






Or, Call Customer Service at 1-800-548-6132 (USA Only) TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}$ unless otherwise noted.







르를

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}$ unless otherwise noted.




## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA606 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each millivolt of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as LF156 and OP-16. The OPA606 can replace most other amplifiers by leaving the external null circuit unconnected.


FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift. Static protection is recommended when handling any precision IC operational amplifier.
If the input voltage exceeds the amplifier's negative supply voltage, input current limiting must be used to prevent damage.

## CIRCUIT LAYOUT

Wideband amplifiers require good circuit layout techniques and adequate power supply bypassing. Short, direct connections and good high frequency bypass capacitors (ceramic or tantalum) will help avoid noise pickup or oscillation.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.
Leakage currents across printed circuit boards can easily exceed the bias current of the OPA606. To avoid leakage problems, it is recommended that the signal input lead of the OPA606 be wired to a Teflon ${ }^{\circledR}$ standoff. If the OPA606 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout.
A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential (see Figure 3).


FIGURE 2. Settling Time Test Circuit.


FIGURE 3. Connection of Input Guard.

## APPLICATIONS CIRCUITS



FIGURE 4. Inverting Amplifier.


EE


FIGURE 6. Absolute Value Current-to-Voltage Circuit.


FIGURE 7. High-Speed Photodetector.


FIGURE 8. Isolating Load Capacitance from Buffer.


FIGURE 9. Differential Input/Differential Output Amplifier.


FIGURE 10. Low Noise/Low Distortion RIAA Preamplifier.


# Wideband Precision OPERATIONAL AMPLIFIER 

## FEATURES

- LOW NOISE: $2.3 n \mathrm{~V} / \sqrt{\mathrm{Hz}}$
- HIGH OUTPUT CURRENT: 100 mA
- FAST SETTLING: 25ns (0.01\%)
- GAIN-BANDWIDTH: 200MHz
- UNITY-GAIN STABLE
- LOW OFFSET VOLTAGE: $\pm 100 \mu \mathrm{~V}$
- LOW DIFFERENTIAL GAIN/PHASE ERROR
- 8-PIN DIP, SOIC PACKAGES


## DESCRIPTION

The OPA620 is a precision wideband monolithic operational amplifier featuring very fast settling time, low differential gain and phase error, and high output current drive capability.
The OPA620 is internally compensated for unity-gain stability. This amplifier has a very low offset, fully symmetrical differential input due to its "classical" operational amplifier circuit architecture. Unlike "cur-rent-feedback" amplifier designs, the OPA620 may be

## APPLICATIONS <br> - LOW NOISE PREAMPLIFIER <br> - LOW NOISE DIFFERENTIAL AMPLIFIER <br> HIGH-RESOLUTION VIDEO <br> HIGH-SPEED SIGNAL PROCESSING <br> LINE DRIVER <br> ADC/DAC BUFFER <br> - ULTRASOUND <br> - PULSE/RF AMPLIFIERS <br> - ACTIVE FILTERS

used in all op amp applications requiring high speed and precision.
Low noise and distortion, wide bandwidth, and high linearity make this amplifier suitable for RF and video applications. Short-circuit protection is provided by an internal current-limiting circuit.

The OPA620 is available in plastic, ceramic, and SOIC packages. Two temperature ranges are offered: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


International Airport Industrial Park - Mailing Address: PO Box 11400 . Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 . Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

ELECTRICAL
At $\mathrm{V}_{\mathrm{cc}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA620KP, KU, KG |  |  | OPA620, SG |  |  | OPA620LG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT NOISE <br> Voltage: | $\mathrm{R}_{\mathrm{s}}=0 \Omega$ |  | $\begin{aligned} & 10 \\ & 5.5 \\ & 3.3 \\ & 2.5 \\ & 2.3 \\ & 8.0 \\ & 2.3 \end{aligned}$ | \% |  | * |  |  | * |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{V}$, rms <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage <br> Average Drift <br> Supply Rejection | $\begin{gathered} V_{C M}=0 V D C \\ T_{A}=T_{M I N} \text { to } T_{M A X} \\ \pm V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{gathered}$ | 50 | $\begin{gathered} \pm 200 \\ \pm 8 \\ 60 \end{gathered}$ | $\pm 1 \mathrm{mV}$ | * | * | * | 55 | $\pm 100$ $*$ $*$ | $\pm 500$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 15 | 30 |  | * | * |  | * | 25 | $\mu \mathrm{A}$ |
| OFFSET CURRENT Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=$ OVDC |  | 0.2 | 2 |  | * | * |  | * | * | $\mu \mathrm{A}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode | Open-Loop |  | $\begin{array}{r} 15 \text { \|\| } 1 \\ 1\|\mid 1 \end{array}$ |  |  | * |  |  | * |  | $\mathrm{k} \Omega \\| \mathrm{pF}$ $\mathrm{M} \Omega \\| \mathrm{pF}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 2.5 \mathrm{VDC}, \mathrm{V}_{\mathrm{O}}=0 \mathrm{VDC}$ | $\begin{gathered} \pm 3.0 \\ 65 \end{gathered}$ | $\begin{gathered} \pm 3.5 \\ 75 \end{gathered}$ |  | * | * |  | $70$ | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 48 \end{aligned}$ | $\begin{aligned} & 60 \\ & 58 \end{aligned}$ |  | * | * |  | $\begin{aligned} & 55 \\ & 53 \end{aligned}$ | * |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FREQUENCY RESPONSE <br> Closed-Loop Bandwidth (-3dB) <br> Gain-Bandwidth <br> Differential Gain <br> Differential Phase <br> Harmonic Distortion ${ }^{(2)}$ <br> Full Power Response ${ }^{(2)}$ <br> Slew Rate ${ }^{(2)}$ <br> Overshoot <br> Settling Time: 0.1\% $0.01 \%$ <br> Phase Margin <br> Rise Time | $\begin{gathered} \text { Gain }=+1 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+5 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+10 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+10 \mathrm{~V} / \mathrm{V} \\ 3.58 \mathrm{MHz}, \mathrm{G}=+1 \mathrm{~V} / \mathrm{V} \\ 3.58 \mathrm{MHz}, \mathrm{G}=+1 \mathrm{~V} / \mathrm{V} \\ \mathrm{G}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{f}=10 \mathrm{MHz}, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{Vp}-\mathrm{p} \\ \text { Second Harmonic } \\ \text { Third Harmonic } \\ \mathrm{V}_{\mathrm{o}}=5 \mathrm{Vp}-\mathrm{p}, \text { Gain }=+1 \mathrm{~V} / \mathrm{V} \\ \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p}, \text { Gain }=+1 \mathrm{~V} / \mathrm{V} \\ 2 \mathrm{~V} \text { Step, Gain }=-1 \mathrm{~V} / \mathrm{V} \\ 2 \mathrm{~V} \text { Step, Gain }=-1 \mathrm{~V} / \mathrm{V} \\ 2 \mathrm{~V} \text { Step, Gain }=-1 \mathrm{~V} / \mathrm{V} \\ \\ \text { Gain }=+1 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+1 \mathrm{~V} / \mathrm{V}, 10 \% \text { to } 90 \% \\ \mathrm{~V}_{\mathrm{o}}=100 \mathrm{mVp}-\mathrm{p} ; \text { Small Signal } \\ \mathrm{V}_{\mathrm{O}}=6 \mathrm{Vp}-\mathrm{p} ; \text { Large Signal } \end{gathered}$ | $\begin{gathered} 11 \\ 27 \\ 175 \end{gathered}$ | $\begin{gathered} 300 \\ 100 \\ 40 \\ 20 \\ 200 \\ 0.05 \\ 0.05 \\ \\ -61 \\ -65 \\ 16 \\ 40 \\ 250 \\ 10 \\ 13 \\ 25 \\ 60 \\ \\ 2 \end{gathered}$ $22$ | $\begin{aligned} & -50 \\ & -55 \end{aligned}$ | * |  | * | * |  | * | MHz MHz MHz MHz MHz $\%$ Degrees $\mathrm{dBc}^{(3)}$ dBc MHz MHz $\mathrm{V} / \mu \mathrm{s}$ $\%$ ns ns Degrees ns ns |
| RATED OUTPUT <br> Voltage Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=100 \Omega \\ \mathrm{R}_{\mathrm{L}}=50 \Omega \\ 1 \mathrm{MHz}, \text { Gain }=+1 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+1 \mathrm{~V} / \mathrm{V} \\ \text { Continuous } \end{gathered}$ | $\begin{aligned} & \pm 3.0 \\ & \pm 2.5 \end{aligned}$ | $\begin{gathered} \pm 3.5 \\ \pm 3.0 \\ 0.015 \\ 20 \\ \pm 150 \end{gathered}$ |  | * | * |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Derated Performance Current, Quiescent | $\begin{gathered} \pm V_{c c} \\ \pm V_{c c} \\ \mathrm{I}_{\mathrm{o}}=0 \mathrm{mADC} \end{gathered}$ | 4.0 | 5 $21$ | $\begin{aligned} & 6.0 \\ & 23 \end{aligned}$ | * |  | * | * |  | * | VDC VDC mA |
| TEMPERATURE RANGE <br> Specification: KP, KU, KG, LG SG <br> Operating: KG, LG, SG KP, KU <br> $\theta_{J A}$ <br> KG, LG, SG <br> KP <br> KU | Ambient Temperature <br> Ambient Temperature | $-40$ $-40$ | $\begin{gathered} 90 \\ 100 \end{gathered}$ | $\begin{aligned} & +85 \\ & +85 \end{aligned}$ | $\begin{aligned} & -55 \\ & -55 \end{aligned}$ | 125 | $\begin{aligned} & +125 \\ & +125 \end{aligned}$ | $-55$ | 125 | $+125$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Same specifications as for KP/KU.


## SPECIFICATIONS (CONT)

## ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MN }}$ to $\mathrm{T}_{\text {Max }}$ uniess otherwise noted.

| PARAMETER | CONDITIONS | OPA620KP, KU, KG |  |  | OPA620SG |  |  | OPA620LG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE <br> Specification: KP, KU, KG, LG SG | Ambient Temperature | -40 |  | +85 | $-55$ |  | $+125$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Average Drift <br> Supply Rejection | Full Temp. <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \pm \mathrm{V}_{\mathrm{cC}}=4.5 \mathrm{~V}$ to 5.5 V <br> Full Temp., $\pm \mathrm{V}_{\mathrm{cc}}=4.5$ to 5.5 V | $\begin{aligned} & 45 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 8 \\ & 60 \\ & 55 \\ & \hline \end{aligned}$ |  | * | * |  | $\begin{aligned} & 50 \\ & 45 \end{aligned}$ | * |  | $\begin{gathered} \mu \mathrm{V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \hline \end{gathered}$ |
| BIAS CURRENT Input Bias Current | Full Temp., $\mathrm{V}_{C M}=0 \mathrm{VDC}$ |  | 15 | 40 |  | * | * |  | * | 35 | $\mu \mathrm{A}$ |
| OFFSET CURRENT Input Offset Current | Full Temp., $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 0.2 | 5 |  | * | * |  | * | * | $\mu \mathrm{A}$ |
| INPUT VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{iN}}= \pm 2.5 \mathrm{VDC}, \mathrm{V}_{\mathrm{o}}=0 \mathrm{VDC}$ | $\begin{gathered} \pm 2.5 \\ 60 \end{gathered}$ | $\begin{gathered} \pm 3.0 \\ 75 \end{gathered}$ |  | * | * |  | $65$ | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN LOOP GAIN, DC Open-Loop Voltage Gain | $\begin{aligned} \mathrm{R}_{\mathrm{L}} & =100 \Omega \\ \mathrm{R}_{\mathrm{L}} & =50 \Omega \end{aligned}$ | $\begin{aligned} & 46 \\ & 44 \end{aligned}$ | $\begin{aligned} & 60 \\ & 58 \end{aligned}$ |  | * | * |  | $\begin{aligned} & 52 \\ & 50 \end{aligned}$ | * |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| RATED OUTPUT Voltage Output | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=50 \Omega \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=50 \Omega \end{gathered}$ | $\begin{gathered} \pm 3.0 \\ \pm 2.75 \\ \pm 2.5 \\ \pm 2.25 \end{gathered}$ | $\begin{gathered} \pm 3.5 \\ \pm 3.25 \\ \pm 3.0 \\ \pm 2.7 \end{gathered}$ |  | * | * |  | * | * |  | V V V V |
| POWER SUPPLY <br> Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ |  | 21 | 25 |  | * | * |  | * | * | mA |

* Same specifications as for KP/KU.

NOTES: (1) Offset Voltage specifications are also guaranteed with units fully warmed up. (2) Parameter is sample tested. (3) $\mathrm{dBc}=\mathrm{dB}$ refered to carrier-input signal.

PIN CONFIGURATION


## ORDERING INFORMATION

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

|  | OPA620 ( ) ( ) (Q) |
| :---: | :---: |
| Performance Grade Code |  |
|  |  |
| $\begin{aligned} & \mathrm{K}, \mathrm{~L}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~S}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  |
|  |  |
| Package Code |  |
| $\mathrm{G}=8$-pin Ceramic DIP |  |
| $\mathrm{P}=8$-pin Plastic DIP |  |
| $\mathrm{U}=8$-pin Plastic SOIC |  |
| Reliability Screening |  |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA620KP | 8-Pin Plastic DIP | 006 |
| OPA620KU | 8-pin Plastic SOIC | 182 |
| OPA602KG | 8-pin Ceramic DIP | 157 |
| OPA620LG | 8-Pin Ceramic DIP | 157 |
| OPA620SG | 8-Pin Ceramic DIP | 157 |

## ABSOLUTE MAXIMUM RATINGS

|  | Supply ................................................................................ 7 7VDC |
| :---: | :---: |
| Internal Power Dissipation ${ }^{(1)}$..................... See Applications Information |  |
| Differential Input Voltage $\qquad$ Total $\mathrm{V}_{\mathrm{cc}}$ Input Voltage Range $\qquad$ See Applications Information |  |
|  |  |
| Storage Temperature Range: KG, LG, SG ................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ <br> KP, KU .......................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
|  |  |
| Lead Temperature (soldering, 10s) $\qquad$ $+300^{\circ} \mathrm{C}$ (soldering, SOIC 3s) $\qquad$ $+260^{\circ} \mathrm{C}$ |  |
|  |  |
| Output Short Circuit to Ground $\left(+25^{\circ} \mathrm{C}\right)$ $\qquad$ Continuous to Ground Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) $\qquad$ $+175^{\circ} \mathrm{C}$ |  |
|  |  |
|  | NOTE: (1) Packages must be derated based on specified $\theta_{\text {JA }}$. Maximum $T_{j}$ must be observed. |

DICE INFORMATION


## TYPICAL PERFORMANCE CURVES

At $V_{C C}= \pm 5 \mathrm{VDC}, R_{L}=100 \Omega$, and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.





## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

At $V_{c C}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.







PE

For Immediate Assistance, Contact Your Local Salesperson
TYPICAL PERFORMANCE CURVES (CONT)
At $V_{c C}= \pm 5 \mathrm{VDC}, R_{L}=100 \Omega$, and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.











SMALL-SIGNAL TRANSIENT RESPONSE


At $V_{C C}= \pm 5 V D C, R_{L}=100 \Omega$, and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.








## APPLICATIONS INFORMATION

## DISCUSSION OF PERFORMANCE

The OPA620 provides a level of speed and precision not previously attainable in monolithic form. Unlike current feedback amplifiers, the OPA620's design uses a "Classical" operational amplifier architecture and can therefore be used in all traditional operational amplifier applications. While it is true that current feedback amplifiers can provide wider bandwidth at higher gains, they offer many disadvantages. The asymmetrical input characteristics of current feedback amplifiers (i.e. one input is a low impedance) prevents them from being used in a variety of applications. In addition, unbalanced inputs make input bias current errors difficult to correct. Bias current cancellation through matching of inverting and non-inverting input resistors is impossible because the input bias currents are uncorrelated. Current noise is also asymmetrical and is usually significantly higher on the inverting input. Perhaps most important, settling time to $0.01 \%$ is often extremely poor due to internal design tradeoffs. Many current feedback designs exhibit

settling times to $0.01 \%$ in excess of 10 microseconds even though $0.1 \%$ settling times are reasonable. Such amplifiers are completely inadequate for fast settling 12-bit applications.
The OPA620's "Classical" operational amplifier architecture employs true differential and fully symmetrical inputs to eliminate these troublesome problems. All traditional circuit configurations and op amp theory apply to the OPA620. The use of low-drift thin-film resistors allows internal operating currents to be laser-trimmed at waferlevel to optimize AC performance such as bandwidth and settling time, as well as DC parameters such as input offset voltage and drift. The result is a wideband, high-frequency monolithic operational amplifier with a gain-bandwitdth product of 200 MHz , a $0.01 \%$ settling time of 25 ns , and an input offset voltage of $100 \mu \mathrm{~V}$.

## WIRING PRECAUTIONS

Maximizing the OPA620's capability requires some wiring precautions and high-frequency layout techniques. Oscilla-

EB
tion, ringing, poor bandwidth and settling, gain peaking, and instability are typical problems plaguing all high-speed amplifiers when they are improperly used. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths. They should also be as short as possible. The entire physical circuit should be as small as practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the amplifier's input terminals. Stray signal coupling from the output or power supplies to the inputs should be minimized. All circuit element leads should be no longer than $1 / 4$ inch ( 6 mm ) to minimize lead inductance, and low values of resistance should be used. This will minimize time constants formed with the circuit capacitances and will eliminate stray, parasitic circuits.
Grounding is the most important application consideration for the OPA620, as it is with all high-frequency circuits. Oscillations at frequencies of 200 MHz and above can easily occur if good grounding techniques are not used. A heavy ground plane ( 2 oz copper recommended) should connect all unused areas on the component side. Good ground planes can reduce stray signal pickup, provide a low resistance, low inductance common return path for signal and power, and can conduct heat from active circuit package pins into ambient air by convection.
Supply bypassing is extremely critical and must always be used, especially when driving high current loads. Both power supply leads should be bypassed to ground as close as possible to the amplifier pins. Tantalum capacitors ( $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ ) with very short leads are recommended. Although not required, a parallel $0.01 \mu \mathrm{~F}$ ceramic may be added if desired. Surface mount bypass capacitors will produce excellent results due to their low lead inductance. Additionally, suppression filters can be used to isolate noisy supply lines. Properly bypassed and modulation-free power supply lines allow full amplifier output and optimum settling time performance.

## Points to Remember

1) Don't use point-to-point wiring as the increase in wiring inductance will be detrimental to AC performance. However, if it must be used, very short, direct signal paths are required. The input signal ground return, the load ground return, and the power supply common should all be connected to the same physical point to eliminate ground loops, which can cause unwanted feedback.
2) Good component selection is essential. Capacitors used in critical locations should be a low inductance type with a high quality dielectric material. Likewise, diodes used in critical locations should be Schottky barrier types, such as HP50822835 for fast recovery and minimum charge storage. Ordinary diodes will not be suitable in RF circuits.
3) Whenever possible, solder the OPA620 directly into the PC board without using a socket. Sockets add parasitic capacitance and inductance, which can seriously degrade AC performance or produce oscillations. If sockets must be used, consider using zero-profile solderless sockets such as Augat part number 8134-HC-5P2. Alternately, Teflon ${ }^{\circledR}$ stand-
offs located close to the amplifier's pins can be used to mount feedback components.
4) Resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable resistance range to about $1 \mathrm{k} \Omega$ on the high end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon resistors will be satisfactory, but wirewound resistors (even "non-inductive" types) are absolutely unacceptable in high-frequency circuits.
5) Surface mount components (chip resistors, capacitors, etc) have low lead inductance and are therefore strongly recommended. Circuits using all surface mount components with the OPA620KU (SOIC package) will offer the best AC performance. The parasitic package inductance and capacitance for the SOIC is lower than the both the Cerdip and 8lead Plastic DIP.
6) Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its load. Lowest distortion is achieved with high impedance loads.
7) Don't forget that these amplifiers use $\pm 5 \mathrm{~V}$ supplies. Although they will operate perfectly well with +5 V and -5.2 V , use of $\pm 15 \mathrm{~V}$ supplies will destroy the part.
8) Standard commercial test equipment has not been designed to test devices in the OPA620's speed range. Benchtop op amp testers and ATE systems will require a special test head to successfully test these amplifiers.
9) Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears purely resistive.
10) Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is essential; there are no shortcuts.

## OFFSET VOLTAGE ADJUSTMENT

The OPA620's input offset voltage is laser-trimmed and will require no further adjustment for most applications. However, if additional adjustment is needed, the circuit in Figure 1 can be used without degrading offset drift with temperature. Avoid external adjustment whenever possible since extraneous noise, such as power supply noise, can be inadvertently coupled into the amplifier's inverting input terminal. Remember that additional offset errors can be created by the amplifier's input bias currents. Whenever possible, match the impedance seen by both inputs as is shown with $\mathrm{R}_{3}$. This will reduce input bias current errors to the amplifier's offset current, which is typically only $0.2 \mu \mathrm{~A}$.

## INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The OPA620 incorporates on-chip ESD protection diodes as shown in Figure 2.

[^6]
# Or, Call Customer Service at 1-800-548-6132 (USA Only) 



NOTE: (1) $R_{3}$ is optional and can be used to cancel offset errors due to input bias currents.

## FIGURE 1. Offset Voltage Trim.

This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.
All pins on the OPA620 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7 V . This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30 mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10 mA or so whenever possible.


FIGURE 2. Internal ESD Protection.
The internal protection diodes are designed to withstand 2.5 kV (using Human Body Model) and will provide adequate ESD protection for most normal handling procedures. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, static protection is strongly recommended when handling the OPA620.

## OUTPUT DRIVE CAPABILITY

The OPA620's design uses large output devices and has been optimized to drive $50 \Omega$ and $75 \Omega$ resistive loads. The
device can easily drive 6 V p-p into a $50 \Omega$ load. This highoutput drive capability makes the OPA620 an ideal choice for a wide range of RF, IF, and video applications. In many cases, additional buffer amplifiers are unneeded.
Internal current-limiting circuitry limits output current to about 150 mA at $25^{\circ} \mathrm{C}$. This prevents destruction from accidental shorts to common and eliminates the need for external current-limiting circuitry. Although the device can withstand momentary shorts to either power supply, it is not recommended.
Many demanding high-speed applications such as ADC/ DAC buffers require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitances at the inputs of flash A/D converters. As shown in Figure 3, the OPA620 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing with frequency.


FIGURE 3. Small-Signal Output Impedance vs Frequency.

## THERMAL CONSIDERATIONS

The OPA620 does not require a heat sink for operation in most environments. The use of a heat sink, however, will reduce the internal thermal rise and will result in cooler, more relaible operation. At extreme temperatures and under full load conditions a heat sink is necessary. See "Maximum Power Dissipation" curve, Figure 4.


FIGURE 4. Maximum Power Dissipation.

The internal power dissipation is given by the equation $P_{D}=$ $\mathrm{P}_{\mathrm{DQ}}+\mathrm{P}_{\mathrm{DL}}$, where $\mathrm{P}_{\mathrm{DQ}}$ is the quiescent power dissipation and $\mathrm{P}_{\mathrm{DL}}$ is the power dissipation in the output stage due to the load. ( $\mathrm{For} \pm \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{P}_{\mathrm{DR}}=10 \mathrm{~V} \times 23 \mathrm{~mA}=230 \mathrm{~mW}$, max). For the case where the amplifier is driving a grounded load $\left(R_{L}\right)$ with a DC voltage ( $\pm \mathrm{V}_{\text {out }}$ ) the maximum value of $\mathrm{P}_{\mathrm{DL}}$ occurs at $\pm \mathrm{V}_{\text {out }}= \pm \mathrm{V}_{\mathrm{cd}}$ 2, and is equal to $\mathrm{P}_{\mathrm{DL}}, \max =$ $\left( \pm \mathrm{V}_{\mathrm{CC}}\right)^{2} / 4 \mathrm{R}_{\mathrm{L}}$. Note that it is the voltage across the output transistor, and not the load, that determines the power dissipated in the output stage.
When the output is shorted to common $\mathrm{P}_{\mathrm{DL}}=5 \mathrm{~V} \times 150 \mathrm{~mA}$ $=750 \mathrm{~mW}$. Thus, $P_{D}=230 \mathrm{~mW}+750 \mathrm{~mW} \approx 1 \mathrm{~W}$. Note that the short-circuit condition represents the maximum amount of internal power dissipation that can be generated. Thus, the "Maximum Power Dissipation" curve starts at 1 W and is derated based on a $175^{\circ} \mathrm{C}$ maximum junction temperature and the junction-to-ambient thermal resistance, $\theta_{\mathrm{JA}}$, of each package. The variation of short-circuit current with temperature is shown in Figure 5.


FIGURE 5. Short-Circuit Current vs Temperature.

## CAPACITIVE LOADS

The OPA620's output stage has been optimized to drive resistive loads as low as $50 \Omega$. Capacitive loads, however, will decrease the amplifier's phase margin which may cause high frequency peaking or oscillations. Capacitive loads greater than 20 pF should be buffered by connecting a small resistance, usually $5 \Omega$ to $25 \Omega$, in series with the output as shown in Figure 6. This is particularly important when driving high capacitance loads such as flash $\mathrm{A} / \mathrm{D}$ converters.


FIGURE 6. Driving Capacitve Loads.

In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax cable ( $29 \mathrm{pF} /$ foot for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

## COMPENSATION

The OPA620 is internally compensated and is stable in unity gain with a phase margin of approximately $60^{\circ}$. However, the unity gain buffer is the most demanding circuit configuration for loop stability and oscillations are most likely to occur in this gain. If possible, use the device in a noise gain of two or greater to improve phase margin and reduce the susceptibility to oscillation. (Note that, from a stability standpoint, an inverting gain of $-1 \mathrm{~V} / \mathrm{V}$ is equivalent to a noise gain of 2.) Gain and phase response for other gains are shown in the Typical Performance Curves.
The high-frequency response of the OPA620 in a good layout is very flat with frequency. However, some circuit configurations such as those where large feedback resistances are used, can produce high-frequency gain peaking. This peaking can be minimized by connecting a small capacitor in parallel with the feedback resistor. This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier (typically 2 pF after PC board mounting), and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor, or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. Using small resistor values will preserve the phase margin and avoid peaking by keeping the break frequency of this zero sufficiently high. When high closedloop gains are required, a three-resistor attenuator (tee network) is recommended to avoid using large value resistors with large time constants.

## SETTLING TIME

Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the value of the output transition, a 2 V step. Thus, settling time to $0.01 \%$ requires an error band of $\pm 200 \mu \mathrm{~V}$ centered around the final value of 2 V .
Settling time, specified in an inverting gain of one, occurs in only 25 ns to $0.01 \%$ for a 2 V step, making the OPA620 one of the fastest settling monolithic amplifiers commercially available. Settling time increases with closed-loop gain and output voltage change as described in the Typical Performance Curves. Preserving settling time requires critical attention to the details as mentioned under "Wiring Precautions." The amplifier also recovers quickly from input overloads. Overload recovery time to linear operation from a $50 \%$ overload is typically only 30 ns .

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

In practice, settling time measurements on the OPA620 prove to be very difficult to perform. Accurate measurement is next to impossible in all but the very best equipped labs. Among other things, a fast flat-top generator and high speed oscilloscope are needed. Unfortunately, fast flat-top generators, which settle to $0.01 \%$ in sufficient time, are scarce and expensive. Fast oscilloscopes, however, are more commonly available. For best results a sampling oscilloscope is recommended. Sampling scopes typically have bandwidths that are greater than 1 GHz and very low capacitance inputs. They also exhibit faster settling times in response to signals that would tend to overload a real-time oscilloscope.
Figure 7 shows the test circuit used to measure settling time for the OPA620. This approach uses a 16 -bit sampling oscilloscope to monitor the input and output pulses. These waveforms are captured by the sampling scope, averaged, and then subtracted from each other in software to produce the error signal. This technique eliminates the need for the traditional "false-summing junction," which adds extra parasitic capacitance. Note that instead of an additional flat-top generator, this technique uses the scope's built-in calibration source as the input signal.

## DIFFERENTIAL GAIN AND PHASE

Differential Gain (DG) and Differential Phase (DP) are among the more important specifications for video applications. DG is defined as the percent change in closed-loop gain over a specified change in output voltage level. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. Both DG and DP are specified at the NTSC sub-carrier frequency of 3.58 MHz . DG and DP increase with closed-loop gain and output voltage transition as shown in the Typical Performance Curves. All measurements were performed using a Tektronix model VM700 Video Measurement Set.

## DISTORTION

The OPA620's Harmonic Distortion characteristics into a $50 \Omega$ load are shown vs frequency and power output in the Typical Performance Curves. Distortion can be further improved by increasing the load resistance as illustrated in Figure 8. Remember to include the contribution of the feedback resistance when calculating the effective load resistance seen by the amplifier.
Two-tone, third-order intermodulation distortion (IM) is an important parameter for many RF amplifier applications. Figure 9 shows the OPA620's two-tone, third-order IM intercept vs frequency. For these measurements, tones were spaced 1 MHz apart. This curve is particularly useful for determining the magnitude of the third-order IM products as a function of frequency, load resistance, and gain. For example, assume that the application requires the OPA620 to operate in a gain of $+2 \mathrm{~V} / \mathrm{V}$ and drive 2 V p-p into $50 \Omega$ at a frequency of 10 MHz . Referring to Figure 9 we find that the intercept point is +40 dBm . The magnitude of the third-order IM products can now be easily calculated from the expression:

$$
\begin{aligned}
& \text { Third } \mathrm{IMD}=2\left(\mathrm{OPI}^{3} \mathrm{P}-\mathrm{P}_{\mathrm{o}}\right) \\
& \text { where } \mathrm{OPI}^{3} \mathrm{P}= \text { third-order output intercept, } \mathrm{dBm} \\
& \mathrm{P}_{\mathrm{o}}= \text { output level/tone, } \mathrm{dBm} / \text { tone } \\
& \text { Third IMD }= \text { third-order intermodulation ratio } \\
& \text { below each output tone, } \mathrm{dB}
\end{aligned}
$$

For this case $\mathrm{OPI}^{3} \mathrm{P}=40 \mathrm{dBm}, \mathrm{P}_{\mathrm{o}}=10 \mathrm{dBm}$, and the thirdorder IMD $=2(40-10)=60 \mathrm{~dB}$ below either 10 dBm tone. The OPA620's low IMD makes the device an excellent choice for a variety of RF signal processing applications.


FIGURE 7. Settling Time Test Circuit.


FIGURE 8. 10MHz Harmonic Distortion vs Load Resistance.

## NOISE FIGURE

The OPA620's voltage and current noise spectral densities are specified in the Typical Performance Curves. For RF applications, however, Noise Figure (NF) is often the preferred noise specification since it allows system noise performance to be more easily calculated. The OPA620's Noise Figure vs Source Resistance is shown in Figure 10.


FIGURE 9. 2-Tone, 3rd Order Intermodulation Intercept vs Frequency.

## SPICE MODELS

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE models using MicroSim Corporation's PSpice are available for the OPA620. Request Burr-Brown Application Note AN-167.


FIGURE 10. Noise Figure vs Source Resistance.

## RELIABILITY DATA

Extensive reliability testing has been performed on the OPA620. Accelerated life testing ( 2000 hours) at maximum operating temperature was used to calculate MTTF at an ambient temperature of $25^{\circ} \mathrm{C}$. These test results yield MTTF of: Cerdip package $=1.31 \mathrm{E}+9$ Hours, Plastic DIP $=5.02 \mathrm{E}+7$ Hours, and SOIC $=2.94 \mathrm{E}+7$ Hours. Additional tests such as PCT have also been performed. Reliability reports are available upon request for each of the package options offered.

## ENVIRONMENTAL (Q) SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials and fabrication of the device -it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown " Q -Screening" provides environmental screening to our standard industrial products, thus enhancing reliability. The screening illustrated in the following table is performed to selected levels similar to those of MIL-STD-883.

| SCREEN | METHOD |
| :--- | :---: |
| Internal Visual | Burr-Brown QC4118 |
| Stabilization Bake | Temperature $=125^{\circ} \mathrm{C}, 24 \mathrm{hrs}$ |
| Temperature Cycling | Temperature $=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, 10$ cycles |
| Burn-In Test | Temperature $=125^{\circ} \mathrm{C}, 160 \mathrm{hrs}$ minimum |
| Hermetic Seal | Fine: He leak rate $<1 \times 10 \mathrm{~atm} \mathrm{cc} / \mathrm{s}$ |
|  | Gross: Perflourocarbon bubble test |
| Electrical Tests | As described in specifications tables. |
| External Visual | Burr-Brown QC5150 |

NOTE: Q Screening is availabile on SG package only.

## DEMONSTRATION BOARDS

Demonstration boards to speed prototyping are available. Request DEM1135 for 8-Pin DIP, and DEM1136 for SOIC package.

APPLICATIONS


FIGURE 11. Video Distribution Amplifier.


FIGURE 12. High-Q 1MHz Bandpass Filter.

FIGURE 13. Low Noise, Wideband FET Input Op Amp.

[^7] performance.
$\mathrm{I}_{\mathrm{B}}: 1 \mathrm{pA}$
$\mathrm{e}_{\mathrm{N}}: 6 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at 1 MHz
Gain-Bandwidth $: 200 \mathrm{MHz}$
Slew Rate $: 250 \mathrm{~V} / \mathrm{\mu s}$
Settling Time $: 15 \mathrm{~ns}$ to $0.1 \%$

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 14. Differential Line Driver for $50 \Omega$ or $75 \Omega$ Systems.


FIGURE 15. Wideband, Fast-Settling Instrumentation Amplifier.



## Wideband Precision OPERATIONAL AMPLIFIER

## FEATURES

- LOW NOISE: 2.3nV $/ \sqrt{\mathrm{Hz}}$
- LOW DIFFERENTIAL GAIN/PHASE ERROR
- HIGH OUTPUT CURRENT: 150mA
- FAST SETTLING: 25ns (0.01\%)
- GAIN-BANDWIDTH: 500MHz
- STABLE IN GAINS: $\geq \mathbf{2 V} / \mathrm{V}$
- LOW OFFSET VOLTAGE: $\pm 100 \mu \mathrm{~V}$
- SLEW RATE: 500V/ $\mu \mathrm{s}$
- 8-PIN DIP, SOIC PACKAGES


## DESCRIPTION

The OPA621 is a precision wideband monolithic operational amplifier featuring very fast settling time, low differential gain and phase error, and high output current drive capability.

The OPA621 is stable in gains of $\pm 2 \mathrm{~V} / \mathrm{V}$ or higher. This amplifier has a very low offset, fully symmetrical differential input due to its "classical" operational amplifier circuit architecture. Unlike "current-feedback" am-

## APPLICATIONS

- LOW NOISE PREAMPLIFIER
- LOW NOISE DIFFERENTIAL AMPLIFIER
- HIGH-RESOLUTION VIDEO
- LINE DRIVER
- HIGH-SPEED SIGNAL PROCESSING
- ADC/DAC BUFFER
- ULTRASOUND
- PULSE/RF AMPLIFIERS
- ACTIVE FILTERS
plifier designs, the OPA621 may be used in all op amp applications requiring high speed and precision.
Low noise and distortion, wide bandwidth, and high linearity make this amplifier suitable for RF and video applications. Short circuit protection is provided by an internal current-limiting circuit.
The OPA621 is available in plastic, ceramic, and SOIC packages. Two temperature ranges are offered: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706
Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP . Telex: 066-6491 . FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $V_{c C}= \pm 5 V D C, R_{L}=100 \Omega$, and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA621KP, KU |  |  | OPA621KG, SG |  |  | OPA621LG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT NOISE $\begin{aligned} & \text { Voltage: } f_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=1 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{o}}=10 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{o}}=100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{o}}=1 \mathrm{MHz} \text { to } 100 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{B}}=100 \mathrm{~Hz} \text { to } 10 \mathrm{MHz} \\ & \text { Current: } \mathrm{f}_{\mathrm{o}}=10 \mathrm{kHz} \text { to } 100 \mathrm{MHz} \end{aligned}$ <br> Voltage: | $\mathrm{R}_{\mathrm{s}}=0 \Omega$ |  | $\begin{aligned} & 10 \\ & 5.5 \\ & 3.3 \\ & 2.5 \\ & 2.3 \\ & 8.0 \\ & 2.3 \end{aligned}$ |  |  |  |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{V}$, rms <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage <br> Average Drift Supply Rejection | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC} \\ \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MMN }} \text { to } \mathrm{T}_{\mathrm{MAX}} \\ \pm \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \hline \end{gathered}$ | 50 | $\begin{gathered} \pm 200 \\ \pm 12 \\ 60 \end{gathered}$ | $\pm 1 \mathrm{mV}$ | * | * | * | 55 | $\begin{gathered} \pm 100 \\ * \\ * \end{gathered}$ | $\pm 500$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 18 | 30 |  | * | * |  | * | 25 | $\mu \mathrm{A}$ |
| OFFSET CURRENT Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 0.2 | 2 |  | * | * |  | * | * | $\mu \mathrm{A}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode | Open-Loop |  | $\begin{array}{r} 15 \\| \\ 1 \mid \\ 1 \\| \\ \hline \end{array}$ |  |  | * |  |  | * |  | $\begin{aligned} & k \Omega \\| p F \\ & M \Omega \\| p F \\ & \hline \end{aligned}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{iN}}= \pm 2.5 \mathrm{VDC}, \mathrm{V}_{\mathrm{O}}=0 \mathrm{VDC}$ | $\begin{gathered} \pm 3.0 \\ 65 \end{gathered}$ | $\begin{gathered} \pm 3.5 \\ 75 \end{gathered}$ |  | * | * |  | $70$ | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 48 \end{aligned}$ | $\begin{aligned} & 60 \\ & 58 \end{aligned}$ |  | * | * |  | $\begin{aligned} & 55 \\ & 53 \end{aligned}$ | * |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FREQUENCY RESPONSE <br> Closed-Loop Bandwidth (-3dB) <br> Gain-Bandwidth <br> Differential Gain <br> Differential Phase <br> Harmonic Distortion ${ }^{(2)}$ <br> Full Power Response ${ }^{(2)}$ <br> Slew Rate ${ }^{(2)}$ <br> Overshoot <br> Settling Time: 0.1\% <br> 0.01\% <br> Phase Margin <br> Rise Time | $\begin{gathered} \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+5 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+10 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+10 \mathrm{~V} / \mathrm{V} \\ 3.58 \mathrm{MHz}, \mathrm{G}=+2 \mathrm{~V} / \mathrm{V} \\ 3.58 \mathrm{MHz}, \mathrm{G}=+2 \mathrm{~V} / \mathrm{V} \\ \mathrm{G}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{f}=10 \mathrm{MHz}, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{Vp}-\mathrm{p} \\ \mathrm{f}=10 \mathrm{MHz}, \text { Second Harmonic } \\ \text { Third Harmonic } \\ \mathrm{V}_{\mathrm{o}}=5 \mathrm{Vp}-\mathrm{p}, \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \\ \mathrm{~V}_{\mathrm{o}}=2 \mathrm{Vp}-\mathrm{p}, \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \\ 2 \mathrm{~V} \text { Step, Gain }=-2 \mathrm{~V} / \mathrm{V} \\ 2 \mathrm{~V} \text { Step, Gain }=-2 \mathrm{~V} / \mathrm{V} \\ 2 \mathrm{~V} \text { Step, Gain }=-2 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+2 \mathrm{~V} / \mathrm{V}, 10 \% \text { to } 90 \% \\ \mathrm{~V}_{\mathrm{O}}=100 \mathrm{mV}-\mathrm{p} ; \text { Small Signal } \\ \mathrm{V}_{\mathrm{O}}=6 \mathrm{Vp}-\mathrm{p} ; \text { Large Signal } \end{gathered}$ | $\begin{gathered} 22 \\ 55 \\ 350 \end{gathered}$ | 500 100 50 500 0.05 0.05 -62 -80 32 80 500 15 15 25 50 1.8 8 | $\begin{aligned} & -50 \\ & -70 \end{aligned}$ | * |  | * | * |  | * | MHz <br> MHz <br> MHz <br> MHz <br> \% <br> Degrees <br> $\mathrm{dBc}^{(3)}$ <br> dBc <br> MHz <br> MHz <br> V/ s \% <br> ns <br> ns <br> Degrees <br> ns ns |
| RATED OUTPUT <br> Voltage Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=100 \Omega \\ \mathrm{R}_{\mathrm{L}}=50 \Omega \\ 1 \mathrm{MHz}, \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \\ \text { Continuous } \end{gathered}$ | $\begin{aligned} & \pm 3.0 \\ & \pm 2.5 \end{aligned}$ | $\begin{gathered} \pm 3.5 \\ \pm 3.0 \\ 0.015 \\ 15 \\ \pm 150 \end{gathered}$ |  | * | * |  | * | ** |  | V <br> V <br> $\Omega$ <br> pF <br> mA |
| POWER SUPPLY <br> Rated Voltage Derated Performance Current, Quiescent | $\begin{gathered} \pm \mathrm{V}_{\mathrm{cc}} \\ \pm \mathrm{V}_{\mathrm{cc}} \\ \mathrm{I}_{\mathrm{O}}=0 \mathrm{mADC} \end{gathered}$ | 4.0 | $\begin{gathered} 5 \\ 26 \end{gathered}$ | $\begin{aligned} & 6.0 \\ & 28 \end{aligned}$ | * | * | * | * | * | * | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE <br> Specification: KP, KU, KG, LG SG <br> Operating: KG, LG, SG KP, KU $\theta_{\mathrm{JA}} \quad \mathrm{KG}, \mathrm{LG}, \mathrm{SG}$ <br> KP <br> KU | Ambient Temperature <br> Ambient Temperature | $-40$ $-40$ | $\begin{gathered} 90 \\ 100 \end{gathered}$ | $+85$ $+85$ | $\begin{aligned} & -55 \\ & -55 \end{aligned}$ | 125 | $\begin{aligned} & +125 \\ & +125 \end{aligned}$ | $-55$ | 125 | $+125$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Same Specifications as for KP, KU.


## SPECIFICATIONS (CONT)

## ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $V_{c C}= \pm 5 \mathrm{VDC}, R_{L}=100 \Omega$, and $T_{A}=T_{M I N}$ to $T_{M A X}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA621KP/KU |  |  | OPA621KG/SG |  |  | OPA621LG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE <br> Specification: KP, KU, KG, LG SG | Ambient Temperature | -40 |  | +85 | $-55$ |  | $+125$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Average Drift Supply Rejection | Full Temperature Range $\pm \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}$ | 45 | $\begin{gathered} \pm 12 \\ 60 \end{gathered}$ |  | * | * |  | 50 | * |  | $\begin{gathered} \mu \mathrm{V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT Input Bias Current | Full Temperature, $\mathrm{V}_{\mathrm{CM}}=$ OVDC |  | 18 | 40 |  | * | * |  | * | 35 | $\mu \mathrm{A}$ |
| OFFSET CURRENT Input Offset Current | Full Temperature, $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 0.2 | 5 |  | * | * |  | * | * | $\mu \mathrm{A}$ |
| INPUT VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{iN}}= \pm 2.5 \mathrm{VDC}, \mathrm{V}_{\mathrm{O}}=0 \mathrm{VDC}$ | $\begin{gathered} \pm 2.5 \\ 60 \end{gathered}$ | $\begin{gathered} \pm 3.0 \\ 75 \end{gathered}$ |  | * | * |  | * 6 | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN LOOP GAIN, DC Open-Loop Voltage Gain | $\begin{aligned} \mathrm{R}_{\mathrm{L}} & =100 \Omega \\ \mathrm{R}_{\mathrm{L}} & =50 \Omega \end{aligned}$ | $\begin{aligned} & 46 \\ & 44 \end{aligned}$ | $\begin{aligned} & 60 \\ & 58 \end{aligned}$ |  | * | * |  | $\begin{aligned} & 52 \\ & 50 \end{aligned}$ | * |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| RATED OUTPUT Voltage Output | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=100 \Omega \\ \mathrm{R}_{\mathrm{L}}=50 \Omega \end{gathered}$ | $\begin{aligned} & \pm 3.0 \\ & \pm 2.5 \end{aligned}$ | $\begin{aligned} & \pm 3.5 \\ & \pm 3.0 \end{aligned}$ |  | * | * |  | * | * |  | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| POWER SUPPLY <br> Current, Quiescent | $I_{0}=0 \mathrm{mADC}$ |  | 26 | 30 |  | * | * |  | * | * | mA |

* Same specifications as for KP/KU.

NOTES: (1) Offset Voltage specifications are also guaranteed with units fully warmed up. (2) Parameter is sample tested. (3) $\mathrm{dBc}=\mathrm{dB}$ referred to carrier-input signal.

[^8] no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

PIN CONFIGURATION
Top View

## ORDERING INFORMATION



## ABSOLUTE MAXIMUM RATINGS

| ternal Power Dissipation ${ }^{(1)}$ $\qquad$ See Applications Information |  |
| :---: | :---: |
|  |  |
| ential Input Voltage ...................................................... Total $\mathrm{V}_{\mathrm{cc}}$ |  |
| nput Voltage Range ................................ See Applications Information |  |
| Storage Temperature Range KG, LG, SG: ................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| KP, KU: ......................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering, 10s) ................................................................................. ${ }^{\circ} \mathrm{C}$(soldering, SOIC 3s) |  |
|  |  |
| Output Short Circuit to Ground $\left(+25^{\circ} \mathrm{C}\right)$ $\qquad$ Continuous to Ground Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) $\qquad$ $+175^{\circ} \mathrm{C}$ |  |
|  |  |

NOTE: (1) Packages must be derated based on specified $\theta_{J A}$. Maximum $T_{J}$ must be observed.

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA621KP | 8-Pin Plastic DIP | 006 |
| OPA621KU | 8-Pin Surface Mount | 182 |
| OPA621KG | 8-Pin Ceramic DIP | 157 |
| OPA621SG | 8-Pin Ceramic DIP | 157 |
| OPA621LG | 8-Pin Ceramic DIP | 157 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## DICE INFORMATION



OPA621 DIE TOPOGRAPHY

| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | NC | 7 | $-V_{c c}$ |
| 2 | -Input | 8 | NC |
| 3 | +Input | 9 | $V_{\text {out }}$ |
| 4 | NC | 10 | $+V_{c C}$ |
| 5 | NC | 11 | NC |
| 6 | NC | 12 | NC |
|  |  | 13 | NC |

Substrate Bias: Negative Supply $-\mathrm{V}_{\mathrm{cc}}$.

MECHANICAL INFORMATION

|  | MILS $\left(\mathbf{0 . 0 0 1}{ }^{\prime \prime}\right)$ | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $63 \times 47 \pm 5$ | $1.60 \times 1.20 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing | Gold |  |
| Top Metalization | Gold |  |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

At $V_{C C}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.




At $V_{C C}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.




TOTAL INPUT VOLTAGE NOISE SPECTRAL DENSITY vs SOURCE RESISTANCE



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.


COMMON-MODE REJECTION vs FREQUENCY


BIAS AND OFFSET CURRENT











## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.


SMALL-SIGNAL




LARGE-SIGNAL


OPERATIONAL AMPLIFIERS

EE

## APPLICATIONS INFORMATION

 DISCUSSION OF PERFORMANCEThe OPA621 provides a level of speed and precision not previously attainable in monolithic form. Unlike current feedback amplifiers, the OPA621's design uses a "Classical" operational amplifier architecture and can therefore be used in all traditional operational amplifier applications. While it is true that current feedback amplifiers can provide wider bandwidth at higher gains, they offer many disadvantages. The asymmetrical input characteristics of current feedback amplifiers (i.e. one input is a low impedance) prevents them from being used in a variety of applications. In addition, unbalanced inputs make input bias current errors difficult to correct. Bias current cancellation through matching of inverting and non-inverting input resistors is impossible because the input bias currents are uncorrelated. Current noise is also asymmetrical and is usually significantly higher on the inverting input. Perhaps most important, settling time to $0.01 \%$ is often extremely poor due to internal design tradeoffs. Many current feedback designs exhibit settling times to $0.01 \%$ in excess of 10 microseconds even though $0.1 \%$ settling times are reasonable. Such amplifiers are completely inadequate for fast settling 12 -bit applications.
The OPA621's "Classical" operational amplifier architecture employs true differential and fully symmetrical inputs to eliminate these troublesome problems. All traditional circuit configurations and op amp theory apply to the OPA621. The use of low-drift thin-film resistors allows internal operating currents to be laser-trimmed at waferlevel to optimize AC performance such as bandwidth and settling time, as well as DC parameters such as input offset voltage and drift. The result is a wideband, high-frequency monolithic operational amplifier with a gain-bandwidth product of 500 MHz , a $0.01 \%$ settling time of 25 ns , and an input offset voltage of $100 \mu \mathrm{~V}$.

## WIRING PRECAUTIONS

Maximizing the OPA621's capability requires some wiring precautions and high-frequency layout techniques. Oscillation, ringing, poor bandwidth and settling, gain peaking, and instability are typical problems plaguing all high-speed amplifiers when they are improperly used. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths. They should also be as short as possible. The entire physical circuit should be as small as practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the amplifier's input terminals. Stray signal coupling from the output or power supplies to the inputs should be minimized. All circuit element leads should be no longer than $1 / 4$ inch $(6 \mathrm{~mm})$ to minimize lead inductance, and low values of resistance should be used. This will minimize time constants formed with the circuit capacitances and will eliminate stray, parasitic circuits.
Grounding is the most important application consideration
for the OPA621, as it is with all high-frequency circuits. Oscillations at frequencies of 500 MHz and above can easily occur if good grounding techniques are not used. A heavy ground plane ( 2 oz copper recommended) should connect all unused areas on the component side. Good ground planes can reduce stray signal pickup, provide a low resistance, low inductance common return path for signal and power, and can conduct heat from active circuit package pins into ambient air by convection.
Supply bypassing is extremely critical and must always be used, especially when driving high current loads. Both power supply leads should be bypassed to ground as close as possible to the amplifier pins. Tantalum capacitors ( $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F})$ with very short leads are recommended. Although not required, a parallel $0.01 \mu \mathrm{~F}$ ceramic may be added if desired. Surface mount bypass capacitors will produce excellent results due to their low lead inductance. Additionally, suppression filters can be used to isolate noisy supply lines. Properly bypassed and modulation-free power supply lines allow full amplifier output and optimum settling time performance.

## Points to Remember

1) Don't use point-to-point wiring as the increase in wiring inductance will be detrimental to AC performance. However, if it must be used, very short, direct signal paths are required. The input signal ground return, the load ground return, and the power supply common should all be connected to the same physical point to eliminate ground loops, which can cause unwanted feedback.
2) Good component selection is essential. Capacitors used in critical locations should be a low inductance type with a high quality dielectric material. Likewise, diodes used in critical locations should be Schottky barrier types, such as HP50822835 for fast recovery and minimum charge storage. Ordinary diodes will not be suitable in RF circuits.
3) Whenever possible, solder the OPA621 directly into the PC board without using a socket. Sockets add parasitic capacitance and inductance, which can seriously degrade AC performance or produce oscillations. If sockets must be used, consider using zero-profile solderless sockets such as Augat part number 8134-HC-5P2. Alternately, Teflon ${ }^{\text {® }}$ standoffs located close to the amplifier's pins can be used to mount feedback components.
4) Resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable resistance range to about $1 \mathrm{k} \Omega$ on the high end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon resistors will be satisfactory, but wirewound resistors (even "non-inductive" types) are absolutely unacceptable in high-frequency circuits.
5) Surface mount components (chip resistors, capacitors, etc) have low lead inductance and are therefore strongly recommended. Circuits using all surface mount components with the OPA621AU (SOIC package) will offer the best AC

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

performance. The parasitic package inductance and capacitance for the SOIC is lower than the both the Cerdip and 8lead Plastic DIP.
6) Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its load. Lowest distortion is achieved with high impedance loads.
7) Don't forget that these amplifiers use $\pm 5 \mathrm{~V}$ supplies. Although they will operate perfectly well with +5 V and -5.2 V , use of $\pm 15 \mathrm{~V}$ supplies will destroy the part.
8) Standard commercial test equipment has not been designed to test devices in the OPA621's speed range. Benchtop op amp testers and ATE systems will require a special test head to successfully test these amplifiers.
9) Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears purely resistive.
10) Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is essential; there are no shortcuts.

## OFFSET VOLTAGE ADJUSTMENT

The OPA621's input offset voltage is laser-trimmed and will require no further adjustment for most applications. However, if additional adjustment is needed, the circuit in Figure 1 can be used without degrading offset drift with temperature. Avoid external adjustment whenever possible since extraneous noise, such as power supply noise, can be inadvertently coupled into the amplifier's inverting input terminal. Remember that additional offset errors can be created by the amplifier's input bias currents. Whenever possible, match the impedance seen by both inputs as is shown with R3. This will reduce input bias current errors to the amplifier's offset current, which is typically only $0.2 \mu \mathrm{~A}$.

## INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The OPA621 incorporates on-chip ESD protection diodes as shown in Figure 2. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.
All pins on the OPA621 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7 V . This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30 mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10 mA or so whenever possible.

[^9]BURR - BROWN®
플

The internal protection diodes are designed to withstand 2.5 kV (using Human Body Model) and will provide adequate ESD protection for most normal handling procedures. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, static protection is strongly recommended when handling the OPA621.


FIGURE 1. Offset Voltage Trim.

## OUTPUT DRIVE CAPABILITY

The OPA621's design uses large output devices and has been optimized to drive $50 \Omega$ and $75 \Omega$ resistive loads. The device can easily drive 6 Vp -p into a $50 \Omega$ load. This highoutput drive capability makes the OPA621 an ideal choice for a wide range of RF, IF, and video applications. In many cases, additional buffer amplifiers are unneeded.
Internal current-limiting circuitry limits output current to about 150 mA at $25^{\circ} \mathrm{C}$. This prevents destruction from accidental shorts to common and eliminates the need for external current-limiting circuitry. Although the device can withstand momentary shorts to either power supply, it is not recommended.
Many demanding high-speed applications such as ADC/ DAC buffers require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitances at the inputs of flash A/D converters. As shown in Figure 3, the OPA621 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing with frequency.

FIGURE 2. Internal ESD Protection.



FIGURE 3. Small-Signal Output Impedance vs Frequency.

## THERMAL CONSIDERATIONS

The OPA621 does not require a heat sink for operation in most environments. The use of a heat sink, however, will reduce the internal thermal rise and will result in cooler, more reliable operation. At extreme temperatures and under full load conditions a heat sink is necessary. See "Maximum Power Dissipation" curve, Figure 4.
The internal power dissipation is given by the equation $P_{D}=$ $\mathrm{P}_{\mathrm{DQ}}+\mathrm{P}_{\mathrm{DL}}$, where $\mathrm{P}_{\mathrm{DQ}}$ is the quiescent power dissipation and $\mathrm{P}_{\mathrm{DL}}$ is the power dissipation in the output stage due to the load. (For $\pm \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{P}_{\mathrm{DQ}}=10 \mathrm{~V} \times 28 \mathrm{~mA}=280 \mathrm{~mW}$, max). For the case where the amplifier is driving a grounded load ( $\mathrm{R}_{\mathrm{L}}$ ) with a DC voltage ( $\pm \mathrm{V}_{\text {OUT }}$ ) the maximum value of $\mathrm{P}_{\mathrm{DL}}$ occurs at $\pm \mathrm{V}_{\text {out }}= \pm \mathrm{V}_{\mathrm{Cc}} / 2$, and is equal to $\mathrm{P}_{\mathrm{DL}}, \max =$ $\left( \pm \mathrm{V}_{\mathrm{CC}}\right)^{2 / 4 R_{\mathrm{L}}}$. Note that it is the voltage across the output transistor, and not the load, that determines the power dissipated in the output stage.
When the output is shorted to common $\mathrm{P}_{\mathrm{DL}}=5 \mathrm{~V} \times 150 \mathrm{~mA}$ $=750 \mathrm{~mW}$. Thus, $\mathrm{P}_{\mathrm{D}}=280 \mathrm{~mW}+750 \mathrm{~mW}=1 \mathrm{~W}$. Note that the short-circuit condition represents the maximum amount of internal power dissipation that can be generated. Thus, the "Maximum Power Dissipation" curve starts at 1W and is derated based on a $175^{\circ} \mathrm{C}$ maximum junction temperature


FIGURE 4. Maximum Power Dissipation.


FIGURE 5. Short-Circuit Current vs Temperature.
and the junction-to-ambient thermal resistance, $\theta_{\mathrm{JA}}$, of each package. The variation of short-circuit current with temperature is shown in Figure 5.

## CAPACITIVE LOADS

The OPA621's output stage has been optimized to drive resistive loads as low as $50 \Omega$. Capacitive loads, however, will decrease the amplifier's phase margin which may cause high frequency peaking or oscillations. Capacitive loads greater than 15 pF should be buffered by connecting a small resistance, usually $5 \Omega$ to $25 \Omega$, in series with the output as shown in Figure 6. This is particularly important when driving high capacitance loads such as flash A/D converters.
In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax cable ( $29 \mathrm{pF} /$ foot for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.


FIGURE 6. Driving Capacitive Loads.

## COMPENSATION

The OPA621 is stable in inverting gains of $\geq-2 \mathrm{~V} / \mathrm{V}$ and in non-inverting gains $\geq+2 \mathrm{~V} / \mathrm{V}$. Phase margin for both configurations is approximately $50^{\circ}$. Inverting and non-inverting gains of unity should be avoided. The minimum stable gains of $+2 \mathrm{~V} / \mathrm{V}$ and $-2 \mathrm{~V} / \mathrm{V}$ are the most demanding circuit configurations for loop stability and oscillations are most

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

likely to occur in these gains. If possible, use the device in a noise gain greater than three to improve phase margin and reduce the susceptibility to oscillation. (Note that, from a stability standpoint, an inverting gain of $-2 \mathrm{~V} / \mathrm{V}$ is equivalent to a noise gain of 3.) Gain and phase response for other gains are shown in the Typical Performance Curves.
The high-frequency response of the OPA621 in a good layout is flat with frequency for higher-gain circuits. However, low-gain circuits and configurations where large feedback resistances are used, can produce high-frequency gain peaking. This peaking can be minimized by connecting a small capacitor in parallel with the feedback resistor. This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier (typically 2 pF after PC board mounting), and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor, or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. Using small resistor values will preserve the phase margin and avoid peaking by keeping the break frequency of this zero sufficiently high. When high closed-loop gains are required, a three-resistor attenuator (tee network) is recommended to avoid using large value resistors with large time constants.

## SETTLING TIME

Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the value of the output transition, a 2 V step. Thus, settling time to $0.01 \%$ requires an error band of $\pm 200 \mu \mathrm{~V}$ centered around the final value of 2 V .
Settling time, specified in an inverting gain of two, occurs in only 25 ns to $0.01 \%$ for a 2 V step, making the OPA621 one of the fastest settling monolithic amplifiers commercially available. Settling time increases with closed-loop gain and output voltage change as described in the Typical Performance Curves. Preserving settling time requires critical atten-
tion to the details as mentioned under "Wiring Precautions." The amplifier also recovers quickly from input overloads. Overload recovery time to linear operation from a $50 \%$ overload is typically only 30 ns .
In practice, settling time measurements on the OPA621 prove to be very difficult to perform. Accurate measurement is next to impossible in all but the very best equipped labs. Among other things, a fast flat-top generator and high speed oscilloscope are needed. Unfortunately, fast flat-top generators, which settle to $0.01 \%$ in sufficient time, are scarce and expensive. Fast oscilloscopes, however, are more commonly available. For best results a sampling oscilloscope is recommended. Sampling scopes typically have bandwidths that are greater than 1 GHz and very low capacitance inputs. They also exhibit faster settling times in response to signals that would tend to overload a real-time oscilloscope.
Figure 7 shows the test circuit used to measure settling time for the OPA621. This approach uses a 16 -bit sampling oscilloscope to monitor the input and output pulses. These waveforms are captured by the sampling scope, averaged, and then subtracted from each other in software to produce the error signal. This technique eliminates the need for the traditional "false-summing junction," which adds extra parasitic capacitance. Note that instead of an additional flat-top generator, this technique uses the scope's built-in calibration source as the input signal.

## DIFFERENTIAL GAIN AND PHASE

Differential Gain (DG) and Differential Phase (DP) are among the more important specifications for video applications. DG is defined as the percent change in closed-loop gain over a specified change in output voltage level. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. Both DG and DP are specified at the NTSC sub-carrier frequency of 3.58 MHz . DG and DP increase with closed-loop gain and output voltage transition as shown in the Typical Performance Curves. All measurements were performed using a Tektronix model VM700 Video Measurement Set.


FIGURE 7. Settling Time Test Circuit.

EE
Burr-Brown IC Data Book-Linear Products

## DISTORTION

The OPA621's Harmonic Distortion characteristics into a $50 \Omega$ load are shown vs frequency and power output in the Typical Performance Curves. Distortion can be further improved by increasing the load resistance as illustrated in Figure 8. Remember to include the contribution of the feedback resistance when calculating the effective load resistance seen by the amplifier.
Two-tone, third-order intermodulation distortion (IM) is an important parameter for many RF amplifier applications. Figure 9 shows the OPA621's two-tone, third-order IM intercept vs frequency. For these measurements, tones were spaced 1 MHz apart. This curve is particularly useful for determining the magnitude of the third-order IM products as a function of frequency, load resistance, and gain. For example, assume that the application requires the OPA621 to operate in a gain of $+2 \mathrm{~V} / \mathrm{V}$ and drive 2 Vp -p into $50 \Omega$ at a frequency of 10 MHz . Referring to Figure 9 we find that the intercept point is +47 dBm . The magnitude of the thirdorder IM products can now be easily calculated from the expression:

$$
\begin{aligned}
& \text { Third } \mathrm{IMD}=2\left(\mathrm{OPI}^{3} \mathrm{P}-\mathrm{P}_{\mathrm{o}}\right) \\
& \text { where } \mathrm{OPI}^{3} \mathrm{P}=\text { third-order output intercept, } \mathrm{dBm} \\
& \mathrm{P}_{\mathrm{o}}=\text { output level/tone, } \mathrm{dBm} / \text { tone } \\
& \text { Third IMD }=\text { third-order intermodulation ratio } \\
& \text { below each output tone, } \mathrm{dB}
\end{aligned}
$$

For this case $\mathrm{OPI}^{3} \mathrm{P}=47 \mathrm{dBm}, \mathrm{P}_{\mathrm{o}}=10 \mathrm{dBm}$, and the thirdorder $\mathrm{IMD}=2(47-10)=74 \mathrm{~dB}$ below either 10 dBm tone. The OPA621's low IMD makes the device an excellent choice for a variety of RF signal processing applications.


FIGURE 8. 10MHz Harmonic Distortion vs Load Resistance.


FIGURE 9. 2-Tone, 3rd Order Intermodulation Intercept vs Frequency.

## NOISE FIGURE

The OPA621's voltage and current noise spectral densities are specified in the Typical Performance Curves. For RF applications, however, Noise Figure (NF) is often the preferred noise specification since it allows system noise performance to be more easily calculated. The OPA621's Noise Figure vs Source Resistance is shown in Figure 10.

## SPICE MODELS

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE models using MicroSim Corporation's PSpice are available for the OPA621. Request Burr-Brown Application Note AN-167.


FIGURE 10. Noise Figure vs Source Resistance.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## RELIABILITY DATA

Extensive reliability testing has been performed on the OPA621. Accelerated life testing (2000 hours) at maximum operating temperature was used to calculate MTTF at an ambient temperature of $25^{\circ} \mathrm{C}$. These test results yield MTTF of: Cerdip package $=1.31 \mathrm{E}+9$ Hours, Plastic DIP $=5.02 \mathrm{E}+7$ Hours, and SOIC $=2.94 \mathrm{E}+7$ Hours. Additional tests such as PCT have also been performed. Reliability reports are available upon request for each of the package options offered.

## ENVIRONMENTAL (Q) SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials and fabrication of the device -it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown "Q-Screening" provides environmental screening to our standard industrial products, thus enhancing reliability. The screening illustrated in the following table is performed to selected levels similar to those of MIL-STD-883.

| SCREEN | METHOD |
| :--- | :---: |
| Internal Visual | Burr-Brown QC4118 |
| Stabilization Bake | Temperature $=125^{\circ} \mathrm{C}, 24 \mathrm{hrs}$ |
| Temperature Cycling | Temperature $=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, 10$ cycles |
| Burn-In Test | Temperature $=125^{\circ} \mathrm{C}, 160 \mathrm{hrs}$ minimum |
| Hermetic Seal | Fine: He leak rate $<1 \times 10$ atm cc/s |
| Gloss: Perflourocarbon bubble test |  |
| Electrical Tests | As described in specifications tables. |
| Burr-Brown QC5150 |  |

NOTE: Q Screening is availabile on SG package only.

## DEMONSTRATION BOARDS

Demonstration boards to speed prototyping are available. Request DEM1135 for 8-Pin DIP, and DEM1136 for SOIC package.

## APPLICATIONS



FIGURE 11. Unity Gain Difference Amplifier.


FIGURE 13. Low Noise, Wideband FET Input Op Amp.


FIGURE 14. Differential Input Buffer Amplifier ( $G=-2 V / V$ ).


FIGURE 15. Video Distribution Amplifier.

# Wide-Bandwidth OPERATIONAL AMPLIFIER 

## FEATURES

- LARGE SIGNAL BANDWIDTH: 150 MHz (AP), 200MHz (AU) (Voltage-Feedback)
- HIGH OUTPUT CURRENT: $\pm 70 \mathrm{~mA}$
- SLEW RATE: 1500V/ $\mu \mathrm{s}$ (AP), 1700V $/ \mu \mathrm{s}$ (AU)
- DIFFERENTIAL GAIN: 0.15\%
- DIFFERENTIAL PHASE: $0.08^{\circ}$
- EXCELLENT BANDWIDTH/SUPPLY CURRENT RATIO: $200 \mathrm{MHz} / 5 \mathrm{~mA}$
- LOW INPUT BIAS CURRENT: $-1.2 \mu \mathrm{~A}$


## DESCRIPTION

The OPA622 is a monolithic amplifier component designed for precision wide-bandwidth systems including high-resolution video, RF and IF circuitry, and communications equipment. It includes a monolithic integrated current-feedback operational amplifier block and a voltage buffer block, which, when combined, form a voltage-feedback operational amplifier.
When combined as a current-feedback amplifier, it provides a 280 MHz large-signal bandwidth at $\pm 2.5 \mathrm{~V}$ output level and a $1700 \mathrm{~V} / \mu \mathrm{s}$ slew rate. The output buffer stage can deliver $\pm 70 \mathrm{~mA}$ output current. The high output current capability allows the OPA622 to drive two $50 \Omega$ or $75 \Omega$ lines with $\pm 3 \mathrm{~V}$ output swing, making it ideal along with the low differential gain/ phase errors for RF, IF, and video applications.


## APPLICATIONS

- BROADCAST/HDTV EQUIPMENT
- COMMUNICATIONS
- PULSE/RF AMPLIFIERS
- ACTIVE FILTER
- HIGH SPEED ANALOG SIGNAL PROCESSING


## - MULTIPLIER OUTPUT AMP

## - DIFFERENTIATOR FOR DIGITIZED VIDEO SIGNALS

The feedback buffer stage provides 700 MHz bandwidth, a very high slew rate, and a very short signal delay time. It is designed primarily for interstage buffering and not for driving long cables. When combined with the current-feedback amplifier section, the OPA622 can be interconnected as a voltage-feedback amplifier with two identical high-impedance inputs. In this configuration, it features a low common-mode gain, low input offset, and, due to the delay time of the additional feedback buffer, a decrease in frequency bandwidth compared with the current-feedback configuration. Unlike "classical" operational amplifiers, the OPA622 achieves a nearly constant bandwidth over a wide gain and output voltage range. The external setting of the open loop gain with $\mathrm{R}_{\mathrm{OG}}$ avoids a large compensation capacitor, improves the slew rate, and allows a frequency response adaption to various gains and load conditions.


[^10]Tel: (602) 746-1111 • Twx: 910-952-1111 - Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

DC-SPECIFICATION
VOLTAGE-FEEDBACK AMPLIFIER (Figure 5)
At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{I}_{\mathrm{O}}= \pm 5 \mathrm{~m}^{\circ} \mathrm{A}, \mathrm{G}_{\mathrm{CL}}=+2 \mathrm{~V} N, \mathrm{R}_{\text {LOAD }}=100 \Omega, \mathrm{R}_{\text {sounce }}=50 \Omega, \mathrm{R}_{\mathrm{Q}}=430 \Omega, \mathrm{R}_{\mathrm{OG}}=150 \Omega$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | OPA622AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| CLOSED LOOP OFFSET VOLTAGE Initial <br> vs Temperature <br> vs Supply (tracking) <br> vs Supply (non-tracking) <br> vs Supply (non-tracking) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=+4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=-4.5 \mathrm{~V} \text { to }-5.5 \mathrm{~V} \end{aligned}$ | -46 | $\begin{gathered} 0.1 \\ 210 \\ -54 \\ -43 \\ -51 \end{gathered}$ | $\pm 7$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| HNPUT BIAS CURRENT Initial <br> vs Temperature vs Supply (tracking) vs Supply (non-tracking) vs Supply (non-tracking) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=+4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=-4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} -1.2 \\ 7 \\ 29 \\ 170 \\ 58 \end{gathered}$ | $\pm 4$ | $\mu \mathrm{A}$ <br> $n A /{ }^{\circ} \mathrm{C}$ <br> nA/V <br> nA/V <br> nA/V |
| OFFSET CURRENT Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 0.1 |  | nA |
| INPUT IMPEDANCE Differential Mode |  |  | 2.4 \|| 1 |  | $\mathrm{M} \Omega \\| \mathrm{pF}$ |
| INPUT NOISE <br> Voltage Noise Density <br> Signal-to-Noise Ratio | $f=100 \mathrm{kHz}$ to 100 MHz $\mathrm{S} / \mathrm{N}=20 \log 0.7 /(\mathrm{Vn} \cdot \sqrt{5 \mathrm{MHz}})$ |  | $\begin{aligned} & 11 \\ & 89 \end{aligned}$ |  | $\begin{gathered} \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT VOLTAGE RANGE <br> Common Mode Input Range Common Mode Rejection | $\mathrm{V}_{1}=+2.5 \mathrm{VDC}, \mathrm{V}_{\mathrm{o}}=0 \mathrm{VDC}$ | $\pm 3$ | $\begin{gathered} \pm 3.2 \\ 78 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| RATED OUTPUT <br> Voltage Output <br> Closed Loop Output Impedance <br> Current Output |  | $\pm 3$ | $\begin{gathered} \pm 3.2 \\ 0.2 \\| 1.5 \\ 70 \end{gathered}$ |  | $\stackrel{\vee}{\Omega \\| \mathrm{pF}}$ $\mathrm{mA}$ |
| POWER SUPPLY <br> Rated Voltage <br> Derated Performance <br> Quiescent Current <br> Quiescent Current (programmable) <br> Rejection Ratio | $\begin{aligned} & R_{Q}=430 \Omega, I_{O}=0 \mathrm{mADC} \\ & \text { Useful Range, } I_{O}=0 \mathrm{mADC} \end{aligned}$ | $\begin{gathered} \pm 4 \\ \pm 4.4 \\ 3 \\ -46 \\ \hline \end{gathered}$ | $\pm 5$ <br> $\pm 5$ <br> $-54$ | $\begin{gathered} \pm 6 \\ \pm 5.6 \\ 8 \end{gathered}$ | VDC <br> VDC <br> mA <br> mA <br> dB |
| TEMPERATURE <br> Specification <br> Storage | Ambient Temperature Ambient Temperature | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ |  | $\begin{gathered} 85 \\ 125 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

## ABSOLUTE MAXIMUM RATINGS

| Power Supply Voltage Input Voltage ${ }^{(1)}$ $\qquad$ Operating Temperature Storage Temperature Junction Temperature . Lead Temperature (sold |  |  |
| :---: | :---: | :---: |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

NOTE: (1) Inputs are internally diode-clamped to $\pm \mathrm{V}_{\mathrm{cc}}$.

## PACKAGE INFORMATION ${ }^{(1)}$ <br> PACKAGE INFOMMATION

| MODEL | DESCRIPTION | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA622AP | Plastic 14-Pin DIP | 010 |
| OPA622AU | SO-14 Surface-Mount | 235 |

NOTE:(1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.
mperatur .. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature $+150^{\circ}$
ead Temperature (soldering, 10 s ) $+300^{\circ} \mathrm{C}$

## ORDERING INFORMATION

| MODEL | DESCRIPTION | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| OPA622AP | Plastic 14-Pin DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA622AU | SO-14 Surface-Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## ELECTRICAL

## AC-SPECIFICATION

VOLTAGE-FEEDBACK AMPLIFIER (Figure 5)
$A t V_{c c}= \pm 5 V D C, l_{0}= \pm 5 \mathrm{~mA}, G_{C L}=+2 V \mathrm{~V}, R_{\text {LoAO }}=100 \Omega, R_{\text {sounce }}=50 \Omega, R_{o}=430 \Omega, R_{o c}=150 \Omega$ and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | OPA622AP | OPA622AU | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP |  |
| FREQUENCY DOMAIN |  |  |  |  |
| LARGE SIGNAL <br> Closed Loop Bandwidth ( -3 dB ) |  | $\begin{aligned} & 220 \\ & 200 \\ & 170 \\ & 110 \\ & 150 \\ & 160 \\ & 150 \end{aligned}$ | $\begin{aligned} & 250 \\ & 250 \\ & 230 \\ & 110 \\ & 250 \\ & 250 \\ & 200 \end{aligned}$ | MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> MHz |
| SMALL SIGNAL BANDWIDTH | $\mathrm{V}_{0}=0.2 \mathrm{Vp}$-p, Gain $=+2 \mathrm{~V} / \mathrm{N}$ | 150 | 170 | MHz |
| GROUP DELAY TIME |  | 1.4 | 1.4 | ns |
| DIFFERENTIAL GAIN | $\begin{gathered} \mathrm{f}=4.43 \mathrm{MHz}, \mathrm{R}_{\text {LOAD }}=150 \Omega \\ \mathrm{~V}_{\mathrm{O}}=0.7 \mathrm{~V}, \text { Gain }=+1 \mathrm{~V} / \mathrm{V} \\ \mathrm{~V}_{\mathrm{O}}=+1.4 \mathrm{~V}, \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \end{gathered}$ | $\begin{aligned} & 0.12 \\ & 0.15 \end{aligned}$ | $\begin{aligned} & 0.12 \\ & 0.15 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \\ & \hline \end{aligned}$ |
| DIFFERENTIAL PHASE | $\begin{gathered} f=4.43 \mathrm{MHz}, R_{\text {LOAD }}=150 \Omega \\ \mathrm{~V}_{\mathrm{O}}=0.7 \mathrm{~V}, \text { Gain }=+1 \mathrm{~V} / \mathrm{V} \\ \mathrm{~V}_{\mathrm{O}}=+1.4 \mathrm{~V}, \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \end{gathered}$ | $\begin{aligned} & 0.06 \\ & 0.08 \end{aligned}$ | $\begin{aligned} & 0.06 \\ & 0.08 \end{aligned}$ | Degrees Degrees |
| HARMONIC DISTORTION <br> Second Harmonic 2f <br> Third Harmonic $3 f$ <br> Second Harmonic 2f <br> Third Harmonic $3 f$ <br> Second Harmonic $2 f$ <br> Third Harmonic $3 f$ | $\begin{gathered} \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \\ \mathrm{f}=10 \mathrm{MHz}, V_{\mathrm{O}}=2.8 \mathrm{Vp}-\mathrm{p} \\ \mathrm{f}=30 \mathrm{MHz}, V_{O}=2.8 \mathrm{Vp}-\mathrm{p} \\ \mathrm{f}=50 \mathrm{MHz}, V_{\mathrm{O}}=2.8 \mathrm{Vp}-\mathrm{p} \end{gathered}$ | $\begin{aligned} & -57 \\ & -55 \\ & -38 \\ & -43 \\ & -33 \\ & -30 \\ & \hline \end{aligned}$ | $\begin{aligned} & -57 \\ & -55 \\ & -38 \\ & -43 \\ & -33 \\ & -30 \\ & \hline \end{aligned}$ | dBc dBc dBc dBc dBc dBc |
| GAIN FLATNESS PEAKING | $\begin{gathered} \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \\ \mathrm{~V}_{\mathrm{O}}=2.8 \mathrm{Vp}-\mathrm{p}, \mathrm{DC} \text { to } 30 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{O}}=2.8 \mathrm{Vp}-\mathrm{p}, \mathrm{DC} \text { to } 100 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 0.12 \\ 0.3 \end{gathered}$ | $\begin{gathered} 0.12 \\ 0.3 \end{gathered}$ | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
| TIME DOMAIN |  |  |  |  |
| RISE TIME <br> FALL TIME | $\begin{aligned} \text { Gain } & =+2 \mathrm{~V} / \mathrm{V}, 10 \% \text { to } 90 \% \\ V_{\mathrm{O}} & =5 \mathrm{Vp}-\mathrm{p}, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF} \\ \text { Gain } & =+2 \mathrm{~V} / \mathrm{V}, 10 \% \text { to } 90 \% \\ V_{0} & =5 \mathrm{Vp}-\mathrm{p}, \mathrm{C}_{\mathrm{L}}=2 p \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 3.2 \end{aligned}$ | ns <br> ns |
| SLEW RATE <br> Positive Negative | $\begin{gathered} \text { Gain }=+2 \mathrm{~V} / \mathrm{V}, \text { Rise Time }=2 \mathrm{~ns} \\ \mathrm{~V}_{0}=6.2 \mathrm{Vp}-\mathrm{p} \end{gathered}$ | $\begin{aligned} & 1500 \\ & 1300 \\ & \hline \end{aligned}$ | $\begin{array}{r} 1700 \\ 1600 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{V} / \mu \mathrm{s} \\ & \mathrm{~V} \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| SETTLING TIME | $\begin{gathered} \text { Gain }=+2 \mathrm{~V} / \mathrm{V}, \text { Rise Time }=2 \mathrm{~ns} \\ \mathrm{~V}_{\mathrm{o}}=2 \mathrm{Vp}-\mathrm{p}, 0.1 \% \end{gathered}$ | 17 | 17 | ns |

ELECTRICAL (FULL TEMPERATURE RANGE, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
VOLTAGE-FEEDBACK AMPLIFIER (Figure 5)
At $\mathrm{V}_{\mathrm{cc}}= \pm 5 \mathrm{VDC}, \mathrm{I}_{\mathrm{Q}}= \pm 5 \mathrm{~mA}, \mathrm{G}_{\mathrm{cL}}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\text {LOAD }}=100 \Omega, \mathrm{R}_{\text {SOURCE }}=50 \Omega, \mathrm{R}_{\mathrm{Q}}=430 \Omega$, and $\mathrm{R}_{\mathrm{OG}}=150 \Omega$.

| PARAMETER | CONDITIONS | OPA622AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| CLOSED LOOP OFFSET VOLTAGE Initial |  |  | 0.1 | +30/-25 | mV |
| BIAS CURRENT tinput Bias Current | $\mathrm{Vcm}=0 \mathrm{VDC}$ |  | -1.5 | $\pm 5$ | $\mu \mathrm{A}$ |
| OFFSET CURRENT Input Offset Current | $\mathrm{Vcm}=0 \mathrm{VDC}$ |  | 0.1 | +0.2/-0.3 | $\mu \mathrm{A}$ |
| INPUT VOLTAGE RANGE Common Mode input Range |  | $\pm 3$ | $\pm 3.2$ | $\pm 3.4$ | V |
| RATED OUTPUT |  | $\pm 3$ | $\pm 3.2$ |  | V |
| POWER SUPPLY <br> Quiescent Current | $\mathrm{I}_{0}=0 \mathrm{mADC}$ | $\pm 4.4$ | $\pm 5$ | $\pm 5.7$ | mA |



OPA622AD DIE TOPOGRAPHY

| PAD | FUNCTION |
| :---: | :---: |
| 1 | Quiescent Current Adjustment |
| 2 | Inverting Analog Input |
| 3 | Non-Inverting Analog Input |
| 4 | NC |
| 5 | NC |
| 6 | $-5 V$ Supply |
| 7 | $-5 V$ Supply, Output |
| 8 | Inverting Buffer Output |
| 9 | Analog Output |
| 10 | Analog OTA Output |
| 11 | $+5 V$ Supply, Output |
| 12 | +5V Supply |
| 13 | Non-Inverting Buffer Output |

Substrate Bias: Negative Supply
NC: No Connection
Wire Bonding: Gold wire bonding is recommended.
MECHANICAL INFORMATION

|  | MILS (0.001') | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $57 \times 69 \pm 5$ | $1.44 \times 1.76 \pm 0.13$ |
| Die Thickness | $14 \pm 1$ | $0.55 \pm 0.025$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing: Titanium | $0.02+0.05,-0.0$ | $0.0005+0.0013,-0.0$ |
| Gold | $0.30 \pm 0.05$ | $0.0076 \pm 0.0013$ |

## PIN CONFIGURATION

Top View

## FUNCTIONAL DESCRIPTION

| PIN NO. | DESCRIPTION | FUNCTION |
| :---: | :---: | :--- |
| 1 | NC | No Connection |
| 2 | $\mathrm{I}_{\mathrm{Q}}$ Adjust | Quiescent Current Adjustment; typical 3-8mA |
| 3 | -In | Inverting Analog Input |
| 4 | +In | Noninverting Analog Input |
| 5 | $-\mathrm{V}_{\text {cc }}$ | Negative Supply Voltage; typical -5VDC |
| 6 | $-\mathrm{V}_{\text {cc out }}$ | Negative Supply Voltage Output Buffer; |
|  |  | typical -5VDC |
| 8 | BUF- | Analog Output Feedback Buffer |
| 9 | $\mathrm{~V}_{\text {out }}$ | Analog Output |
| 10 | OTA | Analog Output OTA |
| 11 | $+\mathrm{V}_{\text {cc out }}$ | Positive Supply Voltage Output Buffer; typical |
|  |  | +5VDC |
| 12 | $+\mathrm{V}_{\text {cc }}$ | Positive Supply Voltage; typical +5VDC |
| 13 | BUF+ | Analog Output/lnput |
| 14 | NC | No Connection |

## Or，Call Customer Service at 1－800－548－6132（USA Only）

 TYPICAL PERFORMANCE CURVES
## VOLTAGE－FEEDBACK AMPLIFIER（Figure 5）

At $V_{C C}= \pm 5 \mathrm{VDC}, \mathrm{I}_{\mathrm{Q}}= \pm 5 \mathrm{~mA}, \mathrm{G}_{\mathrm{CL}}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{LOAD}}=100 \Omega, \mathrm{R}_{\text {SOURCE }}=50 \Omega, \mathrm{R}_{\mathrm{Q}}=430 \Omega, \mathrm{R}_{\mathrm{OG}}=150 \Omega$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified．


## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

VOLTAGE-FEEDBACK AMPLIFIER (Figure 5)
At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{I}_{\mathrm{Q}}= \pm 5 \mathrm{~mA}, \mathrm{G}_{\mathrm{CL}}=+2 \mathrm{VN}, \mathrm{R}_{\text {LOAD }}=100 \Omega, \mathrm{R}_{\text {sOUnCE }}=50 \Omega, \mathrm{R}_{\mathrm{Q}}=430 \Omega, \mathrm{R}_{\mathrm{OG}}=150 \Omega$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified.







## Or，Call Customer Service at 1－800－548－6132（USA Only）

## TYPICAL PERFORMANCE CURVES（CONT）

VOLTAGE－FEEDBACK AMPLIFIER（Figure 5）
At $V_{C C}= \pm 5 V D C, I_{Q}= \pm 5 \mathrm{~mA}, G_{C L}=+2 V / V, R_{L O A D}=100 \Omega, R_{\text {SOUACE }}=50 \Omega, R_{Q}=430 \Omega, R_{O G}=150 \Omega$ and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise specified．


EE

## TYPICAL PERFORMANCE CURVES (CONT)

VOLTAGE-FEEDBACK AMPLIFIER (Figure 5)
At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{I}_{\mathrm{Q}}= \pm 5 \mathrm{~mA}, \mathrm{G}_{\mathrm{CL}}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{LOAD}}=100 \Omega, \mathrm{R}_{\text {SOURCE }}=50 \Omega, \mathrm{R}_{\mathrm{Q}}=430 \Omega, \mathrm{R}_{\mathrm{OG}}=150 \Omega$ and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise specified.



FREQUENCY RESPONSE vs C LOAD



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (cont)

VOLTAGE-FEEDBACK AMPLIFIER (Figure 5)
At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{I}_{\mathrm{O}}= \pm 5 \mathrm{~mA}, \mathrm{G}_{\mathrm{CL}}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{LOAD}}=100 \Omega, \mathrm{R}_{\text {SOUACE }}=50 \Omega, \mathrm{R}_{\mathrm{O}}=430 \Omega, \mathrm{R}_{\mathrm{OG}}=150 \Omega$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified.






## For Immediate Assistance, Contact Your Local Salesperson

## INPUT PROTECTION

The need for protection from static damage has long been recognized for MOSFET devices, but all semiconductor devices deserve protection from this potentially damaging source. The OPA622 incorporates on-chip ESD protection diodes as shown in Figure 1. These diodes eliminate the need for external protection diodes, which can add capacitance and degrade AC performance.


FIGURE 1. Internal ESD Protection.

As shown, all input pins of the OPA622 are protected from ESD internally by a pair of back-to-back reverse-based diodes to either power supply. These diodes begin to conduct when the input voltage exceeds either power supply by about 0.7 V . This situation can occur when the amplifier loses its power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30 mA without destruction. To ensure long-term reliability, however, the diode current should be limited externally to approximately 10 mA whenever possible.
The internal protection diodes are designed to withstand 2.5 kV (using the Human Body Model) and will provide adequate ESD protection for most normal handling procedures. However, static damage can cause subtle changes in the amplifier input characteristics without necessarily destroying the device. In precision amplifiers, such changes
may degrade offset and drift noticeably. For this reason, static protection is strongly recommended when handling the OPA622.

## DISCUSSION OF PERFORMANCE

The OPA622 provides a level of full-power bandwidth previously unattainable in monolithic devices. In addition, the amplifier operates with reduced quiescent current and lower input bias current, which are very important factors in an increasingly complex electronic environment. The flexibility of the OPA622 design enables engineers to choose the speed advantages of a current-feedback amplifier or the precision advantages of a voltage-feedback amplifier such as two symmetrical inputs, low offset voltage, high impedance inputs, and a better CMRR. The programmable quiescent current feature also helps to adapt the amplifier to the particular design requirements.
The OPA622 is specified for the extended industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ and is available in 14-pin plastic surface assembly or 14 -pin plastic DIP.
Figure 2 shows the simplified circuit diagram of the OPA622. It contains four major sections: the bias circuitry, the OTA and output buffer sections, and the feedback buffer section.

## BIAS CIRCUITRY

The bias circuitry controls the quiescent current of the signal processing stages, allows external quiescent current setting using the resistor $\mathrm{R}_{\mathrm{Q}}$ connected from Pin 2 to $-\mathrm{V}_{\mathrm{CC}}$, sets the amplifier's transconductance, and, with its temperature characteristics, maintains a constant transconductance over temperature. The quiescent current controls the small-signal bandwidth and AC behavior. The OPA622 is specified with


FIGURE 2. Simplified Circuit Diagram.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

a quiescent current of $\pm 5 \mathrm{~mA}$. The recommended range is $\pm 3 \mathrm{~mA}$ to $\pm 8 \mathrm{~mA}$. An $\mathrm{R}_{\mathrm{Q}}$ of $430 \Omega$ sets approximately $\pm 5 \mathrm{~mA}$ total quiescent current at $+25^{\circ} \mathrm{C}$.
Application circuits generally do not show the resistor $R_{Q}$, but it is required for proper operation.
With a fixed $\mathrm{R}_{\mathrm{Q}}$, the quiescent current increases with temperature (see Typical Performance Curves.) This variation of the quiescent current with temperature keeps the bandwidth and AC behavior constant with temperature as well. It is also possible to vary the quiescent current by an external control signal or circuitry. Figure 3 shows a logic-controlled disable circuit to disable the OPA622 with TTL-compatible logic levels. $0 \mathrm{~V} / 5 \mathrm{~V}$ logic levels are converted into a $1 \mathrm{~mA} /$ 0 mA current connected to Pin 2. The current flowing in $\mathrm{R}_{\mathrm{Q}}$ increases the voltage at Pin 2 to approximately 1 V above the $-\mathrm{V}_{\mathrm{CC}}$ rail, thus reducing $\mathrm{I}_{\mathrm{Q}}$ to near zero and disabling the OPA622.

## OTA AND OUTPUT BUFFER SECTIONS

An Operational Transconductance Amplifier (OTA) and an output buffer are the basic building blocks of a currentfeedback amplifier. The current-feedback configuration of the OPA622 is illustrated in Figure 4. The OTA consists of a complementary emitter follower and a subsequent complementary current mirror. The voltage at the high-impedance +In terminal is transferred to the BUF+ input/output terminal at a low impedance. If a current flows into or out of the BUF+ terminal, the complementary mirror reflects the current to the OTA terminal. The current flow at the highimpedance OTA terminal is determined by the product of the voltage between the + In and BUF+ terminals and the transconductance. The output buffer section is an open-loop buffer consisting of complementary emitter followers. It is designed to drive cables or low-impedance loads. The buffer output is not current limited or protected. As can be seen in


FIGURE 3. Logic-Controlled Disable Circuit.
Figure 4, the feedback network for a current-feedback amplifier is applied between the $\mathrm{V}_{\text {out }}$ and BUF+ terminals. Figure 8 illustrates the bandwidth for various output voltages of the current feedback configuration.

## FEEDBACK BUFFER SECTION

This section of the OPA622 is a complementary emitter follower identical to the input buffer of the OTA section. It is designed primarily for interstage buffering, not for driving long cables or low-impedance loads. A minimum load resistance of $500 \Omega$ is recommended when using the feedback buffer as a stand-alone device. The buffer output is not current-limited or -protected. The bandwidth of the feedback buffer is shown in Figure 7.


FIGURE 4. Current-Feedback Amplifier.

## CONFIGURATIONS

## VOLTAGE-FEEDBACK AMPLIFIER

The OPA622's internal design differs from a "classical" operational amplifier structure, but it can nevertheless be used in all traditional operational amplifier applications. As with conventional op amps, the feedback network connected to the inverting input controls closed-loop gain $\left(\mathrm{G}_{\mathrm{CL}}\right)$. But with the OPA622, the resistor $\mathrm{R}_{\mathrm{OG}}$ is simultaneously adapted to the closed-loop gain, optimizing the frequency response and stability.
The "classical" differential input stage consists of two identical transistors with an emitter degeneration resistor, two current sources, and an active load diode. However, the classical configuration limits the current through the gain transistor to that supplied by the current sources.
In the new design, a complementary push-pull buffer (emitter follower) replaces one side of the differential stage without the 0.7 V offset. The feedback buffer as a second complementary emitter follower and the open-loop gain resistor $\mathrm{R}_{\mathrm{OG}}$ connected between the outputs recreate the differential stage without the disadvantages of the classical design. The current charging the parasitic capacitance at the base of the gain transistor is no longer limited to the fixed current of the current sources and is proportional to the input signal. This improvement results in an approximately 10 times better slew rate.
The amplified current through the gain transistor of one of the buffers is mirrored and becomes the output current. The high-impedance output of the OTA is now buffered by the high current output stage, which is designed to drive long cables or low-impedance loads at full power.
The identical input buffers reduce the input offset to typically less than $\pm 7 \mu \mathrm{~V}$. Closed-loop output offset is typically
due to mismatch of the NPN and PNP transistors in the OTA mirror $\pm 100 \mu \mathrm{~V}$ after the output bias current is trimmed.

Figure 5 illustrates the circuit configuration of the voltagefeedback op amp in a complementary circuit design. The feedback buffer and the OTA input buffer form the differential input. Inserting the feedback buffer section transforms the current feedback shown in Figure 4 into the voltage feedback shown in Figure 5.
The resistor $\mathrm{R}_{\mathrm{OG}}$ sets the open-loop gain and corresponds to the emitter degeneration resistor in the already mentioned classical differential stage. Because the $\mathrm{R}_{\mathrm{OG}}$ resistor can be varied externally, a flat frequency response can be achieved over a wide range of applications without the need to compensate the amplifier with a capacitor. In contrast to a current-feedback amplifier, it is possible to adjust the closedloop gain using the feedback resistors and to adjust the openloop gain separately using $\mathrm{R}_{\mathrm{OG}}$ to optimize the frequency response.
Unlike "classical" operational amplifier structures, the OPA622 configuration makes it possible to attain a nearly constant bandwidth for varying closed-loop gains, as well as improved frequency response and large-signal behavior. In addition-and also unlike current-feedback op amps-it provides two identical high-impedance inputs, lower input offset values, and improved CMRR.

## CURRENT-FEEDBACK AMPLIFIER

Figure 4 shows the current-feedback configuration. The feedback loop is closed from the output to the BUF+ terminal of the OTA section. The shorter feedback loop without the feedback buffer produces the wider bandwidth of the current-feedback concept. The additional signal delay time through the feedback buffer determines the difference in AC performance between voltage and current feedback.


FIGURE 5. Voltage-Feedback Amplifier.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

The specifications for offset voltage, CMMR, and settling times are the compromise for higher speed.

The open-loop gain for the current-feedback amplifier varies directly with the closed-loop gain and can be adjusted by changing the size of R2\|R1. For gains of less than $10 \mathrm{~V} / \mathrm{V}$, the open-loop gain can be adjusted to achieve bandwidth independent of gain, but the effects of this adjustment become limited when second-order effects start to dominate.
Figure 6 gives an overview of the OPA622 inverting and noninverting amplifier configurations and shows the equations for the closed-loop gains.

## OPTIMAL FREQUENCY RESPONSE ADJUSTMENT

Conventional voltage-feedback op amps use a compensation capacitor for stable unity-gain operation. During transitions, the quiescent current charges and discharges this capacitor, and both parameters determine the slew rate according to:

$$
\mathrm{SR}=\frac{\Delta \mathrm{V}_{\mathrm{OUT}}}{\Delta \mathrm{t}}=\frac{\mathrm{I}}{\mathrm{C}}
$$

This method is not appropriate for wide-band op amps. The slew rate and thus the large-signal behavior are significantly reduced, and the bandwidth decreases with increasing closedloop gains according to the gain-bandwidth product.

Amplifiers with an external compensation capacitor allow optimal frequency adjustment versus closed-loop gain, but nevertheless do not significantly improve large-signal behavior. The most effective solution is to make the open-loop gain $\left(\mathrm{G}_{\mathrm{OL}}\right)$ externally adjustable.

The widely-used current-feedback op amp type designed with real complementary circuit techniques overcomes the internal compensation capacitor and allows the feedback
network to set the open-loop gain. The ratio of the feedback resistors determines the low-frequency closed-loop gain, and the parallel impedance defines the amplifier's open-loop gain for stable operation and flat frequency response. A nearly constant bandwidth can be achieved over a wide range of closed-loop gains. However, current-feedback op amps suffer from nonidentical inputs and poor input offset and CMRR. The voltage-feedback op amp OPA622 with its complementary topology features two identical high-impedance inputs, lower input offset values, and improved CMRR. The ratio of the feedback resistors determines the lowfrequency closed-loop gain, and the external resistor $\mathrm{R}_{\mathrm{OC}}$ sets the open-loop gain to achieve a flat frequency response over a wide range of closed-loop gains. Since $R_{\text {OG }}$ can be selected, optimized pulse responses are possible even with larger load capacitances. The OPA622 combines the slew rate enhancements of a complementary amplifier design with the precision of a voltage-feedback system.
The hybrid model shown in Figure 9 describes the AC behavior of a noncompensated wide-band differential op amp . The open-loop frequency response, which is illustrated in Figure 10 for various $\mathrm{R}_{\mathrm{OG}}$ values, is determined by two time constants. The elements R and $\mathrm{C}_{\text {OTA }}$ between the current source output and the output buffer form the first openloop pole $\mathrm{T}_{\mathrm{C}}$. The signal delay time, $\mathrm{T}_{\mathrm{D}}$, modelled in the output buffer, combines several small phase-shifting time constants and delay times. They are distributed throughout the amplifier and are also present in the feedback loop. As shown in Figure 10, an increasing $\mathrm{R}_{\mathrm{OG}}$ leads to a decreasing open-loop gain. The ratio of the two time constants, $\mathrm{T}_{\mathrm{C}}$ and $T_{D}$, of the open-loop frequency response also determines the product $\mathrm{G}_{\mathrm{OL}} \cdot \mathrm{G}_{\mathrm{CL}}$ for optimal closed-loop frequency response.


FIGURE 6. Op Amp Configurations OPA622.

$$
\mathrm{G}_{\mathrm{OL}}=\mathrm{G}_{\mathrm{CL}}^{+} \cdot \frac{\mathrm{T}_{\mathrm{C}}}{2 \mathrm{~T}_{\mathrm{D}}}
$$

$T_{C}$ and $T_{D}$ are fixed by the op amp design. The purpose of $\mathrm{R}_{\mathrm{OG}}$ now is to vary $\mathrm{G}_{\mathrm{oL}}$ versus $\mathrm{G}_{\mathrm{CL}}$ to keep the product $\mathrm{G}_{\text {oL }}$ - $\mathrm{G}_{\mathrm{cL}}$ constant, which is the theoretical condition for optimal and gain-independent frequency response. Figure 11 summarizes some optimal flat closed-loop responses and indicates the $\mathrm{R}_{\mathrm{OG}}$ values. It should be noted that the bandwidth remains relatively constant and $\mathrm{R}_{\mathrm{OG}}$ has its highest value (low open-loop gain) at low closed-loop gains. Harmonic distortion is also improved with increased open-loop gain. Figure 12 shows the OPA622 frequency response at $\mathrm{G}_{\mathrm{cL}}=$ $+2 \mathrm{~V} / \mathrm{V}$ and variable $\mathrm{R}_{\mathrm{OG}}$ to demonstrate its influence on a flat frequency response. Versus various load capacitors, a slight variation of $\mathrm{R}_{\mathrm{OG}}$ might be necessary. However, the external adjustment of the open-loop gain using $\mathrm{R}_{\mathrm{OG}}$ allows adaption to different load capacitances. It is possible to achieve optimal pulse response over a wide range of load capacitances without overshooting and ringing. As an example, Figure 13 shows a selection curve for the optimal $\mathrm{R}_{\mathrm{OG}}$ value versus the load capacitance at a gain ( $\mathrm{G}_{\mathrm{cLO}}$ ) of $+2 \mathrm{~V} / \mathrm{V}$.


FIGURE 7. Bandwidth vs Output Voltage (Buffer Amplifier).


FIGURE 8. Bandwidth vs Output Voltage (Current-Feedback Amplifier).

## THERMAL CONSIDERATIONS

The OPA622 does not require a heat sink for operation in most environments. The use of a heat sink, however, will reduce the internal thermal rise, resulting in cooler, more reliable operation. At extreme temperatures and under full load conditions, a heat sink is necessary. The internal power dissipation is given by the equation $P_{D}=P_{D Q}+P_{D L},\left(P_{D Q}\right.$ is the quiescent power dissipation and $P_{D L}$ is the power dissipation in the output stage due to the load). Although the $\mathrm{P}_{\mathrm{DQ}}$ is very low ( 50 mW at $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}$ ), care should be taken when a signal is applied. For high-speed op amps, a more precise approach to determine power consumption is to measure the average total quiescent current for several typical load conditions. The power consumption of the OPA622 is influenced by the kind of signal and frequency, the output voltage and load resistor, and the repetition rate of the signal transitions. Figure 14 shows the total average supply current versus the frequency of an applied sine wave for various output voltages. Figure 15 illustrates the total quiescent current versus the repetition frequency of an applied square wave signal.


FIGURE 9. Hybrid Model of a Wideband Op Amp.


FIGURE 10. Open-Loop Gain vs $\mathrm{R}_{\mathrm{OG}}$.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

## SUGGESTED LAYOUT

A completely assembled and tested demonstration board is available for the OPA622 to speed prototyping. This board allows fast and easy performance testing during the design phase and for product qualification. The user can qualify the most important parameters within hours instead of days, while avoiding the hassles of an optimized board layout and power supply bypassing. The complete AC characterization was performed with the same type. Figure 16 shows the schematic and Figure 17 the silk screen and double-sided layout. Request DEM-OPA622-1GC to test the operational amplifier in the 14 -pin DIP.


FIGURE 11. Optimum Response vs Closed-Loop Gains.


FIGURE 12. Closed-Loop Gain vs $\mathrm{R}_{\mathrm{OG}}$.

## CIRCUIT LAYOUT

The high-frequency performance of the operational amplifier OPA622 can be greatly affected by the physical layout of the printed circuit board. The following tips are offered as suggestions, not as absolute musts. Oscillations, ringing, poor bandwidth and settling, and peaking are all typical problems that plague high-speed components when they are used incorrectly.


FIGURE 13. Bandwidth vs $\mathrm{C}_{\text {LOAD }}$.


FIGURE 14. Average Supply Current vs Frequency (Sine Wave).


FIGURE 15. Average Supply Current vs Frequency (Square Wave).

- Bypass power supplies very close to the device pins. Use tantalum chip capacitors (approximately $2.2 \mu \mathrm{~F}$ ) and a parallel 470 pF ceramic chip capacitor. Surface-mount types are recommended because of their low lead inductance.
- PC board traces for power lines should be wide to reduce impedance or inductance.
- Make short, low-inductance traces. The entire physical circuit should be as small as possible.
- Use a low-impedance ground plane on the component side to ensure that low-impedance ground is available throughout the layout.
- Place the $\mathrm{R}_{\mathrm{OG}}$ resistor as close as possible to the package and use the shortest possible trace length.
- Do not extend the ground plane under high-impedance nodes sensitive to stray capacitances such as the amplifier's input and $\mathrm{R}_{\mathrm{OG}}$ terminals.


FIGURE 16. Circuit Schematic DEM-OPA622-1GC.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

- Sockets are not recommended, because they add significant inductance and parasitic capacitance. If sockets must be used, consider using zero-profile solderless sockets.
- Use low-inductance, surface-mounted components. Circuits using all surface-mount components with the OPA622AU will offer the best AC performance.
- A resistor ( $50 \Omega$ to $330 \Omega$ ) in series with the high-impedance inputs is strictly recommended for stable operation.
- Plug-in prototype boards and wire-wrap boards will not function well. A clean layout using RF techniques is essential here-there are not shortcuts.


## RECOMMENDED COMPONENTS VALUES

For the most common gains Table I summarizes recommended component values for optimum flat frequency re-
sponses. The recommended values were taken applying a $100 \Omega$ load resistance and a 2 pF load capacitance to the output. They may change when applying different load conditions especially with high load capacitances. According to the behavior shown in Figure 12 the frequency response will show a peaking when the $R_{O G}$ is decreased and will slope down when $\mathrm{R}_{\mathrm{OG}}$ is increased. The $\mathrm{C}_{\text {OTA }}$ capacitor is responsible for the first open-loop pole and a small external capacitor for the gains $+1 \mathrm{~V} / \mathrm{V}$ and $+2 \mathrm{~V} / \mathrm{V}$ is required for stable operation. The package pins, the internal lead frame, and band wires form a resonant circuit. The use of a resistor in the range of $150 \Omega$ to $390 \Omega$ is strictly recommended in series to all high impedance inputs to damp the package related resonant circuit. Also the feedback resistor R1 is in series to the inverting high impedance inputs and therefore a component value equal or higher than $330 \Omega$ for the DIL

TABLE I. Recommended Components Values for Optimum Frequency Performance.


FIGURE 17. Silkscreen and Board Layouts for DEM-OPA622-1GC.


FIGURE 18. Video Distribution Amplifier.


FIGURE 19. Wideband Multiplier Output Amplifier

$R_{2} / R_{N}$ sets the closed-loop gain; $C_{\text {OTA }}$ sets the first open-loop pole; $R_{2} \| R_{N}$ sets the open-loop gain.

$$
+G_{C L}=1+\frac{R_{2}}{R_{N}}=+2 V / V
$$

FIGURE 20. Current-Feedback Amplifier with Two Equal and High Impedance Inputs.


# Wide Bandwidth, Current-Feedback OPERATIONAL AMPLIFIER 

## FEATURES

- BANDWIDTH: 350MHz, $2.8 \mathrm{Vp}-p$
- HIGH OUTPUT CURRENT: $\pm 70 \mathrm{~mA}$

SLEW RATE: 2100V/ $\mu \mathrm{s}$, 5Vp-p

- DIFFERENTIAL GAIN/PHASE: 0.12\%/0.05 ${ }^{\circ}$
- LOW QUIESCENT CURRENT: $\pm 4 \mathrm{~mA}$
- LOW INPUT BIAS CURRENT: 1.2 $\mu \mathrm{A}$
- RISE TIME: 1.9ns, 5Vp-p
- SETTLING TIME: 9ns, 0.1\%


## DESCRIPTION

The OPA623 is a current-feedback operational amplifier designed for precision wide-bandwidth systems including high-resolution video, RF and IF circuitry, and communications equipment.

The new circuit design, together with the complementary bipolar process, achieves performance previously unattainable in monolithic integrated circuit technology.
The current-feedback op amp is optimized for wide bandwidth, excellent pulse response, gain flatness, low distortion, and operation at a low quiescent current of $\pm 4 \mathrm{~mA}$.

It provides a 350 MHz large-signal bandwidth at $2.8 \mathrm{Vp}-\mathrm{p}$ output voltage, as well as a $2100 \mathrm{~V} / \mu \mathrm{s}$ slew rate. The gain flatness of 0.05 dB over a 30 MHz bandwidth makes it suitable for HDTV designs. Another feature of the op amp is its high output current of $\pm 70 \mathrm{~mA}$, enabling it to drive two back-terminated $75 \Omega$ cables when using the amplifier as a line driver in video routers, distribution amplifiers, and analog and digital communications equipment.

## APPLICATIONS

- BROADCAST/HDTV EQUIPMENT
- HIGH-SPEED DIGITAL COMMUNICATIONS
- PULSE/RF AMPLIFIERS
- HIGH-SPEED ANALOG SIGNAL PROCESSING
- LINE DRIVING (50 $\Omega, 75 \Omega$ )
- DISTRIBUTION AMP
- CRT OUTPUT STAGE DRIVER
- ACTIVE FILTER

The OPA623 operates from a $\pm 5 \mathrm{~V}$ supply, is specified for the extended industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ), and is available in 8-pin plastic SOIC and 8 -pin plastic DIP.


International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## DC-SPECIFICATION

At $\mathrm{V}_{\mathrm{cC}}= \pm 5 \mathrm{VDC}, \mathrm{I}_{\mathrm{Q}}= \pm 4 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{R}_{\mathrm{IN}}=210 \Omega$, and $\mathrm{T}_{\text {AMB }}=+25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | OPA623AP/AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUT OFFSET VOLTAGE Initial <br> vs Temperature vs Supply (tracking) vs Supply (non-tracking) vs Supply (non-tracking) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=+4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=-4.5 \mathrm{~V} \text { to }-5.5 \mathrm{~V} \end{aligned}$ | 45 | $\begin{gathered} -8 \\ 125 \\ 50 \\ 47 \\ 39 \end{gathered}$ | $\pm 25$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| +INPUT BIAS CURRENT Initial vs Temperature |  |  | $\begin{gathered} -1.2 \\ 7 \end{gathered}$ | $\pm 4$ | $\underset{n A}{\mu \mathrm{~A}}{ }^{\circ} \mathrm{C}$ |
| -INPUT BIAS CURRENT Initial vs Temperature |  |  | $\begin{gathered} +4.5 \\ 340 \end{gathered}$ | $\pm 20$ | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{nA} /^{\circ} \mathrm{C} \end{gathered}$ |
| INPUT IMPEDANCE +Input |  |  | 2.74 \||1 |  | $\mathrm{M} \Omega \\| \mathrm{pF}$ |
| INPUT NOISE <br> Voltage Noise Density Signal-to-Noise Ratio | $\begin{aligned} & \mathrm{f}=100 \mathrm{kHz} \text { to } 100 \mathrm{MHz} \\ & \mathrm{~S} / \mathrm{N}=0.7 /(\mathrm{Vn} \cdot \sqrt{5 \mathrm{MHz}}) \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 89 \end{aligned}$ |  | $\begin{gathered} \mathrm{nV} / \sqrt{H z} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection |  | $\begin{aligned} & \pm 3 \\ & 43 \end{aligned}$ | $\begin{gathered} \pm 3.2 \\ 50 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| RATED OUTPUT <br> Voltage Output <br> Output Current <br> Closed-Loop Output Impedance | $\begin{aligned} & R_{\mathrm{L}}=100 \Omega \\ & \text { Gain }=+2 \end{aligned}$ | $\pm 3$ | $\begin{gathered} \pm 3.1 \\ \pm 70 \\ 0.12 \\| 1.5 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\| \mathrm{pF} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Derated Performance Quiescent Current Rejection Ratio | $\mathrm{I}_{0}=0 \mathrm{~mA}$ | $\begin{gathered} \pm 4.5 \\ \pm 4 \\ \pm 3.5 \\ 45 \end{gathered}$ | $\begin{aligned} & \pm 4 \\ & 50 \end{aligned}$ | $\begin{gathered} \pm 5.5 \\ \pm 6 \\ \pm 4.5 \end{gathered}$ | VDC <br> VDC <br> mA <br> dB |

ELECTRICAL (FULL TEMPERATURE RANGE, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
At $V_{c C}= \pm 5 \mathrm{VDC}, \mathrm{I}_{\mathrm{Q}}= \pm 4 \mathrm{~mA}, R_{L}=100 \Omega$, and $\mathrm{R}_{\mathrm{IN}}=210 \Omega$ unless otherwise specified.

| PARAMETER | CONDITIONS | OPA623AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUT OFFSET VOLTAGE |  |  |  | $\pm 30$ | mV |
| BIAS CURRENT <br> +Input |  |  | -1.5 | $\pm 5$ | $\mu \mathrm{A}$ |
| BIAS CURRENT <br> -Input |  |  | 27 | $\pm 50$ | $\mu \mathrm{A}$ |
| RATED OUTPUT <br> Voltage Output | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ | $\pm 3$ | $\pm 3.1$ |  | V |
| POWER SUPPLY Quiescent Current | $\mathrm{I}_{0}=0 \mathrm{~mA}$ | $\pm 2$ | $\pm 4$ | $\pm 7$ | mA |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## SPECIFICATIONS

## AC－SPECIFICATION

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{I}_{\mathrm{Q}}= \pm 4 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{R}_{\mathrm{IN}}=210 \Omega$ ，and $\mathrm{T}_{\text {AMB }}=+25^{\circ} \mathrm{C}$ unless otherwise specified．

| PARAMETER | CONDITIONS | OPA623AP／AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| FREQUENCY DOMAIN |  |  |  |  |  |
| Large Signal <br> Closed－Loop Bandwidth（ -3 dB ） | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=2.8 \mathrm{Vp}-\mathrm{p}, \text { Gain }=+1 \mathrm{~V} / \mathrm{V} \\ & \mathrm{~V}_{\mathrm{O}}=2.8 \mathrm{Vp}-\mathrm{p}, \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \\ & \mathrm{~V}_{\mathrm{O}}=2.8 \mathrm{Vp}-\mathrm{p}, \text { Gain }=+5 \mathrm{~V} / \mathrm{V} \\ & \mathrm{~V}_{\mathrm{O}}=2.8 \mathrm{Vp}-\mathrm{p}, \text { Gain }=+10 \mathrm{~V} / \mathrm{V} \\ & \mathrm{~V}_{\mathrm{O}}=2.8 \mathrm{Vp}-\mathrm{p}, \text { Gain }=-1 \mathrm{~V} / \mathrm{V} \\ & \mathrm{~V}_{\mathrm{O}}=2.8 \mathrm{Vp}-\mathrm{p}, \text { Gain }=-2 \mathrm{~V} / \mathrm{V} \\ & \mathrm{~V}_{\mathrm{O}}=5.0 \mathrm{Vp}-\mathrm{p}, \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \end{aligned}$ |  | $\begin{aligned} & 340 \\ & 350 \\ & 260 \\ & 210 \\ & 360 \\ & 330 \\ & 240 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> MHz |
| SMALL SIGNAL BANDWIDTH | $\mathrm{V}_{0}=0.2 \mathrm{Vp}-\mathrm{p}$ ，Gain $=+2 \mathrm{~V} / \mathrm{V}$ |  | 290 |  | MHz |
| GROUP DELAY TIME | Pin 3 to Pin 6，Gain $=+2 \mathrm{~V} / \mathrm{N}$ |  | 1.2 |  | ns |
| DIFFERENTIAL GAIN | $\begin{gathered} \mathrm{G}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{f}=4.43 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{~V}_{\mathrm{O}}=+1.4 \mathrm{~V} \end{gathered}$ |  | 0.12 |  | \％ |
| DIFFERENTIAL PHASE | $\begin{gathered} \mathrm{G}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{f}=4.43 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{~V}_{\mathrm{O}}=+1.4 \mathrm{~V} \end{gathered}$ |  | 0.05 |  | Degrees |
| HARMONIC DISTORTION <br> Second Harmonic <br> Third Harmonic Second Harmonic <br> Third Harmonic Second Harmonic Third Harmonic | $\begin{gathered} \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \\ \mathrm{f}=10 \mathrm{MHz}, V_{\mathrm{O}}=2.0 \mathrm{Vp}-\mathrm{p} \\ \mathrm{f}=30 \mathrm{MHz}, V_{O}=2.0 \mathrm{Vp}-\mathrm{p} \\ \mathrm{f}=50 \mathrm{MHz}, V_{\mathrm{O}}=2.0 \mathrm{Vp}-\mathrm{p} \end{gathered}$ |  | $\begin{aligned} & -56 \\ & -59 \\ & -30 \\ & -37 \\ & -30 \\ & -33 \end{aligned}$ |  | dBc dBc dBc dBc dBc dBc |
| GAIN FLATNESS PEAKING | $\begin{gathered} \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \\ \mathrm{~V}_{\mathrm{o}}=2.0 \mathrm{Vp}-\mathrm{p}, \mathrm{DC} \text { to } 30 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{o}}=2.0 \mathrm{Vp}-\mathrm{p}, \mathrm{DC} \text { to } 100 \mathrm{MHz} \end{gathered}$ |  | $\begin{aligned} & 0.05 \\ & 0.20 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| TIME DOMAIN |  |  |  |  |  |
| Rise Time | $\begin{aligned} \text { Gain }= & +2 \mathrm{~V} / \mathrm{V}, 10 \% \text { to } 90 \% \\ \mathrm{~V}_{\mathrm{o}} & =2.0 \mathrm{Vp}-\mathrm{p} \\ \mathrm{~V}_{\mathrm{o}} & =5.0 \mathrm{Vp}-\mathrm{p} \end{aligned}$ |  | $\begin{aligned} & 1.4 \\ & 1.9 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Fall Time | $\begin{gathered} \text { Gain }=+2 \mathrm{~V} / \mathrm{V}, 10 \% \text { to } 90 \% \\ \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{Vp}-\mathrm{p} \\ \mathrm{~V}_{\mathrm{o}}=5.0 \mathrm{Vp}-\mathrm{p} \end{gathered}$ |  | $\begin{aligned} & 1.4 \\ & 2.6 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| SLEW RATE | $\begin{aligned} \text { Gain }=+2 \mathrm{~V} / & \mathrm{V}, \text { Rise Time }=1 \mathrm{~ns} \\ \mathrm{~V}_{\mathrm{O}} & =0.2 \mathrm{Vp}-\mathrm{p} \\ \mathrm{~V}_{\mathrm{o}} & =5.0 \mathrm{Vp}-\mathrm{p} \end{aligned}$ |  | $\begin{gathered} 140 \\ 2100 \end{gathered}$ |  | $\mathrm{V} / \mu \mathrm{s}$ V／us |
| SETTLING TIME | $\begin{gathered} \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \text {, Rise Time }=2 \mathrm{~ns} \\ \mathrm{~V}_{\mathrm{o}}=2 \mathrm{~V}_{\mathrm{p} \cdot \mathrm{p}}, 0.1 \% \end{gathered}$ |  | 9 |  | ns |

## PIN CONFIGURATION

Top View

## ABSOLUTE MAXIMUM RATINGS

| Power Supply Voltage ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$\pm 6 \mathrm{~V}$ |  |
| :---: | :---: |
| Input Voltage ${ }^{(1)}$ | $\ldots . . \pm \mathrm{V}_{\mathrm{cc}} \pm 0.7 \mathrm{~V}$ |
| Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature | ．．．．．．．．．$+150^{\circ} \mathrm{C}$ |
| Lead Temperature（soldering，10s） | ．．．．．．．．．．$+300^{\circ} \mathrm{C}$ |

NOTE：（1）Inputs are internally diode－clamped to $\pm \mathrm{V}_{\mathrm{cc}}$ ．

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA623AP | Plastic DIP | 006 |
| OPA623AU | Plastic SOIC | 182 |

NOTE：（1）For detailed drawing and dimension table，please see end of data sheet，or Appendix D of Burr－Brown IC Data Book．

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| OPA623AP | 8－Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA623AU | 8－Pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

플

## DICE INFORMATION



OPA623 DIE TOPOGRAPHY

| PAD | FUNCTION |
| :---: | :---: |
| 1 | NC |
| 2 | Inverting Imput |
| 3 | Non-Inverting Input |
| 4 | NC |
| 5 | NC |
| 6 | -5 V Supply |
| 7 | -5 V Supply, Output |
| 8 | NC |
| 9 | Output |
| 10 | OTA Output |
| 11 | +5V Supply, Output |
| 12 | +5V Supply |
| 13 | NC |

Substrate Bias: Negative Supply
NC: No Connection
Wire Bonding: Gold wire bonding is recommended.
MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $57 \times 69 \pm 5$ | $1.44 \times 1.76 \pm 0.13$ |
| Die Thickness | $14 \pm 1$ | $0.55 \pm 0.025$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing: Titanium | $0.02+0.05,-0.0$ | $0.0005+0.0013,-0.0$ |
| Gold | $0.30 \pm 0.05$ | $0.0076 \pm 0.0013$ |

## INPUT PROTECTION

The need for protection from static damage has long been recognized for MOSFET devices, but all semiconductor devices deserve protection form this potentially damaging source. The OPA623 incorporates on-chip ESD protection diodes as shown in Figure 1. These diodes eliminate the need for external protection diodes, which can add capacitance and degrade AC performance.
As shown, all input pins of the OPA623 are internally protected from ESD by a pair of back-to-back reverse-biased diodes to either power supply. These diodes begin to conduct when the input voltage exceeds either power supply by about 0.7 V . This situation can occur when the amplifier loses its power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30 mA without destruction. To ensure long-term reliability, however, the diode current should be limited externally to approximately 10 mA whenever possible.

The internal protection diodes are designed to withstand 2.5 kV (using the Human Body Model) and will provide adequate ESD protection for most normal handling procedures. However, static damage can cause subtle changes in the amplifier input characteristics without necessarily destroying the device. In precision amplifiers, such changes may degrade offset and drift noticeably. For this reason, static protection is strongly recommended when handling the OPA623.


FIGURE 1. Internal ESD Protection.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{I}_{\mathrm{O}}= \pm 4 \mathrm{~mA}, \mathrm{R}_{\mathrm{N}}=150 \Omega, \mathrm{~T}_{\mathrm{AMB}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.







플

## For Immediate Assistance, Contact Your Local Salesperson

TYPICAL PERFORMANCE CURVES (cont)
At $V_{C C}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{l}_{\mathrm{O}}= \pm 4 \mathrm{~mA}, \mathrm{R}_{\mathrm{NN}}=150 \Omega, \mathrm{~T}_{\text {AMB }}=+25^{\circ} \mathrm{C}$ unless otherwise noted:




OUTPUT IMPEDANCE vs FREQUENCY



At $V_{C C}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{I}_{\mathrm{Q}}= \pm 4 \mathrm{~mA}, \mathrm{R}_{\mathrm{IN}}=150 \Omega, \mathrm{~T}_{\text {AMB }}=+25^{\circ} \mathrm{C}$ unless otherwise noted.



OPA623




At $V_{C C}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{I}_{\mathrm{Q}}= \pm 4 \mathrm{~mA}, \mathrm{R}_{\mathbb{N}}=150 \Omega, \mathrm{~T}_{\text {AMB }}=+25^{\circ} \mathrm{C}$ unless otherwise noted.






SPECTRAL NOISE VOLTAGE DENSITY


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## DISCUSSION OF PERFORMANCE

Requiring very low quiescent power, the OPA623 achieves its exceptional AC performance by using the current-feedback topology. This wide-band monolithic operational amplifier is designed for gain applications of up to $20 \mathrm{~V} / \mathrm{V}$, where power and cost are of primary concern.
Operating from a $\pm 5 \mathrm{~V}$ supply, the OPA623 consumes only 40 mW , yet maintains a 350 MHz large-signal bandwidth at $\mathrm{V}_{\text {out }}=2.8 \mathrm{Vp}-\mathrm{p}$ and a $2100 \mathrm{~V} / \mu \mathrm{s}$ slew rate. Benefiting from the current-feedback architecture, the OPA623 offers stable operation with no compensation capacitor, even at unity gain.
With its low differential gain and phase errors of typically $0.12 \%$ and $0.05^{\circ}$ at 4.43 MHz , the OPA623 meets the performance and cost requirements of high-volume broadcast and HDTV applications.
The OPA623's large-signal bandwidth, high slew rate, excellent pulse response, and high drive capabilities are features well-suited to wide-band RGB video applications, RF instruments, and even high-speed digital communication systems.

For most circuit configurations, the OPA623 current-feedback op amp can be treated like a conventional op amp. As with a voltage-feedback op amp, the feedback network connected to the inverting input controls the closed-loop gain. But with a current-feedback op amp, the impedance of the feedback network also controls the open-loop gain and frequency response. Feedback resistor values can be selected to provide nearly constant closed-loop bandwidth over a wide range of gains and flat gain adjustment vs frequency.

## DESCRIPTION

A wide-band operational transconductance amplifier (OTA) and an output buffer are the main blocks of a currentfeedback op amp. The simplified circuit diagram is illustrated in Figure 2. The OTA consists of a complementary unity-gain amplifier and a subsequent current mirror. The input buffer is connected across the inputs of the op amp. The voltage at the high-impedance + In terminal is transferred to the -In terminal at a low impedance. The current mirrors reflect any current flowing into or out of the +In terminal by a fixed ratio to the high-impedance OTA output, which is directly connected to the complementary output buffer. It is designed to drive low-impedance transmission


FIGURE 2. Simplified Circuit Diagram.


FIGURE 3. Non-Inverting Current-Feedback Op Amp Configuration.
lines or loads. The buffer output is not current-limited or protected.

As can be seen in Figure 3, the feedback in the form of a current is applied through $\mathrm{R}_{2}$ to the low-impedance inverting input, and the size of $\mathrm{R}_{2} \| \mathrm{R}_{1}$ determines the open-loop gain of the op amp.
The hybrid model shown in Figure 4 describes the AC behavior of a wide-band current-feedback op amp that is not internally compensated. The open-loop frequency response, which is illustrated in Figure 5 for various $\mathrm{R}_{2}$ values, is determined by two time constants. The elements R and C between the current source output and the output buffer form the dominant open-loop pole $\mathrm{T}_{\mathrm{C}}$. The signal delay time $\mathrm{T}_{\mathrm{D}}$ modelled in the output buffer combines several small phaseshifting time constants and delay times. They are distributed throughout the amplifiers and are also present in the feedback loop. As shown in Figure 5, increasing $R_{2} \| R_{1}$ leads to a decreasing open-loop gain. The ratio of the two time

$$
\mathrm{G}_{\mathrm{oL}}=\mathrm{G}_{\mathrm{CL}} \cdot \frac{\mathrm{~T}_{\mathrm{C}}}{2 \mathrm{~T}_{\mathrm{D}}}
$$

constants $T_{C}$ and $T_{D}$ also determines the product $G_{O L} \cdot G_{C L}$ for optimal closed-loop frequency response:

The two time constants $T_{C}$ and $T_{D}$, however, are fixed by the op amp design. But varying $\mathrm{R}_{2} \| \mathrm{R}_{1}$ externally in the feedback loop allows for variation of the open-loop gain $G_{o L}$ versus the closed-loop gain $\mathrm{G}_{\mathrm{cL}}$. This keeps the product $\mathrm{G}_{\mathrm{oL}} * \mathrm{G}_{\mathrm{CL}}$ constant, which is the theoretical condition for optimally flat frequency response.
This variation may be beneficial when driving high capacitive loads. Setting the open-loop gain externally also allows the circuit to be optimized to a wide range of capacitive loads, as shown in Figure 7 for a closed-loop gain of $+2 \mathrm{~V} / \mathrm{V}$ and a capacitive load of up to 47 pF .
It should be noted here that higher open-loop gain (resulting from lower feedback resistors) also yields lower distortion.
With external control of the open-loop characteristics of the op amp, dynamic behavior can be tailored to individual application requirements, and the open-loop gain selection


FIGURE 4. Hybrid Model OPA623.
provides a nearly constant closed-loop bandwidth, as shown in Figure 6 for various gains with an optimal flat frequency response. This behavior stands in contrast to op amps that are internally compensated for stable unity-gain operation, where the bandwidth is inversely proportional to the closedloop gain, sharply limiting the bandwidth and slew rate at high output levels and gains.
In general, lower feedback resistors produce wider bandwidth, more frequency response peaking, and more pulse response overshooting. Higher feedback resistors results in an overdamped response with little or no peaking and overshooting.
Component pin and layout capacitances together with trace and wire board inductances from a resonant IC circuit can lead to oscillations of several hundreds of MHz. This very high frequency oscillation leads to an excessive increase in supply current which can destroy the device.
A resistor ( $100 \Omega$ to $250 \Omega$ ) in series and close to the highimpedance, non-inverting input damps the LC circuit and generates a safe operation.

## THERMAL CONSIDERATIONS

The OPA623 does not require a heat sink for operation in most environments. The use of a heat sink, however, will

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

reduce the internal thermal rise, resulting in cooler, more reliable operation. At extreme temperatures and under full load conditions a heat sink is necessary. The internal power dissipation is given by the equation $P_{D}=P_{D Q}+P_{D L},\left(P_{D Q}\right.$ is the quiescent power dissipation and $P_{D L}$ is the power dissipation in the output stage due to the load). Although the $\mathrm{P}_{\mathrm{DQ}}$ is very low ( 40 mW at $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}$ ), care should be taken when a signal is applied. For high-speed op amps, a more precise approach to determine power consumption is to measure the average total quiescent current for several typical load conditions. The power consumption of the OPA623 is influenced by the kind of signal, the applied signal frequency, the output voltage, load resistor, and the repetition rate of the signal transitions. Figure 8 shows the average supply current versus the frequency of an applied sine wave for various output voltages. Figure 9 illustrates the average supply current versus the repetition frequency of an applied square wave signal.


FIGURE 6. Optimum Frequency Response vs Closed-Loop Gain.


FIGURE 7. Frequency Response vs C $_{\text {LOAD }}$.


FIGURE 5. Open Loop Gain vs $R_{2} \| R_{1}$.


FIGURE 8. Average Supply Current vs Frequency (sine wave).


FIGURE 9. Average Supply Current vs Frequency (square wave).

品

## CIRCUIT LAYOUT

The high-frequency performance of the operational amplifier OPA623 can be greatly affected by the physical layout of the printed circuit board. The following tips are offered as suggestions. Oscillations, ringing, poor bandwidth and settling, and peaking are all typical problems that plague highspeed components when they are used incorrectly.

- A resistor ( $100 \Omega$ to $250 \Omega$ ) in series and close to the highimpedance, noninverting input is necessary to reduce peaking; this resistor prevents any very high-frequency oscillations at the op amp input, which can lead to an excessive increase in quiescent current.
- Bypass power supplies very close to the device pins. Use tantalum chip capacitors (approximately $2.2 \mu \mathrm{~F}$ ) with a parallel 470 pF ceramic chip capacitor. Surface-mount types are recommended because of their low lead inductance. Although the OPA623 operates at a low quiescent current, high charging and discharging currents flow during steep transitions.
- PC board traces for power lines should be wide to reduce impedance and inductance.
- Make short low-inductance traces. The entire physical circuit should be as small as possible.
- Use a low-impedance ground plane on the component side to ensure that low-impedance ground is available throughout the layout, however, do not extend the ground plane under high-impedance nodes such as the amplifier's input terminals, which are sensitive to stray capacitances.
- Sockets are not recommended because they add significant inductance and parasitic capacitance.
- Use low-inductance, surface-mounted components. Circuits using all surface-mount components with the OPA623AU will offer the best AC performance.
- Plug-in prototype boards and wire-wrap boards will not function well. A clean layout using RF techniques is essential-there are no shortcuts.
- Make the feedback trace as short as possible. The inverting input is sensitive to stray capacitances that lead to peaking in the frequency response. A stray capacitance at the inverting input increases the gain at high frequencies.


## SUGGESTED LAYOUT

A completely assembled and tested demonstration board is available for the OPA623 DIP package in a $+2 \mathrm{~V} / \mathrm{V}$ configuration to speed prototyping. This board allows fast and easy performance testing during the design phase and for product qualification. The user can qualify the most important parameters within hours instead of days, while avoiding the hassles of an optimized board layout and power supply bypassing. For the most common gains Table 1 summarizes recommended component values for optimum flat frequency response. The complete AC characterization was performed with this board. Figure 10 shows the schematic and Figure 11 the silk screen and double-sided layout. Request DEM-OPA623-1GC to test the operational amplifier in the 8 -pin DIP package.


FIGURE 10. Circuit Schematic DEM-OPA623-1GC.


FIGURE 11. Silkscreen and Board Layouts DEM-OPA623-1GC.

| COMPONENT | OPA623AP |  |  |  |  |  | OPA623AU |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | GAIN |  |  |  |  |  | GAIN |  |  |  |  |  |
|  | -2 | -1 | +1 | +2 | +5 | +10 | -2 | -1 | +1 | +2 | +5 | +10 |
| $\mathrm{R}_{\mathrm{i}}$ | $150 \Omega$ | $150 \Omega$ | $200 \Omega$ | $180 \Omega$ | $100 \Omega$ | $100 \Omega$ | $150 \Omega$ | $150 \Omega$ | $270 \Omega$ | $180 \Omega$ | $100 \Omega$ | $100 \Omega$ |
| $\mathrm{R}_{1}$ | $390 \Omega$ | $390 \Omega$ | $360 \Omega$ | $300 \Omega$ | $300 \Omega$ | $130 \Omega$ | $390 \Omega$ | $390 \Omega$ | $470 \Omega$ | $300 \Omega$ | $300 \Omega$ | $160 \Omega$ |
| $\mathrm{R}_{2}$ | - | - | - | $300 \Omega$ | $75 \Omega$ | $15 \Omega$ | - | - | - | $300 \Omega$ | $76 \Omega$ | $18 \Omega$ |
| $\mathrm{R}_{\mathrm{N} 1}$ | $200 \Omega$ | $390 \Omega$ | - | - | - | - | $200 \Omega$ | $390 \Omega$ | - | - | - | - |
| $\mathrm{R}_{\mathrm{N} 2}$ | $68 \Omega$ | $56 \Omega$ | - | - | - | - | $68 \Omega$ | $56 \Omega$ | - | - | - | - |
| Typical |  |  |  |  |  |  |  |  |  |  |  |  |
| Bandwidth (MHz) |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {out }}=0.2 \mathrm{Vp}-\mathrm{p}$ | 200 | - | 320 | 290 | - | 170 | 200 | - | 320 | 290 | - | 170 |
| $\mathrm{V}_{\text {out }}=2.8 \mathrm{Vp}-\mathrm{p}$ | 330 | 360 | 340 | 350 | 260 | 210 | 330 | 360 | 340 | 350 | 260 | 210 |

TABLE I. Recommended Component Values.

For Immediate Assistance, Conitact Your Local Salesperson

## APPLICATIONS INFORMATION

The precise pulse response and high slew rate enables the OPA623 to be used in digital communication systems. Figure 12 shows the circuit schematic of an output amplifier with a gain of $+2 \mathrm{~V} / \mathrm{V}$, which can drive a $75 \Omega$ coaxial cable with a high-speed data stream of $140 \mathrm{Mbit} / \mathrm{s}$. Figure 13 , for a binary 0 , and Figure 14, for a binary 1, shows the pulse masks of the CCITT recommendation G. 703 and the corresponding pulse responses of the OPA623. The signal code at the file rate of $139.264 \mathrm{Mbit} / \mathrm{s}$ is CMI, the signal amplitude is $1 \mathrm{Vp}-\mathrm{p}$ with $\pm 11 \mathrm{~dB}$ amplitude limits. Naturally, the OPA623 can also be used for HDB3 encoded $34 \mathrm{Mbit} / \mathrm{s}, 155 \mathrm{Mbit} / \mathrm{s}$, STM-1, and 155Mbit/s B-ISDN transmission systems.


FIGURE 12. Driver Amplifier for a Digital 140Mbit/s Transmission system.


FIGURE 13. Mask of a Pulse Corresponding to a Binary 0 per CCITT Recommendation G.703.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 14. Mask of a Pulse Corresponding to a Binary 1 per CCITT Recommendation G.703.


FIGURE 15. Video Amplifier for High Resolution Monitor ( $1600 \times 1200$ pixel).


FIGURE 16. Video Distribution Amplifier.

## Precision High-Speed Difet ${ }^{\oplus}$ OPERATIONAL AMPLIFIERS

## FEATURES

- VERY LOW NOISE: $4.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at 10 kHz
- FAST SETTLING TIME: OPA627-550ns to 0.01\%
OPA637-450ns to 0.01\%
- LOW V ${ }_{\text {os }}$ : $100 \mu \mathrm{~V}$ max
- LOW DRIFT: $0.8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- LOW IB: 5pA max
- OPA627: Unity-Gain Stable
- OPA637: Stable in Gain $\geq 5$

DESCRIPTION
The OPA627 and OPA637 Difet operational amplifiers provide a new level of performance in a precision FET op amp. When compared to the popular OPA111 op amp, the OPA627/637 has lower noise, lower offset voltage, and much higher speed. It is useful in a broad range of precision and high speed analog circuitry.
The OPA627/637 is fabricated on a high-speed, die-lectrically-isolated complementary NPN/PNP process. It operates over a wide range of power supply voltage- $\pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$. Laser-trimmed Difet input circuitry provides high accuracy and low-noise performance comparable with the best bipolar-input op

## APPLICATIONS <br> - PRECISION INSTRUMENTATION <br> - FAST DATA ACQUISITION <br> - DAC OUTPUT AMPLIFIER <br> - OPTOELECTRONICS <br> - SONAR, ULTRASOUND <br> - HIGH-IMPEDANCE SENSOR AMPS <br> - HIGH-PERFORMANCE AUDIO CIRCUITRY <br> - ACTIVE FILTERS

High frequency complementary transistors allow increased circuit bandwidth, attaining dynamic performance not possible with previous precision FET op amps. The OPA627 is unity-gain stable. The OPA637 is stable in gains equal to or greater than five.
Difet fabrication achieves extremely low input bias currents without compromising input voltage noise performance. Low input bias current is maintained over a wide input common-mode voltage range with unique cascode circuitry.
The OPA627/637 is available in plastic DIP, SOIC and metal TO-99 packages. Industrial and military temperature range models are available. amps.

Difet ${ }^{\oplus}$, Burr-Brown Corp.


[^11]EB

## SPECIFICATIONS

ELECTRICAL
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA627BM/BP/SM OPA637BM/BP/SM |  |  | OPA627AM/AP/AU OPA637AM/AP/AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OFFSET VOLTAGE ${ }^{(1)}$ Input Offset Voltage <br> AP, BP, AU Grades Average Drift <br> AP, BP, AU Grades Power Supply Rejection | $V_{s}= \pm 4.5$ to $\pm 18 \mathrm{~V}$ | 106 | $\begin{gathered} 40 \\ 100 \\ 0.4 \\ 0.8 \\ 120 \end{gathered}$ | $\begin{gathered} 100 \\ 250 \\ 0.8 \\ 2 \end{gathered}$ | 100 | $\begin{array}{r} 130 \\ 280 \\ 1.2 \\ 2.5 \\ 116 \end{array}$ | $\begin{gathered} 250 \\ 500 \\ 2 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\mathrm{C}} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT BIAS CURRENT ${ }^{(2)}$ <br> Input Bias Current <br> Over Specified Temperature <br> SM Grade <br> Over Common-Mode Voltage Input Offset Current <br> Over Specified Temperature SM Grade | $\begin{aligned} \mathrm{V}_{\mathrm{CM}} & =0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CM}} & =0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CM}} & =0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CM}} & = \pm 10 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CM}} & =0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CM}} & =0 \mathrm{~V} \end{aligned}$ | $\because$ | $\begin{gathered} 1 \\ \\ 1 \\ 0.5 \end{gathered}$ | $\begin{gathered} 5 \\ 1 \\ 50 \\ \\ 5 \\ 1 \\ 50 \\ \hline \end{gathered}$ |  | $\begin{aligned} & 2 \\ & 2 \\ & 1 \end{aligned}$ | $\begin{gathered} 10 \\ 2 \\ \\ 10 \\ 2 \end{gathered}$ | pA <br> nA <br> nA <br> pA <br> pA <br> nA <br> nA |
| NOISE <br> Input Voltage Noise <br> Noise Density: $f=10 \mathrm{~Hz}$ $\begin{aligned} & f=100 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \end{aligned}$ $f=10 \mathrm{kHz}$ <br> Voltage Noise, BW = 0.1 to 10 Hz Input Bias Current Noise <br> Noise Density, $f=100 \mathrm{~Hz}$ <br> Current Noise, BW $=0.1$ to 10 Hz |  |  | $\begin{gathered} 15 \\ 8 \\ 5.2 \\ 4.5 \\ 0.6 \\ \\ 1.6 \\ 30 \end{gathered}$ | $\begin{gathered} 40 \\ 20 \\ 8 \\ 6 \\ 1.6 \\ 2.5 \\ 60 \end{gathered}$ |  | $\begin{aligned} & 20 \\ & 10 \\ & 5.6 \\ & 4.8 \\ & 0.8 \\ & 2.5 \\ & 48 \\ & \hline \end{aligned}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vp}$-p <br> $\mathrm{f} / \mathrm{A} \sqrt{\mathrm{Hz}}$ <br> fAp-p |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13}\| \| 8 \\ & 10^{13} \\| 7 \end{aligned}$ |  |  | * |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| INPUT VOLTAGE RANGE Common-Mode Input Range Over Specified Temperature Common-Mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 10.5 \mathrm{~V}$ | $\begin{gathered} \pm 11 \\ \pm 10.5 \\ 106 \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ \pm 11 \\ 116 \\ \hline \end{gathered}$ |  | $100$ | $110$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN <br> Open-Loop Voltage Gain Over Specified Temperature SM Grade | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 112 \\ & 106 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 120 \\ & 117 \\ & 114 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 106 \\ & 100 \end{aligned}$ | $\begin{aligned} & 116 \\ & 110 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| FREQUENCY RESPONSE <br> Slew Rate: OPA627 <br> Gain-Bandwidth Product: OPA627 <br> OPA637 <br> Total Harmonic Distortion + Noise | $\begin{gathered} G=-1,10 \mathrm{~V} \text { Step } \\ G=-4,10 \mathrm{~V} \text { Step } \\ G=-1,10 \mathrm{~V} \text { Step } \\ G=-1,10 \mathrm{~V} \text { Step } \\ G=-4,10 \mathrm{~V} \text { Step } \\ G=-4,10 \mathrm{~V} \text { Step } \\ G=1 \\ G=10 \\ G=+1, f=1 \mathrm{kHz} \end{gathered}$ | $\begin{gathered} 40 \\ 100 \end{gathered}$ | $\begin{gathered} 55 \\ 135 \\ 550 \\ 450 \\ 450 \\ 300 \\ 16 \\ 80 \\ 0.00003 \end{gathered}$ |  | * |  |  | V/us <br> V/ $/ \mathrm{s}$ <br> ns <br> ns <br> ns <br> ns <br> MHz <br> MHz <br> \% |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Current |  | $\pm 4.5$ | $\begin{aligned} & \pm 15 \\ & \pm 7 \end{aligned}$ | $\begin{array}{r}  \pm 18 \\ \pm 7.5 \end{array}$ | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| OUTPUT <br> Voltage Output <br> Over Specified Temperature <br> Current Output <br> Short Circuit Current <br> Output Impedance, Open-Loop | $\begin{gathered} R_{L}=1 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ 1 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ \pm 11 \\ \pm 35 \end{gathered}$ | $\begin{gathered} \pm 12.3 \\ \pm 11.5 \\ \pm 45 \\ +70 /-55 \\ 55 \end{gathered}$ | $\pm 100$ |  | * ${ }^{*}$ | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| TEMPERATURE RANGE ```Specification: AP, BP, AM, BM, AU SM Storage: AM, BM, SM \(A P, B P, A U\) \(\theta_{J-A}: A M, B M, S M\) AP, BP AU``` |  | $\begin{aligned} & -25 \\ & -55 \\ & -60 \\ & -40 \end{aligned}$ | $\begin{aligned} & 200 \\ & 100 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{aligned} & +85 \\ & +125 \\ & +150 \\ & +125 \end{aligned}$ |  | * |  | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Specifications same as "B" grade.

NOTES: (1) Offset voltage measured fully warmed-up. (2) High-speed test at $T_{J}=25^{\circ} \mathrm{C}$. See Typical Performance Curves for warmed-up performance.
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


OPA627 DIE TOPOGRAPHY

| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | Offset Trim | 5 | Offset Trim |
| 2 | $-\ln$ | 6 | Output |
| 3 | $+\ln$ | 7 | $+V_{S}$ |
| 4 | $-V_{S}$ | 8 | Substrate |
|  |  | NC | No Connection |

Substrate Bias: Dielectrically isolated. See data sheet for connection options.


OPA637 DIE TOPOGRAPHY
MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $117 \times 80 \pm 5$ | $2.97 \times 2.03 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Transistor Count | 46 |  |
| Backing: | None |  |

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: |
| OPA627AP | Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA627BP | Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA627AU | SOIC | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA627AM | TO-99 Metal | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA627BM | TO-99 Metal | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA627SM | TO-99 Metal | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| OPA637AP | Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA637BP | Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA637AU | SOIC | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA637AM | TO-99 Metal | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA637BM | TO-99 Metal | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA637SM | TO-99 Metal | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage ........................................................................ $\pm 18 \mathrm{~V}$ |  |
| :---: | :---: |
|  | Input Voltage Range ........................................ $+\mathrm{V}_{\mathrm{s}}+2 \mathrm{~V}$ to $-\mathrm{V}_{\mathrm{s}}-2 \mathrm{~V}$ |
|  | Differential Input Range ................................................ Total $\mathrm{V}_{\mathrm{s}}+4 \mathrm{~V}$ |
|  | Power Dissipation ............................................................... 1000mW |
| Operating Temperature |  |
|  | M Package ........................................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | P, U Package ....................................................... $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature |  |
|  | M Package .......................................................... $\mathbf{- 6 5}^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  | P, U Package ....................................................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature |  |
|  | M Package ........................................................................ $175^{\circ} \mathrm{C}$ |
|  | P, U Package .................................................................... $150^{\circ} \mathrm{C}$ |
|  | Lead Temperature (soldering, 10s) ......................................... $+300^{\circ} \mathrm{C}$ |
|  | SOIC (soldering, 3s) ........................................................... $+260^{\circ} \mathrm{C}$ |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA627AP | Plastic DIP | 006 |
| OPA627BP | Plastic DIP | 006 |
| OPA627AU | SOIC | 182 |
| OPA627AM | TO-99 Metal | 001 |
| OPA627BM | TO-99 Metal | 001 |
| OPA627SM | TO-99 Metal | 001 |
| OPA637AP | Plastic DIP | 006 |
| OPA637BP | Plastic DIP | 006 |
| OPA637AU | SOIC | 182 |
| OPA637AM | TO-99 Metal | 001 |
| OPA637BM | TO-99 Metal | 001 |
| OPA637SM | TO-99 Metal | 001 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

For Immediate Assistance, Contact Your Local Salesperson

## PIN CONFIGURATIONS




## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.





## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.







## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.


INPUT BIAS AND OFFSET CURRENT



OPA637 TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.



## APPLICATIONS INFORMATION

The OPA627 is unity-gain stable. The OPA637 may be used to achieve higher speed and bandwidth in circuits with noise gain greater than five. Noise gain refers to the closed-loop gain of a circuit as if the non-inverting op amp input were being driven. For example, the OPA637 may be used in a non-inverting amplifier with gain greater than five, or an inverting amplifier of gain greater than four.
When choosing between the OPA627 or OPA637, it is important to consider the high frequency noise gain of your circuit configuration. Circuits with a feedback capacitor (Figure 1) place the op amp in unity noise-gain at high frequency. These applications must use the OPA627 for proper stability. An exception is the circuit in Figure 2, where a small feedback capacitance is used to compensate for the input capacitance at the op amp's inverting input. In this case, the closed-loop noise gain remains constant with frequency, so if the closed-loop gain is equal to five or greater, the OPA637 may be used.




FIGURE 1. Circuits with Noise Gain Less than Five Require the OPA627 for Proper Stability.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## OFFSET VOLTAGE ADJUSTMENT

The OPA627/637 is laser-trimmed for low offset voltage and drift, so many circuits will not require external adjustment. Figure 3 shows the optional connection of an external potentiometer to adjust offset voltage. This adjustment should not be used to compensate for offsets created elsewhere in a system (such as in later amplification stages or in an A/D converter) because this could introduce excessive temperature drift. Generally, the offset drift will change by approximately $4 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for 1 mV of change in the offset voltage due to an offset adjustment (as shown on Figure 3).


FIGURE 2. Circuits with Noise Gain Equal to or Greater than Five May Use the OPA637.

## NOISE PERFORMANCE

Some bipolar op amps may provide lower voltage noise performance, but both voltage noise and bias current noise contribute to the total noise of a system. The OPA627/637 is unique in providing very low voltage noise and very low current noise. This provides optimum noise performance over a wide range of sources, including reactive source impedances. This can be seen in the performance curve showing the noise of a source resistor combined with the
noise of an OPA627. Above a $2 \mathrm{k} \Omega$ source resistance, the op amp contributes little additional noise. Below $1 \mathrm{k} \Omega$, op amp noise dominates over the resistor noise, but compares favorably with precision bipolar op amps.

## CIRCUIT LAYOUT

As with any high speed, wide bandwidth circuit, careful layout will ensure best performance. Make short, direct interconnections and avoid stray wiring capacitance - especially at the input pins and feedback circuitry.
The case connection (pin 8 of TO-99 metal package only) should be connected to an AC ground for lowest possible pickup of external fields. While DC ground would be the most likely choice, pin 8 could also be connected to either power supply. (The case is not internally connected to the negative power supply as it is with most common op amps.) For lowest possible input bias current, the case may be driven as a guard-see Input Bias Current section. Pin 8 of the plastic DIP and SOIC versions has no internal connection.
Power supply connections should be bypassed with good high frequency capacitors positioned close to the op amp


FIGURE 3. Optional Offset Voltage Trim Circuit.


FIGURE 4. Connection of Input Guard for Lowest $I_{B}$.
pins. In most cases $0.1 \mu \mathrm{~F}$ ceramic capacitors are adequate. The OPA627/637 is capable of high output current (in excess of 45 mA ). Applications with low impedance loads or capacitive loads with fast transient signals demand large currents from the power supplies. Larger bypass capacitors such as $1 \mu \mathrm{~F}$ solid tantalum capacitors may improve dynamic performance in these applications.

## INPUT BIAS CURRENT

Difet fabrication of the OPA627/637 provides very low input bias current. Since the gate current of a FET doubles approximately every $10^{\circ} \mathrm{C}$, to achieve lowest input bias current, the die temperature should be kept as low as possible. The high speed and therefore higher quiescent current of the OPA627/637 can lead to higher chip temperature. A simple press-on heat sink such as the Burr-Brown model 807HS (TO-99 metal package) can reduce chip temperature by approximately $15^{\circ} \mathrm{C}$, lowering the $I_{B}$ to one-third its warmed-up value. The 807 HS heat sink can also reduce lowfrequency voltage noise caused by air currents and thermoelectric effects. See the data sheet on the 807HS for details.
Temperature rise in the plastic DIP and SOIC packages can be minimized by soldering the device to the circuit board. Wide copper traces will also help dissipate heat.
The OPA627/637 may also be operated at reduced power supply voltage to minimize power dissipation and temperature rise. Using $\pm 5 \mathrm{~V}$ power supplies reduces power dissipation to one-third of that at $\pm 15 \mathrm{~V}$. This reduces the $I_{B}$ of TO99 metal package devices to approximately one-fourth the value at $\pm 15 \mathrm{~V}$.
Leakage currents between printed circuit board traces can easily exceed the input bias current of the OPA627/637. A circuit board "guard" pattern (Figure 4) reduces leakage effects. By surrounding critical high impedance input circuitry with a low impedance circuit connection at the same potential, leakage current will flow harmlessly to the lowimpedance node. The case connection (TO-99 metal pack-


FIGURE 5. Clamp Circuit for Improved Overload Recovery.
age only) may also be driven at guard potential to minimize any leakage which might occur from the input pins to the case. The case is not internally connected to $-\mathrm{V}_{\mathrm{s}}$.
Input bias current may also be degraded by improper handling or cleaning. Contamination from handling parts and circuit boards may be removed with cleaning solvents and deionized water. Each rinsing operation should be followed by a 30 -minute bake at $85^{\circ} \mathrm{C}$.
Many FET-input op amps exhibit large changes in input bias current with changes in input voltage. Input stage cascode circuitry makes the input bias current of the OPA627/637 virtually constant with wide common-mode voltage changes. This is ideal for accurate high input-impedance buffer applications.


FIGURE 6. Driving Large Capacitive Loads.

## PHASE-REVERSAL PROTECTION

The OPA627/637 has internal phase-reversal protection. Many FET-input op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This is most often encountered in non-inverting circuits when the input is driven below -12 V , causing the output to reverse into the positive rail. The input circuitry of the OPA627/637 does not induce phase reversal with excessive commonmode voltage, so the output limits into the appropriate rail.

## OUTPUT OVERLOAD

When the inputs to the OPA627/637 are overdriven, the output voltage of the OPA627/637 smoothly limits at approximately 2.5 V from the positive and negative power supplies. If driven to the negative swing limit, recovery takes approximately 500 ns . When the output is driven into the positive limit, recovery takes approximately $6 \mu \mathrm{~s}$. Output recovery of the OPA627 can be improved using the output clamp circuit shown in Figure 5. Diodes at the inverting input prevent degradation of input bias current.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## CAPACITIVE LOADS

As with any high-speed op amp, best dynamic performance can be achieved by minimizing the capacitive load. Since a load capacitance presents a decreasing impedance at higher frequency, a load capacitance which is easily driven by a slow op amp can cause a high-speed op amp to perform poorly. See the typical curves showing settling times as a function of capacitive load. The lower bandwidth of the OPA627 makes it the better choice for driving large capacitive loads. Figure 6 shows a circuit for driving very large load capacitance. This circuit's two-pole response can also be used to sharply limit system bandwidth. This is often useful in reducing the noise of systems which do not require the full bandwidth of the OPA627.

## INPUT PROTECTION

The inputs of the OPA627/637 are protected for voltages between $+\mathrm{V}_{\mathrm{s}}+2 \mathrm{~V}$ and $-\mathrm{V}_{\mathrm{s}}-2 \mathrm{~V}$. If the input voltage can exceed these limits, the amplifier should be protected. The diode clamps shown in Figure 7a will prevent the input voltage from exceeding one forward diode voltage drop beyond the power supplies-well within the safe limits. If the input source can deliver current in excess of the maximum forward current of the protection diodes, use a series resistor, $\mathrm{R}_{\mathrm{s}}$, to limit the current. Be aware that adding resistance to the input will increase noise. The $4 n V / \sqrt{\mathrm{Hz}}$ theoretical thermal noise of a $1 \mathrm{k} \Omega$ resistor will add to the $4.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ noise of the OPA627/637 (by the square-root of the sum of the squares), producing a total noise of $6 \mathrm{nV} / \sqrt{\mathrm{Hz}}$. Resistors below $100 \Omega$ add negligible noise.
Leakage current in the protection diodes can increase the total input bias current of the circuit. The specified maximum leakage current for commonly used diodes such as the 1 N 4148 is approximately 25 nA -more than a thousand


FIGURE 7. Input Protection Circuits.
times larger than the input bias current of the OPA627/637. Leakage current of these diodes is typically much lower and may be adequate in many applications. Light falling on the junction of the protection diodes can dramatically increase leakage current, so common glass-packaged diodes should be shielded from ambient light. Very low leakage can be achieved by using a diode-connected FET as shown. The 2 N 4117 A is specified at 1 pA and its metal case shields the junction from light.
Sometimes input protection is required on I/V converters of inverting amplifiers (Figure 7b). Although in normal operation, the voltage at the summing junction will be near zero (equal to the offset voltage of the amplifier), large input transients may cause this node to exceed 2 V beyond the


When used as a unity-gain buffer, large common-mode input voltage steps produce transient variations in input-stage currents. This causes the rising edge to be slower and falling edges to be faster than nominal slew rates observed in higher-gain circuits.


FIGURE 8. OPA627 Dynamic Performance, $G=+1$.

## For Immediate Assistance, Contaci Your Local Salesperson

power supplies. In this case, the summing junction should be protected with diode clamps connected to ground. Even with the the low voltage present at the summing junction, common signal diodes may have excessive leakage current.

Since the reverse voltage on these diodes is clamped, a diode-connected signal transistor can be used as an inexpensive low leakage diode (Figure 7b).


FIGURE 9. OPA627 Dynamic Performance, $G=-1$.


FIGURE 10. OPA637 Dynamic Response, G $=5$.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 11. Settling Time and Slew Rate Test Circuit.


FIGURE 12. High Speed Instrumentation Amplifier, Gain $=100$.


FIGURE 13. High Speed Instrumentation Amplifier, Gain = 1000.

This composite amplifier uses the OPA603 current-feedback op amp to provide extended bandwidth and slew rate at high closed-loop gain. The feedback loop is closed around the composite amp, preserving the precision input characteristics of the OPA627/637. Use separate power supply bypass capacitors for each op amp.
*Minimize capacitance at this node.

| GAIN <br> $\mathbf{( V / V )}$ | $\mathbf{A}_{1}$ <br> OP AMP | $\mathbf{R}_{1}$ <br> $(\Omega)$ | $\mathbf{R}_{2}$ <br> $(\mathbf{k} \Omega)$ | $\mathbf{R}_{\mathbf{3}}$ <br> $(\Omega)$ | $\mathbf{R}_{\mathbf{4}}$ <br> $(\mathbf{k} \Omega)$ | $-\mathbf{3 d B}$ <br> $(\mathbf{M H z})$ | SLEW RATE <br> $(\mathbf{V} / \mu \mathbf{s})$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 100 | OPA627 | $50.5^{(1)}$ | 4.99 | 20 | 1 | 15 | 700 |
| 1000 | OPA637 | 49.9 | 4.99 | 12 | 1 | 11 | 500 |

NOTE: (1) Closest $1 / 2 \%$ value.

FIGURE 14. Composite Amplifier for Wide Bandwidth.

# Low Distortion Wideband OPERATIONAL AMPLIFIER 

## FEATURES

- EXCELLENT DIFFERENTIAL GAIN: 0.015\%
- EXCELLENT DIFFERENTIAL PHASE: $0.015^{\circ}$
- LOW DISTORTION: 90dB SFDR
- TWO TONE THIRD ORDER INTERCEPT: 60dBm
- LOW NOISE: 2.5nV $/ \sqrt{H z}$
- LOW NOISE FIGURE: 9dB
- BANDWIDTH (Gain = +1): 160MHz
- 0.1dB GAIN FLATNESS: 30MHz
- LOW OFFSET VOLTAGE: $\mathbf{5 0 0 \mu} \mathrm{V}$


## DESCRIPTION

The OPA628 is a low distortion, wideband operational amplifier. It features low differential gain error of $0.015 \%$ and low differential phase error of $0.015^{\circ}$ at NTSC and PAL frequencies with a $150 \Omega$ load (a backterminated $75 \Omega$ cable). The 0.1 dB gain flatness to 30 MHz , and the excellent differential gain and phase, make the OPA628 ideal for broadcast quality video applications. In addition, the spurious free dynamic range of 90 dB makes the OPA628 an excellent choice to buffer the input of precision $A / D$ converters. It can also be used to provide a buffer for the output of precision high speed D/A converters. The two tone third order intercept of the OPA628 is 60 dBm .

The OPA628 is a unity gain stable, voltage feedback operational amplifier. It has all of the benefits associated with voltage feedback amplifiers including high input impedance, high common mode rejection, and symmetrical differential input flexibility. The unity gain bandwidth of the OPA628 is 160 MHz . The low noise of $2.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ and low noise figure of 9 dB $\left(\mathrm{R}_{\mathrm{s}}=50 \Omega\right)$ make the OPA628 very useful in precision applications requiring wide dynamic range.
The superior distortion performance of the OPA628 is achieved by its multistage architecture which provides high open loop gain. The distortion performance is additionally enhanced by separating the power supplies

## APPLICATIONS

- BROADCAST QUALITY VIDEO
- MEDICAL IMAGING
- LOW NOISE PREAMPLIFIER
- PRECISION ADC/DAC BUFFER
- TELECOMMUNICATIONS
- ANALYTICAL INSTRUMENTS
- ACTIVE FILTERS
- DC RESTORATION CIRCUITS
to the input and output stages requiring four power supply connections as shown in the block diagram below. This separation of supplies eliminates the effects of package and wire bond parasitic capacitance and inductance. The OPA628 is powered with $\pm 5$ VDC supplies for low power dissipation. The OPA628 is available in 8-pin plastic DIP and SOIC packages. The temperature range is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.



## SPECIFICATIONS

## ELECTRICAL

At $V_{c C}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ (including feedback impedance), and $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITIONS | OPA628AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUT NOISE <br> Voltage: $R_{s}=0 \Omega$ <br> Current Noise Figure | $\begin{gathered} f_{\mathrm{O}}=100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{O}}=10 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{O}}=1 \mathrm{MHz} \text { to } 100 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{B}}=100 \mathrm{~Hz} \text { to } 10 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz} \text { to } 100 \mathrm{MHz} \\ \mathrm{R}_{\mathrm{s}}=50 \Omega, \mathrm{f}_{\mathrm{O}}=1 \mathrm{MHz} \text { to } 100 \mathrm{MHz} \end{gathered}$ |  | $\begin{aligned} & 8.3 \\ & 3.5 \\ & 2.6 \\ & 2.5 \\ & 2.5 \\ & 8.1 \\ & 2.2 \\ & 9.3 \end{aligned}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nv} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ dB |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Average Drift <br> Supply Rejection (PSRR) <br> Over Specification Temperature | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC} \\ \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \\ \pm \mathrm{V}_{\mathrm{CC}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V} \\ \pm \mathrm{V}_{\mathrm{CC}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \end{gathered}$ | 90 | $\begin{gathered} \pm 0.5 \\ \pm 6 \\ 105 \\ 100 \end{gathered}$ | $\pm 1$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT BIAS CURRENT <br> Input Bias Current <br> Over specification Temperature <br> Input Offset Current <br> Over Specification Temperature | $\begin{gathered} \mathrm{V}_{C M}=0 \mathrm{VDC} \\ \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{DDC}, \mathrm{~T}_{A}=T_{M I} \text { to } T_{\text {MAX }} \\ \mathrm{V}_{C M}=0 \mathrm{VDC} \\ \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } T_{\text {MAX }} \end{gathered}$ |  | $\begin{gathered} 15 \\ 22 \\ \pm 0.3 \\ \pm 0.8 \\ \hline \end{gathered}$ | $\begin{aligned} & 30 \\ & \pm 2 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode | Open-Loop |  | $\begin{aligned} & 30\|\mid 2 \\ & 10\|\mid 6 \\ & \hline \end{aligned}$ |  | $\mathrm{k} \Omega \\| \mathrm{pF}$ $\mathrm{M} \Omega \\| \mathrm{pF}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection (CMRR) Over Specification Temperature | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}} \text { to } \mathrm{T}_{\text {MAX }} \end{gathered}$ | 90 | $\begin{array}{r}  \pm 2.5 \\ 110 \\ 105 \end{array}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC <br> Open-Loop Voltage Gain Over Specification Temperature | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | 90 | $\begin{gathered} 100 \\ 96 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FREQUENCY RESPONSE <br> Closed-Loop Bandwidth ( -3 dB ) <br> Bandwidth 0.1 dB Flat <br> Differential Gain <br> Differential Phase <br> Harmonic Distortion <br> 3rd-Order Intercept <br> 3rd-Order Intercept <br> Two-tone 3rd-Order Intercept <br> Full Power Response ${ }^{(1)}$ <br> Slew Rate <br> Overshoot <br> Settling Time: 0.10\% $0.01 \%$ <br> Overload Recovery Time ${ }^{(2)}$ <br> Phase Margin <br> Rise Time <br> Small Signal <br> Large Signal |  |  | $\begin{gathered} 160 \\ 77 \\ 24 \\ 30 \\ 0.015 \\ 0.015 \\ \\ -91 \\ -98 \\ \\ -90 \\ -97 \\ \\ -83 \\ -87 \\ 70 \\ 60 \\ 60 \\ 20 \\ 49 \\ 310 \\ 2 \\ 20 \\ 64 \\ 60 \\ 60 \\ \\ 3 \\ 15 \end{gathered}$ |  | MHz MHz MHz MHz $\%$ degrees <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBm <br> dBm <br> dBm <br> MHz <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> \% <br> ns <br> ns <br> ns <br> degrees <br> ns <br> ns |
| RATED OUTPUT <br> Voltage Output Over Specification Temperature <br> Output Resistance Load Capacitance Stability <br> Short Circuit Current <br> Short Circuit Current | $\begin{gathered} f_{\mathrm{O}}=1 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ \mathrm{f}_{\mathrm{O}}=1 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~T}_{A}=\mathrm{T}_{\mathrm{MIN}} \text { to } \mathrm{T}_{\mathrm{MAX}} \\ \mathrm{f}_{\mathrm{O}}=1 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=50 \Omega \\ 1 \mathrm{MHz}, \mathrm{Gain}=+1 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+1 \mathrm{~V} / \mathrm{V}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p} \\ \text { Continuous, Source } \\ \text { Continuous, Sink } \end{gathered}$ | $\pm 3$ | $\begin{gathered} \pm 3 \\ \pm 3 \\ 0.0005 \\ 20 \\ +180 \\ -130 \end{gathered}$ |  | V <br> V <br> V <br> $\Omega$ <br> pF <br> mA <br> mA |

## SPECIFICATIONS (CONT)

## ELECTRICAL

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ (including feedback impedance), and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITIONS | OPA628AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| POWER SUPPLY <br> Rated Voltage Derated Performance Current, Quiescent Current, Quiescent | $\begin{gathered} \pm \mathrm{V}_{\mathrm{cc}} \\ \pm \mathrm{V}_{\mathrm{cC}} \\ \mathrm{I}_{\mathrm{O}}=0 \mathrm{mADC} \\ \mathrm{I}_{\mathrm{O}}=0 \mathrm{mADC}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\mathrm{MAX}} \end{gathered}$ | $\pm 4.5$ | $\begin{aligned} & \pm 5 \\ & \\ & 29 \\ & 31 \end{aligned}$ | $\begin{aligned} & \pm 6 \\ & 32 \\ & 35 \end{aligned}$ | VDC <br> VDC <br> mA <br> mA |
| TEMPERATURE RANGE <br> Specification: AP, AU <br> Storage: AP, AU <br> $\theta_{J A} \quad$ AP <br> AU | $\mathrm{T}_{\text {MIN }} \text { and } \mathrm{T}_{\text {MAX }}$ <br> Ambient Temperature | $\begin{array}{r} -40 \\ -55 \end{array}$ | $\begin{gathered} 90 \\ 100 \end{gathered}$ | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) Full power response $=$ slew rate/(2 $2 \pi$ Vpeak). (2) Time for output to resume linear operation after saturation.

## ORDERING INFORMATION

| MODEL | PACKAGE |
| :--- | :---: |
| OPA628AP | 8-Pin Plastic DIP |
| OPA628AU | 8-Pin SOIC |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA628AP | 8-Pin Plastic DIP | 006 |
| OPA628AU | 8-Pin SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ABSOLUTE MAXIMUM RATINGS



NOTE: (1) Packages must be derated based on specified $\theta_{\mathrm{JA}}$. Maximum $\mathrm{T}_{\mathrm{J}}$ must be observed.

PIN CONFIGURATION


## ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures may cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

[^12]
## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

At $V_{C C}= \pm 5 V D C, R_{L}=100 \Omega$ (including feedback impedance), and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.


是

For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ (including feedback impedance), and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.






## TYPICAL PERFORMANCE CURVES (CONT)

At $V_{C C}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ (including feedback impedance), and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted







For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

At $V_{c C}= \pm 5 V D C, R_{L}=100 \Omega$ (including feedback impedance), and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.







At $V_{c C}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ (including feedback impedance), and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.


## DISCUSSION OF PERFORMANCE

The OPA628's classical operational amplifier architecture employs true differential and fully symmetrical inputs allowing optimal performance in either inverting or non-inverting circuit applications. All traditional circuit configurations and op amp theory apply to the OPA628. The use of low drift thin film resistors allows internal operating currents to be laser trimmed at wafer level to optimize AC performance such as distortion, bandwidth and settling time, as well as DC parameters such as input offset voltage. The result is a wideband, high frequency monolithic operational amplifier with a gainbandwidth product of 150 MHz , a spurious free dynamic range (SFDR) of 90 dB , and input offset voltage of $500 \mu \mathrm{~V}$.
The layout considerations described in the "Printed Circuit Board Guidelines" section must be followed to achieve the best possible performance of the OPA628.

## DIFFERENTIAL GAIN AND PHASE

Differential Gain (DG) and Differential Phase (DP) are among the more important specifications for video applications. DG is defined as the percent change in closed-loop gain over a specified change in output voltage level. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. Both DG and DP are specified at the NTSC sub-carrier frequency of 3.58 MHz and the PAL subcarrier of 4.43 MHz . All NTSC measurements were performed using a Tektronix model VM700A Video Measurement Set. All PAL measurements were performed using a Rohde \& Schwarz Video Analyzer UAF.
DG and DP of the OPA628 were measured with the amplifier in a gain of $+2 \mathrm{~V} / \mathrm{V}$ with $75 \Omega$ input impedance and the output back-terminated in $75 \Omega$. The input signal selected from the generator was a 0 V to 1.4 V modulated ramp with sync pulse.


With these conditions the test circuit shown in Figure 1 delivered a 100IRE modulated ramp to the $75 \Omega$ input of the video analyzer. The signal averaging feature of the analyzer was used to establish a reference against which the performance of the amplifier was measured. Signal averaging was also used to measure the DG and DP of the test signal in order to eliminate the generator's contribution to measured amplifier performance. Typical performance of the OPA628 is $0.015 \%$ differential gain and $0.015^{\circ}$ differential phase to both NTSC and PAL standards. Increasing the closed loop
gain degrades the DP and DG.

## GAIN FLATNESS

Small signal $\pm 0.1 \mathrm{~dB}$ gain flatness can be achieved up to 30 MHz in a non-inverting gain of $+2 \mathrm{~V} / \mathrm{V}$ through careful layout of the printed circuit board and frequency shaping of the feedback network. Frequency shaping is achieved empirically by placing a small capacitor in parallel with either the feedback resistor or the input resistor of the OPA628 to compensate for printed circuit parasitic capacitance. A capacitor in the range of approximately 1 pF to 20 pF is sug-
gested. Printed circuit board layout design will determine if pacitor in the range of approximately 1 pF to 20 pF is sug-
gested. Printed circuit board layout design will determine if the capacitor should be placed across the feedback resistor or the input resistor.
Small signal $\pm 0.1 \mathrm{~dB}$ gain flatness of greater than 30 MHz can be achieved at a gain of $+1 \mathrm{~V} / \mathrm{V}$. To eliminate the effects of package lead inductance, a small value resistor should be included in the feedback path. Maximizing gain flatness for
a particular layout requires optimization of the feedback included in the feedback path. Maximizing gain flatness for
a particular layout requires optimization of the feedback resistor; an approximate value is $50 \Omega$ to $75 \Omega$.

## DISTORTION

The OPA628's Harmonic Distortion characteristics when driving a $100 \Omega$ load are shown vs frequency and vs voltage output in the Typical Performance Curves. Distortion can be further optimized by decreasing output loading as also shown in Typical Performance Curves. Include the contribution of Typical Performan Curves.


FIGURE 1. Configuration For Testing Differential Gain/Phase.
the feedback resistance when calculating the effective load resistance at the amplifier output. A high performance spectrum analyzer such as the HP3585B should be used to measure distortion.
Two-tone, third-order intermodulation distortion (IM) is an important parameter for many RF amplifier applications. The specification table shows the OPA628's two-tone, third order IM intercept at 5 MHz and 10 MHz . For these measurements, tones were spaced 200 kHz apart. This data is particularly useful for determining the magnitude of the third-order IM products. The magnitude of the third-order IM products can be easily calculated from the expression:

$$
\begin{aligned}
& \text { Third } \mathrm{IM}=2\left(\mathrm{OPI}^{3} \mathrm{P}-\mathrm{P}_{\mathrm{o}}\right) \\
& \text { where } \mathrm{OPI}^{3} \mathrm{P}= \text { third-order output intercept, } \mathrm{dBm} \\
& \mathrm{P}_{\mathrm{o}}= \text { output level/tone, } \mathrm{dBm} / \text { tone } \\
& \text { Third } \mathrm{IM}= \text { third-order intermodulation ratio } \\
& \text { below each output tone, } \mathrm{dB}
\end{aligned}
$$

As an example, with $\mathrm{OPI}^{3} \mathrm{P}=60 \mathrm{dBm}$, for $\mathrm{P}_{\mathrm{o}}=10 \mathrm{dBm}$, the third order $\mathrm{IM}=2(60-10)=100 \mathrm{~dB}$ below either 10 dBm tone. The OPA628's low IM makes the device an excellent choice for a variety of RF signal processing applications. In order to obtain the full low distortion performance of the OPA628, it is imperative to follow the recommendations described in the "Printed Circuit Board Guidelines" section.

## OUTPUT DRIVE CAPABILITY

The OPA628 has been optimized for low distortion performance with back terminated $50 \Omega$ and $75 \Omega$ loads ( $\mathrm{R}_{\text {LOAD }}=$ $100 \Omega$ and $150 \Omega$, respectively). However, it is capable of driving 6 Vpp into a $50 \Omega$ load with a sacrifice in distortion. This high-output drive capability makes the OPA628 an ideal choice for a wide range of RF, IF, and video applications. All transmission lines should be terminated with the characteristic impedance of the transmission line.

Internal current-limiting circuitry limits output current to about 130 mA at $25^{\circ} \mathrm{C}$. This prevents damage from accidental shorts to common and eliminates the need for external
current-limiting circuitry. Although the device can withstand momentary shorts to either power supply, it is not recommended.

Many demanding high-speed applications such as ADC/ DAC buffers require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitances at the inputs of flash A/D converters. As shown in Figure 2, the OPA628 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing with frequency.

## NOISE FIGURE

The OPA628's voltage and current noise spectral densities are specified in the Typical Performance Curves. For RF applications, however, Noise Figure (NF) is often the preferred noise specification since it allows system noise performance to be more easily calculated. The OPA628's Noise Figure vs Source Resistance is shown in Figure 3 for frequencies above 1 MHz .


FIGURE 2. Small-Signal Output Impedance vs Frequency.


FIGURE 3. Noise Figure vs Source Resistance.

## SETTLING TIME

Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the value of the output transition, a 2 V step. Thus, settling time to $0.01 \%$ requires an error band of $\pm 200 \mu \mathrm{~V}$ centered around the final value of 2 V .
Settling time, specified in an inverting gain of one, is only 64 ns to $0.01 \%$ for a 2 V step. Settling time increases with closed-loop gain and output voltage change as described in the Typical Performance Curves. Preserving settling time requires critical attention to the details as mentioned under "Printed Circuit Board Guidelines." The amplifier also recovers quickly from input overloads. Overload recovery time to linear operation from a $50 \%$ overload is typically only 60 ns . Settling time measurements for the OPA628 were performed in the circuit configuration of Figure 5. A sampling oscilloscope was used with signal averaging.

## CAPACITIVE LOADS

Capacitive loads will decrease the OPA628's phase margin which may cause high frequency peaking or oscillations. Capacitive loads greater than 20 pF should be buffered by connecting a small resistance, usually $5 \Omega$ to $25 \Omega$, in series with the output as shown in Figure 4. This is particularly important when driving high capacitance loads such as flash A/D converters.

FIGURE 4. Driving Capacitive Loads.


BURR-BROWN ${ }^{*}$

In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax cable ( $29 \mathrm{pF} / \mathrm{ft}$ for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

## COMPENSATION

The OPA628 is internally compensated and is stable in unity gain with a phase margin of approximately $60^{\circ}$. However, the unity gain buffer is the most demanding circuit configuration for loop stability and oscillations are most likely to occur in this gain. If possible, use the device in a noise gain of two or greater to improve phase margin and reduce the susceptibility to oscillation. (Note that, from a stability standpoint, an inverting gain of $-1 \mathrm{~V} / \mathrm{V}$ is equivalent to a noise gain of $2 \mathrm{~V} / \mathrm{V}$.) Gain and phase response for other gains are shown in the Typical Performance Curves.
The high-frequency response of the OPA628 in a good layout is very flat with frequency. However, some circuit configurations such as those where large feedback resistances are used, can produce high-frequency gain peaking. This peaking can be minimized by connecting a small capacitor in parallel with the feedback resistor. This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier (typically 2 pF after PC board mounting), and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor, or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. Using small resistor values will preserve the phase margin and avoid peaking by keeping the break frequency of this zero sufficiently high. When high closedloop gains are required, a three-resistor attenuator (tee network) is recommended to avoid using large value resistors with large time constants.

## THERMAL CONSIDERATIONS

The OPA628 does not require a heat sink for operation in most environments. The use of a heat sink, however, will reduce the internal thermal rise and will result in cooler, more reliable operation. At extreme temperatures and under full load conditions a heat sink is necessary. See "Maximum Power Dissipation" curve, Figure 6.

The internal power dissipation is given by the equation $P_{D}=P_{D Q}+P_{D L}$, where $P_{D Q}$ is the quiescent power dissipation and $P_{D L}$ is the power dissipation in the output stage due to the load. (For $\pm \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{P}_{\mathrm{DQ}}=10 \mathrm{~V} \times 32 \mathrm{~mA}=320 \mathrm{~mW}$, $\max )$. For the case where the amplifier is driving a grounded load $\left(\mathrm{R}_{\mathrm{L}}\right)$ with a DC voltage $\left(\mathrm{V}_{\text {out }}\right)$ the maximum value of $\mathrm{P}_{\mathrm{DL}}$ occurs at $\mathrm{V}_{\mathrm{out}}=\mathrm{V}_{\mathrm{cc}} / 2$, and is equal to $\mathrm{P}_{\mathrm{DL}}$, $\max =\left(\mathrm{V}_{\mathrm{CC}}\right)^{2} / 4 \mathrm{R}_{\mathrm{L}}$. Note that it is the voltage across the output transistor, and not the load, that determines the power dissipated in the output stage.

When the output is shorted to common $\mathrm{P}_{\mathrm{DL}}=5 \mathrm{~V} \mathrm{X} 180 \mathrm{~mA}$ $=900 \mathrm{~mW}$. Thus, $\mathrm{P}_{\mathrm{D}}, \max =320 \mathrm{~mW}+900 \mathrm{~mW} \approx 1.2 \mathrm{~W}$. Note that the short-circuit condition represents the maximum


FIGURE 5. Settling Time Test Circuit.
amount of internal power dissipation that can be generated. Thus, the "Maximum Power Dissipation" curve starts at 1.2 W and is derated based on a $175^{\circ} \mathrm{C}$ maximum junction temperature and the junction-to-ambient thermal resistance, $\theta_{\mathrm{JA}}$, of each package. The variation of short-circuit current with temperature is shown in Figure 7.


FIGURE 6. Maximum Power Dissipation.


FIGURE 7. Short-Circuit Current vs Temperature.

## INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The OPA628 incorporates on-chip ESD protection diodes as shown in Figure 8. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.


FIGURE 8. Internal ESD Protection.
All pins on the OPA628 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7 V . This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30 mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10 mA or so whenever possible.

## OFFSET VOLTAGE ADJUSTMENT

The OPA628's input offset voltage is laser-trimmed and will require no further adjustment for most applications. However, if additional adjustment is needed, the circuit in Figure 9 can be used without degrading offset drift with temperature. Avoid external adjustment whenever possible since extraneous noise, such as power supply noise, can be inadvertently coupled into the amplifier's inverting input terminal. Remember that additional offset errors can be created by the amplifier's input bias currents. Whenever possible, match

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

the impedance seen by both inputs as is shown with $\mathrm{R}_{3}$. This will reduce error due to the amplifier's input bias current.


FIGURE 9. Offset Voltage Trim.

## SPICE MODELS

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE models are available for the OPA628. Contact Burr-Brown Applications Department to receive a SPICE diskette.

## RELIABILITY DATA

Reliability reports are available upon request for each of the package options offered.

## DEMONSTRATION BOARDS

Contact Burr-Brown Applications Department for availability of demonstration boards for the OPA628. There are separate demonstration boards for the DIP and SOIC packages. These demonstration boards use the PC board layouts shown in Figures 10a and 10b. They are carefully designed for optimum low distortion performance as described in the wiring precaution section.

## PRINTED CIRCUIT BOARD GUIDELINES

The printed circuit board layout is critical to obtaining the full performance of the OPA628, particularly optimum distortion and gain flatness. The guidelines below should be employed to design the OPA628 printed circuit board. Conceptual layouts illustrating these guidelines for the DIP and SOIC packages are shown in Figures 10a and 10b.

1. Establish the primary ground plane on the IC side of the pc board. The primary ground plane is the lowest impedance ground plane, it should be as wide as possible with minimal interruptions. Connect all unused space on both sides of the board to the ground plane. The ground plane should extend beneath the body of the IC on both sides of the board. A 2-ounce copper ground plane is recommended. The input signal ground return, the load return, and the power supply common should all be connected to the same physical point to avoid ground loops which can cause unwanted feedback.
2. The entire physical circuit should be as small as practical All signal and power supply paths should be as short and direct as possible to minimize stray capacitance and inductance which are detrimental to high frequency performance. Minimize signal trace impedance by keeping traces as wide and short as possible. Stray capacitance should be minimized, especially at high impedance nodes such as the amplifier's input terminals. In addition, stray signal coupling from the output of the amplifier back to the input should be minimized.
3. In general, the use of surface mount components improves performance over through-hole components by minimizing parasitics. (However, it should be noted that use of the DIP version of the OPA628 will not compromise amplifier performance.) If circuit elements with leads are used, the leads should be kept as short as possible ( 6 mm ) to minimize lead inductance. Resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable resistance range to about $1,000 \Omega$ on the high end and to a value that is within the amplifier's output drive limits on the low end. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its load.
4. As with any low distortion, wide bandwidth amplifier, power supply bypassing is extremely critical and must always be used. The system power supplies should be well bypassed at the board level with a minimum of $2.2 \mu \mathrm{~F}$ tantalum capacitors. In addition, all four power supply leads should be locally bypassed to ground as close as possible to the amplifier pins. Surface mount $0.1 \mu \mathrm{~F}$ capacitors will provide the best performance for local bypassing. Johanson $0.1 \mu \mathrm{~F}$ capacitors (part number 250R18B104ZP4W) are used on the OPA628 demonstration board. All power supply bypass capacitors should be low impedance designs and should be located on the primary ground plane side of the pc board for the lowest impedance connection to ground. Properly bypassed and modulation free power supply lines allow optimum amplifier performance.
5. The OPA628 should be soldered directly into the pc board for best performance.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 10a. Conceptual PCB Layout (8-pin DIP).

## Or, Call C cssomer Sevicica a 1-80-588-6.132 (USA Anly)



NOTES: (1) Pad 1 designated by smallest rectangle. (2) DUT installed Top-side. (3) Power supply by-pass caps installed at pad locations on Top-side. (4) All unused area on both sides connected to primary ground-plane. (5) Continue ground-plane under DUT both sides.
FIGURE 10b. Conceptual PCB Layout (8-pin SOIC).
BURR-BROWN
$\equiv 3=3$

For Immediate Assistance, Contact Your Local Salesperson
APPLICATIONS


FIGURE 11. Video Distribution Amplifier.


NOTE: The value of $R_{s}$ varies with the value of the input capacitance of the A/D converter. $\mathrm{R}_{\mathrm{s}}$ is $0 \Omega$ for the ADC614 since the input capacitance in only 5 pF .

| ADC INPUT CAPACITANCE | $\mathbf{R}_{\mathbf{s}}$ |
| :--- | :--- |
| $\mathrm{C}_{\mathbb{I N}}<20 \mathrm{pF}$ | $0 \Omega$ |
| $\mathrm{C}_{\mathbb{I N}}>20 \mathrm{pF}$ | $30 \Omega$ to $50 \Omega$ |

FIGURE 12. Differential Input Buffer Amplifier $(G=2 V / V)$.


FIGURE 13. Low Distortion Unity Gain Difference Amplifier.

## OPA640

# Wideband Voltage Feedback OPERATIONAL AMPLIFIER 

## FEATURES

UNITY-GAIN BANDWIDTH: 1.3 GHz
UNITY-GAIN STABLE

- LOW NOISE: $2.9 n \mathrm{~V} / \sqrt{\mathrm{Hz}}$
- LOW HARMONICS: -75dBc at 10 MHz
- HIGH COMMON MODE REJECTION: 85dB
- HIGH SLEW RATE: 350V/ $\mu \mathrm{s}$


## APPLICATIONS

- COMMUNICATIONS
- MEDICAL IMAGING
- TEST EQUIPMENT
- CCD IMAGING
- ADC/DAC GAIN AMPLIFIER
- HIGH-RESOLUTION VIDEO
- LOW NOISE PREAMPLIFIER
- DIFFERENTIAL AMPLIFIER
- ACTIVE FILTERS
circuit architecture. This allows the OPA640 to be used in all op amp applications requiring high speed and precision.
Low noise, wide bandwidth, and high linearity make this amplifier suitable for a variety of RF and video applications.


## DESCRIPTION

The OPA640 is an extremely wideband operational amplifier featuring low noise, high common mode rejection and high spurious free dynamic range.
The OPA640 is internally compensated for unity-gain stability. This amplifier has a fully symmetrical differential input due to its "classical" operational amplifier


International Airport Industrial Park . Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - TwX: 910-952-1111 . Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .

| PARAMETER | CONDITIONS | OPA640H, P, U |  |  | OPA640HSQ, PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Average Drift, <br> HSQ Grade Over Temperature <br> Power Supply Rejection ( $+\mathrm{V}_{\mathrm{s}}$ ) <br> $\left(-\mathrm{V}_{\mathrm{s}}\right)$ | $\mathrm{V}_{\mathrm{s}}= \pm 4.5$ to $\pm 5.5 \mathrm{~V}$ | $\begin{aligned} & 60 \\ & 53 \end{aligned}$ | $\begin{gathered} \pm 2.0 \\ \pm 10 \\ 75 \\ 60 \end{gathered}$ | $\pm 5$ | * | $\begin{gathered} 1.0 \\ \pm 6 \\ \pm 3.0 \\ * \\ * \end{gathered}$ | $\begin{gathered} \pm 2.0 \\ \pm 5 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \hline \end{gathered}$ |
| INPUT BIAS CURRENT ${ }^{(1)}$ <br> Input Bias Current <br> Over Specified Temperature <br> HSQ Grade Over Temperature Input Offset Current Over Specified Temperature HSQ Grade Over Temperature | $V_{C M}=0 \mathrm{~V}$ $V_{C M}=0 \mathrm{~V}$ |  | $\begin{aligned} & 15 \\ & 30 \\ & \\ & 0.3 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 25 \\ & 75 \\ & \\ & 2.0 \\ & 2.5 \end{aligned}$ |  | $\begin{gathered} 18 \\ 20 \\ * \\ * \\ 0.5 \end{gathered}$ | $\begin{aligned} & 55 \\ & 75 \\ & 1.0 \\ & 2.0 \\ & 3.0 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| NOISE <br> Input Voltage Noise Density $\begin{aligned} & f=100 \mathrm{~Hz} \\ & f=10 \mathrm{kHz} \\ & f=1 \mathrm{MHz} \end{aligned}$ $\mathrm{f}=1 \mathrm{MHz} \text { to } 500 \mathrm{MHz}$ <br> Voltage Noise, BW $=100 \mathrm{~Hz}$ to 500 MHz Input Bias Current Noise Density $\mathrm{f}=0.1 \mathrm{~Hz} \text { to } 20 \mathrm{kHz}$ <br> Noise Figure (NF) $\begin{aligned} & \mathrm{R}_{\mathrm{s}}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{s}}=50 \Omega \end{aligned}$ |  |  | $\begin{gathered} 7.0 \\ 2.8 \\ 2.8 \\ 2.9 \\ 65 \\ \\ 2.0 \\ \\ 2.6 \\ 10.9 \\ \hline \end{gathered}$ |  | \% |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> dB <br> dB |
| INPUT VOLTAGE RANGE Common-Mode Input Range Over Temperature Common-Mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 0.5 \mathrm{~V}$ | $\begin{gathered} \pm 2.5 \\ \pm 2.5 \\ 70 \end{gathered}$ | $\begin{gathered} \pm 2.85 \\ \pm 2.75 \\ 85 \end{gathered}$ |  | 80 | $88$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{gathered} 15 \\| 1 \\ 2 \\| 1 \\ \hline \end{gathered}$ |  |  | * |  | $\mathrm{k} \Omega \\| \mathrm{pF}$ |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain Over Specified Temperature | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \end{aligned}$ | $\begin{array}{r} 50 \\ 45 \\ \hline \end{array}$ | $\begin{aligned} & 57 \\ & 55 \\ & \hline \end{aligned}$ |  | $\underset{*}{53}$ | * |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FREQUENCY RESPONSE, R $_{\text {FB }}=40$ <br> Closed-Loop Bandwidth <br> Slew Rate ${ }^{(2)}$ <br> At Minimum Specified Temperature <br> Settling Time 0.01\% <br> $0.1 \%$ <br> 1\% <br> Spurious Free Dynamic Range <br> Gain Flatness to 0.1 dB <br> Differential Gain at 3.58 MHz , $\mathrm{G}=+2 \mathrm{~V} / \mathrm{V}$ <br> Differential Phase at 3.58 MHz , $\mathrm{G}=+2 \mathrm{~V} / \mathrm{V}$ | $\begin{gathered} \Omega \text { All Four Power Pins Used } \\ \text { Gain }=+1 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+5 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+10 \mathrm{~V} / \mathrm{V} \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+1, \mathrm{f}=5 \mathrm{MHz}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p} \\ \mathrm{G}=+1, \mathrm{f}=10 \mathrm{MHz}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p} \\ \mathrm{G}=+1, \mathrm{f}=20 \mathrm{MHz}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p} \\ \mathrm{G}=+1 \mathrm{or}+2 \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } 1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } 1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega \end{gathered}$ |  | $\begin{gathered} 1.3 \\ 280 \\ 65 \\ 31 \\ 350 \\ 285 \\ 22 \\ 18 \\ 4.5 \\ 85 \\ 75 \\ 65 \\ 120 \\ 0.07 \\ \\ 0.008 \end{gathered}$ |  |  | ** |  | GHz <br> MHz <br> MHz <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ <br> ns <br> ns <br> ns <br> dBc <br> dBc <br> dBc <br> MHz <br> \% <br> Degrees |
| OUTPUT <br> Voltage Output <br> Over Specified Temperature <br> HSQ Grade Over Temperature <br> Voltage Output <br> Over Specified Temperature <br> HSQ Grade Over Temperature <br> Current Output, $+25^{\circ} \mathrm{C}$ <br> Over Specified Temperature <br> HSQ Grade Over Temperature <br> Short Circuit Current <br> Output Resistance | No Load $\mathrm{R}_{\mathrm{L}}=100 \Omega$ <br> $1 \mathrm{MHz}, \mathrm{G}=+1 \mathrm{~V} / \mathrm{V}$ | $\begin{gathered} \pm 2.6 \\ \pm 2.25 \\ \pm 40 \\ \pm 25 \end{gathered}$ | $\begin{gathered} \pm 3.0 \\ \pm 2.5 \\ \pm 52 \\ \pm 45 \\ \\ 75 \\ 0.2 \end{gathered}$ |  | $\begin{gathered} \pm 2.5 \\ * \\ \pm 2.0 \\ * \\ * \\ \pm 25 \end{gathered}$ | $\begin{gathered} \pm 2.8 \\ * \\ \pm 2.25 \\ * \\ * \\ \pm 35 \end{gathered}$ |  | V V <br> V <br> V <br> mA <br> mA <br> mA <br> mA <br> $\Omega$ |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS (CONT)

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 5 \mathrm{~V}, R_{L}=100 \Omega, C_{L}=2 p F, R_{F B}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $R_{F B}=25 \Omega$ for a gain of +1 .

| PARAMETER | CONDITIONS | OPA640H, P, U |  |  | OPA640HSQ, PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current Over Specified Temperature | $\begin{aligned} & T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ & T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{aligned}$ | $\pm 4.5$ | $\begin{gathered} \pm 5 \\ \pm 18 \\ \pm 19 \end{gathered}$ | $\begin{aligned} & \pm 5.5 \\ & \pm 22 \\ & \pm 24 \\ & \hline \end{aligned}$ | * | * | ** | $\begin{gathered} V \\ V \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification: H, P, PB, U, UB HSQ <br> Thermal Resistance <br> P <br> U <br> H | Ambient <br> Ambient <br> $\theta_{\mathrm{JA}}$, Junction to Ambient | -40 | $\begin{aligned} & 120 \\ & 170 \\ & 120 \\ & \hline \end{aligned}$ | +85 | $-55$ | ** | ** | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTE: (1) Slew rate is rate of change from $10 \%$ to $90 \%$ of output voltage step.

## ORDERING INFORMATION

|  | OPA640 ( ) ( ) (Q) |
| :---: | :---: |
| Basic Model Number |  |
|  |  |
| $\mathrm{H}=8$-pin Sidebraze DIP |  |
| $\mathrm{P}=8$-pin Plastic DIP |  |
| U $=8$-pin Plastic SOIC |  |
| Performance Grade Code |  |
| $\mathrm{S}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| $B^{(1)}$ or No Letter $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Reliability Screening |  |
| Q = Q-Screened (HSQ Model Only) |  |

NOTE: (1) The "B" grade of the SOIC package will be designated with a dot. Refer to the mechanical section for the location.

## PIN CONFIGURATION



NOTE: (1) Making use of all four power supply pins is highly recommended, although not required. Using these four pins, instead of just pins 4 and 7 , will lower the effective pin impedance and substantially lower distortion.

## ABSOLUTE MAXIMUM RATINGS

| Internal Power Dissipation ${ }^{(1)} \ldots$................... See Applications InformationDifferential Input Voltage $\ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ T o t a l ~$V |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA640H, HSQ | 8-Pin Sidebraze DIP | 157 |
| OPA640P, PB | 8-Pin DIP | 006 |
| OPA640U, UB | 8-Pin SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## * <br> ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{PF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .







TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .


LARGE SIGNAL TRANSIENT RESPONSE


$\mathrm{G}=+1 \mathrm{~V} / \mathrm{V}$ CLOSED-LOOP
SMALL SIGNAL BANDWIDTH

$A_{V}=+5 \mathrm{~V} / \mathrm{V}$ CLOSED-LOOP
SMALL SIGNAL BANDWIDTH


TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} C, V_{s}= \pm 5 \mathrm{~V}, R_{L}=100 \Omega, C_{L}=2 p F, R_{\text {FB }}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $R_{\text {fe }}=25 \Omega$ for a gain of +1 .


HARMONIC DISTORTION vs FREQUENCY


HARMONIC DISTORTION vs TEMPERATURE




5 MHz HARMONIC DISTORTION vs OUTPUT SWING



## APPLICATIONS INFORMATION

## dISCUSSION OF PERFORMANCE

The OPA640 provides a level of speed and precision not previously attainable in monolithic form. Unlike current feedback amplifiers, the OPA640's design uses a "Classical" operational amplifier architecture and can therefore be used in all traditional operational amplifier applications. While it is true that current feedback amplifiers can provide wider bandwidth at higher gains, they offer some disadvantages. The asymmetrical input characteristics of current feedback amplifiers (i.e. one input is a low impedance) prevents them from being used in a variety of applications. In addition, unbalanced inputs make input bias current errors difficult to correct. Cancelling offset errors (due to input bias currents) through matching of inverting and non-inverting input resistors is impossible because the input bias currents are uncorrelated. Current noise is also asymmetrical and is usually significantly higher on the inverting input. Perhaps most important, settling time to $0.01 \%$ is often extremely poor due to internal design tradeoffs. Many current feedback designs exhibit settling times to $0.01 \%$ in excess of 10 microseconds even though $0.1 \%$ settling times are reasonable. Such amplifiers are completely inadequate for fast settling 12-bit applications.
The OPA640's "Classical" operational amplifier architecture employs true differential and fully symmetrical inputs to eliminate these troublesome problems. All traditional circuit configurations and op amp theory apply to the OPA640.

## WIRING PRECAUTIONS

Maximizing the OPA640's capability requires some wiring precautions and high-frequency layout techniques. Oscillation, ringing, poor bandwidth and settling, gain peaking, and
instability are typical problems plaguing all high-speed amplifiers when they are improperly used. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths. They should also be as short as possible. The entire physical circuit should be as small as practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the amplifier's input terminals. Stray signal coupling from the output or power supplies to the inputs should be minimized. All circuit element leads should be no longer than $1 / 4$ inch ( 6 mm ) to minimize lead inductance, and low values of resistance should be used. This will minimize time constants formed with the circuit capacitances and will eliminate stray, parasitic circuits.
Grounding is the most important application consideration for the OPA640, as it is with all high-frequency circuits. Oscillations at high frequencies can easily occur if good grounding techniques are not used. A heavy ground plane (2oz copper recommended) should connect all unused areas on the component side. Good ground planes can reduce stray signal pickup, provide a low resistance, low inductance common return path for signal and power, and can conduct heat from active circuit package pins into ambient air by convection.
Supply bypassing is extremely critical and must always be used, especially when driving high current loads. Both power supply leads should be bypassed to ground as close as possible to the amplifier pins. Tantalum capacitors $(2.2 \mu \mathrm{~F})$ with very short leads are recommended. A parallel $0.01 \mu \mathrm{~F}$ ceramic must also be added. Surface mount bypass capacitors will produce excellent results due to their low lead inductance. Additionally, suppression filters can be used to isolate noisy supply lines. Properly bypassed and modula-tion-free power supply lines allow full amplifier output and optimum settling time performance.

## For Immediate Assistance, Contact Your Local Salesperson

## Points to Remember

1) Making use of all four power supply pins will lower the effective power supply impedance seen by the input and output stages. This will improve the AC performance including lower distortion. The lowest distortion is achieved when running separate traces to $\mathrm{V}_{\mathrm{S} 1}$ and $\mathrm{V}_{\mathrm{S} 2}$. Power supply bypassing with $0.01 \mu \mathrm{~F}$ and $2.2 \mu \mathrm{~F}$ surface mount capacitors on the topside of the PC board is recommended. It is essential to keep the $0.01 \mu \mathrm{~F}$ capacitor very close to the power supply pins. Refer to the DEM-OPA64X data sheet for the recommended layout and component placements.
2) Whenever possible, use surface mount. Don't use point-to-point wiring as the increase in wiring inductance will be detrimental to AC performance. However, if it must be used, very short, direct signal paths are required. The input signal ground return, the load ground return, and the power supply common should all be connected to the same physical point to eliminate ground loops, which can cause unwanted feedback.
3) Surface mount on backside of PC Board. Good component selection is essential. Capacitors used in critical locations should be a low inductance type with a high quality dielectric material. Likewise, diodes used in critical locations should be Schottky barrier types, such as HP50822835 for fast recovery and minimum charge storage. Ordinary diodes will not be suitable in RF circuits.
4) Whenever possible, solder the OPA640 directly into the PC board without using a socket. Sockets add parasitic capacitance and inductance, which can seriously degrade AC performance or produce oscillations.
5) Use a small feedback resistor (usually $25 \Omega$ ) in unity-gain voltage follower applications for the best performance. For gain configurations, resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable resistance range to about $1 \mathrm{k} \Omega$ on the high end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon resistors will be satisfactory, but wirewound resistors (even "non-inductive" types) are absolutely unacceptable in high-frequency circuits. Feedback resistors should be placed directly between the output and the inverting input on the backside of the PC board. This placement allows for the shortest feedback path and the highest bandwidth. Refer to the demonstration board layout at the end of the data sheet. A longer feedback path than this will decrease the realized bandwidth substantially.
6) Due to the extremely high bandwidth of the OPA640, the SOIC package is strongly recommended due its low parasitic impedance. The parasitic impedance in the PDIP and CERDIP packages causes the OPA640 to experience about 5 dB of gain peaking in unity-gain configurations. This is compared with virtually no gain peaking in the SOIC package in unity-gain. The gain peaking in the PDIP and CERDIP packages is minimized in gains of 2 or greater, however. Surface mount components (chip resistors, capacitors, etc.) have low lead inductance and are also strongly recommended.
7) Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its load. Lowest distortion is achieved with high impedance loads.
8) Don't forget that these amplifiers use $\pm 5 \mathrm{~V}$ supplies. Although they will operate perfectly well with +5 V and -5.2 V , use of $\pm 15 \mathrm{~V}$ supplies will destroy the part.
9) Standard commercial test equipment has not been designed to test devices in the OPA640's speed range. Benchtop op amp testers and ATE systems will require a special test head to successfully test these amplifiers.
10) Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears purely resistive.
11) Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is essential; there are no shortcuts.

## OFFSET VOLTAGE ADJUSTMENT

If additional offset adjustment is needed, the circuit in Figure 1 can be used without degrading offset drift with temperature. Avoid external adjustment whenever possible since extraneous noise, such as power supply noise, can be inadvertently coupled into the amplifier's inverting input terminal. Remember that additional offset errors can be created by the amplifier's input bias currents. Whenever possible, match the impedance seen by both inputs as is shown with $\mathrm{R}_{3}$. This will reduce input bias current errors to the amplifier's offset current.


FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The OPA640 incor-
porates on-chip ESD protection diodes as shown in Figure 2. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.


FIGURE 2. Internal ESD Protection.

All pins on the OPA640 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7 V . This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30 mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10 mA or so whenever possible.
The OPA640 utilizes a fine geometry high speed process that withstands 500 V using Human Body Model and 100 V using the Machine Model. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, static protection is strongly recommended when handling the OPA640.

## OUTPUT DRIVE CAPABILITY

The OPA640 has been optimized to drive $75 \Omega$ and $100 \Omega$ resistive loads. The device can drive 2 Vp -p into a $75 \Omega$ load. This high-output drive capability makes the OPA640 an ideal choice for a wide range of RF, IF, and video applications. In many cases, additional buffer amplifiers are unneeded.
Many demanding high-speed applications such as ADC/DAC buffers require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitances at the inputs of flash A/D converters. As shown in Figure 3, the OPA640 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing with frequency.


FIGURE 3. Closed-Loop Output Impedance vs Frequency.

## THERMAL CONSIDERATIONS

The OPA640 does not require a heat sink for operation in most environments. At extreme temperatures and under full load conditions a heat sink may be necessary.
The internal power dissipation is given by the equation $P_{D}=P_{D Q}+P_{D L}$, where $P_{D Q}$ is the quiescent power dissipation and $P_{D L}$ is the power dissipation in the output stage due to the load. (For $\pm \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{P}_{\mathrm{DQ}}=10 \mathrm{~V} \times 22 \mathrm{~mA}=220 \mathrm{~mW}$, max). For the case where the amplifier is driving a grounded load $\left(R_{L}\right)$ with a DC voltage ( $\pm \mathrm{V}_{\text {OUT }}$ ) the maximum value of $\mathrm{P}_{\mathrm{DL}}$ occurs at $\pm \mathrm{V}_{\text {out }}= \pm \mathrm{V}_{\mathrm{cc}} / 2$, and is equal to $\mathrm{P}_{\mathrm{DL}}$, $\max =\left( \pm \mathrm{V}_{\mathrm{CC}}\right)^{2} / 4 \mathrm{R}_{\mathrm{L}}$. Note that it is the voltage across the output transistor, and not the load, that determines the power dissipated in the output stage.
A short-circuit condition represents the maximum amount of internal power dissipation that can be generated. The variation of output current with temperature is shown in Figure 4.


FIGURE 4. Output Current vs. Temperature.

## CAPACITIVE LOADS

The OPA640's output stage has been optimized to drive low resistive loads. Capacitive loads, however, will decrease the amplifier's phase margin which may cause high frequency peaking or oscillations. Capacitive loads greater than 2 pF should be buffered by connecting a small resistance, usually $5 \Omega$ to $25 \Omega$, in series with the output as shown in Figure 5. This is particularly important when driving high capacitance loads such as flash $A / D$ converters. Increasing the gain from +1 will improve the capacitive load drive due to increased phase margin.


FIGURE 5. Driving Capacitive Loads.
In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax cable ( $29 \mathrm{pF} /$ foot for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

## COMPENSATION

The OPA640 is internally compensated and is stable in unity gain with a phase margin of approximately $60^{\circ}$. However, the unity gain buffer is the most demanding circuit configuration for loop stability and oscillations are most likely to occur in this gain. If possible, use the device in a noise gain of two or greater to improve phase margin and reduce the susceptibility to oscillation. (Note that, from a stability standpoint, an inverting gain of $-1 \mathrm{~V} / \mathrm{V}$ is equivalent to a noise gain of 2.) Gain and phase response for other gains are shown in the Typical Performance Curves.
The high-frequency response of the OPA640 in a good layout is very flat with frequency. However, some circuit configurations such as those where large feedback resistances are used, can produce high-frequency gain peaking. This peaking can be minimized by connecting a small capacitor in parallel with the feedback resistor. This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier (typically 2 pF after PC board mounting), and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor, or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and
closed-loop gain. Using small resistor values will preserve the phase margin and avoid peaking by keeping the break frequency of this zero sufficiently high. When high closedloop gains are required, a three-resistor attenuator (tee network) is recommended to avoid using large value resistors with large time constants.

## SETTLING TIME

Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the value of the output transition, a 2 V step. Thus, settling time to $0.01 \%$ requires an error band of $\pm 200 \mu \mathrm{~V}$ centered around the final value of 2 V .
Settling time, specified in an inverting gain of one, occurs in only 15 ns to $0.01 \%$ for a 2 V step, making the OPA640 one of the fastest settling monolithic amplifiers commercially available. Settling time increases with closed-loop gain and output voltage change as described in the Typical Performance Curves. Preserving settling time requires critical attention to the details as mentioned under "Wiring Precautions." The amplifier also recovers quickly from input overloads. Overload recovery time to linear operation from a $50 \%$ overload is typically only 35 ns .
In practice, settling time measurements on the OPA640 prove to be very difficult to perform. Accurate measurement is next to impossible in all but the very best equipped labs. Among other things, a fast flat-top generator and high speed oscilloscope are needed. Unfortunately, fast flat-top generators, which settle to $0.01 \%$ in sufficient time, are scarce and expensive. Fast oscilloscopes, however, are more commonly available. For best results a sampling oscilloscope is recommended. Sampling scopes typically have bandwidths that are greater than 1 GHz and very low capacitance inputs. They also exhibit faster settling times in response to signals that would tend to overload a real-time oscilloscope.

## DIFFERENTIAL GAIN AND PHASE

Differential Gain (DG) and Differential Phase (DP) are among the more important specifications for video applications. DG is defined as the percent change in closed-loop gain over a specified change in output voltage level. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. Both DG and DP are specified at the NTSC sub-carrier frequency of 3.58 MHz . DG and DP increase with closed-loop gain and output voltage transition as shown in the Typical Performance Curves. All measurements were performed using a Tektronix model VM700 Video Measurement Set.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## DISTORTION

The OPA640's Harmonic Distortion characteristics vs frequency and power output are shown in the Typical Performance Curves. Distortion can be further improved by increasing the load resistance. Refer to Figure 6. Remember to include the contribution of the feedback resistance when calculating the effective load resistance seen by the amplifier.


FIGURE 6. 5MHz Harmonic Distortion vs Load Resistance.
The third-order intercept point is an important parameter for many RF amplifier applications. Figure 7 shows the OPA640's single tone, third-order intercept vs frequency. This curve is particularly useful for determining the magnitude of the third harmonic as a function of frequency, load resistance, and gain. For example, assume that the application requires the OPA640 to operate in a gain of $+1 \mathrm{~V} / \mathrm{V}$ and drive 2 V p-p into $50 \Omega$ at a frequency of 10 MHz . Referring to Figure 11 we find that the intercept point is +47 dBm . The magnitude of the third harmonic can now be easily calculated from the expression:

Third Harmonic $(\mathrm{dBc})=2\left(\mathrm{OPI}^{3} \mathrm{P}-\mathrm{P}_{\mathrm{o}}\right)$
where $\mathrm{OPI}^{3} \mathrm{P}=$ third-order intercept, dBm

$$
\mathrm{P}_{\mathrm{o}}=\text { output level, } \mathrm{dBm}
$$

For this case $\mathrm{OPI}^{3} \mathrm{P}=47 \mathrm{dBm}, \mathrm{P}_{\mathrm{o}}=47 \mathrm{dBm}$, and the third Harmonic $=2(47-10)=74 \mathrm{~dB}$ below the fundamental tone. The OPA640's low distortion makes the device an excellent choice for a variety of RF signal processing applications.
The value for the two-tone, third-order intercept is typically 8 dB lower than the single tone value.


FIGURE 7. Single-Tone, 3rd Order Intercept Point vs Frequency.

## NOISE FIGURE

The OPA640 voltage and current noise spectral densities are specified in the Typical Performance Curves. For RF applications, however, Noise Figure (NF) is often the preferred noise specification since it allows system noise performance to be more easily calculated. The OPA640's Noise Figure vs Source Resistance is shown in Figure 8.


FIGURE 8. Noise Figure vs Source Resistance.

BE

## ENVIRONMENTAL (Q) SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials and fabrication of the device -it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown "Q-Screening" provides environmental screening to our standard industrial products, thus enhancing reliability. The screening illustrated in the following table is performed to selected stress levels similar to those of MIL-STD-883.

| SCREEN | METHOD |
| :--- | :---: |
| Internal Visual | Burr-Brown QC4118 |
| Stabilization Bake | Temperature $=150^{\circ} \mathrm{C}, 24 \mathrm{hrs}$ |
| Temperature Cycling | Temperature $=-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}, 10$ cycles |
| Burn-In Test | Temperature $=125^{\circ} \mathrm{C}, 160 \mathrm{hrs}$ minimum |
| Centrifuge | $20,000 \mathrm{G}$ |
| Hermetic Seal | Fine: He leak rate $<5 \times 10^{-8} \mathrm{~atm} \mathrm{co} / \mathrm{s}, 30 \mathrm{PSiG}$ |
|  | Gross: Perflourocarbon bubble test,60PSiG |
| Electrical Tests | As described in specifications tables. |
| External Visual | Burr-Brown QC5150 |

NOTE: Q Screening is available on the HS package only.

## APPLICATIONS



FIGURE 9. Low Noise, Wideband FET Input Op Amp.

## SPICE MODELS

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE models are available for the OPA640. Contact Burr-Brown Applications Department to receive a spice diskette.

## DEMONSTRATION BOARDS

Demonstration boards to speed prototyping are available. Refer to the DEM-OPA64x data sheet for details.


FIGURE 10. Differential Input Buffer Amplifier ( $\mathrm{G}=+2 \mathrm{~V} / \mathrm{V}$ ).


FIGURE 11. Unity Gain Difference Amplifier.

Or，Call Customer Service at 1－800－548－6132（USA Only）


FIGURE 12．Video Gain Amplifier．


FIGURE 13．Differential Line Driver for $50 \Omega$ or $75 \Omega$ Systems．


FIGURE 14．Wideband，Fast－Settling Instrumentation Amplifier．

## Wideband Voltage Feedback OPERATIONAL AMPLIFIER

## FEATURES

- GAIN-BANDWIDTH: 1.6 GHz
- STABLE IN GAINS $\geq 2$
- LOW DIFFERENTIAL GAIN/PHASE ERRORS: 0.015\%/0.006 ${ }^{\circ}$
- HIGH SLEW RATE: 650V/ $\mu \mathrm{s}$
- FAST 12-BIT SETTLING: 18ns (0.01\%)
- HIGH COMMON MODE REJECTION: 80dB
- LOW HARMONICS: -72 dBc at 10 MHz


## DESCRIPTION

The OPA641 is an extremely wideband operational amplifier featuring low noise, high slew rate and high spurious free dynamic range.
The OPA641 is conservatively compensated for stability in gains of 2 or greater. This amplifier has a fully symmetrical differential input due to its "classical"

## APPLICATIONS

- COMMUNICATIONS
- MEDICAL IMAGING
- TEST EQUIPMENT
- CCD IMAGING
- ADC/DAC GAIN AMPLIFIER
- HIGH-RESOLUTION VIDEO
- LOW NOISE PREAMPLIFIER
- ACTIVE FILTERS
operational amplifier circuit architecture. This allows the OPA641 to be used in all op amp applications requiring high speed and precision.
Low noise, wide bandwidth, and high linearity make this amplifier suitable for a variety of RF, video, and imaging applications.


SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted.


## SPECIFICATIONS (CONT)

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted.

| PARAMETER | CONDITIONS | OPA641H, P, U |  |  | OPA641HSQ, PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current Over Specified Temperature | $\begin{aligned} & T_{\text {MIN }} \text { to } T_{\text {Max }} \\ & T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{aligned}$ | $\pm 4.5$ | $\begin{gathered} \pm 5 \\ \pm 15 \\ \pm 19 \end{gathered}$ | $\begin{aligned} & \pm 5.5 \\ & \pm 22 \\ & \pm 24 \end{aligned}$ | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification: H, P, PB, U, UB HSQ <br> Thermal Resistance <br> $P$ <br> U <br> H | Ambient <br> Ambient <br> $\theta_{\mathrm{JA}}$, Junction to Ambient | -40 | $\begin{aligned} & 120 \\ & 170 \\ & 120 \\ & \hline \end{aligned}$ | +85 | $-55$ | * | $+125$ | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTE: (1) Slew rate is rate of change from $10 \%$ to $90 \%$ of output voltage step.

## ORDERING INFORMATION



NOTE: (1) The " B " grade of the SOIC package will be designated with a " B ". Refer to the mechanical section for the location.

## PIN CONFIGURATION



NOTE: (1) Making use of all four power supply pins is highly recommended, although not required. Using these four pins, instead of just pins 4 and 7 , will lower the effective pin impedance and substantially lower distortion.

## ABSOLUTE MAXIMUM RATINGS



## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA641H, HSQ | 8-Pin Cerdip | 157 |
| OPA641P, PB | 8-Pin DIP | 006 |
| OPA641U, UB | 8-Pin SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## 6 <br> ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

[^13]
## Or，Call Customer Service at 1－800－548－6132（USA Only）

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted．







## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted.


LARGE SIGNAL TRANSIENT RESPONSE


SMALL SIGNAL TRANSIENT RESPONSE



## Or，Call Customer Service at 1－800－548－6132（USA Only）

TYPICAL PERFORMANCE CURVES（CONT）
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted．


NOTE：Dip Bandwidth $=785 \mathrm{MHz}$




N SUヨlコITdWV 7甘NOIIVYヨdO


## APPLICATIONS INFORMATION

## discussion of performance

The OPA641 provides a level of speed and precision not previously attainable in monolithic form. Unlike current feedback amplifiers, the OPA641's design uses a "Classical" operational amplifier architecture and can therefore be used in all traditional operational amplifier applications. While it is true that current feedback amplifiers can provide wider bandwidth at higher gains, they offer some disadvantages. The asymmetrical input characteristics of current feedback amplifiers (i.e. one input is a low impedance) prevents them from being used in a variety of applications. In addition, unbalanced inputs make input bias current errors difficult to correct. Bias current cancellation through matching of inverting and non-inverting input resistors is impossible because the input bias currents are uncorrelated. Current noise is also asymmetrical and is usually significantly higher on the inverting input. Perhaps most important, settling time to $0.01 \%$ is often extremely poor due to internal design tradeoffs. Many current feedback designs exhibit settling times to $0.01 \%$ in excess of 10 microseconds even though $0.1 \%$ settling times are reasonable. Such amplifiers are completely inadequate for fast settling 12-bit applications.

The OPA641's "Classical" operational amplifier architecture employs true differential and fully symmetrical inputs to eliminate these troublesome problems. All traditional circuit configurations and op amp theory apply to the OPA641.

## WIRING PRECAUTIONS

Maximizing the OPA641's capability requires some wiring precautions and high-frequency layout techniques. Oscillation, ringing, poor bandwidth and settling, gain peaking, and instability are typical problems plaguing all high-speed amplifiers when they are improperly used. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths. They should also be as short as possible. The entire physical circuit should be as small as practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the amplifier's input terminals. Stray signal coupling from the output or power supplies to the inputs should be minimized. All circuit element leads should be no longer than $1 / 4$ inch ( 6 mm ) to minimize lead inductance, and low values of resistance should be used. This will minimize time constants formed with the circuit capacitances and will eliminate stray, parasitic circuits.
Grounding is the most important application consideration for the OPA641, as it is with all high-frequency circuits. Oscillations at high frequencies can easily occur if good grounding techniques are not used. A heavy ground plane (2oz copper recommended) should connect all unused areas on the component side. Good ground planes can reduce stray signal pickup, provide a low resistance, low inductance common return path for signal and power, and can conduct
heat from active circuit package pins into ambient air by convection.
Supply bypassing is extremely critical and must always be used, especially when driving high current loads. Both power supply leads should be bypassed to ground as close as possible to the amplifier pins. Tantalum capacitors $(2.2 \mu \mathrm{~F})$ with very short leads are recommended. A parallel $0.01 \mu \mathrm{~F}$ ceramic must also be added. Surface mount bypass capacitors will produce excellent results due to their low lead inductance. Additionally, suppression filters can be used to isolate noisy supply lines. Properly bypassed and modula-tion-free power supply lines allow full amplifier output and optimum settling time performance.

## Points to Remember

1) Making use of all four power supply pins will lower the effective power supply impedance seen by the input and output stages. This will improve the AC performance including lower distortion. The lowest distortion is achieved when running separated traces to $\mathrm{V}_{\mathrm{S} 1}$ and $\mathrm{V}_{\mathrm{S} 2}$. Power supply bypassing with $0.01 \mu \mathrm{~F}$ and $2.2 \mu \mathrm{~F}$ surface mount capacitors on the topside of the PC board is recommended. It is essential to keep the $0.01 \mu \mathrm{~F}$ capacitor very close to the power supply pins. Refer to the DEM-OPA64x Datasheet for the recommended layout and component placement.
2) Whenever possible, use surface mount. Don't use point-to-point wiring as the increase in wiring inductance will be detrimental to AC performance. However, if it must be used, very short, direct signal paths are required. The input signal ground return, the load ground return, and the power supply common should all be connected to the same physical point to eliminate ground loops, which can cause unwanted feedback.
3) Surface mount on the PC Board. Good component selection is essential. Capacitors used in critical locations should be a low inductance type with a high quality dielectric material. Likewise, diodes used in critical locations should be Schottky barrier types, such as HP5082-2835 for fast recovery and minimum charge storage. Ordinary diodes will not be suitable in RF circuits.
4) Whenever possible, solder the OPA641 directly into the PC board without using a socket. Sockets add parasitic capacitance and inductance, which can seriously degrade AC performance or produce oscillations.
5) Use a small feedback resistor (usually $25 \Omega$ ) in unity-gain voltage follower applications for the best performance. For gain configurations, resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable resistance range to about $1 \mathrm{k} \Omega$ on the high end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon resistors will be satisfactory, but wirewound resistors (even "non-inductive" types) are absolutely unacceptable in high-frequency circuits. Feedback resistors should be placed directly between the output and the inverting input on the backside of the PC board. This placement allows for the shortest feedback path and the

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

highest bandwidth. See the demonstration board layout at the end of the datasheet. A longer feedback path than this will decrease the realized bandwidth substantially.
6) Due to the extremely high bandwidth of the OPA641, the SOIC package is strongly recommended due its low parasitic impedance. The parasitic impedance in the PDIP and CERDIP packages causes the OPA641 to experience about 5 dB of gain peaking in unity-gain configurations. This is compared with virtually no gain peaking in the SOIC package in unity-gain. The gain peaking in the PDIP and CERDIP packages is minimized in gains of 4 or greater, however. Surface mount components (chip resistors, capacitors, etc.) also have low lead inductance and are therefore strongly recommended.
7) Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its load. Lowest distortion is achieved with high impedance loads.
8) Don't forget that these amplifiers use $\pm 5 \mathrm{~V}$ supplies. Although they will operate perfectly well with +5 V and -5.2 V , use of $\pm 15 \mathrm{~V}$ supplies will destroy the part.
9) Standard commercial test equipment has not been designed to test devices in the OPA641's speed range. Benchtop op amp testers and ATE systems will require a special test head to successfully test these amplifiers.
10) Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears purely resistive.
11) Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is essential; there are no shortcuts.

## OFFSET VOLTAGE ADJUSTMENT

If additional offset adjustment is needed, the circuit in Figure 1 can be used without degrading offset drift with

temperature. Avoid external adjustment whenever possible since extraneous noise, such as power supply noise, can be inadvertently coupled into the amplifier's inverting input terminal. Remember that additional offset errors can be created by the amplifier's input bias currents. Whenever possible, match the impedance seen by both inputs as is shown with $\mathrm{R}_{3}$. This will reduce input bias current errors to the amplifier's offset current.

## INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The OPA641 incorporates on-chip ESD protection diodes as shown in Figure 2. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.


FIGURE 2. Internal ESD Protection.

All pins on the OPA641 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7 V . This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30 mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10 mA or so whenever possible.
The OPA641 utilizes a fine geometry high speed process that withstands 500 V using Human Body Model and 100 V using the Machine Model. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, static protection is strongly recommended when handling the OPA641.

## OUTPUT DRIVE CAPABILITY

The OPA641 has been optimized to drive $75 \Omega$ and $100 \Omega$ resistive loads. The device can drive $2 \mathrm{~V} p-\mathrm{p}$ into a $75 \Omega$ load. This high-output drive capability makes the OPA641 an ideal choice for a wide range of RF, IF, and video applications. In many cases, additional buffer amplifiers are unneeded.

FIGURE 1. Offset Voltage Trim.

Many demanding high-speed applications such as ADC/DAC buffers require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitances at the inputs of flash A/D converters. As shown in Figure 3, the OPA641 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing with frequency.


FIGURE 3. Small-Signal Output Impedance vs Frequency.

## THERMAL CONSIDERATIONS

The OPA641 does not require a heat sink for operation in most environments. At extreme temperatures and under full load conditions a heat sink may be necessary.
The internal power dissipation is given by the equation $\mathrm{P}_{\mathrm{D}}=\mathrm{P}_{\mathrm{DQ}}+\mathrm{P}_{\mathrm{DL}}$, where $\mathrm{P}_{\mathrm{DQ}}$ is the quiescent power dissipation and $P_{D L}$ is the power dissipation in the output stage due to the load. (For $\pm \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{P}_{\mathrm{DQ}}=10 \mathrm{~V} \times 24 \mathrm{~mA}=240 \mathrm{~mW}$, max). For the case where the amplifier is driving a grounded load $\left(R_{L}\right)$ with a DC voltage $\left( \pm V_{\text {OUT }}\right)$ the maximum value of $P_{D L}$ occurs at $\pm \mathrm{V}_{\text {out }}= \pm \mathrm{V}_{\mathrm{Cc}} / 2$, and is equal to $\mathrm{P}_{\mathrm{DL}}$, $\max =\left( \pm \mathrm{V}_{\mathrm{CC}}\right)^{2} / 4 \mathrm{R}_{\mathrm{L}}$. Note that it is the voltage across the output transistor, and not the load, that determines the power dissipated in the output stage.
The short-circuit condition represents the maximum amount of internal power dissipation that can be generated. The variation of output current with temperature is shown in the Typical Performance Curves.

## CAPACITIVE LOADS

The OPA641's output stage has been optimized to drive low resistive loads. Capacitive loads, however, will decrease the amplifier's phase margin which may cause high frequency peaking or oscillations. Capacitive loads greater than 5 pF should be buffered by connecting a small resistance, usually $5 \Omega$ to $25 \Omega$, in series with the output as shown in Figure 4. This is particularly important when driving high capacitance loads such as flash A/D converters.
In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax


FIGURE 4. Driving Capacitive Loads.
cable ( $29 \mathrm{pF} /$ foot for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

## COMPENSATION

The OPA641 is internally compensated and is stable in unity gain with a phase margin of approximately $60^{\circ}$. However, the unity gain buffer is the most demanding circuit configuration for loop stability and oscillations are most likely to occur in this gain. If possible, use the device in a noise gain of two or greater to improve phase margin and reduce the susceptibility to oscillation. (Note that, from a stability standpoint, an inverting gain of $-1 \mathrm{~V} / \mathrm{V}$ is equivalent to a noise gain of 2.) Gain and phase response for other gains are shown in the Typical Performance Curves.
The high-frequency response of the OPA641 in a good layout is very flat with frequency. However, some circuit configurations such as those where large feedback resistances are used, can produce high-frequency gain peaking. This peaking can be minimized by connecting a small capacitor in parallel with the feedback resistor. This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier (typically 2 pF after PC board mounting), and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor, or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. Using small resistor values will preserve the phase margin and avoid peaking by keeping the break frequency of this zero sufficiently high. When high closedloop gains are required, a three-resistor attenuator (tee network) is recommended to avoid using large value resistors with large time constants.

## SETTLING TIME

Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the value of the output transition, a 2 V step. Thus, settling time to $0.01 \%$ requires an error band of $\pm 200 \mu \mathrm{~V}$ centered around the final value of 2 V .

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

Settling time, specified in an inverting gain of one, occurs in only 18 ns to $0.01 \%$ for a 2 V step, making the OPA641 one of the fastest settling monolithic amplifiers commercially available. Settling time increases with closed-loop gain and output voltage change as described in the Typical Performance Curves. Preserving settling time requires critical attention to the details as mentioned under "Wiring Precautions." The amplifier also recovers quickly from input overloads. Overload recovery time to linear operation from a $50 \%$ overload is typically only 30 ns .
In practice, settling time measurements on the OPA641 prove to be very difficult to perform. Accurate measurement is next to impossible in all but the very best equipped labs. Among other things, a fast flat-top generator and high speed oscilloscope are needed. Unfortunately, fast flat-top generators, which settle to $0.01 \%$ in sufficient time, are scarce and expensive. Fast oscilloscopes, however, are more commonly available. For best results a sampling oscilloscope is recommended. Sampling scopes typically have bandwidths that are greater than 1 GHz and very low capacitance inputs. They also exhibit faster settling times in response to signals that would tend to overload a real-time oscilloscope.
Figure 6 shows the test circuit used to measure settling time for the OPA641. This approach uses a 16 -bit sampling oscilloscope to monitor the input and output pulses. These waveforms are captured by the sampling scope, averaged, and then subtracted from each other in software to produce the error signal. This technique eliminates the need for the traditional "false-summing junction," which adds extra parasitic capacitance. Note that instead of an additional flat-top generator, this technique uses the scope's built-in calibration source as the input signal.

## DIFFERENTIAL GAIN AND PHASE

Differential Gain (DG) and Differential Phase (DP) are among the more important specifications for video applications. DG is defined as the percent change in closed-loop gain over a specified change in output voltage level. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. Both DG and DP are specified at the NTSC sub-carrier frequency of 3.58 MHz . DG and DP increase with closed-loop gain and output voltage transition. All measurements were performed using a Tektronix model VM700 Video Measurement Set.

## DISTORTION AND NOISE

The OPA641's Harmonic Distortion characteristics vs frequency and power output in the Typical Performance Curves. Distortion can be further improved by increasing the load resistance (refer to Figure 5). Remember to include the contribution of the feedback resistance when calculating the effective load resistance seen by the amplifier.

Although harmonic distortion may decrease with higher load resistances (i.e. higher feedback resistors), the effective output noise will increase due to the higher resistance. Therefore, noise or harmonic distortion may be optimized by picking the appropriate feedback resistor.


OPA641

For this case $\mathrm{OPI}^{3} \mathrm{P}=38 \mathrm{dBm}, \mathrm{P}_{\mathrm{o}}=7 \mathrm{dBm}$, and the thirdHarmonic $=2(38-7)=62 \mathrm{~dB}$ below the fundamental tone. The OPA641's low IMD makes the device an excellent choice for a variety of RF signal processing applications. The value for the two-tone, third-order intercept is typically 6 dB lower than the single-tone value.


FIGURE 6. Single-Tone, Third Order Intercept Point vs Frequency.

EPE

# For Immediate Assistance, Contact Your Local Salesperson 

## NOISE FIGURE

The OPA641 voltage and current noise spectral densities are specified in the Typical Performance Curves. For RF applications, however, Noise Figure (NF) is often the preferred noise specification since it allows system noise performance to be more easily calculated. The OPA641's Noise Figure vs Source Resistance is shown in Figure 7.


FIGURE 7. Noise Figure vs Source Resistance.

## SPICE MODELS

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE models are available for the OPA641. Contact Burr-Brown Applications Department to receive a spice diskette.

## ENVIRONMENTAL (Q) SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials and fabrication of the device -it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown "Q-Screening" provides environmental screening to our standard industrial products, thus enhancing reliability. The screening illustrated in the following table is performed to selected stress levels similar to those of MIL-STD-883.

| SCREEN | METHOD |
| :--- | :---: |
| Internal Visual | Burr-Brown QC4118 |
| Stabilization Bake | Temperature $=150^{\circ} \mathrm{C}, 24 \mathrm{hrs}$ |
| Temperature Cycling | Temperature $=-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}, 10$ cycles |
| Burn-In Test | Temperature $=125^{\circ} \mathrm{C}, 160 \mathrm{hrs}$ minimum |
| Centrifuge | $20,000 \mathrm{G}$ |
| Hermetic Seal | Fine: He leak rate $<5 \times 1 \times 0^{-8} \mathrm{~atm} \mathrm{cc} / \mathrm{s}, 30 \mathrm{PSiG}$ |
|  | Gross: Perflourocarbon bubble test, 60 PSiG |
| Electrical Tests | As described in specifications tables. |
| External Visual | Burr-Brown QC5150 |

NOTE: Q Screening is available on the HSQ package only.

## DEMONSTRATION BOARDS

Demonstration boards to speed prototyping are available. Refer to the DEM-OPA64x Datasheet for details.

## Or，Call Customer Service at 1－800－548－6132（USA Only）

## APPLICATIONS



FIGURE 8．Video Gain Amplifier．


Differential Voltage Gain $=10 \mathrm{~V} / \mathrm{V}=1+2 \mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{G}}$
FIGURE 9．Wideband，Fast－Settling Instrumentation Amplifier．


FIGURE 10．Differential Gain Amplifier and Driver for $50 \Omega$ or $75 \Omega$ Systems．
＝3＝3


FIGURE 11. Difference Amplifier with Gain.


FIGURE 12. Gain Amplifier for ADCs ( $\mathrm{G}=+5 \mathrm{~V} / \mathrm{V}$ ).


FIGURE 13. Low Noise, Wideband FET Input Op Amp.

# Wideband Low Distortion OPERATIONAL AMPLIFIER 

## FEATURES

- LOW DISTORTION: -95dBc at 5MHz
- UNITY-GAIN BANDWIDTH: 450MHz
- UNITY-GAIN STABLE
- HIGH OPEN LOOP GAIN: 95dB
- HIGH COMMON MODE REJECTION: 90dB
- FAST 12-BIT SETTLING: 13ns (0.01\%)
- LOW NOISE: 2.3nV $/ \sqrt{\mathrm{Hz}}$
- HIGH OUTPUT CURRENT: $\pm 60 \mathrm{~mA}$
- VERY LOW DIFF GAIN/PHASE ERROR: $0.007 \% / 0.008^{\circ}$


## DESCRIPTION

The OPA642 is a voltage feedback operational amplifier featuring an unusual combination of high open loop gain and high bandwidth. The high open loop gain allows for minimal DC errors. The extra open loop gain at high bandwidths gives exceptionally low harmonic distortion. This makes the OPA642 compatible with high resolution and high dynamic range systems. It also offers fast settling time, low differential gain and phase error, and high output current drive capability.

## APPLICATIONS

- ADC/DAC GAIN AMPLIFIER
- LOW DISTORTION COMMUNICATIONS
- HIGH RESOLUTION IMAGING
- MEDICAL IMAGING
- LOW NOISE PREAMPLIFIER
- HIGH CMR DIFFERENCE AMPLIFIER
- VIDEO AMPLIFICATION
- TEST INSTRUMENTATION
- AUDIO AMPLIFICATION

The OPA642 is internally compensated for unity-gain stability. This amplifier has a fully symmetrical differential input due to its "classical" operational amplifier circuit architecture. This allows the OPA642 to be used in all op amp applications requiring high speed and precision.
Low distortion, low noise and high bandwidth make this amplifier suitable for a variety of RF, video, imaging and audio applications.


[^14]SPECIFICATIONS
ELECTRICAL
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .

| PARAMETER | CONDITIONS | OPA642H, P, U |  |  | OPA642HSQ, PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Average Drift <br> HSQ Grade Over Temperature <br> Power Supply Rejection | $\mathrm{V}_{\mathrm{s}}= \pm 4.5$ to $\pm 5.5 \mathrm{~V}$ | 65 | $\begin{gathered} \pm 1.5 \\ 4 \\ 85 \end{gathered}$ | $\pm 4$ | 73 | $\begin{gathered} \pm 0.5 \\ 2 \\ \pm 2.0 \\ 95 \\ \hline \end{gathered}$ | $\begin{aligned} & \pm 1.0 \\ & \pm 4.0 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT BIAS CURRENT ${ }^{(1)}$ <br> Input Bias Current <br> Over Specified Temperature <br> HSQ Grade Over Temperature <br> Input Offset Current <br> Over Specified Temperature <br> HSQ Grade Over Temperature | $V_{C M}=0 \mathrm{~V}$ $V_{C M}=0 \mathrm{~V}$ |  | $\begin{aligned} & 18 \\ & 24 \\ & \\ & 0.1 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 30 \\ & 40 \\ & \\ & 2.0 \\ & 3.0 \end{aligned}$ |  | 25 $1.0$ | $\begin{gathered} * \\ * \\ 40 \\ * \\ * \\ 5.0 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| NOISE <br> Input Voltage Noise <br> Noise Density: $\begin{aligned} & f=100 \mathrm{~Hz} \\ & f=10 \mathrm{kHz} \\ & f=1 \mathrm{MHz} \\ & f_{B}=1 \mathrm{MHz} \text { to } 100 \mathrm{MHz} \end{aligned}$ <br> Voltage Noise, BW $=100 \mathrm{~Hz}$ to 100 MHz Input Bias Current Noise Density $\mathrm{f}=0.1 \mathrm{~Hz} \text { to } 20 \mathrm{kHz}$ <br> Noise Figure $\begin{aligned} & \mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{S}}=50 \Omega \end{aligned}$ | - . |  | 8.6 <br> 2.5 <br> 2.3 <br> 2.3 <br> 40 <br> 2.4 <br> 2.2 <br> 9.5 |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> dB <br> dB |
| INPUT VOLTAGE RANGE <br> Common-mode Input Range Over Temperature Common-mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 0.5 \mathrm{~V}$ | $\begin{gathered} \pm 2.75 \\ \pm 2.5 \\ 65 \end{gathered}$ | $\begin{gathered} \pm 3.0 \\ \pm 2.75 \\ 85 \end{gathered}$ |  | $80$ | $92$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 15\|\mid 1 \\ & 1.3\|\mid 1 \\ & \hline \end{aligned}$ |  |  | * |  | $\begin{aligned} & \mathrm{k} \Omega \\| \mathrm{pF} \\ & \mathrm{M} \Omega \\| \mathrm{pF} \\ & \hline \end{aligned}$ |
| OPEN-LOOP GAIN <br> Open-loop Voltage Gain Over Specified Temperature | $\mathrm{V}_{\mathrm{O}}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 95 \\ & 90 \end{aligned}$ |  | ${ }_{*} 8$ | $\stackrel{98}{*}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FREQUENCY RESPONSE <br> Closed Loop Response <br> Slew Rate ${ }^{(1)}$ <br> At Minimum Specified Temperature <br> Settling Time: 0.003\% $\begin{aligned} & 0.01 \% \\ & 0.1 \% \\ & 1 \% \end{aligned}$ <br> Spurious Free Dynamic Range <br> Differ. Gain Error at $3.58 \mathrm{MHz}, \mathrm{G}=+2 \mathrm{~V} / \mathrm{V}$ <br> Differ. Phase Error at $3.58 \mathrm{MHz}, \mathrm{G}=+2 \mathrm{~V} / \mathrm{V}$ | All Four Pins Used Gain $=+1 \mathrm{~V} / \mathrm{V}$ Gain $=+2 \mathrm{~V} / \mathrm{V}$ Gain $=+5 \mathrm{~V} / \mathrm{V}$ Gain $=+10 \mathrm{~V} / \mathrm{N}$ $\mathrm{G}=+1,2 \mathrm{~V}$ Step $\mathrm{G}=+1,2 \mathrm{~V}$ Step $\mathrm{G}=+1,1 \mathrm{~V}$ Step $\mathrm{G}=+1,1 \mathrm{~V}$ Step $\mathrm{G}=+1,1 \mathrm{~V}$ Step $\mathrm{G}=+1,1 \mathrm{~V}$ Step $\mathrm{G}=+1, \mathrm{f}=5 \mathrm{MHz}$ $\mathrm{V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ $\mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ to $1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ $\mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ to $1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 450 150 45 21 380 340 20 13 11.5 3.5 92 0.007 0.008 |  | 80 |  |  | ```MHz MHz MHz MHz V/us V/us ns ns ns ns dBc % degrees``` |
| OUTPUT <br> Current Output, $+25^{\circ} \mathrm{C}$ <br> Over Specified Temperature <br> Voltage Output <br> Over Specified Temperature <br> Voltage Output <br> Over Specified Temperature <br> Short Circuit Current <br> Output Resistance | No Load $R_{L}=100 \Omega$ $1 \mathrm{MHz}, \mathrm{G}=+1 \mathrm{~V} / \mathrm{V}$ | $\begin{aligned} & \pm 40 \\ & \pm 35 \\ & \pm 3.0 \\ & \pm 2.5 \end{aligned}$ | $\begin{gathered} \pm 60 \\ \pm 55 \\ \\ \pm 3.5 \\ \pm 2.75 \\ 75 \\ 0.04 \end{gathered}$ |  | $\begin{aligned} & \pm 50 \\ & \pm 40 \end{aligned}$ | $\begin{aligned} & \pm 65 \\ & \pm 60 \end{aligned}$ |  | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS (CONT)

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ fo a gain of +1 .

| PARAMETER | CONDITIONS | OPA642H, P, U |  |  | OPA642HSQ, PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current | $T_{\text {MIN }}$ to $T_{\text {max }}$ <br> $T_{\text {MIN }}$ to $T_{\text {max }}$ <br> $T_{\text {MIN }}$ to $T_{\text {max }}$ | $\pm 4.5$ | $\begin{gathered} \pm 5 \\ \pm 22 \end{gathered}$ | $\begin{gathered} \pm 5.5 \\ \pm 29 \end{gathered}$ | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification: H, P, U HSQ <br> Storage <br> Thermal Resistance <br> P <br> U <br> H | Ambient <br> Ambient <br> Ambient <br> $\theta_{\mathrm{JA}}$, Junction-to-Ambient | $\begin{aligned} & -40 \\ & -55 \end{aligned}$ | $\begin{aligned} & 120 \\ & 170 \\ & 120 \\ & \hline \end{aligned}$ | $\begin{aligned} & +85 \\ & +150 \end{aligned}$ | $\begin{aligned} & -55 \\ & -55 \end{aligned}$ | * | $\begin{aligned} & +125 \\ & +150 \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) Slew rate is rate of change from $10 \%$ to $90 \%$ of output voltage step.

## ORDERING INFORMATION

|  |  |
| :--- | :--- | :--- |
| Basic Model Number |  |
| Package Code |  |
| $\mathrm{H}=8$-pin Sidebraze DIP |  |
| $\mathrm{P}=8$-pin Plastic DIP |  |
| $\mathrm{U}=8$-pin Plastic SOIC |  |
| Performance Grade Code |  |
| $\mathrm{S}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| $\mathrm{B}^{(1)}$ or No Letter $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Reliability Screening |  |
| $\mathrm{Q}=\mathrm{Q}$-Screened (HSQ Model Only) |  |

NOTE: (1) The "B" Grade of the SOIC package will be marked with a "B" by Pin 8. Refer to the mechanical section for the location.

PIN CONFIGURATION
Top View


NOTE: (1) Making use of all four power supply pins is highly recommended, although not required. Using these four pins, instead of just pins 4 and 7 , will lower the effective pin impedance and substantially lower distortion.

## ABSOLUTE MAXIMUM RATINGS



## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA642H, HSQ | 8-Pin Sidebraze DIP | 157 |
| OPA642P, PB | 8-Pin DIP | 006 |
| OPA642U, UB | 8-Pin SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ( ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

[^15]
## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .




COMMON-MODE REJECTION vs INPUT COMMON-MODE VOLTAGE




## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{Fg}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .



HARMONIC DISTORTION vs FREQUENCY
( $\mathrm{G}=+5, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ )


HARMONIC DISTORTION vs FREQUENCY
( $\mathrm{G}=+1, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V} p-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ )


NOTE: The Dashed Line Represents THD + N The Actual Harmonics will be Lower.


HARMONIC DISTORTION vs TEMPERATURE


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .






## For Immediate Assistance, Contact Your Local Salesperson

## APPLICATIONS INFORMATION

## DISCUSSION OF PERFORMANCE

The OPA642 provides a level of speed and precision not previously attainable in monolithic form. Unlike current feedback amplifiers, the OPA642's design uses a "Classical" operational amplifier architecture and can therefore be used in all traditional operational amplifier applications. While it is true that current feedback amplifiers can provide wider bandwidth at higher gains, they offer some disadvantages. The asymmetrical input characteristics of current feedback amplifiers (i.e. one input is a low impedance) prevents them from being used in a variety of applications. In addition, unbalanced inputs make input bias current errors difficult to correct. Cancelling offset errors due to input bias currents through matching of inverting and non-inverting input resistors is impossible because the input bias currents are uncorrelated. Current noise is also asymmetrical and is usually significantly higher on the inverting input. Perhaps most important, settling time to $0.01 \%$ is often extremely poor due to internal design tradeoffs. Many current feedback designs exhibit settling times to $0.01 \%$ in excess of 10 microseconds even though $0.1 \%$ settling times are reasonable. Such amplifiers are completely inadequate for fast settling 12-bit applications.
The OPA642's "Classical" operational amplifier architecture employs true differential and fully symmetrical inputs to eliminate these troublesome problems. All traditional circuit configurations and op amp theory apply to the OPA642.

## WIRING PRECAUTIONS

Maximizing the OPA642's capability requires some wiring precautions and high-frequency layout techniques. Oscillation, ringing, poor bandwidth and settling, gain peaking, and instability are typical problems plaguing all high-speed amplifiers when they are improperly used. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths. They should also be as short as possible. The entire physical circuit should be as small as practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the amplifier's input terminals. Stray signal coupling from the output or power supplies to the inputs should be minimized. All circuit element leads should be no longer than $1 / 4$ inch ( 6 mm ) to minimize lead inductance, and low values of resistance should be used. This will minimize time constants formed with the circuit capacitances and will eliminate stray, parasitic circuits.
Grounding is the most important application consideration for the OPA642, as it is with all high-frequency circuits. Oscillations at high frequencies can easily occur if good grounding techniques are not used. A heavy ground plane ( 2 oz copper recommended) should connect all unused areas on the component side. Good ground planes can reduce stray signal pickup, provide a low resistance, low inductance common return path for signal and power, and can conduct heat from active circuit package pins into ambient air by convection.

Supply bypassing is extremely critical and must always be used, especially when driving high current loads. Both power supply leads should be bypassed to ground as close as possible to the amplifier pins. Tantalum capacitors $(2.2 \mu \mathrm{~F})$ with very short leads are recommended. A parallel $0.01 \mu \mathrm{~F}$ ceramic must also be added. Surface mount bypass capacitors will produce excellent results due to their low lead inductance. Additionally, suppression filters can be used to isolate noisy supply lines. Properly bypassed and modula-tion-free power supply lines allow full amplifier output and optimum settling time performance.

## Points to Remember

1) Making use of all four power supply pins will lower the effective power supply impedance seen by the input and output stages and improve the AC performance including lower distortion. The lowest distortion is achieved when running separated traces to $\mathrm{V}_{\mathrm{S} 1}$ and $\mathrm{V}_{\mathrm{S} 2}$. Power supply bypassing with $0.01 \mu \mathrm{~F}$ and $2.2 \mu \mathrm{~F}$ surface mount capacitors is recommended. It is essential to keep the $0.01 \mu \mathrm{~F}$ capacitor very close to the power supply pins. Refer to the DEMOPA64X Data Sheet for the recommended layout and component placements.
2) Whenever possible, use surface mount. Don't use point-to-point wiring as the increase in wiring inductance will be detrimental to AC performance. However, if it must be used, very short, direct signal paths are required. The input signal ground return, the load ground return, and the power supply common should all be connected to the same physical point to eliminate ground loops, which can cause unwanted feedback.
3) Surface mount on backside of PC Board. Good component selection is essential. Capacitors used in critical locations should be a low inductance type with a high quality dielectric material. Likewise, diodes used in critical locations should be Schottky barrier types, such as HP50822835 for fast recovery and minimum charge storage. Ordinary diodes will not be suitable in RF circuits.
4) Whenever possible, solder the OPA642 directly into the PC board without using a socket. Sockets add parasitic capacitance and inductance, which can seriously degrade AC performance or produce oscillations.
5) Use a small feedback resistor (usually $25 \Omega$ ) in unity-gain voltage follower applications for the best performance. For gain configurations, resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable resistance range to about $1 \mathrm{k} \boldsymbol{\Omega}$ on the high end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon resistors will be satisfactory, but wirewound resistors (even "non-inductive" types) are absolutely unacceptable in high-frequency circuits. Feedback resistors should be placed directly between the output and the inverting input on the backside of the PC board. This placement allows for the shortest feedback path and the highest bandwidth. Refer to the demonstration board layout at the end of the data sheet. A longer feedback path than this will decrease the realized bandwidth substantially.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

6) Surface mount components (chip resistors, capacitors, etc.) have low lead inductance and are therefore strongly recommended. Circuits using all surface mount components with the OPA642U (SOIC package) will offer the best AC performance. The parasitic package inductance and capacitance for the SOIC is lower than the both the Cerdip and 8lead Plastic DIP.
7) Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its load. Lowest distortion is achieved with high impedance loads.
8) Don't forget that these amplifiers use $\pm 5 \mathrm{~V}$ supplies. Although they will operate perfectly well with +5 V and -5.2 V , use of $\pm 15 \mathrm{~V}$ supplies will destroy the part.
9) Standard commercial test equipment has not been designed to test devices in the OPA642's speed range. Benchtop op amp testers and ATE systems will require a special test head to successfully test these amplifiers.
10) Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears purely resistive.
11) Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is essential; there are no shortcuts.

## OFFSET VOLTAGE ADJUSTMENT

If additional offset adjustment is needed, the circuit in Figure 1 can be used without degrading offset drift with temperature. Avoid external adjustment whenever possible since extraneous noise, such as power supply noise, can be inadvertently coupled into the amplifier's inverting input terminal. Remember that additional offset errors can be created by the amplifier's input bias currents. Whenever possible, match the impedance seen by both inputs as is shown with $R_{3}$. This will reduce input bias current errors to the amplifier's offset current.


NOTE: (1) $R_{3}$ is optional and can be used to cancel offset errors due to input bias currents.

## INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The OPA642 incorporates on-chip ESD protection diodes as shown in Figure 2. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.


FIGURE 2. Internal ESD Protection.

All pins on the OPA642 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7 V . This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30 mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10 mA or so whenever possible.
The OPA642 utilizes a fine geometry high speed process that withstands 500 V using the Human Body Model and 100V using the Machine Model. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, static protection is strongly recommended when handling the OPA642.

## OUTPUT DRIVE CAPABILITY

The OPA642 has been optimized to drive $75 \Omega$ and $100 \Omega$ resistive loads. The device can drive 2 Vp -p into a $75 \Omega$ load. This high-output drive capability makes the OPA642 an ideal choice for a wide range of RF, IF, and video applications. In many cases, additional buffer amplifiers are unneeded.
Many demanding high-speed applications such as ADC/DAC buffers require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitances at the inputs of flash A/D converters. As shown in Figure 3, the OPA642 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing with frequency.

FIGURE 1. Offset Voltage Trim.

EEE


FIGURE 3. Closed-Loop Output Impedance vs Frequency.

## THERMAL CONSIDERATIONS

The OPA642 does not require a heat sink for operation in most environments. At extreme temperatures and under full load conditions a heat sink may be necessary.
The internal power dissipation is given by the equation $P_{D}=P_{D Q}+P_{D L}$, where $P_{D Q}$ is the quiescent power dissipation and $P_{D L}$ is the power dissipation in the output stage due to the load. (For $\pm \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{P}_{\mathrm{DQ}}=10 \mathrm{~V} \times 27 \mathrm{~mA}=270 \mathrm{~mW}$, max). For the case where the amplifier is driving a grounded load $\left(\mathrm{R}_{\mathrm{L}}\right)$ with a DC voltage ( $\pm \mathrm{V}_{\text {OUT }}$ ) the maximum value of $\mathrm{P}_{\mathrm{DL}}$ occurs at $\pm \mathrm{V}_{\text {out }}= \pm \mathrm{V}_{\mathrm{Cc}} / 2$, and is equal to $\mathrm{P}_{\mathrm{DL}}$, $\max =\left( \pm \mathrm{V}_{\mathrm{CC}}\right)^{2} / 4 \mathrm{R}_{\mathrm{L}}$. Note that it is the voltage across the output transistor, and not the load, that determines the power dissipated in the output stage.
A short-circuit condition represents the maximum amount of internal power dissipation that can be generated. The variation of output current with temperature is shown in Figure 4.


FIGURE 4. Output Current vs Temperature.

## CAPACITIVE LOADS

The OPA642's output stage has been optimized to drive low resistive loads. Capacitive loads, however, will decrease the
amplifier's phase margin which may cause high frequency peaking or oscillations. Capacitive loads greater than 2 pF should be buffered by connecting a small resistance, usually $5 \Omega$ to $25 \Omega$, in series with the output as shown in Figure 5. This is particularly important when driving high capacitance loads such as flash $A / D$ converters. Increasing the Gain from +1 will improve the capacitive load drive due to increased phase margin.


FIGURE 5. Driving Capacitive Loads.

In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax cable ( $29 \mathrm{pF} /$ foot for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

## COMPENSATION

The OPA642 is internally compensated and is stable in unity gain with a phase margin of approximately $60^{\circ}$. However, the unity gain buffer is the most demanding circuit configuration for loop stability and oscillations are most likely to occur in this gain. If possible, use the device in a noise gain of two or greater to improve phase margin and reduce the susceptibility to oscillation. (Note that, from a stability standpoint, an inverting gain of $-1 \mathrm{~V} / \mathrm{V}$ is equivalent to a noise gain of 2.) Gain and phase response for other gains are shown in the Typical Performance Curves.
The high-frequency response of the OPA642 in a good layout is very flat with frequency. However, some circuit configurations such as those where large feedback resistances are used, can produce high-frequency gain peaking. This peaking can be minimized by connecting a small capacitor in parallel with the feedback resistor. This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier (typically 2 pF after PC board mounting), and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor, or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. Using small resistor values will preserve the phase margin and avoid peaking by keeping the break

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

frequency of this zero sufficiently high. When high closedloop gains are required, a three-resistor attenuator (tee network) is recommended to avoid using large value resistors with large time constants.

## SETTLING TIME

Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the value of the output transition, a 2 V step. Thus, settling time to $0.01 \%$ requires an error band of $\pm 200 \mu \mathrm{~V}$ centered around the final value of 2 V .

Settling time, specified in an inverting gain of one, occurs in only 15 ns to $0.01 \%$ for a 2 V step, making the OPA642 one of the fastest settling monolithic amplifiers commercially available. Settling time increases with closed-loop gain and output voltage change as described in the Typical Performance Curves. Preserving settling time requires critical attention to the details as mentioned under "Wiring Precautions." The amplifier also recovers quickly from input overloads. Overload recovery time to linear operation from a $50 \%$ overload is typically only 90 ns .

In practice, settling time measurements on the OPA642 prove to be very difficult to perform. Accurate measurement is next to impossible in all but the very best equipped labs. Among other things, a fast flat-top generator and high speed oscilloscope are needed. Unfortunately, fast flat-top generators, which settle to $0.01 \%$ in sufficient time, are scarce and expensive. Fast oscilloscopes, however, are more commonly available. For best results a sampling oscilloscope is recommended. Sampling scopes typically have bandwidths that are greater than 1 GHz and very low capacitance inputs. They also exhibit faster settling times in response to signals that would tend to overload a real-time oscilloscope.

## DIFFERENTIAL GAIN AND PHASE

Differential Gain (DG) and Differential Phase (DP) are among the more important specifications for video applications. DG is defined as the percent change in closed-loop gain over a specified change in output voltage level. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. Both DG and DP are specified at the NTSC sub-carrier frequency of 3.58 MHz and the PAL subcarrier of 4.43 MHz . All NTSC measurements were performed using a Tektronix model VM700A Video Measurement Set.

DG and DP of the OPA642 were measured with the amplifier in a gain of $+2 \mathrm{~V} / \mathrm{V}$ with $75 \Omega$ input impedance and the output back-terminated in $75 \Omega$. The input signal selected from the generator was a 0 V to 1.4 V modulated ramp with a sync pulse.
With these conditions the test circuit shown in Figure6 delivered a 100 IRE modulated ramp to the $75 \Omega$ input of the video analyzer. The signal averaging feature of the analyzer was used to establish a reference against which the perfor-
mance of the amplifier was measured. Signal averaging was also used to measure the DG and DP of the test signal in order to eliminate the generator's contribution to measured amplifier performance. Typical performance of the OPA642 is $0.007 \%$ differential gain and $0.008^{\circ}$ differential phase to both NTSC and PAL standards. Increasing the closed loop gain degrades the DP and DG.


FIGURE 6. Differential Gain and Differential Phase Test Circuit.

## DISTORTION

The OPA642's Harmonic Distortion characteristics into a $100 \Omega$ load are shown vs frequency and power output in the Typical Performance Curves. Distortion can be further improved by increasing the load resistance as illustrated in Figure 7. Remember to include the contribution of the feedback resistance when calculating the effective load resistance seen by the amplifier.


FIGURE 7. Harmonic Distortion vs Load Resistance.

The third-order intercept point is an important parameter for many RF amplifier applications. Figure 8 shows the OPA642's single tone, third-order IM intercept vs frequency. This curve is particularly useful for determining the magnitude of the third harmonic as a function of frequency and load resistance. For example, assume that the application requires the OPA642 to operate in a gain of $+1 \mathrm{~V} / \mathrm{V}$ and drive 2 Vp p into $50 \Omega$ at a frequency of 5 MHz . Referring to Figure 8 , we find that the intercept point is +58 dBm . The magnitude of the third harmonic can now be easily calculated from the expression:

$$
\text { Third Harmonic }(\mathrm{dBc})=2\left(\mathrm{OPI}^{3} \mathrm{P}-\mathrm{P}_{\mathrm{o}}\right)
$$

where $\mathrm{OPI}^{3} \mathrm{P}=$ third-order output intercept, dBm

$$
\mathrm{P}_{\mathrm{o}}=\text { output level, } \mathrm{dBm}
$$

For this case $\mathrm{OPI}^{3} \mathrm{P}=58 \mathrm{dBm}, \mathrm{P}_{\mathrm{o}}=10 \mathrm{dBm}$, and the third harmonic $=2(58-10)=96 \mathrm{~dB}$ below the fundemental. The OPA642's low distortion makes the device an excellent choice for a variety of RF signal processing applications. The two-tone third-order intercept point is approximately 8 dB lower than the single tone intercept.


FIGURE 8. Single Tone, 3rd Order Intercept vs Frequency.

## NOISE FIGURE

The OPA642 voltage and current noise spectral densities are specified in the Typical Performance Curves. For RF applications, however, Noise Figure (NF) is often the preferred noise specification since it allows system noise performance to be more easily calculated. The OPA642's Noise Figure vs Source Resistance is shown in Figure 9.


FIGURE 9. Noise Figure vs Source Resistance.

## SPICE MODELS

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE models are available for the OPA642. Contact Burr-Brown Applications Department to receive a spice diskette.

## ENVIRONMENTAL (Q) SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials and fabrication of the device -it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown "Q-Screening" provides environmental screening to our standard industrial products, thus enhancing reliability. The screening illustrated in the following table is performed to selected stress levels similar to those of MIL-STD-883.

| SCREEN | METHOD |
| :--- | :---: |
| Internal Visual | Burr-Brown QC4118 |
| Stabilization Bake | Temperature $=150^{\circ} \mathrm{C}, 24 \mathrm{hrs}$ |
| Temperature Cycling | Temperature $=-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}, 10$ cycles |
| Burn-In Test | Temperature $=125^{\circ} \mathrm{C}, 160 \mathrm{hrs}$ minimum |
| Centrifuge | $20,000 \mathrm{G}$ |
| Hermetic Seal | Fine: He leak rate $<5 \times 10^{-8}$ atm cc/s, 30PSiG |
| Gross: Perfluorocarbon bubble test, 60PSiG |  |
| Electrical Tests | As described in specifications tables. |
| External Visual | Burr-Brown QC5150 |

NOTE: Q Screening is available on the HS package only.

## DEMONSTRATION BOARDS

Demonstration boards to speed prototyping are available. Refer to the DEM-OPA64x Datasheet for details.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

APPLICATIONS



FIGURE 11. High-Q 1MHz Bandpass Filter.


FIGURE 12. Low Noise, Wideband FET Input Op Amp.


FIGURE 13. Differential Line Driver for $50 \Omega$ or $75 \Omega$ Systems.


FIGURE 14. Wideband, Fast-Settling Instrumentation Amplifier.


FIGURE 17. Gain Amplifier for High Speed Digital-to-Analog Converters Like the DAC650.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 18. Gain Amplifier for High Speed Digital-to-Analog Converters Like the DAC600.

OPA643

DEMO BOARD AVAILABLE
See Appendix A, Burr-Brown IC Data BookData Conversion Products

## Wideband Low Distortion OPERATIONAL AMPLIFIER

## FEATURES

- LOW DISTORTION: -90 dBc at 5 MHz
- LOW NOISE: $1.8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$
- GAIN-BANDWIDTH: 1.5 GHz
- STABLE IN GAINS $\geq 5$
- HIGH SLEW RATE: 1000V/ $\mu \mathrm{s}$
- HIGH OPEN LOOP GAIN: 95dB
- HIGH COMMON MODE REJECTION: 90dB
- FAST 12-BIT SETTLING: 21ns (0.01\%)
- LOW DIFFERENTIAL GAIN/PHASE ERROR: 0.005\%/0.015 ${ }^{\circ}$


## DESCRIPTION

The OPA643 is a voltage feedback operational amplifier featuring an unusual combination of high open loop gain and high bandwidth. The high open loop gain allows for minimal DC errors. The extra open loop gain at high bandwidths gives exceptionally low harmonic distortion. This makes the OPA643 compatible with high resolution and high dynamic range systems. It also offers fast settling time, low differential gain and phase error, and high output current drive capability.

## APPLICATIONS

- ADC/DAC GAIN AMPLIFIER
- LOW DISTORTION COMMUNICATIONS
- HIGH RESOLUTION IMAGING
- MEDICAL IMAGING
- LOW NOISE PREAMPLIFIER
- VIDEO AMPLIFICATION
- TEST INSTRUMENTATION
- AUDIO AMPLIFICATION

The OPA643 is internally compensated for stability in gains of 5 or greater. This amplifier has a fully symmetrical differential input due to its "classical" operational amplifier circuit architecture. This allows the OPA643 to be used in all op amp applications requiring high speed and precision.
Low distortion, low noise and high linearity make this amplifier suitable for RF, video, imaging and audio applications.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted.

| PARAMETER | CONDITIONS | OPA643H, P, U |  |  | OPA643HSQ, PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Average Drift <br> HSQ Grade Over Temperature <br> Power Supply Rejection ( $+\mathrm{V}_{\mathrm{s}}$ ) | $\mathrm{V}_{\mathrm{S}}= \pm 4.5$ to $\pm 5.5 \mathrm{~V}$ | 65 | $\begin{gathered} \pm 2.5 \\ 5 \\ 85 \\ \hline \end{gathered}$ | $\pm 4$ | 70 | $\begin{gathered} \pm 0.5 \\ 3 \\ \pm 2.5 \\ * \end{gathered}$ | $\begin{gathered} \pm 1.5 \\ \pm 5 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT BIAS CURRENT ${ }^{(1)}$ <br> Input Bias Current <br> Over Specified Temperature <br> HSQ Grade Over Temperature Input Offset Current Over Specified Temperature HSQ Grade Over Temperature | $V_{C M}=0 \mathrm{~V}$ $V_{C M}=0 V$ |  | $\begin{aligned} & 19 \\ & 24 \\ & \\ & 0.1 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 30 \\ & 40 \\ & \\ & 2.0 \\ & 3.0 \end{aligned}$ |  | $\begin{gathered} 2.5 \\ \star \\ \star \\ 1.0 \end{gathered}$ | 40 <br> 5.0 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| NOISE <br> Input Voltage Noise $\begin{aligned} \text { Noise Density: } f & =100 \mathrm{~Hz} \\ f & =10 \mathrm{kHz} \\ f & =1 \mathrm{MHz} \\ f_{\mathrm{B}} & =1 \mathrm{MHz} \text { to } 100 \mathrm{MHz} \end{aligned}$ <br> Voltage Noise, BW $=100 \mathrm{~Hz}$ to 100 MHz Input Bias Current Noise <br> Current Noise Density, $f=0.1 \mathrm{~Hz}$ to 20 kHz <br> Noise Figure $\begin{aligned} & \mathrm{R}_{\mathrm{s}}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{s}}=50 \Omega \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 10.3 \\ 1.9 \\ 1.8 \\ 1.8 \\ 18 \\ \\ 2.4 \\ \\ 1.6 \\ 7.0 \\ \hline \end{gathered}$ |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> dB <br> dB |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range Over Specified Temperature Common-Mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 0.5 \mathrm{~V}$ | $\begin{gathered} \pm 2.75 \\ \pm 2.5 \\ 65 \end{gathered}$ | $\begin{gathered} \pm 3.0 \\ \pm 3.0 \\ 85 \\ \hline \end{gathered}$ |  | 80 | $92$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{gathered} 15 \\| 1 \\ 8 \\| 1 \\ \hline \end{gathered}$ |  |  | * |  | $\mathrm{k} \Omega \\| \mathrm{pF}$ $\mathrm{M} \Omega \\| \mathrm{pF}$ |
| OPEN-LOOP GAIN <br> Open-Loop Voltage Gain Over Specified Temperature | $\begin{aligned} & V_{O}= \pm 2 V, R_{L}=100 \Omega \\ & V_{O}= \pm 2 V, R_{L}=100 \Omega \end{aligned}$ | $\begin{aligned} & 82 \\ & 80 \end{aligned}$ | $\begin{aligned} & 95 \\ & 90 \end{aligned}$ |  | $\begin{aligned} & 87 \\ & 82 \end{aligned}$ | * |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FREQUENCY RESPONSE, $R_{\text {FB }}=402 \Omega$ <br> Closed-Loop Bandwidth <br> Slew Rate ${ }^{(1)}$ <br> At Minimum Specified Temperature <br> Settling Time: 0.003\% <br> 0.01\% <br> 0.1\% <br> 1\% <br> Spurious Free Dynamic Range <br> Differential Gain Error at 3.58 MHz <br> Differential Phase Error at 3.58 MHz | $\begin{gathered} \text { All Four Power Pins Used } \\ \text { Gain }=+5 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+10 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+20 \mathrm{~V} / \mathrm{V} \\ \mathrm{G}=+5,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+5,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+5,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+5,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+5,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+5,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+5, f=5 \mathrm{MHz} \\ V_{\mathrm{O}}= \pm 2 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ +5 \mathrm{~V} / \mathrm{V}, V_{\mathrm{O}}=0 \mathrm{~V} \text { to } 1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \\ +5 \mathrm{~V} / \mathrm{V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } 1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}= \\ \hline \end{gathered}$ |  | $\begin{gathered} 300 \\ 112 \\ 47 \\ 1000 \\ 920 \\ 60 \\ 21 \\ 16.5 \\ 7.5 \\ 90 \\ \\ 0.005 \\ 0.015 \\ \hline \end{gathered}$ |  | 80 | 90 |  | MHz <br> MHz <br> MHz <br> V/ $/$ s <br> V/ $\mu \mathrm{s}$ <br> ns <br> ns <br> ns <br> ns <br> dBc <br> \% <br> degrees |
| OUTPUT <br> Voltage Output <br> Over Specified Temperature <br> Voltage Output, $+25^{\circ} \mathrm{C}$ <br> Over Specified Temperature <br> Current Output, $+25^{\circ} \mathrm{C}$ <br> Over Specified Temperature <br> Output Resistance | No Load $R_{L}=100 \Omega$ $1 \mathrm{MHz}, \mathrm{G}=+5 \mathrm{~V} / \mathrm{V}$ | $\begin{aligned} & \pm 3.0 \\ & \pm 2.5 \\ & \pm 40 \\ & \pm 35 \end{aligned}$ | $\begin{gathered} \pm 3.25 \\ \\ \pm 2.75 \\ \pm 60 \\ \pm 50 \\ 0.035 \end{gathered}$ |  | $\begin{aligned} & \pm 50 \\ & \pm 40 \end{aligned}$ | $\pm 65$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| POWER SUPPLY <br> Specified Operating Voltage <br> Operating Voltage Range Quiescent Current Over Specified Temperature |  | $\pm 4.5$ | $\begin{gathered} \pm 5 \\ \pm 22 \\ \pm 23 \\ \hline \end{gathered}$ | $\begin{aligned} & \pm 5.5 \\ & \pm 27 \\ & \pm 29 \\ & \hline \end{aligned}$ | * | * | * | $\begin{gathered} V \\ V \\ m A \\ m A \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification: H, P, U HSQ <br> Thermal Resistance P <br> U <br> H | Ambient <br> Ambient <br> $\theta_{\mathrm{JA}}$, Junction to Ambient | -40 | $\begin{aligned} & 120 \\ & 170 \\ & 120 \\ & \hline \end{aligned}$ | +85 | $-55$ | * | $+125$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTE: (1) Slew rate is rate of change from $10 \%$ to $90 \%$ of output voltage step.

曻家

## ORDERING INFORMATION

|  | OPA643 ( ) ( ) (Q) |
| :---: | :---: |
| Basic Model Number $\quad$ T T |  |
| Package Code |  |
| H = 8-pin Sidebraze DIP |  |
| $\mathrm{P}=8$-pin Plastic DIP |  |
| $U=8$-pin Plastic SOIC |  |
| Performance Grade Code |  |
| $\mathrm{S}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| $\mathrm{B}^{(1)}$ or No Letter $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Reliability Screening |  |
|  |  |

NOTE: (1) The " $B$ " grade of the SOIC package will be marked with a " $B$ " by Pin 8. Refer to the mechanical section for the location.

## PIN CONFIGURATION



NOTE: (1) Making use of all four power supply pins is highly recommended, although not required. Using these four pins, instead of just pins 4 and 7 , will lower the effective pin impedance and substantially lower distortion.

## ABSOLUTE MAXIMUM RATINGS

|  |  |
| :---: | :---: |
| Internal Power Dissipation ${ }^{(1)}$..................... See Applications Information |  |
| Differential Input Voltage $\qquad$ Total $\mathrm{V}_{\mathrm{cc}}$ Input Voltage Range $\qquad$ See Applications Information |  |
|  |  |
| Storage Temperature Range: H, HSQ............................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$$\mathrm{P}, \mathrm{PB}, \mathrm{U}, \mathrm{UB} . . . . . . . . . .$.$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
|  |  |
| Lead Temperature (soldering, 10s) ............................................. $+300^{\circ} \mathrm{C}$ (soldering, SOIC 3s) $\qquad$ $+260^{\circ} \mathrm{C}$ |  |
|  |  |
| Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) ................................................... $+175^{\circ} \mathrm{C}$ |  |
|  | NOTE: (1) Packages must be derated based on specified $\theta_{J A}$. Maximum $\mathrm{T}_{\mathrm{j}}$ must be observed. |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA643H, HSQ | 8-Pin Cerdip | 157 |
| OPA643P, PB | 8-Pin DIP | 006 |
| OPA643U, UB | 8-Pin SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## 8 <br> ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted







## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted.


LARGE SIGNAL TRANSIENT RESPONSE
( $G=+5, R_{L}=100 \Omega$ )

$\mathrm{G}=+10$ CLOSED-LOOP
SMALL SIGNAL BANDWIDTH


SMALL SIGNAL TRANSIENT RESPONSE
( $G=+5, R_{L}=100 \Omega$ )

$\mathrm{G}=$ CLOSED-LOOP
SMALL SIGNAL BANDWIDTH


## Or，Call Customer Service at 1－800－548－6132（USA Only）

## TYPICAL PERFORMANCE CURVES（Cont）

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, C_{\mathrm{L}}=2 p \mathrm{~F}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted．


NOTE：The Dashed Line Represents THD＋N． The Actual Harmonics will be lower．


10MHz HARMONIC DISTORTION vs OUTPUT SWING $\left(G=+5, R_{L}=100 \Omega\right)$



SપヨヨlliddW 7VNOILVUヨdO
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted.


amplifiers when they are improperly used. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths. They should also be as short as possible. The entire physical circuit should be as small as practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the amplifier's input terminals. Stray signal coupling from the output or power supplies to the inputs should be minimized. All circuit element leads should be no longer than $1 / 4$ inch ( 6 mm ) to minimize lead inductance, and low values of resistance should be used. This will minimize time constants formed with the circuit capacitances and will eliminate stray, parasitic circuits.
Grounding is the most important application consideration for the OPA643, as it is with all high-frequency circuits. Oscillations at high frequencies can easily occur if good grounding techniques are not used. A heavy ground plane ( 2 oz copper recommended) should connect all unused areas on the component side. Good ground planes can reduce stray signal pickup, provide a low resistance, low inductance common return path for signal and power, and can conduct heat from active circuit package pins into ambient air by convection.
Supply bypassing is extremely critical and must always be used, especially when driving high current loads. Both power supply leads should be bypassed to ground as close as possible to the amplifier pins. Tantalum capacitors $(2.2 \mu \mathrm{~F})$ with very short leads are recommended. A parallel $0.01 \mu \mathrm{~F}$ ceramic must also be added. Surface mount bypass capacitors will produce excellent results due to their low lead inductance. Additionally, suppression filters can be used to isolate noisy supply lines. Properly bypassed and modula-tion-free power supply lines allow full amplifier output and optimum settling time performance.

## WIRING PRECAUTIONS

Maximizing the OPA643's capability requires some wiring precautions and high-frequency layout techniques. Oscillation, ringing, poor bandwidth and settling, gain peaking, and instability are typical problems plaguing all high-speed

## APPLICATIONS INFORMATION

## dISCUSSION OF PERFORMANCE

The OPA643 provides a level of speed and precision not previously attainable in monolithic form. Unlike current feedback amplifiers, the OPA643's design uses a "Classical" operational amplifier architecture and can therefore be used in all traditional operational amplifier applications. While it is true that current feedback amplifiers can provide wider bandwidth at higher gains, they offer some disadvantages. The asymmetrical input characteristics of current feedback amplifiers (i.e. one input is a low impedance) prevents them from being used in a variety of applications. In addition, unbalanced inputs make input bias current errors difficult to correct. Cancelling offset errors (due to input bias currents) through matching of inverting and non-inverting input resistors is impossible because the input bias currents are uncorrelated. Current noise is also asymmetrical and is usually significantly higher on the inverting input. Perhaps most important, settling time to $0.01 \%$ is often extremely poor due to internal design tradeoffs. Many current feedback designs exhibit settling times to $0.01 \%$ in excess of 10 microseconds even though $0.1 \%$ settling times are reasonable. Such amplifiers are completely inadequate for fast settling 12-bit applications.
The OPA643's "Classical" operational amplifier architecture employs true differential and fully symmetrical inputs to eliminate these troublesome problems. All traditional circuit configurations and op amp theory apply to the OPA643.

## Points to Remember

1) Making use of all four power supply pins will lower the effective pin impedance seen by the input and output stages. This will improve the AC performance including lower distortion. The lowest distortion is achieved when running separated traces to $\mathrm{V}_{\mathrm{S} 1}$ and $\mathrm{V}_{\mathrm{S} 2}$. Power supply bypassing with $0.01 \mu \mathrm{~F}$ and $2.2 \mu \mathrm{~F}$ surface mount capacitors is recommended. It is essential to keep the $0.01 \mu \mathrm{~F}$ capacitor very close to the power supply pins. Refer to the demonstration board figure at the end of the data sheet for the recommended layout and component placements.
2) Whenever possible, use surface mount. Don't use point-to-point wiring as the increase in wiring inductance will be detrimental to AC performance. However, if it must be used, very short, direct signal paths are required. The input signal ground return, the load ground return, and the power supply common should all be connected to the same physical point to eliminate ground loops, which can cause unwanted feedback.
3) Surface mount on backside of PC Board. Good component selection is essential. Capacitors used in critical locations should be a low inductance type with a high quality dielectric material. Likewise, diodes used in critical locations should be Schottky barrier types, such as HP50822835 for fast recovery and minimum charge storage. Ordinary diodes will not be suitable in RF circuits.
4) Whenever possible, solder the OPA643 directly into the PC board without using a socket. Sockets add parasitic capacitance and inductance, which can seriously degrade AC performance or produce oscillations.
5) Use a small feedback resistor (usually $25 \Omega$ ) in unity-gain voltage follower applications for the best performance. For gain configurations, resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable resistance range to about $1 \mathrm{k} \Omega$ on the high end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon resistors will be satisfactory, but wirewound resistors (even "non-inductive" types) are absolutely unacceptable in high-frequency circuits. Feedback resistors should be placed directly between the output and the inverting input on the backside of the PC board. This placement allows for the shortest feedback path and the highest bandwidth. A longer feedback path than this will decrease the realized bandwidth substantially. Refer to the demonstration board layout at the end of the data sheet.
6) Surface mount components (chip resistors, capacitors, etc.) have low lead inductance and are therefore strongly recommended. Circuits using all surface mount components with the OPA643U (SOIC package) will offer the best AC performance. The parasitic package impedance for the SOIC is lower than the both the Cerdip and 8 -lead Plastic DIP.
7) Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its load. Lowest distortion is achieved with high impedance loads.
8) Don't forget that these amplifiers use $\pm 5 \mathrm{~V}$ supplies. Although they will operate perfectly well with +5 V and -5.2 V , use of $\pm 15 \mathrm{~V}$ supplies will destroy the part.
9) Standard commercial test equipment has not been designed to test devices in the OPA643's speed range. Benchtop op amp testers and ATE systems will require a special test head to successfully test these amplifiers.
10) Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears purely resistive.
11) Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is essential; there are no shortcuts.

## OFFSET VOLTAGE ADJUSTMENT

If additional offset adjustment is needed, the circuit in Figure 1 can be used without degrading offset drift with temperature. Avoid external adjustment whenever possible since extraneous noise, such as power supply noise, can be inadvertently coupled into the amplifier's inverting input terminal. Remember that additional offset errors can be created by the amplifier's input bias currents. Whenever possible, match the impedance seen by both inputs as is shown with $\mathrm{R}_{3}$. This will reduce input bias current errors to the amplifier's offset current, which is typically only $0.2 \mu \mathrm{~A}$.


NOTE: (1) $R_{3}$ is optional and can be used to cancel offset errors due to input bias currents.

FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The OPA643 incorporates on-chip ESD protection diodes as shown in Figure 2. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.


FIGURE 2. Internal ESD Protection.
All pins on the OPA643 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7 V . This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30 mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10 mA or so whenever possible.
The OPA643 utilizes a fine geometry high speed process that withstands 500 V using the Human Body Model and 100V using the Machine Model. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, static protection is strongly recommended when handling the OPA643.

## OUTPUT DRIVE CAPABILITY

The OPA643 has been optimized to drive $30 \Omega, 75 \Omega$ and $100 \Omega$ resistive loads. The device can drive 2 V p-p into a $75 \Omega$ load. This high-output drive capability makes the OPA643 an ideal choice for a wide range of RF, IF, and video applications. In many cases, additional buffer amplifiers are unneeded.
Many demanding high-speed applications such as ADC/DAC buffers require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitances at the inputs of flash A/D converters. As shown in Figure 3, the OPA643 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing with frequency.


FIGURE 3. Closed-Loop Output Impedance vs Frequency.

## THERMAL CONSIDERATIONS

The OPA643 does not require a heat sink for operation in most environments. At extreme temperatures and under full load conditions a heat sink may be necessary.
The internal power dissipation is given by the equation $P_{D}=P_{D Q}+P_{D L}$, where $P_{D Q}$ is the quiescent power dissipation and $P_{D L}$ is the power dissipation in the output stage due to the load. (For $\pm \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{P}_{\mathrm{DQ}}=10 \mathrm{~V} \times 29 \mathrm{~mA}=290 \mathrm{~mW}$, max). For the case where the amplifier is driving a grounded load $\left(R_{L}\right)$ with a DC voltage $\left( \pm V_{\text {ouT }}\right)$ the maximum value of $P_{D L}$ occurs at $\pm \mathrm{V}_{\text {out }}= \pm \mathrm{V}_{\mathrm{cc}} / 2$, and is equal to $\mathrm{P}_{\mathrm{DL}}$, $\max =\left( \pm \mathrm{V}_{\mathrm{CC}}\right)^{2} / 4 \mathrm{R}_{\mathrm{L}}$. Note that it is the voltage across the output transistor, and not the load, that determines the power dissipated in the output stage.
Note that the short-circuit condition represents the maximum amount of internal power dissipation that can be generated. The variation of output current with temperature is shown in the Figure 4.


FIGURE 4. Output Current vs Temperature.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## CAPACITIVE LOADS

The OPA643's output stage has been optimized to drive low resistive loads. Capacitive loads, however, will decrease the amplifier's phase margin which may cause high frequency peaking or oscillations. Capacitive loads greater than 10 pF should be buffered by connecting a small resistance, usually $5 \Omega$ to $25 \Omega$, in series with the output as shown in Figure 5. This is particularly important when driving high capacitance loads such as flash A/D converters. Increasing the gain from +5 will improve the capacitive load drive due to increased phase margin.


FIGURE 5. Driving Capacitive Loads.
In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax cable ( $29 \mathrm{pF} /$ foot for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

## COMPENSATION

The OPA643 is internally compensated and is stable in a noise gain of 5 or greater with a phase margin of approximately $60^{\circ}$. Higher gains will improve phase margin and reduce the susceptibility to oscillation. (Note that, from a stability standpoint, an inverting gain of $-5 \mathrm{~V} / \mathrm{V}$ is equivalent to a noise gain of 6.) Gain and phase response for other gains are shown in the Typical Performance Curves.
The high-frequency response of the OPA643 in a good layout is very flat with frequency. However, some circuit configurations such as those where large feedback resistances are used, can produce high-frequency gain peaking. This peaking can be minimized by connecting a small capacitor in parallel with the feedback resistor. This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier (typically 2 pF after PC board mounting), and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor, or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. Using small resistor values will preserve the phase margin and avoid peaking by keeping the break frequency of this zero sufficiently high. When high closed-
loop gains are required, a three-resistor attenuator (tee network) is recommended to avoid using large value resistors with large time constants.

## SETTLING TIME

Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the value of the output transition, a 2 V step. Thus, settling time to $0.01 \%$ requires an error band of $\pm 200 \mu \mathrm{~V}$ centered around the final value of 2 V .
Settling time, specified in a non-inverting gain of 5 , occurs in only 15 ns to $0.01 \%$ for a 2 V output step, making the OPA643 one of the fastest settling monolithic amplifiers commercially available. Settling time increases with closedloop gain and output voltage change as described in the Typical Performance Curves. Preserving settling time requires critical attention to the details as mentioned under "Wiring Precautions." The amplifier also recovers quickly from input overloads. Overload recovery time to linear operation from a $50 \%$ overload is typically only 90 ns .

In practice, settling time measurements on the OPA643 prove to be very difficult to perform. Accurate measurement is next to impossible in all but the very best equipped labs. Among other things, a fast flat-top generator and high speed oscilloscope are needed. Unfortunately, fast flat-top generators, which settle to $0.01 \%$ in sufficient time, are scarce and expensive. Fast oscilloscopes, however, are more commonly available. For best results a sampling oscilloscope is recommended. Sampling scopes typically have bandwidths that are greater than 1 GHz and very low capacitance inputs. They also exhibit faster settling times in response to signals that would tend to overload a real-time oscilloscope.

## DIFFERENTIAL GAIN AND PHASE

Differential Gain (DB) and Differential Phase (DP) are among the more important specifications for video applications. DG is defined as the percent change in closed-loop gain over a specified change in output voltage level. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. Both DG and DP are specified at the NTSC sub-carrier frequency of 3.58 MHz and the PAL subcarrier of 4.43 MHz . All NTSC measurements were performed using a Tektronix model VM700A Video Measurement Set. All PAL measurements were performed using a Rohde \& Schwarz Video Analyzer UAF.

DG and DP of the OPA643 were measured with the amplifier in a gain of $+5 \mathrm{~V} / \mathrm{V}$ with $75 \Omega$ input impedance and the output back-terminated in $75 \Omega$. The input signal selected from the generator was a 0 V to 1.4 V modulated ramp with sync pulse.
With these conditions the test circuit shown in Figure 1 delivered a 100IRE modulated ramp to the $75 \Omega$ input of the video analyzer. The signal averaging feature of the analyzer
was used to establish a reference against which the performance of the amplifier was measured. Signal averaging was also used to measure the DG and DP of the test signal in order to eliminate the generator's contribution to measured amplifier performance. Typical performance of the OPA643 is $0.005 \%$ differential gain and $0.015^{\circ}$ differential phase to both NTSC and PAL standards. Increasing the closed loop gain degrades the DP and DG.


FIGURE 6. Configuration for Testing Differential Gain/Phase.

## DISTORTION

The OPA643's Harmonic Distortion characteristics into a $100 \Omega$ load are shown vs frequency and power output in the Typical Performance Curves. Distortion can be further improved by increasing the load resistance as illustrated in Figure 7. Remember to include the contribution of the feedback resistance when calculating the effective load resistance seen by the amplifier.


FIGURE 7. 5MHz Harmonic Distortion vs Load Resistance.

The third-order intercept point is an important parameter for many RF amplifier applications. Figure 8 shows the OPA643's single-tone, third-order intercept vs frequency. This curve is particularly useful for determining the magni-
tude of the third harmonic as a function of frequency, load resistance, and gain. For example, assume that the application requires the OPA643 to operate in a gain of $+5 \mathrm{~V} / \mathrm{V}$ and drive 2 V p-p into $50 \Omega$ at a frequency of 5 MHz . Referring to Figure 8 we find that the intercept point is +47 dBm . The magnitude of the third harmonic can now be easily calculated from the expression:

$$
\text { Third Harmonic }(\mathrm{dBc})=2\left(\mathrm{OPI}^{3} \mathrm{P}-\mathrm{P}_{\mathrm{o}}\right)
$$

where $\mathrm{OPI}^{3} \mathrm{P}=$ third-order output intercept, dBm

$$
\mathrm{P}_{\mathrm{o}}=\text { output level, } \mathrm{dBm}
$$

For this case $\mathrm{OPI}^{3} \mathrm{P}=47 \mathrm{dBm}, \mathrm{P}_{\mathrm{o}}=10 \mathrm{dBm}$, and the thirdorder $\mathrm{IMD}=2(47-10)=74 \mathrm{~dB}$ below the fundamental. The OPA643's low distortion makes the device an excellent choice for a variety of RF signal processing applications.


FIGURE 8. Single-Tone, 3rd Order Intermodulation Intercept vs Frequency.

## NOISE FIGURE

The OPA643 voltage and current noise spectral densities are specified in the Typical Performance Curves. For RF applications, however, Noise Figure (NF) is often the preferred noise specification since it allows system noise performance to be more easily calculated. The OPA643's Noise Figure vs Source Resistance is shown in Figure 9.


FIGURE 9. Noise Figure vs Source Resistance.

## ENVIRONMENTAL (Q) SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials and fabrication of the device -it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown "Q-Screening" provides environmental screening to our standard industrial products, thus enhancing reliability. The screening illustrated in the following table is performed to selected stress levels similar to those of MIL-STD-883.

| SCREEN | METHOD |
| :--- | :---: |
| Internal Visual | Burr-Brown QC4118 |
| Stabilization Bake | Temperature $=150^{\circ} \mathrm{C}, 24 \mathrm{hrs}$ |
| Temperature Cycling | Temperature $=-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}, 10$ cycles |
| Burn-In Test | Temperature $=125^{\circ} \mathrm{C}, 160 \mathrm{hrs}$ minimum |
| Centrifuge | $20,000 \mathrm{G}$ |
| Hermetic Seal | Fine: He leak rate $<5 \times 10^{-8}$ atm cc/s, 30PSiG |
| Gross: Perflourocarbon bubble test, 60 PSiG |  |
| Electrical Tests | As described in specifications tables. |
| External Visual | Burr-Brown QC5150 |

NOTE: Q Screening is available on the HS package only.

## SPICE MODELS

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE models are available for the OPA643. Contact Burr-Brown Applications Department to receive a spice diskette.

## DEMONSTRATION BOARDS

Demonstration boards to speed prototyping are available. Refer to the DEM-OPA64x Datasheet for details.

## APPLICATIONS



NOTE: (1) Select $J_{1}, J_{2}$ and $R_{1}, R_{2}$ to set input stage current for optimum performance.

FIGURE 10. Low Noise, Wideband FET Input Op Amp.


FIGURE 11. Differential Input Buffer Amplifier ( $\mathrm{G}=+5 \mathrm{~V} / \mathrm{V}$ ).

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 12. Video Distribution Amplifier.


FIGURE 13. Differential Gain Amplifier and Driver for $50 \Omega$ and $75 \Omega$ Systems.


FIGURE 14. Wideband, Fast-Settling Instrumentation Amplifier with Two High Impedance Inputs.


## OPA644

DEMO BOARD AVAILABLE See Appendix A, Burr-Brown IC Data BookData Conversion Products

# Low Distortion Current Feedback OPERATIONAL AMPLIFIER 

## FEATURES

- SLEW RATE: 2500V/ $\mu \mathrm{s}$
- VERY LOW DIFFERENTIAL GAIN/PHASE ERROR: 0.008\%/0.009 ${ }^{\circ}$
- LOW DISTORTION AT 5MHz: -85dBc
- HIGH BANDWIDTH: 500MHz
- CLEAN PULSE RESPONSE
- HIGH OPEN LOOP TRANSIMPEDANCE: $2.0 \mathrm{M} \Omega$
- HIGH LINEARITY
- FAST 12-BIT SETTLING: 21ns to 0.01\%
- UNITY-GAIN STABLE


## APPLICATIONS

- HIGH-SPEED SIGNAL PROCESSING
- HIGH-RESOLUTION VIDEO
- PULSE AMPLIFICATION
- COMMUNICATIONS
- ADC/DAC GAIN AMPLIFIER
- RF AMPLIFICATION
- MEDICAL IMAGING
- AUDIO AMPLIFICATION


[^16] Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted.

| PARAMETER | CONDITIONS | OPA644H, P, U |  |  | OPA644HSQ, PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Average Drift <br> HSQ Grade Average Drift <br> Power Supply Rejection | $\begin{gathered} \mathrm{G}=+10 \\ \mathrm{~V}_{\mathrm{S}}= \pm 4.5 \text { to } \pm 5.5 \mathrm{~V} \end{gathered}$ | 40 | $\begin{gathered} \pm 2.5 \\ 20 \\ 65 \end{gathered}$ | $\pm 6$ | 60 | $\begin{aligned} & \pm 2 \\ & 10 \\ & 20 \\ & 75 \end{aligned}$ | $\begin{aligned} & \pm 3 \\ & 35 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT BIAS CURRENT ${ }^{(1)}$ <br> Non-Inverting <br> Over Specified Temperature <br> HSQ Grade Over Temperature <br> Inverting <br> Over Specified Temperature <br> HSQ Grade Over Temperature |  |  | $\begin{aligned} & \pm 20 \\ & \pm 24 \\ & \\ & \pm 2 \\ & \pm 4 \end{aligned}$ | $\begin{aligned} & \pm 40 \\ & \pm 90 \\ & \\ & \pm 25 \\ & \pm 35 \end{aligned}$ |  | $\begin{gathered} \pm 15 \\ \pm 20 \\ 35 \\ * \\ \pm 3 \\ \pm 5 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 20 \\ \pm 50 \\ 60 \\ \pm 10 \\ \pm 25 \\ \pm 25 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| NOISE <br> Input Voltage Noise Density $\begin{aligned} & f=100 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \\ & f=10 \mathrm{kHz} \\ & f=1 \mathrm{MHz} \\ & f_{B}=100 \mathrm{~Hz} \text { to } 200 \mathrm{MHz} \end{aligned}$ <br> Inverting Input Bias Current <br> Noise Density: $f=10 \mathrm{MHz}$ <br> Non-Inverting Input Current <br> Noise Density: $f=10 \mathrm{MHz}$ | $G=+10$ |  | 10.3 <br> 2.9 <br> 1.9 <br> 1.9 <br> 33.6 <br> 15 <br> 15 |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $n V / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range Over Specified Temperature Common-Mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 2 \mathrm{~V}$ | $\begin{gathered} \pm 2.0 \\ \pm 1.8 \\ 35 \end{gathered}$ | $\begin{gathered} \pm 2.25 \\ \pm 2.1 \\ 55 \end{gathered}$ |  | $45$ | $65$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Non-Inverting Inverting Open-Loop Transimpedance | $\mathrm{V}_{\mathrm{O}}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 1.4 | $\begin{gathered} 500 \\| 1.0 \\ 20 \\ 2.0 \end{gathered}$ |  | * | $\stackrel{*}{*}{ }_{*}$ |  | $\mathrm{k} \Omega \\| \mathrm{pF}$ $\Omega$ $M \Omega$ |
| FREQUENCY RESPONSE, R $_{\mathrm{FB}}=40$ <br> Closed Loop Bandwidth <br> Slew Rate ${ }^{(1)}$ <br> Settling Time: 0.01\% $0.1 \%$ 1\% <br> Overload Recovery Time ${ }^{(2)}$ <br> Spurious Free Dynamic Range <br> Differential Gain Error at 3.58 MHz <br> Differential Phase Error at 3.58 MHz <br> Gain Flatness to 1 dB | $\begin{gathered} \text { All Four Power Pins Used } \\ G=+1 \mathrm{~V} / \mathrm{V} \\ \mathrm{G}=+2 \mathrm{~V} / \mathrm{V} \\ \mathrm{G}=+5 \mathrm{~V} / \mathrm{V} \\ \mathrm{G}=+10 \mathrm{~V} / \mathrm{V} \\ \mathrm{G}=+20 \mathrm{~V} / \mathrm{V} \\ \mathrm{G}=+2,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+2,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+2,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+2,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=-1, f=5.0 \mathrm{MHz} \\ V_{0}=2 \mathrm{Vpp} \\ \mathrm{G}=-1, \mathrm{f}=20 \mathrm{MHz} \\ \mathrm{G}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } 1.4 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{G}=+2 \mathrm{~V} / \mathrm{V}, \mathrm{~V}_{0}=0 \mathrm{~V} \text { to } 1.4 \mathrm{~V} \\ R_{\mathrm{L}}=150 \Omega \\ \mathrm{G}=+1 \end{gathered}$ |  | 500 <br> 300 <br> 180 <br> 125 <br> 80 <br> 2500 21 <br> 16.5 <br> 5.5 <br> 60 <br> 84 <br> 0.008 <br> 0.009 <br> 250 |  |  |  | . | MHz MHz MHz MHz MHz $\mathrm{V} / \mu \mathrm{s}$ ns ns ns ns dBc dBc $\%$ Degrees MHz |
| OUTPUT <br> Current Output <br> Over Specified Temperature <br> Voltage Output <br> Over Specified Temperature <br> Voltage Output <br> Over Specified Temperature <br> Short Circuit Current <br> Output Resistance | No Load $R_{L}=100 \Omega$ $1 \mathrm{MHz}, \mathrm{G}=+2 \mathrm{~V} / \mathrm{V}$ | $\begin{gathered} \pm 40 \\ \pm 30 \\ \pm 3.0 \\ \pm 2.75 \end{gathered}$ | $\begin{gathered} \pm 60 \\ \pm 45 \\ \pm 3.5 \\ \pm 3.25 \\ 75 \\ 0.2 \end{gathered}$ |  | $\begin{aligned} & \pm 50 \\ & \pm 40 \end{aligned}$ | $\begin{aligned} & \pm 66 \\ & \pm 50 \end{aligned}$ | * | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current | $T_{\text {min }}$ to $T_{\text {max }}$ <br> $T_{\text {min }}$ to $T_{\text {max }}$ <br> $T_{\text {MIN }}$ to $T_{\text {max }}$ | $\pm 4.5$ | $\begin{gathered} \pm 5 \\ \pm 18 \end{gathered}$ | $\begin{aligned} & \pm 5.5 \\ & \pm 26 \end{aligned}$ | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS (CONT)

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $R_{F B}=25 \Omega$ for a gain of +1 .


NOTE: (1) Slew rate is rate of change from $10 \%$ to $90 \%$ of the output voltage step. (2) Time for the output to resume linear operation after saturation.

## ORDERING INFORMATION

|  | OPA644 |
| :--- | :--- |
| Basic Model Number |  |
| Package Code |  |
| $\mathrm{H}=8$-pin Sidebraze DIP |  |
| $\mathrm{P}=8$-pin Plastic DIP |  |
| $\mathrm{U}=8$-pin Plastic SOIC |  |
| Performance Grade Code |  |
| SQ $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, Reliability Screened |  |
| B |  |

NOTE: (1) The "B" Grade of the SOIC package will be marked with a "B" by pin 8. Refer to the mechanical section for the location.

## PIN CONFIGURATION (All Packages)

Top View

NOTE: (1) Making use of all four power supply pins is highly recommended, although not required. Using these four pins, instead of just pins 4 and 7, will lower the effective pin impedance and substantially lower distortion.

## ABSOLUTE MAXIMUM RATINGS

|  |  |
| :---: | :---: |
| Internal Power Dissipation ${ }^{(1)}$..................... See Applications Information |  |
| Differential Input Voltage $\qquad$ Total $\mathrm{V}_{\mathrm{cc}}$ Input Voltage Range $\qquad$ See Applications Information |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| NOTE: (1) Packages must be derated based on specified $\theta_{\mathrm{JA}}$. Maximum $\mathrm{T}_{\mathrm{J}}$ must be observed. |  |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA644H, HSQ | 8-Pin Cerdip | 157 |
| OPA644P, PB | 8-Pin DIP | 006 |
| OPA644U, UB | 8-Pin SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## (3) <br> ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

[^17]
## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{S}= \pm 5 \mathrm{~V}, R_{L}=100 \Omega, C_{L}=2 p F, R_{F B}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $R_{F B}=25 \Omega$ for a gain of +1 .



HARMONIC DISTORTION vs FREQUENCY
$\left(\mathrm{G}=-1, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=100 \Omega\right.$ )




## TYPICAL PERFORMANCE CURVES (CONT.)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .


5MHz HARMONIC DISTORTION vs OUTPUT SWING


THIRD-ORDER INTERCEPT POINT vs FREQUENCY




For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT.)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .

$\mathrm{G}=+5 \mathrm{~V} / \mathrm{V}$ CLOSED-LOOP


FEEDBACK RESISTOR




LARGE SIGNAL TRANSIENT RESPONSE
( $G=+2, R_{L}=100 \Omega$ )


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT.)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, C_{L}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .






## APPLICATIONS INFORMATION

## THEORY OF OPERATION

This current feedback architecture offers the following important advantages over voltage feedback architectures: (1) the high slew rate allows the large signal performance to approach the small signal performance, and: (2) there is very little bandwidth degradation at higher gain settings.
The current feedback architecture of the OPA644 provides the traditional strength of excellent large signal response with the unusual addition of very high open-loop transimpedance. This high open-loop transimpedance allows the OPA644 to be used in applications requiring 16 -bits or more of accuracy and dynamic linearity.

## DC GAIN TRANSFER CHARACTERISTICS

The circuit in Figure 1 shows the equivalent circuit for calculating the DC gain. When operating the device in the inverting mode, the input signal error current $\left(\mathrm{I}_{\mathrm{E}}\right)$ is amplified by the open loop transimpedance gain $\left(\mathrm{T}_{\mathrm{O}}\right)$. The output signal generated is equal to $T_{O} \times I_{E}$. Negative feedback is applied through $R_{F B}$ such that the device operates at a gain equal to $-\mathrm{R}_{\mathrm{FB}} / \mathrm{R}_{\mathrm{FF}}$.


FIGURE 1. Equivalent Circuit

For non-inverting operation, the input signal is applied to the non-inverting (high impedance buffer) input. The output (buffer) error current $\left(I_{E}\right)$ is generated at the low impedance inverting input. The signal generated at the output is fed back to the inverting input such that the overall gain is $(1+$ $\mathrm{R}_{\mathrm{FF}} / \mathrm{R}_{\mathrm{I}}$ ).
Where a voltage-feedback amplifier has two symmetrical high impedance inputs, a current feedback amplifier has a low inverting (buffer output) impedance and a high noninverting (buffer input) impedance.
The closed-loop gain for the OPA644 can be calculated using the following equations:

Inverting Gain $=\left(-\mathrm{R}_{\mathrm{FB}} / \mathrm{R}_{\mathrm{FF}}\right) /(1+1 /$ Loop Gain $)$

Non-inverting Gain $=\left(1+\mathrm{R}_{\mathrm{FB}} / \mathrm{R}_{\mathrm{FF}}\right) /(1+1 /$ Loop Gain) $(2)$
where: Loop Gain $=T(0) /\left(R_{F B}\right) \times\left(1 /\left(1+T(0) /\left(R_{F B} / R_{F F}\right)\right)\right.$

At higher gains the small value inverting input impedance $\left(\mathrm{R}_{\text {INV }}\right)$ causes an apparent loss in bandwidth. This can be seen from the equation:
Factual $=\mathrm{F}_{\text {IDEAL }} /\left(1+\left(\mathrm{R}_{\mathrm{INV}} / \mathrm{R}_{\mathrm{FB}}\right)\left(1+\mathrm{R}_{\mathrm{FB}} / \mathrm{R}_{\mathrm{FF}}\right)\right)$
This loss in bandwidth at high gains can be corrected without affecting stability by lowering the value of the feedback resistor from the specified value of $402 \Omega$.

## OFFSET VOLTAGE AND NOISE

The output offset is the algebraic sum of the input voltage and current sources that influence DC operation. The output offset is calculated by the following equation:
Output Offset Voltage $= \pm \mathrm{Ib}_{\mathrm{N}} \times \mathrm{R}_{\mathrm{N}}\left(1+\mathrm{R}_{\mathrm{FB}} / \mathrm{R}_{\mathrm{G}}\right) \pm \mathrm{V}_{\mathrm{IO}}$
If all terms are divided by the gain $\left(1+R_{P} / R_{G}\right)$ it can be observed that input referred offsets improve as gain increases.
The effective noise at the output of the amplifier can be determined by taking the root sum of the squares of equation 4 and applying the spectral noise values found in the Typical Performance Curve graph section. This applies to noise from the op amp only. Note that both the noise figure and equivalent input offset voltages improve as the closed loop gain increases (by keeping $R_{F}$ fixed and reducing $R_{I}$ with $R_{N}$ $=0 \Omega$ ).


FIGURE 2. Output Offset Voltage Equivalent Circuit.

## INCREASING BANDWIDTH AT HIGH GAINS

The closed-loop bandwidth can be extended at high gains by reducing the value of the feedback resistor $\mathrm{R}_{\mathrm{FB}}$ (refer to Figure 1). This bandwidth reduction is caused by the feedback current being split between $\mathrm{R}_{\mathrm{S}}$ and $\mathrm{R}_{\mathrm{FF}}$. As the gain increases (for a fixed $R_{F B}$ ), more feedback current is shunted through $\mathrm{R}_{\mathrm{FF}}$, which reduces closed loop bandwidth. To maintain specified bandwidth, the following equations can be used to approximate $\mathrm{R}_{\mathrm{F}}$ and $\mathrm{R}_{\mathrm{I}}$ for any gain from $\pm 1$ to $\pm 15$.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

$\mathrm{R}_{\mathrm{FB}}=424 \pm 8 \mathrm{G}$ (+ for inverting and - for non-inverting)
$\mathrm{R}_{\mathrm{FF}}=(424-8 \mathrm{G}) /(\mathrm{G}-1)$ (non-inverting)
$\mathrm{R}_{\mathrm{I}}=(424+8 \mathrm{G}) / \mathrm{G}$ (inverting)
$\mathrm{G}=$ Closed loop gain

## WIRING PRECAUTIONS

Maximizing the OPA644's capability requires some wiring precautions and high-frequency layout techniques. Oscillation, ringing, poor bandwidth and settling, gain peaking, and instability are typical problems plaguing all high-speed amplifiers when they are improperly used. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths. They should also be as short as possible. The entire physical circuit should be as small as practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the amplifier's input terminals. Stray signal coupling from the output or power supplies to the inputs should be minimized. All circuit element leads should be no longer than $1 / 4$ inch ( 6 mm ) to minimize lead inductance, and low values of resistance should be used. This will minimize time constants formed with the circuit capacitances and will eliminate stray, parasitic circuits.
Grounding is the most important application consideration for the OPA644, as it is with all high-frequency circuits. Oscillations at high frequencies can easily occur if good grounding techniques are not used. A heavy ground plane (2oz copper recommended) should connect all unused areas on the component side. Good ground planes can reduce stray signal pickup, provide a low resistance, low inductance common return path for signal and power, and can conduct heat from active circuit package pins into ambient air by convection.
Supply bypassing is extremely critical and must always be used, especially when driving high current loads. Both power supply leads should be bypassed to ground as close as possible to the amplifier pins. Tantalum capacitors $(2.2 \mu \mathrm{~F})$ with very short leads are recommended. A parallel $0.01 \mu \mathrm{~F}$ ceramic must also be added. Surface mount bypass capacitors will produce excellent results due to their low lead inductance. Additionally, suppression filters can be used to isolate noisy supply lines. Properly bypassed and modula-tion-free power supply lines allow full amplifier output and optimum settling time performance.

## Points to Remember

1) Making use of all four power supply pins will lower the effective power supply inductance seen by the input and output stages. This will improve the AC performance including lower distortion. The lowest distortion is achieved when running separated traces to $\mathrm{V}_{\mathrm{S} 1}$ and $\mathrm{V}_{\mathrm{S} 2}$. Power supply bypassing with $0.01 \mu \mathrm{~F}$ and $2.2 \mu \mathrm{~F}$ surface mount capacitors is recommended. It is essential to keep the $0.01 \mu \mathrm{~F}$ capacitor very close to the power supply pins. Refer to the demonstration board figure in the DEM-OPA64X datasheet for the recommended layout and component placements.
(2) Whenever possible, use surface mount. Don't use point-to-point wiring as the increase in wiring inductance will be detrimental to AC performance. However, if it must be used, very short, direct signal paths are required. The input signal ground return, the load ground return, and the power supply common should all be connected to the same physical point to eliminate ground loops, which can cause unwanted feedback.
2) Surface mount on the backside of the PC Board. Good component selection is essential. Capacitors used in critical locations should be a low inductance type with a high quality dielectric material. Likewise, diodes used in critical locations should be Schottky barrier types, such as HP50822835 for fast recovery and minimum charge storage. Ordinary diodes will not be suitable in RF circuits.
3) Whenever possible, solder the OPA644 directly into the PC board without using a socket. Sockets add parasitic capacitance and inductance, which can seriously degrade AC performance or produce oscillations.
4) Use a small feedback resistor (usually $25 \Omega$ ) in unity-gain voltage follower applications for the best performance. For gain configurations, resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable resistance range to about $1 \mathrm{k} \Omega$ on the high end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon resistors will be satisfactory, but wirewound resistors (even "non-inductive" types) are absolutely unacceptable in high-frequency circuits. Feedback resistors should be placed directly between the output and the inverting input on the backside of the PC board. This placement allows for the shortest feedback path and the highest bandwidth. A longer feedback path than this will decrease the realized bandwidth substantially. Refer to the demonstration board layout at the end of the datasheet.
5) Surface mount components (chip resistors, capacitors, etc.) have low lead inductance and are therefore strongly recommended. Circuits using all surface mount components with the OPA644U (SOIC package) will offer the best AC performance. The parasitic package impedance for the SOIC is lower than the both the Cerdip and 8-lead Plastic DIP.
6) Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its load. Lowest distortion is achieved with high impedance loads.
7) Don't forget that these amplifiers use $\pm 5 \mathrm{~V}$ supplies. Although they will operate perfectly well with +5 V and -5.2 V , use of $\pm 15 \mathrm{~V}$ supplies will destroy the part.
8) Standard commercial test equipment has not been designed to test devices in the OPA644's speed range. Benchtop op amp testers and ATE systems will require a special test head to successfully test these amplifiers.
9) Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears purely resistive.

## OPA644

11) Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is essential; there are no shortcuts.

## INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The OPA644 incorporates on-chip ESD protection diodes as shown in Figure 3. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.


FIGURE 3. Internal ESD Protection.

All pins on the OPA644 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7 V . This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30 mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10 mA or so whenever possible.
The OPA644 utilizes a fine geometry high speed process that withstands 500 V using the Human Body Model and 100 V using the machine model. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, static protection is strongly recommended when handling the OPA644.

## OUTPUT DRIVE CAPABILITY

The OPA644 has been optimized to drive $75 \Omega$ and $100 \Omega$ resistive loads. The device can drive 2 Vp -p into a $75 \Omega$ load. This high-output drive capability makes the OPA644 an ideal choice for a wide range of RF, IF, and video applications. In many cases, additional buffer amplifiers are unneeded.
Many demanding high-speed applications such as ADC/DAC buffers require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitances at the inputs of flash A/D converters. As shown in Figure 4, the OPA644 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing with frequency.


FIGURE 4. Closed-Loop Output Impedance vs Frequency.

## THERMAL CONSIDERATIONS

The OPA644 does not require a heat sink for operation in most environments. At extreme temperatures and under full load conditions a heat sink may be necessary.
The internal power dissipation is given by the equation $\mathrm{P}_{\mathrm{D}}=\mathrm{P}_{\mathrm{DQ}}+\mathrm{P}_{\mathrm{DL}}$, where $\mathrm{P}_{\mathrm{DQ}}$ is the quiescent power dissipation and $P_{D L}$ is the power dissipation in the output stage due to the load. (For $\pm \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{P}_{\mathrm{DQ}}=10 \mathrm{~V} \times 26 \mathrm{~mA}=260 \mathrm{~mW}$, max). For the case where the amplifier is driving a grounded load $\left(R_{L}\right)$ with a DC voltage $\left( \pm V_{\text {OUT }}\right)$ the maximum value of $P_{D L}$ occurs at $\pm \mathrm{V}_{\text {out }}= \pm \mathrm{V}_{\mathrm{CC}} / 2$, and is equal to $\mathrm{P}_{\mathrm{DL}}$, $\max =\left( \pm \mathrm{V}_{\mathrm{CC}}\right)^{2} / 4 \mathrm{R}_{\mathrm{L}}$. Note that it is the voltage across the output transistor, and not the load, that determines the power dissipated in the output stage.
The short-circuit condition represents the maximum amount of internal power dissipation that can be generated. The variation of output current with temperature is shown in the Typical Performance Curves.

## CAPACITIVE LOADS

The OPA644's output stage has been optimized to drive low resistive loads. Capacitive loads, however, will decrease the amplifier's phase margin which may cause high frequency peaking or oscillations. Capacitive loads greater than 5 pF should be buffered by connecting a small resistance, usually $5 \Omega$ to $25 \Omega$, in series with the output as shown in Figure 5. This is particularly important when driving high capacitance loads such as flash A/D converters.


FIGURE 5. Driving Capacitive Loads.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax cable ( 29 pF /foot for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

## COMPENSATION

The OPA644 is internally compensated and is stable in unity gain with a phase margin of approximately $70^{\circ}$. (Note that, from a stability standpoint, an inverting gain of $-1 \mathrm{~V} / \mathrm{V}$ is equivalent to a noise gain of 2.) Gain and phase response for other gains are shown in the Typical Performance Curves.
The high-frequency response of the OPA644 in a good layout is very flat with frequency.

## DISTORTION

The OPA644's Harmonic Distortion characteristics into a $100 \Omega$ load are shown vs frequency and power output in the Typical Performance Curves. Distortion can be further improved by increasing the load resistance as illustrated in Figure 6. Remember to include the contribution of the feedback resistance when calculating the effective load resistance seen by the amplifier.


FIGURE 6. 5MHz Harmonic Distortion vs Load Resistance.

The third-order intercept is an important parameter for many RF amplifier applications. Figure 6 shows the OPA644's single tone, third-order intercept vs frequency. This curve is particularly useful for determining the magnitude of the third harmonic as a function of frequency, load resistance, and gain. For example, assume that the application requires the OPA644 to operate in a gain of $+2 \mathrm{~V} / \mathrm{V}$ and drive $2 \mathrm{Vp}-\mathrm{p}$ into $50 \Omega$ at a frequency of 10 MHz . Referring to Figure 6 we find that the intercept point is +50 dBm . The magnitude of the third harmonic can now be easily calculated from the expression:

## Third Harmonic $(\mathrm{dBc})=2\left(\mathrm{OPI}^{3} \mathrm{P}-\mathrm{P}_{\mathrm{o}}\right)$

where $\mathrm{OPI}^{3} \mathrm{P}=$ third-order output intercept, dBm

$$
\mathrm{P}_{\mathrm{o}}=\text { output level, } \mathrm{dBm}
$$

For this case $\mathrm{OPI}^{3} \mathrm{P}=60 \mathrm{dBm}, \mathrm{P}_{\mathrm{o}}=10 \mathrm{dBm}$, and the third Harmonic $=2(50-10)=80 \mathrm{~dB}$ below the fundamental. The OPA644's low distortion makes the device an excellent choice for a variety of RF signal processing applications.

## DIFFERENTIAL GAIN AND PHASE

Differential Gain (DG) and Differential Phase (DP) are among the more important specifications for video applications. DG is defined as the percent change in closed-loop gain over a specified change in output voltage level. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. Both DG and DP are specified at the NTSC sub-carrier frequency of 3.58 MHz and the PAL subcarrier of 4.43 MHz . All NTSC measurements were performed using a Tektronix model VM700A Video Measurement Set.
DG and DP of the OPA644 were measured with the amplifier in a gain of $+2 \mathrm{~V} / \mathrm{V}$ with $75 \Omega$ input impedance and the output back-terminated in $75 \Omega$. The input signal selected from the generator was a 0 V to 1.4 V modulated ramp with sync pulse. With these conditions the test circuit shown in Figure 7 delivered a 100 IRE modulated ramp to the $75 \Omega$ input of the video analyzer. The signal averaging feature of the analyzer was used to establish a reference against which the performance of the amplifier was measured. Signal averaging was also used to measure the DG and DP of the test signal in order to eliminate the generator's contribution to measured amplifier performance. Typical performance of the OPA644 is 0.008\% differential gain and $0.009^{\circ}$ differential phase to both NTSC and PAL standards.


FIGURE 7. Configuration for Testing Differential Gain/Phase.

## NOISE FIGURE

The OPA644's voltage and current noise spectral densities are specified in the Typical Performance Curves. For RF applications, however, Noise Figure (NF) is often the preferred noise specification since it allows system noise performance to be more easily calculated. The OPA644's Noise Figure vs Source Resistance is shown in Figure 8.
Figure vs Source Resistance is shown in Figure 8.


FIGURE 8. Noise Figure vs Source Resistance.

## SPICE MODELS

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE models using MicroSim Corporation's PSpice are available for the OPA644. Contract Burr-Brown applications departments to receive a SPICE Diskette.

APPLICATIONS

## ENVIRONMENTAL (Q) SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials and fabrication of the device -it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown " Q -Screening" provides environmental screening to our standard industrial products, thus enhancing reliability. The screening illustrated in the following table is performed to selected stress levels similar to those of MIL-STD-883.

| SCREEN | METHOD |
| :--- | :---: |
| Internal Visual | Burr-Brown QC4118 |
| Stabilization Bake | Temperature $=150^{\circ} \mathrm{C}, 24 \mathrm{hrs}$ |
| Temperature Cycling | Temperature $=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, 10$ cycles |
| Burn-In Test | Temperature $=125^{\circ} \mathrm{C}, 160 \mathrm{hrs}$ minimum |
| Centrifuge | $20,000 \mathrm{G}$ |
| Hermetic Seal | Fine: He leak rate $<5 \times 10^{-8}$ atm cc/s, 30pPSiG |
|  | Gross: Perflourocarbon bubble test, 30pPSiG |
| Electrical Tests | As described in specifications tables. |
| External Visual | Burr-Brown QC5150 |

NOTE: Q Screening is available on HS package onty.

## DEMONSTRATION BOARDS

Demonstration boards to speed prototyping are available. Refer to the DEM-OPA64x datasheet for details.


FIGURE 9. Low Distortion Video Amplifier.


FIGURE 10. Output Amplification for the DAC650.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 11. Output Amplification for the DAC600.


FIGURE 12. Wideband, Fast-Settling Instrumentation Amplifier.


FIGURE 13. Low Distortion Gain Amplifier ( $\mathrm{G}=+5 \mathrm{~V} / \mathrm{V}$ ).


## OPA646

# Low Power, Wide Bandwidth OPERATIONAL AMPLIFIER 

## FEATURES

- LOW POWER: 55mW
- UNITY-GAIN BANDWIDTH: 650MHz
- UNITY-GAIN STABLE
- FAST 12-BIT SETTLING: 15ns (0.01\%)
- LOW INPUT BIAS CURRENT: $2 \mu \mathrm{~A}$
- LOW HARMONICS: -82 dBC at 5 MHz
- LOW DIFF GAIN/PHASE ERRORS: $0.025 \% / 0.08^{\circ}$


## APPLICATIONS

- TELECOMMUNICATIONS
- medical imaging
- CCD IMAGING
- PORTABLE EQUIPMENT
- ACTIVE FILTERS
- VIDEO AMPLIFICATION
- ADC/DAC GAIN AMPLIFIER
- HIGH SPEED INTEGRATORS


## DESCRIPTION

The OPA646 is a low power, wideband voltage feedback operational amplifier. It features a high bandwidth of 650 MHz as well as a 12 -bit settling time of only 15 ns . Its low input bias current and wide bandwidth allows it to be used for high speed integrator and active filter designs. Its low distortion gives exceptional performance for telecommunications, medical imaging and video applications.
The OPA646 is internally compensated for unity-gain stability. This amplifier has a fully symmetrical differential input due to its "classical" operational amplifier circuit architecture. Its unusual combination of speed, accuracy and low power make it an ideal choice for many portable, multichannel and other high speed applications where power is at a premium.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 Cable: BBRCORP - Telex: 066-6491 - FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $R_{F B}=25 \Omega$ for a gain of +1 .

| PARAMETER | CONDITIONS | OPA646H, P, U |  |  | OPA646HSQ, PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Average Drift <br> HSQ Grade Over Temperature <br> Power Supply Rejection ( $+\mathrm{V}_{\mathrm{s}}$ ) <br> $\left(-V_{s}\right)$ | $\mathrm{V}_{\mathrm{s}}= \pm 4.5$ to $\pm 5.5 \mathrm{~V}$ | $\begin{aligned} & 50 \\ & 45 \end{aligned}$ | $\begin{gathered} \pm 3 \\ \pm 20 \\ \\ 70 \\ 55 \end{gathered}$ | $\pm 8$ | $\begin{aligned} & 60 \\ & 48 \end{aligned}$ | $\pm 1$ $\pm 12$ $\pm 5$ $*$ $*$ | $\begin{gathered} \pm 2.5 \\ \pm 8 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \hline \end{gathered}$ |
| INPUT BIAS CURRENT Input Bias Current Over Specified Temperature HSQ Grade Over Temperature Input Offset Current Over Specified Temperature HSQ Grade Over Temperature | $V_{C M}=0 V$ $V_{C M}=0 V$ |  | $\begin{gathered} 2 \\ 3 \\ \\ 0.4 \\ 0.9 \end{gathered}$ | $\begin{gathered} 5 \\ 7 \\ \\ 1.5 \\ 3.0 \end{gathered}$ |  | $*$ 4 $*$ $*$ 1.5 | $\begin{gathered} 3.5 \\ \star \\ 10 \\ \star \\ \star \\ 5.0 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| NOISE <br> Input Voltage Noise $\text { Noise Density: } \begin{aligned} f & =100 \mathrm{~Hz} \\ f & =10 \mathrm{kHz} \\ f & =1 \mathrm{MHz} \\ f & =1 \mathrm{MHz} \text { to } 100 \mathrm{MHz} \end{aligned}$ <br> Voltage Noise, BW $=100 \mathrm{~Hz}$ to 100 MHz Input Bias Current Noise <br> Current Noise Density, $f=0.1 \mathrm{~Hz}$ to 20 kHz Noise Figure (NF) $\begin{aligned} & \mathrm{R}_{\mathrm{s}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{S}}=50 \Omega \end{aligned}$ |  |  | $\begin{gathered} 23.2 \\ 7.5 \\ 7.1 \\ 7.2 \\ 141 \\ \\ 1.1 \\ \\ 3.0 \\ 19.1 \end{gathered}$ |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> dB <br> dB |
| INPUT VOLTAGE RANGE Common-Mode Input Range Over Specified Temperature Common-Mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 0.5 \mathrm{~V}$ | $\begin{gathered} \pm 2.5 \\ \pm 2.5 \\ 60 \end{gathered}$ | $\begin{gathered} \pm 3.0 \\ \pm 3.0 \\ 80 \end{gathered}$ |  | $\stackrel{*}{*}$ | $90$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 15\|\mid 1 \\ & 1.6 \\| 1 \end{aligned}$ |  |  | * |  | $\begin{aligned} & \mathrm{k} \Omega \\| \mathrm{pF} \\ & \mathrm{M} \Omega \\| \mathrm{pF} \end{aligned}$ |
| OPEN-LOOP GAIN <br> Open-Loop Voltage Gain Over Specified Temperature | $V_{O}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ | $\begin{aligned} & 45 \\ & 43 \end{aligned}$ | $\begin{aligned} & 51 \\ & 49 \end{aligned}$ |  | $\begin{aligned} & 47 \\ & 45 \\ & \hline \end{aligned}$ | $\begin{aligned} & 55 \\ & 53 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FREQUENCY RESPONSE, $\mathrm{R}_{\mathrm{FB}}=402 \Omega$ <br> Closed-Loop Bandwidth <br> Slew Rate ${ }^{(1)}$ <br> At Minimum Specified Temperature <br> Rise Time <br> Fall Time <br> Settling Time: 0.01\% <br> 0.1\% <br> 1\% <br> Over-Voltage Recovery (2) <br> Spurious Free Dynamic Range <br> Differential Gain Error at 3.58 MHz <br> $\mathrm{G}=$ <br> Differential Phase Error at 3.58 MHz $G=$ <br> Gain Flatness to 0.1 dB | $\begin{aligned} & \text { All Four Power Pins Used } \\ & \mathrm{G}=+1 \mathrm{~V} / \mathrm{V} \\ & \mathrm{G}=+2 \mathrm{~V} / \mathrm{V} \\ & \mathrm{G}=+5 \mathrm{~V} / \mathrm{V} \\ & \mathrm{G}=+10 \mathrm{~V} / \mathrm{V} \\ & \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ & \\ & 1 \mathrm{~V} \text { Step } \\ & 1 \mathrm{~V} \text { Step } \\ & \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ & \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ & \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ & \mathrm{G}= \\ & \mathrm{V}=+1, \mathrm{f}=5.0 \mathrm{MHz} \\ &=2 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=402 \Omega \\ &+2 \mathrm{~V} / \mathrm{V}, \mathrm{~V}_{\mathrm{O}}=0 \text { to } 1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}= \\ &+2 \mathrm{~V} / \mathrm{V}, \mathrm{~V}_{\mathrm{O}}=0 \text { to } 1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}= \end{aligned}$ | $\Omega$ | 650 160 45 22 180 155 5.3 5.9 15 11.5 6 65 82 0.025 0.08 100 |  |  | * |  | MHz MHz MHz MHz $\mathrm{V} / \mu \mathrm{s}$ $\mathrm{V} / \mu \mathrm{s}$ ns ns ns ns ns ns dBc $\%$ degrees MHz |
| OUTPUT <br> Voltage Output <br> Over Specified Temperature <br> HSQ Grade Over Temperature <br> Voltage Output <br> Over Specified Temperature <br> HSQ Grade Over Temperature <br> Voltage Output <br> Over Specified Temperature <br> HSQ Grade Over Temperature <br> Current Output, $+25^{\circ} \mathrm{C}$ to max Temp <br> Over Specified Temperature <br> HSQ Grade Over Temperature <br> Short Circuit Current <br> Output Resistance | No Load $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=250 \Omega \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega \end{aligned}$ $1 \mathrm{MHz}, \mathrm{G}=+1 \mathrm{~V} / \mathrm{V}$ | $\begin{aligned} & \pm 2.5 \\ & \pm 2.5 \\ & \pm 2.0 \\ & \pm 40 \\ & \pm 30 \end{aligned}$ | $\begin{gathered} \pm 2.75 \\ \pm 2.7 \\ \pm 2.5 \\ \pm 52 \\ \pm 48 \\ \\ 60 \\ 0.2 \end{gathered}$ |  | $\begin{gathered} * \\ \pm 2.3 \\ * \\ \pm 2.0 \\ * \\ \pm 2.0 \\ * \\ * \\ \pm 25 \end{gathered}$ | $\pm 2.5$ <br> $\pm 2.5$ <br> $\pm 2.3$ <br> $\pm 35$ |  | V <br> V <br> v <br> V <br> V <br> V <br> V <br> mA <br> mA <br> mA <br> mA <br> $\Omega$ |

## SPECIFICATIONS (CONT.)

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .

| PARAMETER | CONDITIONS | OPA646H, P, U |  |  | OPA646HSQ, PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY <br> Specified Operating Voltage <br> Operating Voltage Range <br> Quiescent Current <br> Over Specified Temperature <br> HSQ Grade Over Temperature | $\begin{aligned} & T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ & T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{aligned}$ | $\pm 4.5$ | $\begin{gathered} \pm 5 \\ \pm 5.25 \\ \pm 6.5 \end{gathered}$ | $\begin{aligned} & \pm 5.5 \\ & \pm 6.5 \\ & \pm 7.5 \end{aligned}$ | * | $\pm 7.5$ | $\pm 8.5$ | $\begin{gathered} V \\ V \\ m A \\ m A \\ m A \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification: H, P, PB, U, UB HSQ <br> Thermal Resistance P <br> U <br> H | Ambient <br> Ambient <br> $\theta_{\mathrm{JA}}$, Junction to Ambient | -40 | $\begin{aligned} & 120 \\ & 170 \\ & 120 \end{aligned}$ | +85 | $-55$ | * | $*$ +125 | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTE: (1) Slew rate is rate of change from $10 \%$ to $90 \%$ of output voltage step. (2) Recovery time to linear operation after a $50 \%$ overload recovery.

## ORDERING INFORMATION

|  |  |
| :--- | :--- | :--- |
| Basic Model Number |  |
| Package Code |  |
| $\mathrm{H}=8$-pin Sidebraze DIP |  |
| $\mathrm{P}=8$-pin Plastic DIP |  |
| $\mathrm{U}=8$-pin Plastic SOIC |  |
| Performance Grade Code |  |
| SQ $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, Reliability Screened |  |
| $\mathrm{B}^{(1)}$ or No Letter $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |

NOTE: (1) The "B" grade of the SOIC package will be marked with a " B " by Pin 8. Refer to the mechanical section for the location.

## PIN CONFIGURATION

Top View

## ABSOLUTE MAXIMUM RATINGS



## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA646H, HSQ | 8-Pin Cerdip | 157 |
| OPA646P, PB | 8-Pin DIP | 006 |
| OPA646U, UB | 8-Pin SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## $\otimes$ <br> ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

[^18]
## Or，Call Customer Service at 1－800－548－6132（USA Only）

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 5 \mathrm{~V}, R_{L}=100 \Omega, C_{L}=2 p F, R_{F B}=402 \Omega$ and all four power supply pins are used unless otherwise noted．$R_{F B}=25 \Omega$ for a gain of +1 ．







For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (Cont.)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .


LARGE SIGNAL TRANSIENT RESPONSE

$\mathrm{G}=-1 \mathrm{~V} / \mathrm{V}$ CLOSED-LOOP SMALL SIGNAL BANDWIDTH


SMALL SIGNAL TRANSIENT RESPONSE




## Or，Call Customer Service at 1－800－548－6132（USA Only）

## TYPICAL PERFORMANCE CURVES（CONT．）

$T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 5 \mathrm{~V}, R_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 p \mathrm{~F}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted． $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 ．


HARMONIC DISTORTION vs FREQUENCY




## TYPICAL PERFORMANCE CURVES (CONT.)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ and all four power supply pins are used unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .


## APPLICATIONS INFORMATION

## dISCUSSION OF PERFORMANCE

The OPA646 provides a level of speed and precision not previously attainable in monolithic form. Unlike current feedback amplifiers, the OPA646's design uses a "Classical" operational amplifier architecture and can therefore be used in all traditional operational amplifier applications. While it is true that current feedback amplifiers can provide wider bandwidth at higher gains, they offer some disadvantages. The asymmetrical input characteristics of current feedback amplifiers (i.e. one input is a low impedance) prevents them from being used in a variety of applications. In addition, unbalanced inputs make input bias current errors difficult to correct. Cancelling offset errors (due to input bias currents) through matching of inverting and non-inverting input resistors is impossible because the input bias currents are uncorrelated. Current noise is also asymmetrical and is usually significantly higher on the inverting input. Perhaps most important, settling time to $0.01 \%$ is often extremely poor due to internal design tradeoffs. Many current feedback designs exhibit settling times to $0.01 \%$ in excess of 10 microseconds even though $0.1 \%$ settling times are reasonable. Such amplifiers are completely inadequate for fast settling 12-bit applications.
The OPA646's "Classical" operational amplifier architecture employs true differential and fully symmetrical inputs to eliminate these troublesome problems. All traditional circuit configurations and op amp theory apply to the OPA646.

## WIRING PRECAUTIONS

Maximizing the OPA646's capability requires some wiring precautions and high-frequency layout techniques. Oscillation, ringing, poor bandwidth and settling, gain peaking, and
instability are typical problems plaguing all high-speed amplifiers when they are improperly used. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths. They should also be as short as possible. The entire physical circuit should be as small as practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the amplifier's input terminals. Stray signal coupling from the output or power supplies to the inputs should be minimized. All circuit element leads should be no longer than $1 / 4$ inch ( 6 mm ) to minimize lead inductance, and low values of resistance should be used. This will minimize time constants formed with the circuit capacitances and will eliminate stray, parasitic circuits.
Grounding is the most important application consideration for the OPA646, as it is with all high-frequency circuits. Oscillations at high frequencies can easily occur if good grounding techniques are not used. A heavy ground plane (2oz copper recommended) should connect all unused areas on the component side. Good ground planes can reduce stray signal pickup, provide a low resistance, low inductance common return path for signal and power, and can conduct heat from active circuit package pins into ambient air by convection.
Supply bypassing is extremely critical and must always be used, especially when driving high current loads. Both power supply leads should be bypassed to ground as close as possible to the amplifier pins. Tantalum capacitors $(2.2 \mu \mathrm{~F})$ with very short leads are recommended. A parallel $0.01 \mu \mathrm{~F}$ ceramic must also be added. Surface mount bypass capacitors will produce excellent results due to their low lead inductance. Additionally, suppression filters can be used to

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

isolate noisy supply lines. Properly bypassed and modula-tion-free power supply lines allow full amplifier output and optimum settling time performance.

## Points to Remember

1) Making use of all four power supply pins will lower the effective power supply impedance seen by the input and output stages. This will improve the AC performance including lower distortion. The lowest distortion is achieved when running separated traces to $\mathrm{V}_{\mathrm{S} 1}$ and $\mathrm{V}_{\mathrm{S} 2}$. Power supply bypassing with $0.01 \mu \mathrm{~F}$ and $2.2 \mu \mathrm{~F}$ surface mount capacitors on the topside of the PC Board is recommended. It is essential to keep the $0.01 \mu \mathrm{~F}$ capacitor very close to the power supply pins. Refer to the DEM-OPA64X Data Sheet for the recommended layout and component plascements.
2) Whenever possible, use surface mount. Don't use point-to-point wiring as the increase in wiring inductance will be detrimental to AC performance. However, if it must be used, very short, direct signal paths are required. The input signal ground return, the load ground return, and the power supply common should all be connected to the same physical point to eliminate ground loops, which can cause unwanted feedback.
3) Surface mount on backside of PC Board. Good component selection is essential. Capacitors used in critical locations should be a low inductance type with a high quality dielectric material. Likewise, diodes used in critical locations should be Schottky barrier types, such as HP50822835 for fast recovery and minimum charge storage. Ordinary diodes will not be suitable in RF circuits.
4) Whenever possible, solder the OPA646 directly into the PC board without using a socket. Sockets add parasitic capacitance and inductance, which can seriously degrade AC performance or produce oscillations.
5) Use a small feedback resistor (usually $25 \Omega$ ) in unity-gain voltage follower applications for the best performance. For gain configurations, resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable resistance range to about $1 \mathrm{k} \Omega$ on the high end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon resistors will be satisfactory, but wirewound resistors (even "non-inductive" types) are absolutely unacceptable in high-frequency circuits. Feedback resistors should be placed directly between the output and the inverting input on the backside of the PC board. This placement allows for the shortest feedback path and the highest bandwidth. Refer to the demonstration board layout at the end of the datasheet. A longer feedback path than this will decrease the realized bandwidth substantially.
6) Surface mount components (chip resistors, capacitors, etc.) have low lead inductance and are therefore strongly recommended. Circuits using all surface mount components with the OPA646U (SOIC package) will offer the best AC performance. The parasitic package inductance and capacitance for the SOIC is lower than the both the Cerdip and 8lead Plastic DIP.
7) Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its load. Lowest distortion is achieved with high impedance loads.
8) Don't forget that these amplifiers use $\pm 5 \mathrm{~V}$ supplies. Although they will operate perfectly well with +5 V and -5.2 V , use of $\pm 15 \mathrm{~V}$ supplies will destroy the part.
9) Standard commercial test equipment has not been designed to test devices in the OPA646's speed range. Benchtop op amp testers and ATE systems will require a special test head to successfully test these amplifiers.
10) Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears purely resistive.
11) Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is essential; there are no shortcuts.

## OFFSET VOLTAGE ADJUSTMENT

If additional offset adjustment is needed, the circuit in Figure 1 can be used without degrading offset drift with temperature. Avoid external adjustment whenever possible since extraneous noise, such as power supply noise, can be inadvertently coupled into the amplifier's inverting input terminal. Remember that additional offset errors can be created by the amplifier's input bias currents. Whenever possible, match the impedance seen by both inputs as is shown with $\mathrm{R}_{3}$. This will reduce input bias current errors to the amplifier's offset current.


NOTE: (1) $R_{3}$ is optional and can be used to cancel offset errors due to input bias currents.

FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection
from this potentially damaging source. The OPA646 incorporates on-chip ESD protection diodes as shown in Figure 2. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.
All pins on the OPA646 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7 V . This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30 mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10 mA or so whenever possible.


FIGURE 2. Internal ESD Protection.

The OPA646 utilizes a fine geometry high speed process that withstands 500 V using the Human Body Model and 100V using the Machine Model. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, static protection is strongly recommended when handling the OPA646.

## OUTPUT DRIVE CAPABILITY

The OPA646 has been optimized to drive $75 \Omega$ and $100 \Omega$ resistive loads. The device can drive 2 V p-p into a $75 \Omega$ load. This high-output drive capability makes the OPA646 an ideal choice for a wide range of RF, IF, and video applications. In many cases, additional buffer amplifiers are unneeded.
Many demanding high-speed applications such as ADC/DAC buffers require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitances at the inputs of flash A/D converters. As shown in Figure 3, the OPA646 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing with frequency.

## THERMAL CONSIDERATIONS

The OPA646 does not require a heat sink for operation in most environments. At extreme temperatures and under full load conditions a heat sink may be necessary.

The internal power dissipation is given by the equation $P_{D}=P_{D Q}+P_{D L}$, where $P_{D Q}$ is the quiescent power dissipation and $P_{D L}$ is the power dissipation in the output stage due to the load. (For $\pm \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{P}_{\mathrm{DQ}}=10 \mathrm{~V} \times 7.5 \mathrm{~mA}=75 \mathrm{~mW}$, max). For the case where the amplifier is driving a grounded load $\left(\mathrm{R}_{\mathrm{L}}\right)$ with a DC voltage $\left( \pm \mathrm{V}_{\text {OUT }}\right)$ the maximum value of $\mathrm{P}_{\mathrm{DL}}$ occurs at $\pm \mathrm{V}_{\text {out }}= \pm \mathrm{V}_{\mathrm{cc}} / 2$, and is equal to $\mathrm{P}_{\mathrm{DL}}$, $\max =\left( \pm \mathrm{V}_{\mathrm{CC}}\right)^{2} / 4 \mathrm{R}_{\mathrm{L}}$. Note that it is the voltage across the output transistor, and not the load, that determines the power dissipated in the output stage.


FIGURE 3. Small-Signal Output Impedance vs Frequency.

A short-circuit condition represents the maximum amount of internal power dissipation that can be generated. The variation of output current with temperature is shown in Figure 4.


FIGURE 4. Output Current vs Temperature.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

## CAPACITIVE LOADS

The OPA646's output stage has been optimized to drive low resistive loads. Capacitive loads, however, will decrease the amplifier's phase margin which may cause high frequency peaking or oscillations. Capacitive loads greater than 10 pF should be buffered by connecting a small resistance, usually $5 \Omega$ to $25 \Omega$, in series with the output as shown in Figure 5. This is particularly important when driving high capacitance loads such as flash A/D converters. Increasing the gain from +1 will improve the capacitive load drive due to increased phase margin.


FIGURE 5. Driving Capacitive Loads.

In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax cable ( $29 \mathrm{pF} /$ foot for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

## COMPENSATION

The OPA646 is internally compensated and is stable in unity gain with a phase margin of approximately $60^{\circ}$. However, the unity gain buffer is the most demanding circuit configuration for loop stability and oscillations are most likely to occur in this gain. If possible, use the device in a noise gain of two or greater to improve phase margin and reduce the susceptibility to oscillation. (Note that, from a stability standpoint, an inverting gain of $-1 \mathrm{~V} / \mathrm{V}$ is equivalent to a noise gain of 2.) Gain and phase response for other gains are shown in the Typical Performance Curves.
The high-frequency response of the OPA646 in a good layout is very flat with frequency. However, some circuit configurations such as those where large feedback resistances are used, can produce high-frequency gain peaking. This peaking can be minimized by connecting a small capacitor in parallel with the feedback resistor. This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier (typically 2 pF after PC board mounting), and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor, or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. Using small resistor values will preserve
the phase margin and avoid peaking by keeping the break frequency of this zero sufficiently high. When high closedloop gains are required, a three-resistor attenuator (tee network) is recommended to avoid using large value resistors with large time constants.

## SETTLING TIME

Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the value of the output transition, a 2 V step. Thus, settling time to $0.01 \%$ requires an error band of $\pm 200 \mu \mathrm{~V}$ centered around the final value of 2 V .

Settling time, specified in an inverting gain of one, occurs in only 15 ns to $0.01 \%$ for a 2 V step, making the OPA646 one of the fastest settling monolithic amplifiers commercially available. Settling time increases with closed-loop gain and output voltage change as described in the Typical Performance Curves. Preserving settling time requires critical attention to the details as mentioned under "Wiring Precautions." The amplifier also recovers quickly from input overloads. Overload recovery time to linear operation from a $50 \%$ overload is typically only 65 ns .
In practice, settling time measurements on the OPA646 prove to be very difficult to perform. Accurate measurement is next to impossible in all but the very best equipped labs. Among other things, a fast flat-top generator and high speed oscilloscope are needed. Unfortunately, fast flat-top generators, which settle to $0.01 \%$ in sufficient time, are scarce and expensive. Fast oscilloscopes, however, are more commonly available. For best results a sampling oscilloscope is recommended. Sampling scopes typically have bandwidths that are greater than 1 GHz and very low capacitance inputs. They also exhibit faster settling times in response to signals that would tend to overload a real-time oscilloscope.

## DIFFERENTIAL GAIN AND PHASE

Differential Gain (DG) and Differential Phase (DP) are among the more important specifications for video applications. DG is defined as the percent change in closed-loop gain over a specified change in output voltage level. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. Both DG and DP are specified at the NTSC sub-carrier frequency of 3.58 MHz . DG and DP increase with closed-loop gain and output voltage transition. All measurements were performed using a Tektronix model VM700 Video Measurement Set.

를 Burr-Brown IC Data Book-Linear Products

# For Immediate Assistance, Contact Your Local Salesperson 

## DISTORTION

The OPA646's Harmonic Distortion characteristics into a $100 \Omega$ load are shown vs frequency and power output in the Typical Performance Curves. Distortion can be significantly improved by increasing the load resistance as illustrated in Figure 6. Remember to include the contribution of the feedback resistance when calculating the effective load resistance seen by the amplifier.


FIGURE 6. 5MHz Harmonic Distortion vs Load Resistance with $\mathrm{R}_{\mathrm{F}}=402 \Omega$.

## NOISE FIGURE

The OPA646 voltage and current noise spectral densities are specified in the Typical Performance Curves. For RF applications, however, Noise Figure (NF) is often the preferred noise specification since it allows system noise performance to be more easily calculated. The OPA646's Noise Figure vs Source Resistance is shown in Figure 7.


FIGURE 7. Noise Figure vs Source Resistance.

## SPICE MODELS

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE models are available for the OPA646. Contact Burr-Brown Applications Department to receive a spice diskette.

## ENVIRONMENTAL (Q) SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials and fabrication of the device -it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown "Q-Screening" on the HSQ grade provides environmental screening to our standard industrial products, thus enhancing reliability. The screening illustrated in the following table is performed to selected stress levels similar to those of MIL-STD-883.

| SCREEN | METHOD |
| :--- | :---: |
| Internal Visual | Burr-Brown QC4118 |
| Stabilization Bake | Temperature $=150^{\circ} \mathrm{C}, 24 \mathrm{hrs}$ |
| Temperature Cycling | Temperature $=-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}, 10$ cycles |
| Burn-In Test | Temperature $=125^{\circ} \mathrm{C}, 160 \mathrm{hrs}$ minimum |
| Centrifuge | 20000 G |
| Hermetic Seal | Fine: He leak rate $<5 \times 10^{-8}$ atm cc/s,30PSiG |
|  | Gross: Perflourocarbon bubble test,60PSiG |
| Electrical Tests | As described in specifications tables. |
| External Visual | Burr-Brown QC5150 |

NOTE: Q Screening is available on the HS package only.

## DEMONSTRATION BOARDS

Demonstration boards to speed prototyping are available. Refer to the DEM-OPA64X Data Sheet for details.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

APPLICATIONS


FIGURE 8. Low Power Video Amplifier.


FIGURE 9. High-Q 1MHz Bandpass Filter.


FIGURE 10. Low Power, Wideband FET Input Op Amp.


FIGURE 11. Differential Line Driver for $50 \Omega$ or $75 \Omega$ Systems.
$\Longrightarrow=$


FIGURE 12. Wideband, Fast-Settling Instrumentation Amplifier.


FIGURE 13. Unity Gain Difference Amplifier.


FIGURE 14. Differential Input Buffer Amplifier ( $\mathrm{G}=+2 \mathrm{~V} / \mathrm{V}$ ).


FIGURE 15. A High Speed Integrator.


FIGURE 16. Single Supply Operation.

# ULTRA-WIDEBAND CURRENT FEEDBACK OPERATIONAL AMPLIFIER 

## FEATURES

- WIDE BANDWIDTH: 1GHz
- LOW DIFFERENTIAL GAIN/PHASE ERRORS: 0.02\%/0.02 ${ }^{\circ}$
- GAIN FLATNESS: 0.1 dB to $\mathbf{1 0 0} \mathrm{MHz}$
- FAST SLEW RATE: 1200V/ $\mu \mathrm{s}$
- CLEAN PULSE RESPONSE
- UNITY GAIN STABLE


## APPLICATIONS

- HIGH-SPEED SIGNAL PROCESSING
- HIGH-RESOLUTION CRT PREAMP
- HIGH-RESOLUTION VIDEO
- PULSE AMPLIFICATION
- IF SIGNAL PROCESSING
- dac i/v Conversion
- ADC buFFER


## DESCRIPTION

The OPA648 is an ultra high bandwidth current feedback operational amplifier. The current feedback architecture also allows for a very high slew rate, which gives excellent large signal bandwidth, even at high gains. The high slew rate and well-behaved pulse response allow for superior large signal amplification in a variety of RF, video and other signal processing applications. Fabricated on an advanced complementary bipolar process, the OPA648 offers exceptional performance in monolithic form.


## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=243 \Omega$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA648H, P, U |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | UNITS |
| FREQUENCY RESPONSE <br> Small Signal Bandwidth ${ }^{(1)}$ <br> Slew Rate ${ }^{(2)}$ <br> Settling Time $\begin{aligned} & 0.01 \% \\ & 0.1 \% \\ & 1 \% \end{aligned}$ <br> Spurious Free Dynamic Range <br> Differential Gain, $\mathrm{G}=+2$ <br> Differential Phase, $G=+2$ <br> Gain Flatness | $\begin{gathered} \mathrm{G}=+1 \\ \mathrm{G}=+2 \\ \mathrm{G}=+2,1 \mathrm{~V} \text { Step } \\ \mathrm{G}=+2,1 \mathrm{~V} \text { Step } \\ \mathrm{G}=+2,1 \mathrm{~V} \text { Step } \\ \mathrm{G}=+2,1 \mathrm{~V} \text { Step } \\ \mathrm{G}=+2, \mathrm{f}=5.0 \mathrm{MHz}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p} \\ \mathrm{G}=+2, \mathrm{f}=20.0 \mathrm{MHz}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p} \\ 3.58 \mathrm{MHz}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ 3.58 \mathrm{MHz}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{DC} \text { to } 100 \mathrm{MHz} \end{gathered}$ |  | 1.0 600 1200 20 9 3 60 51 0.02 0.02 0.1 |  | $\begin{gathered} \mathrm{GHz} \\ \mathrm{MHz} \\ \mathrm{~V} / \mu \mathrm{s} \\ \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mathrm{dBc} \\ \mathrm{dBc} \\ \% \\ \text { degrees } \\ \mathrm{dB} \end{gathered}$ |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Average Drift <br> Power Supply Rejection Ratio | $V_{S}= \pm 4.5$ to $\pm 5.5 \mathrm{~V}$ | 45 | $\begin{gathered} \pm 2 \\ \pm 10 \\ 58 \end{gathered}$ | $\pm 6$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT BIAS CURRENT <br> Non-Inverting <br> Over Specified Temperature Inverting <br> Over Specified Temperature |  |  | $\begin{aligned} & \pm 12 \\ & \pm 30 \\ & \pm 20 \\ & \pm 50 \end{aligned}$ | $\begin{aligned} & \pm 65 \\ & \pm 95 \\ & \pm 65 \\ & \pm 95 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| NOISE <br> Input Voltage Noise <br> Noise Density, $f=100 \mathrm{~Hz}$ $\begin{aligned} & f=1 \mathrm{kHz} \\ & f=10 \mathrm{kHz} \\ & f=1 \mathrm{MHz} \end{aligned}$ <br> Voltage Noise, BW $=10 \mathrm{~Hz}$ to 200 M Input Bias Current Noise <br> Current Noise Density, $\mathrm{f}=0.1 \mathrm{~Hz}$ to |  |  | $\begin{gathered} 10.4 \\ 2.3 \\ 2.3 \\ 2.3 \\ 32.5 \\ \\ 15 \end{gathered}$ |  | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $n V / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| INPUT VOLTAGE RANGE <br> Common-mode Input Range Common-mode Rejection | $V_{C M}=0.5$ | $\begin{aligned} & \pm 2 \\ & 35 \end{aligned}$ | $\begin{gathered} \pm 2.25 \\ 55 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Non-inverting Inverting |  |  | $\begin{gathered} 22 \text { \|\| } 0.75 \\ 20 \end{gathered}$ |  | $\mathrm{k} \Omega \\|_{\Omega} \mathrm{pF}$ |
| OPEN-LOOP TRANSIMPEDANCE <br> Open-Loop Transimpedance | $V_{O}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 100 | 165 |  | $\mathrm{k} \Omega$ |
| OUTPUT <br> Current Output <br> Over Specified Temperature <br> Voltage Output <br> Over Specified Temperature <br> Voltage Output <br> Over Specified Temperature <br> Short Circuit Current <br> Output Resistance | No Load $\mathrm{R}_{\mathrm{L}}=150 \Omega$ $1 \mathrm{MHz}, \mathrm{G}=+2 \mathrm{~V} / \mathrm{V}$ | $\begin{gathered} 33 \\ 25 \\ \\ \pm 2.75 \\ \pm 2.2 \\ \pm 2.0 \end{gathered}$ | $\begin{gathered} 42 \\ 40 \\ \\ \pm 3.0 \\ \pm 2.5 \\ \pm 2.3 \\ 75 \\ 0.08 \end{gathered}$ |  | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \Omega \\ \hline \end{gathered}$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current Over Specified Temerature | $T_{\text {MIN }}$ to $T_{\text {MAX }}$ <br> $T_{\text {MIN }}$ to $T_{\text {MAX }}$ | $\pm 4.5$ | $\begin{gathered} \pm 5 \\ \pm 13 \\ \pm 15 \end{gathered}$ | $\begin{aligned} & \pm 5.5 \\ & \pm 20 \\ & \pm 23 \end{aligned}$ | $\begin{gathered} V \\ V \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Storage <br> Thermal Resistance, $\theta_{J A}$ <br> P <br> U <br> H | Ambient Ambient | $\begin{aligned} & -40 \\ & -55 \end{aligned}$ | $\begin{aligned} & 120 \\ & 170 \\ & 120 \end{aligned}$ | $\begin{gathered} +85 \\ +150 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) Bandwidth can be degraded by a non-optimal PC board layout. Refer to the DEM-OPA64x datasheet for layout recommendations. (2) Slew rate is the rate of change from $10 \%$ to $90 \%$ of the output voltage step.

## ABSOLUTE MAXIMUM RATINGS



## PIN CONFIGURATION (All Packages)



ORDERING INFORMATION

|  | OPA648 |
| :--- | :--- | :--- |
| Basic Model Number |  |
| Package Code |  |
| $H=8$-pin Sidebraze DIP |  |
| P $=8$-pin Plastic DIP |  |
| $U=8$-pin Plastic SOIC |  |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA648H | 8-Pin Cerdip | 157 |
| OPA648P | 8-Pin DIP | 006 |
| OPA648U | 8-Pin SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## $\otimes$ <br> ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

## 8t9 9 VdO

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=243 \Omega$ unless otherwise noted.






$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=243 \Omega$ unless otherwise noted.







## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{PF}, \mathrm{R}_{\mathrm{FB}}=243 \Omega$ unless otherwise noted.



RECOMMENDED ISOLATION RESISTANCE vs






## APPLICATIONS INFORMATION

## THEORY OF OPERATION

This current feedback architecture offers the following important advantages over voltage feedback architectures: (1) the high slew rate allows the large signal performance to approach the small signal performance, and: (2) there is less bandwidth degradation at higher gain settings.

## DC GAIN TRANSFER CHARACTERISTICS

The circuit in Figure 1 shows the equivalent circuit for calculating the DC gain. When operating the device in the inverting mode, the input signal error current $\left(\mathrm{I}_{\mathrm{E}}\right)$ is amplified by the open loop transimpedance gain $\left(\mathrm{T}_{\mathrm{o}}\right)$. The output signal generated is equal to $T_{O} \times I_{E}$. Negative feedback is applied through $\mathrm{R}_{\mathrm{FB}}$ such that the device operates at a gain equal to $-R_{F B} / R_{F F}$.



For non-inverting operation, the input signal is applied to the non-inverting (high impedance buffer) input. The output (buffer) error current $\left(\mathrm{I}_{\mathrm{E}}\right)$ is generated at the low impedance inverting input. The signal generated at the output is fed back to the inverting input such that the overall gain is $(1+$ $\mathrm{R}_{\mathrm{FF}} / \mathrm{R}_{\mathrm{I}}$ ).

Where a voltage-feedback amplifier has two symmetrical high impedance inputs, a current feedback amplifier has a low inverting (buffer output) impedance and a high noninverting (buffer input) impedance.
The closed-loop gain for the OPA648 can be calculated using the following equations:

Inverting Gain $=\left(-\mathrm{R}_{\mathrm{FB}} / \mathrm{R}_{\mathrm{FF}}\right) /(1+1 /$ Loop Gain $)$

Non-inverting Gain $=\left(1+\mathrm{R}_{\mathrm{FB}} / \mathrm{R}_{\mathrm{FF}}\right) /(1+1 /$ Loop Gain $)$
where: Loop Gain $=T(o) /\left(R_{F B}\right) \times\left(1 /\left(1+T(o) /\left(R_{F B} / R_{F F}\right)\right)\right.$

At higher gains the small value inverting input impedance ( $\mathrm{R}_{\mathrm{INV}}$ ) causes an apparent loss in bandwidth. This can be seen from the equation:
Factual $=\mathrm{F}_{\mathrm{IDEAL}} /\left(1+\left(\mathrm{R}_{\mathrm{INV}} / \mathrm{R}_{\mathrm{FB}}\right)\left(1+\mathrm{R}_{\mathrm{FB}} / \mathrm{R}_{\mathrm{FF}}\right)\right)$
This loss in bandwidth at high gains can be corrected without affecting stability by lowering the value of the feedback resistor from the specified value of $243 \Omega$.

## OFFSET VOLTAGE AND NOISE

The output offset is the algebraic sum of the input voltage and current sources that influence DC operation. The output offset is calculated by the following equation:

FIGURE 1. Equivalent Circuit
$\square=$

## For Immediate Assistance, Contact Your Local Salesperson

Output Offset Voltage $= \pm I b_{N} \times R_{N}\left(1+R_{F B} / R_{G}\right) \pm \mathrm{V}_{\mathrm{IO}}$

$$
\begin{equation*}
\left(1+\mathrm{R}_{\mathrm{FB}} / \mathrm{R}_{\mathrm{G}}\right) \pm \mathrm{Ib} \mathrm{I} \times \mathrm{R}_{\mathrm{FB}} \tag{4}
\end{equation*}
$$

If all terms are divided by the gain $\left(1+R_{F} / R_{G}\right)$ it can be observed that input referred offsets improve as gain increases.
The effective noise at the output of the amplifier can be determined by taking the root sum of the squares of equation 4 and applying the spectral noise values found in the Typical Performance Curve graph section. This applies to noise from the op amp only. Note that both the noise figure and equivalent input offset voltages improve as the closed loop gain increases (by keeping $R_{F}$ fixed and reducing $R_{I}$ with $R_{N}$ $=0 \Omega$ ).


FIGURE 2. Output Offset Voltage Equivalent Circuit.

## WIRING PRECAUTIONS

Maximizing the OPA648's capability requires some wiring precautions and high-frequency layout techniques. Oscillation, ringing, poor bandwidth and settling, gain peaking, and instability are typical problems plaguing all high-speed amplifiers when they are improperly used. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths. They should also be as short as possible. The entire physical circuit should be as small as practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the amplifier's input terminals. Stray signal coupling from the output or power supplies to the inputs should be minimized. All circuit element leads should be no longer than $1 / 4$ inch ( 6 mm ) to minimize lead inductance, and low values of resistance should be used. This will minimize time constants formed with the circuit capacitances and will eliminate stray, parasitic circuits.
Grounding is the most important application consideration for the OPA648, as it is with all high-frequency circuits. Oscillations at high frequencies can easily occur if good grounding techniques are not used. A heavy ground plane ( 2 oz copper recommended) should connect all unused areas on the component side. Good ground planes can reduce stray signal pickup, provide a low resistance, low inductance common return path for signal and power, and can conduct heat from active circuit package pins into ambient air by convection.
Supply bypassing is extremely critical and must always be
used, especially when driving high current loads. Both power supply leads should be bypassed to ground as close as possible to the amplifier pins. Tantalum capacitors ( $2.2 \mu \mathrm{~F}$ ) with very short leads are recommended. A parallel $0.01 \mu \mathrm{~F}$ ceramic must also be added. Surface mount bypass capacitors will produce excellent results due to their low lead inductance. Additionally, suppression filters can be used to isolate noisy supply lines. Properly bypassed and modula-tion-free power supply lines allow full amplifier output and optimum settling time performance.

## Points to Remember

1) Making use of all four power supply pins will lower the effective power supply inductance seen by the input and output stages. This will improve the AC performance including lower distortion. The lowest distortion is achieved when running separated traces to $\mathrm{V}_{\mathrm{S} 1}$ and $\mathrm{V}_{\mathrm{S} 2}$. Power supply bypassing with $0.01 \mu \mathrm{~F}$ and $2.2 \mu \mathrm{~F}$ surface mount capacitors is recommended. It is essential to keep the $0.01 \mu \mathrm{~F}$ capacitor very close to the power supply pins. Refer to the demonstration board figure in the DEM-OPA64X datasheet for the recommended layout and component placements. (2) Whenever possible, use surface mount. Don't use point-to-point wiring as the increase in wiring inductance will be detrimental to AC performance. However, if it must be used, very short, direct signal paths are required. The input signal ground return, the load ground return, and the power supply common should all be connected to the same physical point to eliminate ground loops, which can cause unwanted feedback.
2) Surface mount on the backside of the PC Board. Good component selection is essential. Capacitors used in critical locations should be a low inductance type with a high quality dielectric material. Likewise, diodes used in critical locations should be Schottky barrier types, such as HP50822835 for fast recovery and minimum charge storage. Ordinary diodes will not be suitable in RF circuits.
3) Whenever possible, solder the OPA648 directly into the PC board without using a socket. Sockets add parasitic capacitance and inductance, which can seriously degrade AC performance or produce oscillations.
4) Use a small feedback resistor (usually $25 \Omega$ ) in unity-gain voltage follower applications for the best performance. For gain configurations, resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable resistance range to about $1 \mathrm{k} \Omega$ on the high end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon resistors will be satisfactory, but wirewound resistors (even "non-inductive" types) are absolutely unacceptable in high-frequency circuits. Feedback resistors should be placed directly between the output and the inverting input on the backside of the PC board. This placement allows for the shortest feedback path and the highest bandwidth. A longer feedback path than this will decrease the realized bandwidth substantially. Refer to the demonstration board layout at the end of the datasheet.
$=3=3$

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

6) Surface mount components (chip resistors, capacitors, etc.) have low lead inductance and are therefore strongly recommended. Circuits using all surface mount components with the OPA648U (SOIC package) will offer the best AC performance. The parasitic package impedance for the SOIC is lower than the both the Cerdip and 8-lead Plastic DIP.
7) Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its load. Lowest distortion is achieved with high impedance loads.
8) Don't forget that these amplifiers use $\pm 5 \mathrm{~V}$ supplies. Although they will operate perfectly well with +5 V and -5.2 V , use of $\pm 15 \mathrm{~V}$ supplies will destroy the part.
9) Standard commercial test equipment has not been designed to test devices in the OPA648's speed range. Benchtop op amp testers and ATE systems will require a special test head to successfully test these amplifiers.
10) Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears purely resistive.
11) Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is essential; there are no shortcuts.

## INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The OPA648 incorporates on-chip ESD protection diodes as shown in Figure 3. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.


FIGURE 3. Internal ESD Protection.
All pins on the OPA648 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7 V . This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30 mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10 mA or so whenever possible.

The OPA648 utilizes a fine geometry high speed process that withstands 500 V using the Human Body Model and 100 V using the machine model. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, static protection is strongly recommended when handling the OPA648.

## OUTPUT DRIVE CAPABILITY

The OPA648 has been optimized to drive $75 \Omega$ and $100 \Omega$ resistive loads. This high-output drive capability makes the OPA648 an ideal choice for a wide range of RF, IF, and video applications. In many cases, additional buffer amplifiers are unneeded.
Many demanding high-speed applications such as ADC/DAC buffers require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitances at the inputs of flash A/D converters. As shown in Figure 4, the OPA648 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing with frequency.


FIGURE 4. Output Resistance vs Frequency ( $\mathrm{G}=+2$ ).

## THERMAL CONSIDERATIONS

The OPA648 does not require a heat sink for operation in most environments. At extreme temperatures and under full load conditions a heat sink may be necessary.
The internal power dissipation is given by the equation $P_{D}=P_{D Q}+P_{D L}$, where $P_{D Q}$ is the quiescent power dissipation and $P_{D L}$ is the power dissipation in the output stage due to the load. (For $\pm \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{P}_{\mathrm{DQ}}=10 \mathrm{~V} \times 23 \mathrm{~mA}=230 \mathrm{~mW}$, max). For the case where the amplifier is driving a grounded load $\left(R_{L}\right)$ with a DC voltage $\left( \pm V_{\text {OUT }}\right)$ the maximum value of $P_{D L}$ occurs at $\pm \mathrm{V}_{\text {our }}= \pm \mathrm{V}_{\mathrm{Cc}} / 2$, and is equal to $\mathrm{P}_{\mathrm{DL}}$, $\max =\left( \pm \mathrm{V}_{\mathrm{CC}}\right)^{2} / 4 \mathrm{R}_{\mathrm{L}}$. Note that it is the voltage across the
output transistor, and not the load, that determines the power dissipated in the output stage.
The short-circuit condition represents the maximum amount of internal power dissipation that can be generated. The variation of output current with temperature is shown in the Typical Performance Curves.

## CAPACITIVE LOADS

The OPA648's output stage has been optimized to drive low resistive loads. Capacitive loads, however, will decrease the amplifier's phase margin which may cause high frequency peaking or oscillations. Capacitive loads greater than 5 pF should be buffered by connecting a small resistance, usually $5 \Omega$ to $25 \Omega$, in series with the output as shown in Figure 5. This is particularly important when driving high capacitance loads such as flash A/D converters.


FIGURE 5. Driving Capacitive Loads.

In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax cable ( $29 \mathrm{pF} /$ foot for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

## COMPENSATION

The OPA648 is internally compensated and is stable in unity gain with a phase margin of approximately $68^{\circ}$. (Note that, from a stability standpoint, an inverting gain of $-1 \mathrm{~V} / \mathrm{V}$ is equivalent to a noise gain of 2.) Gain and phase response for other gains are shown in the Typical Performance Curves. The high-frequency response of the OPA648 in a good layout is very flat with frequency.

## DISTORTION

The OPA648's Harmonic Distortion characteristics into a $100 \Omega$ load are shown vs frequency and power output in the Typical Performance Curves. Distortion can be further improved by increasing the load resistance as illustrated in Figure 6. Remember to include the contribution of the feedback resistance when calculating the effective load resistance seen by the amplifier.


FIGURE 6. 5MHz Harmonic Distortion vs Load Resistance.

## DIFFERENTIAL GAIN AND PHASE

Differential Gain (DG) and Differential Phase (DP) are among the more important specifications for video applications. DG is defined as the percent change in closed-loop gain over a specified change in output voltage level. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. Both DG and DP are specified at the NTSC sub-carrier frequency of 3.58 MHz and the PAL subcarrier of 4.43 MHz . All NTSC measurements were performed using a Tektronix model VM700A Video Measurement Set.
DG and DP of the OPA648 were measured with the amplifier in a gain of $+2 \mathrm{~V} / \mathrm{V}$ with $75 \Omega$ input impedance and the output back-terminated in $75 \Omega$. The input signal selected from the generator was a 0 V to 1.4 V modulated ramp with sync pulse. With these conditions the test circuit shown in Figure 7 delivered a 100 IRE modulated ramp to the $75 \Omega$ input of the video analyzer. The signal averaging feature of the analyzer was used toestablish a reference against which the performance of the amplifier was measured. Signal averaging was also used to measure the DG and DP of the test signal in order to eliminate the generator's contribution to measured amplifier performance. Typical performance of the OPA648 is $0.02 \%$ differential gain and $0.02^{\circ}$ differential phase to both NTSC and PAL standards.


FIGURE 7. Configuration for Testing Differential Gain/Phase.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## NOISE FIGURE

The OPA648's voltage and current noise spectral densities are specified in the Typical Performance Curves. For RF applications, however, Noise Figure (NF) is often the preferred noise specification since it allows system noise performance to be more easily calculated. The OPA648's Noise Figure vs Source Resistance is shown in Figure 8.


FIGURE 8. Noise Figure vs Source Resistance.

## SPICE MODELS

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE models using MicroSim Corporation's PSpice are available for the OPA648. Contract Burr-Brown applications departments to receive a SPICE Diskette.

## DEMONSTRATION BOARDS

Demonstration boards to speed prototyping are available.

## APPLICATIONS



FIGURE 9. Low Distortion Video Amplifier.


FIGURE 10. Wideband, Fast-Settling Instrumentation Amplifier.

# Wideband, Low Power Voltage Feedback OPERATIONAL AMPLIFIER 

## FEATURES

- LOW POWER: 50mW
- UNITY GAIN STABLE BANDWIDTH: 560 MHz
- FAST SETTLING TIME: 15 ns to $0.01 \%$
- LOW INPUT BIAS CURRENT: $2.7 \mu \mathrm{~A}$
- DIFFERENTIAL GAIN/PHASE ERROR: 0.01\%/0.01 ${ }^{\circ}$
- PACKAGE: 8-Pin DIP and 8-Pin SOIC


## APPLICATIONS

- HIGH RESOLUTION VIDEO
- MONITOR PREAMPLIFIER
- CCD IMAGING AMPLIFIER
- ULTRASOUND SIGNAL PROCESSING
- ADC/DAC GAIN AMPLIFIER
- ACTIVE FILTERS
- HIGH SPEED INTEGRATORS
- DIFFERENTIAL AMPLIFIER


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .

| PARAMETER | CONDITIONS | OPA650P, U |  |  | OPA650PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |
| Closed-Loop Bandwidth ${ }^{(2)}$ | $\mathrm{G}=+1$ |  | 560 |  |  | *(1) |  | MHz |
|  | $\mathrm{G}=+2$ |  | 160 |  |  | * |  | MHz |
|  | $\mathrm{G}=+5$ |  | 40 |  |  | * |  | MHz |
|  | $\mathrm{G}=+10$ |  | 18 |  |  | * |  | MHz |
| Slew Rate ${ }^{(3)}$ | $\mathrm{G}=+1,2 \mathrm{~V}$ Step |  | 180 |  |  |  |  | V/us |
| At Minimum Specified Temperature |  |  | 155 |  |  |  |  | $\mathrm{V} / \mu \mathrm{s}$ |
| Rise Time |  |  | 5.3 |  |  | * |  | ns |
| Fall Time |  |  | 5.9 |  |  | * |  | ns |
| Settling Time 0.01\% | $\mathrm{G}=+1,2 \mathrm{~V}$ Step |  | 15 |  |  | * |  | ns |
| $0.1 \%$ | $\mathrm{G}=+1,2 \mathrm{~V} \text { Step }$ |  | $11.5$ |  |  | * |  | ns |
| 1\% | $\mathrm{G}=+1,2 \mathrm{~V}$ Step |  | 6 |  |  |  |  | ns |
| Spurious Free Dynamic Range | $\mathrm{G}=+1, \mathrm{f}=5.0 \mathrm{MHz}$ |  | 82 |  |  |  |  | dBc |
| Differential Gain |  |  | 0.01 |  |  | * |  |  |
| Differential Gain | $\mathrm{G}=+2, \mathrm{NTSC}, \mathrm{V}_{\mathrm{O}}=1.4 \mathrm{Vp}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ $\mathrm{G}=+2, \mathrm{NTSC}, \mathrm{V}_{\mathrm{O}}=1.4 \mathrm{Vp}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ |  | 0.01 0.01 |  |  | * |  | $\begin{aligned} & \% \\ & \% \\ & \hline \end{aligned}$ |
| Differential Phase | $\mathrm{G}=+2$, NTSC, $\mathrm{V}_{0}^{\mathrm{O}}=1.4 \mathrm{Vp}, \mathrm{R}_{\mathrm{L}}^{\mathrm{L}}=150 \Omega$ |  | 0.01 |  |  | * |  | 。 |
|  | $\mathrm{G}=+2, \mathrm{NTSC}, \mathrm{V}_{\mathrm{O}}=1.4 \mathrm{Vp}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ |  | 0.01 |  |  |  |  | $\bigcirc$ |
| Gain Flatness | DC to 100 MHz |  | 0.1 |  |  | * |  | dB |
| INPUT OFFSET VOLTAGE Input Offset Voltage |  |  | $\pm 1$ | $\pm 3$ |  | $\pm 0.35$ | $\pm 1$ |  |
| Average Drift |  |  | $\pm 5$ |  |  | 3 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Power Supply Rejection ( $+\mathrm{V}_{\mathrm{S}}$ ) | $\mathrm{V}_{\mathrm{s}}= \pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ | 50 | 70 |  | 60 |  |  | dB |
| $\left(-V_{s}\right)$ | s | 45 | 55 |  | 48 | * |  | dB |
| INPUT BIAS CURRENT |  |  |  |  |  |  |  |  |
| Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | 2 | 5 |  | * | 4 | $\mu \mathrm{A}$ |
| Over Temperature |  |  | 3 | 7 |  | * | 5.5 | $\mu \mathrm{A}$ |
| Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | 0.4 | 1.5 |  | * | * | $\mu \mathrm{A}$ |
| Over Temperature |  |  | 0.9 | 3.0 |  | * | * | $\mu \mathrm{A}$ |
| NOISE |  |  |  |  |  |  |  |  |
| Input Voltage Noise |  |  |  |  |  |  |  |  |
| Noise Density, $f=100 \mathrm{~Hz}$ |  |  | 23.2 |  |  | * |  | $\mathrm{nV} \sqrt{\mathrm{Hz}}$ |
| f $\mathrm{f}=10 \mathrm{kHz}$ |  |  | 7.5 |  |  | * |  | $n \mathrm{~V} \sqrt{\mathrm{~Hz}}$ |
| $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 7.1 |  |  | * |  | $\mathrm{nV} \sqrt{\mathrm{Hz}}$ |
| $f=10 \mathrm{~Hz}$ to 100 MHz |  |  | 72 |  |  |  |  | nVrms |
| Voltage Noise, $\mathrm{BW}=10 \mathrm{~Hz}$ to 100 MHz |  |  | 141 |  |  | * |  | $\mu \vee \mathrm{p}-\mathrm{p}$ |
| Input Bias Current Noise \| |  |  |  |  |  |  |  | M |
| Current Noise Density, $f=0.1 \mathrm{~Hz}$ to 20 |  |  | 1.1 |  |  | * |  | $\mathrm{pA} \sqrt{\mathrm{Hz}}$ |
| Noise Figure (NF) |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} \mathrm{R}_{\mathrm{s}} & =10 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{s}} & =50 \Omega \end{aligned}$ |  | $\begin{gathered} 3.0 \\ 19.0 \end{gathered}$ |  |  | * |  | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
| INPUT VOLTAGE RANGE |  |  |  |  |  |  |  |  |
| Common-Mode Input Range |  |  |  |  |  |  |  |  |
| Over Specified Temperature |  | $\pm 2.2$ | $\pm 2.8$ |  | * | * |  |  |
| Common-Mode Rejection | $\mathrm{V}_{\mathrm{cm}}=+2 \mathrm{~V}$ | 60 | 80 |  | 65 | 85 |  | dB |
| INPUT IMPEDANCE |  |  |  |  |  |  |  |  |
| Differential |  |  | 15 \|| 1 |  |  | * |  | $\mathrm{k} \Omega \\| \mathrm{pF}$ |
| Common-Mode |  |  | 16 \|| 1 |  |  | * |  | $\mathrm{M} \Omega \\| \mathrm{pF}$ |
| OPEN-LOOP GAIN |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\mathrm{V}_{\mathrm{O}}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ | 45 | 51 |  | 47 | 55 |  | dB |
| Over Specified Temperature | $\mathrm{V}_{\mathrm{O}}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ | 43 | 49 |  | 45 | 53 |  | dB |
| OUTPUT |  |  |  |  |  |  |  |  |
| Voltage Output |  |  |  |  |  |  |  |  |
| Over Specified Temperature | No Load | $\pm 2.5$ | $\pm 2.75$ |  |  |  |  | V |
| Over Specilied Temperatur | $\mathrm{R}_{\mathrm{L}}=250 \Omega$ | $\pm 2.5$ | $\pm 2.7$ |  | * | * |  | V |
|  | $R_{L}=100 \Omega$ | $\pm 2.0$ | $\pm 2.5$ |  | * |  |  | V |
| Current Output | $+25^{\circ} \mathrm{C}$ to Max Temperature | $\pm 40$ | $\pm 50$ |  |  | $\pm 43$ | $\pm 55$ | mA |
| Over Specified Temperature |  | $\pm 30$ | $\pm 48$ |  | $\pm 32$ | $\pm 52$ |  | mA |
| Short Circuit Current |  |  | 60 |  |  |  |  | mA |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Output Resistance | $1 \mathrm{MHz}, \mathrm{G}=+1$ |  | 0.2 |  |  | * |  | $\Omega$ |
| Specified Operating Voltage |  |  | $\pm 5$ |  |  | * |  | V |
| Derated Voltage Range |  | $\pm 4.5$ |  | $\pm 5.5$ | * |  | * | V |
| Quiescent Current |  |  | $\pm 5.1$ | $\pm 7.75$ |  | $\pm 4.9$ | $\pm 6.5$ | mA |
| Over Specified Temperature |  |  | $\pm 5.4$ | $\pm 8.75$ |  | $\pm 5.2$ | $\pm 7.5 \mathrm{~m}$ | mA |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Specification: P, U, PB, UB |  | -40 |  | +85 | * |  | * | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance, $\theta_{J A}$ |  |  |  |  |  |  |  |  |
| P |  |  | 120 |  |  | * |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| U |  |  | 170 |  |  | * |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) An asterisk ( ${ }^{*}$ ) specifies the same value as the grade to the left. (2) Bandwidth can be negatively affected by a non-optimal PC board layout. Refer to the demonstration board layout for details. (3) Slew rate is rate of change from $10 \%$ to $90 \%$ of output voltage step.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and speciifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

PE

## Wideband, Low Power Voltage Feedback OPERATIONAL AMPLIFIER

## FEATURES

- LOW POWER: 50mW
- GAIN BANDWIDTH: 1GHz
- STABLE IN GAINS: $\geq \mathbf{2 V} / \mathbf{V}$
- FAST SETTLING TIME: 15 ns to $0.01 \%$
- LOW INPUT BIAS CURRENT: $2.7 \mu \mathrm{~A}$
- DIFFERENTIAL GAIN/PHASE ERROR: $0.01 \% / 0.01^{\circ}$
- PACKAGE: 8-pin DIP and 8-pin SOIC


## APPLICATIONS

- HIGH RESOLUTION VIDEO
- MONITOR PREAMPLIFIER
- DIFFERENTIAL AMPLIFIER
- CCD IMAGING AMPLIFIER
- ULTRASOUND SIGNAL PROCESSING
- ADC/DAC GAIN AMPLIFIER
- ACTIVE FILTERS
- HIGH SPEED INTEGRATORS


International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .


NOTES: (1) An asterisk (*) specifies the same value as the grade to the left. (2) Bandwidth can be negatively affected by a non-optimal PC board layout. Refer to the demonstration board layout for details. (3) Slew rate is rate of change from $10 \%$ to $90 \%$ of output voltage step.

[^19]P?


## Wide Bandwidth, High Output Current Difet ${ }^{\circledR}$ OPERATIONAL AMPLIFIER

## FEATURES

- HIGH SLEW RATE: 750V/ $\mu \mathrm{s}$
- HIGH OUTPUT CURRENT: 200mA
- WIDE GAIN-BANDWIDTH: 700MHz
- FAST SETTLING: 150ns to $0.1 \%$
- FET INPUT: $I_{B}=50 p A \max$


## DESCRIPTION

The OPA654 is a high-speed monolithic operational amplifier featuring 200 mA output current. Fabricated using Burr-Brown's Complementary-Bipolar, Difet process, it provides an excellent combination of high speed and high output current.
The OPA654 is versatile, operating from power supplies ranging from $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$. It can deliver up to $\pm 10 \mathrm{~V}$ signals into a $50 \Omega$ load at slew rates of $750 \mathrm{~V} / \mu \mathrm{s}$. Its speed and output current make it useful for line driver and automatic test applications.

## APPLICATIONS

- line drivers
- PIN DRIVERS
- HIGH-SPEED DATA ACQUISITION
- WAVEFORM GENERATORS

The OPA654 is externally compensated, allowing openloop gain and phase characteristics to be optimized for the desired closed-loop gain, load and dynamic characteristics.

The OPA654 is available in an 8-pin metal TO-3 package that provides excellent thermal characteristics and is specified for the industrial temperature range.


Difet ${ }^{\circledR}$, Burr-Brown Corp.
International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 - Cable: BBRCORP . Telex: 066-6491 - FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.


NOTES: (1) High-speed test at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$. (2) Varies with external phase compensation, $\mathrm{C}_{1}$. See typical curves for performance with other gains and $\mathrm{C}_{1}$. (3) Slew rate is rate of change from $10 \%$ to $90 \%$ of output voltage step.

## PIN CONFIGURATION

"M" TO-3 Metal Package

## PIN LIST

1. $V o$
2. $\mathrm{V}_{+}$
3. Compensation
4. $V_{o s}$ Trim
5. -In
6. $+\ln$
7. $V-$
8. $V_{o s}$ Trim


Case is connected to IC substrate. Connect case to ground-see text.

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA654AM | 8-Pin Metal TO-3 | 030 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.


## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| OPA654AM | 8 -Pin Metal TO- 3 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS

| Power Supply Voltage | $\pm 18 \mathrm{~V}$ |
| :---: | :---: |
| Input Voltage | $\pm \mathrm{V}_{\mathrm{S}} \pm 1 \mathrm{~V}$ |
| Output Short Circuit (to ground) | 10s |
| Operating Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $\ldots .+165^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 | + $300^{\circ} \mathrm{C}$ |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

 TYPICAL PERFORMANCE CURVES$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.






# For Immediate Assistance, Contact Your Local Salesperson 

TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$ unless otherwise noted.






$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.


## CIRCUIT LAYOUT

With any wide-bandwidth circuitry, careful circuit layout will ensure best performance. Make short, direct circuit interconnections and avoid stray wiring capacitance-especially at the inverting input pin. A component-side ground plane will help ensure low ground impedance. Do not place the ground plane under or near the inputs and feedback network.
Power supplies should be bypassed with good high-frequency capacitors positioned close to the op amp pins. In most cases, a $2.2 \mu \mathrm{~F}$ solid tantalum capacitor for each power supply is adequate. The OPA654 can deliver load currents up to 200 mA . Even if steady-state load currents are lower, signal transients may demand large current transients from the power supplies. It is the power supply bypass capacitors which must supply these current transients. Larger bypass capacitors such as $10 \mu \mathrm{~F}$ solid tantalum capacitors may improve dynamic performance in these applications.

## CASE CONNECTION

The case of the TO-3 metal package should be connected to ground. Failure to connect the case to ground will not damage the device but will degrade its AC performance. The case is internally connected to the substrate of the dielectrically isolated IC. This substrate is DC-neutral-it is not connected to the V - power supply as it would be with most analog ICs. In principle, it could be connected to any AC ground potential such as one of the power supplies, but DC ground is usually most convenient. Do not connect the case to DC potentials which exceed the power supply voltages, $\pm \mathrm{V}_{\mathrm{s}}$.

## OFFSET ADJUSTMENT

Many applications require no external offset voltage adjustment. Figure 1a shows connection of an optional offset voltage trimming potentiometer. Use a small, non-inductive potentiometer with short connections to the trim pins. Avoid stray capacitance from the input or output nodes. The added resistors in Figure 1 b help decouple the potentiometer from

these sensitive nodes, making the type and location of the potentiometer less critical. This also reduces the trim range, providing more adjustment resolution. Do not use an offset voltage adjustment to correct for offsets produced in other circuitry since this can introduce large offset voltage drift.

## COMPENSATION

The OPA654 uses external compensation capacitors. This tailors the open-loop response characteristics to the application. Its effect can be seen in the open-loop gain and phase curves.


FIGURE 1. Optional Offset Voltage Trim Circuits.
Figures 2 shows typical capacitor values for various closedloop gains. This chart should be considered a starting point for optimizing an application. Many variables including circuit layout, source and load characteristics, and desired dynamic behavior will affect the optimum capacitor values. Capacitive loads change op amp behavior and higher compensation capacitor values are generally required. Resistor $\mathrm{R}_{\mathrm{s}}$, shown in Figure 3, can improve the ability to drive a capacitive load. Typical values for $\mathrm{R}_{\mathrm{s}}$ range from $5 \Omega$ to $50 \Omega$, depending on the load and how much voltage drop can be tolerated.


FIGURE 2. Basic Amplifier Circuits.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

Figure 3 also demonstrates a compensation technique using an additional network, $\mathrm{R}_{3}-\mathrm{C}_{3}$. This allows use of a smaller value for $C_{1}$, producing a corresponding increase in slew rate. It reduces the high frequency loop gain by placing the op amp in a higher noise gain at high frequency. This technique improves large-signal response at the sacrifice of small-signal behavior. Settling time is increased and high frequency noise performance will be somewhat degraded.


FIGURE 3. High Slew Rate Compensation Circuit.

Figure 4 shows an alternative compensation network for unity gain. This technique provides a small amount of positive feedback, reducing the net negative feedback factor. Large signal response and load driving capability is improved with this approach.
The compensation for a given application can be evaluated by observing amplifier pulse response. Both small-signal and large-signal response should be checked to assure that both are acceptable. Large overshoot or many cycles of ringing in the small-signal response is a sign of instability and the circuit may require further optimization. Good practice dictates a somewhat conservative approach to allow for device-to-device variation.

## POWER DISSIPATION

Many applications do not require an external heat sink. However, with high ambient temperature or heavy load conditions, a heat sink may be required. The heat sink should be electrically connected to ground-see "Connections to Case". Operate within the power derating curve (Maximum Power Dissipation vs Temperature) shown in the typical performance curve section.
Exceeding the maximum die temperature of $165^{\circ} \mathrm{C}$ may activate the internal thermal limit circuitry, disabling the output stage. This thermal limit is set for a junction temperature of approximately $185^{\circ} \mathrm{C}$.


FIGURE 4. $\mathrm{G}=+1$ Amplifier with Alternative Compensation.

The OPA654 may be operated at reduced power supply voltage, thus reducing internal power dissipation. This can eliminate the need for heat sinking in some applications.

## OUTPUT CURRENT LIMIT

Output current is limited by internal circuitry to approximately 325 mA at $25^{\circ} \mathrm{C}$. The limit current decreases with increasing junction temperature as shown in the typical curves. The combination of current limit and thermal limit protects the device from short circuits to ground.

## INPUT BIAS CURRENT

The OPA654 is fabricated with Burr-Brown's dielectrically isolated Difet process, giving it very low input bias current. Like other FET amplifiers, input bias current doubles for every $10^{\circ} \mathrm{C}$ increase in junction temperature. This increase can be minimized by providing a heat sink and, if possible, operating with reduced power supply voltage to minimize power dissipation.

## Sideband FET-Input OPERATIONAL AMPLIFIER

## FEATURES

- UNITY GAIN STABLE BANDWIDTH: 400 MHz
- LOW INPUT BIAS CURRENT: 100pA
- SUPPLY VOLTAGE: $\pm 5 \mathrm{~V}$
- FAST SETTLING: 17ns (0.01\%)
- LOW DISTORTION: 85dB SFDR at 5 MHz
- HIGH INPUT IMPEDANCE: $10^{12} \Omega \| 1 \mathrm{pF}$


## APPLICATIONS

- INSTRUMENT INPUT AMPLIFIER
- PHOTODIODE AMPLIFIER
- CURRENT-TO-VOLTAGE AMPLIFIER
- CCD OUTPUT BUFFER
- ACTIVE FILTERS
- HIGH SPEED INTEGRATOR


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 066-6491 - FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ unless otherwise noted.


[^20]The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Wideband, Low Power Current Feedback OPERATIONAL AMPLIFIER

## FEATURES

- UNITY GAIN STABLE BANDWIDTH: 900 MHz
- LOW POWER: 47mW
- LOW DIFF GAIN/PHASE ERRORS: 0.01\%/0.01 ${ }^{\circ}$
- HIGH SLEW RATE: 2000V/us
- GAIN FLATNESS: 0.1dB to 200MHz
- PACKAGE: 8-Pin DIP and 8-Pin SOIC


## APPLICATIONS

- MEDICAL IMAGING
- HIGH-RESOLUTION VIDEO
- HIGH-SPEED SIGNAL PROCESSING
- COMMUNICATIONS
- PULSE AMPLIFIERS
- ADC/DAC GAIN AMPLIFIER
- MONITOR PREAMPLIFIER
- CCD IMAGING AMPLIFIER


## DESCRIPTION

The OPA658 is an ultra-wideband, low power current feedback video operational amplifier featuring a high slew rate and low differential gain/phase error. The current feedback design allows for superior large signal bandwidth, even at high gains. The low differential gain/phase errors, wide bandwidth and low quiescent
current make the OPA658 a perfect choice for numerous video, imaging and communications applications.
The OPA658 is internally compensated for unity-gain stability. The OPA658 is also available in dual, OPA2658 and quad, OPA4658 configurations.


International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{Rfb}=402 \Omega$ unless otherwise noted.

| PARAMETER | CONDITION | OPA658P, U |  |  | OPA658PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| FREQUENCY RESPONSE <br> Closed-Loop Bandwidth ${ }^{(2)}$ <br> Slew Rate ${ }^{(3)}$ <br> At Minimum Specified Temperature <br> Settling Time: 0.01\% $\begin{aligned} & 0.1 \% \\ & 1 \% \end{aligned}$ <br> Spurious Free Dynamic Range <br> Third Order Intercept Point <br> Differential Gain <br> Differential Phase <br> Gain Flatness <br> Bandwidth for 0.1 dB of Flatness | $\begin{gathered} \mathrm{G}=+1 \\ \mathrm{G}=+2 \\ \mathrm{G}=+5 \\ \mathrm{G}=+10 \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+1,2 \mathrm{~S} \text { Step } \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{f}=5 \mathrm{MHz}, \mathrm{G}=+1, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp-p} \\ \mathrm{f}=20 \mathrm{MHz}, \mathrm{G}=+1, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p} \\ \mathrm{f}=10 \mathrm{MHz} \\ \mathrm{G}=+2, \mathrm{NTSC}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{G}=+2, \mathrm{NTSC}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=400 \Omega \\ \mathrm{G}=+2, \text { NTSC, } \mathrm{V}_{\mathrm{O}}=1.4 \mathrm{Vp-p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{G}=+2, \mathrm{NTSC}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{Vpp-p}, \mathrm{R}_{\mathrm{L}}=400 \Omega \\ \mathrm{G}=+2, \mathrm{DC} \text { to } 200 \mathrm{MHz} \\ \mathrm{G}=+2 \end{gathered}$ | $\begin{aligned} & 400 \\ & 195 \\ & 900 \end{aligned}$ | 900 700 320 2000 1500 15 11.5 6 63 52 TBD 0.01 0.01 0.015 0.01 0.1 TBD | $\begin{aligned} & 0.025 \\ & 0.025 \\ & 0.03 \\ & 0.03 \end{aligned}$ | * | *(1) <br> TBD <br> TBD | ** | MHz <br> MHz <br> MHz <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mathrm{\mu s}$ <br> ns <br> ns <br> ns <br> dBC <br> dBc <br> dBm <br> \% <br> \% <br> degrees <br> degrees <br> dB <br> MHz |
| OFFSET VOLTAGE Input Offset Voltage Over Specified Temperature Power Supply Rejection ( $+\mathrm{V}_{\mathrm{S}}$ ) $\left(-V_{S}\right)$ | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{S}}= \pm 4.7 \text { to } \pm 5.5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 55 \\ & 45 \end{aligned}$ | $\begin{array}{r}  \pm 3 \\ \pm 20 \\ 58 \\ 52 \\ \hline \end{array}$ | $\pm 5.5$ | * | * | * | $\begin{gathered} \underset{\mu \mathrm{V} /{ }^{\circ} \mathrm{C}}{\mathrm{~d}} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT BIAS CURRENT Non-Inverting Over Temperature Inverting Over Temperature | $\begin{aligned} & V_{C M}=0 \mathrm{~V} \\ & V_{C M}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 5 \\ 40 \\ 2 \\ 30 \\ \hline \end{gathered}$ | $\begin{aligned} & 12 \\ & 80 \\ & 20 \\ & 90 \\ & \hline \end{aligned}$ |  | $*$ $*$ $*$ | ** | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| NOISE <br> Input Voltage Noise Density $\mathrm{f}=100 \mathrm{~Hz}$ $f=1 \mathrm{kHz}$ $f=10 \mathrm{kHz}$ $f=1 M H z Q$ <br> $\mathrm{f}_{\mathrm{B}}=100 \mathrm{~Hz}$ to 200 MHz Inverting Input Bias Current Noise Density: $\mathrm{f}=10 \mathrm{MHz}$ Non-Inverting Input Current Noise Density: $f=10 \mathrm{MHz}$ Noise Figure (NF) | $\mathrm{G}=\mathrm{TBD}$ $\begin{aligned} & R_{S}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{S}}=50 \Omega \\ & \hline \end{aligned}$ |  | $\begin{gathered} 10.3 \\ 2.9 \\ 1.9 \\ 1.9 \\ 33.6 \\ 15 \\ \\ 15 \\ 3.0 \\ 19.0 \\ \hline \end{gathered}$ |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ $\mu \mathrm{Vrms}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ dBm dBm |
| INPUT VOLTAGE RANGE <br> Common-mode Input Range Over Specified Temperature Common-mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 1 \mathrm{~V}$ | $\begin{gathered} \pm 2.7 \\ 45 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 3.0 \\ 50 \end{gathered}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Non-Inverting Inverting |  |  | $\begin{gathered} 500 \\| 1 \\ 20 \\ \hline \end{gathered}$ |  |  | * |  | $\mathrm{k} \Omega \\|_{\Omega} \mathrm{pF}$ |
| OPEN-LOOP TRANSRESISTANCE <br> Open-loop Transresistance <br> Over Specified Temperature | $V_{O}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ $V_{0}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ | $\begin{aligned} & 150 \\ & 100 \\ & \hline \end{aligned}$ | 190 |  | $\begin{aligned} & 200 \\ & 175 \\ & \hline \end{aligned}$ | 250 |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \hline \end{aligned}$ |
| OUTPUT <br> Voltage Output <br> Over Specified Temperature <br> Voltage Output <br> Over Specified Temperature <br> Voltage Output <br> Over Specified Temperature <br> Current Output <br> Over Specified Temperature <br> Short Circuit Current <br> Output Resistance | No Load $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=250 \Omega \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega \end{aligned}$ <br> $+25^{\circ} \mathrm{C}$ to max Temperature $1 \mathrm{MHz}, \mathrm{G}=+1$ | $\begin{aligned} & \pm 2.7 \\ & \pm 2.5 \\ & \pm 2.7 \\ & \pm 2.5 \\ & \pm 2.2 \\ & \pm 2.0 \\ & \pm 50 \\ & \pm 30 \end{aligned}$ | $\begin{gathered} \pm 2.9 \\ \pm 2.75 \\ \pm 2.9 \\ \pm 2.7 \\ \pm 2.8 \\ \pm 2.5 \\ \pm 60 \\ \pm 48 \\ 60 \\ 0.025 \\ \hline \end{gathered}$ |  |  |  |  | V <br> V <br> V <br> V <br> V <br> mA <br> mA <br> mA <br> $\Omega$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current Over Specified Temperature | $V_{S}= \pm 5 \mathrm{~V}$ | $\pm 4.5$ | $\begin{gathered} \pm 5 \\ \pm 4.7 \\ \pm 4.9 \end{gathered}$ | $\begin{gathered} \pm 5.5 \\ \pm 7.75 \\ \pm 8.5 \end{gathered}$ | * | $\begin{aligned} & \pm 4.5 \\ & \pm 4.7 \end{aligned}$ | $\begin{gathered} \pm 5.75 \\ \pm 6.5 \end{gathered}$ | $\begin{gathered} V \\ V \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification: P, U, PB, UB Thermal Resistance, $\theta_{\mathrm{JA}}$ P U |  | -40 | $\begin{aligned} & 120 \\ & 170 \end{aligned}$ | +85 | * | * | * | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) An asterisk (*) specifies the same value as the grade to the left. (2) Closed-loop bandwidth can be negatively affected by a non-optimal PC board layout. Refer to the demonstration board layout for detailing. (3) Slew rate is rate of change from $10 \%$ to $90 \%$ of output voltage step.

[^21]
# Wide Bandwidth OPERATIONAL TRANSCONDUCTANCE AMPLIFIER AND BUFFER 

## FEATURES

- WIDE BANDWIDTH: 700MHz
- HIGH SLEW RATE: 3000V/ $\mu \mathrm{s}$
- LOW DIFFERENTIAL GAIN/PHASE ERROR: 0.06\%/0.02 ${ }^{\circ}$
- VERSATILE CIRCUIT FUNCTION
- EXTERNAL I I-CONTROL
- HIGH IMPEDANCE CURRENT SOURCE


## DESCRIPTION

The OPA660 is a versatile monolithic component designed for wide-bandwidth systems including high performance video, RF and IF circuitry. It includes a wideband, bipolar integrated voltage-controlled current source and voltage buffer amplifier in an 8-pin package.
The voltage-controlled current source or Operational Transconductance Amplifier (OTA) can be viewed as an "ideal transistor." Like a transistor, it has three terminals-a high-impedance input (base), a low-impedance input/output (emitter), and the current output (collector). The OTA, however, is self-biased and bipolar. The output current is zero for zero differential input voltage. AC inputs centered about zero produce an output current which is bipolar and centered about zero. The transconductance of the OTA can be adjusted with an external resistor, allowing bandwidth, quiescent current and gain trade-offs to be optimized.
The open loop buffer amplifier provides 700 MHz bandwidth and $3000 \mathrm{~V} / \mu \mathrm{s}$ slew rate. Used as a basic building block, the OPA660 simplifies the design of AGC amplifiers, LED driver circuits for Fiber Optic Transmission, integrators for short ns pulses, fast control loop amplifiers, and control amplifiers for capacitive sensors and active filters.

## APPLICATIONS <br> - VIDEO/BROADCAST EQUIPMENT <br> - COMMUNICATIONS EQUIPMENT <br> - HIGH-SPEED DATA ACQUISITION <br> - WIDEBAND LED DRIVER <br> - DIRECT-FEEDBACK AMPLIFIER <br> - AGC-MULTIPLIER <br> - NS-PULSE INTEGRATOR <br> - CONTROL LOOP AMPLIFIER <br> - 400MHz DIFFERENTIAL INPUT AMPLIFIER

The OPA660 is packaged in SO-8 surface-mount, and 8 -pin plastic DIP packages and is specified for the extended industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to



International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

# Or, Call Customer Service at 1-800-548-6132 (USA Only) <br> SPECIFICATIONS 

## ELECTRICAL

Typical at $I_{Q}=20 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{VDC}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ unless otherwise specified.

| PARAMETER | CONDITIONS | OPA660AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OTA TRANSCONDUCTANCE Transconductance | $\mathrm{V}_{\mathrm{c}}=0 \mathrm{~V}$ | 75 | 125 | 200 | mA/V |
| OTA INPUT OFFSET VOLTAGE Initial <br> vs Temperature <br> vs Supply (tracking) <br> vs Supply (non-tracking) <br> vs Supply (non-tracking) | $\begin{gathered} \mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V} \\ \mathrm{~V}+=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~V}-=-4.5 \mathrm{~V} \text { to }-5.5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 55 \\ & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & +7 \\ & 50 \\ & 60 \\ & 45 \\ & 48 \end{aligned}$ | $\pm 30$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| ```OTA B-INPUT BIAS CURRENT Initial vs Temperature vs Supply (tracking) vs Supply (non-tracking) vs Supply (non-tracking)``` | $\begin{gathered} V_{\mathrm{S}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V} \\ \mathrm{~V}+=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~V}-=-4.5 \mathrm{to}-5.5 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} -2.1 \\ 5 \end{gathered}$ | $\begin{gathered} \pm 5 \\ \pm 750 \\ \pm 1500 \\ \pm 500 \end{gathered}$ | $\mu \mathrm{A}$ <br> $n A /{ }^{\circ} \mathrm{C}$ <br> nA/V <br> nA/V <br> nA/V |
| OTA OUTPUT BIAS CURRENT <br> Output Bias Current vs Temperature vs Supply (tracking) vs Supply (non-tracking) vs Supply (non-tracking) | $\begin{gathered} \mathrm{V}_{\mathrm{C}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V} \\ \mathrm{~V}+=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~V}-=-4.5 \mathrm{~V} \text { to }-5.5 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & \pm 10 \\ & 500 \\ & \pm 10 \\ & \pm 10 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 20 \\ & \pm 25 \\ & \pm 25 \\ & \pm 25 \end{aligned}$ | $\mu \mathrm{A}$ <br> $n A /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A} / \mathrm{V}$ <br> $\mu \mathrm{A} / \mathrm{V}$ <br> $\mu \mathrm{A} / \mathrm{V}$ |
| OTA OUTPUT <br> Output Current <br> Output Voltage Compliance <br> Output Impedance <br> Open Loop Gain | $\begin{aligned} \mathrm{I}_{\mathrm{C}} & = \pm 1 \mathrm{~mA} \\ \mathrm{f} & =1 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & \pm 10 \\ & \pm 4.0 \end{aligned}$ | $\begin{gathered} \pm 15 \\ \pm 4.7 \\ 25 \mathrm{k} \\| 4.2 \\ 70 \end{gathered}$ |  | $\begin{gathered} \mathrm{mA} \\ \mathrm{~V} \\ \Omega \\| \mathrm{pF} \\ \mathrm{~dB} \end{gathered}$ |
| BUFFER OFFSET VOLTAGE <br> Initial <br> vs Temperature <br> vs Supply (tracking) <br> vs Supply (non-tracking) <br> vs Supply (non-tracking) | $\begin{gathered} \mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V} \\ \mathrm{~V}+=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~V}-=-4.5 \mathrm{~V} \text { to }-5.5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 55 \\ & 40 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & +7 \\ & 50 \\ & 60 \\ & 45 \\ & 48 \end{aligned}$ | $\pm 30$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| BUFFER INPUT BIAS CURRENT Initial <br> vs Temperature <br> vs Supply (tracking) <br> vs Supply (non-tracking) <br> vs Supply (non-tracking) | $\begin{gathered} \mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V} \\ \mathrm{~V}+=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~V}-=-4.5 \mathrm{~V} \text { to }-5.5 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} -2.1 \\ 5 \end{gathered}$ | $\begin{gathered} \pm 5 \\ \\ \pm 750 \\ \pm 1500 \\ \pm 500 \end{gathered}$ | $\mu \mathrm{A}$ <br> $n A{ }^{\circ} \mathrm{C}$ <br> $n A / V$ <br> $n A / V$ <br> $n A / V$ |
| BUFFER and OTA INPUT IMPEDANCE Input Impedance |  |  | 1.0 \|| 2.1 |  | $\mathrm{M} \Omega \\| \mathrm{pF}$ |
| BUFFER INPUT NOISE <br> Voltage Noise Density, $f=100 \mathrm{kHz}$ |  |  | 4 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| BUFFER DYNAMIC RESPONSE <br> Small Signal Bandwidth <br> Full Power Bandwidth <br> Differential Gain Error <br> Differential Phase Error <br> Harmonic Distortion, 2nd Harmonic <br> Slew Rate <br> Settling Time 0.1\% <br> Rise Time ( $10 \%$ to $90 \%$ ) <br> Group Delay Time | $\begin{gathered} \mathrm{V}_{\mathrm{O}}= \pm 100 \mathrm{mV} \\ \mathrm{~V}_{\mathrm{O}}= \pm 1.4 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{O}}= \pm 2.5 \mathrm{~V} \\ 3.58 \mathrm{MHz}, \text { at } 0.7 \mathrm{~V} \\ 3.58 \mathrm{MHz}, \text { at } 0.7 \mathrm{~V} \\ \mathrm{f}=10 \mathrm{MHz}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{Vp}-\mathrm{p} \\ 5 \mathrm{~V} \text { Step } \\ 2 \mathrm{~V} \text { Step } \\ \mathrm{V}_{\mathrm{O}}=100 \mathrm{mVp}-\mathrm{p} \\ 5 \mathrm{~V} \text { Step } \end{gathered}$ | 700 | $\begin{gathered} 850 \\ 800 \\ 570 \\ 0.06 \\ 0.02 \\ -68 \\ 3000 \\ 25 \\ 1 \\ 1.5 \\ 250 \end{gathered}$ |  | MHz MHz MHz $\%$ Degrees dBc $\mathrm{V} / \mathrm{ms}$ ns ns ns ps |
| BUFFER RATED OUTPUT <br> Voltage Output <br> Current Output <br> Gain <br> Output Impedance | $\mathrm{I}_{\mathrm{O}}= \pm 1 \mathrm{~mA}$ $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ | $\begin{aligned} & \pm 3.7 \\ & \pm 10 \\ & 0.96 \end{aligned}$ | $\begin{gathered} \pm 4.2 \\ \pm 15 \\ 0.975 \\ 0.99 \\ 7 \\| 2 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~V} / \mathrm{V} \\ \mathrm{~V} / \mathrm{V} \\ \Omega \\| \mathrm{pF} \end{gathered}$ |
| POWER SUPPLY <br> Voltage, Rated <br> Derated Performance <br> Quiescent Current (Programmable, Useful Range) |  | $\begin{gathered} \pm 4.5 \\ \pm 3 \end{gathered}$ | $\begin{gathered} \pm 5 \\ \pm 20 \end{gathered}$ | $\begin{aligned} & \pm 5.5 \\ & \pm 26 \end{aligned}$ | $\begin{gathered} V \\ V \\ m A \end{gathered}$ |

DICE INFORMATION


## OPA660 DIE TOPOGRAPHY



## ABSOLUTE MAXIMUM RATINGS

| Power Supply Voltage ................................................................ $\pm 6 \mathrm{~V}$ |  |
| :---: | :---: |
| Input Voltage ${ }^{(1)}$............................................................... $\mathrm{V}_{\text {s }} \pm 0.7 \mathrm{~V}$ |  |
| Operating Temperature .... | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature . | $\ldots .+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s). | .. $+300^{\circ} \mathrm{C}$ |

NOTE: (1) Inputs are internally diode-clamped to $\pm \mathrm{V}_{\mathrm{s}}$.

PACKAGING INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :---: | :---: | :---: |
| OPA660AP | 8-Pin Plastic DIP | 006 |
| OPA660AU | SO-8 Surface-Mount | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: |
| OPA660AP | Plastic 8-Pin DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA660AU | SO-8 Surface-Mount | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

$\mathrm{I}_{\mathrm{a}}=20 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ unless otherwise noted.





For Immediate Assistance, Contact Your Local Salesperson
TYPICAL PERFORMANCE CURVES (CONT)
$\mathrm{I}_{\mathrm{Q}}=20 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ unless otherwise noted.


BUFFER OUTPUT AND OTA E-OUTPUT RESISTANCE vs


OTA TRANSCONDUCTANCE vs TOTAL QUIESCENT CURRENT ( 1 l )


BUFFER AND OTA B-INPUT RESISTANCE vs
TOTAL QUIESCENT CURRENT (Io)


BUFFER SLEW RATE vs TOTAL QUIESCENT CURRENT ( $\mathrm{I}_{\mathrm{Q}}$ )



Or, Call Customer Service at 1-800-548-6132 (USA Only) TYPICAL PERFORMANCE CURVES (CONT)
$\mathrm{I}_{\mathrm{Q}}=20 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ unless otherwise noted.



OTA PULSE RESPONSE


For Immediate Assistance, Contact Your Local Salesperson
TYPICAL PERFORMANCE CURVES (CONT)
$\mathrm{I}_{\mathrm{Q}}=20 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ unless otherwise noted.

(HDTV Signal Pulse) $t_{\mathrm{F}}=\mathrm{t}_{\mathrm{F}}=10 \mathrm{~ns}, \mathrm{~V}_{\mathrm{O}}=5 \mathrm{Vp}-\mathrm{p}$


Test Circuit Buffer Pulse and Frequency Response


BUFFER LARGE SIGNAL PULSE RESPONSE

$\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=3 \mathrm{~ns}, \mathrm{~V}_{\mathrm{O}}=5 \mathrm{Vp}-\mathrm{p}$

BUFFER SMALL SIGNAL PULSE RESPONSE

$t_{\mathrm{F}}=\mathrm{t}_{\mathrm{F}}=3 \mathrm{~ns}, \mathrm{~V}_{\mathrm{O}}=0.2 \mathrm{Vp}-\mathrm{p}$


## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{I}_{\mathrm{Q}}=20 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ unless otherwise noted.


## APPLICATIONS INFORMATION

The OPA 660 operates from $\pm 5 \mathrm{~V}$ power supplies $( \pm 6 \mathrm{~V}$ maximum). Do not attempt to operate with larger power supply voltages or permanent damage may occur.
Inputs of the OPA660 are protected with internal diode clamps as shown in the simplified schematic, Figure 1. These protection diodes can safely conduct 10 mA , continuously ( 30 mA peak). If input voltages can exceed the power supply voltages by 0.7 V , the input signal current must be limited.


The buffer output is not current-limited or protected. If the output is shorted to ground, currents up to 60 mA could flow. Momentary shorts to ground (a few seconds) should be avoided, but are unlikely to cause permanent damage. The same cautions apply to the OTA section when connected as a buffer (see Basic Applications Circuits, Figure 6b).


FIGURE 1. Simplified Circuit Diagram.

## BUFFER SECTION-AN OVERVIEW

The buffer section of the OPA660 is an open-loop buffer consisting of complementary emitter-followers. It uses no feedback, so its low frequency gain is slightly less than unity and somewhat dependent on loading. It is designed primarily for interstage buffering. It is not designed for driving long cables or low impedance loads (although with small signals, it may be satisfactory for these applications).

## TRANSCONDUCTANCE

## (OTA) SECTION-AN OVERVIEW

The symbol for the OTA section is similar to a transistor. Applications circuits for the OTA look and operate much like transistor circuits-the transistor, too, is a voltagecontrolled current source. Not only does this simplify the understanding of applications circuits, but it aids the circuit optimization process. Many of the same intuitive techniques used with transistor designs apply to OTA circuits as well.
The three terminals of the OTA are labeled B, E, and C. This calls attention to its similarity to a transistor, yet draws distinction for clarity.
While it is similar to a transistor, one essential difference is the sense of the C output current. It flows out the C terminal for positive B-to-E input voltage and in the C terminal for negative B-to-E input voltage. The OTA offers many advantages over a discrete transistor. The OTA is self-biased, simplifying the design process and reducing component count. The OTA is far more linear than a transistor. Transconductance of the OTA is constant over a wide range of collector currents-this implies a fundamental improvement of linearity.

## BASIC CONNECTIONS

Figure 2 shows basic connections required for operation. These connections are not shown in subsequent circuit diagrams. Power supply bypass capacitors should be located as close as possible to the device pins. Solid tantalum capacitors are generally best. See "Circuit Layout" at the end of the applications discussion and Figure 26 for further suggestions on layout.


FIGURE 2. Basic Connections.

## QUIESCENT CURRENT CONTROL PIN

The quiescent current of the OPA660 is set with a resistor, $\mathrm{R}_{\mathrm{Q}}$, connected from pin 1 to $\mathrm{V}-$. It affects the operating currents of both the buffer and OTA sections. This controls the bandwidth and AC behavior as well as the transconductance of the OTA section.
$\mathrm{R}_{\mathrm{Q}}=250 \Omega$ sets approximately 20 mA total quiescent current at $25^{\circ} \mathrm{C}$. With a fixed $250 \Omega$ resistor, process variations could cause this current to vary from approximately 16 mA to 26 mA . It may be appropriate in some applications to trim this resistor to achieve the desired quiescent current or AC performance.

Applications circuits generally do not show resistor, $\mathbf{R}_{\mathbf{Q}}$, but it is required for proper operation.

With a fixed $\mathrm{R}_{\mathrm{Q}}$ resistor, quiescent current increases with temperature (see typical performance curve, Quiescent Current vs Temperature). This variation of current with temperature holds the transconductance, gm, of the OTA relatively constant with temperature (another advantage over a transistor).

It is also possible to vary the quiescent current with a control signal. The control loop in Figure 3 shows a $1 / 2$ of a REF200 current source used to develop 100 mV on $\mathrm{R}_{1}$. The loop forces 100 mV to appear on $\mathrm{R}_{2}$. Total quiescent current of the OPA660 is approximately $85 \cdot I_{1}$, where $I_{1}$ is the current made to flow out of pin 1.


FIGURE 3. Optional Control Loop for Setting Quiescent Current.

With this control loop, quiescent current will be nearly constant with temperature. Since this differs from the tem-perature-dependent behavior of the internal current source, other temperature-dependent behavior may differ from that shown in typical performance curves.
The circuit of Figure 3 will control the $I_{Q}$ of the OPA660 somewhat more accurately than with a fixed external resis-

## Or，Call Customer Service at 1－800－548－6132（USA Only）

tor， $\mathrm{R}_{\mathrm{Q}}$ ．Otherwise，there is no fundamental advantage to using this more complex biasing circuitry．It does，however， demonstrate the possibility of signal－controlled quiescent current．This may suggest other possibilities such as AGC， dynamic control of AC behavior，or VCO．
Figure 4 shows logic control of pin 1 used to disable the OPA660．Zero／5V logic levels are converted to a $1 \mathrm{~mA} / 0 \mathrm{~mA}$ current connected to pin 1 ．The 1 mA current flowing in $\mathrm{R}_{\mathrm{Q}}$ increases the voltage at pin 1 to approximately 1 V above the -5 V rail．This will reduce $\mathrm{I}_{\mathrm{Q}}$ to near zero，disabling the OPA660．

## BASIC APPLICATIONS CIRCUITS

Most applications circuits for the OTA section consist of a few basic types which are best understood by analogy to a transistor．Just as the transistor has three basic operating modes－common emitter，common base，and common col－ lector－the OTA has three equivalent operating modes com－ mon－E，common－B，and common－C．See Figures 5， 6 and 7.
A positive voltage at the $B$ ，pin 3 ，causes a positive current


FIGURE 4．Logic－Controlled Disable Circuit．

（a）Common－Emitter Amplifier
Transconductance varies over temperature．

（b）Common－E Amplifier
Transconductance remains constant over temperature．

FIGURE 5．Common－Emitter vs Common－E Amplifier．


FIGURE 7．Common－Base vs Common－B Amplifier．


FIGURE 6．Common Collector vs Common－C Amplifier．
to flow out of the C , pin 8 . Figure 5 b shows an amplifier connection of the OTA, the equivalent of a common-emitter transistor amplifier. Input and output can be ground-referenced without any biasing. Due to the sense of the output current, the amplifier is non-inverting. Figure 8 shows the amplifier with various gains and output voltages using this configuration.
Just as transistor circuits often use emitter degeneration, OTA circuits may also use degeneration. This can be used to reduce the effect that offset voltage and offset current might otherwise have on the DC operating point of the OTA. The E-degeneration resistor may be bypassed with a large capacitor to maintain high AC gain. Other circumstances may suggest a smaller value capacitor used to extend or optimize high-frequency performance.
The transconductance of the OTA with degeneration can be calculated by-

$$
\mathrm{gm}^{\prime}=\frac{1}{\frac{1}{\mathrm{~g}_{\mathrm{m}}}+\mathrm{R}_{\mathrm{E}}}
$$

Figure 6 b shows the OTA connected as an E-follower-a voltage buffer. The buffer formed by this connection performs virtually the same as the buffer section of the OPA660 (the actual signal path is identical).


It is recommended to use a low value resistor in series with the B OTA and buffer inputs. This reduces any tendency to oscillate and controls frequency response peaking. Values from $25 \Omega$ to $200 \Omega$ are typical.

Figure 7 shows the Common-B amplifier. This configuration produces an inverting gain, and a low impedance input. This low impedance can be converted to a high impedance by inserting the buffer amplifier in series.

## CIRCUIT LAYOUT

The high frequency performance of the OPA660 can be greatly affected by the physical layout of the circuit. The following tips are offered as suggestions, not dogma.

- Bypass power supplies very close to the device pins. Use a combination between tantalum capacitors (approximately $2.2 \mu \mathrm{~F}$ ) and polyester capacitors. Surface-mount types are best because they provide lowest inductance.
- Make short, wide interconnection traces to minimize series inductance.
- Use a large ground plane to assure that a low impedance ground is available throughout the layout.
- Do not extend the ground plane under high impedance nodes sensitive to stray capacitance.
- Sockets are not recommended because they add significant inductance.

$\mathrm{I}_{\mathrm{Q}}=20 \mathrm{~mA} \mathrm{R} \mathrm{R}_{1}=100 \Omega \mathrm{R}_{\mathrm{E}}=51 \Omega \mathrm{R}_{\mathrm{L}}=50 \Omega$ Gain $=1$

$I_{Q}=20 \mathrm{~mA} \mathrm{R} R_{1}=100 \Omega R_{E}=51 \Omega R_{L}=500 \Omega$ Gain $=10$

FIGURE 8. Common-E Amplifier Performance.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

- Use low-inductance components. Some film resistors are trimmed with spiral cuts which increase inductance.
- Use surface-mount components-they generally provide the lowest inductance.


FIGURE 9. Current-Feedback Amplifier.

- A resistor ( $25 \Omega$ to $200 \Omega$ ) in series with the buffer and/or $B$ input may help reduce oscillations and peaking.
- Use series resistors in the supply lines to decouple multiple devices.


FIGURE 10. Current-Feedback Amplifier Frequency Response, $\mathrm{G}=10$.


FIGURE 11. Variable Gain Amplifier (Luminance).


FIGURE 13. Cable Amplifier.

FIGURE 12. High-Speed Current Driver (bridge combination for increased output voltage capability).

EB


FIGURE 14. Comparator (Low Jitter).


FIGURE 15. High Speed Current Driver.

Or, Call Customer Service at 1-800-548-6132 (USA Only)

$$
\mathrm{G}=\frac{1}{1+\frac{1}{2 g_{\mathrm{m}} \cdot\left(R_{\mathrm{E}}+R_{\mathrm{IN}}\right)}} \approx 1 ; \mathrm{R}_{\mathrm{O}}=\frac{1}{2 g_{\mathrm{m}}}
$$

FIGURE 16. Voltage Buffer with Doubled Output Current.


FIGURE 18. 400MHz Differential Amplifier


FIGURE 19. CMRR and Bandwidth of the Differential Amplifier

上


FIGURE 20. Universal Active Filter for the MHz Frequency Range.


FIGURE 21. Video Luminance Matrix.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 22. Signal Envelope Detector (Full Wave Rectifier).


FIGURE 23. Direct-Feedback Amplifier.


FIGURE 24. Frequency Response Direct-Feedback Amplifier.


FIGURE 26. Direct-Feedback Amplifier Large-Signal Pulse Response.


FIGURE 28. Frequency Response Forward Amplifier.


FIGURE 25. Direct-Feedback Amplifier Small-Signal Pulse Response.


FIGURE 27. Forward Amplifier.

## SPICE MODELS

Computer simulation using SPICE models is often useful when analyzing the performance of analog circuits and systems. This is particularly true for video and RF amplifier circuits, where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE models using PSPICE from the Micro Sim Corporation are available for the OPA660.

## RELIABILITY DATA

Extensive reliability testing has been performed on the OPA660. Accelerated life testing ( 1000 hours) at $+125^{\circ} \mathrm{C}$ was used to calculate MTTF at an ambient temperature of $+25^{\circ} \mathrm{C}$. These test results yield a MTTF of: SO-package $=1.59 \mathrm{E}+07$, and plastic DIP $=1.59 \mathrm{E}+07$ hours. Additional tests such as PTH and ESD have been performed. Reliability reports are available upon request for each of the package options offered.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 29. Silk Screen and Board Layouts of DEM-OPA660-1GC.


FIGURE 30. Circuit Diagram DEM OPA660-1GC.

## DEMONSTRATION BOARDS

Five different demonstration boards are available to speed prototyping. Each of the five demonstration boards has a companion piece of literature which includes information about the component values, basic connection, etc. -1 GC to -3 GC are completely assembled with the OPA660 in the DIL Package.

| DEM-OPA660-1GC | Diamond Transistor and Buffer (Ll-407) |
| :--- | :--- |
| DEM-OPA660-2GC | Current-Feedback |
|  | Operational Amplifier (Ll-406) |
| DEM-OPA660-3GC | Direct-Feedback Amplifier (LI-405) |
| DEM-OPA660-4G | Layouts for all applications using <br>  <br> SOIC packages, unassembled (Ll-418) <br> DEM-OPA660-5G |
|  | Layouts for all applications using <br>  |

OPA671

## Wide Bandwidth, Fast Settling Difet ${ }^{\oplus}$ OPERATIONAL AMPLIFIER

## FEATURES

- WIDE GAIN-BANDWIDTH: 35MHz
- HIGH SLEW RATE: 100V/ $\mu \mathrm{s}$
- FAST SETTLING: 240ns to $0.01 \%$
- FET INPUT: $\mathrm{I}_{\mathrm{B}}=50 \mathrm{pA} \max$
- HIGH OUTPUT CURRENT: 50mA
- WIDE SUPPLY RANGE: $\mathrm{V}_{\mathrm{s}}= \pm 4.5 / / \pm 18 \mathrm{~V}$


## APPLICATIONS

- HIGH-SPEED DATA ACQUISITION
- OPTOELECTRONICS
- TRANSIMPEDANCE AMPLIFIER
- LINE DRIVER


## DESCRIPTION

The OPA671 is a FET-input monolithic operational amplifier featuring wide bandwidth and fast settling time. Fabricated using Burr-Brown's Difet, complementary bipolar process, it provides an excellent combination of high speed, accuracy, and high output current.

The OPA671 is versatile, operating from $\pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ power supplies. It can deliver $\pm 10 \mathrm{~V}$ signals into a $200 \Omega$ load at slew rates of $100 \mathrm{~V} / \mu \mathrm{s}$. OPA671's Difet input provides input bias current thousands of times lower than bipolar-input wideband op amps.
The OPA671 is internally compensated and is unitygain stable, allowing use in the widest range of applications.
The OPA671 is available in an 8-pin plastic DIP, rated for the industrial temperature range.


Difet ${ }^{\text {® }}$ Burr-Brown Corporation
International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITION | OPA671AP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Average Drift <br> Power Supply Rejection | $V_{\text {S }}= \pm 4.5$ to $\pm 16.5 \mathrm{~V}$ | 72 | $\begin{gathered} \pm 0.5 \\ \pm 10 \\ 94 \end{gathered}$ | $\pm 5$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT BIAS CURRENT ${ }^{(1)}$ Input Bias Current Input Offset Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | 50 | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{pA} \end{aligned}$ |
| NOISE <br> Input Voltage Noise <br> Noise Density, $\mathrm{f}=100 \mathrm{~Hz}$ $\begin{aligned} & f=1 \mathrm{kHz} \\ & f=10 \mathrm{kHz} \\ & f=100 \mathrm{kHz} \end{aligned}$ <br> Voltage Noise, $\mathrm{BW}=10 \mathrm{~Hz}$ to 1 MHz <br> Input Bias Current Noise <br> Current Noise Density, $\mathrm{f}=10 \mathrm{~Hz}$ to 1 MHz |  |  | $\begin{aligned} & 24 \\ & 15 \\ & 12 \\ & 10 \\ & 60 \\ & \\ & \hline \end{aligned}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{n} V / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vp}$-p <br> $\mathrm{f} \mathrm{A} / \sqrt{\mathrm{Hz}}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | $\begin{gathered} \pm 12 \\ 74 \end{gathered}$ | $\begin{gathered} \pm 13 \\ 92 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{gathered} 10^{12}\| \| 4.5 \\ 10^{12}\| \| 6 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| OPEN-LOOP GAIN <br> Open-Loop Voltage Gain | $\begin{aligned} V_{O} & = \pm 10 \mathrm{~V}, R_{L} \end{aligned}=1 \mathrm{k} \Omega,$ | 74 | $\begin{aligned} & 80 \\ & 78 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FREQUENCY RESPONSE <br> Gain-Bandwidth Product Slew Rate Settling Time <br> 0.01\% 1\% <br> Total Harmonic Distortion | $\begin{aligned} G & =-1,10 \mathrm{~V} \text { Step } \\ \mathrm{G} & =-1,10 \mathrm{~V} \text { Step } \\ \mathrm{G} & =-1,10 \mathrm{~V} \text { Step } \\ \mathrm{G} & =-1,10 \mathrm{~V} \text { Step } \\ \mathrm{G} & =1, \mathrm{f}=100 \mathrm{kHz} \\ \mathrm{~V}_{\mathrm{O}} & =3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=200 \Omega \end{aligned}$ |  | $\begin{gathered} 35 \\ 107 \\ 240 \\ 150 \\ 85 \\ 0.0006 \end{gathered}$ |  | MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> ns <br> ns <br> ns <br> \% |
| OUTPUT <br> Voltage Output <br> Current Output <br> Short Circuit Current <br> Output Resistance, Open-Loop | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=200 \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ <br> DC | $\pm 10.5$ | $\begin{gathered} \pm 11.5 \\ 50 \\ -90 /+105 \\ 20 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current |  | $\pm 4.5$ | $\begin{gathered} \pm 15 \\ \pm 14.8 \end{gathered}$ | $\begin{aligned} & \pm 18 \\ & \pm 17 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operating <br> Storage <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -25 \\ & -40 \\ & -40 \end{aligned}$ | 100 | $\begin{gathered} +85 \\ +85 \\ +125 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTE: (1) Tested without warmup at $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


OPA671 DIE TOPOGRAPHY

PIN CONFIGURATION

## Top View



## ABSOLUTE MAXIMUM RATINGS



## ELECTROSTATIC DISCHARGE SENSITIVITY

An integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

ORDERING INFORMATION

| MODEL | PACKAGE | TEMP. RANGE |
| :--- | :---: | :---: |
| OPA671AP | 8 -Pin Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA671AP | 8-Pin Plastic DIP | 006 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted．






$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.
$\mathrm{G}=+1$ LARGE SIGNAL RESPONSE

$G=+1$ SMALL SIGNAL RESPONSE

$\mathrm{G}=-1$ SMALL SIGNAL RESPONSE


## $\Gamma$ 0 0 0 0

## CIRCUIT LAYOUT

With any high-speed, wide-bandwidth circuitry, careful circuit layout will ensure best performance. Make short, direct circuit interconnections and avoid stray wiring capacitanceespecially at the inverting input pin. A component-side ground plane will help ensure low ground impedance. Do not place the ground plane under or near the inputs and feedback network.
The power supply connections should be bypassed with good high-frequency capacitors positioned close to the op amp pins. In most cases, a $1 \mu \mathrm{~F}$. solid tantalum capacitor for each power supply is adequate. The OPA671 can deliver peak load currents up to 100 mA . Even if steady-state load currents are lower, signal transients may demand large current transients from the power supplies. It is the power supply bypass capacitors which must supply these current transients. Larger bypass capacitors such as $4.7 \mu \mathrm{~F}$ solid tantalum capacitors may improve dynamic performance in some applications.

## OFFSET ADJUSTMENT

Many applications require no external offset voltage adjustment. Figure 1 shows an optional circuit for trimming the offset voltage. Do not use this offset voltage adjustment to correct for offsets produced in other circuitry since this can introduce large offset voltage temperature drift.


FIGURE 1. Optional Offset Voltage Trim Circuit.

## CAPACITIVE LOADS

The OPA671 is internally compensated to be unity-gain stable with minimal capacitive load. The combination of low closed-loop gain and capacitive load will decrease the phase margin and may lead to gain peaking or oscillations. Load capacitance reacts with the op amp's open-loop output resistance to form an additional pole in the feedback loop. With wideband op amps, load capacitance as low as 50 pF can introduce enough phase shift to degrade dynamic performance. Figure 2 shows circuits which preserve phase margin with capacitive load. Request Application Bulletin AB-028 for details on various compensation circuits and analysis techniques.

## POWER DISSIPATION

High output current can cause large internal power dissipa-


FIGURE 2. Compensation Circuits for Capacitive Loads.
tion in the OPA671. Copper leadframe construction improves heat dissipation compared to conventional plastic packages. To achieve best heat dissipation, solder the device directly to the circuit board and use wide circuit board traces close to the device pins. Limit the ambient temperature, load and signal to assure that the maximum junction temperature is not exceeded. The OPA671 may be operated at reduced power supply voltage to minimize power dissipation.

## OUTPUT CURRENT LIMIT

Output current is limited by internal circuitry to approximately 90 mA at $25^{\circ} \mathrm{C}$. The short-circuit limit current decreases with increasing junction temperature as shown in the typical curves. The current limit will protect the device from inadvertent short-circuits to ground. The power dissipation under this condition, however, is quite high so short-circuits should be avoided.

## INPUT BIAS CURRENT

The OPA671 is fabricated with Burr-Brown's dielectrically isolated Difet process, giving it extremely low input bias current. As with other FET-input amplifiers, input bias current approximately doubles with every $10^{\circ} \mathrm{C}$ increase in junction temperature. Input bias current can be minimized by soldering the device to the circuit board to provided best heat dissipation. Reduced power supply voltage will also minimize input bias current by reducing internal power dissipation.


## Wideband Switched-Input OPERATIONAL AMPLIFIER

## FEATURES

- FAST SETTLING: 9ns (1\%)
- WIDE BANDWIDTH: 185MHz ( $\mathrm{A}_{\mathrm{v}}=10$ )
- LOW OFFSET VOLTAGE: $\pm 250 \mu \mathrm{~V}$
- TWO LOGIC SELECTABLE INPUTS
- FAST INPUT SWITCHING: 8ns (TTL)
- 16-PIN DIP PACKAGE


## DESCRIPTION

The OPA675 and OPA676 are wideband monolithic operational amplifiers with two independent differential inputs. Either input can be selected by an external logic signal. The OPA675 is compatible with ECL logic while the OPA676 is TTL compatible. Both amplifiers are externally compensated and feature very fast input selection speed: $\mathrm{ECL}=4 \mathrm{~ns}, \mathrm{TTL}=6 \mathrm{~ns}$. This amplifier features fully symmetrical differential inputs due to its

## APPLICATIONS

- PROGRAMMABLE-GAIN AMPLIFIER
- FAST 2-INPUT MULTIPLEXER
- SYNCHRONOUS DEMODULATOR
- PULSE/RF AMPLIFIERS
- VIDEO AMPLIFIERS
- ACTIVE FILTERS
"classical" operational amplifier circuit architecture. Unlike "current-feedback" amplifier designs, the OPA675/676 may be used in all op amp applications requiring high speed and precision.
Low distortion and crosstalk make these amplifiers suitable for RF and video applications.
The OPA675 and OPA676 are available in $\mathrm{KG}\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ and $\mathrm{SG}\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ grades. All grades are packaged in a $16-$ pin DIP.


[^22]Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP . Telex: 066-6491 - FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

ELECTRICAL
At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=150 \Omega$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA675/676JG, SG |  |  | OPA675/676KG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT NOISE ${ }^{(1)}$ <br> Voltage: $\begin{aligned} f_{\mathrm{o}} & =10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}} & =1 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{o}} & =10 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{O}} & =100 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{B}} & =10 \mathrm{~Hz} \text { to } 10 \mathrm{MHz} \end{aligned}$ <br> Current: $f_{0}=10 \mathrm{~Hz}$ to 1 MHz | $\mathrm{R}_{\mathrm{s}}=0 \Omega$ |  | $\begin{aligned} & 27 \\ & 10 \\ & 3.8 \\ & 2.6 \\ & 2.4 \\ & 7.9 \\ & 2.7 \end{aligned}$ |  |  | * |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE ${ }^{(1)}$ Input Offset Voltage Average Drift Supply Rejection | $\begin{gathered} V_{C M}=0 \mathrm{VDC} \\ \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \\ \pm \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{gathered}$ | 65 | $\begin{gathered} \pm 500 \\ \pm 3 \\ 86 \end{gathered}$ | $\begin{gathered} \pm 2 \mathrm{mV} \\ \pm 10 \end{gathered}$ | 70 | $\begin{gathered} \pm 250 \\ \pm 1 \\ * \end{gathered}$ | $\begin{gathered} \pm 1 \mathrm{mV} \\ \pm 5 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT ${ }^{(1)}$ Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 23 | 35 |  | * | 30 | $\mu \mathrm{A}$ |
| OFFSET CURRENT ${ }^{(1)}$ Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 0.8 | 5 |  | * | * | $\mu \mathrm{A}$ |
| INPUT IMPEDANCE ${ }^{(1)}$ <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 4 \mathrm{k} \\| 2 \\ & 10^{5} \\| 5 \end{aligned}$ |  |  | * |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| INPUT VOLTAGE RANGE ${ }^{(1)}$ <br> Common-Mode Input Range <br> Common-Mode Rejection | $\mathrm{V}_{\text {IN }}= \pm 0.5 \mathrm{VDC}, \mathrm{V}_{\mathrm{O}}= \pm 1.25 \mathrm{~V}$ | $\begin{gathered} \pm 1.25 \\ 75 \end{gathered}$ | $\begin{array}{r}  \pm 2.5 \\ 100 \end{array}$ |  | * 85 | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN LOOP GAIN, DC( ${ }^{(1)}$ Open-Loop Voltage Gain |  | 65 | 70 |  | * | * |  | dB |
| FREQUENCY RESPONSE <br> Closed-Loop Bandwidth <br> Crosstalk <br> Harmonic Distortion: 10MHz <br> Full Power Response <br> Slew Rate <br> Settling Time: $1 \%$ <br> 0.1\% <br> 0.01\% | $\begin{gathered} \text { Gain }=+2 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+5 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+10 \mathrm{~V} / 2 \\ \text { Gain }=+50 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+10 \mathrm{~V} / \mathrm{V}, \mathrm{f}=100 \mathrm{kHz} \\ \mathrm{f}=1 \mathrm{MHz} \\ \mathrm{f}=10 \mathrm{MHz} \\ \mathrm{f}=100 \mathrm{MHz} \\ \mathrm{G}=+10 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{o}}=0.5 \mathrm{Vp}-\mathrm{p} \\ \text { Second Harmonic } \\ \text { Third Harmonic } \\ \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{Vp}-\mathrm{p}, \text { Gain }=+10 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+10 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+10 \mathrm{~V} / \mathrm{V} \\ 0.625 \mathrm{~V} \text { OutputStep } \end{gathered}$ | $\begin{gathered} 25 \\ 200 \end{gathered}$ | $\begin{gathered} 100 \\ 145 \\ 185 \\ 60 \\ -100 \\ -80 \\ -68 \\ -35 \\ \\ -61 \\ -73 \\ 44 \\ 350 \\ 9 \\ 15 \\ 25 \end{gathered}$ |  | $\begin{gathered} 30 \\ 240 \end{gathered}$ |  |  | MHz <br> MHz <br> MHz <br> MHz <br> $\mathrm{dBC}{ }^{(2)}$ <br> dBC <br> dBC <br> dBC <br> dBC <br> dBC <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ ns ns ns |
| INPUT SELECTION ${ }^{(3)}$ <br> Transition Time $50 \%$ In to $50 \%$ Out | ECL: OPA675 <br> TTL: OPA676 |  | $\begin{gathered} 5 \\ 7.5 \end{gathered}$ |  |  | * |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| DIGITAL INPUT <br> TTL Logic Levels: $\begin{gathered}\mathrm{V}_{\mathrm{IL}} \\ \mathrm{V}_{\mathrm{HH}} \\ \mathrm{I}_{\mathrm{HL}} \\ \mathrm{I}_{\mathrm{HH}} \\ \text { ECL Logic Levels: } \\ \mathrm{V}_{\mathrm{IL}} \\ \mathrm{V}_{\mathrm{HH}} \\ \mathrm{I}_{\mathrm{IL}} \\ \mathrm{I}_{\mathrm{HH}}\end{gathered}$ | Logic "LO" <br> Logic "HI" <br> Logic "LO", $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ <br> Logic " Hl ", $\mathrm{V}_{\mathrm{IH}}=+2.7 \mathrm{~V}$ <br> Logic "LO" <br> Logic "HI" <br> Logic "LO", $\mathrm{V}_{\mathrm{IL}}=-1.6 \mathrm{~V}$ <br> Logic "HI", $\mathrm{V}_{\mathrm{IH}}=-1.0 \mathrm{~V}$ | $\begin{gathered} 0 \\ +2.0 \\ \\ -1.81 \\ -1.15 \end{gathered}$ | $\begin{gathered} -0.05 \\ 1 \\ \\ -50 \\ -50 \end{gathered}$ | $\begin{gathered} +0.8 \\ +5 \\ -0.2 \\ 20 \\ -1.475 \\ -0.88 \\ -100 \\ -100 \end{gathered}$ |  | * |  | V <br> V <br> mA <br> $\mu \mathrm{A}$ <br> V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| RATED OUTPUT <br> Voltage Output <br> Current Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{aligned} \mathrm{R}_{\mathrm{L}} & =150 \Omega \\ \mathrm{R}_{\mathrm{L}} & =50 \Omega \end{aligned}$ <br> 1 MHz , Open Loop, $\mathrm{C}_{\mathrm{c}}=5 \mathrm{pF}$ $\text { Gain }=+2 \mathrm{~V} / \mathrm{V}$ <br> Continuous to Gnd | $\begin{gathered} \pm 2.1 \\ +1.25 \\ -0.95 \end{gathered}$ | $\begin{gathered} \pm 2.6 \\ +1.8 \\ -1.1 \\ \pm 30 \\ 5 \\ 50 \\ +45 \\ -25 \end{gathered}$ |  | $\stackrel{*}{*}$ | * |  | V <br> V <br> V <br> mA <br> $\Omega$ <br> pF <br> mA <br> mA |

[^23]SPECIFICATIONS (CONT)

## ELECTRICAL

At $V_{C C}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=150 \Omega$, and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA675/676JG, SG |  |  | OPA675/676KG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY <br> Rated Voltage Derated Performance Current, Quiescent | $\begin{gathered} \pm \mathrm{V}_{\mathrm{cc}} \\ \pm \mathrm{V}_{\mathrm{cc}} \\ \mathrm{I}_{\mathrm{O}}=0 \mathrm{mADC} \end{gathered}$ | 4.5 | 5 <br> 22 | $\begin{aligned} & 6.5 \\ & 30 \end{aligned}$ | * | * | * | VDC VDC mA |
| TEMPERATURE RANGE <br> Specification <br> Operating: $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\begin{gathered} \text { Ambient Temp JG, KG } \\ \text { SG } \\ \text { Ambient Temp JG, KG, SG } \end{gathered}$ | $\begin{gathered} 0 \\ -55 \\ -55 \end{gathered}$ | 125 | $\begin{gathered} +70 \\ +125 \\ +125 \end{gathered}$ | * | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Same specifications as for JG.

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)
At $V_{C C}= \pm 5 \mathrm{VDC}, R_{L}=150 \Omega$, and $T_{A}=T_{M I N}$ to $T_{\text {MAX }}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA675/676JG, SG |  |  | OPA675/676KG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE Specification | Ambient TempJG, KG SG | $\begin{gathered} 0 \\ -55 \end{gathered}$ |  | $\begin{gathered} +70 \\ +125 \end{gathered}$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| OFFSET VOLTAGE <br> Average Drift Supply Rejection | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}} \text { to } \mathrm{T}_{\mathrm{MAX}} \\ \pm \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{gathered}$ | 60 | $\begin{aligned} & \pm 3 \\ & 85 \end{aligned}$ | $\pm 10$ | 65 | $\pm 1$ | $\pm 5$ | $\begin{gathered} \mu \mathrm{V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT Input Bias Current | $V_{C M}=0 \mathrm{VDC}$ |  | 29 | 50 |  | * | * | $\mu \mathrm{A}$ |
| OFFSET CURRENT Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 0.8 | 10 |  | * | * | $\mu \mathrm{A}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 0.5 \mathrm{VDC}, \mathrm{V}_{\mathrm{O}}= \pm 1.25 \mathrm{~V}$ | $\begin{gathered} \pm 2.0 \\ 60 \end{gathered}$ | $\begin{gathered} \pm 2.3 \\ 80 \end{gathered}$ |  | * 65 | * |  | $\begin{gathered} V \\ d B \end{gathered}$ |
| OPEN LOOP GAIN, DC Open-Loop Voltage Gain |  | 60 | 68 |  | 63 | 69 |  | dB |
| DIGITAL INPUT <br>  | $\begin{gathered} \text { Logic "LO" } \\ \text { Logic "HI" } \\ \text { Logic "LO", } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} \\ \text { Logic "HI", } \mathrm{V}_{\mathrm{IH}}=+2.7 \mathrm{~V} \\ \text { Logic "LO" } \\ \text { Logic "HI" } \\ \text { Logic "LO", } \mathrm{V}_{\mathrm{LI}}=-1.6 \mathrm{~V} \\ \text { Logic "HI", } \mathrm{V}_{\mathrm{HH}}=-1.0 \mathrm{~V} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ +2.0 \\ \\ -1.81 \\ -1.15 \end{gathered}$ | $\begin{gathered} -0.08 \\ 5 \\ \\ -50 \\ -50 \\ \hline \end{gathered}$ | $\left\lvert\, \begin{gathered} +0.8 \\ +5 \\ -0.4 \\ 50 \\ -1.475 \\ -0.88 \end{gathered}\right.$ |  |  |  | V <br> V <br> mA <br> $\mu \mathrm{A}$ <br> V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| RATED OUTPUT Voltage Output | $\begin{aligned} R_{L} & =150 \Omega \\ R_{L} & =50 \Omega \end{aligned}$ | $\begin{gathered} \pm 2.0 \\ +1.25 \\ -0.8 \end{gathered}$ | $\begin{array}{r}  \pm 2.5 \\ +1.6 \\ -1.0 \end{array}$ |  | $\star$ <br> $\star$ <br>  <br> -0.9 | * |  | V V V |
| POWER SUPPLY <br> Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ |  | 25 | 35 |  | * | * | mA |

* Same specifications as for JG.

NOTES: (1) Specifications are for both inputs ( $A$ and $B$ ). (2) $\mathrm{dBC}=$ Level referred to carrier-input signal. (3) Switching time from application of digital logic signal to input signal selection.

[^24]
## For Immediate Assistance, Contact Your Local Salesperson

## PIN CONFIGURATIONS



PIN ASSIGNMENTS: OPA675

| 1 | $+\ln \mathrm{A}$ | 16 | $+\ln \mathrm{B}$ |
| :--- | :--- | :--- | :--- |
| 2 | $-\ln \mathrm{A}$ | 15 | $-\ln \mathrm{B}$ |
| 3 | Offset Trim | 14 | DNC |
| 4 | Offset Trim | 13 | $\mathrm{CHA}(\mathrm{ECL})$ |
| 5 | Compensation Capacitor | 12 | $\mathrm{CHA}(\mathrm{ECL})$ |
| 6 | NC | 11 | Common |
| 7 | $+V_{c c}$ | 10 | $-\mathrm{V}_{\mathrm{cc}}$ |
| 8 | Output | 9 | NC |

DNC $=$ Do Not Connect $\quad$ NC $=$ No Internal Connection

## ABSOLUTE MAXIMUM RATINGS

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA675/76JG | 16-Pin Hermetic DIP | 109 |
| OPA675/76SG | 16-Pin Hermetic DIP | 109 |
| OPA675/76KG | 16-Pin Hermetic DIP | 109 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

PIN ASSIGNMENTS: OPA676

| 1 | $+\ln \mathrm{A}$ | 16 | $+\ln \mathrm{B}$ |
| :--- | :--- | :--- | :--- |
| 2 | $-\ln \mathrm{A}$ | 15 | $-\ln \mathrm{B}$ |
| 3 | Offset Trim | 14 | DNC |
| 4 | Offset Trim | 13 | DNC |
| 5 | Compensation Capacitor | 12 | $\mathrm{CHA}(\mathrm{TTL})$ |
| 6 | NC | 11 | Common |
| 7 | $+V_{c c}$ | 10 | $-V_{c c}$ |
| 8 | Output | 9 | NC |

DNC $=$ Do Not Connect
NC = No Internal Connection
ORDERING INFORMATION



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

DICE INFORMATION


| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | TTL Set | 15 | $+\mathrm{V}_{\mathrm{cc}}$ |
| 2 | $-\mathrm{In}_{\mathrm{B}}$ | 16 | $+\mathrm{V}_{\mathrm{cc}}$ |
| 3 | $+\mathrm{ln}^{\text {b }}$ | 17 | $V_{\text {OUT }}$ |
| 4 | NC | 18 | NC |
| 5 | NC | 19 | NC |
| 6 | $+\mathrm{ln}_{\text {A }}$ | 20 | NC |
| 7 | $-\mathrm{In}_{\text {A }}$ | 21 | NC |
| 8 | NC | 22 | - $\mathrm{V}_{\mathrm{cc}}$ |
| 9 | $\mathrm{V}_{\text {os }}$ Adjust | 23 | - $\mathrm{V}_{\mathrm{cc}}$ |
| 10 | $V_{\text {os }}$ Adjust | 24 | Ground |
| 11 | NC | 25 | CHA (TTL) |
| 12 | Comp Cap | 26 |  |
| 13 | NC | 27 | CHA (ECL) |
| 14 | NC | 28 | CHA (ECL) |

NC: No Connection (Do Not Connect). OPA675-Do not use pads 1,25,26. OPA676-Connect pad 26 to pad 27. Connect pad 1 to pad 28.
Substrate Bias: $-V_{C C}$
MECHANICAL INFORMATION

|  | MILS (0.001") |
| :--- | :---: |
| Die Size | $103 \times 90 \pm 5$ |
| Die Thickness | $20 \pm 3$ |

OPA675/676 DIE TOPOGRAPHY

## TYPICAL PERFORMANCE CURVES



For Immediate Assistance, Contact Your Local Salesperson TYPICAL PERFORMANCE CURVES (CONT)








## THEORY OF OPERATION

An OPA675 simplified circuit is shown in Figure 1. It is a "classical" high-speed op-amp architecture with one important exception - the amplifier has two ECL logic selectable differential input stages. An appropriate differential ECL logic signal on A and $\bar{A}$ (labeled B Select) will turn on either Q5 or Q6, steering operating (tail) current to either differential input pair Q1 and Q2 or Q3 and Q4. The input pair receiving the tail current operates as a conventional op-amp input stage while the de-selected input pair receiving no tail current appears as an open circuit. The de-selected inputs have only a few pF parasitic capacitance and in the off condition exhibit only a very low leakage (bias) current of about 100 pA . Two feedback networks can be connected to


each input separately allowing a wide range of circuit applications. The feedback network connected to the selected input operates in a normal op amp fashion while the feedback network connected to the de-selected input is totally inactive, appearing only as an additional load to the amplifier's output stage.
The switched-input op amp (SWOP AMP) circuit of the OPA676 is basically the same as the OPA675 but a TTL compatible level shifter (Figure 2) has been added to its input selection logic circuit.
Standard TTL (OPA676) and ECL (OPA675) logic levels may be applied to each input selection circuit but only


FIGURE 1. OPA675 Simplified Circuit Diagram.

350 mV is typically required to switch between inputs. This logic input sensitivity allows simpler high-speed logic driver circuitry and it minimizes digital noise coupling into adjacent wideband analog circuitry and allows single ended ECL inputs to be used with $\mathrm{V}_{\mathrm{BB}}$ applied to the other input.
The OPA675 and OPA676 are designed to be frequency compensated by a single capacitor connected from pin 5 to ground. Recommended compensation is shown in Typical Performance Curves. A small variable capacitor may be trimmed for best bandwidth, settling time, and gain peaking. This amplifier is designed for optimum performance in gains of $5 \mathrm{~V} / \mathrm{V}$ to $20 \mathrm{~V} / \mathrm{V}$, but it can also be used over a far wider


FIGURE 2. Internal OPA676 TTL Logic Level Shifter.
range of gains with excellent results. Closed-loop gain/phase (Bode) plots are shown in the Typical Performance Curves.

## OFFSET TRIM

Input offset voltage is low enough for many video applications. If desired, offset voltage can be trimmed with a $1 \mathrm{k} \Omega$ potentiometer connected to $+\mathrm{V}_{\mathrm{CC}}$. Trimming offset voltage in this manner will effect both input $A$ and input $B$; independent control of input offset will require that trim adjust current be summed into one or both inputs. This technique is shown in a few applications circuits on the pages to follow.


FIGURE 3. 1\% Settling Time.


FIGURE 4. OPA675/676 Settling Time Test Circuit.

## APPLICATION TIPS

Wideband amplifier circuits require good layout techniques to be successful. The use of short, direct signal paths and heavy ( 2 oz copper recommended) ground planes are absolutely necessary to achieve the performance level inherent in the OPA675/676. Oscillation, ringing, poor bandwith and settling, gain peaking, and instability are typical problems that plague all high-speed amplifiers when they are used in poor layouts. The OPA675 and OPA676 are no different in this respect - any amplifier with a gain bandwith product of a few GHz requires some care be taken in its application.
Points to remember:

1. Use a heavy copper ground plane on the component side of your PC board. This provides a low inductance ground and it also conducts heat from active circuit package pins into ambient air by convection.
2. Bypass power supply pins directly at the active device. The use of tantalum capacitors ( 1 to $10 \mu \mathrm{~F} / 10 \mathrm{~V}$ ) with very short leads is highly recommended. Supply pins should not be left unbypassed.
3. Signal paths should be short and direct. Feedback resistors, compensation capacitors, termination resistors, etc. should have lead lengths no longer than $1 / 4$ inch ( 6 cm ).
4. Surface mount components (chip resistors, capacitors, etc.) have low inductance and are therefore recommended. Parasitic inductance and capacitance should be avoided if best performance is to be achieved.
5. Resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable range to about $1 \mathrm{k} \Omega$ or on the high resistance end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon compensation resistors will be satisfactory.


FIGURE 5. OPA676 Input Selection Transition Time Test Circuit.
6. Wirewound resistors (even "non-inductive" types) are absolutely unacceptable in high frequency circuits.
7. Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its "load." Lowest distortion is achieved with high impedance loads.
8. PC board traces for signal and power lines should be wide to reduce impedance or inductance.
9. Don't forget that these amplifiers use $\pm 5 \mathrm{~V}$ supplies. Although they will operate perfectly well with +5 V and -5.2 V , the use of $\pm 15 \mathrm{~V}$ supplies will result in destruction.
10. Standard commercial test equipment has not been designed to test devices in the OPA675/676 speed range. Benchtop op amp testers and ATE systems will require a special test head to successfully test these amplifiers.
11. High-speed amplifiers can drive only a limited amount of capacitance. If the load exceeds 10 to 20 pF consider using a fast buffer or a small resistor to isolate the capacitance from the amplifier's output. Capacitive loads will cause loop instability if not compensated for.
12. Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears as a purely resistive impedance.
13. For clean, fast input selection the logic input pins should be terminated with appropriate resistors. Resistors should be connected from input selection pins to ground plane with short leads. Failure to terminate long lines will result in ringing and poor high frequency switching.
14. Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is required; there is no shortcut.


FIGURE 6. OPA675 Input Selection Transition Time Test Circuit.


FIGURE 7. OPA676 Carrier Feedthrough and Switching Transient Test Circuit.


FIGURE 8. OPA676 Switching Transient. Top Trace: TTL Input ( $2 \mathrm{~V} / \mathrm{cm}$ ). Bottom Trace: Amplifier Output $(2 \mathrm{mV} / \mathrm{cm})$. Input B Offset Voltage has been Trimmed to Match Input A Offset Voltage.


FIGURE 9. Carrier Feedthrough from 1 MHz TTL Logic. Offset Trimmed for Maximum Carrier Rejection


FIGURE 10. OPA676 Used as a Conventional Op Amp: A 10dB Gain Wideband Video Amplifier with $50 \Omega$ Input/Output Impedance.


FIGURE 11. Very Fast Programmable Gain Amplifier with Voltage Gains of $+1 \mathrm{~V} / \mathrm{V}$ and $+16 \mathrm{~V} / \mathrm{V}(0 \mathrm{~dB}$ and 24 dB ).


FIGURE 12. Programmable-Gain $+2 \mathrm{~V} / \mathrm{V}(6 \mathrm{~dB})$ or $+8 \mathrm{~V} / \mathrm{V}$ ( 18 dB ) Buffer Amplifier for Floating-Point Conversion.


FIGURE 13. High Input Impedance Differential Input Multiplexer with Gain of 30V/V (30dB).

ERB Burr-Brown IC Data Book-Linear Products


FIGURE 14. Synchronous Modulator/Demodulator with Carrier Balance Trim (Gain $= \pm 5 \mathrm{~V} / \mathrm{V}$ ).


FIGURE 15. Multiplexed Input $+16 \mathrm{~V} / \mathrm{V}$ Gain (24dB) Buffer Amplifier.


FIGURE 16. Receiver Noise Blanker: A Wideband Gated Video Amplifier.


FIGURE 17. Differential Input Multiplexer with Gain of $10 \mathrm{~V} / \mathrm{V}(20 \mathrm{~dB})$.

| VOLTAGE GAIN <br> $(\mathbf{V} / \mathbf{V})$ | $\mathbf{R}_{\mathbf{1}}$ <br> $(\Omega)$ | $\mathbf{R}_{\mathbf{2}}$ <br> $(\Omega)$ | $\mathbf{C}_{\mathbf{c}}$ <br> $(\mathbf{p F})$ |
| :---: | :---: | :---: | :---: |
| +2 | 200 | 200 | 35 |
| +5 | 49.9 | 200 | 16 |
| +10 | 22.1 | 200 | 6.5 |

FIGURE 18. Programmable-Gain Amplifier.

Or, Call Customer Service at 1-800-548-6132 (USA Only)


FIGURE 19. Single Sideband Supressed Carrier Generator.


FIGURE 20. Two-Input Multiplexer (with gain).


FIGURE 21. Synchronous Modulator/Demodulator (with gain).

OPA678

## Wideband Switched-Input OPERATIONAL AMPLIFIER

## FEATURES

- FAST SETTLING: 11ns (1\%)
- WIDE BANDWIDTH: 200MHz
- TWO LOGIC SELECTABLE INPUTS
- LOW OFFSET VOLTAGE: $\pm 380 \mu \mathrm{~V}$
- FAST INPUT SWITCHING: 4ns
- ACCEPTS TTL/ECL SWITCHING SIGNALS
- UNITY GAIN STABLE
- 16-PIN DIP AND SOIC PACKAGES


## DESCRIPTION

The OPA678 is a wideband monolithic operational amplifier with two independent differential inputs. Either input can be selected by an external TTL or ECL logic signal. The amplifier is externally compensated and features a very fast input selection speed, 4 ns for either ECL or TTL. This amplifier features fully symmetrical differential inputs due to its "classical" operational am-

## APPLICATIONS

- VIDEO AMPLIFICATION AND SWITCHING
- FAST 2-INPUT MULTIPLEXER
- PULSE/RF AMPLIFIERS
- PROGRAMMABLE-GAIN AMPLIFIER
- ACTIVE FILTERS
- SYNCHRONOUS DEMODULATOR
plifier circuit architecture. Unlike "current-feedback" amplifier designs, the OPA678 may be used in all op amp applications requiring high speed and precision.
Low distortion and crosstalk make this amplifier suitable for RF and video applications.
The OPA678 is available in DIP, SOIC, and sidebraze packages. A military temperature range part is available in the sidebraze package.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 066-6491 - FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $V_{C C}= \pm 5 V D C, R_{L}=150 \Omega, C_{C O M P}=5 p F$, and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA678AG, AP, AU |  |  | OPA678SG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT NOISE ${ }^{(1)}$ <br> Voltage: $\begin{aligned} & f_{0}=100 \mathrm{~Hz} \\ & f_{0}=1 \mathrm{kHz} \\ & f_{0}=10 \mathrm{kHz} \\ & f_{0}=100 \mathrm{kHz} \\ & f_{\mathrm{B}}=10 \mathrm{~Hz} \text { to } 10 \mathrm{MHz} \end{aligned}$ <br> Current: $f_{o}=10 \mathrm{~Hz}$ to 1 MHz | $\mathrm{R}_{\mathrm{s}}=0 \Omega$ |  | $\begin{gathered} 55 \\ 21 \\ 7.8 \\ 4.9 \\ 18 \\ 2.1 \end{gathered}$ |  |  |  |  | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $n V / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage Offset Voltage Drift Supply Rejection | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC} \\ \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { T } \mathrm{T}_{\text {MAX }} \\ \pm \mathrm{VCC}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{gathered}$ | 65 | $\begin{gathered} \pm 380 \\ \pm 3 \\ 71 \end{gathered}$ | $\begin{gathered} \pm 1.5 \mathrm{mV} \\ \pm 15 \end{gathered}$ | * | $\begin{gathered} \pm 380 \\ \pm 3 \\ * \end{gathered}$ | $\begin{gathered} \pm 1 \mathrm{mV} \\ \pm 10 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT ${ }^{(1)}$ Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 14 | 50 |  | * | * | $\mu \mathrm{A}$ |
| OFFSET CURRENT ${ }^{(1)}$ Input Offset Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | 0.2 | 2 |  | * | 1.5 | $\mu \mathrm{A}$ |
| INPUT IMPEDANCE ${ }^{(1)}$ <br> Differential <br> Common-Mode |  |  | $\left\lvert\, \begin{gathered} 25 k\| \| 2 \\ 10^{6}\| \| 5 \end{gathered}\right.$ |  |  | * |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| INPUT VOLTAGE RANGE ${ }^{(1)}$ Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 0.5 \mathrm{VDC}, \mathrm{V}_{\mathrm{O}}= \pm 1.25 \mathrm{~V}$ | $\begin{aligned} & 2.0 \\ & 75 \end{aligned}$ | $\begin{gathered} \pm 2.5 \\ 85 \end{gathered}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN LOOP GAIN, DC ${ }^{(1)}$ Open-Loop Voltage Gain |  | 50 | 60 |  | * | * |  | dB |
| FREQUENCY RESPONSE <br> Closed-Loop Bandwidth <br> Crosstalk <br> Harmonic Distortion: 5MHz <br> Large Signal Response ${ }^{(4)}$ <br> Slew Rate <br> Settling Time: 1\% <br> 0.1\% <br> 0.01\% <br> Differential Gain ( 0 V to 0.7 V ) <br> Differential Phase ( 0 V to 0.7 V ) |  | $140$ $\begin{gathered} 32 \\ 250 \end{gathered}$ | $\begin{gathered} 200 \\ 100 \\ 70 \\ -102 \\ -83 \\ -64 \\ -44 \\ \\ -71 \\ -82 \\ 45 \\ 350 \\ 11 \\ 22 \\ 30 \\ 0.02 \\ 0.02 \end{gathered}$ |  | * |  |  | MHz <br> MHz <br> MHz <br> $\mathrm{dBC}^{(2)}$ <br> dBC <br> dBC <br> dBC <br> $\mathrm{dBC}^{(3)}$ <br> dBC <br> MHz <br> V/us <br> ns <br> ns <br> ns <br> \% <br> Degrees |
| INPUT SELECTION ${ }^{(5)}$ <br> Transition Time $50 \%$ In to $50 \%$ Out | ECL: Operation TTL: Operation |  | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ | 8 8 |  | * | $\begin{aligned} & 9 \\ & 9 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| DIGITAL INPUT <br> TTL Logic Levels: $\mathrm{V}_{\mathrm{IL}}$ ECL Logic Levels: $\begin{gathered}\substack{V_{1 H} \\ I_{\mathrm{IL}} \\ \mathrm{I}_{\mathrm{H}} \\ \mathrm{V}_{\mathrm{HH}} \\ \mathrm{V}_{\mathrm{IL}} \\ \mathrm{I}_{\mathrm{HH}}}\end{gathered}$ | Logic "LO" <br> Logic " HI " <br> Logic "LO", $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ <br> Logic " Hl ", $\mathrm{V}_{\mathrm{IH}}=+2.7 \mathrm{~V}$ <br> Logic "LO" <br> Logic "HI" <br> Logic "LO", $\mathrm{V}_{\mathrm{LL}}=-1.6 \mathrm{~V}$ <br> Logic "HI", $\mathrm{V}_{\mathrm{IH}}=-1.0 \mathrm{~V}$ | $\begin{gathered} 0 \\ +2.0 \\ \\ -1.81 \\ -1.15 \end{gathered}$ | $\begin{gathered} -0.05 \\ 1 \\ -50 \\ -50 \end{gathered}$ | +0.8 +5 -0.2 20 -1.475 -0.88 -100 -100 |  |  |  | V <br> V <br> mA <br> $\mu \mathrm{A}$ <br> V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| RATED OUTPUT <br> Voltage Output <br> Current Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{R}_{\mathrm{L}}=50 \Omega \\ 1 \mathrm{MHz}, \text { Open Loop, } \mathrm{C}_{\mathrm{C}}=5 \mathrm{pF} \\ \mathrm{R}_{\mathrm{F}}=100 \Omega, \text { Gain }=+1 \mathrm{~V} / \mathrm{V}, \mathrm{C}_{\mathrm{C}}=10 \mathrm{pF} \\ \text { Continuous to Gnd } \end{gathered}$ | $\begin{aligned} & \pm 2.5 \\ & \pm 1.7 \\ & \pm 30 \end{aligned}$ | $\begin{gathered} \pm 3.75 \\ \pm 2.2 \\ \pm 44 \\ 5 \\ 17 \\ +45 \end{gathered}$ |  | * | $\pm 45$ |  | V <br> V <br> mA <br> $\Omega$ <br> pF <br> mA |

## SPECIFICATIONS (CONT)

## ELECTRICAL

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\text {comp }}=5 \mathrm{pF}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA678AG, AP, AU |  |  | OPA678SG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY <br> Rated Voltage Derated Performance Current, Quiescent | $\begin{gathered} \pm \mathrm{V}_{\mathrm{cc}} \\ \pm \mathrm{V}_{\mathrm{cc}} \\ \mathrm{I}_{\mathrm{O}}=0 \mathrm{mADC} \\ \hline \end{gathered}$ | 4.5 | 5 $26$ | $\begin{aligned} & 5.5 \\ & 30 \end{aligned}$ | * | * | * | $\begin{aligned} & \text { VDC } \\ & \text { VDC } \\ & \text { mA } \end{aligned}$ |
| TEMPERATURE RANGE <br> Specification $\theta_{\mathrm{JA}}$ | $\begin{gathered} \text { Ambient Temp AG, AP, AU } \\ \text { SG } \\ \text { AG, SG } \\ \text { AP } \\ \text { AU } \end{gathered}$ | $\begin{aligned} & -40 \\ & -55 \end{aligned}$ | $\begin{gathered} 125 \\ 90 \\ 100 \end{gathered}$ | $\begin{gathered} +85 \\ +125 \end{gathered}$ | * | * | * | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

* Same specifications as for OPA678AG/AP/AU.


## ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $V_{C C}= \pm 5 V D C, R_{L}=150 \Omega, C_{C O M P}=5 \mathrm{PF}$, and $T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA678AG, AP, AU |  |  | OPA678SG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE Specification | Ambient Temp AG/AP/AU SG | -40 |  | +85 | $-55$ |  | $+125$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| OFFSET VOLTAGE Input Offset Voltage Offset Voltage Drift Supply Rejection | $\begin{aligned} T_{A} & =T_{M I N} \text { to } T_{M A X} \\ T_{A} & =T_{M I N} \text { to } T_{M A X} \\ \pm V_{C C} & =4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ | 60 | $\begin{gathered} 600 \\ \pm 3 \\ 70 \end{gathered}$ | $\begin{gathered} \pm 2.4 \mathrm{mV} \\ \pm 15 \end{gathered}$ | * | $73$ | $\begin{gathered} \pm 2 m V \\ \pm 10 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 15 | 85 |  | * | * | $\mu \mathrm{A}$ |
| OFFSET CURRENT Input Offset Current | $V_{C M}=0 \mathrm{VDC}$ |  | 0.5 | 5 |  | * | 7 | $\mu \mathrm{A}$ |
| INPUT VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\text {IN }}= \pm 0.5 \mathrm{VDC}, \mathrm{V}_{0}= \pm 1.25 \mathrm{~V}$ | $\begin{gathered} \pm 2.0 \\ 60 \end{gathered}$ | $\begin{gathered} \pm 2.5 \\ 80 \\ \hline \end{gathered}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN LOOP GAIN, DC Open-Loop Voltage Gain |  | 50 | 60 |  | * | * |  | dB |
| DIGITAL INPUT <br> TTL Logic Levels: $\mathrm{V}_{\mathrm{IL}}$ <br>  | $\begin{gathered} \text { Logic "LO" } \\ \text { Logic "HI" } \\ \text { Logic "LO", } \mathrm{V}_{\mathrm{H}}=0 \mathrm{~V} \\ \text { Logic "HI", } \mathrm{V}_{\mathrm{HH}}=+2.7 \mathrm{~V} \\ \text { Logic "LO" } \\ \text { Logic "HI" } \\ \text { Logic "LO", } \mathrm{V}_{\mathrm{H}}=-1.6 \mathrm{~V} \\ \text { Logic "HI", } \mathrm{V}_{\mathrm{IH}}=-1.0 \mathrm{~V} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ +2.0 \\ \\ -1.81 \\ -1.15 \end{gathered}$ | $\begin{gathered} -0.08 \\ 5 \\ \\ -50 \\ -50 \end{gathered}$ | $\begin{gathered} +0.8 \\ +5 \\ -0.4 \\ 50 \\ -1.475 \\ -0.88 \end{gathered}$ |  |  |  | V <br> V <br> mA <br> $\mu \mathrm{A}$ <br> V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| RATED OUTPUT <br> Voltage Output <br> Output Current | $\begin{aligned} R_{L} & =150 \Omega \\ R_{L} & =50 \Omega \end{aligned}$ | $\begin{aligned} & \pm 2.5 \\ & \pm 1.5 \end{aligned}$ | $\begin{gathered} \pm 3.75 \\ \pm 2.0 \\ 44 \end{gathered}$ |  | $\pm 1.5$ | $40$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ |  | 25 | 35 |  | * | * | mA |

* Same specifications as for AG/AP/AU.

NOTES: (1) Specifications are for both inputs ( $A$ and $B$ ). (2) $\mathrm{dBC}=$ Level referred to carrier-input signal. (3) Harmonic distortion will typically be improved significantly in the inverting mode. (4) Large Signal Response is calculated from the formula LSBW $=\frac{\mathrm{SR}}{2 \pi V}$. (5) Switching time from application of digital logic signal to input
signal selection. signal selection. $\qquad$ without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



## ABSOLUTE MAXIMUM RATINGS

| Supply ................................................................................. $\pm 7 \mathrm{VDC}$ |  |
| :---: | :---: |
| Differential Input Voltage ...................................................... Total V cc |  |
| Input Voltage Range (Analog and Digital) ..................................... $\pm \mathrm{V}_{\mathrm{cc}}$ |  |
| Storage Temperature Range .................................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering, 10s) ......................................... $+300^{\circ} \mathrm{C}$ |  |
| Output Short Circuit to Ground $\left(+25^{\circ} \mathrm{C}\right)$ $\qquad$ Continuous to ground Junction Temperature $\qquad$ $+175^{\circ} \mathrm{C}$ |  |
|  |  |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA678AG | 16-Pin Hermetic DIP | 109 |
| OPA678AP | 16-Pin Plastic DIP | 180 |
| OPA678AU | 16-Pin SOIC | 211 |
| OPA678SG | 16-Pin Hermetic DIP | 109 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

Pin assignments for TTL Channel Switching


| Basic Model Number | OPA678 | () () |
| :--- | :--- | :--- |
| Performance Grade Code |  |  |
| A: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| S: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| Package Code |  |  |
| G: 16 -pin Ceramic DIP |  |  |
| P: 16 -pin Plastic DIP |  |  |
| U: 16 -pin SOIC |  |  |

For Immediate Assistance, Contact Your Local Salesperson
DICE INFORMATION


$\mathrm{A}_{\mathrm{V}}=+2 \mathrm{~V} / \mathrm{V}$ CLOSED－LOOP


DIFFERENTIAL GAIN vs CLOSED LOOP GAIN


NOTE：For the gain of $+2 \mathrm{~V} / \mathrm{V}, \mathrm{C}_{\mathrm{C}}=2.2 \mathrm{pF}$ ；for the gain of $+5 \mathrm{~V} / \mathrm{V}, \mathrm{C}_{\mathrm{C}}=0$ ．
$\mathrm{A}_{\mathrm{V}}=+1 \mathrm{~V} / \mathrm{V}$ CLOSED－LOOP


OPA678

DIFFERENTIAL PHASE vs CLOSED LOOP GAIN


NOTE：For the gain of $+2 \mathrm{~V} / \mathrm{V}, \mathrm{C}_{\mathrm{C}}=2.2 \mathrm{pF}$ ；for the gain of $+5 \mathrm{~V} / \mathrm{V}, \mathrm{C}_{\mathrm{C}}=0$ ．

## TYPICAL PERFORMANCE CURVES (CONT)








## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## THEORY OF OPERATION

The simplified circuit of the ECL compatible OPA678 is shown in Figure 1. It is a "classical" high-speed op-amp architecture with one important exception-the amplifier has two ECL logic selectable differential input stages. An appropriate differential ECL logic signal on A and $\overline{\mathrm{A}}$ will turn on either Q5 or Q6, steering operating (tail) current to either differential input pair Q1 and Q2 or Q3 and Q4. The input pair receiving the tail current operates as a conventional op-amp input stage while the de-selected input pair receiving no tail current appears as an open circuit. The deselected inputs have only a few pF parasitic capacitance and in the off condition exhibit only a very low leakage (bias) current of about 100 pA . Two feedback networks can be connected to each input separately allowing a wide range of circuit applications. The feedback network connected to the selected input operates in a normal op amp fashion while the feedback network connected to the de-selected input is totally inactive, appearing only as an additional load to the amplifier's output stage.

For TTL operation, "A select" is held to an internal reference level by tying pins 13 and 14 together. This allows " $\bar{A}$ " to become the single-ended TTL input.

Standard TTL and ECL logic levels may be applied to each input selection circuit but only 350 mV is typically required to switch between inputs. This logic input sensitivity allows simpler high-speed logic driver circuitry and it minimizes digital noise coupling into adjacent wideband analog circuitry and allows single ended ECL inputs to be used with $\mathrm{V}_{\mathrm{BB}}$ applied to the other input.
The OPA678 is designed to be frequency compensated by a single capacitor connected from pin 5 to ground. Recommended compensation is shown in the Typical Performance Curve section. A small variable capacitor may be trimmed for best bandwidth, settling time, and gain peaking. Closedloop gain/phase (Bode) plots are shown in the Typical Performance Curves.

## OFFSET TRIM

The laser trimmed input offset voltage is low enough for many video and RF applications. Independent control of input offset will require that trim adjust current be summed into one or both inputs.


FIGURE 1. OPA678 Simplified Circuit Diagram.

## APPLICATION TIPS

Wideband amplifier circuits require good layout techniques to be successful. The use of short, direct signal paths and heavy ( 2 oz copper recommended) ground planes are absolutely necessary to achieve the performance level inherent in the OPA678. Oscillation, ringing, poor bandwidth and settling, gain peaking, and instability are typical problems that plague all high-speed amplifiers when they are used in poor layouts. The OPA678 is no different in this respect-any amplifier with a gain bandwidth product of a few GHz requires some care be taken in its application.
Points to remember:

1. Use a heavy copper ground plane on the component side of your PC board. This provides a low inductance ground and it also conducts heat from active circuit package pins into ambient air by convection.
2. Bypass power supply pins directly at the active device. The use of monoblock or tantalum capacitors with very short leads is highly recommended. A $0.1 \mu \mathrm{~F}$ in parallel with a $1.0 \mu \mathrm{~F}$ will be optimum in most applications. The $0.1 \mu \mathrm{~F}$ should be placed directly at the device's power supply leads.
3. When using the OPA678 in the unity gain voltage follower configuration it is recommended that a $100 \Omega$ resistor be connected from the output to the inverting input for optimum performance.
4. Signal paths should be short and direct. Feedback resistors, compensation capacitors, termination resistors, etc. should have lead lengths no longer than $1 / 4$ inch ( 6 cm ).
5. Surface mount components (chip resistors, capacitors, etc.) have low inductance and are therefore recommended. Parasitic inductance and capacitance should be avoided if best performance is to be achieved.
6. Resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable range to about $1 \mathrm{k} \Omega$ or on the high resistance end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon compensation resistors will be satisfactory.
7. Wirewound resistors (even "non-inductive" types) are absolutely unacceptable in high frequency circuits.
8. Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its "load." Lowest distortion is achieved with high impedance loads.
9. PC board traces for signal and power lines should be wide to reduce impedance or inductance.
10 . Don't forget that these amplifiers use $\pm 5 \mathrm{~V}$ supplies. Although they will operate perfectly well with +5 V and -5.2 V , the use of $\pm 15 \mathrm{~V}$ supplies will result in destruction.
10. Standard commercial test equipment has not been designed to test devices in the OPA678 speed range. Benchtop op amp testers and ATE systems will require a special test head to successfully test these amplifiers.
11. High-speed amplifiers can drive only a limited amount of capacitance. If the load exceeds 10 to 20 pF consider using a fast buffer or a small resistor to isolate the capacitance from the amplifier's output. Capacitive loads will cause loop instability if not compensated for.
12. Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears as a purely resistive impedance.
13. For clean, fast input selection the logic input pins should be terminated with appropriate resistors. Resistors should be connected from input selection pins to ground plane with short leads. Failure to terminate long lines will result in ringing and poor high frequency switching.
14. Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is required; there is no shortcut.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



NOTES: (1) $0.1 \mu \mathrm{~F}$ to $1.0 \mu \mathrm{~F}$, ceramic mono-block, located at package pin. (2) 1 to 4.5 pF Johanson Thin-Trim ${ }^{\circledR}$ Capacitor.

FIGURE 2. OPA678 Settling Time Test Circuit.


FIGURE 3. OPA678 (TTL) Input Selection Transition Time Test Circuit.


FIGURE 4. OPA678 (TTL) Input Selection Time. Input A to B. Larger output voltages will have slightly slower switching times due to more slewing of the op amp.


FIGURE 5. OPA678 (ECL) Input Selection Time. Input A to B. Largeroutput voltages will have slightly slower switching times due to more slewing of the op amp.


FIGURE 6. Channel Select Switching Transient Test Schematic.


FIGURE 7. OPA678 Switching Transient. The switching. transient levels will be lower for switching signals with slower rising edges.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 8. OPA678 used as Conventional Op Amp. A wideband video amplifier with $75 \Omega$ input and output impedance.


FIGURE 9. Two Input Multiplexer with Gain. This circuit can be used to multiplex I \& Q signals into one sampling ADC.


FIGURE 10. Differential Input Multiplexer with Gain of $+2 \mathrm{~V} / \mathrm{V}$.


NOTE: (1) $0.1 \mu \mathrm{~F}$, Ceramic Mono-block, Located at Package Pin.

FIGURE 11. Receiver Noise Blanker: A Wideband Gated Video Amplifier.


FIGURE 12. Synchronous Modulator/Demodulator (with Gain).


NOTE: (1) $0.1 \mu \mathrm{~F}$ to $1.0 \mu \mathrm{~F}$, ceramic mono-block, located at package pin.

FIGURE 13. Very Fast Programmable Gain Amplifier with Voltage Gains of $+1 \mathrm{~V} / \mathrm{V}$ and $+2 \mathrm{~V} / \mathrm{V}(0 \mathrm{~dB}$ and 6 dB$)$.


FIGURE 14. High Input Impedance Differential Input Multiplexer with Gain of $5 \mathrm{~V} / \mathrm{V}(14 \mathrm{~dB})$.


# Precision, Single-Supply DUAL OPERATIONAL AMPLIFIER 

## FEATURES

- SINGLE POWER SUPPLY OPERATION
- INPUT VOLTAGE RANGE TO GROUND
- OUTPUT SWINGS NEAR GROUND
- LOW QUIESCENT CURRENT: $550 \mu \mathrm{~A}$ max
- LOW $\mathrm{V}_{\text {os }}: 300 \mu \mathrm{~V}$ max
- LOW DRIFT: $2.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- LOW $\mathrm{I}_{\mathrm{os}}$ : 1.5nA max
- LOW NOISE: $0.55 \mu \mathrm{Vp}-\mathrm{p}, 0.1 \mathrm{~Hz}$ to 10 Hz


## DESCRIPTION

The OPA1013 dual operational amplifier provides precision performance in single power supply and low power applications. It is laser trimmed for low offset voltage and drift, greatly reducing the large errors common with LM324-type op amps. Input offset curicht is also trimmed to reduce errors in high impedance applications.
The OPA1013 is characterized for operation at both +5 V (single supply) and $\pm 15 \mathrm{~V}$ power supplies. When

## APPLICATIONS

- PRECISION INSTRUMENTATION
- BATTERY-POWERED EQUIPMENT
- BRIDGE AMPLIFIERS
- 4-20mA CURRENT TRANSMITTERS
- Voltage comparator


[^25]
## SPECIFICATIONS

## ELECTRICAL

$\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITION | OPA1013CN8 |  |  | OPA1013DN8 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage <br> Time Stability <br> Input Offset Current <br> Input Bias Current <br> Voltage Noise, BW $=0.1$ to 10 Hz <br> Noise Density, $f=10 \mathrm{~Hz}$ $f=1 \mathrm{kHz}$ <br> Current Noise Density, $\mathrm{f}=10 \mathrm{~Hz}$ <br> Input Resistance: Differential <br> Input Resistance: Common-Mode <br> Open-Loop Voltage Gain <br> Common-Mode Input Range <br> Common-Mode Rejection <br> Power Supply Rejection <br> Channel Separation <br> Voltage Output <br> Slew Rate <br> Quiescent Current (per amplifier) |  |  | $\pm 50$ | $\pm 300$ |  | $\pm 200$ | $\pm 800$ | $\mu \mathrm{V}$ |
|  |  |  | 0.5 |  |  | * |  | $\mu \mathrm{V} / \mathrm{Mo}$ |
|  |  |  | $\pm 0.08$ | $\pm 1.5$ |  | * | * | $n \mathrm{~A}$ |
|  |  |  | 7 | 30 |  | * | * | nA |
|  |  |  | 0.55 |  |  | * |  | $\mu \mathrm{Vp}$-p |
|  |  |  | 28 |  |  | * |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  |  |  | 25 |  |  | * |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  |  |  | 0.12 |  |  | * |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
|  |  | 70 | 300 |  | * | * |  | $\mathrm{M} \Omega$ |
|  |  |  | 4 |  |  | * |  | G $\Omega$ |
|  | $\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 1.2 | 2.9 |  | * | * |  | $\mathrm{V} / \mu \mathrm{V}$ |
|  | $V_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=600 \Omega$ | 0.5 | 1.9 |  | * | * |  | $\mathrm{V} / \mu \mathrm{V}$ |
|  |  | +13.5 | +13.8 |  | * | * |  | V |
|  |  | -15 | -15.3 |  | * | * |  | V |
|  | $V_{C M}=+13.5$ to -15 V | 97 | 114 |  | * | * |  | dB |
|  | $\mathrm{V}_{\mathrm{s}}= \pm 2$ to $\pm 18 \mathrm{~V}$ | 100 | 117 |  | * | * |  | dB |
|  | $\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 120 | 137 |  | * | * |  | dB |
|  | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $\pm 12.5$ | $\pm 14$ |  | * | * |  | V |
|  |  | 0.2 | 0.35 |  | * | * |  | $\mathrm{V} / \mathrm{\mu s}$ |
|  |  |  | $\pm 0.35$ | $\pm 0.55$ |  |  | * | mA |

*Specification same as OPA1013CN8.
$\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V} / 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=+1.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITION | OPA1013CN8 |  |  | OPA1013DN8 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage |  |  | $\pm 90$ | $\pm 450$ |  | $\pm 250$ | $\pm 950$ | $\mu \mathrm{V}$ |
| Input Offset Current |  |  | $\pm 3.0$ | $\pm 2.0$ |  | * | * | nA |
| Input Bias Current |  |  | 10 | 50 |  | * | * | nA |
| Open-Loop Voltage Gain | $\mathrm{V}_{\mathrm{O}}=5 \mathrm{mV}$ to 4 V |  | 0.1 |  |  | * |  | $\mathrm{V} / \mu \mathrm{V}$ |
|  | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ |  |  |  |  |  |  |  |
| Common-Mode Input Range |  | +3.5 | +3.8 |  | * | * |  | V |
|  |  | 0 | -0.3 |  | * | * |  | V |
| Voltage Output Low | No Load |  | 15 | 25 |  | * | * | mV |
| Low | $\mathrm{R}_{\mathrm{L}}=600 \Omega$ to Ground |  | 5 | 10 |  | * | * | mV |
| Low | $\mathrm{I}_{\operatorname{SINK}}=1 \mathrm{~mA}$ |  | 200 | 350 |  | * | * | mV |
| High | No Load | 4 | 4.4 |  | * | * |  | V |
| High | $\mathrm{R}_{\mathrm{L}}=600 \Omega$ to Ground | 3.4 | $4$ |  | * | * |  | $v$ |
| Quiescent Current (per amplifier) |  |  | 0.33 | 0.5 |  | * | * | mA |

*Specification same as OPA1013CN8.
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

*Specification same as OPA1013CN8.
NOTE: (1) Guaranteed by design. This specification is established to a $98 \%$ confidence level.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

DICE INFORMATION


| PAD | FUNCTION |
| :---: | :---: |
| 1 | Output $A$ |
| 2 | $-\ln A$ |
| 3 | $+\ln A$ |
| 4 | V- |
| 5 | $+\ln B$ |
| 6 | $-\ln B$ |
| 7 | Output B |
| 8 | V+ |

Substrate Bias: $-\mathrm{V}_{\mathrm{S}}$
MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |  |
| :--- | :---: | :---: | :---: |
| Die Size | $112 \times 100 \pm 5$ | $2.84 \times 2.54 \pm 0.13$ |  |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |  |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |  |
| Transistor Count | 92 |  |  |
| Backing |  | Gold |  |

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| OPA1013CN8 | Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| OPA1013DN8 | Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

PACKAGE ATFORMATION(1)

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA1013CN8 | Plastic DIP | 006 |
| OPA1013DN8 | Plastic DIP | 006 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.
\#\#

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.


OFFSET VOLTAGE






## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.





# For Immediate Assistance, Contact Your Local Salesperson 

## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.



$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} / 0 \mathrm{~V}$

SMALL SIGNAL TRANSIENT RESPONSE $V_{S}=5 \mathrm{~V} / 0 \mathrm{~V}, \mathrm{G}=+1, \mathrm{R}_{\mathrm{L}}=600 \Omega$ to Ground


LARGE SIGNAL TRANSIENT RESPONSE $V_{S}=5 \mathrm{~V} / 0 \mathrm{~V}, \mathrm{G}=+1$, No Load


Input $=0 \mathrm{~V}$ to 4 V Pulse

LARGE SIGNAL TRANSIENT RESPONSE $V_{S}= \pm 15 \mathrm{~V}, G=+1$


COMPARATOR RISE RESPONSE TIME $10 \mathrm{mV}, 5 \mathrm{mV}, 2 \mathrm{mV}$ Overdrives



## APPLICATIONS INFORMATION

The OPA1013 is unity-gain stable, making it easy to use and free from oscillations in the widest range of circuitry. Follow good design practice by bypassing the power supplies close to the op amp pins. In most cases $0.1 \mu \mathrm{~F}$ ceramic capacitors are adequate.

## SINGLE POWER SUPPLY OPERATION

The OPA1013 is specified for operation from a single power supply. This means that linear operation continues with the input terminals at (or even somewhat below) ground potential. When used in a non-inverting amplifier, 0 V input must produce 0 V output. In practice, the output swing is limited to approximately 15 mV above ground with no load. Output swing near ground can be optimized when the output load is connected to ground. If the output must sink current, the ability to swing near ground will be diminished. The output swings to within approximately 200 mV of ground when sinking 1 mA .

## INPUT PROTECTION

The circuitry of the OPA1013 is protected against overload for input voltages ranging from the positive supply voltage to 5 V below the negative supply voltage (below ground in single supply operation). No external protection circuitry is required, as it is with other common single-supply op amps.
Furthermore, the OPA1013 is free from phase-reversal problems common with other single-supply op amps. When the inputs are driven below ground (or below the negative power supply), the output polarity remains correct.

## COMPARATOR OPERATION

The OPA1013 functions well as a comparator, where high speed is not required. Sometimes, in fact, the low offset and docile characteristics of the OPA1013 may simplify the design of comparator circuitry. The two op amps in the OPA1013 use completely independent bias circuitry to avoid interaction when the inputs are over-driven. Driving one op amp into saturation will not affect the characteristics of the other amplifier. The outputs of the OPA1013 can drive one TTL load. Quiescent current remains stable when the inputs are overdriven.


FIGURE 1. Precision Current Mirror.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



Input common-mode range extends
to approximately 200 mV below V - supply.

FIGURE 3. Instrumentation Amplifier.


FIGURE 4. Window Comparator.


## Precision Dual Difet ${ }^{\circledR}$ OPERATIONAL AMPLIFIER

## FEATURES

- VERY LOW NOISE: $8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at 10 kHz
- LOW $\mathrm{V}_{\text {os }} \mathbf{5 0 0 \mu \mathrm { V }}$ max
- LOW DRIFT: $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- LOW I $\mathrm{I}_{\mathrm{B}}$ : 5pA max
- FAST SETTLING TIME: $2 \mu \mathrm{~s}$ to $0.01 \%$
- UNITY-GAIN STABLE


## DESCRIPTION

The OPA2107 dual operational amplifier provides precision Difet performance with the cost and space savings of a dual op amp. It is useful in a wide range of precision and low-noise analog circuitry and can be used to upgrade the performance of designs currently using BIFET $^{\text {® }}$ type amplifiers.
The OPA2107 is fabricated on a proprietary dielectrically isolated (Difet) process. This holds input bias currents to very low levels without sacrificing other important parameters, such as input offset voltage, drift and noise. Laser-trimmed input circuitry yields excellent DC performance. Superior dynamic performance is achieved, yet quiescent current is held to under 2.5 mA per amplifier. The OPA2107 is unitygain stable.
The OPA2107 is available in plastic DIP, metal TO99 , and SOIC packages. Industrial and Military temperature range versions are available.

## APPLICATIONS

- dATA ACQUISITION
- DAC OUTPUT AMPLIFIER
- OPTOELECTRONICS
- HIGH-IMPEDANCE SENSOR AMPS
- HIGH-PERFORMANCE AUDIO CIRCUITRY
- MEDICAL EQUIPMENT, CT SCANNERS


SPECIFICATIONS
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITION | OPA2107AM, SM, AP, AU |  |  | OPA2107BM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage <br> Over Specified Temperature <br> SM Grade <br> Average Drift Over Specified Temperature <br> Power Supply Rejection | $V_{\mathrm{CM}}=\mathrm{OV}$ $V_{\mathrm{s}}= \pm 10 \text { to } \pm 18 \mathrm{~V}$ | 80 | $\begin{gathered} 100 \\ 0.5 \\ 0.8 \\ 3 \\ 96 \end{gathered}$ | $\begin{gathered} 1 \mathrm{mV} \\ 2 \\ 2.5 \\ 10 \end{gathered}$ | 84 | $\begin{gathered} 50 \\ 0.2 \\ 2 \\ 100 \end{gathered}$ | $\begin{gathered} 500 \\ 1 \\ 5 \end{gathered}$ | $\mu \mathrm{V}$ <br> mV <br> mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> dB |
| INPUT BIAS CURRENT ${ }^{(1)}$ <br> Input Bias Current <br> Over Specified Temperature SM Grade <br> Input Offset Current Over Specified Temperature SM Grade | $\mathrm{V}_{\mathrm{CM}}=\mathrm{OV}$ $V_{C M}=O V$ |  | $\begin{gathered} 4 \\ 0.25 \\ 4 \\ 1 \\ \\ 1 \end{gathered}$ | $\begin{gathered} 10 \\ 1.5 \\ 35 \\ 8 \\ 1 \\ 28 \end{gathered}$ |  | $\begin{gathered} 2 \\ 0.15 \\ \\ 0.5 \end{gathered}$ | $\begin{gathered} 5 \\ 1 \\ \\ 3 \\ 0.5 \end{gathered}$ | pA <br> nA <br> nA <br> pA <br> nA <br> nA |
| INPUT NOISE $\begin{aligned} & \text { Voltage: } f=10 \mathrm{~Hz} \\ & f=100 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \\ & f=10 \mathrm{kHz} \\ & B W=0.1 \text { to } 10 \mathrm{~Hz} \\ & \text { BW }=10 \text { to } 10 \mathrm{kHz} \end{aligned}$ <br> Current: $\mathrm{f}=0.1 \mathrm{~Hz}$ thru 20 kHz $\mathrm{BW}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz}$ | $\mathrm{R}_{\mathrm{S}}=0$ |  | $\begin{gathered} 30 \\ 12 \\ 9 \\ 8 \\ 1.2 \\ 0.85 \\ 1.2 \\ 23 \end{gathered}$ |  |  | 0.9 17 |  | $\begin{aligned} & n V / \sqrt{\mathrm{Hz}} \\ & n V / \sqrt{\mathrm{Hz}} \\ & n \mathrm{~V} / \sqrt{\mathrm{Hz}} \\ & n \mathrm{~V} / \sqrt{\mathrm{Hz}} \\ & \mu \mathrm{Vp}-\mathrm{p} \\ & \mu \mathrm{Vms} \\ & \mathrm{fA} / \sqrt{\mathrm{Hz}} \\ & \mathrm{fAp}-\mathrm{p} \end{aligned}$ |
| INPUT IMPEDANCE <br> Differential Common-Mode |  |  | $\begin{aligned} & 10^{13} \\| 2 \\ & 10^{14} \\| 4 \end{aligned}$ |  |  | * |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range Over Specified Temperature SM Grade Common-Mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | $\begin{gathered} \pm 10.5 \\ \pm 10.2 \\ \pm 10 \\ 80 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10.5 \\ \pm 10.3 \\ 94 \end{gathered}$ |  | $84$ | $100$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN <br> Open-Loop Voltage Gain Over Specified Temperature SM Grade | $\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $\begin{aligned} & 82 \\ & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 96 \\ & 94 \\ & 92 \end{aligned}$ |  | $\begin{aligned} & 84 \\ & 82 \end{aligned}$ | $\begin{aligned} & 100 \\ & 96 \end{aligned}$ |  | dB <br> dB <br> dB |
| DYNAMIC RESPONSE <br> Slew Rate <br> Settling Time: 0.1\% <br> 0.01\% <br> Gain-Bandwidth Product <br> THD + Noise <br> Channel Separation | $\begin{gathered} G=+1 \\ G=-1,10 \mathrm{~V} \text { Step } \\ G=100 \\ G=+1, f=1 \mathrm{kHz} \\ f=100 \mathrm{~Hz}, R_{L}=2 \mathrm{k} \Omega \end{gathered}$ | 13 | $\begin{gathered} 18 \\ 1.5 \\ 2 \\ 4.5 \\ 0.001 \\ 120 \end{gathered}$ |  | * | * |  | $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> MHz <br> \% <br> dB |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Current |  | $\pm 4.5$ | $\begin{aligned} & \pm 15 \\ & \pm 4.5 \end{aligned}$ | $\begin{gathered} \pm 18 \\ \pm 5 \end{gathered}$ | * |  | * | $\begin{gathered} V \\ V \\ \mathrm{~mA} \end{gathered}$ |
| OUTPUT <br> Voltage Output <br> Over Specified Temperature <br> SM Grade <br> Short Circuit Current <br> Output Resistance, Open-Loop <br> Capacitive Load Stability | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ $\begin{gathered} 1 \mathrm{MHz} \\ \mathrm{G}=+1 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10.5 \\ \pm 10.2 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 11.5 \\ \pm 11.3 \\ \pm 40 \\ 70 \\ 1000 \end{gathered}$ |  |  |  |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> AP, AU, AM, BM <br> SM <br> Operating <br> AP, AU <br> AM, BM, SM <br> Storage <br> AP, AU <br> AM, BM, SM <br> Thermal Resistance ( $\theta_{J-A}$ ) <br> AP <br> AU <br> AM, BM, SM |  | $\begin{aligned} & -25 \\ & -55 \\ & -25 \\ & -55 \\ & \\ & -40 \\ & -65 \end{aligned}$ | $\begin{gathered} 90 \\ 175 \\ 200 \end{gathered}$ | $\begin{gathered} +85 \\ +125 \\ +85 \\ +125 \\ \\ +125 \\ +150 \end{gathered}$ |  | * |  | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

* Specifications same as OPA2107AM. NOTE: (1) Specified with devices fully warmed up.

BURR - BROWN ${ }^{\text {(A) }}$
EB

For Immediate Assistance, Contact Your Local Salesperson

## ABSOLUTE MAXIMUM RATINGS



## ORDERING INFORMATION

| MODELS | PACKAGE | SPECIFICATION <br> TEMPERATURE RANGE |
| :--- | :---: | :---: |
| OPA2107AP | Plastic DIP | -25 to $+85^{\circ} \mathrm{C}$ |
| OPA2107AM | Metal TO-99 | -25 to $+85^{\circ} \mathrm{C}$ |
| OPA2107BM | Metal TO-99 | -25 to $+85^{\circ} \mathrm{C}$ |
| OPA2107SM | Metal TO-99 | -55 to $+125^{\circ} \mathrm{C}$ |
| OPA2107AU | SO-8 SOIC | -25 to $+85^{\circ} \mathrm{C}$ |

PACKAGE INFORMATION ${ }^{(1)}$

| MODELS | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA2107AP | Plastic DIP | 006 |
| OPA2107AM | Metal TO-99 | 001 |
| OPA2107BM | Metal TO-99 | 001 |
| OPA2107SM | Metal TO-99 | 001 |
| OPA2107AU | SO-8 SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## PIN CONFIGURATIONS



DICE INFORMATION


OPA2107 DIE TOPOGRAPHY

| PAD | FUNCTION |
| :---: | :---: |
| 1 | Out $A$ |
| 2 | $-\ln A$ |
| 3 | $+\ln A$ |
| 4 | $-V_{S}$ |
| 5 | $+\ln B$ |
| 6 | $-\ln B$ |
| 7 | Out $B$ |
| 8 | $+V_{s}$ |

Substrate Bias: $-V_{S}$
MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $97 \times 77 \pm 3$ | $2.46 \times 1.96 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Transistor Count |  |  |
| Backing | 53 |  |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

 TYPICAL PERFORMANCE CURVES$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.



Per

## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.


GAIN-BANDWIDTH AND SLEW RATE


SETTLING TIME vs CLOSED-LOOP GAIN


MAXIMUM OUTPUT VOLTAGE SWING


GAIN-BANDWIDTH AND SLEW RATE



## Or，Call Customer Service at 1－800－548－6132（USA Only）

TYPICAL PERFORMANCE CURVES（CONT）
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted．






Time（ $2 \mu \mathrm{~s} / \mathrm{div}$ ）

OPA2107 SMALL－SIGNAL RESPONSE


Time（200ns／div）

## APPLICATIONS INFORMATION AND CIRCUITS

The OPA2107 is unity-gain stable and has excellent phase margin. This makes it easy to use in a wide variety of applications.

Power supply connections should be bypassed with capacitors positioned close to the amplifier pins. In most cases, $0.1 \mu \mathrm{~F}$ ceramic capacitors are adequate. Applications with larger load currents and fast transient signals may need up to $1 \mu \mathrm{~F}$ tantalum bypass capacitors.

## INPUT BIAS CURRENT

The OPA2107's Difet input stages have very low input bias current-an order of magnitude lower than BIFET op amps. Circuit board leakage paths can significantly degrade performance. This is especially evident with the SO-8 surfacemount package where pin-to-pin dimensions are particularly small. Residual soldering flux, dirt, and oils, which conduct leakage current, can be removed by proper cleaning. In most instances a two-step cleaning process is adequate using a clean organic solvent rinse followed by de-ionized water. Each rinse should be followed by a 30 -minute bake at $85^{\circ} \mathrm{C}$.
A circuit board guard pattern effectively reduces errors due to circuit board leakage (Figure 1). By encircling critical high impedance nodes with a low impedance connection at the same circuit potential, any leakage currents will flow harmlessly to the low impedance node. Guard traces should be placed on all levels of a multiple-layer circuit board.


FIGURE 1. Connection of Input Guard.


FIGURE 2. FET Input Instrumentation Amplifier.


Using the INA106 for an output difference amplifier extends the input common-mode range of an instrumentation amplifier to $\pm 10 \mathrm{~V}$. A conventional IA with a unity-gain difference amplifier has an input common-mode range limited to $\pm 5 \mathrm{~V}$ for an output swing of $\pm 10 \mathrm{~V}$. This is because a unitygain difference amp needs $\pm 5 \mathrm{~V}$ at the input for 10 V at the output, allowing only 5 V additional for common mode range.

FIGURE 3. Precision Instrumentation Amplifier.

[^26]OPA2111

## Dual Low Noise Precision Difet ${ }^{\circledR}$ OPERATIONAL AMPLIFIER

## FEATURES

- LOW NOISE: $100 \%$ Tested, $8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ max at 10kHz
- LOW BIAS CURRENT: 4pA max
- LOW OFFSET: $500 \mu \mathrm{~V}$ max
- LOW DRIFT: $2.8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- HIGH OPEN-LOOP GAIN: 114dB min
- HIGH COMMON-MODE REJECTION: 96 dB min


## DESCRIPTION

The OPA2111 is a high precision monolithic dielectrically isolated FET (Difet) operational amplifier. Outstanding performance characteristics allow its use in the most critical instrumentation applications.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to $\mathrm{BIFET}^{\circledR}$ amplifiers.
Very low bias current is obtained by dielectric isolation with on-chip guarding.
Laser trimming of thin-film resistors gives very low offset and drift. Extremely low noise is achieved with patented circuit design techniques. A cascode design allows high precision input specifications and reduced susceptibility to flicker noise.
Standard dual op amp pin configuration allows upgrading of existing designs to higher performance levels.

## APPLICATIONS

- PRECISION INSTRUMENTATION
- DATA ACQUISITION
- TEST EQUIPMENT
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DETECTOR ARRAYS


BIFET ${ }^{(8)}$ National Semiconductor Corp., Difet ${ }^{\left({ }^{( }\right)}$Burr-Brown Corp.

## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{cC}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted

| PARAMETER | CONDITION | OPA2111AM |  |  | OPA2111BM |  |  | OPA2111SM |  |  | OPA2111KM, KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT NOISE <br> Voltage, $\begin{aligned} & f_{\mathrm{O}}=100 \mathrm{~Hz} \\ & f_{\mathrm{O}}=1 \mathrm{kHz} \\ & f_{\mathrm{O}}=10 \mathrm{kHz} \\ & f_{\mathrm{B}}=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Current, $\mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz}$ to 10 Hz $\mathrm{f}_{\mathrm{O}}=0.1 \mathrm{~Hz}$ to 20 kHz | 100\% Tested 100\% Tested 100\% Tested <br> (1) <br> (1) <br> (1) <br> (1) <br> (1) |  | $\begin{gathered} 40 \\ 15 \\ 8 \\ 6 \\ 0.7 \\ 1.6 \\ 15 \\ 0.8 \end{gathered}$ | $\begin{gathered} 80 \\ 40 \\ 15 \\ 8 \\ 1.2 \\ 3.3 \\ 24 \\ 1.3 \end{gathered}$ |  | $\begin{gathered} 30 \\ 11 \\ 7 \\ 6 \\ 0.6 \\ 1.2 \\ 12 \\ 0.6 \end{gathered}$ | $\begin{gathered} 60 \\ 30 \\ 12 \\ 8 \\ 1 \\ 2.5 \\ 19 \\ 1 \end{gathered}$ |  | 40 15 8 6 0.7 1.6 15 0.8 | $\begin{gathered} 80 \\ 40 \\ 15 \\ 8 \\ 1.2 \\ 3.3 \\ 24 \\ 1 \end{gathered}$ |  | 40 15 8 6 0.7 1.6 15 0.8 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mu \vee p-p$ <br> fAp-p <br> fA $\sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE ${ }^{(2)}$ <br> Input Offset Voltage <br> Average Drift <br> Match <br> Supply Rejection <br> Channel Separation | $\begin{gathered} V_{C M}=0 V D C \\ T_{A}=T_{M N} \text { to } T_{M A X} \\ 100 \mathrm{~Hz}, R_{L}=2 \mathrm{k} \Omega \end{gathered}$ | 90 | $\begin{gathered} \pm 0.1 \\ \pm 2 \\ \pm 1 \\ 110 \\ \pm 3 \\ 136 \end{gathered}$ | $\begin{gathered} \pm 0.75 \\ \pm 6 \\ \pm 31 \end{gathered}$ | 96 | $\begin{gathered} \pm 0.05 \\ \pm 0.5 \\ \pm 0.5 \\ 110 \\ \pm 3 \\ 136 \end{gathered}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 2.8 \\ & \pm 16 \end{aligned}$ | 90 | $\begin{gathered} \pm 0.1 \\ \pm 2 \\ 2 \\ 110 \\ \pm 3 \\ 136 \end{gathered}$ | $\begin{gathered} \pm 0.75 \\ \pm 6 \\ \pm 31 \end{gathered}$ | 86 | $\begin{gathered} \pm 0.3 \\ \pm 8 \\ 2 \\ 110 \\ \pm 3 \\ 136 \end{gathered}$ | $\begin{gathered} \pm 2 \\ \pm 15 \\ \pm 50 \end{gathered}$ | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> dB <br> $\mu \mathrm{V} / \mathrm{V}$ <br> dB |
| BIAS CURRENT ${ }^{(2)}$ Input Bias Current Match | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 2$ $\pm 1$ | $\pm 8$ |  | $\begin{aligned} & \pm 1.2 \\ & \pm 0.5 \end{aligned}$ | $\pm 4$ |  | $\begin{aligned} & \pm 2 \\ & \pm 1 \end{aligned}$ | $\pm 8$ |  | $\pm 3$ 2 | $\pm 15$ | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{pA} \end{aligned}$ |
| OFFSET CURRENT ${ }^{(2)}$ Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 1.2$ | $\pm 6$ |  | $\pm 0.6$ | $\pm 3$ |  | $\pm 1.2$ | $\pm 6$ |  | $\pm 3$ | $\pm 12$ | pA |
| IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\left\|\begin{array}{l\|l\|} 10^{13} & \|\mid \\ 10^{14} & \|\mid \\ \hline \end{array}\right\|$ |  |  | $\begin{aligned} & 10^{13}\| \| 1 \\ & 10^{14}\| \| 3 \end{aligned}$ |  |  | $\left\|\begin{array}{l\|l\|} 10^{13} & \|\mid \\ 10^{14} & 1 \\ \hline \end{array}\right\|$ |  |  | $\left\lvert\, \begin{aligned} & 10^{13}\| \| 1 \\ & 10^{14}\| \| 3 \end{aligned}\right.$ |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 90 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 110 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 96 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 110 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 90 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 110 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 82 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 110 \end{aligned}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain Match | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 110 | $\begin{gathered} 125 \\ 3 \end{gathered}$ |  | 114 | $\begin{gathered} 125 \\ 2 \end{gathered}$ |  | 110 | $\begin{gathered} 125 \\ 3 \end{gathered}$ |  | 106 | $\begin{gathered} 125 \\ 3 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FREQUENCY RESPONSE <br> Unity Gain, Small Signal Full Power Response Slew Rate Settling Time, 0.1\% 0.01\% <br> Overload Recovery, $50 \%$ Overdrive ${ }^{(3)}$ | $\begin{gathered} 20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \text { Gain }=-1, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ 10 \mathrm{~V} \text { Step } \\ \text { Gain }=-1 \end{gathered}$ | $\begin{gathered} 16 \\ 1 \end{gathered}$ | $\begin{gathered} 2 \\ 32 \\ 2 \\ 2 \\ 6 \\ 10 \\ \\ 5 \end{gathered}$ |  | $\begin{gathered} 16 \\ 1 \end{gathered}$ | $\begin{gathered} 2 \\ 32 \\ 2 \\ 2 \\ 6 \\ 10 \\ \\ 5 \end{gathered}$ |  | 16 1 | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 10 \\ 5 \end{gathered}$ |  |  | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 10 \\ \\ 5 \end{gathered}$ |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| RATED OUTPUT <br> Voltage Output <br> Current Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{DC}, \text { Open Loop } \\ \text { Gain }=+1 \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 5 \end{gathered}$ $10$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ |  | $\begin{gathered} \pm 10 \\ \pm 5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ |  | $\begin{gathered} \pm 10 \\ \pm 5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ |  | $\begin{gathered} \pm 10 \\ \pm 5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Voltage Range, Derated Performance Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ | $\pm 5$ | $\pm 15$ $5$ | $\begin{gathered} \pm 18 \\ 7 \end{gathered}$ | $\pm 5$ | $\pm 15$ $5$ | $\begin{gathered} \pm 18 \\ 7 \end{gathered}$ | $\pm 5$ | $\pm 15$ $5$ | $\begin{gathered} \pm 18 \\ 7 \end{gathered}$ | $\pm 5$ | $\pm 15$ $5$ | $\begin{gathered} \pm 18 \\ 9 \end{gathered}$ | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE <br> Specification <br> Operating "M" Package <br> "P" Package <br> Storage "M" Package <br> "P" Package <br> $\theta$ Junction-Ambient | Ambient Temp. Ambient Temp. <br> Ambient Temp. | $\begin{aligned} & -25 \\ & -55 \\ & -65 \end{aligned}$ | $200$ | $\begin{aligned} & +85 \\ & +125 \\ & +150 \end{aligned}$ | $\begin{aligned} & -25 \\ & -55 \\ & \\ & -65 \end{aligned}$ | 200 | $\begin{array}{r} +85 \\ +125 \\ + \\ +150 \end{array}$ | $\begin{aligned} & -55 \\ & -55 \\ & -65 \end{aligned}$ | 200 | $\begin{aligned} & +125 \\ & +125 \\ & +150 \end{aligned}$ | $\begin{gathered} 0 \\ -55 \\ -40 \\ -65 \\ -40 \end{gathered}$ | $200^{(4)}$ | $\begin{gathered} +70 \\ +125 \\ +85 \\ +150 \\ +85 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) Sample tested-this parameter is guaranteed. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a $50 \%$ input overdrive. (4) Typical $\theta_{\mathrm{J} \cdot \mathrm{A}}=$ $150^{\circ} \mathrm{C} / \mathrm{W}$ for plastic DIP.

## Or，Call Customer Service at 1－800－548－6132（USA Only）

## ELECTRICAL（FULL TEMPERATURE RANGE SPECIFICATIONS）

At $V_{C C}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}$ to $T_{\text {MAX }}$ unless otherwise noted．

| PARAMETER | CONDITION | OPA2111AM |  |  | OPA2111BM |  |  | OPA2111SM |  |  | OPA2111KM，KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE Specification Range | Ambient Temp． | －25 |  | ＋85 | －25 |  | ＋85 | －55 |  | ＋125 | 0 |  | ＋70 | ${ }^{\circ} \mathrm{C}$ |
| INPUT OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage <br> Average Drift <br> Match <br> Supply Rejection | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ | 86 | $\begin{gathered} \pm 0.22 \\ \pm 2 \\ 1 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 1.2 \\ \pm 6 \\ \pm 50 \end{gathered}$ | 90 | $\begin{gathered} \pm 0.08 \\ \pm 0.5 \\ 0.5 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 0.75 \\ \pm 2.8 \\ \pm 32 \end{gathered}$ | 86 | $\begin{gathered} \pm 0.3 \\ \pm 2 \\ 2 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 1.5 \\ \pm 6 \\ \pm 50 \end{gathered}$ | 82 | $\begin{gathered} \pm 0.9 \\ \pm 8 \\ 2 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 5 \\ \pm 15 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| BIAS CURRENT ${ }^{(1)}$ Input Bias Current Match | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\begin{gathered} \pm 125 \\ 60 \end{gathered}$ | $\pm 1 \mathrm{nA}$ |  | $\begin{gathered} \pm 75 \\ 30 \end{gathered}$ | $\pm 500$ |  | $\begin{gathered} \pm 2 \mathrm{nA} \\ 1 \mathrm{nA} \end{gathered}$ | $\pm 16.3 \mathrm{nA}$ |  | $\pm 125$ | $\pm 500$ | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{pA} \end{aligned}$ |
| OFFSET CURRENT ${ }^{(1)}$ Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 75$ | $\pm 750$ |  | $\pm 38$ | $\pm 375$ |  | $\pm 1.3 \mathrm{nA}$ | $\pm 12 \mathrm{nA}$ |  | $\pm 75$ | $\pm 375$ | pA |
| VOLTAGE RANGE <br> Common－Mode Input Range Common－Mode Rejection | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 86 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 100 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 90 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 100 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 86 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 100 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 80 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 100 \end{aligned}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN－LOOP GAIN，DC Open－Loop Voltage Gain Match | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 106 | $\begin{gathered} 120 \\ 5 \end{gathered}$ |  | 110 | $\begin{gathered} 120 \\ 3 \end{gathered}$ |  | 106 | $\begin{gathered} 120 \\ 5 \end{gathered}$ |  | 100 | $\begin{gathered} 120 \\ 5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| RATED OUTPUT <br> Voltage Output Current Output Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{VDC} \end{gathered}$ | $\begin{gathered} \pm 10.5 \\ \pm 5 \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 40 \end{gathered}$ |  | $\begin{gathered} \pm 10.5 \\ \pm 5 \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 40 \end{gathered}$ |  | $\begin{gathered} \pm 10.5 \\ \pm 5 \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 40 \end{gathered}$ |  | $\begin{array}{\|c}  \pm 10.5 \\ \pm 5 \\ 10 \end{array}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 40 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Current，Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ |  | 5 | 8 |  | 5 | 8 |  | 5 | 8 |  | 5 | 10 | mA |

NOTES：（1）Offset voltage，offset current，and bias current are measured with the units fully warmed up．

## CONNECTION DIAGRAMS



ABSOLUTE MAXIMUM RATINGS

| Supply ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$\pm 18 \mathrm{VDC}$ |  |
| :---: | :---: |
| Internal Power Dissipation（ $\mathrm{T}_{J} \leq+175^{\circ} \mathrm{C}$ ）．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 500 mW |  |
| Differential Input Voltage ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．Total $\mathrm{V}_{\mathrm{cc}}$ |  |
| Input Voltage Range ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$\pm \mathrm{V}_{\text {cc }}$ |  |
| Storage Temperature Range：＂M＂Package ．．．．．．．．．．．．．．．．．．．．．．$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
|  |  |
| Operating Temperature Range：＂M＂Package ．．．．．．．．．．．．．．．．．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$＂ P ＂Package ．．．．．．．．．．．．．．$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
|  |  |
| Lead Temperature（soldering，10s）．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$+300^{\circ} \mathrm{C}$ |  |
| Output Short Circuit to Ground $\left(+25^{\circ} \mathrm{C}\right)$ $\qquad$ Continuous Junction Temperature $\qquad$ $+175^{\circ} \mathrm{C}$ |  |
|  |  |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA2111AM | TO－99 | 001 |
| OPA2111BM | TO－99 | 001 |
| OPA2111KM | TO－99 | 001 |
| OPA2111SM | TO－99 | 001 |
| OPA2111KP | 8－Pin Plastic DIP | 006 |

NOTE：（1）For detailed drawing and dimension table，please see end of data

|  |  | PACKAGE | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: | :---: |
| MODEL | OFFSET <br> VOLTAGE， <br> max（mV） |  |  |
| OPA2111AM | TO－99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 0.75$ |
| OPA2111BM | TO－99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 0.5$ |
| OPA2111KM | TO－99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 2$ |
| OPA2111SM | TO－99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 0.75$ |
| OPA2111KP | 8－Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 2$ |

sheet，or Appendix D of Burr－Brown IC Data Book．

## ORDERING INFORMATION <br> ORDERING INFORMATION

 －
## For Immediate Assistance, Contact Your Local Salesperson



OPA2111AD DIE TOPOGRAPHY

| PAD | FUNCTION |
| :---: | :---: |
| 1 | Out A |
| 2 | $-\ln \mathrm{A}$ |
| 3 | $+\ln \mathrm{A}$ |
| 4 | $-\mathrm{V}_{\mathrm{s}}$ |
| 5 | $+\ln \mathrm{B}$ |
| 6 | $-\ln \mathrm{B}$ |
| 7 | Out B |
| 8 | $+\mathrm{V}_{\mathrm{s}}$ |
| NC | No Connection |

Substrate Bias: No Connection

## MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $138 \times 84 \pm 5$ | $3.51 \times 2.13 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing | None |  |
| Transistor Count | 102 |  |

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ}, V_{c c}= \pm 15 \mathrm{VDC}$ unless otherwise noted.



## Or，Call Customer Service at 1－800－548－6132（USA Only）

## TYPICAL PERFORMANCE CURVES（CONT）

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted．


INPUT VOLTAGE NOISE SPECTRAL DENSITY


TOTAL ${ }^{(1)}$ INPUT VOLTAGE NOISE（PEAK－TO－PEAK） vs SOURCE RESISTANCE



BIAS AND OFFSET CURRENT
vs TEMPERATURE


For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


INPUT OFFSET VOLTAGE CHANGE DUE TO THERMAL SHOCK


BIAS AND OFFSET CURRENT



GAIN-BANDWIDTH AND SLEW RATE



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


OPEN-LOOP FREQUENCY RESPONSE



GAIN-BANDWIDTH AND SLEW RATE
vs SUPPLY VOLTAGE



## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, V_{c c}= \pm 15 \mathrm{VDC}$ unless otherwise noted.



## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA2111 offset voltage is laser-trimmed and will require no further trim for most applications.
Offset voltage can be trimmed by summing (see Figure 1). With this trim method there will be no degradation of input offset drift.


FIGURE 1. Offset Voltage Trim.



## INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of $-\mathrm{V}_{\mathrm{CC}}$.
Because of its dielectric isolation, no special protection is needed on the OPA2111. Of course, the differential and common-mode voltage limits should be observed. Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.
Static protection is recommended when handling any precision IC operational amplifier.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.
Leakage currents across printed circuit boards can easily exceed the bias current of the OPA2111. To avoid leakage problems, it is recommended that the signal input lead of the OPA2111 be wired to a Teflon standoff. If the OPA2111 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential (see Figure 2).

## NOISE: FET VS BIPOLAR

Low noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the low voltage noise of a bipolar operational amplifier is superior, but at higher impedances the high current noise of a bipolar amplifier becomes a serious liability. Above about $15 \mathrm{k} \Omega$ the OPA2111 will have lower total noise than an OP-27 (see Figure 3).

## BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET® operational amplifiers are affected by common-mode voltage (Figure 4). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely low bias current of the OPA2111 is not compromised by common-mode voltage.


FIGURE 2. Connection of Input Guard.

## APPLICATIONS CIRCUITS

Figures 5 through 13 are circuit diagrams of various applications for the OPA2111.



FIGURE 4. Input Bias Cumment vs Common Mede Voltage.


FIGURE 5. Auto-Zero Amplifier.


FIGURE 6. Sensitive Photodiode Amplifier.


FIGURE 8. RIAA Equalized Stereo Preamplifier.


FIGURE 7. High Impedance 60 Hz Reject Filter with Gain.

## Or，Call Customer Service at 1－800－548－6132（USA Only）



FIGURE 10．Low－Droop Positive Peak Detector．

$$
\begin{aligned}
& \mathrm{A}_{\mathrm{v}}=2.6 \\
& \mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz} \\
& -24 \mathrm{~dB} / \mathrm{Octave}
\end{aligned}
$$

FIGURE 11．10Hz Fourth－Order Butterworth Low－Pass Filter．


FIGURE 12. 'N' Stage Parallel-Input Amplifier.


Using the INA106 for an output difference amplifier extends the input common-mode range of an instrumentation amplifier to $\pm 10 \mathrm{~V}$. A conventional $I A$ with a unity-gain difference amplifier has an input common-mode range limited to $\pm 5 \mathrm{~V}$ for an output swing of $\pm 10 \mathrm{~V}$. This is because a unity-gain difference amp needs $\pm 5 \mathrm{~V}$ at the input for 10 V at the output, allowing only 5 V additional for common-mode.

FIGURE 13. Precision Instrumentation Amplifier.

[^27]
## Dual FET-Input, Low Distortion OPERATIONAL AMPLIFIER

## FEATURES

- LOW DISTORTION: $\mathbf{0 . 0 0 0 3 \%}$ at $\mathbf{1 k H z}$
- LOW NOISE: $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$
- high SLEW RATE: 25V/us
- WIDE GAIN-BANDWIDTH: 20MHz
- UNITY-GAIN STABLE
- WIDE SUPPLY RANGE: $\mathrm{V}_{\mathrm{s}}= \pm 4.5$ to $\pm 24 \mathrm{~V}$
- DRIVES $600 \Omega$ LOADS


## DESCRIPTION

The OPA2604 is a dual, FET-input operational amplifier designed for enhanced AC performance. Very low distortion, low noise and wide bandwidth provide superior performance in high quality audio and other applications requiring excellent dynamic performance.
New circuit techniques and special laser trimming of dynamic circuit performance yield very low harmonic distortion. The result is an op amp with exceptional sound quality. The low-noise FET input of the OPA2604 provides wide dynamic range, even with high source impedance. Offset voltage is laser-trimmed to minimize the need for interstage coupling capacitors.
The OPA2604 is available in 8 -pin plastic mini-DIP and SO-8 surface-mount packages, specified for the $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## APPLICATIONS

- PROFESSIONAL AUDIO EQUIPMENT
- PCM DAC I/V CONVERTER
- SPECTRAL ANALYSIS EQUIPMENT
- ACTIVE FILTERS
- TRANSDUCER AMPLIFIER
- DATA ACQUISITION



## SPECIFICATIONS

ELECTRICAL
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITION | OPA2604AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Average Drift <br> Power Supply Rejection | $V_{S}= \pm 5$ to $\pm 24 \mathrm{~V}$ | 80 | $\begin{gathered} \pm 1 \\ \pm 8 \\ 100 \end{gathered}$ | $\pm 3$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT BIAS CURRENT ${ }^{(1)}$ Input Bias Current Input Offset Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 100 \\ & \pm 4 \end{aligned}$ |  | pA pA |
| NOISE <br> Input Voltage Noise <br> Noise Density: $\begin{aligned} & f=10 \mathrm{~Hz} \\ & f=100 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \\ & f=10 \mathrm{kHz} \end{aligned}$ <br> Voltage Noise, BW $=20 \mathrm{~Hz}$ to 20 kHz <br> Input Bias Current Noise <br> Current Noise Density, $f=0.1 \mathrm{~Hz}$ to 20 kHz |  |  | $\begin{aligned} & 25 \\ & 15 \\ & 11 \\ & 10 \\ & 1.5 \\ & \\ & 6 \end{aligned}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vp}$-p <br> fA) $\sqrt{\mathrm{Hz}}$ |
| INPUT VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ | $\begin{gathered} \pm 12 \\ 80 \end{gathered}$ | $\begin{aligned} & \pm 13 \\ & 100 \end{aligned}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{gathered} 10^{12}\| \| 8 \\ 10^{12}\| \| 10 \end{gathered}$ |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| OPEN-LOOP GAIN <br> Open-loop Voltage Gain | $\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 80 | 100 |  | dB |
| FREQUENCY RESPONSE <br> Gain-Bandwidth Product <br> Slew Rate <br> Settling Time: 0.01\% <br> 0.1\% <br> Total Harmonic Distortion + Noise (THD + N) <br> Channel Separation | $\begin{gathered} G=100 \\ 20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \mathrm{G}=-1,10 \mathrm{~V} \text { Step } \\ \mathrm{G}=1, \mathrm{f}=1 \mathrm{kHz} \\ \mathrm{~V}_{\mathrm{O}}=3.5 \mathrm{Vrms}, R_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \mathrm{f}=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{gathered}$ | 15 | $\begin{gathered} 20 \\ 25 \\ 1.5 \\ 1 \\ 0.0003 \\ \\ 142 \end{gathered}$ |  | MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> \% <br> dB |
| OUTPUT <br> Voltage Output <br> Current Output <br> Short Circuit Current <br> Output Resistance, Open-Loop | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=600 \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 12 \mathrm{~V} \end{aligned}$ | $\pm 11$ | $\begin{gathered} \pm 12 \\ \pm 35 \\ \pm 40 \\ 25 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Current, Total Both Amplifiers |  | $\pm 4.5$ | $\begin{gathered} \pm 15 \\ \pm 10.5 \end{gathered}$ | $\begin{gathered} \pm 24 \\ \pm 12 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{v} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Storage <br> Thermal Resistance ${ }^{(2)}, \theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -25 \\ & -40 \end{aligned}$ | 90 | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) Typical performance, measured fully warmed-up. (2) Soldered to circuit board-see text.

## ABSOLUTE MAXIMUM RATINGS



## PACKAGING INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :---: | :---: | :---: |
| OPA2604AP | 8-Pin Plastic DIP | 006 |
| OPA2604AU | SO-8 Surface-Mount | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMP. RANGE |
| :--- | :---: | :---: |
| OPA2604AP | 8-Pin Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA2604AU | SO-8 Surface-Mount | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

PIN CONFIGURATION


## ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.







PE

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.


GAIN-BANDWIDTH AND SLEW RATE
vs SUPPLY VOLTAGE




## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.




## APPLICATIONS INFORMATION

The OPA2604 is unity-gain stable, making it easy to use in a wide range of circuitry. Applications with noisy or high impedance power supply lines may require decoupling capacitors close to the device pins. In most cases $1 \mu \mathrm{~F}$ tantalum capacitors are adequate.

## DISTORTION MEASUREMENTS

The distortion produced by the OPA2604 is below the measurement limit of virtually all commercially available equipment. A special test circuit, however, can be used to extend the measurement capabilities.
Op amp distortion can be considered an internal error source which can be referred to the input. Figure 1 shows a circuit which causes the op amp distortion to be 101 times greater than normally produced by the op amp. The addition of $\mathrm{R}_{3}$ to the otherwise standard non-inverting amplifier configuration alters the feedback factor or noise gain of the circuit. The closed-loop gain is unchanged, but the feedback available for error correction is reduced by a factor of 101 . This extends the measurement limit, including the effects of the signal-source purity, by a factor of 101 . Note that the input signal and load applied to the op amp are the same as with conventional feedback without $\mathrm{R}_{3}$.
Validity of this technique can be verified by duplicating measurements at high gain and/or high frequency where the distortion is within the measurement capability of the test equipment. Measurements for this data sheet were made with the Audio Precision, System One which greatly simplifies such repetitive measurements. The measurement technique can, however, be performed with manual distortion measurement instruments.

## CAPACITIVE LOADS

The dynamic characteristics of the OPA2604 have been optimized for commonly encountered gains, loads and operating conditions. The combination of low closed-loop gain
and capacitive load will decrease the phase margin and may lead to gain peaking or oscillations. Load capacitance reacts with the op amp's open-loop output resistance to form an additional pole in the feedback loop. Figure 2 shows various circuits which preserve phase margin with capacitive load. Request Application Bulletin AB-028 for details of analysis techniques and applications circuits.
For the unity-gain buffer, Figure 2a, stability is preserved by adding a phase-lead network, $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$. Voltage drop across $\mathrm{R}_{\mathrm{C}}$ will reduce output voltage swing with heavy loads. An alternate circuit, Figure 2b, does not limit the output with low load impedance. It provides a small amount of positive feedback to reduce the net feedback factor. Inputimpedance of this circuit falls at high frequency as op amp gain rolloff reduces the bootstrap action on the compensation network.
Figures 2 c and 2 d show compensation techniques for noninverting amplifiers. Like the follower circuits, the circuit in Figure 2d eliminates voltage drop due to load current, but at the penalty of somewhat reduced input impedance at high frequency.
Figures 2 e and 2 f show input lead compensation networks for inverting and difference amplifier configurations.

## NOISE PERFORMANCE

Op amp noise is described by two parameters-noise voltage and noise current. The voltage noise determines the noise performance with low source impedance. Low noise bipolarinput op amps such as the OPA27 and OPA37 provide very low voltage noise. But if source impedance is greater than a few thousand ohms, the current noise of bipolar-input op amps react with the source impedance and will dominate. At a few thousand ohms source impedance and above, the OPA2604 will generally provide lower noise.


FIGURE 1. Distortion Test Circuit.


NOTE: Design equations and component values are approximate. User adjustment is required for optimum performance.

FIGURE 2. Driving Large Capacitive Loads.

## For Immediate Assistance, Contact Your Local Salesperson

## POWER DISSIPATION

The OPA2604 is capable of driving $600 \Omega$ loads with power supply voltages up to $\pm 24 \mathrm{~V}$. Internal power dissipation is increased when operating at high power supply voltage. The typical performance curve, Power Dissipation vs Power Supply Voltage, shows quiescent dissipation (no signal or no load) as well as dissipation with a worst case continuous sine wave. Continuous high-level music signals typically produce dissipation significantly less than worst case sine waves.

Copper leadframe construction used in the OPA2604 improves heat dissipation compared to conventional plastic packages. To achieve best heat dissipation, solder the device directly to the circuit board and use wide circuit board traces.

## OUTPUT CURRENT LIMIT

Output current is limited by internal circuitry to approximately $\pm 40 \mathrm{~mA}$ at $25^{\circ} \mathrm{C}$. The limit current decreases with increasing temperature as shown in the typical curves.


FIGURE 3. Three-Pole Low-Pass Filter.


FIGURE 4. Three-Pole Generalized Immittance Converter (GIC) Low-Pass Filter.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 5. DAC I/V Amplifier and Low-Pass Filter.


FIGURE 6. Differential Amplifier with Low-Pass Filter.


FIGURE 7. High Impedance Amplifier.


FIGURE 8. Digital Audio DAC I-V Amplifier.


FIGURE 9. Using the Dual OPA2604 Op Amp to Double the Output Current to a Load.

## SOUND QUALITY

The following discussion is provided, recognizing that not all measured performance behavior explains or correlates with listening tests by audio experts. The design of the OPA2604 included consideration of both objective performance measurements, as well as an awareness of widely held theory on the success and failure of previous op amp designs.

## SOUND QUALITY

The sound quality of an op amp is often the crucial selection criteria-even when a data sheet claims exceptional distortion performance. By its nature, sound quality is subjective. Furthermore, results of listening tests can vary depending on application and circuit configuration. Even experienced listeners in controlled tests often reach different conclusions.

Many audio experts believe that the sound quality of a high performance FET op amp is superior to that of bipolar op amps. A possible reason for this is that bipolar designs generate greater odd-order harmonics than FETs. To the human ear, odd-order harmonics have long been identified as sounding more unpleasant than even-order harmonics. FETs, like vacuum tubes, have a square-law I-V transfer function which is more linear than the exponential transfer function of a bipolar transistor. As a direct result of this square-law characteristic, FETs produce predominantly even-order harmonics. Figure 10 shows the transfer function of a bipolar transistor and FET. Fourier transformation of both transfer functions reveals the lower odd-order harmonics of the FET amplifier stage.


FIGURE 10. I-V and Spectral Response of NPN and JFET.


## THE OPA2604 DESIGN

The OPA2604 uses FETs throughout the signal path, including the input stage, input-stage load, and the important phase-splitting section of the output stage. Bipolar transistors are used where their attributes, such as current capability are important and where their transfer characteristics have minimal impact.
The topology consists of a single folded-cascode gain stage followed by a unity-gain output stage. Differential input transistors $\mathrm{J}_{1}$ and $\mathrm{J}_{2}$ are special large-geometry, P channel JFETs. Input stage current is a relatively high $800 \mu \mathrm{~A}$, providing high transconductance and reducing voltage noise. Laser trimming of stage currents and careful attention to symmetry yields a nearly symmetrical slew rate of $\pm 25 \mathrm{~V} / \mu \mathrm{s}$.
The JFET input stage holds input bias current to approximately 100 pA , or roughly 3000 times lower than common bipolar-input audio op amps. This dramatically reduces noise with high-impedance circuitry.
The drains of $J_{1}$ and $J_{2}$ are cascoded by $Q_{1}$ and $Q_{2}$, driving the input stage loads, FETs $\mathrm{J}_{3}$ and $\mathrm{J}_{4}$. Distortion reduction circuitry (patent pending) linearizes the openloop response and increases voltage gain. The 20 MHz bandwidth of the OPA2604 further reduces distortion through the user-connected feedback loop.
The output stage consists of a JFET phase-splitter loaded into high speed all-NPN output drivers. Output transistors are biased by a special circuit to prevent cutoff, even with full output swing into $600 \Omega$ loads.
The two channels of the OPA2604 are completely independent, including all bias circuitry. This eliminates any possibility of crosstalk through shared cir-cuits-even when one channel is overdriven.

## OPA2604

# Wideband, Low Power Voltage Feedback OPERATIONAL AMPLIFIER 

## FEATURES

- LOW POWER: 50mW
- UNITY GAIN STABLE BANDWIDTH: 560 MHz
- FAST SETTLING TIME: 15 ns to $0.01 \%$
- LOW INPUT BIAS CURRENT: $2.7 \mu \mathrm{~A}$
- DIFFERENTIAL GAIN/PHASE ERROR: 0.01\%/0.01 ${ }^{\circ}$
- PACKAGE: 8-Pin DIP and 8-Pin SOIC


## APPLICATIONS

- HIGH RESOLUTION VIDEO
- MONITOR PREAMPLIFIER
- CCD IMAGING AMPLIFIER
- ULTRASOUND SIGNAL PROCESSING
- ADC/DAC GAIN AMPLIFIER
- ACTIVE FILTERS
- HIGH SPEED INTEGRATORS
- DIFFERENTIAL AMPLIFIER


## DESCRIPTION

The OPA2650 is a dual, low power, wideband voltage feedback operational amplifier. It features a high bandwidth of 560 MHz as well as a 12 -bit settling time of only 15 ns . The low input bias current allows its use in high speed integrator applications, while the wide bandwidth and true differential input stage make it suitable for use in a variety of active filter applications. Its low distortion gives exceptional performance for telecommunications, medical imaging and video applications.
The OPA2650 is internally compensated for unitygain stability. This amplifier has a fully symmetrical differential input due to its "classical" operational amplifier circuit architecture. Its unusual combination of speed, accuracy and low power make it an outstanding choice for many portable, multi-channel and other high speed applications, where power is at a premium. The OPA2650 is also available in single OPA650 and quad OPA4650 configurations.


[^28]
## SPECIFICATIONS

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .

| PARAMETER | CONDITIONS | OPA2650P, U |  |  | OPA2650PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |
| Closed-Loop Bandwidth ${ }^{(2)}$ | $\mathrm{G}=+1$ |  | 560 |  |  | *(1) |  | MHz |
|  | $\mathrm{G}=+2$ |  | 160 |  |  | * |  | MHz |
|  | $\mathrm{G}=+5$ |  | 40 |  |  | * |  | MHz |
|  | $\mathrm{G}=+10$ |  | 18 |  |  | * |  | MHz |
| Slew Rate ${ }^{(3)}$ | $\mathrm{G}=+1,2 \mathrm{~V}$ Step |  | 180 |  |  |  |  | V/us |
| At Minimum Specified Temperature |  |  | 155 |  |  | * |  | $\mathrm{V} / \mathrm{\mu s}$ |
| Rise Time |  |  | 5.3 |  |  | * |  | ns |
| Fall Time |  |  | 5.9 |  |  | * |  | ns |
| Settling Time 0.01\% | $\mathrm{G}=+1,2 \mathrm{~V}$ Step |  | 15 |  |  | * |  | ns |
| 0.1\% | $\mathrm{G}=+1,2 \mathrm{~V}$ Step |  | 11.5 |  |  |  |  | ns |
| 1\% | $\mathrm{G}=+1,2 \mathrm{~V}$ Step |  | 6 |  |  | * |  | ns |
| Spurious Free Dynamic Range | $\mathrm{G}=+1, \mathrm{f}=5.0 \mathrm{MHz}$ |  | 82 |  |  |  |  | dBc |
| Differential Gain | $\mathrm{G}=+2$, NTSC, $\mathrm{V}_{\mathrm{O}}=1.4 \mathrm{Vp}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 0.01 |  |  | * |  | \% |
| Dferential Gain | $\mathrm{G}=+2$, NTSC, $\mathrm{V}_{\mathrm{O}}=1.4 \mathrm{Vp}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ |  | 0.01 |  |  | * |  | \% |
| Differential Phase | $\mathrm{G}=+2$, NTSC, $\mathrm{V}_{\mathrm{O}}=1.4 \mathrm{Vp}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 0.01 |  |  | * |  | Degrees |
|  | $\mathrm{G}=+2$, NTSC, $\mathrm{V}_{\mathrm{O}}=1.4 \mathrm{Vp}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ |  | 0.01 |  |  |  |  | Degrees |
| Gain Flatness Crosstalk | DC to 100 MHz |  | 0.1 |  |  | * |  | dB |
|  |  |  |  |  |  |  |  |  |
| INPUT OFFSET VOLTAGE |  |  |  |  |  |  |  |  |
| Input Offset Voltage |  |  | $\pm 1$ | $\pm 3$ |  | $\pm 0.35$ | $\pm 1$ | mV |
| Average Drift |  |  | $\pm 5$ |  |  | 3 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Power Supply Rejection ( $+\mathrm{V}_{\mathrm{s}}$ ) | $\mathrm{V}_{\mathrm{s}}= \pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ | 50 | 70 |  | 60 | * |  | dB |
| $\left(-\mathrm{V}_{\mathrm{s}}\right)$ |  | 45 | 55 |  | 48 | * |  | dB |
| INPUT BIAS CURRENT |  |  |  |  |  |  |  |  |
| Input Bias Current | $V_{C M}=0 \mathrm{~V}$ |  | 2 | 5 |  | * | 4 | $\mu \mathrm{A}$ |
| Over Temperature |  |  | 3 | 8 |  | * | 5.5 | $\mu \mathrm{A}$ |
| Input Offset Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{~V}$ |  | 0.4 | 1.5 |  | * | * | $\mu \mathrm{A}$ |
| Over Temperature |  |  | 0.9 | 3.0 |  | * | * | $\mu \mathrm{A}$ |
| INPUT NOISE |  |  |  |  |  |  |  |  |
| Input Voltage Noise |  |  |  |  |  |  |  |  |
| Noise Density, $f=100 \mathrm{~Hz}$ |  |  | 23.2 |  |  | * |  | $\mathrm{nV} \sqrt{\mathrm{Hz}}$ |
| $\mathrm{f}=10 \mathrm{kHz}$ |  |  | 7.5 |  |  |  |  | $\mathrm{nV} \sqrt{\mathrm{Hz}}$ |
| $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 7.1 |  |  | * |  | $\mathrm{nV} \sqrt{\mathrm{Hz}}$ |
| $f=10 \mathrm{~Hz}$ to 100 MHz |  |  | 7.2 |  |  |  |  | nV rms |
| Voltage Noise, $\mathrm{BW}=10 \mathrm{~Hz}$ to 100 MH |  |  | 72 |  |  | * |  | $\mu \vee \mathrm{p}-\mathrm{p}$ |
| Input Bias Current Noise |  |  |  |  |  |  |  |  |
| Current Noise Density, $f=0.1 \mathrm{~Hz}$ to 2 |  |  | 1.1 |  |  | * |  | $\mathrm{pA} \sqrt{\mathrm{Hz}}$ |
| Noise Figure (NF) |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} \mathrm{R}_{\mathrm{s}} & =10 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{S}} & =50 \Omega \end{aligned}$ |  | $\begin{gathered} 3.0 \\ 19.0 \end{gathered}$ |  |  |  |  | dBm dBm |
| INPUT VOLTAGE RANGE |  |  |  |  |  |  |  |  |
| Common-Mode Input Range |  |  |  |  |  |  |  |  |
| Over Specified Temperature |  | $\pm 2.2$ | $\pm 2.8$ |  | * | * |  | V |
| Common-Mode Rejection | $\mathrm{V}_{\mathrm{cm}}=+2 \mathrm{~V}$ | 52 | 57 |  | 65 | 85 |  | dB |
| INPUT IMPEDANCE |  |  |  |  |  |  |  |  |
| Differentia! |  |  | $15 \\| 1$ |  |  | * |  | $\mathrm{K} \Omega \\| \mathrm{pF}$ |
| Common-Mode |  |  | 16 \|| 1 |  |  | * |  | ivise ii PF |
| OPEN-LOOP GAIN |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\mathrm{V}_{\mathrm{O}}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ | 45 | 51 |  | 47 | 55 |  | dB |
| Over Specified Temperature | $\mathrm{V}_{\mathrm{O}}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ | 43 | 49 |  | 45 | 53 |  | dB |
| OUTPUT |  |  |  |  |  |  |  |  |
| Voltage Output |  |  |  |  |  |  |  |  |
| Over Specified Temperature | No Load | $\pm 2.5$ | $\pm 2.75$ |  |  |  |  | V |
|  | $\mathrm{R}_{\mathrm{L}}=250 \Omega$ | $\pm 2.5$ | $\pm 2.7$ |  | * | * |  | V |
|  | $R_{L}=100 \Omega$ | $\pm 2.0$ | $\pm 2.5$ |  | * | * |  | V |
| Current Output | $+25^{\circ} \mathrm{C}$ to Max Temperature | $\pm 35$ | $\pm 50$ |  | $\pm 40$ | $\pm 55$ |  | mA |
| Over Specified Temperature |  | $\pm 25$ | $\pm 48$ |  | $\pm 30$ | $\pm 52$ |  | mA |
| Short Circuit Current |  |  | 60 |  |  |  |  | mA |
| Output Resistance | $1 \mathrm{MHz}, \mathrm{G}=+1$ |  | 0.2 |  |  | * |  | $\Omega$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Specified Operating Voltage |  |  | $\pm 5$ |  |  | * |  | V |
| Operating Voltage Range |  | $\pm 4.5$ |  | $\pm 5.5$ | * |  | * | V |
| Quiescent Current |  |  | $\pm 10.5$ | $\pm 15.5$ |  | $\pm 10$ | $\pm 14$ | mA |
| Over Specified Temperature |  |  | $\pm 11$ |  |  | $\pm 10.5$ | $\pm 16$ | mA |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Specification: P, U, PB, UB |  | -40 |  | +85 | * |  | * | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance, $\theta_{J A}$ |  |  |  |  |  |  |  |  |
| P |  |  | 120 |  |  | * |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| U |  |  | 170 |  |  | * |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) An asterisk (*) specifies the same value as the grade to the left. (2) Bandwidth can be negatively affected by a non-optimal PC board layout. Refer to the demonstration board layout for details. (3) Slew rate is rate of change from $10 \%$ to $90 \%$ of output voltage step.
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.
BURR-BROWN ${ }^{\text {© }}$
=3


## OPA2658

PRELIMINARY INFORMATION SUBJECT TO CHANGE WITHOUT NOTICE

## Wideband, Low Power Current Feedback OPERATIONAL AMPLIFIER

## FEATURES

- UNITY GAIN STABLE BANDWIDTH: 900MHz
- LOW POWER: 47mW PER AMP
- LOW DIFFERENTIAL GAIN/PHASE ERRORS: $0.01 \% / 0.01^{\circ}$
- HIGH SLEW RATE: $2000 \mathrm{~V} / \mu \mathrm{s}$
- GAIN FLATNESS: 0.1dB TO 200MHz
- PACKAGE: 8-Pin DIP and 8-Pin SOIC


## DESCRIPTION

The OPA2658 is a dual, ultra-wideband, low power current feedback video operational amplifier featuring a high slew rate and low differential gain/phase error. The current feedback design allows for superior large signal bandwidth, even at high gains. The low differential gain/phase errors, wide bandwidth and low

## APPLICATIONS <br> - MEDICAL IMAGING <br> - HIGH-RESOLUTION VIDEO <br> - HIGH-SPEED SIGNAL PROCESSING <br> - COMMUNICATIONS <br> - PULSE AMPLIFIERS <br> - ADC/DAC GAIN AMPLIFIER <br> - MONITOR PREAMPLIFIER <br> - CCD IMAGING AMPLIFIER

quiescent current make the OPA2658 a perfect choice for numerous video, imaging and communications applications.
The OPA2658 is internally compensated for unitygain stability. The OPA2658 is also available in single, OPA658 and quad, OPA4658 configurations.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - TwX: 910-952-1111 - Cable: BBRCORP • Telex: 066-6491 - FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

## SPECIFICATIONS

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{Rfb}=402 \Omega$, Rfb $=25$ for a gain of +1 , unless otherwise noted.

| PARAMETER | CONDITION | OPA2658P, U |  |  | OPA2658PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| FREQUENCY RESPONSE <br> Closed-Loop Bandwidth ${ }^{(2)}$ <br> Slew Rate ${ }^{(3)}$ <br> At Minimum Specified Temperature <br> Settling Time: 0.01\% $\begin{aligned} & 0.05 \% \\ & 0.2 \% \end{aligned}$ <br> Spurious Free Dynamic Range <br> Third-Order Intercept Point <br> Differential Gain <br> Differential Phase <br> Gain Flatness <br> Bandwidth for 0.1 dB of Flatness Crosstalk | $\begin{gathered} \mathrm{G}=+1 \\ \mathrm{G}=+2 \\ \mathrm{G}=+5 \\ \mathrm{G}=+10 \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{f}=5 \mathrm{MHz}, \mathrm{G}=+1, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p} \\ \mathrm{f}=20 \mathrm{MHz}, \mathrm{G}=++1, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p} \\ \mathrm{f}=10 \mathrm{MHz} \\ \mathrm{G}=+2, \mathrm{NTSC}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{G}=+2, \mathrm{NTSC}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=400 \Omega \\ \mathrm{G}=+2, \mathrm{NTSC}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{Vp}-\mathrm{R} \\ \mathrm{G}=150 \Omega \\ \mathrm{G}=+2, \mathrm{NTSC}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=400 \Omega \\ \mathrm{G}=+2, \mathrm{DC} \text { to } 100 \mathrm{MHz} \\ \mathrm{G}=+2 \end{gathered}$ |  | 750 700 320 195 1700 1500 15 11.5 $\qquad$ TBD <br> TBD <br> 0.025 <br> 0.015 <br> 0.03 <br> 0.015 <br> 0.1 <br> TBD <br> TBD |  |  | *(1) <br> * * * * * * * * * * TBD |  | MHz MHz MHz MHZ $\mathrm{V} / \mathrm{\mu s}$ $\mathrm{~V} / \mathrm{\mu s}$ ns ns ns dBc dBc dBm $\%$ $\%$ degrees degrees dB MHz dB |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Over Specified Temperature <br> Power Supply Rejection (+VS) $(-\mathrm{VS})$ | $\mathrm{V}_{\mathrm{S}}= \pm 4.5$ to $\pm 5.5 \mathrm{~V}$ | $\begin{aligned} & 50 \\ & 45 \end{aligned}$ | $\begin{gathered} \pm 5 \\ \pm 25 \\ 70 \\ 55 \end{gathered}$ | $\pm 8$ | $\begin{aligned} & 60 \\ & 48 \end{aligned}$ | $\pm 13$ 15 $*$ $*$ | $\pm 5$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT BIAS CURRENT <br> Non-Inverting <br> Over Temperature Inverting Over Temperature | $\begin{aligned} & V_{C M}=O V \\ & V_{C M}=O V \end{aligned}$ |  | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \hline \end{aligned}$ |  | * | ** | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| NOISE <br> Input Voltage Noise Density $\mathrm{f}=100 \mathrm{~Hz}$ <br> $\mathrm{f}=1 \mathrm{kHz}$ <br> $\mathrm{f}=10 \mathrm{kHz}$ <br> $\mathrm{f}=1 \mathrm{MHz}$ <br> $\mathrm{f}_{\mathrm{B}}=100 \mathrm{~Hz}$ to 200 MHz <br> Inverting Input Bias Current <br> Noise Density: $f=10 \mathrm{MHz}$ <br> Non-Inverting Input Current <br> Noise Density: $f=10 \mathrm{MHz}$ | $G=T B D$ |  | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \\ & \text { TBD } \\ & \text { TBD } \end{aligned}$ |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| INPUT VOLTAGE RANGE <br> Common-mode Input Range Over Specified Temperature Common-mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 1 \mathrm{~V}$ | $\begin{gathered} \pm 2.5 \\ \pm 2.5 \\ 57 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 3.0 \\ \pm 3.0 \\ 62 \\ \hline \end{gathered}$ |  | $*$ <br> $*$ <br> 75 | $85$ |  | $\begin{gathered} V \\ V \\ d B \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{array}{r} 15 \\| 1 \\ 15 \\| 1 \\ \hline \end{array}$ |  | * | * |  | $\mathrm{k} \Omega \\| \mathrm{pF}$ <br> $\mathrm{M} \Omega$ ! ! pF |
| OPEN-LOOP TRANSIMPEDANCE <br> Open-loop Transimpedance <br> Over Specified Temperature | $\begin{aligned} & V_{O}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \end{aligned}$ | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \hline \end{aligned}$ |
| OUTPUT <br> Voltage Output <br> Over Specified Temperature <br> Voltage Output <br> Over Specified Temperature <br> Voltage Output <br> Over Specified Temperature <br> Current Output <br> Over Specified Temperature <br> Short Circuit Current <br> Output Resistance, Open-Loop | No Load $\begin{aligned} & R_{\mathrm{L}}=250 \Omega \\ & R_{\mathrm{L}}=100 \Omega \end{aligned}$ <br> $+25^{\circ} \mathrm{C}$ to max Temperature $1 \mathrm{MHz}, \mathrm{G}=+1$ | $\begin{aligned} & \pm 2.7 \\ & \pm 2.5 \\ & \pm 2.7 \\ & \pm 2.5 \\ & \pm 2.2 \\ & \pm 2.0 \\ & \pm 40 \\ & \pm 30 \end{aligned}$ | $\begin{gathered} \pm 2.9 \\ \pm 2.75 \\ \pm 2.9 \\ \pm 2.7 \\ \pm 2.8 \\ \pm 2.5 \\ \pm 52 \\ \pm 48 \\ 60 \\ 0.2 \end{gathered}$ |  |  |  |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| POWER SUPPLY <br> Specified Operating Voltage <br> Operating Voltage Range <br> Quiescent Current <br> Over Specified Temperature | All Channels | $\pm 4.5$ | $\begin{gathered} \pm 5 \\ \pm 9.5 \\ \pm 9.8 \end{gathered}$ | $\begin{gathered} \pm 5.5 \\ \pm 15.5 \\ \pm 17 \end{gathered}$ | ** |  |  | $\begin{gathered} V \\ V \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification: P, U, PB, UB Thermal Resistance, $\theta_{\mathrm{JA}}$ P U |  | -40 | $\begin{aligned} & 120 \\ & 170 \end{aligned}$ | +85 | * | * | * | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) An asterisk (*) specifies the same. (2) Bandwidth can be negatively affected by a non-optimal PC board layout. Refer to the demonstration board layout for details. (3) Slew rate is rate of change from $10 \%$ to $90 \%$ of output voltage step.
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.
EURR - BROWN ${ }^{\text {(8) }}$
E—B Burr-Brown IC Data Book-Linear Products

## Wide-Bandwidth, Dual, Power OPERATIONAL TRANSCONDUCTANCE AMPLIFIER

## FEATURES

- 370MHz BANDWIDTH
- $58 \mathrm{~mA} / \mathrm{ns}$ SLEW RATE
- HIGH OUTPUT CURRENT $\pm 75 \mathrm{~mA}$
- 400Mbit/s DATA RATE
- VOLTAGE-CONTROLLED CURRENT SOURCE
- ENABLE/DISABLE FUNCTION


## APPLICATIONS

- head drive amplifier for analog/ DIGITAL VIDEO TAPES AND DATA RECORDERS
- LED AND LASER DIODE DRIVER
- HIGH CURRENT VIDEO BUFFER OR LINE DRIVER
- RF OUTPUT STAGE DRIVER
- HIGH DENSITY DISK DRIVES


1/2 OPA2662

## DESCRIPTION

The OPA2662 is a versatile driver device for ultra wide-bandwidth systems, including high-resolution video, RF and IF circuitry, communications and test equipment. The OPA2662 includes two power volt-age-controlled current sources, or operational transconductance amplifiers (OTAs), in a 16-pin DIL or SOL package and is specified for the extended industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$. The output current is zero for zero differential input voltage. The OTAs provide a 250 MHz large-signal bandwidth, a $58 \mathrm{~mA} / \mathrm{ns}$ slew rate, and each current source delivers up to $\pm 75 \mathrm{~mA}$ output current.
The transconductance of both OTAs can be adjusted between Pin 5 and $-\mathrm{V}_{\mathrm{CC}}$ by an external resistor, allowing bandwidth, quiescent current, harmonic distortion and gain trade-offs to be optimized. The output current can be set with a degeneration resistor between the emitter and GND. The current mirror ratio between the collector and emitter currents is fixed to three. Switching stages compatible to logic TTL levels make it possible to turn each OTA separately on within 30 ns , and off within 200 ns at full power.


## ELECTRICAL

DC-SPECIFICATIONS
At $\mathrm{V}_{\mathrm{cc}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{Q}}=750 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, and configured as noted under "CONDITIONS"

| PARAMETER | CONDITIONS | OPA2662AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OTA INPUT OFFSET VOLTAGE <br> Initial <br> vs Temperature <br> vs Supply (tracking) <br> vs Supply (non-tracking) <br> vs Supply (non-tracking) <br> Matching | $\begin{gathered} \mathrm{R}_{\mathrm{E}}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=40 \Omega \\ \mathrm{~V}_{\mathrm{CC}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{E}}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=1 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{CC}}=+4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{E}}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=1 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{CC}}=-4.5 \mathrm{~V} \text { to }-5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{E}}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=1 \mathrm{k} \Omega \end{gathered}$ |  | $\begin{aligned} & 12 \\ & 35 \\ & 27 \\ & 15 \\ & 40 \\ & 2 \end{aligned}$ | $\pm 30$ $\pm 7$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{mV} \\ \hline \end{gathered}$ |
| OTA B-INPUT BIAS CURRENT <br> Initial <br> vs Temperature <br> vs Supply (tracking) <br> vs Supply (non-tracking) <br> vs Supply (non-tracking) <br> Matching | $\begin{gathered} \mathrm{R}_{\mathrm{E}}=100 \Omega, \mathrm{R}_{\mathrm{C}}=40 \Omega \\ \mathrm{~V}_{\mathrm{CC}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{E}}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=1 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{CC}}=+4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{E}}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=1 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{CC}}=-4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{E}}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=1 \mathrm{k} \Omega \end{gathered}$ |  | $\begin{gathered} 1 \\ -5 \\ 60 \\ 160 \\ 40 \\ 0.2 \end{gathered}$ | $-1 /+5$ $\pm 1$ | $\mu \mathrm{A}$ <br> $n A A^{\circ} \mathrm{C}$ <br> $n A / V$ <br> $n A / V$ <br> $n A / V$ <br> $\mu \mathrm{A}$ |
| OTA C-OUTPUT BIAS CURRENT <br> Initial <br> vs Temperature <br> vs Supply (tracking) <br> vs Supply (non-tracking) <br> vs Supply (non-tracking) <br> Matching | $R_{E}=100 \Omega, R_{C}=1 \mathrm{k} \Omega$ $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=+4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=-4.5 \mathrm{~V} \text { to }-5.5 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 0.5 \\ 1.5 \\ 72 \\ 236 \\ 92 \\ 0.06 \end{gathered}$ | $-0.5 /+1.5$ $\pm 0.5$ | mA $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{A} / \mathrm{V}$ $\mu \mathrm{A} / \mathrm{V}$ $\mu \mathrm{A} / \mathrm{V}$ mA |
| B-INPUT IMPEDANCE Impedance | $\mathrm{I}_{\mathrm{Q}}= \pm 17 \mathrm{~mA}$ |  | 4.5 \|| 1.5 |  | $\mathrm{M} \Omega \\| \mathrm{pF}$ |
| OTA INPUT NOISE <br> Input Noise Voltage Density Output Noise Current Density Signal-to-Noise Ratio | $\begin{gathered} f=20 \mathrm{kHz} \text { to } 100 \mathrm{MHz} \\ \mathrm{~S} / \mathrm{N}=20 \log \cdot\left(0.7 / \mathrm{N}_{\mathrm{N}} \cdot \sqrt{5 \mathrm{MHz}}\right) \end{gathered}$ |  | $\begin{gathered} 4.4 \\ 0.09 \\ 97 \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ \mathrm{nA} / \sqrt{\mathrm{Hz}} \\ \mathrm{~dB} \\ \hline \end{gathered}$ |
| OTA C-RATED OUTPUT <br> Output Voltage Compliance Output Current <br> Output Impedance, $\mathrm{r}_{\mathrm{C}}$ | $\begin{gathered} \mathrm{I}_{\mathrm{C}}= \pm 5 \mathrm{~mA}, \mathrm{R}_{\mathrm{E}}=100 \Omega, \mathrm{R}_{\mathrm{C}}=1 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{C}}=40 \Omega, R_{\mathrm{E}}=100 \Omega \\ \mathrm{~V}_{\mathrm{IN}}= \pm 3 \mathrm{~V} \\ \mathrm{I}_{\mathrm{Q}}= \pm 17 \mathrm{~mA} \end{gathered}$ |  | $\begin{gathered} \pm 3.4 \\ \pm 75 \\ 4.5 \\| 6.5 \end{gathered}$ |  | $\begin{gathered} \mathrm{v} \\ \mathrm{~mA} \\ \mathrm{k} \Omega \\| \mathrm{pF} \end{gathered}$ |
| OTA E-RATED OUTPUT Voltage Output DC Current Output <br> Voltage Gain | $\begin{gathered} R_{E}=100 \Omega, R_{C}=40 \Omega \\ R_{E}=100 \Omega, R_{C}=40 \Omega \\ V_{I N}= \pm 4 \mathrm{~V} \\ V_{I N}= \pm 2.5 \mathrm{~V} \\ R_{E}=100 \Omega \\ R_{F}=50 \mathrm{k} \Omega \end{gathered}$ |  | $\begin{aligned} & \pm 3.0 \\ & \pm 25 \\ & \\ & 0.86 \\ & 0.98 \end{aligned}$ |  | V <br> mA <br> V/V <br> V/V |
| Output impedance, $\mathrm{r}_{\mathrm{E}}$ |  |  |  |  |  |
| POWER SUPPLY <br> Rated Voltage <br> Derated Performance <br> Positive Quiescent Current for both OTAs ${ }^{(4)}$ <br> Positive Quiescent Current for both OTAs ${ }^{(4)}$ <br> Quiescent Current Range | $\begin{gathered} \mathrm{R}_{\mathrm{E}}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=1 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{E}}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=40 \Omega \\ \mathrm{R}_{\mathrm{Q}}=750 \Omega, \mathrm{R}_{\mathrm{E}}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=1 \mathrm{k} \Omega, \\ \text { Both Channels Enabled } \\ \mathrm{R}_{\mathrm{Q}}=750 \Omega, \mathrm{R}_{\mathrm{E}}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=1 \mathrm{k} \Omega, \\ \text { Both Channels Disabled } \\ \text { Programmable } \\ \mathrm{R}_{\mathrm{Q}}=3 \mathrm{k} \Omega \text { to } 30 \Omega \end{gathered}$ | $\begin{gathered} \pm 4.5 \\ \pm 3 \\ +15 \end{gathered}$ $\pm 3$ | $\begin{aligned} & +17 \\ & +4 \end{aligned}$ | $\begin{gathered} \pm 5.5 \\ \pm 6 \\ +18 \end{gathered}$ $\pm 65$ | VDC <br> VDC <br> mA <br> mA <br> mA |
| TEMPERATURE RANGE <br> Specification <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ <br> AP <br> AU | Ambient Temperature | -40 | $\begin{gathered} 90 \\ 100 \\ \hline \end{gathered}$ | +85 | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ \hline \end{gathered}$ |

NOTES: (1) Characterization sample: (2) "Typical Values" are Mean values. The average of the two amplifiers is used for amplifier specific parameters. (3) "Min" and "Max" Values are mean $\pm 3$ Standard Deviations. Worst case of the two amplifiers (Mean $\pm 3$ Standard Deviations) is used for amplifier specific parameters. (4) $I_{0}$ - typically 2 mA less than $\mathrm{I}_{\mathrm{Q}}$ due to OTA C-Output Bias Current and TTL Select Circuit Current.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## SPECIFICATIONS (CONT)

## ELECTRICAL

AC-SPECIFICATION
Typical at $V_{C C}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{Q}}=750 \Omega, \mathrm{I}_{\mathrm{C}}= \pm 37.5 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{IN}}=2.5 \mathrm{Vpp}, \mathrm{R}_{\mathrm{E}}=100 \Omega\right), \mathrm{I}_{\mathrm{C}}= \pm 75 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{IN}}=2.5 \mathrm{Vpp}, \mathrm{R}_{\mathrm{E}}=50 \Omega\right), \mathrm{R}_{\text {SOURCE }}=50 \Omega$, and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA2662AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| FREQUENCY DOMAIN |  |  |  |  |  |
| LARGE SIGNAL BANDWIDTH $\begin{aligned} & \mathrm{I}_{\mathrm{C}}= \pm 37.5 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{C}}= \pm 75 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{C}}= \pm 37.5 \mathrm{~mA} \text { (Optimized) } \\ & I_{\mathrm{C}}= \pm 75 \mathrm{~mA} \text { (Optimized) } \end{aligned}$ | $\begin{gathered} \mathrm{R}_{\mathrm{E}}=100 \Omega, \mathrm{R}_{\mathrm{C}}=50 \Omega \\ \mathrm{R}_{\mathrm{E}}=100 \Omega, \mathrm{R}_{\mathrm{C}}=25 \Omega \\ \mathrm{R}_{\mathrm{E}}=100 \Omega, \mathrm{R}_{\mathrm{C}}=50 \Omega, \mathrm{C}_{\mathrm{E}}=5.6 \mathrm{pF} \\ \mathrm{R}_{\mathrm{E}}=100 \Omega, \mathrm{R}_{\mathrm{C}}=25 \Omega, \mathrm{C}_{\mathrm{E}}=5.6 \mathrm{pF} \end{gathered}$ |  | $\begin{aligned} & 150 \\ & 200 \\ & 370 \\ & 250 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> MHz |
| GROUP DELAY TIME Measured Input to Output (Demo Board Used) | $\begin{gathered} R_{E}=100 \Omega, R_{C}=50 \Omega \\ B \text { to } E \\ \text { B to } C \end{gathered}$ |  | $\begin{aligned} & 1.2 \\ & 2.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| HARMONIC DISTORTION <br> Second Harmonic <br> Third Harmonic <br> Second Harmonic <br> Third Harmonic <br> Second Harmonic <br> Third Harmonic <br> Second Harmonic <br> Third Harmonic <br> Second Harmonic <br> Third Harmonic <br> Second Harmonic <br> Third Harmonic | $\begin{aligned} & \mathrm{f}=10 \mathrm{MHz}, \mathrm{I}_{\mathrm{c}}= \pm 37.5 \mathrm{~mA} \\ & \mathrm{f}=10 \mathrm{MHz}, \mathrm{I}_{\mathrm{c}}= \pm 75 \mathrm{~mA} \\ & \mathrm{f}=30 \mathrm{MHz}, \mathrm{I}_{\mathrm{C}}= \pm 37.5 \mathrm{~mA} \\ & \mathrm{f}=30 \mathrm{MHz}, \mathrm{I}_{\mathrm{c}}= \pm 75 \mathrm{~mA} \\ & \mathrm{f}=50 \mathrm{MHz}, \mathrm{I}_{\mathrm{C}}= \pm 37.5 \mathrm{~mA} \\ & \mathrm{f}=50 \mathrm{MHz}, \mathrm{I}_{\mathrm{C}}= \pm 75 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & -31 \\ & -37 \\ & -33 \\ & -32 \\ & -29 \\ & -32 \\ & -30 \\ & -25 \\ & -31 \\ & -30 \\ & -28 \\ & -23 \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc |
| CROSSTALK | Typical Curve Number 3 $\begin{aligned} & \mathrm{I}_{\mathrm{C}}= \pm 37.5 \mathrm{~mA}, \mathrm{f}=30 \mathrm{MHz} \\ & \mathrm{I}_{\mathrm{c}}= \pm 75 \mathrm{~mA}, \mathrm{f}=30 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & -51 \\ & -56 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FEEDTHROUGH <br> Off Isolation | $\begin{aligned} & R_{E}=100 \Omega, f=30 \mathrm{MHz} \\ & R_{E}=50 \Omega, f=30 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & -90 \\ & -90 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| TIME DOMAIN |  |  |  |  |  |
| RISE TIME | $10 \%$ to $90 \%$ 75 mA Step $\mathrm{I}_{\mathrm{C}}$ 150 mA Step $\mathrm{I}_{\mathrm{C}}$ |  | $\begin{gathered} 2 \\ 2.6 \end{gathered}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| SLEW RATE | $\begin{gathered} I_{C}=75 \mathrm{~mA} \\ I_{C}=150 \mathrm{~mA} \end{gathered}$ |  | $\begin{gathered} 37.5 \\ 58 \end{gathered}$ |  | $\mathrm{mA} / \mathrm{ns}$ $\mathrm{mA} / \mathrm{ns}$ |

CHANNEL SELECTION

| PARAMETER | CONDITIONS | OPA2662AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ENABLE INPUTS |  |  |  |  |  |
| Logic 1 Voltage |  | 2 |  | $\mathrm{V}_{\mathrm{cc}}+0.6$ | V |
| Logic 0 Voltage |  | 0 |  | 0.8 | V |
| Logic 1 Current | $\mathrm{V}_{\text {SEL }}=2.0 \mathrm{~V}$ to 5 V | 0.8 | 1.1 | 10 | $\mu \mathrm{A}$ |
| Logic 0 Current | $\mathrm{V}_{\text {SEL }}=0 \mathrm{~V}$ to 0.8 V | -1 | 0.05 |  | $\mu \mathrm{A}$ |
| SWITCHING CHARACTERISTICS | $\mathrm{I}_{\mathrm{c}}=150 \mathrm{mAp}-\mathrm{p}, \mathrm{f}=5 \mathrm{MHz}$ |  |  |  |  |
| EN to Channel ON Time | $90 \%$ Point of $\mathrm{V}_{0}=1 \mathrm{Vp}-\mathrm{p}$ |  | 30 |  | ns |
| EN to Channel OFF Time | $10 \%$ Point of $\mathrm{V}_{0}=1 \mathrm{Vp}-\mathrm{p}$ |  | 200 |  | ns |
| Switching Transient, Positive | (Measured While Switching |  | 30 |  | mV |
| Switching Transient, Negative | Between the Grounded Channels) |  | -80 |  | mV |

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

## SPECIFICATIONS (CONT)

ELECTRICAL (Full Temperature Range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
At $V_{C C}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{O}}=750 \Omega, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ unless otherwise noted, and configured as noted under "CONDITIONS".

| PARAMETER | CONDITIONS | OPA2662AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OTA INPUT OFFSET VOLTAGE Initial Matching | $\mathrm{R}_{\mathrm{E}}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=40 \Omega$ |  | $\begin{gathered} 12 \\ 2 \end{gathered}$ | $\begin{aligned} & \pm 36 \\ & \pm 7.2 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| OTA INPUT BIAS CURRENT Initial Matching | $R_{E}=100 \Omega, R_{C}=40 \Omega$ | $\begin{aligned} & -1.9 \\ & -1.2 \end{aligned}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{aligned} & 5.9 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| OTA TRANSCONDUCTANCE Transconductance | $\mathrm{I}_{\mathrm{C}}=75 \mathrm{~mA}, \mathrm{R}_{\mathrm{E}}=0$ | 580 |  | 610 | $\mathrm{mA} / \mathrm{V}$ |
| OTA C-RATED OUTPUT Output Voltage Compliance | $\mathrm{I}_{\mathrm{C}}= \pm 5 \mathrm{~mA}, \mathrm{R}_{\mathrm{E}}=100 \Omega, \mathrm{R}_{\mathrm{C}}=16 \Omega$ | $\pm 3.2$ |  |  | V |
| POWER SUPPLY <br> Positive Quiescent Current for both OTAs ${ }^{(4)}$ | $\begin{gathered} \mathrm{R}_{\mathrm{Q}}=750 \Omega, \mathrm{R}_{\mathrm{E}}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=1 \mathrm{k} \Omega, \\ \text { Both Channels Selected } \end{gathered}$ | +8 | +17 | +25 | mA |

DICE INFORMATION


机

PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

NOTE: (1) Inputs are internally diode-clamped to $\pm \mathrm{V}_{\mathrm{cC}}$.

## ORDERING INFORMATION

| MODEL | DESCRIPTION | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| OPA2662AP | 16-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA2662AU | 16 -Pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA2662AP | 16-Pin Plastic DIP | 180 |
| OPA2662AU | 16-Pin SOIC | 211 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.


| MODEL | DESCRIPTION | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| OPA2662AP | 16 -Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA2662AU | 16 -Pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. ESD can cause damage ranging from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.
Burr-Brown's standard ESD test method consists of five 1000 V positive and negative discharges $(100 \mathrm{pF}$ in series with $1.5 \mathrm{k} \Omega$ ) applied to each pin.

Or, Call Customer Service at 1-800-548-6132 (USA Only)
TYPICAL PERFORMANCE CURVES
At $V_{c c}= \pm 5 \mathrm{~V}, R_{Q}=750 \Omega$, and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise specified.

and
EBE

For Immediate Assistance, Contact Your Local Salesperson TYPICAL PERFORMANCE CURVES (CONT)
At $V_{c c}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{a}}=750 \Omega$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified.






OTA TRANSFER CHARACTERISTICS


## TYPICAL PERFORMANCE CURVES (CONT)

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{Q}}=750 \Omega, \mathrm{I}_{\mathrm{C}}= \pm 37.5 \mathrm{~mA}\left(\mathrm{R}_{\mathrm{E}}=100 \Omega, \mathrm{~V}_{\mathrm{IN}}=2.5 \mathrm{Vp}-\mathrm{p}\right), \mathrm{I}_{\mathrm{C}}= \pm 75 \mathrm{~mA}\left(\mathrm{R}_{\mathrm{E}}=50 \Omega, \mathrm{~V}_{\mathrm{IN}}=2.5 \mathrm{Vp}-\mathrm{p}\right)$, and $\mathrm{T}_{\text {AMB }}=+25^{\circ} \mathrm{C}$ unless otherwise noted.


For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

$V_{C C}= \pm 5 \mathrm{~V}, R_{Q}=750 \Omega, I_{C}= \pm 37.5 \mathrm{~mA}\left(R_{E}=100 \Omega, V_{I N}=2.5 \mathrm{Vp}-\mathrm{p}\right), \mathrm{I}_{\mathrm{C}}= \pm 75 \mathrm{~mA}\left(R_{E}=50 \Omega, \mathrm{~V}_{\mathrm{IN}}=2.5 \mathrm{Vp}-\mathrm{p}\right)$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified.


At $V_{c C}= \pm 5 \mathrm{~V}, R_{\mathrm{Q}}=750 \Omega,\left(R_{E}=100 \Omega, \mathrm{~V}_{\mathrm{IN}}=2.5 \mathrm{Vp}-\mathrm{p}\right), \mathrm{I}_{\mathrm{C}}= \pm 75 \mathrm{~mA}\left(\mathrm{R}_{\mathrm{E}}=50 \Omega, \mathrm{~V}_{\mathrm{IN}}=\mathbf{2 . 5 V p - p}\right)$, and $\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}$ unless otherwise specified.


## APPLICATION INFORMATION

The OPA2662 typically operates from $\pm 5 \mathrm{~V}$ power supplies ( $\pm 6 \mathrm{~V}$ maximum). Do not attempt to operate with larger power supply voltages or permanent damage may occur. All inputs of the OPA2662 are protected by internal diode clamps, as shown in the simplified schematic in Figure 1. These protection diodes can safely, continuously conduct 10 mA ( 30 mA peak). The input signal current must be limited if input voltages can exceed the power supply voltages by 0.7 V , as can occur when power supplies are switched off and a signal source is still present. The buffer outputs $\mathrm{E}_{1}$ and $\mathrm{E}_{2}$ are not current-limited or protected. If these outputs are shorted to ground, high currents could flow. Momentary shorts to ground (a few seconds) should be avoided, but are unlikely to cause permanent damage.

## DISCUSSION OF PERFORMANCE OTA

The two OTA sections of the OPA2662 are versatile driver devices for wide-bandwidth systems. Applications best suited to this new circuit technology are those where the output signal is current rather than voltage. Such applications include driving LEDs, laser diodes, tuning coils, and driver transformers. The OPA2662 is also an excellent choice to drive the video heads of analog or digital video tape recorders in broadcast and HDTV-quality or video heads of highdensity data recorders.

The symbol for the OTA sections is similar to that of a bipolar transistor. Application circuits for the OTA look and operate much like transistor circuits- the bipolar transistor,
too, is a voltage-controlled current source. The three OTA terminals are labelled base (B), emitter (E) and collector (C), calling attention to its similarity to a transistor. The OTA sections can be viewed as wide-band, voltage-controlled, bipolar current sources. The collector current of each OTA is controlled by the differential voltage between the highimpedance base and low-impedance emitter. If a current flows at the emitter, then the current mirror reflects this current to the high-impedance collector by a fixed ratio of three. Thus, the collector is determined by the product of the base-emitter voltage times the transconductance times the current mirror factor. The typical performance curves illustrate the OTA open-loop transfer characteristic. Due to the PTAT (Proportional to Absolute Temperature) biasing, the transconductance is constant vs temperature and can be adjusted by an external resistor. The typical performance curves show the transfer characteristic for various quiescent currents. While similar to that of a transistor, this characteristic has one essential difference, as can be seen in the performance curve: the (sense) of the C output current. This current flows out of the C terminal for positive B -to-E input voltage and into for negative.
The OTAs offer many advantages over discrete transistors. First of all, they are self-biased and bipolar. The output current is zero for zero differential input voltage. AC inputs centered at zero produce an output current that is bipolar and centered at zero. The self-biased OTAs simplify the design process and reduce the number of components. It is far more linear than a transistor. The transconductance of a transistor is proportional to its collector current. But since the collector current is dependent upon the signal, it and the transconductance are fundamentally nonlinear. Like transistor circuits, OTA circuits may also use emitter degeneration


FIGURE 1. Simplified Block and Circuit Diagram.
to reduce the effect that offset voltages and currents might otherwise have on the DC operating point of the OTA. The E degeneration resistor may be bypassed by a capacitor to maintain high AC gain. Other cases may require a capacitor with less value to optimize high-frequency performance. The transconductance of the OTA with degeneration can be calculated by:

$$
\mathrm{gm}^{\prime}=\frac{1}{\frac{1}{\mathrm{gm}}+\mathrm{R}_{\mathrm{E}}} ; \mathrm{gm}=\frac{1}{\mathrm{r}_{\mathrm{E}}}
$$

In application circuits, the resistor $R_{E}$ between the E-output and ground is used to set the OTA transfer characteristic. The input voltage is transferred with a voltage gain of $1 \mathrm{~V} /$ V to the E-output. According to the E-output impedance and the $R_{E}$ resistor size a certain current flows to ground. As mentioned before this current is reflected by the current mirror to the high impedance collector output by a fixed ratio of three. Figure 2 and Figure 3 show the OTA transfer characteristic for a $R_{E}=33 \Omega$ and $R_{E}=84 \Omega$, which equal to voltage-to-current conversion factors (transconductance) of $\pm 75 \mathrm{~mA} / \mathrm{V}$ and $\pm 25 \mathrm{~mA} / \mathrm{V}$. The limitation for this transconductance adjustment is the maximum E-output current of $\pm 25 \mathrm{~mA}$. The achievable transconductance and the corresponding minimum $R_{E}$ versus the input voltage shows Figure 4. The area left to the $R_{E}+r_{E}$ curve can be used and results in a transconductance below the gm' curve. The variation of $r_{\mathrm{E}}$ vs total quiescent current is shown in the typical performance curve section.

$$
\mathrm{I}_{\mathrm{C}} \approx 3 \bullet \frac{\mathrm{~V}_{\mathrm{IN}}}{\mathrm{r}_{\mathrm{E}}+\mathrm{R}_{\mathrm{E}}} ; \quad \mathrm{R}_{\mathrm{E}} \approx \frac{3 \bullet \mathrm{~V}_{\mathrm{IN}}}{\mathrm{I}_{\mathrm{C}}}-\mathrm{r}_{\mathrm{E}}
$$



FIGURE 2. OTA Transfer Characteristic, $\mathrm{R}_{\mathrm{E}}=33 \Omega$.


FIGURE 3. OTA Transfer Characteristic, $\mathrm{R}_{\mathrm{E}}=84 \Omega$.


FIGURE 4. $\mathrm{R}_{\mathrm{E}}+\mathrm{r}_{\mathrm{E}}$ Selection Curve.

## DISTORTION

The OPA2662's harmonic distortion characteristics into a $50 \Omega$ load are shown vs frequency in the typical performance curves for a total quiescent current of $\pm 17 \mathrm{~mA}$ for both OTAs, which equals to $\pm 8.5 \mathrm{~mA}$ for each of them.
The harmonic distortion performance is greatly affected by the applied quiescent current. In order to demonstrate this behavior Figure 5 illustrates the harmonic distortion performance vs frequency for a low quiescent current of $\pm 8 \mathrm{~mA}$, for a medium of $\pm 17 \mathrm{~mA}$ and for a high of $\pm 34 \mathrm{~mA}$. It can be seen that the harmonic distortion decreases with all increasing quiescent current.
The same effect is expressed in other ways by the OTA transfer characteristics for different IQs in the typical performance curves.


FIGURE 5. Harmonic Distortion.

## BASIC CONNECTIONS

Shown in Figure 6 are the basic connections for the OPA2662's standard operation. Most of these connections are not shown in subsequent circuit diagrams for better clarification. Power supply bypass capacitors should be located as close as possible to the device pins. Solid tantalum capacitors are generally the better choice. For further details see the "Circuit Layout" section.

## ENABLE INPUTS

Switching stages compatible to TTL logic levels are provided for each OTA to switch the corresponding voltagecontrolled current source on within 30 ns , and off within

200 ns at full output power ( $\mathrm{I}_{\text {OUT }}= \pm 75 \mathrm{~mA}$ ). This enable feature allows multiplexing and demultiplexing, or a shutdown mode, when the device is not in use. If the EN-input is connected to ground or a digital "Low" is applied to it, the collector (C) and emitter (E) pins are switched in the highimpedance mode. When the EN-input is connected to +5 V $\left(+V_{C C}\right)$ or a digital "High" is applied to it, the corresponding OTA operates at the adjusted quiescent current. The initial setting for the enable pins is that they are connected to the positive supply as shown in Figure 6.

## THERMAL CONSIDERATIONS

The performance of the OPA2662 is dependent on the total quiescent current which can be externally adjusted over a wide range. As shown later, the distortion will reduce when setting the OTAs for higher quiescent current. For a reliable operation, some thermal considerations should be made. The total power dissipation consists of two separate terms:
a) the quiescent power dissipation, $\mathrm{P}_{\mathrm{DQ}}$

$$
\begin{equation*}
\mathrm{P}_{\mathrm{DQ}}=\left|+\mathrm{V}_{\mathrm{CC}}\right| \cdot \mathrm{I}_{\mathrm{Q}}^{+}+\left|\mathrm{V}_{\mathrm{CC}}\right| \cdot \mathrm{I}_{\mathrm{Q}}^{-} \tag{1}
\end{equation*}
$$

b) the power dissipation in the output transistors, $\mathrm{P}_{\mathrm{DO}}$

$$
\begin{equation*}
\mathrm{P}_{\mathrm{DO}}=\left(\mathrm{V}_{\mathrm{OUT}}-\mathrm{V}_{\mathrm{CC}}\right) \bullet \mathrm{I}_{\mathrm{OUT}} \tag{2}
\end{equation*}
$$

Equations 1 and 2 can be used in conjunction with the OPA2662's absolute maximum rating of the junction temperature for a save operation.

$$
\begin{equation*}
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{DQ}}+\mathrm{P}_{\mathrm{DO}}\right) \cdot \theta_{\mathrm{JA}} \tag{3}
\end{equation*}
$$



FIGURE 6. Basic Connections.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

## QUIESCENT CURRENT CONTROL

The quiescent current of the OPA2662 can be varied by connecting a user selectable external resistor, $\mathrm{R}_{\mathrm{Q}}$, between pin 5 and $-\mathrm{V}_{\mathrm{CC}}$. The quiescent current affects the operating currents of both OTA sections simultaneously, controlling the bandwidth and the AC-behavior as well as the transconductance. The typical performance curves illustrate the relationship of the quiescent current versus the $\mathrm{R}_{\mathrm{Q}}$ and the transconductance, $\mathrm{g}_{\mathrm{M}}$. The OPA2662 is specified at a typical quiescent current of $\pm 17 \mathrm{~mA}$. This is set by a resistor $R_{Q}$ of $750 \Omega$ at $25^{\circ} \mathrm{C}$ ambient temperature. The useful range for the $\mathrm{I}_{\mathrm{Q}}$ is from $\pm 3 \mathrm{~mA}$ to $\pm 65 \mathrm{~mA}$ (see Figure 7). The application circuits do not always show the resistor $R_{Q}$, but it is required for proper operation. With a fixed resistor, the quiescent current increases with increasing temperature, keeping the transconductance and AC-behavior constant. Figure 7 shows the internal current source circuitry. A resistor with a value of $150 \Omega$ is used to limit the current if pin 5 is shorted to $-\mathrm{V}_{\mathrm{CC}}$. This resistor has a relative accuracy of $\pm 25 \%$ which causes an increasing deviation from the typical $\mathrm{R}_{\mathrm{Q}}$ vs $\mathrm{I}_{\mathrm{Q}}$ curve at decreasing $\mathrm{R}_{\mathrm{Q}}$ values.


FIGURE 7. Quiescent Current Setting.

## CIRCUIT LAYOUT

The high-frequency performance of the power operational transconductance amplifier OPA2662 can be greatly affected by the physical layout of the printed circuit board. The following tips are offered as suggestions, not as absolute musts. Oscillations, ringing, poor bandwidth and settling, and peaking are all typical problems that plague high-speed components when they are used incorrectly.

- Bypass power supplies very close to the device pins. Use tantalum chip capacitors (approximately $2.2 \mu \mathrm{~F}$ ); a parallel 470 pF ceramic and a $10 \mu \mathrm{~F}$ chip capacitor may be added if desired. Surface-mount types are recommended because of their low lead inductance.
- PC board traces for power lines should be wide to reduce impedance or inductance.
- Make short, low-inductance traces. The entire physical circuit should be as small as possible.
- Use a low-impedance ground plane on the component side to ensure that low-impedance ground is available throughout the layout.
- Do not extend the ground plane under high-impedance nodes sensitive to stray capacitances such as the amplifier's input terminals.
- Sockets are not recommended because they add significant inductance and parasitic capacitance. If sockets must be used, consider using zero-profile solderless sockets.
- Use low-inductance, surface-mounted components. Circuits using all surface-mount components with the OPA2662 will offer the best AC performance.
- A resistor ( $100 \Omega$ to $250 \Omega$ ) in series with the highimpedance inputs is recommended to reduce peaking.
- Plug-in prototype boards and wire-wrap boards will not function well. A clean layout using RF techniques is essential-there are no shortcuts.
- Some applications may require a limitation for the maximum output current to fiow. This can be achieved by adding a resistor (about $10 \Omega$ ) between supply lines 1 and 16, and, 8 and 9 (see also Figure 8). The tradeoff of this technique is a reduced output voltage swing. This is due to the voltage drop across the resistors caused by both the collector and the emitter currents.


## SUGGESTED LAYOUT

A completely assembled and tested demonstration board is available for the OPA2662 to speed prototyping. This board allows fast and easy performance testing during the design phase and for product qualification. The user can qualify the most important parameters within hours instead of days, while avoiding the hassles of an optimized board layout and power supply bypassing. The complete AC characterization was performed with the same type. Figure 7 shows the schematic and Figure 8 the silkscreen and double-sided layout. Request DEM-OPA2662-1GC to test the operational amplifier in the 16-pin DIP package.


FIGURE 8. Circuit Schematic of the DEM-OPA2662-1GC.


FIGURE 9. Silkscreen and Board Layouts of the DEM-OPA2662-1GC.

## TYPICAL APPLICATIONS



FIGURE 10. Single Ended to Differential Line Driver


FIGURE 11. Current Distribution Multiplexer


FIGURE 12. Laser Diode Driver.


FIGURE 13. Two Channel Current Output Driver.


FIGURE 14. Direct Feedback Buffer and 1 to 2 Demultiplexer.

> Or, Call Customer Service at 1-800-548-6132 (USA Only)


FIGURE 15. Analog/Digital Video Tape Record Amplifier.


FIGURE 16. Cascode Stage Driver.


The precise pulse response and the high slew rate enables the OPA2662 to be used in digital communication systems. Figure 16 shows the output amplifier for a high-speed data transmission system up to $440 \mathrm{Mbit/s}$. The current source output drives directly a $50 \Omega$ coax cable and guarantees a 1 V voltage drop over the termination resistor at the end of the cable. The input voltage to output voltage conversion factor is set by $R_{E} . C_{E}$ compensates the stray capacitance at the collector output. The generator rise and fall time equals to 1.19 ns and the OPA2662 slightly increases the rise and fall time to 1.26 ns .

FIGURE 17. Driver Amplifier for a Digital 440Mbit/s Transmission System.


FIGURE 18. Pulse Response of the 400 Mbit /s Line Driver.


FIGURE 19. Bidirectional Line Driver.


FIGURE 20. CRT Output Stage Driver for a 1600 X 1200 High-Resolution Graphic Monitor.

# Wideband, Low Power Voltage Feedback OPERATIONAL AMPLIFIER 

## FEATURES

- LOW POWER: 50mW PER AMP
- UNITY GAIN STABLE BANDWIDTH: 560MHz
- FAST SETTLING TIME: 15 ns to $0.01 \%$
- LOW INPUT BIAS CURRENT: $2.7 \mu \mathrm{~A}$
- DIFFERENTIAL GAIN/PHASE ERROR: 0.01\%/0.01 ${ }^{\circ}$
- PACKAGE: 14-pin DIP and 14-pin SOIC


## APPLICATIONS

- HIGH RESOLUTION VIDEO
- MONITOR PREAMPLIFIER
- CCD IMAGING AMPLIFIER
- ULTRASOUND SIGNAL PROCESSING
- ADC/DAC GAIN AMPLIFIER
- active filters
- high speed integrators
- DIFFERENTIAL AMPLIFIER


## DESCRIPTION

The OPA4650 is a quad, low power, wideband voltage feedback operational amplifier. It features a high bandwidth of 560 MHz as well as a 12 -bit settling time of only 15 ns . The low input bias current allows its use in high speed integrator applications, while the wide bandwidth and true differential input stage make it suitable for use in a variety of active filter applications. Its low distortion gives exceptional performance for telecommunications, medical imaging and video applications.
The OPA4650 is internally compensated for unitygain stability. This amplifier has a fully symmetrical differential input due to its "classical" operational amplifier circuit architecture. Its unusual combination of speed, accuracy and low power make it an outstanding choice for many portable, multi-channel and other high speed applications, where power is at a premium.
The OPA4650 is also available in single OPA650 and dual OPA2650 configurations.


[^29] Tel: (602) 746-1111 • Twx: 910-952-1111 - Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{FB}}=402 \Omega$ unless otherwise noted. $\mathrm{R}_{\mathrm{FB}}=25 \Omega$ for a gain of +1 .

| PARAMETER | CONDITIONS | OPA4650P, U |  |  | OPA4650PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |
| Closed-Loop Bandwidth ${ }^{(2)}$ | $\mathrm{G}=+1$ |  | 900 |  |  | *(1) |  | MHz |
|  | $\mathrm{G}=+2$ |  | 700 |  |  | * |  | MHz |
|  | $G=+5$ |  | 40 |  |  | * |  | MHz |
|  | $\mathrm{G}=+10$ |  | 80 |  |  | * |  | MHz |
| Slew Rate ${ }^{(3)}$ | $\mathrm{G}=+1,2 \mathrm{~V}$ Step |  | 1700 |  |  | * |  | V/us |
| At Minimum Specified Temperature |  |  | 1500 |  |  | * |  | V/ $\mu \mathrm{s}$ |
| Rise Time | 1 V Step |  | 5.3 |  |  | * |  | ns |
| Fall Time | 1 V Step |  | 5.9 |  |  | * |  | ns |
| Settling Time 0.01\% | $\mathrm{G}=+1,2 \mathrm{~V}$ Step |  | 15 |  |  | * |  | ns |
| 0.1\% | $\mathrm{G}=+1,2 \mathrm{~V}$ Step |  | 11.5 |  |  | * |  | ns |
| 1\% | $\mathrm{G}=+1,2 \mathrm{~V}$ Step |  | 6 |  |  |  |  | ns |
| Spurious Free Dynamic Range | $\mathrm{G}=+1, \mathrm{f}=5.0 \mathrm{MHz}$ |  | 82 |  |  | * |  | dBc |
|  | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=402 \Omega$ |  |  |  |  |  |  |  |
| Differential Gain | $\mathrm{G}=+2$, NTSC, $\mathrm{V}_{\mathrm{O}}=1.4 \mathrm{Vp}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 0.01 | 0.025 |  | * |  | \% |
|  | $G=+2$, NTSC, $V_{0}=1.4 \mathrm{Vp}, \mathrm{R}_{L}=400 \Omega$ $G=+2$, NTSC, $V^{\prime}=1.4 \mathrm{Vp}, \mathrm{R}_{\text {l }}=150 \Omega$ |  | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ | 0.015 0.03 |  | * |  | \% ${ }_{\text {\% }}$ |
| Differential Phase | $G=+2, N T S C, V^{\circ}=1.4 \mathrm{Vp}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ $\mathrm{G}=+2$, NTSC, $\mathrm{V}_{0}=1.4 \mathrm{Vp}, \mathrm{R}_{\mathrm{L}}=400 \Omega$ |  | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ | $\begin{gathered} 0.03 \\ 0.015 \end{gathered}$ |  | * |  | Degrees <br> Degrees |
| Gain Flatness | DC to 100 MHz |  | 0.1 |  |  | * |  | dB |
| Bandwidth for 0.1 dB of Flatness | $\mathrm{G}=+2$ |  | TBD |  |  | TBD |  |  |
| Crosstalk | Input Referred, 5 MHz , all hostile |  | TBD |  |  | * |  | dB |
|  | Input Referred, 5MHz, Channel-to-Channel |  | TBD |  |  | * |  | dB |
| OFFSET VOLTAGE |  |  |  |  |  |  |  |  |
| Input Offset Voltage |  |  | $\pm 1$ | $\pm 3$ |  | $\pm 0.35$ | $\pm 1$ | mV |
| Average Drift |  |  | $\pm 5$ |  |  | 3 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Power Supply Rejection ( $+\mathrm{V}_{\mathrm{s}}$ ) | $\mathrm{V}_{\mathrm{s}}= \pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ | 50 | 70 |  | 60 | * |  | dB |
| $\left(-V_{s}\right)$ | $\mathrm{s}= \pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ | 45 | 55 |  | 48 | * |  | dB |
| INPUT BIAS CURRENT |  |  |  |  |  |  |  |  |
| Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | 2 | 6 |  | * | 4 | $\mu \mathrm{A}$ |
| Over Temperature |  |  |  | 8 |  |  | 6 | $\mu \mathrm{A}$ |
| Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | 0.4 | 1.5 |  | * | * | $\mu \mathrm{A}$ |
| Over Temperature |  |  | 0.9 | 3.0 |  | * | * | $\mu \mathrm{A}$ |
| INPUT NOISE |  |  |  |  |  |  |  |  |
| Input Voltage Noise |  |  |  |  |  |  |  |  |
| Noise Density, $f=100 \mathrm{~Hz}$ |  |  | 23.2 |  |  | * |  | $\mathrm{nV} \sqrt{\mathrm{Hz}}$ |
| f $\mathrm{f}=10 \mathrm{kHz}$ |  |  | 7.5 |  |  | * |  | $\mathrm{nV} \sqrt{\mathrm{Hz}}$ |
| $f=1 \mathrm{MHz}$ |  |  | 7.1 |  |  | * |  | $\mathrm{nV} \sqrt{\mathrm{Hz}}$ |
| $f=10 \mathrm{~Hz}$ to 100 MHz |  |  | 7.2 |  |  | * |  | nV ,rms |
| Voltage Noise, BW $=10 \mathrm{~Hz}$ to 100 MH |  |  | 72 |  |  | * |  | $\mu \vee p$-p |
| Input Bias Current Noise |  |  |  |  |  |  |  |  |
| Current Noise Density, $f=0.1 \mathrm{~Hz}$ to |  |  | 1.1 |  |  | * |  | $\mathrm{pA} \sqrt{\mathrm{Hz}}$ |
| Noise Figure ( NF ) |  |  |  |  |  |  |  |  |
|  | $\mathrm{R}_{\mathrm{s}}=10 \mathrm{k} \Omega$ |  | 3.0 |  |  |  |  | dBm |
|  | $\mathrm{R}_{\mathrm{s}}=50 \Omega$ |  | 19.0 |  |  |  |  | dBm |
| INPUT VOLTAGE RANGE |  |  |  |  |  |  |  |  |
| Common-Mode Input Range |  |  |  |  |  |  |  | V |
| Over-Specified Temperature |  | $\pm 2.2$ | $\pm 2.8$ |  | * | * |  | V |
| Common-Mode Rejection | $\mathrm{V}_{\mathrm{CM}}=+2 \mathrm{~V}$ | 40 | 52 |  | TBD | TBD |  | dB |
| INPUT IMPEDANCE |  |  |  |  |  |  |  |  |
| Differential |  |  | 15 \|| 1 |  |  | * |  | $\mathrm{k} \Omega \\| \mathrm{pF}$ |
| Common-Mode |  |  | 16 \|| 1 |  |  | * |  | $\mathrm{M} \Omega \\| \mathrm{pF}$ |
| OPEN-LOOP GAIN |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $V_{0}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ | 45 | 51 |  | 47 | 55 |  | dB |
| Over Specified Temperature | $V_{O}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ | 43 | 49 |  | 45 | 53 |  | dB |
| OUTPUT |  |  |  |  |  |  |  |  |
| Voltage Output |  |  |  |  |  |  |  |  |
| Over Specified Temperature | No Load |  |  |  | * | * |  | V |
|  | $\mathrm{R}_{\mathrm{L}}=250 \Omega$ | $\pm 2.2$ | $\pm 2.5$ |  | * | * |  | V |
|  | $R_{L}=100 \Omega$ | $\pm 2.0$ | $\pm 2.5$ |  | * | * |  | V |
| Current Output | $+25^{\circ} \mathrm{C}$ to Max Temperature | $\pm 35$ | $\pm 50$ |  | $\pm 40$ | $\pm 55$ |  | mA |
| Over Specified Temperature |  | $\pm 25$ | $\pm 48$ |  | $\pm 30$ | $\pm 52$ |  | mA |
| Short Circuit Current |  |  | 60 |  |  |  |  | mA |
| Output Resistance | $1 \mathrm{MHz}, \mathrm{G}=+1$ |  | 0.2 |  |  | * |  | $\Omega$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Specified Operating Voltage |  |  | $\pm 5$ |  |  | * |  | V |
| Operating Voltage Range |  | $\pm 4.5$ |  | $\pm 5.5$ | * |  | * | V |
| Quiescent Current | All Channels |  | $\pm 21$ | $\pm 27$ |  | * | * | mA |
| Over Specified Temperature |  |  | $\pm 26$ | $\pm 31$ |  | * | * | mA |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Specification: P, U, PB, UB |  | -40 |  | +85 | * |  | * | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance, $\theta_{\text {JA }}$ |  |  |  |  |  |  |  |  |
| P |  |  | 120 |  |  | * |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| U |  |  | 170 |  |  | * |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) An asterisk (*) specifies the same value as the grade to the left. (2) Bandwidth can be negatively affected by a non-optimal PC board layout. Refer to the demonstration board layout for details. (3) Slew rate is rate of change from $10 \%$ to $90 \%$ of output voltage step.

The informaiion provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


## OPA4658

## Wideband, Low Power Current Feedback OPERATIONAL AMPLIFIER

## FEATURES

- UNITY GAIN BANDWIDTH: 900MHz
- LOW POWER: 47mW PER AMP
- LOW DIFF GAIN/PHASE ERRORS: $0.01 \% / 0.01^{\circ}$
- HIGH SLEW RATE: 2000V/ $\mu \mathrm{s}$
- GAIN FLATNESS: 0.1dB TO 200 MHz
- PACKAGE: 14-Pin DIP and 14-Pin SOIC


## APPLICATIONS

- MEDICAL IMAGING
- HIGH-RESOLUTION VIDEO
- HIGH-SPEED SIGNAL PROCESSING
- COMMUNICATIONS
- PULSE AMPLIFIERS
- ADC/DAC GAIN AMPLIFIER
- MONITOR PREAMPLIFIER
- CCD IMAGING AMPLIFIER


## DESCRIPTION

The OPA4658 is an ultra-wideband, low power current feedback video operational amplifier featuring a high slew rate and low differential gain/phase error. The current feedback design allows for superior large signal bandwidth, even at high gains. The low differential gain/phase errors, wide bandwidth and low
quiescent current make the OPA4658 a perfect choice for numerous video, imaging and communications applications.

The OPA4658 is internally compensated for unitygain stability. The OPA4658 is also available in dual, OPA2658 and single, OPA658 configurations.


International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

$T A=+25^{\circ} \mathrm{C}, \mathrm{VS}= \pm 5 \mathrm{~V}, \mathrm{RL}=100 \Omega, \mathrm{CL}=2 \mathrm{pF}$ unless otherwise noted.

| PARAMETER | CONDITION | OPA4658P, U |  |  | OPA4658PB, UB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| FREQUENCY RESPONSE <br> Closed-Loop Bandwidth <br> Slew Rate ${ }^{(2)}$ <br> At Minimum Specified Temperature <br> Settling Time: 0.01\% $0.1 \%$ $1 \%$ <br> Spurious Free Dynamic Range <br> Third-Order Intercept Point Differential Gain <br> Differential Phase <br> Gain Flainess <br> Bandwidth for 0.1 dB of Flatness Crosstalk | $\begin{gathered} \mathrm{G}=+1 \\ \mathrm{G}=+2 \\ \mathrm{G}=+5 \\ \mathrm{G}=+10 \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+1,2 \mathrm{~V} \text { Step } \\ \mathrm{G}=+1,2 \mathrm{~V} \text { tep } \\ \mathrm{f}=5 \mathrm{MHz}, \mathrm{G}=+1, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p} \\ \mathrm{f}=20 \mathrm{MHz}, \mathrm{G}=+1, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p} \\ \mathrm{f}=10 \mathrm{MHz} \\ \mathrm{G}=+2, \mathrm{NTSC}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{G}=+2, \mathrm{NTSC}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=400 \Omega \\ \mathrm{G}=+2, \mathrm{NTSC}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{Vp}-\mathrm{R}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{G}=+2, \mathrm{NTSC}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{Vpp-p}, \mathrm{R}_{\mathrm{L}}=400 \Omega \\ \mathrm{DC} \text { to } 100 \mathrm{MHz} \\ \mathrm{G}=+2 \end{gathered}$ <br> Input Referred, 5 MHz , all hostile Input Referred, 5 MHz , Channel-to-Channel |  | $\begin{gathered} 750 \\ 700 \\ 320 \\ 195 \\ 1700 \\ 1500 \\ 15 \\ 11.5 \\ 6 \\ 75 \\ \text { TBD } \\ \text { TBD } \\ 0.025 \\ 0.015 \\ 0.03 \\ 0.015 \\ 0.1 \\ \text { TBD } \\ \text { TBD } \\ \text { TBD } \end{gathered}$ | $\therefore$ |  | *(1) <br> * <br> * <br> * <br> * <br> * <br> * <br> * <br> TBD |  | MHz <br> MHz <br> MHz <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ ns ns ns dBc dBc dBm \% \% degrees degrees dB MHz dB dB |
| OFFSET VOLTAGE Input Offset Voltage Over Specified Temperature Power Supply Rejection (+Vs) | $\mathrm{V}_{\mathrm{S}}= \pm 4.5$ to $\pm 5.5 \mathrm{~V}$ | $\begin{aligned} & 50 \\ & 45 \end{aligned}$ | $\begin{gathered} \pm 5 \\ \pm 25 \\ 70 \\ 55 \end{gathered}$ | $\pm 8$ | $\begin{aligned} & 60 \\ & 48 \end{aligned}$ | $\pm 3$ 15 $*$ $*$ | $\pm 5$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT BIAS CURRENT Non-Inverting Over Temperature Inverting Over Temperature | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \hline \end{aligned}$ |  | * | ** | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| NOISE <br> Input Voltage Noise Density $\begin{aligned} & f=100 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \\ & f=10 \mathrm{kHz} \\ & f=1 \mathrm{MHz} \end{aligned}$ $f_{\mathrm{B}}=100 \mathrm{~Hz} \text { to } 200 \mathrm{MHz}$ <br> Inverting Input Bias Current <br> Noise Density: $f=10 \mathrm{MHz}$ <br> Non-Inverting Input Current <br> Noise Density: $\mathrm{f}=10 \mathrm{MHz}$ <br> Noise Figure (NF) | $G=T B D$ $\begin{aligned} & \mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{S}}=50 \Omega \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \end{aligned}$ |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $n V / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> dBm <br> dBm |
| INPUT VOLTAGE RANGE Common-mode Input Range Over Specified Temperature Common-mode Rejection | $V_{C M}= \pm 1 \mathrm{~V}$ | $\begin{gathered} \pm 2.5 \\ \pm 2.5 \\ 57 \end{gathered}$ | $\begin{gathered} \pm 3.0 \\ \pm 3.0 \\ 62 \end{gathered}$ |  | $*$ $*$ 75 | $\stackrel{*}{*}$ |  | $V$ $V$ $d B$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{array}{r} 15 \\| 1 \\ 1.6 \\| 1 \\ \hline \end{array}$ |  |  | * |  | $\begin{gathered} \mathrm{k} \Omega \\| \mathrm{pF} \\ \mathrm{M} \Omega \\| \mathrm{pF} \end{gathered}$ |
| OPEN-LOOP TRANSIMPEDANCE Open-loop Transimpedance Over Specified Temperature | $\begin{aligned} & V_{O}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ & V_{\mathrm{O}}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \end{aligned}$ | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| OUTPUT <br> Voltage Output <br> Over Specified Temperature <br> Voltage Output <br> Over Specified Temperature <br> Voltage Output <br> Over Specified Temperature <br> Current Output <br> Over Specified Temperature <br> Short Circuit Current <br> Output Resistance | No Load $\begin{aligned} & R_{L}=250 \Omega \\ & R_{L}=100 \Omega \end{aligned}$ <br> $+25^{\circ} \mathrm{C}$ to max Temperature $1 \mathrm{MHz}, \mathrm{G}=+1$ | $\begin{aligned} & \pm 2.7 \\ & \pm 2.5 \\ & \pm 2.7 \\ & \pm 2.5 \\ & \pm 2.2 \\ & \pm 2.0 \\ & \pm 40 \\ & \pm 30 \end{aligned}$ | $\begin{gathered} \pm 2.9 \\ \pm 2.75 \\ \pm 2.9 \\ \pm 2.7 \\ \pm 2.8 \\ \pm 2.5 \\ \pm 52 \\ \pm 48 \\ 60 \\ 0.2 \end{gathered}$ |  | $*$ $*$ $*$ $*$ $*$ | * |  | $V$ $V$ $V$ $V$ $V$ $V$ $V$ V mA mA |
| POWER SUPPLY <br> Specified Operating Voltage <br> Operating Voltage Range <br> Quiescent Current <br> Over Specified Temperature | All Channels | $\pm 4.5$ | $\begin{gathered} \pm 5 \\ \pm 19 \\ \pm 20 \end{gathered}$ | $\begin{aligned} & \pm 5.5 \\ & \pm 31 \\ & \pm 34 \end{aligned}$ | * | * | * | $\begin{gathered} V \\ V \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE Specification: P, U, PB, UB Thermal Resistance, $\theta_{\mathrm{JA}}$ $\stackrel{\mathrm{P}}{\mathrm{U}}$ |  | -40 | $\begin{aligned} & 120 \\ & 170 \end{aligned}$ | +85 | * | * | * | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) An asterisk (*) specifies the same value as the grade to the left. (2) Slew rate is rate of change from $10 \%$ to $90 \%$ of output voltage step.

[^30]$=3=3$


## FEATURES

- WIDE GAIN CONTROL RANGE: 80dB
- SMALL PACKAGE: 8-pin SOIC or DIP
- WIDE BANDWIDTH: 30MHz
- LOW VOLTAGE NOISE: $2.2 \mathrm{nV} / \sqrt{\mathrm{Hz}}$
- FAST GAIN SLEW RATE: 300dB/ $\mu \mathrm{s}$
- EASY TO USE


## DESCRIPTION

The VCA610 is a wideband, continuously variable, voltage controlled gain amplifier. It provides lineardB gain control with op amp style, high impedance inputs. It is designed to be used as a flexible gain control element in a variety of electronic systems.
The VCA610 has a gain control range of $80 \mathrm{~dB}(-40 \mathrm{~dB}$ to +40 dB ) providing both gain and attenuation for maximum flexibility in a small 8-pin SOIC or plastic dual-in-line package. The broad attenuation range can be used for gradual or controlled channel turn-on and turn-off for applications in which abrupt gain changes can create artifacts or other errors. In addition, the output can be disabled to provide -80 dB of attenuation. Group delay variation with gain is typically less than $\pm 2$ ns across a bandwidth of 1 to 15 MHz .
The VCA610 has a noise figure of 3.5 dB (with an $\mathrm{R}_{s}$ of $200 \Omega$ ) including the effects of both current and voltage noise, $1.4 \mathrm{pA} / \sqrt{\mathrm{Hz}}$ and $2.2 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ respectively. Instantaneous output dynamic range is 70 dB for gains of 0 dB to +40 dB with 1 MHz noise bandwidth. The output is capable of driving $100 \Omega$. The high speed, $300 \mathrm{~dB} / \mu \mathrm{s}$, gain control signal is an easy to generate unipolar voltage that varies the gain linearly in $\mathrm{dB} / \mathrm{V}$.

## APPLICATIONS

- ULTRASOUND
- AGC AMPLIFIER
- ANALYTICAL INSTRUMENTATION
- SONAR
- ACTIVE FILTERS
- LOG AMPLIFIER
- IF CIRCUITS
- CCD CAMERAS

The VCA610 is designed with a very fast overload recovery time of only 200 ns . This allows a large signal transient to overload the output at high gain, without obscuring low-level signals following closely behind. The excellent overload recovery time and distortion specifications optimize this device for lowlevel doppler measurements.


## SPECIFICATIONS

## ELECTRICAL

All specifications at $V_{S}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{R}_{\mathrm{S}}=0 \Omega$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | VCA610AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUT NOISE <br> Input Voltage Noise Input Current Noise Noise Figure | $\begin{gathered} \mathrm{G}=+40 \mathrm{~dB}, \mathrm{R}_{\mathrm{S}}=0 \Omega \\ \mathrm{G}=-40 \mathrm{~dB} \text { to }+40 \mathrm{~dB} \\ \mathrm{G}=+40 \mathrm{~dB}, \mathrm{R}_{\mathrm{S}}=200 \Omega \end{gathered}$ |  | $\begin{aligned} & 2.2 \\ & 1.4 \\ & 3.5 \end{aligned}$ |  | $\begin{gathered} \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT <br> Input Impedance <br> Bias Current <br> Offset Current <br> Differential Voltage Range <br> Common-Mode Voltage Range Common-Mode Rejection | Common-Mode All Gains All Gains | 2 | $\begin{gathered} 1 \\| 1 \\ 6 \\ 2 \\ 2 \\ (1) \\ 2.5 \\ 50 \end{gathered}$ |  | $\begin{gathered} \mathrm{M} \Omega \\| \mathrm{pF} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mathrm{Vp-p} \\ \mathrm{~dB} \end{gathered}$ |
| GAIN <br> Specified Gain Range <br> Gain Accuracy, (2) <br> Gain Accuracy Temperature Drift Gain with Output Disabled | $\begin{gathered} -40 \mathrm{~dB} \leq \mathrm{G} \leq+40 \mathrm{~dB} \\ \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ +0.1 \mathrm{~V} \leq \mathrm{V}_{\mathrm{C}} \leq+2.0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz} \end{gathered}$ | -40 | $\begin{gathered} \pm 0.5 \\ \pm 0.01 \\ -80 \end{gathered}$ | $\begin{aligned} & +40 \\ & \pm 2 \end{aligned}$ | $\begin{gathered} \mathrm{dB} \\ \mathrm{~dB} \\ \mathrm{~dB} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| GAIN CONTROL <br> Gain Scaling Factor <br> Control Voltage ( $\mathrm{V}_{\mathrm{c}}$ ) <br> Bandwidth <br> Slew Rate <br> Settling Time: $1 \%$ <br> Input Impedance <br> Input Bias Current <br> Output Offset Change ${ }^{(3)}$ | $\begin{gathered} -40 \mathrm{~dB} \leq \mathrm{G} \leq+40 \mathrm{~dB} \\ \mathrm{G}=-40 \mathrm{~dB}\left(\mathrm{~V}_{\mathrm{c}}=0 \mathrm{~V}\right) \text { to }+40 \mathrm{~dB}\left(\mathrm{~V}_{\mathrm{C}}=-2 \mathrm{~V}\right) \\ -3 \mathrm{~dB} \\ 80 \mathrm{~dB} \text { Gain Step } \\ \mathrm{V}_{\mathbb{N}}=10 \mathrm{mVDC}, \Delta \mathrm{G}=80 \mathrm{~dB} \\ \text { All Gains } \\ \Delta \mathrm{G}=80 \mathrm{~dB} \end{gathered}$ | 0 | $\begin{gathered} 40 \\ \\ 1 \\ 300 \\ 800 \\ 1 \\| 1 \\ 2 \\ \pm 30 \end{gathered}$ | $-2$ $\pm 75$ | dB/V <br> V <br> MHz <br> $d B / \mu s$ ns $\mathrm{M} \Omega \\| \mathrm{pF}$ $\mu \mathrm{A}$ mV |
| FREQUENCY RESPONSE <br> Bandwidth, Small-Signal <br> Bandwidth, Large-Signal <br> Group Delay Variation $\begin{aligned} & 0 \mathrm{~dB} \leq \mathrm{G} \leq+40 \mathrm{~dB} \\ & -40 \mathrm{~dB} \leq \mathrm{G}<0 \mathrm{~dB} \end{aligned}$ <br> Output Slew Rate <br> Overload Recovery(4) <br> Two-tone Intermodulation Distortion(5) <br> Two-tone, 3rd Order IMD Intercept ${ }^{(5)}$ | -3 dB , All Gains $V_{0}=1 V p-p, G \geq 0 d B$ $\begin{gathered} f=1 \text { to } 15 \mathrm{MHz} \\ f=1 \text { to } 15 \mathrm{MHz} \\ V_{0}=1 \mathrm{Vp}-\mathrm{p} \end{gathered}$ <br> Small-Signal <br> Small-Signal |  | $\begin{gathered} 30 \\ 25 \\ \\ \pm 1 \\ \pm 2 \\ 60 \\ 200 \\ -50 \\ 15 \end{gathered}$ | $\begin{aligned} & \pm 2 \\ & \pm 3 \end{aligned}$ | MHz <br> MHz <br> ns <br> ns <br> $\mathrm{V} / \mu \mathrm{s}$ ns <br> dBC <br> dBm |
| OUTPUT <br> Voltage Swing ${ }^{(1)}$ $\begin{aligned} & \mathrm{G}=+40 \mathrm{~dB} \\ & \mathrm{G}=0 \mathrm{~dB} \end{aligned}$ <br> Output Voltage Limit <br> Short-Circuit Current Instantaneous Dynamic Range (IDR) ${ }^{(6)}$ $\mathrm{G}=0 \mathrm{~dB} \text { to }+40 \mathrm{~dB}$ <br> Offset <br> Output Resistance | Continuous to Common $\begin{gathered} V_{0}=1.5 \mathrm{Vp}-\mathrm{p} \\ \mathrm{G}=-40 \mathrm{~dB} \\ \mathrm{f}=1 \mathrm{MHz} \text {, All Gains } \end{gathered}$ | $\begin{aligned} & 2 \\ & 1 \end{aligned}$ | $\begin{gathered} 3 \\ 1.5 \\ \text { al to } \mathrm{Gr} \\ \pm 80 \\ \\ 70 \\ \pm 10 \\ 10 \end{gathered}$ | $\pm 30$ | $\begin{gathered} \mathrm{Vp}-\mathrm{p} \\ \mathrm{Vp}-\mathrm{p} \\ \mathrm{~mA} \\ \\ \mathrm{~dB} \\ \mathrm{mV} \\ \Omega \end{gathered}$ |
| POWER SUPPLY <br> Specification <br> Operation PSR <br> Quiescent Current | $\pm 5 \mathrm{VDC}$ Recommended <br> Output Referred, $f=100 \mathrm{kHz}$ | $\begin{gathered} \pm 4.5 \\ \pm 4 \\ 40 \end{gathered}$ | $\begin{array}{r} 50 \\ 26 \\ \hline \end{array}$ | $\begin{gathered} \pm 5.5 \\ \pm 6 \\ \\ 32 \\ \hline \end{gathered}$ | VDC <br> VDC <br> dB <br> mA |
| TEMPERATURE <br> Specification Operation $\theta_{J A}$ AP AU | Applies to Temperature Drift Specs | $\begin{aligned} & -25 \\ & -40 \end{aligned}$ | $\begin{gathered} 90 \\ 100 \end{gathered}$ | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) See Input/Output Range discussion in Applications Information Section (Figure 2). (2) Gain is laser trimmed and tested over the -40 dB to +40 dB gain range; $V_{i N}=1 \mathrm{Vp}-\mathrm{p}$ for gains less than $O d B ; V_{\text {OUT }}=1 \mathrm{Vp}-\mathrm{p}$ for gains of 0 dB to +40 dB . (3) Output offset change from offset at $G=-40 \mathrm{~dB}$. (4) Gain $=+40 \mathrm{~dB}$; Input step of 2 V to 2 mV ; time required for output to return from saturation to linear operation. (5) $\mathrm{V}_{\mathbb{I}}=7 \mathrm{mVp}-\mathrm{p}, \mathrm{V}_{\text {out }}=700 \mathrm{mVp-p}$ (250mVrms); Output Power $=-10 \mathrm{dBm} /$ /tone, equal amplitude tones of $5 \mathrm{MHz} \pm 500 \mathrm{~Hz}, \mathrm{G}=+40 \mathrm{~dB}$. See typical performance curves. (6) With $\mathrm{R}_{\mathrm{S}}=0 \Omega$, and noise bandwidth of 1 MHz . IDR $=20 \log \left(\mathrm{~V}_{\text {ORMS }} /\left(e_{\text {ORMS }} \times \sqrt{B W}\right)\right)$; where $\mathrm{V}_{\text {ORMS }}$ is rms output voltage, $\mathrm{e}_{\text {ORMS }}$ is output noise spectral density, and BW is noise bandwidth.

PIN CONFIGURATION


ORDERING INFORMATION

| MODEL | PACKAGE |
| :--- | :---: |
| VCA610AP | 8-pin Plastic DIP |
| VCA610AU | 8-pin Plastic SOIC |

## PACKAGE INFORMATION ${ }^{(1)}$

|  |  | PACKAGE DRAWING |
| :--- | :---: | :---: |
| MODEL | PACKAGE | NUMBER |
| VCA610AP | 8-pin Plastic DIP | 006 |
| VCA610AU | 8-pin Plastic SOIC | 182 |

NOTE:(1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ABSOLUTE MAXIMUM RATINGS



[^31]
## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES

At $V_{S}= \pm 5 V D C, R_{L}=500 \Omega, R_{S}=0 \Omega$, and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.





At $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{R}_{\mathrm{S}}=0 \Omega$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.


"DIAMOND PATTERN" RESPONSE


## APPLICATIONS INFORMATION

## CIRCUIT DESCRIPTION

The VCA610 is a wideband voltage amplifier having a voltage-controlled gain, as modeled in Figure 1. The circuit's basic voltage amplifier responds to the control of an internal gain control amplifier. At its input, the voltage amplifier presents the high impedance of a differential stage, permitting termination freedom in impedance matching. To preserve termination options, no internal circuitry connects to the input bases of this differential stage. For this reason, the user should provide DC return paths to ground for the input base currents either through a grounded termination resistor or a direct connection to ground. The differential input stage also permits rejection of common-mode signals to remove ground bounce effects. At its output, the voltage amplifier presents the low impedance of class A-B emitter-follower stage, again simplifying impedance matching. An openloop design produces wide bandwidth at all gain levels and avoids the added overload-recovery and propagation delays of feedback designs. Repeated use of differential stages minimizes offset effects for reduced feedthrough of the gain control signal. A ground-sensing, differential to single-ended converter retains the low offset in the amplifier output stage.


FIGURE 1. Block Diagram of the VCA610.
A user-applied voltage, $\mathrm{V}_{\mathrm{C}}$, controls the amplifier's gain magnitude through a high-speed control circuit. Gain polarity can be either inverting or noninverting depending upon the amplifier input driven by the input signal. Use of the inverting input is recommended since this connection tends to minimize positive feedback from the output to the noninverting input. The gain control circuit presents the high input impedance of a noninverting op amp connection.
Control voltage $\mathrm{V}_{\mathrm{C}}$ varies the amplifier gain according to the exponential relationship $\mathrm{G}(\mathrm{V} / \mathrm{V})=10^{-2(\mathrm{Vc}+1)}$. This translates to the linear, logarithmic relationship $\mathrm{G}(\mathrm{dB})=-40-40 \mathrm{~V}_{\mathrm{C}}$. Thus, $G(d B)$ varies linearly over the specified -40 dB to
+40 dB range as $\mathrm{V}_{\mathrm{C}}$ varies from 0 to -2 V . Optionally, making $\mathrm{V}_{\mathrm{C}}$ slightly positive, $\geq 0.1 \mathrm{~V}$, effectively disables the amplifier, producing 80 dB of attenuation.
Internally, the gain control circuit varies the amplifier gain through a time-proven method which exploits the linear relationship between the transconductance, $\mathrm{g}_{\mathrm{m}}$, of a bipolar transistor and the transistor's bias current. Varying the bias currents of differential stages varies $\mathrm{g}_{\mathrm{m}}$ to control the voltage gain of the VCA610. Relying on transistor $\mathrm{g}_{\mathrm{m}}$ to set gain also avoids the need for a noise-producing gain-set resistor in the amplifier input circuit. This reliance normally introduces a high thermal sensitivity to the gain. However, the VCA610 employs specialized analog signal processing that removes this thermal effect.

## INPUT/OUTPUT RANGE

The VCA610's 80 dB gain range allows the user to handle an exceptionally wide range of input signal levels. If the unit's input and output voltage range specifications are exceeded, however, signal distortion and amplifier overloading will occur. The VCA610's maximum input and output voltage range is best illustrated in Figure 2.


FIGURE 2. Input and Output Range.

Figure 2 plots output power vs input power for five voltage gains spaced at 20 dB intervals. The 1 dBm compression points occur where the actual output power (solid lines) deviates by -1 dBm from the ideal output power (dashed lines). Compression is produced by different mechanisms depending on the selected gain. For example, at $G=-40 \mathrm{~dB}$, 1 dBm compression occurs when the input signal approaches approximately $3 \mathrm{Vp}-\mathrm{p}\left(13.5 \mathrm{dBm}\right.$ for $\mathrm{R}_{\mathrm{s}}=50 \Omega$ ). Input overloading is the compression mechanism for all gains from -40 dB to about -5 dB . For gains between -5 dB and +5 dB , the compression is due to internal gain stage overloading. Compression over this gain range occurs when the output signal becomes distorted as internal gain stages become overdriven. At $\mathrm{G}=0 \mathrm{~dB}, 1 \mathrm{dBm}$ compression occurs when the input exceeds approximately $1.5 \mathrm{Vp}-\mathrm{p}(7.5 \mathrm{dBm})$. At gains greater than about 5 dB , the compression mechanism is due to output stage overloading. Output overloading occurs
when either the maximum output voltage swing or output current is exceeded. The VCA610's high output current of $\pm 80 \mathrm{~mA}$ insures that virtually all output overloads will be limited by voltage swing rather than by current limiting. At $\mathrm{G}=+40 \mathrm{~dB}, 1 \mathrm{dBm}$ compression occurs when the output voltage approaches $3 \mathrm{Vp}-\mathrm{p}\left(3.5 \mathrm{dBm}\right.$ for $\left.\mathrm{R}_{\mathrm{L}}=500 \Omega\right)$. Table I below summarizes these results.

| GAIN RANGE | OUTPUT COMPRESSION <br> MECHANISM | TO PREVENT <br> OPERATE WITHIN |
| :--- | :---: | :---: |
| $-40 \mathrm{~dB}<\mathrm{G}<-5 \mathrm{~dB}$ | Input Stage Overload | Input Voltage Range |
| $-5 \mathrm{~dB}<\mathrm{G}<+5 \mathrm{~dB}$ | Internal Stages Overloading | Output Voltage Range |
| $+5 \mathrm{~dB}<\mathrm{G}<+40 \mathrm{~dB}$ | Output Stage Overload | Output Voltage Range |

TABLE I. Output Signal Compression.

## WIRING PRECAUTIONS

Maximizing the VCA610's capability requires some wiring precautions and high-frequency layout techniques. In general, printed circuit board conductors should be as short and as wide as possible to provide low resistance, low impedance signal paths. Stray signal coupling from the output or power supplies to the inputs should be minimized. Unused inputs should be grounded as close to the package as possible.
Low impedance ground returns for signal and power are essential. Proper supply bypassing is also extremely critical and must always be used. Both power supply leads should be bypassed to ground as close as possible to the amplifier pins. Tantalum capacitors ( $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ ) with very short leads are recommended. Surface mount bypass capacitors will provide excellent results due to their low lead inductance.

## OVERLOAD RECOVERY

As shown in Figure 2, the onset of overload occurs whenever the actual output begins to deviate from the ideal expected output. If possible, the user should operate the VCA6ió within the iinear regions shown in order io minimize signal distortion and overload delay time. However, instances of amplifier overload are actually quite common in Automatic Gain Control (AGC) circuits which involve the application of variable gain to signals of varying levels. The VCA610's design incorporates circuitry which allows it to recover from most overload conditions in 200 ns or less. Overload recovery time is defined as the time required for the output to return from overload to linear operation following the removal of either an input or gain control overdrive signal.

## OFFSET ADJUSTMENT

Where desired, the offset of the VCA610 can be removed as shown in Figure 3. This circuit simply presents a DC voltage to one of the amplifier's inputs to counteract the offset error voltage. For best offset performance, the trim adjustment should be made with the amplifier set at the maximum gain of the intended application. The offset voltage of the VCA610 varies with gain, limiting the complete offset cancellation to


3a) Optional Offset Adjustment.


3b) Control Line Filtering.
FIGURE 3. Optional Offset Adjustment and Control Line Filtering.
one selected gain. Selecting the maximum gain optimizes offset performance for higher gains where high amplification of the offset effects produces the greatest output offset. Two features minimize the offset control circuit's noise contribution to the amplifier input circuit. First, making the resistance of $R_{2}$ a low value minimizes the noise directly introduced by the control circuit. This reduces both the thermal noise of the resistor and the noise produced by the resistor with the amplifier's input noise current. A second noise reduction results from capacitive bypass of the potentiometer output. This filters out power supply noise that would otherwise couple to the amplifier input.
This filtering action would diminish as the wiper position approaches either end of the poientiometer büt practical conditions prevent such settings. Over its full adjustment range, the offset control circuit produces a $\pm 5 \mathrm{mV}$ offset correction for the values shown. However, the VCA610 only requires one tenth of this range for offset correction, assuring that the potentiometer wiper will always be near the potentiometer center. With this setting, the resistance seen at the wiper remains high and this stabilizes the filtering function.

## GAIN CONTROL

The VCA610's gain is controlled by means of a unipolar negative voltage applied between ground and the gain control input, pin 3. If use of the output disable feature is required, a ground-referenced bipolar voltage is needed. Output disable occurs for $+0.1 \mathrm{~V} \leq \mathrm{V}_{\mathrm{C}} \leq+2 \mathrm{~V}$, and produces 80 dB of attenuation. The control voltage should be limited to +2 V in disable mode, and -2 V in the gain mode in order to prevent saturation of internal circuitry.

The VCA610's gain control input has a -3 dB bandwidth of 1 MHz and varies with frequency as shown in the Typical Performance Curves. This wide bandwidth, although useful for many applications, can allow high frequency noise to modulate the gain control input. In practice, this can be easily avoided by filtering the control input as shown in Figure $3 \mathrm{~b} . \mathrm{R}_{\mathrm{p}}$ should be no greater than $100 \Omega$ so as not to introduce gain errors by interacting with the gain control's input bias current of $2 \mu \mathrm{~A}$.

## INPUT PROTECTION

Electrostatic damage (ESD) has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The VCA610 incorporates on-chip ESD protection diodes as shown in Figure 4. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.


FIGURE 4. Internal ESD Protection.

All pins on the VCA610 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the pin voltage exceeds either power supply by about 0.7 V . This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30 mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10 mA whenever possible.
The internal protection diodes are designed to withstand 2.5 kV (using Human Body Model) and provides adequate ESD protection for most normal handling procedures. However, static protection is strongly recommended since static damage can cause subtle changes in amplifier operational characteristics without necessarily destroying the device.

## DEMONSTRATION BOARDS

Demonstration boards to speed prototyping are available. Request DEM-VCA610AP-C for 8-pin DIP.

## APPLICATIONS

The electronically variable gain of the VCA610 suits pulseecho imaging systems well. Such applications include medical imaging, non-destructive structural inspection and sonar.

The amplifier's variable gain also serves AGC amplifiers, amplitude-stabilized oscillators, log amplifiers and exponential amplifiers. The discussions below present examples of these applications.

## ULTRASOUND TGC AMPLIFIER

The Figure 5 block diagram illustrates the fundamental configuration common to pulse-echo imaging systems. A piezoelectric crystal serves as both the ultrasonic pulse generator and the echo monitor transducer. A transmit/ receive ( $\mathrm{T} / \mathrm{R}$ ) switch isolates the monitor amplifier from the crystal during the pulse generation cycle and, then, connects the amplifier to the crystal during the echo monitor cycle.


FIGURE 5. Typical Ultrasound Application.
During the monitor (receive) cycle, the control voltage $\mathrm{V}_{\mathrm{C}}$, varies the amplifier gain. The gain is varied for three basic signal processing requirements of a transducer array based beamformer: compensation for depth attenuation effects, sometimes called Time Gain Compensation (TGC); receive apodization or windowing for reducing side lobe energy; and dynamic aperture sizing for better near field resolution.
Time gain compensation increases the amplifier's gain as the ultrasound signal moves through the material to compensate for signal attenuation versus material depth. For this purpose, a ramp signal applied to the VCA610 gain control input linearly increases the dB gain of the VCA610 with time. The gain control provides signal apodization or windowing with transducer arrays connected to amplifier arrays. Selective weighting of amplifier gains across the transducer aperture suppresses side lobe effects in the beamformer output to reduce image artifacts. Gain controlled attenuation or disabling the amplifier can be used to dynamically size the array aperture for better near field resolution. The controlled attenuation of the VCA610 minimizes switching artifacts and eliminates the bright radial rings that can result. The VCA610's 80 dB gain range accommodates these functions.

## WIDE-RANGE LOW-NOISE VCA

Figure 6 combines two VCA610s in series, extending the overall gain range and improving noise performance. This combination produces a gain equal to the sum of the two amplifier's logarithmic gains for a composite range of

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

-80 dB to +80 dB . Simply connecting $\mathrm{V}_{\mathrm{C} 1}$ and $\mathrm{V}_{\mathrm{C} 2}$ to the same 0 to -2 V gain control voltage can produce this range, however, separate control voltages for the two amplifiers offer a noise performance improvement. In that configuration, each amplifier separately controls one half the gain range in a manner that always holds $G_{1}$ at the maximum level possible.


|  | GAIN |  |
| :--- | :---: | :---: |
|  | -80 dB to 0dB | 0dB to 80 dB |
| $V_{\mathrm{C}_{1}}$ | 0 to -2 V | -2 V |
| $\mathrm{G}_{1}$ | -40 dB to +40 dB | +40 dB |
| $\mathrm{~V}_{\mathrm{C} 2}$ | 0 V | 0 to -2 V |
| $\mathrm{G}_{2}$ | -40 dB | -40 dB to +40 dB |

FIGURE 6. Two Series Connected VCA610s Expand the Gain Range and Improve Noise Performance.

At higher gains, variation of $\mathrm{V}_{\mathrm{C} 2}$ alone makes $\mathrm{VCA}_{2}$ provide all of the gain control, leaving the gain of $\mathrm{VCA}_{1}$ fixed at its maximum of 40 dB . This gain maximum corresponds to the maximum bias currents in $\mathrm{VCA}_{1}$, minimizing this amplifier's noise. Thus, for composite circuit gains of 0 dB to +80 dB , $\mathrm{V}_{\mathrm{CA} 1}$ serves as a low-noise, fixed-gain preamp.
For lower composite gains, $\mathrm{VCA}_{1}$ provides the gain control and $\mathrm{VCA}_{2}$ acts as a fixed attenuator. There, variation of $\mathrm{V}_{\mathrm{C} 1}$ varies $G_{1}$ from -40 dB to +40 dB while $\mathrm{V}_{\mathrm{C} 2}$ remains fixed at 0 V for $\mathrm{G}_{2}=-40 \mathrm{~dB}$. This mode produces the -80 dB to 0 dB segment of the compositc gain range.

## WIDE-RANGE AGC AMPLIFIER

The voltage-controlled gain feature of the VCA610 makes this amplifier ideal for precision AGC applications with control ranges as large as 60 dB . The AGC circuit of Figure 7 adds an op amp and diode for amplitude detection, a holding capacitor to store the control voltage and resistors $\mathrm{R}_{1}$ through $\mathrm{R}_{3}$ that determine attack and release times. Resistor $\mathrm{R}_{4}$ and capacitor $\mathrm{C}_{\mathrm{C}}$ phase compensate the AGC feedback loop. The op amp compares the positive peaks of output $V_{o}$ with a DC reference voltage $V_{R}$. Whenever a $V_{O}$ peak exceeds $V_{R}$, the OPA620 output swings positive, forward biasing the diode and charging the holding capacitor. This drives the capacitor voltage in a positive direction, reducing the amplifier gain. $\mathrm{R}_{3}$ and the $\mathrm{C}_{\mathrm{H}}$ largely determine the attack time of this AGC correction.


FIGURE 7. This AGC Circuit Maintains a Constant Output Amplitude for a 1000:1 Input Range.

Between gain corrections, resistor $\mathrm{R}_{1}$ charges the capacitor in a negative direction, increasing the amplifier gain. $\mathbf{R}_{1}, \mathbf{R}_{2}$ and $\mathrm{C}_{\mathrm{H}}$ determine the release time of this action. Resistor $\mathrm{R}_{2}$ forms a voltage divider with $R_{1}$, limiting the maximum negative voltage developed on $\mathrm{C}_{\mathrm{H}}$. This limit prevents input overload of the VCA610's gain control circuit.


FIGURE 8. Adding Wein-bridge Feedback to the AGC Circuit of Figure 7 Produces an Amplitude Stabilized Oscillator.

## STABILIZED WEIN-BRIDGE OSCILLATOR

Adding Wein-bridge feedback to the above AGC amplifier produces an amplitude-stabilized oscillator. Shown in Figure 8, this alternative requires the addition of just two resistors ( $\mathrm{R}_{\mathrm{w}_{1}}, \mathrm{R}_{\mathrm{w}_{2}}$ ) and two capacitors ( $\mathrm{C}_{\mathrm{w} 1}, \mathrm{C}_{\mathrm{w}_{2}}$ ).
Connecting the feedback network to the amplifier's noninverting input introduces positive feedback to induce oscillation. The feedback factor displays a frequency dependence due to the changing impedances of the $\mathrm{C}_{\mathrm{w}}$ capacitors. As frequency increases, the decreasing impedance of the $\mathrm{C}_{\mathrm{W} 2}$ increases the feedback factor. Simultaneously, the decreasing impedance of the $\mathrm{C}_{\mathrm{W} 1}$ decreases this factor.
Analysis shows that the maximum factor occurs at $\mathrm{f}=$ $1 / 2 \pi \mathrm{R}_{\mathrm{w}} \mathrm{C}_{\mathrm{w}}$, making this the frequency most conducive to oscillation. At this frequency the impedance magnitude of $\mathrm{C}_{\mathrm{w}}$ equals $\mathrm{R}_{\mathrm{w}}$ and inspection of the circuit shows that this condition produces a feedback factor of $1 / 3$. Thus, selfsustaining oscillation requires a gain of three through the amplifier. The AGC circuitry establishes this gain level. Following initial circuit turn on, $\mathrm{R}_{1}$ begins charging $\mathrm{C}_{\mathrm{H}}$ negative, increasing the amplifier gain from its minimum. When this gain reaches three, oscillation begins at $\mathrm{f}=$ $1 / 2 \pi R_{w} C_{w}$ and $R_{1}$ 's continued charging effect makes the oscillation amplitude grow. This growth continues until that amplitude reaches a peak value equal to $\mathrm{V}_{\mathrm{R}}$. Then, the AGC circuit counteracts the $R_{1}$ effect, controlling the peak amplitude at $V_{R}$ by holding the amplifier gain at a level of three. Making $V_{R}$ an $A C$ signal, rather than a $D C$ reference, produces amplitude modulation of the oscillator output.

## LOW-DRIFT WIDEBAND LOG AMP

The VCA610 can be used to provide a $250 \mathrm{kHz}(-3 \mathrm{~dB}) \log$ amp with low offset voltage and low gain drift.
The exponential gain control characteristic of the VCA610 permits simple generation of a temperature-compensated logarithmic response. Enclosing the exponential function in an op amp feedback path inverts this function, producing the log response. Figure 9 shows the practical implementation of this technique. A DC reference voltage, $\mathrm{V}_{\mathrm{R}}$, sets the VCA610 inverting input voltage. This makes the amplifier's output voltage $\mathrm{V}_{\mathrm{OA}}=-\mathrm{GV}_{\mathrm{R}}$ where $\mathrm{G}=10^{-2\left(\mathrm{Vc}_{\mathrm{c}}+1\right)}$.
A second input voltage also influences $\mathrm{V}_{\mathrm{OA}}$ through control of gain $G$. The feedback op amp forces $V_{O A}$ to equal the input voltage $\mathrm{V}_{\text {IN }}$ connected at the op amp inverting input. Any difference between these two signals drops across $\mathrm{R}_{3}$, producing a feedback current that charges $\mathrm{C}_{\mathrm{C}}$. The resulting change in $\mathrm{V}_{\mathrm{oL}}$ adjusts the gain of the VCA610 to change $\mathrm{V}_{\mathrm{OA}}$. At equilibrium, $\mathrm{V}_{\mathrm{OA}}=\mathrm{V}_{\mathrm{IN}}=-\mathrm{V}_{\mathrm{R}} 10^{-2\left(\mathrm{Vc}_{\mathrm{c}}+1\right)}$. The op amp forces this equality by supplying the gain control voltage $\mathrm{V}_{\mathrm{C}}=\mathrm{R}_{1} \mathrm{~V}_{\mathrm{OL}} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)$. Combining the last two expressions and solving for $\mathrm{V}_{\mathrm{OL}}$ yields the circuit's logarithmic response.

$$
\mathrm{V}_{\mathrm{OL}}=-\left(1+\mathrm{R}_{2} / \mathrm{R}_{1}\right)\left[1+0.5 \mathrm{LOG}\left(-\mathrm{V}_{\mathrm{IN}} / \mathrm{V}_{\mathrm{R}}\right)\right]
$$

Examination of this result illustrates several circuit characteristics. First, the argument of the $\log$ term, $-\mathrm{V}_{\mathrm{IN}} / \mathrm{V}_{\mathrm{R}}$, reveals an option and a constraint. In Figure 9, $\mathrm{V}_{\mathrm{R}}$ represents
a DC reference voltage. Optionally, making this voltage a second signal produces log-ratio operation. Either way, the Log term's argument constrains the polarities of $V_{R}$ and $V_{I N}$. These two voltages must be of opposite polarities to ensure a positive argument. This polarity combination results when $\mathrm{V}_{\mathrm{R}}$ connects to the inverting input of the VCA610. Alternately, switching $\mathrm{V}_{\mathrm{R}}$ to this amplifier's noninverting input removes the minus sign of the log term's argument. Then, both voltages must be of the same polarity to produce a positive argument. In either case, the positive polarity requirement of the argument restricts $\mathrm{V}_{\mathrm{IN}}$ to a unipolar range.

The above $\mathrm{V}_{\mathrm{OL}}$ expression reflects a circuit gain introduced by the presence of $R_{1}$ and $R_{2}$. This feature adds a convenient scaling control to the circuit. However, a practical matter sets a minimum level for this gain. The voltage divider formed by $R_{1}$ and $R_{2}$ attenuates the voltage supplied to the $\mathrm{V}_{\mathrm{C}}$ terminal by the op amp. This attenuation must be great enough to prevent any possibility of an overload voltage at the $\mathrm{V}_{\mathrm{C}}$ terminal. Such an overload saturates the VCA610's gain control circuitry, reducing the amplifier's gain. For the feedback connection of Figure 9, this overload condition permits a circuit latch. To prevent this, choose $R_{1}$ and $R_{2}$ to ensure that the op amp can not possibly deliver more than 2.5 V to the $\mathrm{V}_{\mathrm{C}}$ terminal.


FIGURE 9. Driving the Gain Control Pin of the VCA610 with a Feedback Amplifier Produces a TemperatureCompensated Log Response.

## LOW-DRIFT WIDEBAND EXPONENTIAL AMP

A common use of the Log amp above involves signal companding. The inverse function, signal expanding, requires an exponential transfer function. The VCA610 produces this latter response directly as shown in Figure 10. DC reference $V_{R}$ again sets the amplifier's input voltage and the input signal $\mathrm{V}_{\mathrm{IN}}$ now drives the gain control point. Resistors $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ attenuate this drive to prevent overloading the gain control input. Setting these resistors at the same values as in the preceding Log amp produces an exponential amplifier with the inverse function of the Log amp.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 



FIGURE 10. Signal Drive of the VCA610 Gain Control Pin Produces and Exponential Response, Re-expanding Signal Companded by Figure 9.

## VOLTAGE-CONTROLLED LOW-PASS FILTER

In the circuit of Figure 11, the VCA610 serves as the variable gain element of a voltage-controlled low-pass filter. As will be described, this implementation expands the circuit's voltage swing capability over that normally achieved with the equivalent multiplier implementation. The circuit's response pole responds to control voltage $\mathrm{V}_{\mathrm{C}}$ according to the relationship $f_{p}=G / 2 \pi R_{2} C$ where $G=10^{-2}\left(v_{C}+1\right)$. With the components shown, the circuit provides a linear variation of the low-pass cutoff from 300 Hz to 1 MHz .


FIGURE 11. This Voltage-Tuneable Low-Pass Filter Produces a Variable Cutoff Frequency with a 3,000:1 Range.

The response control results from amplification of the feedback voltage applied to $\mathrm{R}_{2}$. Consider first the case where the VCA610 produces $G=1$. Then, the circuit performs as if this amplifier were replaced by a short circuit. Visually doing so leaves a simple voltage amplifier with a feedback resistor bypassed by a capacitor. This basic circuit produces a response pole at $f_{P}=1 / 2 \pi R_{2} C$.
For $G>1$, the circuit applies a greater voltage to $R_{2}$, increasing the feedback current this resistor supplies to the summing junction of the OPA620. The increased feedback current produces the same result as if $R_{2}$ had been decreased in value in the basic circuit described above. Decreasing the effective $R_{2}$ resistance moves the circuit's pole to a higher frequency, producing the $f_{p}=G / 2 \pi R_{2} C$ response control.

Finite loop gain and a signal swing limitation set performance boundaries for the circuit. Both limitations occur when the VCA610 attenuates rather than amplifies the feedback signal. These two limitations reduce the circuit's utility at the lower extreme of the VCA610's gain range. For $-1 \leq \mathrm{V}_{\mathrm{C}} \leq 0$, this amplifier produces attenuating gains in the range from 0 dB to -40 dB . This directly reduces the net gain in the circuit's feedback loop, increasing gain error effects. Also, this attenuation transfers an output swing limitation from the OPA620 output to the overall circuit's output. Note that OPA620 output voltage, $\mathrm{V}_{\mathrm{OA}}$, relates to $\mathrm{V}_{\mathrm{O}}$ through the expression $\mathrm{V}_{\mathrm{O}}=\mathrm{GV}_{\mathrm{OA}}$. Thus, a $\mathrm{G}<1$ limits the maximum $\mathrm{V}_{\mathrm{O}}$ swing to a value less than the maximum $\mathrm{V}_{\mathrm{OA}}$ swing.
However, the circuit shown provides greater output swing than the more common multiplier implementation. The latter replaces the VCA610 of the figure with an analog multiplier having a response of $\mathrm{V}_{\mathrm{O}}=\mathrm{XY} / 10$. Then, $\mathrm{X}=\mathrm{V}_{\mathrm{OA}}$ and $\mathrm{Y}=$ $\mathrm{V}_{\mathrm{C}}$, making the circuit output voltage $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{OA}} \mathrm{V}_{\mathrm{C}} / 10$. Thus, the multiplier implementation amplifies $\mathrm{V}_{\mathrm{OA}}$ by a gain of $\mathrm{V}_{\mathrm{C}}$ 10. Circuit constraints require that $\mathrm{V}_{\mathrm{C}} \leq 10$, making this gain $\leq 1$. Thus, the multiplier performs only as a variable attenuator and never provides amplification. As a result, the voltage swing limitation of $\mathrm{V}_{\mathrm{OA}}$ restricts the $\mathrm{V}_{\mathrm{O}}$ swing throughout most of the circuit's control range. Replacing the multiplier with the VCA610 shown permits equivalent gains greater $>1$. Then, operating the VCA610 with gains in the range of one to 100 avoids the reduction in output swing capability.

## VOLTAGE-CONTROLLED HIGH-PASS FILTER

A circuit analogous to the above low-pass filter produces a voltage-controlled high-pass response. The gain control provided by the VCA610 of Figure 12 varies this circuit's response zero from 1 Hz to 10 kHz according to the relationship $F_{\mathrm{Z}} \approx 1 / 2 \pi G R_{1} \mathrm{C}$ where $\mathrm{G}=10^{-2\left(\mathrm{v}_{\mathrm{C}}+1\right)}$.

FIGURE 12. A Voltage-Tunable High-Pass Filter Produces a Response Zero Variable from 1 Hz to 10 kHz .


## For Immediate Assistance, Contact Your Local Salesperson

To visualize the circuit's operation, consider a circuit condition and an approximation that permit replacing the VCA610 and $\mathrm{R}_{3}$ with short circuits. First consider the case where the VCA610 produces $G=1$. Then, replacing this amplifier with short circuit leaves the operation unchanged. In this shorted state, the circuit is simply a voltage amplifier with an $\mathrm{R}-\mathrm{C}$ bypass around $R_{1}$. The resistance of this bypass, $R_{3}$, serves only to phase compensate the circuit and practical factors make $R_{3} \ll R_{1}$. Neglecting $R_{3}$ for the moment, the circuit becomes just a voltage amplifier with capacitive bypass of $R_{1}$. This circuit produces a response zero at $f_{z}=1 / 2 \pi R_{1} C$.
Adding the VCA610 as shown permits amplification of the signal applied to capacitor C and produces voltage control of the frequency $f_{z}$. Amplified signal voltage on $C$ increases the signal current conducted by the capacitor to the op amp feedback network. The result is the same as if C had been increased in value to GC. Replacing $C$ with this effective capacitance value produces the circuit's control expression $f_{Z}=1 / 2 \pi R_{1} G C$.
Two factors limit the high-frequency performance of the resulting high-pass filter. The finite bandwidth of the op amp and the circuit's phase compensation produce response poles. These limit the frequency duration of the high-pass response. Selecting the $\mathrm{R}_{3}$ phase compensation with the equation $R_{3}=\sqrt{\left(R 1 / 2 \pi f_{C} C\right)}$ assures stability for all values of $G$ and sets the circuit's bandwidth at $B W=\sqrt{\left(f_{C} / 2 \pi R_{1} C\right)}$. Here, $f_{C}$ is the unity-gain crossover frequency of the op amp used. With the components shown, $\mathrm{BW}=100 \mathrm{kHz}$. This bandwidth provides a high-pass response duration of five decades of frequency for $f_{z}=1 \mathrm{~Hz}$, dropping to one decade for $\mathrm{f}_{\mathrm{z}}=10 \mathrm{kHz}$.

The output voltage limit of the VCA610 imposes an input voltage limit for the filter. The expression $\mathrm{V}_{\mathrm{OA}}=\mathrm{GV} \mathrm{V}_{\mathrm{I}}$ relates these two voltages. Thus, an output voltage limit $\mathrm{V}_{\mathrm{OAL}}$ constrains the input voltage to $\mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{OAL}} / \mathrm{G}$.

## VOLTAGE-CONTROLLED BAND-PASS FILTER

The VCA610's variable gain also provides voltage control over the center frequency of a band-pass filter. Shown in Figure 13, this filter follows from the state-variable configuration with the VCA610 replacing the inverter common to that configuration. Variation of the VCA610 gain moves the filter's center frequency through a 100:1 range following the relationship $f_{o}=\left[10^{-\left(v_{c}+1\right)}\right] / 2 \pi R C$.
As before, variable gain controls a circuit time constant to vary the filter response. The gain of the VCA610 amplifies or attenuates the signal driving the lower integrator of the circuit. This alters the effective resistance of the integrator time constant producing the response

$$
\frac{\mathrm{V}_{\mathrm{o}}}{\mathrm{~V}_{\mathrm{I}}}=\frac{-\mathrm{s} / \mathrm{nRC}}{\mathrm{~s}^{2}+\mathrm{s} / \mathrm{nRC}+\mathrm{G} / \mathrm{R}^{2} \mathrm{C}^{2}}
$$

Evaluation of this response equation reveals a passband gain of $\mathrm{A}_{\mathrm{O}}=-1$, a bandwidth of $\mathrm{BW}=1 / 2 \pi \mathrm{nRC}$ and a selectivity of $Q=n 10^{-\left(v_{C}+1\right)}$. Note that variation of control voltage $V_{C}$ alters Q but not bandwidth.

The gain provided by the VCA610 restricts the output swing of the filter. Output signal $\mathrm{V}_{\mathrm{O}}$ must be constrained to a level that does not drive the VCA610 output, $\mathrm{V}_{\mathrm{OA}}$, into its saturation limit. Note that these two outputs have voltage swings related by $\mathrm{V}_{\mathrm{OA}}=\mathrm{GV}_{\mathrm{O}}$. Thus, a swing limit $\mathrm{V}_{\mathrm{OAL}}$ imposes a circuit output limit of $\mathrm{V}_{\mathrm{OL}} \leq \mathrm{V}_{\mathrm{OAL}} / \mathrm{G}$.


FIGURE 13. Adding the VCA610 to a State-Variable Filter Produces a Voltage-Controlled BandPass Filter With a Center Frequency Variable Over a 100:1 Range.

# Wideband, Fast-Settling OPERATIONAL AMPLIFIER 

## FEATURES

- SLEW RATE: $1000 \mathrm{~V} \mu \mathrm{~s}$
- FAST SETTLING: 150ns, max (to $\pm 0.05 \%$ )
- GAIN-BANDWIDTH PRODUCT, 1.7GHz
- FULL DIFFERENTIAL INPUT


## DESCRIPTION

The 3554 is a full differential input, wideband operational amplifier. It is designed specifically for the amplification or conditioning of wideband data signals and fast pulses. It features an unbeatable combination of gain-bandwidth product, settling time and slew rate. It uses hybrid construction. On the beryllia substrate are matched input FETs, thin-film resistors and high speed silicon dice. Active laser trimming and complete testing provide superior performance at a very moderate price.
The 3554 has a slew rate of $1000 \mathrm{~V} / \mu \mathrm{s}$ and will output $\pm 10 \mathrm{~V}$ and $\pm 100 \mathrm{~mA}$. When used as a fast settling

## APPLICATIONS <br> - PULSE AMPLIFIERS <br> - TEST EQUIPMENT <br> - WAVEFORM GENERATORS <br> - FAST D/A CONVERTERS

amplifier, the 3554 will settle to $\pm 0.05 \%$ of the final value within 150 ns . A single external compensation capacitor allows the user to optimize the bandwidth, slew rate or settling time in the particular application.
The 3554 is reliable and rugged, and addresses almost any application when speed and bandwidth are serious considerations. It is particularly a good choice for use in fast settling circuits, fast D/A converters, multiplexer buffers, comparators, waveform generators, integrators, and fast current amplifiers. It is available in several grades to allow selection of just the performance required.


International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $T_{\text {CASE }}=+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{VDC}$, unless otherwise noted.

| PARAMETER | CONDITIONS | 3554AM |  |  | 3554BM |  |  | 3554SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OPEN-LOOP GAIN, DC <br> No Load <br> Rated Load | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ | $\begin{gathered} 100 \\ 90 \end{gathered}$ | $\begin{gathered} 106 \\ 96 \end{gathered}$ |  | * | * |  | * | * |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| RATED OUTPUT <br> Voltage <br> Current <br> Output Resistance, Open-Loop | $\begin{gathered} I_{\mathrm{O}}= \pm 100 \mathrm{~mA} \\ V_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ \mathrm{f}=10 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 100 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 125 \\ 20 \end{gathered}$ |  | * | * |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| DYNAMIC RESPONSE <br> Bandwidth (0dB, small signal) <br> Gain-bandwidth Product <br> Full Power Bandwidth <br> Slew Rate <br> Settling Time: to $\pm 1 \%$ $\begin{aligned} & \text { to } \pm 0.1 \% \\ & \text { to } \pm 0.05 \% \\ & \text { to } \pm 0.01 \% \end{aligned}$ | $\begin{gathered} C_{F}=0 \\ C_{F}=0, G=10 \mathrm{~V} / \mathrm{V} / \\ C_{F}=0, G=100 \mathrm{~V} / \mathrm{V} \\ C_{F}=0, G=1000 \mathrm{~V} / \mathrm{G} \\ C_{F}=0, V_{O}=20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ C_{F}=0, V_{O}=20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ \mathrm{~A}=1 \\ \mathrm{~A}=1 \\ \mathrm{~A}=1 \\ \mathrm{~A}=1 \end{gathered}$ | $\begin{gathered} 70 \\ 150 \\ 425 \\ 1000 \\ 16 \\ 1000 \end{gathered}$ | $\begin{gathered} 90 \\ 225 \\ 725 \\ 1700 \\ 19 \\ 1200 \\ 60 \\ 120 \\ 140 \\ 200 \end{gathered}$ | $\begin{aligned} & 150 \\ & 250 \end{aligned}$ |  |  | * |  |  | * | MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> V/us <br> ns <br> ns <br> ns <br> ns |
| INPUT OFFSET VOLTAGE <br> Input Offset, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> vs Temp ( $T_{A}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) <br> vs Temp ( $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) <br> vs Supply Voltage |  |  | $\begin{aligned} & \pm 0.5 \\ & \pm 20 \\ & \pm 80 \end{aligned}$ | $\begin{gathered} \pm 2 \\ \pm 50 \\ \\ \pm 300 \end{gathered}$ |  | $\begin{gathered} \pm 0.2 \\ \pm 8 \end{gathered}$ | $\begin{gathered} \pm 1 \\ \pm 15 \end{gathered}$ |  | $\begin{aligned} & \pm 0.2 \\ & \pm 12 \end{aligned}$ | $\begin{gathered} \pm 1 \\ \pm 25 \end{gathered}$ | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} / \mathrm{V}$ |
| INPUT BIAS CURRENT <br> Input Bias, $25^{\circ} \mathrm{C}$ <br> vs Temp <br> vs Supply Voltage |  | 0 | $\begin{gathered} -10 \\ (1) \\ \pm 1 \end{gathered}$ | -50 | * | * | * | * | * | * | pA <br> $\mathrm{pA} / \mathrm{V}$ |
| INPUT DIFFERENCE CURRENT Initial Difference, $25^{\circ} \mathrm{C}$ |  |  | $\pm 2$ | $\pm 10$ |  | * | * |  | * | * | pA |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{11}\| \| 2 \\ & 10^{11}\| \| \end{aligned}$ |  |  | * |  |  | * |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| INPUT NOISE <br> Voltage, $\begin{aligned} & \mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{O}}=10 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{O}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{B}}=0.3 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{B}}=10 \mathrm{~Hz} \text { to } 1 \mathrm{MHz} \end{aligned}$ <br> Current, $\mathrm{f}_{\mathrm{B}}=0.3 \mathrm{~Hz}$ to 10 Hz $\mathrm{f}_{\mathrm{B}}=10 \mathrm{~Hz} \text { to } 1 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{s}}=100 \Omega \\ & \mathrm{R}_{\mathrm{s}}=100 \Omega \\ & \mathrm{R}_{\mathrm{s}}=100 \Omega \\ & \mathrm{R}_{\mathrm{s}}=100 \Omega \\ & \mathrm{R}_{\mathrm{s}}=100 \Omega \\ & \mathrm{R}_{\mathrm{s}}=100 \Omega \\ & \mathrm{R}_{\mathrm{s}}=100 \Omega \\ & \mathrm{R}_{\mathrm{s}}=100 \Omega \\ & \mathrm{R}_{\mathrm{s}}=100 \Omega \\ & \mathrm{R}_{\mathrm{s}}=100 \Omega \\ & \mathrm{R}_{\mathrm{s}}=100 \Omega \end{aligned}$ |  | $\begin{gathered} 125 \\ 50 \\ 25 \\ 15 \\ 10 \\ 8 \\ 7 \\ 2 \\ 8 \\ 45 \\ 2 \end{gathered}$ |  |  |  |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vp}$-p <br> $\mu \mathrm{Vrms}$ <br> fAp-p <br> pArms |
| INPUT VOLTAGE RANGE <br> Common-Mode Voltage Range Common-Mode Rejection Maximum Safe Input Voltage | Linear Operation $\mathrm{f}=\mathrm{DC}, \mathrm{~V}_{\mathrm{CM}}=+7 \mathrm{~V},-10 \mathrm{~V}$ | 44 | $\begin{gathered} \pm\left(\mid \mathrm{V}_{\text {ccl }}-4\right) \\ 78 \\ \pm \text { Supply } \end{gathered}$ |  | * | * |  | * | ** |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \\ \mathrm{~V} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Voltage Range, Derated Performance Current, Quiescent |  | $\begin{gathered} \pm 5 \\ \pm 17 \end{gathered}$ | $\begin{aligned} & \pm 15 \\ & \pm 35 \end{aligned}$ | $\begin{aligned} & \pm 18 \\ & \pm 45 \\ & \hline \end{aligned}$ | * | * | * | * |  | * | VDC VDC mA |
| TEMPERATURE RANGE <br> Specification <br> Operating, Derated Performance <br> Storage <br> $\theta$ Junction-Case <br> $\theta$ Junction-Ambient | Ambient Temperature <br> Ambient Temperature <br> Ambient Temperature <br> Ambient Temperature <br> Ambient Tempterature | $\begin{aligned} & -25 \\ & -55 \\ & -65 \end{aligned}$ | $\begin{aligned} & 15 \\ & 45 \end{aligned}$ | $\begin{aligned} & +85 \\ & +125 \\ & +150 \end{aligned}$ | $\begin{aligned} & -25 \\ & -55 \\ & -65 \end{aligned}$ | $\begin{aligned} & 15 \\ & 45 \end{aligned}$ | $\begin{aligned} & +85 \\ & +125 \\ & +150 \end{aligned}$ | $\begin{aligned} & -55 \\ & -55 \\ & -65 \end{aligned}$ | $\begin{aligned} & 15 \\ & 45 \end{aligned}$ | $\begin{aligned} & +125 \\ & +125 \\ & +150 \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Specifications same as for 3554AM.

NOTE: (1) Doubles every $+10^{\circ} \mathrm{C}$

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

AMPLIFIER CONNECTIONS


There is no internal case connection.

## ABSOLUTE MAXIMUM RATINGS

| Power Supply Voltage .............................................................. $\pm 18 \mathrm{~V}$ |  |
| :---: | :---: |
| Input Voltage ............................................................................ $\pm \mathrm{V}_{\text {S }}$ |  |
| Output Short Circuit (to ground) ................................................... 10s |  |
| Operating Temperature ............................................. $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Storage Temperature ............................................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Junction Temperature ........................................................... $+165^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering | $+300^{\circ} \mathrm{C}$ |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## TYPICAL CIRCUITS



Gain $=-1 \mathrm{~V} /{ }^{(1)}$


Gain $=-10 \mathrm{~V} / \mathrm{V}^{(1)}$


Settling Time Test Circuit Schematic


Settling Time Test Circuit Layout
View from component side.
Shaded area is the pattern side conductor.

NOTES: (1) These circuits are optimized for driving large capacitive loads (to 470 pF ). (2) The 3554 is stable at gains of greater than 55 ( $\mathrm{C}_{\mathrm{L}} \leq 100 \mathrm{pF}$ ) without any frequency compensation. ( 3 ) 45 ns is optimum. Very fast rise times ( $10-20 \mathrm{~ns}$ ) may saturate the input stage causing less than optimum settling time performance. (4) Component may be eliminated when large capacitive loads are not being driven by the device.

## Or，Call Customer Service at 1－800－548－6132（USA Only）

 TYPICAL PERFORMANCE CURVESAt $T_{c}=+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{VDC}$ ，unless otherwise noted．






## TYPICAL PERFORMANCE CURVES (CONT)

At $T_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{VDC}$, unless otherwise noted.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

At $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{VDC}$, unless otherwise noted.





EFFECT OF THERMAL SHOCK ON OFFSET VOLTAGE


For Immediate Assistance, Contact Your Local Salesperson
TYPICAL PERFORMANCE CURVES (CONT)
At $T_{C}=+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{VDC}$, unless otherwise noted.





NOTE: (1) Includes contribution from source resistance.



NOTE: (1) Includes contribution from source resistance.


## APPLICATIONS INFORMATION WIRING PRECAUTIONS

The 3554 is a wideband, high frequency operational amplifier that has a gain-bandwidth product exceeding 1 GHz . The full performance capability of this amplifier will be realized by observing a few wiring precautions and high frequency techniques.
Of all the wiring precautions, grounding is the most important and is described in an individual section. The mechanical circuit layout also is very important. All circuit element leads should be as short as possible. All printed circuit board conductors should be wide to provide low resistance, low inductance connections and should be as shorit as possible. In gencral, the entire physical circuit should be as small as practical. Stray capacitances should be minimized especially at high impedance nodes such as the input terminals of the amplifier. Pin 5 , the inverting input, is especially sensitive and all associated connections must be short. Stray signal coupling from the output to the input or to pin 8 should be minimized. A recommended printed circuit board layout is shown with the "Typical Circuits." It may also be used for test purposes as described below.
When designing high frequency circuits low resistor values should be used; resistor values less than $5.6 \mathrm{k} \Omega$ are recommended. This practice will give the best circuit performance as the time constants formed with the circuit capacitances will not limit the performance of the amplifier.

## GROUNDING

As with all high frequency circuits, a ground plane and good grounding techniques should be used. The ground plane should connect all areas of the pattern side of the printed
circuit board that are not otherwise used. The ground plane provides a low resistance, low inductance common return path for all signal and power returns. The ground plane also reduces stray signal pick up. An example of an adequate ground plane and good high frequency techniques is the Settling Time Test Circuit Layout shown with the "Typical Circuits."
Each power supply lead should be bypassed to ground as near as possible to the amplifier pins. A combination of a $1 \mu \mathrm{~F}$ tantalum capacitor in parallel with a 470 pF ceramic capacitor is a suitable bypass.
In inverting applications it is recommended that pin 6, the noninverting input, be grounded rather than being connected to a bias current compensating resistor. This assures a good signal ground at the noninverting input. A slight offset error will result, however, because the resistor values normally used in high frequency circuits are small and the bias current is small, the offset error will be minimal.
If point-to-point wiring is used or a ground plane is not, single point grounding should be used. The input signal return, the load signal return, and the power supply common should all be connected at the same physical point. This will eliminate any common current paths or ground loops which could cause signal modulation or unwanted feedback.
It is recommended that the case of the 3554 not be grounded during use (it may, if desired). A grounded case will add a slight capacitance to each pin. To an already functional circuit, grounding the case will probably require slight compensation readjustment and the compensation capacitor values will be slightly different from those recommended in the typical performance curves. There is no internal connection to the case.
Proper grounding is the single most important aspect of high frequency circuitry.

## GUARDING

The input terminals of the 3554 may be surrounded by a guard ring to divert leakage currents from the input terminals. This technique is particularly important in low bias current and high input impedance applications. The guard, a conductive path that completely surrounds the two amplifier inputs, should be connected to a low impedance point which is at the input signal potential. It blocks unwanted printed circuit board leakage currents from reaching the input terminals. The guard will also reduce stray signal coupling to the input.

In high frequency applications, guarding may not be desirable as it increases the input capacitance and can degrade performance. The effects of input capacitance, however, can be compensated by a small capacitor placed across the feedback resistor. This is described further in the following section.

## COMPENSATION

The 3554 uses external frequency compensation so that the user may optimize the bandwidth or slew rate or settling time for his particular application. Several typical performance curves are provided to aid in the selection of the correct compensation capacitance value. In addition, several typical circuits show recommended compensation in different applications.
The primary compensation capacitor, $\mathrm{C}_{\mathrm{F}}$, is connected between pins 1 and 3 . As the performance curves show, larger closed-loop gain configurations require less capacitance and an improved gain-bandwidth product will be realized. Note that no compensation capacitor is required for closed-loop gains above $55 \mathrm{~V} / \mathrm{V}$ and when the load capacitance is less than 100 pF .
When driving large capacitive loads, 470 pF and greater, an additional capacitor, $\mathrm{C}_{8}$, is connected between pin 8 and ground. This capacitor is typically 1000 pF . It is particularly necessary in low closed loop voltage gain configurations. The value may be varied to optimize performance and will depend upon the load capacitance value. In addition, the performance may be optimized by connecting a small resistance in series with the output and a small capacitor from pin 1 to 5 . See the "Typical Circuits" for the $\mathrm{XGain}=-10 \mathrm{~V} / \mathrm{V}$ circuit.

The flat high frequency response of the 3554 may be preserved and any high frequency peaking avoided by connecting a small capacitor in parallel with the feedback resistor. This capacitor will compensate for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier, typically 2 pF , and the input and feedback resistors. Using small resistor values will keep the break frequency of this zero sufficiently high, avoiding peaking and preserving the phase margin. Resistor values less than $5.6 \mathrm{k} \Omega$ are recommended. The selected compensation capacitor may be a trimmer, a fixed capacitor, or a planned PC board capacitance. The capacitance value is strongly dependent on circuit
layout and closed-loop gain. It will typically be 2 pF for a clean layout using low resistances ( $1 \mathrm{k} \Omega$ ) and up to 10 pF for circuits using larger resistances.

## SETTLING TIME

Settling time is a complete dynamic measure of the 3554's total performance. It includes the slew rate time (a large signal dynamic parameter) and the time to accurately reach the final value (a small signal parameter that is a function of bandwidth and open loop-gain). The settling time may be optimized for the particular application by selection of the closed-loop gain and the compensation capacitance. The best settling time is observed in low closed-loop gain circuits. A performance curve shows the settling time to three different error bands.

Settling time is defined as the total time required from the signal input step for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the magnitude of the output transition.

## SLEW RATE

Slew rate is primarily an output, large signal parameter. It has virtually no dependence upon the closed-loop gain or the bandwidth. It is dependent upon compensation. Decreasing the compensation capacitor value will increase the available slew rate as shown in the performance curve. Stray capacitances may appear to the amplifier as compensation. To avoid limiting the slew rate performance, stray capacitances should be minimized.

## CAPACITIVE LOADS

The 3554 will drive large capacitive loads (up to 1000 pF ) when properly compensated. See the section on "Compensation." The effect of a capacitive load is to decrease the phase margin of the amplifier. With compensation the amplifier will provide stable operation even with large capacitive loads.
The 3554 is particularly well suited for driving $50 \Omega$ loads connected via coaxial cables due to its $\pm 100 \mathrm{~mA}$ output drive capability. The capacitance of the coaxial cable, $29 \mathrm{pF} /$ foot of length for RG-58, does not load the amplifier when the coaxial cable or transmission line is terminated in the characteristic impedance of the transmission line.

## OFFSET VOLTAGE ADJUSTMENT

The offset voltage of the 3554 may be adjusted to zero by connecting a $20 \mathrm{k} \Omega$ linear potentiometer between pins 4 and 8 with the wiper connected to the positive supply. A small, noninductive potentiometer is recommended. The leads connecting the potentiometer to pins 4 and 8 should be extremely short to avoid stray capacitance and stray signal pickup. Stray coupling from the output, pin 1 , to pin 4 (negative feedback) or to pin 8 (positive feedback) should be avoided or oscillation may occur.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

The potentiometer is optional and may be omitted when the guaranteed offset voltage is considered sufficiently low for the particular application.
For each microvolt of offset voltage adjusted, the offset voltage temperature drift will change by $\pm 0.004 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$.

## HEAT SINKING

The 3554 does not require a heat sink for operation in most environments. The use of a heat sink, however, will reduce the internal thermal rise and will result in cooler operating temperatures. At extreme temperature and under full load conditions a heat sink will be necessary as indicated in the "Maximum Power Dissipation" curve. A heat sink with 8 holes for the 8 amplifier pins should be used. Burr-Brown has heat sinks available in three sizes $-3^{\circ} \mathrm{C} / \mathrm{W}, 4.2^{\circ} \mathrm{C} / \mathrm{W}$ and $12^{\circ} \mathrm{C} / \mathrm{W}$. A separate product data sheet is available upon request.
When heat sinking the 3554 , it is recommended that the heat sink be connected to the amplifier case and the combination not connected to the ground plane. For a single-sided printed circuit board, the heat sink may be mounted between the 3554 and the nonconductive side of the PC board, and insulating washers, etc., will not be required. The addition of a heat sink to an already functional circuit will probably require slight compensation readjustment for optimum performance due to the change in stray capacitances. The added stray capacitance from the heat sink to each pin will depend on the thickness and type of heat sink used.

## SHORT CIRCUIT PROTECTION

The 3554 is short circuit protected for continuous output shorts to common. Output shorts to either supply will destroy the device, even for momentary connections. Output shorts to other potential sources are not recommended as they may cause permanent damage.

## TESTING

The 3554 may be tested in conventional operational amplifier test circuits; however, to realize the full performance capabilities of the 3554, the test fixture must not limit the full dynamic performance capability of the amplifier. High frequency techniques must be employed. The most critical dynamic test is for settling time. The 3554 Settling Time Test Circuit Schematic and a test circuit layout is shown with the "Typical Circuits." The input pulse generator must have a flat topped, fast settling pulse to measure the true settling time of the amplifier. The layout exemplifies the high frequency considerations that must be observed. The layout also may be used as a guide for other test circuits. Good grounding, truly square drive signals, minimum stray coupling and small physical size are important.
Every 3554 is thoroughly tested prior to shipment assuring the user that all parameters equal or exceed their specifications.

# 3 Power Operational Amplifiers 

Burr-Brown power amplifiers are designed for high output voltage and/or high output current. Versatile power operational amplifiers can be used in virtually any op amp circuit configuration, yet can supply up to $\pm 15 \mathrm{~A}$ load current or $\pm 140 \mathrm{~V}$ output voltage.
Buffer amplifiers can be used with common op amps to drive long lines or heavy loads such as valves, voice-coils and actuators.
Choose from a wide variety of power amp types, including:
BUF634- $250 \mathrm{~mA}, 2000 \mathrm{~V} / \mu \mathrm{s}$ buffer amp. Used with a common op amp, this buffer amp boosts output current to 250 mA and increases capacitive load drive capability. Versatile and rugged, it's available in SO-8, 8-pin DIP and 5-pin TO-220 packages.

OPA541-This monolithic power op amp delivers output current up to $\pm 5 \mathrm{~A}$ and operates from power supplies up to $\pm 40 \mathrm{~V}$. Available in low cost plastic power SIP and hermetic 8-pin TO-3 packages.
OPA502- $\pm 10 \mathrm{~A}$ output from $\pm 40 \mathrm{~V}$ supplies high light this rugged performer. Ideal for programmable power sources, motor drivers, or even high performance audio amplifiers.
3583-Power supply voltages up to $\pm 150 \mathrm{~V}$ and output current to 75 mA suit many programmable V/I source or high voltage transducer applications.
3584—Power supplies to $\pm 150 \mathrm{~V}$ and slew rates to $150 \mathrm{~V} / \mu \mathrm{s}$ are ideal for piezoelectric transducers and electrostatic deflection circuitry.
Other models provide special features and performance. Use our detailed selection guide to locate the power amp for your application.

HIGH VOLTAGE, HIGH CURRENT OPERATIONAL AMPLIFIERS

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Description} \& \multirow[b]{2}{*}{Model} \& \multirow[b]{2}{*}{Rated Supply \(( \pm\) V)} \& \multirow[b]{2}{*}{\begin{tabular}{l}
Output \\
Current \(( \pm \mathrm{mA})\)
\end{tabular}} \& \multicolumn{2}{|l|}{Offset Voltage} \& \multirow[t]{2}{*}{Bias Gurrent \(\left(25^{\circ} \mathrm{C}\right)\), max (pA)} \& \multicolumn{2}{|l|}{Frequency Response} \& \multirow[b]{2}{*}{Open Loop Gain (dB)} \& \multirow[b]{2}{*}{Temp Range \({ }^{(1)}\)} \& \multirow[b]{2}{*}{Pkg} \& \multirow[b]{2}{*}{\[
\begin{aligned}
\& \text { Page } \\
\& \text { No. }
\end{aligned}
\]} \\
\hline \& \& \& \& \[
\begin{gathered}
\text { At } \\
25^{\circ} \mathrm{C} \\
( \pm \mathrm{mV})
\end{gathered}
\] \& \[
\begin{gathered}
\text { Temp } \\
\text { Drift } \\
\left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right)
\end{gathered}
\] \& \& Unity Gain (MHz) \& \[
\begin{aligned}
\& \text { Slew } \\
\& \text { Rate } \\
\& \text { (V/ } / \mathrm{s})
\end{aligned}
\] \& \& \& \& \\
\hline \multirow[t]{8}{*}{High Power} \& OPA501 \& \(\pm 34\) \& 10A \& 5 \& 40 \& \(20 n A\) \& 1 \& 1.35 \& 98 \& Ind \& TO-3 \& 3.2.33 \\
\hline \& OPA502 \& \(\pm 45\) \& 10A \& 5 \& \(5{ }^{(5)}\) \& 200 \& 1.4 \& 10 \& 103 \& XInd/Mil \& TO-3 \& 3.2.39 \\
\hline \& OPA511 \& 22 \& 5A \& 10 \& 65 \& 40 nA \& 1 \& 1 \& 91 \& Ind \& TO-3 \& A \\
\hline \& OPA512 \& \(\pm 45\) \& 10A \& 6 \& 65 \& 30 nA \& 4 \& 2.5 \& 110 \& Ind \& TO-3 \& 3.2.49 \\
\hline \& \& \(\pm 45\) \& 15A \& 3 \& 40 \& 20nA \& 4 \& 2.5 \& 110 \& Mil \& TO-3 \& \\
\hline \& OPA541 \& \(\pm 40\) \& 5A \& 1 \& 30 \& 50 \& 1.6 \& 6 \& 90 \& Ind/Mil \& TO-3 \& 3.2.55 \\
\hline \& \& \(\pm 35\) \& 5A \& 10 \& 40 \& 50 \& 1.6 \& 6 \& 90 \& Ind \& Power \& \\
\hline \& \& \& \& \& \& \& \& \& \& \& Plastic \& \\
\hline (Dual) \& OPA2541 \& \(\pm 40\)
\(\pm 35\) \& 2A \& 1
5 \& 30
10 \& 50
100 \& 1.6
1.4 \& 8 \& 90
90 \& Ind/Mil
Xind

a \& 5-Pin TO-220 \& 3.2.71 <br>
\hline \multirow[t]{2}{*}{(Dual)} \& OPA2544 \& $\pm 35$ \& 2A \& 5 \& 10 \& 50 \& 1.4 \& 8 \& 90 \& XInd/Mil \& TO-3 \& 3.2.86 <br>
\hline \& 3573 \& 20 \& $2 A^{(4)}$ \& 10 \& 65 \& 40nA \& 1 \& 2.6 \& 94 \& Ind \& TO-3 \& A <br>
\hline
\end{tabular}

[^32]| Description | Model | Rated Output min |  | Offset Voltage max |  | Bias Current ( $25^{\circ} \mathrm{C}$ ) max (pA) | Frequency Response |  | Loop Gain (dB) | Open |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { At } \\ 25^{\circ} \mathrm{C} \\ ( \pm \mathrm{mV}) \\ \hline \end{gathered}$ | $\begin{gathered} \text { Temp } \\ \text { Driff } \\ \left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right) \\ \hline \end{gathered}$ |  | Unity Gain <br> (MHz) |  |  | Temp Range ${ }^{(1)}$ | Pkg | $\begin{aligned} & \text { Page } \\ & \text { No. } \end{aligned}$ |
|  |  | ( $\pm$ V) | $( \pm m A)$ |  |  |  |  |  |  |  |  |  |
| Wideband | 3554 | 10 | 100 | 1 | 15 | -50 | $1700{ }^{(2)}$ | 1200 | 100 | Ind | TO-3 | 2.426 |
|  | OPA654 | 11 | $200{ }^{(5)}$ | 3 | $40^{(5)}$ | 50 | 32 | 750 | 94 | Ind | TO-3 | 2.316 |
| High Voltage | 3584 | 145 | 15 | 3 | 25 | 20 | $20^{(2)}$ | 150 | 120 | Com | TO-3 | 3.2.100 |
|  | 3583 | 140 | 75 | 3 | 23 | 20 | 5 | 30 | 118 | Com/Ind | TO-3 | 3.2.95 |
|  | 3582 | 145 | 15 | 3 | 25 | 20 | 5 | 20 | 118 | Com | TO-3 | A |
|  | 3581 | 70 | 30 | 3 | 25 | 20 | 5 | 20 | 112 | Com | TO-3 | A |
|  | 3580 | 30 | 60 | 10 | 30 | 50 | 5 | 15 | 106 | Com | TO-3 | A |
|  | OPA445 | 35 | 15 | 3 | 10 | 50 | 2 | 10 | 100 | Ind/Mil | TO-99,DIP | 3.2.27 |

NOTES: (1) $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, XInd $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Mil $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) Gain-bandwidth product. (3) 2 A peak. (4) 5A peak. (5) Typical.
" $A$ " indicates a product that is not included in the 1995 Data Books-contact factory for data sheet.

UNITY-GAIN BUFFER OPERATIONAL AMPLIFIERS
Boldface $=$ NEW

| Description | Model | Rated Output, min |  | Frequency Response |  |  | Gain$(\mathrm{V} / \mathrm{V})$ | Input Impedance $(\Omega)$ | Temp Range ${ }^{(1)}$ | Pkg | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \hline-3 \mathrm{~dB} \\ & (\mathrm{MHz}) \end{aligned}$ | Full Power (MHz) | $\begin{gathered} \text { SR } \\ (\mathrm{V} / \mu \mathrm{s}) \end{gathered}$ |  |  |  |  |  |
|  |  | $( \pm \mathrm{V})$ | $( \pm m A)$ |  |  |  |  |  |  |  |  |
| High | 3553 | 10 | 200 | 300 | 32 | 2000 | $\approx 1$ | $10^{11}$ | Ind | TO-3 | A |
| Performance |  |  |  |  |  |  |  |  |  |  |  |
| Low Cost | BUF634 | 10 | 250 | 180 |  | 2000 | $\approx 1$ | 50M | Ind | DIP, SO-8, | 3.1.18 |
|  |  |  |  |  |  |  |  |  |  | TO-220 |  |
|  | OPA633 | 11 | 80 | 275 | 65 | 2500 | $\approx 1$ | 1.5M | Ind | DIP | 3.2.70 |
| Transcon- | OPA660 | 3.7 | 10 | 850 | 570 | 3000 | $\approx 1$ | 1 M | XInd | DIP, SOIC | 2.328 |
| ductance Amp and Buffer |  |  |  |  |  |  |  |  |  |  |  |
| High Slew Rate | BUF600 | 3.3 | 20 | 650 | 320 | 3400 | $\approx 1$ | 4.8M | XInd | DIP, SOIC | 3.1 .3 |
|  | BUF601 | 3.3 | 20 | 900 | 320 | 3600 | $\approx 1$ | 2.5M | XInd | DIP, SOIC | 3.1 .3 |

NOTE: (1) Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (2) Xind $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
"A" indicates a product that is still available but not included in the 1995 Data Books-contact factory for data sheet.


## HIGH-SPEED BUFFER AMPLIFIER

## FEATURES

- OPEN-LOOP BUFFER
- HIGH-SLEW RATE: $3600 \mathrm{~V} / \mu \mathrm{s}$, 5.0Vp-p
- BANDWIDTH: 320MHz, 5.0Vp-p $900 \mathrm{MHz}, 0.2 \mathrm{Vp}-\mathrm{p}$
- LOW INPUT BIAS CURRENT: $0.7 \mu \mathrm{~A} / 1.5 \mu \mathrm{~A}$
- LOW QUIESCENT CURRENT: $3 \mathrm{~mA} / 6 \mathrm{~mA}$
- GAIN FLATNESS: 0.1dB, 0 to $\mathbf{3 0 0 M H z}$


## DESCRIPTION

The BUF600/601 are monolithic open-loop unity-gain buffer amplifiers with a high symmetrical slew rate of up to $3600 \mathrm{~V} / \mu \mathrm{s}$ and a very wide bandwidth of 320 MHz at $5 \mathrm{Vp}-\mathrm{p}$ output swing. They use a complementary bipolar IC process, which incorporates pn-junction isolated high-frequency NPN and PNP transistors to achieve high-frequency performance previously unattainable with conventional integrated circuit technology.
Their unique design offers a high-performance alternative to expensive discrete or hybrid solutions.

The buffer amplifiers BUF600/601 feature low quiescent current, low input bias current, small signal delay time and phase shift, and low differential gain and phase errors.

The BUF600 with 3 mA quiescent current is wellsuited for operation between high-frequency processing stages. It demonstrates outstanding performance even in feedback loops of wide-band amplifiers or phase-locked loop systems.

## APPLICATIONS <br> - VIDEO BUFFER/LINE DRIVER <br> - INPUT/OUTPUT AMPLIFIER FOR MEASUREMENT EQUIPMENT <br> - PORTABLE SYSTEMS <br> - TRANSMISSION SYSTEMS <br> - TELECOMMUNICATIONS <br> - HIGH-SPEED ANALOG SIGNAL PROCESSING <br> - ULTRASOUND

The BUF601 with 6 mA quiescent current and therefore lower output impedance can easily drive $50 \Omega$ inputs or $75 \Omega$ systems and cables.
The broad range of analog and digital applications extends from decoupling of signal processing stages, impedance transformation, and input amplifiers for KF equipment and ATE sysiems io video systems, distribution fields, IF/communications systems, and output drivers for graphic cards.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP Telex: 066-6491 . FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL—DC SPECIFICATION

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\text {LOAD }}=10 \mathrm{k} \Omega, \mathrm{R}_{\text {SOUACE }}=50 \Omega$, and $\mathrm{T}_{\text {AMB }}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITIONS | BUF600AP/AU |  |  | BUF601AP/AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT OFFSET VOLTAGE <br> Initial <br> vs Temperature <br> vs Supply (tracking) <br> vs supply (non-tracking) <br> vs Supply (non-tracking) | $\begin{aligned} & \mathrm{V}_{\mathrm{cC}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cC}}=+4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cC}}=-4.5 \mathrm{~V} \text { to }-5.5 \mathrm{~V} \end{aligned}$ | -54 | $\begin{gathered} -4 \\ 9 \\ -72 \\ -55 \\ -54 \\ \hline \end{gathered}$ | $\pm 30$ | -54 | $\begin{gathered} -1.5 \\ 25 \\ -77 \\ -55 \\ -54 \\ \hline \end{gathered}$ | $\pm 30$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\mathrm{C}} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \hline \end{gathered}$ |
| INPUT BIAS CURRENT Initial vs Temperature vs Supply (tracking) vs Supply (non-tracking) vs Supply (non-tracking) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}= \pm 4.5 \mathrm{~V} \text { to } \pm 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=+4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=-4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 0.7 \\ 0.4 \\ 0.15 \\ 0.5 \\ 20 \end{gathered}$ | $-2.5 /+5$ |  | $\begin{aligned} & 1.5 \\ & 0.7 \\ & 0.3 \\ & 0.5 \\ & 20 \end{aligned}$ | -5/+10 | $\mu \mathrm{A}$ <br> $n A /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A} / \mathrm{V}$ <br> $\mu \mathrm{A} / \mathrm{V}$ <br> nA/V |
| INPUT IMPEDANCE |  |  | 4.8 \|| 1 |  |  | $2.5\|\mid 1$ |  | $\mathrm{M} \Omega \\| \mathrm{pF}$ |
| INPUT NOISE Voltage Noise Density Signal-to-Noise Ratio | $\begin{gathered} f=100 \mathrm{kHz} \text { to } 100 \mathrm{MHz} \\ \mathrm{~S} / \mathrm{N}=20 \log (0.7 /(\mathrm{Vn} \cdot \sqrt{5 \mathrm{MHz}})) \end{gathered}$ |  | $\begin{aligned} & 5.2 \\ & 95 \end{aligned}$ |  |  | $\begin{aligned} & 4.8 \\ & 96 \end{aligned}$ |  | $\begin{gathered} \mathrm{nV} / \sqrt{H z} \\ \mathrm{~dB} \end{gathered}$ |
| TRANSFER CHARACTERISTICS | $\begin{gathered} \text { Voltage Gain; } \mathrm{V}_{\text {IN }}= \pm 2.5 \mathrm{~V} \\ \mathrm{R}_{\mathrm{LOAD}}=\mathrm{R}_{1}=100 \Omega \\ \mathrm{R}_{\mathrm{LOAD}}=\mathrm{R}_{1}=200 \Omega \\ \mathrm{R}_{\mathrm{LOAD}}=\mathrm{R}_{1}=10 \mathrm{k} \Omega \\ \hline \end{gathered}$ |  | $\begin{aligned} & 0.96 \\ & 0.99 \end{aligned}$ |  |  | $\begin{aligned} & 0.95 \\ & 0.99 \end{aligned}$ |  | V/V <br> V/N <br> V/V |
| RATED OUTPUT Voltage Output <br> DC Current Output Output Impedance | $\begin{aligned} \text { Gain } & >0.94 \\ R_{\text {LOAD }} & =100 \Omega \\ R_{\text {LOAD }} & =200 \Omega \\ D C, R_{\text {LOAD }} & =100 \Omega \end{aligned}$ | $\begin{aligned} & \pm 2.5 \\ & \pm 20 \end{aligned}$ | $\pm 3.3$ <br> $6.2\|\mid 2$ |  | $\begin{aligned} & \pm 2.5 \\ & \pm 20 \end{aligned}$ | $\begin{gathered} \pm 3.0 \\ 3.6 \\| 2 \end{gathered}$ |  | $\begin{gathered} v \\ V \\ m A \\ \Omega \\| p F \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Derated Performance Quiescent Current Rejection Ratio |  | $\begin{aligned} & \pm 4.5 \\ & \pm 2.6 \\ & -54 \end{aligned}$ | $\begin{gathered} \pm 5 \\ \pm 3 \\ -72 \end{gathered}$ | $\begin{aligned} & \pm 5.5 \\ & \pm 3.4 \end{aligned}$ | $\begin{aligned} & \pm 4.5 \\ & \pm 5.4 \\ & -54 \end{aligned}$ | $\begin{gathered} \pm 5 \\ \pm 6 \\ -77 \end{gathered}$ | $\begin{aligned} & \pm 5.5 \\ & \pm 6.6 \end{aligned}$ | VDC <br> VDC <br> mA <br> dB |
| TEMPERATURE RANGE <br> Specification <br> Storage |  | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ |  | $\begin{gathered} 85 \\ 125 \end{gathered}$ | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ |  | $\begin{gathered} 85 \\ 125 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

## AC-SPECIFICATION

At $V_{C C}= \pm 5 V D C, R_{\text {LOAD }}=200 \Omega$ (BUF600) and $100 \Omega$ (BUF601), $\mathrm{R}_{\text {SOURCE }}=50 \Omega$, and $\mathrm{T}_{\text {AMB }}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITIONS | BUF600AP/AU |  |  | BUF601AP/AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| FREQUENCY DOMAIN |  |  |  |  |  |  |  |  |
| LARGE SIGNAL BANDWIDTH (-3dB) | $\begin{aligned} \mathrm{V}_{\mathrm{O}} & =5 \mathrm{Vp}-\mathrm{p}, \mathrm{C}_{\text {out }} \end{aligned}=1 \mathrm{pF},{ }_{V_{0}}=2.8 \mathrm{Vp-p}, \mathrm{C}_{\text {out }}=1 \mathrm{pF},$ |  | $\begin{aligned} & \hline 320 \\ & 400 \\ & 700 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 320 \\ & 400 \\ & 700 \\ & \hline \end{aligned}$ |  | MHz MHz MHz |
| SMALL SIGNAL BANDWIDTH | $\mathrm{V}_{\mathrm{o}}=0.2 \mathrm{Vp}-\mathrm{p}, \mathrm{C}_{\text {out }}=1 \mathrm{pF}$ |  | 650 |  |  | 900 |  | MHz |
| GROUP DELAY TIME |  |  | 250 |  |  | 200 |  | ps |
| DIFFERENTIAL GAIN | $\begin{gathered} \mathrm{V}_{\text {IN }}=0.3 \mathrm{Vp}-\mathrm{p}, \mathrm{f}=4.43 \mathrm{MHz} \\ \mathrm{VDC}=0 \text { to } 0.7 \mathrm{~V} \\ \text { BUF600 } \mathrm{R}_{\text {LOAD }}=200 \Omega \\ \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ \text { BUF601 } \mathrm{R}_{\text {LOAD }}=100 \Omega \\ \mathrm{R}_{\text {LOAD }}=500 \Omega \\ \hline \end{gathered}$ |  | $\begin{gathered} 0.5 \\ 0.075 \end{gathered}$ |  |  | $\begin{gathered} 0.4 \\ 0.05 \end{gathered}$ |  | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \% \\ & \hline \end{aligned}$ |
| DIFFERENTIAL PHASE | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=0.3 \mathrm{Vp}-\mathrm{p}, \mathrm{f}=4.43 \mathrm{MHz} \\ \mathrm{VDC}=0 \text { to } 0.7 \mathrm{~V} \\ \text { BUF600 } \mathrm{R}_{\text {LOAD }}=200 \Omega \\ \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ \text { BUF601 } \mathrm{R}_{\text {LOAD }}=100 \Omega \\ \mathrm{R}_{\text {LOAD }}=500 \Omega \end{gathered}$ |  | $\begin{aligned} & 0.02 \\ & 0.04 \end{aligned}$ |  |  | $\begin{gathered} 0.025 \\ 0.03 \end{gathered}$ |  | Degrees Degrees Degrees Degrees |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

AC-SPECIFICATIONS (CONT)
At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\text {LOAD }}=200 \Omega$ (BUF600) and $100 \Omega$ (BUF601), $\mathrm{R}_{\text {SOURCE }}=50 \Omega$, and $\mathrm{T}_{\text {AMB }}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITIONS | BUF600AP/AU |  |  | BUF601AP/AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| HARMONIC DISTORTION <br> Second Harmonic <br> Third Harmonic <br> Second Harmonic <br> Third Harmonic <br> Second Harmonic <br> Third Harmonic | $\begin{aligned} & f=10 \mathrm{MHz}, V_{O}=1.4 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{f}=30 \mathrm{MHz}, V_{O}=1.4 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{f}=50 \mathrm{MHz}, V_{0}=1.4 \mathrm{Vp}-\mathrm{p} \end{aligned}$ |  | $\begin{aligned} & -65 \\ & -64 \\ & -51 \\ & -56 \\ & -43 \\ & -48 \end{aligned}$ |  |  | $\begin{aligned} & -65 \\ & -67 \\ & -59 \\ & -62 \\ & -53 \\ & -54 \\ & \hline \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc |
| GAIN FLATNESS PEAKING | $\mathrm{V}_{\mathrm{o}}=0.4 \mathrm{Vp}-\mathrm{p}, \mathrm{DC}$ to 30 MHz $\mathrm{V}_{\mathrm{o}}=0.4 \mathrm{Vp}-\mathrm{p}, 30 \mathrm{MHz}$ to 300 MHz |  | $\begin{gathered} 0.01 \\ 0.3 \end{gathered}$ |  |  | $\begin{gathered} 0.005 \\ 0.1 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| LINEAR PHASE DEVIATION | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{Vp}-\mathrm{p}, \mathrm{DC}$ to 30 MHz <br> $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{Vp}-\mathrm{p}, 30$ to 300 MHz |  | $\begin{aligned} & 5.5 \\ & 55 \end{aligned}$ |  |  | $\begin{aligned} & 3.8 \\ & 45 \\ & \hline \end{aligned}$ |  | Degrees Degrees |


| RISE TIME | $10 \%$ to $90 \%, 700 \mathrm{ps}$ <br> $1.4 \mathrm{Vp}-\mathrm{p}$ Step <br> 2.8 Vp -p Step <br> 5.0 Vp -p Step | $\begin{aligned} & 0.82 \\ & 0.97 \\ & 1.18 \end{aligned}$ |  |  | $\begin{aligned} & 0.87 \\ & 0.95 \\ & 1.13 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SLEW RATE | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=1.4 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{~V}_{\mathrm{O}}=2.8 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{~V}_{\mathrm{O}}=5.0 \mathrm{Vp}-\mathrm{p} \end{aligned}$ | $\begin{aligned} & 1500 \\ & 2400 \\ & 3400 \end{aligned}$ |  |  | $\begin{aligned} & 1500 \\ & 2400 \\ & 3600 \end{aligned}$ |  | $\mathrm{V} / \mathrm{\mu s}$ <br> V/us <br> $\mathrm{V} / \mu \mathrm{s}$ |

ELECTRICAL (FULL TEMPERATURE RANGE $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| PARAMETER | CONDITIONS | BUF600AP/AU |  |  | BUF601AP/AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OFFSET VOLTAGE |  |  | -4 | $\pm 30$ |  | -1.5 | $\pm 30$ | mV |
| TRANSFER CHARACTERISTIC | $\begin{gathered} \text { Voltage Gain; } \mathrm{V}_{\mathbb{I N}}= \pm 2.5 \mathrm{~V} \\ R_{\text {LOAD }}=100 \Omega \\ R_{\text {LOAD }}=200 \Omega \\ R_{\text {LOAD }}=10 \mathrm{k} \Omega \end{gathered}$ | 0.99 | $\begin{aligned} & 0.96 \\ & 0.99 \end{aligned}$ |  | 0.98 | $\begin{aligned} & 0.95 \\ & 0.99 \end{aligned}$ |  | V/V <br> V/V <br> V/V |
| BIAS CURRENT Input Bias Current |  |  | 0.7 | -2.5/5 |  | 1.5 | -5/+10 | $\mu \mathrm{A}$ |
| RATED OUTPUT Voltage Output | $\begin{gathered} \text { Gain }>0.9 \\ \mathrm{R}_{\text {LOAD }}=100 \Omega \\ \mathrm{R}_{\text {LOAD }}=200 \Omega \\ \mathrm{R}_{\text {LOAD }}=10 \mathrm{k} \Omega \\ \hline \end{gathered}$ | $\begin{array}{r}  \pm 2.8 \\ \pm 3.2 \\ \hline \end{array}$ | $\begin{array}{r}  \pm 3.4 \\ \pm 3.6 \\ \hline \end{array}$ |  | $\begin{array}{r}  \pm 2.8 \\ \pm 3.2 \end{array}$ | $\begin{aligned} & \pm 3.2 \\ & \pm 3.6 \end{aligned}$ |  | V V V |
| POWER SUPPLY <br> Quiescent Current | $\mathrm{I}_{0}=0 \mathrm{mADC}$ | $\pm 1.3$ | $\pm 3$ | $\pm 6.0 ิ$ | $\pm 2.7$ | 10 | $\pm 12.0$ | mA |

## ABSOLUTE MAXIMUM RATINGS

| Power Supply Voltage ................................................................ $\pm 6 \mathrm{~V}$ |  |
| :---: | :---: |
| Input Voltage ${ }^{(1)}$ | $\pm \mathrm{V}_{\mathrm{cc}} \pm 0.7 \mathrm{~V}$ |
| Operating Temperature .............................................. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Storage Temperature ............................................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Junction Temperature .......................................................... $+150^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering, 10s) | $\ldots . . . . . . . . . . .+300^{\circ} \mathrm{C}$ |

NOTE: (1) Inputs are internally diode-clamped to $\pm \mathrm{V}_{\mathrm{cc}}$.

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| BUF600AP | Plastic 8-Pin DIP | 006 |
| BUF600AU | SO-8 Surface-Mount | 182 |
| BUF601AP | Plastic 8-Pin DIP | 006 |
| BUF601AU | SO-8 Surface-Mount | 182 |

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE |
| :--- | :---: | :---: |
| RANGE |  |  |
| BUF600AP | Plastic 8-Pin DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| BUF600AU | SO-8 Surface-Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| BUF601AP | Plastic 8-Pin DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| BUF601AU | SO-8 Surface-Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

[^33]For Immediate Assistance, Contact Your Local Salesperson

FUNCTIONAL DESCRIPTION

| FUNCTION | DESCRIPTION |
| :--- | :---: |
| In | Analog Input |
| Out | Analog Output |
| $+V_{c c}$ | Positive Supply Voltage; typical +5 VDC |
| $-V_{c c}$ | Negative Supply Voltage; typical -5 VDC |

PIN CONFIGURATION


DICE INFORMATION


| PAD | FUNCTION |
| :---: | :---: |
| 1 | Analog Input |
| 2 | -5 V Supply |
| 3 | -5 V , Output |
| 4 | Analog Output |
| 5 | +5 V Supply, Output |
| 6 | +5 V Supply |

Substrate Bias: Negative Supply
NC: No Connection
Wire Bonding: Gold wire bonding is recommended.

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $39 \times 42 \pm 5$ | $0.99 \times 1.07 \pm 0.13$ |
| Die Thickness | $14 \pm 1$ | $0.55 \pm 0.025$ |
| Minimum Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing: Titanium | $0.02+0.05-0.0$ | $0.0005+0.0013-0.0$ |
| Gold | $0.30 \pm 0.05$ | $0.0076 \pm 0.0013$ |

BUF600/601 DIE TOPOGRAPHY

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The BUF600/601 incorporate on-chip ESD protection diodes as shown in Figure 1. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.


FIGURE 1. Internal ESD Protection.

All input pins on the BUF600/601 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7 V . This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30 mA without destruction. To insure long term reliability, however, the diode current should be externally limited to 10 mA or so whenever possible.
The internal protection diodes are designed to withstand 2.5 kV (using the Human Body Model) and will provide adequate ESD protection for most normal handling procedures. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision amplifiers, this may cause a noticeable degradation of offset and drift. Therefore, static protection is strongly recommended when handling the BUF600/601.

## TYPICAL PERFORMANCE CURVES

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{LOAD}}=10 \mathrm{k} \Omega$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.





프를

## TYPICAL PERFORMANCE CURVES (CONT)

At $V_{c C}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{LOAD}}=10 \mathrm{k} \Omega$, and $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise noted.


## TYPICAL PERFORMANCE CURVES（CONT）

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\text {LOAD }}=100 \Omega$（BUF601）， $\mathrm{R}_{\text {LOAD }}=200 \Omega$（BUF600），and $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise noted．


BUF600 SMALL SIGNAL PULSE RESPONSE




BUF600／601

Sपヨ킥dW＊yヨココng



EBE

For Immediate Assistance, Contact Your Local Salesperson
TYPICAL PERFORMANCE CURVES (CONT)
At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\text {LOAD }}=100 \Omega$ (BUF601), $\mathrm{R}_{\text {LOAD }}=200 \Omega$ (BUF600), and $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise noted.







## TYPICAL PERFORMANCE CURVES（CONT）

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\text {LOAD }}=100 \Omega$（BUF601）， $\mathrm{R}_{\text {LOAD }}=200 \Omega$（BUF600），and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted．





SyヨlยIาdWV पヨヨコย



## TYPICAL PERFORMANCE CURVES (CONT)

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{LOAD}}=100 \Omega$ (BUF601), $\mathrm{R}_{\mathrm{LOAD}}=200 \Omega$ (BUF600), and $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise noted.



## DISCUSSION OF PERFORMANCE

The BUF600/601 are fabricated using a high-performance complementary bipolar process, which provides highfrequency NPN and PNP transistors with gigahertz transition frequencies ( $\mathrm{f}_{\mathrm{T}}$ ). Power supplies are rated at $\pm 6 \mathrm{~V}$ maximum, with the data sheet parameters specified at $\pm 5 \mathrm{~V}$ supplies. The BUF600/601 are 3-stage open-loop buffer amplifiers consisting of complementary emitter followers with a symmetrical class AB Darlington output stage. The complementary structure provides both sink and source current capability independent of the output voltage, while maintaining constant output and input impedances. The amplifiers use no feedback, so their low-frequency gain is slightly less than unity and somewhat dependent on loading. The optimized input stage is responsible for the high slew rate of up to $3600 \mathrm{~V} / \mu \mathrm{s}$, wide large signal bandwidth of 320 MHz , and quiescent current reduction to $\pm 3 \mathrm{~mA}$ (BUF600) and $\pm 6 \mathrm{~mA}$ (BUF601). These features yield an excellent large signal bandwidth/quiescent current ratio of $320 \mathrm{MHz}, 5 \mathrm{Vp}-\mathrm{p}$ at $3 \mathrm{~mA} / 6 \mathrm{~mA}$ quiescent current. The complementary emitter followers of the input stage work with current sources as loads. The internal PTAT power supply controls their quiescent current and with its temperature characteristics keeps the transconductance of the buffer amplifiers constant. The Typical Performance Curves show the quiescent current variation versus temperature.
The cross current in the input stage is kept very low, resulting in a low input bias current of $0.7 \mu \mathrm{~A} / 1.5 \mu \mathrm{~A}$ and high input impedance of $4.8 \mathrm{M} \Omega\|1 \mathrm{pF} / 2.5 \mathrm{M} \Omega\| 1 \mathrm{pF}$. The second stage drives the output transistors and reduces the output impedance and the feedthrough from output to input when driving RLC loads.

The input of the BUF600/601 looks like a high resistance parallel to a picofarad capacitance. The input characteristics change very little with output loading and input voltage swing. The BUF600/601 have excellent input-to-output isolation and feature high tolerance to variations in source impedances. A resistor between $100 \Omega$ and $250 \Omega$ in series with the buffer

input lead will usually eliminate oscillation problems from inductive sources such as unterminated cables without sacrificing speed.
Another excellent feature is the output-to-input isolation over a wide frequency range. This characteristic is very important when the buffer drives different equipment over cables. Often the cable is not perfect or the termination is incorrect and reflections arise that act like a signal source at the output of the buffer.

Open-loop devices often sacrifice linearity and introduce frequency distortion when driving low load impedance. The BUF600/601, however, do not. Their design yields low distortion products. The harmonic distortion characteristics into loads greater than $100 \Omega$ (BUF601) and greater than $200 \Omega$ (BUF600) are shown in the Typical Performance Curves. The distortion can be improved even more by increasing the load resistance.
Differential gain (DG) and differential phase (DP) are among the important specifications for video applications. DG is defined as the percent change in gain over a specified change in output voltage level ( 0 V to 0.7 V .) DP is defined as the phase change in degrees over the same output voltage change. Both DG and DP are specified at the PAL subcarrier frequency of 4.43 MHz . The errors for differential gain are lower than $0.5 \%$, while those for differential phase are lower than $0.04^{\circ}$.
With its minimum 20 mA long-term DC output current capability, 50 mA pulse current, low output impedance over frequency, and stability to drive capacitive loads, the BUF601 can drive $50 \Omega$ and $75 \Omega$ systems or lines. The BUF600 with lower quiescent current and therefore higher output impedance is well-suited primarily to interstage buffering. This type of open-loop amplifier is a new and easy-to-use step to prevent an interaction between two points in complex high-speed analog circuitry.

The buffer outputs are not current-limited or protected. If the output is shorted to ground, high currents could arise when the input voltage is $\pm 3.6 \mathrm{~V}$. Momentary shorts to ground (a few seconds) should be avoided but are unlikely to cause permanent damage.

## CIRCUIT LAYOUT

The high-frequency performance of the buffer amplifiers BUF600/601 can be greatly affected by the physical layout of the printed circuit board. The following tips are offered as suggestions, not as absolute musts. Oscillations, ringing, poor bandwidth and settling, and peaking are all typical problems that plague high-speed components when they are used incorrectly.

- Bypass power supplies very close to the device pins. Use tantalum chip capacitors (approximately $2.2 \mu \mathrm{~F}$ ); a parallel 470 nF ceramic chip capacitor may be added if desired. Surface-mount types are recommended due to their low lead inductance.
- PC board traces for power lines should be wide to reduce impedance or inductance.
- Make short and low inductance traces. The entire physical circuit should be as small as possible.
- Use a low-impedance ground plane on the component side to ensure that low-impedance ground is available throughout the layout.
- Do not extend the ground plane under high-impedance nodes sensitive to stray capacitances, such as the buffer's input terminals.
- Sockets are not recommended, because they add significant inductance and parasitic capacitance. If sockets must be used, consider using zero-profile solderless sockets.
- Use low-inductance and surface-mounted components. Circuits using all surface-mount components with the BUF600/601AU will offer the best AC performance.
- A resistor ( $100 \Omega$ to $250 \Omega$ ) in series with the input of the buffers may help to reduce peaking.
- Plug-in prototype boards and wire-wrap boards will not function well. A clean layout using RF techniques is essential-there are no shortcuts.


## SUGGESTED LAYOUT

A completely assembled and tested demonstration board is available for the BUF600/601 to speed prototyping. This board allows easy and fast performance testing during the design phase and for product qualification. The user can qualify the most important parameters within hours instead of days, while avoiding the hassles of an optimized board layout and power supply bypassing. The complete AC characterization was performed with the same type. Figure 2 shows the schematic and Figure 3 the silk screen and double-sided layout. Request DEM-BUF600-1GC or DEM-BUF601-1GC to test the buffer amplifiers in the 8-pin DIP package.


FIGURE 2. Circuit Schematic DEM-BUF600-1GC/DEM-BUF601-1GC.


FIGURE 3. Silkscreen and Board Layouts DEM-BUF600-1GC/DEM-BUF601-1GC (DIP package.)

## For Immediate Assistance, Contaci Your Local Salesperson

## IMPEDANCE MATCHING

The BUF600/601 provides power gain and isolation between source and load when used as an active tap or impedance matching device as illustrated in Figure 4. In this example, there is no output matching path between the BUF600/601 and the $75 \Omega$ line. Such matching is not needed when the distant end of the cable is properly terminated, as there is no reflected signal to worry about because the BUF600/601 isolates the source. This technique allows the full output voltage of the BUF600/601 to be applied to the load.

## DRIVING CABLES

The most obvious way is to connect the cable directly to the output of the buffer. This results in a gain determined by the buffer output resistance and the characteristic impedance of the cable, assuming it is properly terminated.
Double termination of a cable is the cleanest way to drive it, since reflections are absorbed on both ends of the cable. The cable source resistor is equal to the characteristic impedance less the output resistance of the buffer amplifiers. The gain is -6 dB excluding of the cable attentuation.


FIGURE 4. Impedance Converter.

## VIDEO DISTRIBUTION AMPLIFIER

In this broadcast quality circuit, the OPA623 provides a very high input impedance so that it may be used with a wide variety of signal sources including video DACs, CCD cameras, video switches or $75 \Omega$ cables. The OPA623 provides a voltage gain of $2.5 \mathrm{~V} / \mathrm{V}$, while the potentiometer of $200 \Omega$ allows the overall gain to be adjusted to drive the standard signal levels into the back-terminated $75 \Omega$ cables. Back matching prevents multiple reflections in the event that the remote end of the cable is not properly terminated.


FIGURE 5. Driving Cables.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 6. Video Distribution Amplifier.


FIGURE 7. Inside a Feedback Loop of a Voltage Feedback Amplifier (BUF601 and OPA660).


FIGURE 8. Output Buffer for an Inverting RF-Amplifier (Direct Feedback).


FIGURE 9. Input Amplifier with Baseband Video DC Restoration.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



BUF600/601
FIGURE 10. Test Circuit Frequency Response.


FIGURE 11. Test Circuit Pulse Response.


FIGURE 12. Test Circuit Differential Gain and Phase.


## 250mA HIGH-SPEED BUFFER

## FEATURES

- HIGH OUTPUT CURRENT: 250 mA
- SLEW RATE: 2000V/ $\mu \mathrm{s}$
- PIN-SELECTED BANDWIDTH: $30 \mathrm{MHz} / 180 \mathrm{MHz}$
- LOW QUIESCENT CURRENT:
1.5 mA (30MHz BW)
- WIDE SUPPLY RANGE: $\pm 2.25$ to $\pm 18 \mathrm{~V}$
- INTERNAL CURRENT LIMIT
- THERMAL SHUT-DOWN

8-PIN DIP, SO-8, 5-PIN TO-220 PACKAGES

## DESCRIPTION

The BUF634 is a high speed unity-gain open-loop buffer recommended for a wide range of applications. It can be used inside the feedback loop of op amps to increase output current, eliminate thermal feedback and improve capacitive load drive.
For low power applications, the BUF634 operates on 1.5 mA quiescent current with 250 mA output and $2000 \mathrm{~V} / \mu \mathrm{s}$ slew rate. Bandwidth is increased from 30 MHz to 180 MHz by connecting pin 1 to $\mathrm{V}-$.
Output circuitry is fully protected by internal current limit and thermal shut-down making it rugged and easy to use.


## APPLICATIONS

- VALVE DRIVER
- SOLENOID DRIVER
- OP AMP CURRENT BOOSTER
- LINE DRIVER
- HEADPHONE DRIVER
- VIDEO DRIVER

MOTOR DRIVER

- TEST EQUIPMENT
- ATE PIN DRIVER

The BUF634 is available in a variety of packages to suit mechanical and power dissipation requirements. Types include 8-pin DIP, SO-8 surface-mount and 5-pin TO-220.


# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

## SPECIFICATIONS

## ELECTRICAL

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}^{(1)}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITION | BUF634P, U, T |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | LOW QUIESCENT CURRENT MODE |  |  | WIDE BANDWIDTH MODE |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT <br> Offset Voltage vs Temperature vs Power Supply Input Bias Current Input Impedance Noise Voltage | Specified Temperature Range $\begin{gathered} V_{S}= \pm 2.25 \mathrm{~V}^{(2)} \text { to } \pm 18 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{N}}=0 \mathrm{~V} \\ R_{\mathrm{L}}=100 \Omega \\ \mathrm{f}=10 \mathrm{kHz} \end{gathered}$ |  | $\begin{gathered} \pm 30 \\ \pm 100 \\ 0.1 \\ \pm 0.5 \\ 80 \\| 8 \\ 4 \end{gathered}$ | $\begin{gathered} \pm 100 \\ 1 \\ \pm 2 \end{gathered}$ |  | $\begin{gathered} \pm 5 \\ 8 \\| 8 \end{gathered}$ | $\pm 20$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} / \mathrm{V} \\ \mu \mathrm{~A} \\ \mathrm{M} \Omega \\| \mathrm{pF} \\ \mathrm{nV} / \sqrt{\mathrm{Hz}} \end{gathered}$ |
| GAIN | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}}=67 \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 0.95 \\ 0.85 \\ 0.8 \\ \hline \end{gathered}$ | $\begin{gathered} 0.99 \\ 0.93 \\ 0.9 \\ \hline \end{gathered}$ |  | * | * |  | V/V <br> V/V <br> V/V |
| OUTPUT <br> Current Output, Continuous Voltage Output, Positive <br> Negative <br> Positive <br> Negative <br> Positive <br> Negative <br> Short-Circuit Current | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=-10 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\ & \mathrm{I}_{0}=-100 \mathrm{~mA} \\ & \mathrm{I}_{0}=150 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=-150 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} (V+)-2.1 \\ (V-)+2.1 \\ (V+)-3 \\ (V-)+4 \\ (V+)-4 \\ (V-)+5 \end{gathered}$ | $\begin{gathered} \pm 250 \\ (\mathrm{~V}+)-1.7 \\ (\mathrm{~V}-)+1.8 \\ (\mathrm{~V}+)-2.4 \\ (\mathrm{~V}-)+3.5 \\ (\mathrm{~V}+)-2.8 \\ (\mathrm{~V}-)+4 \\ \pm 350 \end{gathered}$ | $\pm 550$ |  | $\pm 400$ | * | $\begin{gathered} \mathrm{mA} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| DYNAMIC RESPONSE <br> Bandwidth, -3 dB <br> Slew Rate <br> Settling Time, 0.1\% <br> 1\% <br> Differential Gain <br> Differential Phase | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{L}}=100 \Omega \\ 20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ 20 \mathrm{~V} \text { Step, } \mathrm{R}_{\mathrm{L}}=100 \Omega \\ 20 \mathrm{~V} \text { Step, } \mathrm{R}_{\mathrm{L}}=100 \Omega \\ 3.58 \mathrm{MHz}, \mathrm{~V}_{\mathrm{O}}=0.7 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ 3.58 \mathrm{MHz}, \mathrm{~V}_{\mathrm{O}}=0.7 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega \end{gathered}$ |  | $\begin{gathered} 30 \\ 20 \\ 2000 \\ 200 \\ 50 \\ 4 \\ 2.5 \end{gathered}$ |  |  | $\begin{gathered} 180 \\ 160 \\ * \\ * \\ * \\ 0.4 \\ 0.1 \end{gathered}$ |  | MHz <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> ns <br> ns <br> \% |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current, $\mathrm{I}_{\mathrm{a}}$ | $\mathrm{I}_{\mathrm{O}}=0$ | $\pm 2.25{ }^{(2)}$ | $\begin{aligned} & \pm 15 \\ & \pm 1.5 \end{aligned}$ | $\begin{gathered} \pm 18 \\ \pm 2 \end{gathered}$ | * | $\pm 15$ | $\pm 20$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operating <br> Storage <br> Thermal Shutdown <br> Temperature, $\mathrm{T}_{J}$ <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ <br> $\theta_{J A}$ <br> $\theta_{\mathrm{JA}}$ <br> $\theta_{\mathrm{Jc}}$ | "P" Package ${ }^{(3)}$ <br> "U" Package ${ }^{(3)}$ <br> "T" Package ${ }^{(3)}$ <br> "T" Package | $\begin{aligned} & -40 \\ & -40 \\ & -40 \end{aligned}$ | $\begin{gathered} 175 \\ 100 \\ 150 \\ 65 \\ 0 \end{gathered}$ | $\begin{gathered} +85 \\ +125 \\ +125 \end{gathered}$ |  | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} /{ }^{\prime}{ }^{\prime} \end{gathered}$ |
|  |  |  |  |  |  |  |  |  |

NOTES: (1) Tests are performed on high speed automatic test equipment, at approximately $25^{\circ} \mathrm{C}$ junction temperature. The power dissipation of this product will cause some parameters to shift when warmed up. See typical performance curves for over-temperature performance. (2) Limited output swing available at low supply voltage. See Output voltage specifications. (3) Typical when all leads are soldered to a circuit board. See text for recommendations.

[^34]PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS



## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| BUF634P | 8-Pin PDIP | 006 |
| BUF634U | SO-8 Surface Mount | 182 |
| BUF634T | 5-Pin TO-220 | 315 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.


## ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

## ORDERING INFORMATION

|  |  | TEMPERATURE |
| :--- | :---: | :---: |
| MODEL | PACKAGE | RANGE |
| BUF634P | 8-Pin Plastic DIP | -40 to $+85^{\circ} \mathrm{C}$ |
| BUF634U | SO-8 Surface-Mount | -40 to $+85^{\circ} \mathrm{C}$ |
| BUF634T | 5-Pin TO-220 | -40 to $+85^{\circ} \mathrm{C}$ |

## DICE INFORMATION



| PAD | FUNCTION |
| :---: | :---: |
| 1 | BW |
| 2 | $\mathrm{~V}_{\text {IN }}$ |
| 3 | $\mathrm{~V}_{-}$ |
| 4 | $\mathrm{~V}_{\mathrm{O}}$ |
| 5 | $\mathrm{~V}_{+}$ |

Substrate Bias: Internally connected to $V$ - power supply.
MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $120 \times 70 \pm 5$ | $3.05 \times 1.78 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.1 \times 0.1$ |
| Backing | Chromium-Silver |  |

BUF634 DIE TOPOGRAPHY

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.


 3.1





EB

# For Immediate Assistance, Contact Your Local Salesperson 

## TYPICAL PERFORMANCE CURVES (Cont)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.




## APPLICATION INFORMATION

Figure 1 is a simplified circuit diagram of the BUF634 showing its open-loop complementary follower design.


FIGURE 1. Simplified Circuit Diagram.
Figure 2 shows the BUF634 connected as an open-loop buffer. The source impedance and optional input resistor, $\mathrm{R}_{\mathrm{S}}$, influence frequency response-see typical curves. Power supplies should be bypassed with capacitors connected close to the device pins. Capacitor values as low as $0.1 \mu \mathrm{~F}$ will assure stable operation in most applications, but high output current and fast output slewing can demand large current transients from the power supplies. Solid tantalum $10 \mu \mathrm{~F}$ capacitors are recommended.


FIGURE 2. Buffer Connections.

High frequency open-loop applications may benefit from special bypassing and layout considerations-see "High Frequency Applications" at end of applications discussion.

## OUTPUT CURRENT

The BUF634 can deliver up to $\pm 250 \mathrm{~mA}$ continuous output current. Internal circuitry limits output current to approximately $\pm 350 \mathrm{~mA}$-see typical performance curve "Short Circuit Current vs Temperature". For many applications, however, the continuous output current will be limited by thermal effects.
The output voltage swing capability varies with junction temperature and output current-see typical curves "Output Voltage Swing vs Output Current." Although all three package types are tested for the same output performance using a high speed test, the higher junction temperatures with the DIP and SO-8 package types will often provide less output voltage swing. The TO-220 package can be used with a heat sink to reduce junction temperature, allowing maximum possible output swing.

## THERMAL PROTECTION

Power dissipated in the BUF634 will cause the junction temperature to rise. A thermal protection circuit in the BUF634 will disable the output when the junction temperature reaches approximately $175^{\circ} \mathrm{C}$. When the thermal protection is activated, the output stage is disabled, allowing the device to cool. Quiescent current is approximately 6 mA during thermal shutdown. When the junction temperature cools to approximately $165^{\circ} \mathrm{C}$ the output circuitry is again enabled. This can cause the protection circuit to cycle on and off with a period ranging from a fraction of a second to several minutes or more, depending on package type, signal, load and thermal environment.
The thermal protection circuit is designed to prevent damage during abnormal conditions. Any tendency to activate the thermal protection circuit during normal operation is a sign of an inadequate heat sink or excessive power dissipation for the package type.
The 5-pin TO-220 package provides best thermal performance. When used with a properly sized heat sink, output of the TO-220 version is not limited by thermal performance. See Application Bulletin AB-037 for details on heat sink calculations. The mounting tab of the TO-220 package is electrically connected to the V-power supply.
The DIP and SO-8 surface-mount packages are excellent for applications requiring high output current with low average power dissipation.
To achieve the best possible thermal performance with the DIP or SO-8 packages, solder the device directly to a circuit board. Since much of the heat is dissipated by conduction through the package pins, sockets will degrade thermal performance. Use wide circuit board traces on all the device pins, including pins that are not connected. With the DIP package, use traces on both sides of the printed circuit board if possible.

| OP AMP | RECOMMENDATIONS |
| :--- | :--- |
| OPA177, OPA1013 <br> OPA111, OPA2111 <br> OPA121 | Use Low $I_{Q}$ mode. $\mathrm{G}=1$ stable. |
| OPA27, OPA2107 <br> OPA602, OPA404 | Low $\mathrm{I}_{\mathrm{Q}}$ mode is stable. Increasing $\mathrm{C}_{\mathrm{L}}$ may cause <br> excessive ringing or instability. Use Wide BW mode. |
| OPA627, OPA604 <br> OPA2604 | Use Wide BW mode, $\mathrm{C}_{1}=200 \mathrm{FF} . \mathrm{G}=1$ stable. |
| OPA637, OPA37 | Use Wide BW mode. These op amps are not $\mathrm{G}=1$ <br> stable. Use in $\mathrm{G}>4$. |

FIGURE 3. Boosting Op Amp Output Current.

## POWER DISSIPATION

Power dissipation depends on power supply voltage, signal and load conditions. With dc signals, power dissipation is equal to the product of output current times the voltage across the conducting output transistor. Power dissipation can be minimized by using the lowest possible power supply voltage necessary to assure the required output voltage swing.
For resistive loads, the maximum power dissipation occurs at a dc output voltage of one-half the power supply voltage. Dissipation with ac signals is lower. Application Bulletin $\mathrm{AB}-039$ explains how to calculate or measure power dissipation with unusual signals and loads.
Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to $150^{\circ} \mathrm{C}$, maximum. To estimate the margin of safety in a complete design, increase the ambient temperature until the thermal protection is triggered. The thermal protection should trigger more than $45^{\circ} \mathrm{C}$ above the maximum expected ambient condition of your application.

## INPUT CHARACTERISTICS

Internal circuitry is protected with a diode clamp connected from the input to output of the BUF634-see Figure 1. If the output is unable to follow the input within approximately 3 V (such as with an output short-circuit), the input will conduct increased current from the input source. This is limited by the internal $200 \Omega$ resistor. If the input source can be damaged by this increase in load current, an additional resistor can be connected in series with the input.

## BANDWIDTH CONTROL PIN

The -3 dB bandwidth of the BUF634 is approximately 30 MHz in the low quiescent current mode ( 1.5 mA typical). To select this mode, leave the bandwidth control pin open (no connection).
Bandwidth can be extended to approximately 180 MHz by connecting the bandwidth control pin to V-. This increases the quiescent current to approximately 15 mA . Intermediate bandwidths can be set by connecting a resistor in series with the bandwidth control pin-see typical curve "Quiescent

Current vs Resistance" for resistor selection. Characteristics of the bandwidth control pin can be seen in the simplified circuit diagram, Figure 1.
The rated output current and slew rate are not affected by the bandwidth control, but the current limit value changes slightly. Output voltage swing is somewhat improved in the wide bandwidth mode. The increased quiescent current when in wide bandwidth mode produces greater power dissipation during low output current conditions. This quiescent power is equal to the total supply voltage, $(\mathrm{V}+)+\mid \mathrm{V}-\mathrm{I}$, times the quiescent current.

## BOOSTING OP AMP OUTPUT CURRENT

The BUF634 can be connected inside the feedback loop of most op amps to increase output current-see Figure 3. When connected inside the feedback loop, the BUF634's offset voltage and other errors are corrected by the feedback of the op amp.
To assure that the op amp remains stable, the BUF634's phase shift must remain small throughout the loop gain of the circuit. For a $G=+1$ op amp circuit, the BUF634 must contribute little additional phase shift (approximately $20^{\circ}$ or less) at the unity-gain frequency of the op amp. Phase shift is affected by various operating conditions that may affect stability of the op amp-see typical Gain and Phase curves.
Most general-purpose or precision op amps remain unitygain stable with the BUF634 connected inside the feedback loop as shown. Large capacitive loads may require the BUF634 to be connected for wide bandwidth for stable operation. High speed or fast-settling op amps generally require the wide bandwidth mode to remain stable and to assure good dynamic performance. To check for stability with an op amp, look for oscillations or excessive ringing on signal pulses with the intended load and worst case conditions that affect phase response of the buffer.

## HIGH FREQUENCY APPLICATIONS

The BUF634's excellent bandwidth and fast slew rate make it useful in a variety of high frequency open-loop applications. When operated open-loop, circuit board layout and bypassing technique can affect dynamic performance.
For best results, use a ground plane type circuit board layout and bypass the power supplies with $0.1 \mu \mathrm{~F}$ ceramic chip
capacitors at the device pins. Source resistance will affect high-frequency peaking and step response overshoot and ringing. Best response is usually achieved with a series input resistor of $25 \Omega$ to $200 \Omega$, depending on the signal source. Response with some loads (especially capacitive) can be improved with a resistor of $10 \Omega$ to $150 \Omega$ in series with the output.


FIGURE 4. High Performance Headphone Driver.


FIGURE 5. Pseudo-Ground Driver.


FIGURE 6. Current-Output Valve Driver.


FIGURE 7. Bridge-Connected Motor Driver.


FIGURE 8. Differential Line Driver.

## OPA445

## High Voltage FET-Input OPERATIONAL AMPLIFIER

## FEATURES

- WIDE POWER SUPPLY RANGE: $\pm 10 \mathrm{~V}$ to $\pm 45 \mathrm{~V}$
- HIGH SLEW RATE: 10V/ $\mu \mathrm{s}$
- LOW INPUT BIAS CURRENT: 50pA max
- STANDARD-PINOUT TO-99 AND DIP PACKAGES


## DESCRIPTION

The OPA445 is a monolithic operational amplifier capable of operation from power supplies up to $\pm 45 \mathrm{~V}$ and output currents of 15 mA . It is useful in a wide variety of applications requiring high output voltage or large common-mode voltage swings.
The OPA445's high slew rate provides wide powerbandwidth response, which is often required for high voltage applications. FET input circuitry allows the

## APPLICATIONS

- TEST EQUIPMENT
- HIGH VOLTAGE REGULATORS
- POWER AMPLIFIERS
- DATA ACQUISITION
- SIGNAL CONDITIONING
use of high impedance feedback networks, thus minimizing their output loading effects. Laser trimming of the input circuitry yields low input offset voltage and drift.

The OPA445 is unity-gain stable and requires no external compensation components. It is available in both industrial $\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ and military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) temperature ranges.

## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{S}}= \pm 40^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | CONDITIONS | OPA445SM |  |  | OPA445BM |  |  | OPA445AP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| OFFSET VOLTAGE <br> Input Offset Voltage Average Drift Supply Rejection | $\begin{gathered} V_{C M}=0 \mathrm{~V} \\ T_{A}=T_{M I N} \text { to } T_{\text {MAX }} \\ V_{S}= \pm 10 \mathrm{~V} \text { to } \pm 50 \mathrm{~V} \end{gathered}$ | * | $\stackrel{0}{*}$ | 1.0 | 80 | $\begin{gathered} 1.0 \\ 10 \\ 110 \end{gathered}$ | 3.0 | * | $\begin{aligned} & 2.0 \\ & 15 \\ & * \end{aligned}$ | 5.0 | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT Input Bias Current Over Temperature | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | * | $100$ |  | 20 | $\begin{aligned} & 50 \\ & 10 \end{aligned}$ |  | 50 | $\begin{gathered} 100 \\ 20 \end{gathered}$ | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{nA} \end{aligned}$ |
| OFFSET CURRENT Input Offset Current Over Temperature | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | * | $50$ |  | 4 | $\begin{gathered} 10 \\ 5 \end{gathered}$ |  | 20 | $\begin{aligned} & 40 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{nA} \end{aligned}$ |
| IMPEDANCE <br> Differential <br> Common-Mode |  |  | * |  |  | $\begin{aligned} & 10^{13}\| \| 1 \\ & 10^{14}\| \| 3 \end{aligned}$ |  |  | * | . | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $V_{\mathbb{I N}}= \pm 30 \mathrm{~V},$ Over Temp. |  | * |  | $\begin{aligned} & \pm 35 \\ & 80 \end{aligned}$ | 95 |  |  | * |  | V <br> dB |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain Over Temperature | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ | * | * |  | $\begin{gathered} 100 \\ 97 \end{gathered}$ | 105 |  | * | * |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |

## FREQUENCY RESPONSE

| Gain Bandwidth Full Power Response | Small Signal $35 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ | * |  | 45 | 2 55 | * |  | $\begin{gathered} \mathrm{MHz} \\ \mathrm{kHz} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |



## POWER SUPPLY

| Rated Voltage, $\pm \mathrm{V}_{\mathrm{s}}$ <br> Voltage Range, $\pm V_{\mathrm{s}}$ <br> Derated Performance <br> Current, Quiescent | Over Temperature <br> $\mathrm{I}_{0}=0 \mathrm{~mA}$ | $*$ | $*$ | $*$ | $\pm 10$ | $* 20$ |  |  | $*$ |  | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

TEMPERATURE RANGE

| Specification <br> Operating <br> $\theta$ Junction-Ambient | Ambient Temperature | ${ }_{*}^{-55}$ | * | $\underset{*}{+125}$ | $\begin{aligned} & -25 \\ & -55 \end{aligned}$ | 200 | $\begin{gathered} +85 \\ +125 \end{gathered}$ | -25 | 100 | +85 | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

*Specifications same as OPA445BM.

## CONNECTION DIAGRAMS

## Top View



DIP


DICE INFORMATION


## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| OPA445AP | 8-pin plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA445BM | 8-pin TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA445SM | 8 -pin TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA445AP | 8-pin plastic DIP | 006 |
| OPA445BM | 8-pin TO-99 | 001 |
| OPA445SM | 8-pin TO-99 | 001 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

TYPICAL PERFORMANCE CURVES
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 40 \mathrm{VDC}$, unless otherwise noted.


是是

For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 40 \mathrm{VDC}$, unless otherwise noted.


OPEN-LOOP
FREQUENCY RESPONSE


OUTPUT VOLTAGE vs OUTPUT CURRENT



OPEN-LOOP GAIN AND SUPPLY CURRENT vs SUPPLY VOLTAGE



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.



INPUT VOLTAGE NOISE SPECTRAL DENSITY



OPA445


POWIER OPERATIONAL AMPLIFIERS

[^35]The OPA445 may be operated from power supplies up to $\pm 45 \mathrm{~V}$ or a total of 90 V . Power supplies should be bypassed with $0.022 \mu \mathrm{~F}$ capacitors, or greater, near the power supply pins. Be sure that the capacitors are appropriately rated for the supply voltage used.
The OPA445 can supply output currents of 15 mA and larger. This would present no problem for a standard op amp operating from $\pm 15 \mathrm{~V}$ supplies. With high supply voltages, however, internal power dissipation of the op amp can be quite large. Operation from a single power supply (or unbalanced power supplies) can produce even larger power dissipation since a larger voltage is impressed across the conducting output transistor.
Dissipation should be limited to 680 mW at $25^{\circ} \mathrm{C}$. At temperatures above $25^{\circ} \mathrm{C}$, the maximum dissipation should be derated according to the thermal resistance of the package type used.

## TYPICAL APPLICATIONS



FIGURE 1. Offset Voltage Trim.


FIGURE 2. Voltage-to-Current Converter.

Package thermal resistance, $\theta_{\mathrm{IC}}$, is affected by mounting techniques and environments. The figures provided are typical for common mounting configurations with convection air flow. Poor air circulation and use of sockets can significantly increase thermal resistance. Best thermal performance is achieved by soldering the op amp into a circuit board with wide printed circuit traces to allow greater conduction through the op amp leads. Simple clip-on heat sinks can reduce the thermal resistance of the TO-99 metal package by as much as $50^{\circ} \mathrm{C} / \mathrm{W}$.
A short-circuit to ground will produce a typical output current of 25 mA . With $\pm 40 \mathrm{~V}$ power supplies, this creates an internal power dissipation of 1.0 W . This exceeds the maximum rating for the device, and is not recommended. Permanent damage is unlikely, however, since the short-circuit output current will diminish as the junction temperature rises.


FIGURE 3. Programmable Voltage Source.

## High Current, High Power OPERATIONAL AMPLIFIER

## FEATURES

- HIGH OUTPUT CURRENT: $\pm 10 A$ Peak
- WIDE POWER SUPPLY RANGE: $\pm 10$ to $\pm 40 \mathrm{~V}$
- LOW QUIESCENT CURRENT: 2.6mA
- ISOLATED CASE TO-3 PACKAGE


## DESCRIPTION

The OPA501 is a high output current operational amplifier. It can be used in virtually all common op amp circuits, yet is capable of output currents up to $\pm 10 \mathrm{~A}$. Power supply voltages up to $\pm 40 \mathrm{~V}$ allow very high output power for driving motors or other electromechanical loads.

Safe operating area is fully specified, and user-set current limits provide protection for both the amplifier and load. The class-B (zero output stage bias) provides low quiescent current during small-signal conditions.

This rugged hybrid iniegrated circuit is packaged iñ a metal 8-pin TO-3 package. Both industrial and military temperature range models are available.

## APPLICATIONS

- MOTOR DRIVER
- SERVO AMPLIFIER
- VALVE ACTUATOR
- SYNCRO DRIVER
- PROGRAMMABLE POWER SUPPLY



## SPECIFICATIONS

## ELECTRICAL

At $T_{C}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 28 \mathrm{~V},(\mathrm{OPA501RM}, \mathrm{AM}) ; \mathrm{V}_{\mathrm{S}}= \pm 34 \mathrm{~V}$ (OPA501SM, BM) unless otherwise noted.

| PARAMETER | CONDITIONS | OPA501RM, AM |  |  | OPA501SM, BM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| RATED OUTPUT ${ }^{(1,2)}$ <br> Output Current <br> Continuous ${ }^{(3)}$ <br> Output Voltage ${ }^{(3)}$ | $\begin{gathered} R_{\mathrm{L}}=2 \Omega(\mathrm{RM}, \mathrm{AM}) \\ \mathrm{R}_{\mathrm{L}}=2.6 \Omega(\mathrm{SM}, \mathrm{BM}) \\ \mathrm{I}_{\mathrm{O}}=10 \mathrm{~A} \text { peak } \end{gathered}$ | $\begin{aligned} & \pm 10 \\ & \pm 10 \\ & \pm 20 \end{aligned}$ | $\pm 23$ |  | $\pm 26$ | $\pm 29$ |  | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \\ & \mathrm{~V} \end{aligned}$ |
| DYNAMIC RESPONSE Bandwidth, Unity Gain Full Power Bandwidth Slew Rate | Small Signal $\begin{gathered} V_{O}=40 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=8 \Omega \\ \mathrm{R}_{\mathrm{L}}=5 \Omega(\mathrm{RM}, \mathrm{AM}) \\ \mathrm{R}_{\mathrm{L}}=6.5 \Omega(\mathrm{SM}, \mathrm{BM}) \end{gathered}$ | $\begin{gathered} 10 \\ 1.35 \\ 1.35 \end{gathered}$ | $\begin{gathered} 1 \\ 16 \end{gathered}$ | - | * | * |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{v} / \mu \mathrm{s}$ |
| INPUT OFFSET VOLTAGE Initial Offset vs Temperature vs Supply Voltage | $\begin{aligned} & -25^{\circ} \mathrm{C}<\mathrm{T}<+85^{\circ} \mathrm{C}(\mathrm{AM}, \mathrm{BM}) \\ & -55^{\circ} \mathrm{C}<\mathrm{T}<+125^{\circ} \mathrm{C}(\mathrm{RM}, \mathrm{SM}) \end{aligned}$ |  | $\begin{gathered} \pm 5 \\ \pm 10 \\ \pm 35 \end{gathered}$ | $\begin{aligned} & \pm 10 \\ & \pm 65 \end{aligned}$ |  | $\begin{aligned} & \pm 2 \\ & \pm 10 \end{aligned}$ | $\begin{gathered} \pm 5 \\ \pm 40 \end{gathered}$ | mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} / \mathrm{V}$ |
| INPUT BIAS CURRENT <br> Initial <br> vs Temperature vs Supply Voltage | $\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}$ |  | $\begin{gathered} 15 \\ \pm 0.05 \\ \pm 0.02 \end{gathered}$ | 40 |  | * | 20 | $\begin{gathered} \mathrm{nA} \\ \mathrm{nA} /^{\circ} \mathrm{C} \\ \mathrm{nA} / \mathrm{V} \end{gathered}$ |
| INPUT DIFFERENCE CURRENT Initial vs Temperature | $\begin{gathered} \mathrm{T}_{\mathrm{CASE}}=+25^{\circ} \mathrm{C} \\ -25^{\circ} \mathrm{C}<\mathrm{T}<+85^{\circ} \mathrm{C}(\mathrm{AM}, \mathrm{BM}) \\ -55^{\circ} \mathrm{C}<\mathrm{T}<+125^{\circ} \mathrm{C}(\mathrm{RM}, \mathrm{SM}) \end{gathered}$ |  | $\begin{gathered} \pm 5 \\ \pm 0.01 \end{gathered}$ | $\pm 10$ |  | $\begin{gathered} \pm 2 \\ \pm 0.01 \end{gathered}$ | $\pm 3$ | $\begin{gathered} n A \\ n A /{ }^{\circ} \mathrm{C} \\ \mathrm{nA} /^{\circ} \mathrm{C} \end{gathered}$ |
| OPEN-LOOP GAIN, DC $R_{L}=6.5 \Omega(S M, B M)$ | $\mathrm{R}_{\mathrm{L}}=5 \Omega(\mathrm{RM}, \mathrm{AM})$ | 94 | 115 |  | 98 | 115 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| INPUT IMPEDANCE <br> Differential Common-mode |  |  | $\begin{gathered} 10 \\ 250 \end{gathered}$ |  |  | * |  | $M \Omega$ <br> $M \Omega$ |
| INPUT NOISE <br> Voltage Noise $\mathrm{f}_{\mathrm{n}}=10 \mathrm{~Hz}$ to 10 kHz Current Noise $\mathrm{f}_{\mathrm{n}}=10 \mathrm{~Hz}$ to 10 kHz | $\begin{aligned} & f_{n}=0.3 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & f_{n}=0.3 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ | $\begin{gathered} 5 \\ 4.5 \end{gathered}$ | $\begin{gathered} 3 \\ 20 \end{gathered}$ |  | * |  | $\mu \mathrm{Vrms}$ pArms | $\begin{aligned} & \mu \vee p-p \\ & \text { pAp-p } \end{aligned}$ |
| INPUT VOLTAGE RANGE <br> Common-mode Voltage ${ }^{(4)}$ Common-mode Rejection | Linear Operation $f=D C, V_{C M}= \pm\left(\left\|V_{S}\right\|-6\right)$ | $\begin{gathered} \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-6\right) \\ 70 \end{gathered}$ | $\begin{gathered} \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-3\right) \\ 110 \\ \hline \end{gathered}$ |  | $80$ | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Operating Voltage Range Current, quiescent |  | $\pm 10$ | $\begin{gathered} \pm 28 \\ \pm 2.6 \end{gathered}$ | $\begin{aligned} & \pm 36 \\ & \pm 10 \end{aligned}$ | * | $\pm 34$ | $\underset{*}{ \pm} 40$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification, RM, SM AM, BM <br> Operating, derated performance, AM, BM Storage | case | $\begin{aligned} & -55 \\ & -25 \\ & \\ & -55 \\ & -65 \end{aligned}$ |  | $\begin{aligned} & +125 \\ & +85 \\ & +125 \\ & +150 \end{aligned}$ |  |  |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| THERMAL RESISTANCE | Steady State $\theta_{\mathrm{Jc}}$ |  | 2.0 | 2.2 |  | * | * | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

*Specification same as for OPA501RM, AM.
NOTES: (1) Package must be derated based on a junction-to-case thermal resistance of $2.2^{\circ} \mathrm{C} / \mathrm{W}$ or a junction-to-ambient thermal resistance of $30^{\circ} \mathrm{C} / \mathrm{W}$. (2) Safe Operating Area and Power Derating Curves must be observed. (3) With $\pm R_{s C}=0$. Peak output current is typically greater than 10A if duty cycle and pulse width limitations are observed. Output current greater than 10A is not guaranteed. (4) The absolute maximum voltage is 3 V less than supply voltage.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## ABSOLUTE MAXIMUM RATINGS

|  | Power Supply Voltage ( $\mathrm{V}_{\mathrm{s}}$ ) ..................................................... $\pm 40 \mathrm{~V}$ |
| :---: | :---: |
|  |  |
|  | Differential Input Voltage .................................................... $\pm \mathrm{V}_{\mathrm{S}}-3 \mathrm{~V}$ |
|  | Common-Mode Input Voltage ..................................................... $\pm \mathrm{V}_{\text {S }}$ |
|  | Operating Temperature Range ................................ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | Storage Temperature Range .................................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  | Lead Temperature (soldering, 10s) ......................................... $+300^{\circ} \mathrm{C}$ |
|  | Junction Temperature ........................................................ $+200^{\circ} \mathrm{C}$ |
|  | Output Short-Circuit Duration ${ }^{(3)}$........................................... Continuous |
|  | NOTES: (1) At case temperature of $+25^{\circ} \mathrm{C}$. Derate at $2.2^{\circ} \mathrm{C} / \mathrm{W}$ above case temperature of $+25^{\circ} \mathrm{C}$. (2) Average dissipation. (3) Within safe operating area and with appropriate derating. |

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: |
| OPA501AM | 8 -Pin Metal TO-3 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA501BM | 8 -Pin Metal TO-3 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA501RM | 8 -Pin Metal TO-3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| OPA501SM | 8 -Pin Metal TO-3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## CONNECTION DIAGRAM


PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA501AM | 8-Pin Metal TO-3 | 030 |
| OPA501BM | 8-Pin Metal TO-3 | 030 |
| OPA501RM | 8-Pin Metal TO-3 | 030 |
| OPA501SM | 8-Pin Metal TO-3 | 030 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

For Immediate Assistance, Contact Your Local Salesperson TYPICAL PERFORMANCE CURVES

Typical at $+25^{\circ} \mathrm{C}$ case and $\pm \mathrm{V}_{\mathrm{s}}=28 \mathrm{VDC}$, unless otherwise noted.






Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (Cont)

Typical at $+25^{\circ} \mathrm{C}$ case and $\pm \mathrm{V}_{\mathrm{s}}=28 \mathrm{VDC}$, unless otherwise noted.





Time ( $10 \mu \mathrm{~s} / \mathrm{div}$ )

PULSE RESPONSE, $\mathrm{A}_{v}=+1$


Time ( $100 \mathrm{\mu s} / \mathrm{div}$ )

## For Immediate Assistance, Contact Your Local Salesperson

## APPLICATIONS INFORMATION

Grounding techniques can greatly affect the performance of a power op amp. Figure 1 shows grounds connected so that load current does not flow through signal ground connections. Power supply and load connections should be physically separated from the amplifier input and signal connections.

Power supply connections to the amplifier should be bypassed with $10 \mu \mathrm{~F}$ tantalum capacitors connected close to the device pins. The capacitors should be connected to load ground as shown.


FIGURE 1. Basic Circuit Connections.

## CURRENT LIMITS

The OPA501 has independent positive and negative current limit circuits. Current limits are set by the value of $\mathrm{R}^{+}{ }_{S C}$ and $\mathrm{R}_{\mathrm{sc}}^{-}$. The approximate value of these resistors is:

$$
\mathrm{R}_{\mathrm{SC}}=\frac{0.65}{\mathrm{I}_{\mathrm{LIMIT}}}-0.0437 \Omega
$$

$\mathrm{I}_{\text {LIMIT }}$ is the desired maximum current at room temperature in Amperes and $\mathrm{R}_{\mathrm{SC}}$ is in ohms. The current limit value decreases with increasing temperature-see typical performance curves. The current limit resistors conduct the full amplifier output current. Power dissipation of the current limit resistors at maximum current is:

$$
\mathrm{P}_{\mathrm{MAX}}=\left(\mathrm{I}_{\mathrm{LIMIT}}\right)^{2} \mathrm{R}_{\mathrm{SC}}
$$

The current limit resistors can be chosen from a variety of types. Most wire-wound types are satisfactory, although some physically large resistors may have excessive inductance which can cause instability.

## SAFE OPERATING AREA

Stress on the output transistor is determined by the output current and the voltage across the conducting output transistor. The power dissipated by the output transistor is equal to the product of the output current and the voltage across the conducting transistor, $\mathrm{V}_{\mathrm{CE}}$. The Safe Operating Area (SOA),

Figure 2, shows the permissible range of voltage and current. SOA is reduced at high operating temperature-see Figure 3.

The safe output current decreases as $\mathrm{V}_{\mathrm{CE}}$ increases. Output short-circuits are a very demanding. A short-circuit to ground forces the full power supply voltage (positive or negative side) across the conducting transistor. With $\mathrm{V}_{\mathrm{S}}= \pm 30 \mathrm{~V}$, the current limit must be set for 2A to be safe for short-circuit to ground. For further information on SOA and evaluating signal and load conditions, consult Applications Bulletin AB-039.

## HEAT SINKING

Most applications require a heat sink to assure that the maximum junction temperature of $200^{\circ} \mathrm{C}$ is not exceeded. The size of the heat sink required depends on the power dissipated by the amplifier and ambient temperature conditions. Application Bulletin AB-039 explains how to find maximum power dissipation for dc, ac, reactive loads, and other conditions. Applications Bulletin AB-038 shows how to determine heat sink requirements.
The case of the OPA501 is isolated from all circuitry and can be fastened directly to a heat sink. This eliminates cumbersome insulating hardware that degrades thermal performance. See Applications Bulletin AB-037 for information on mounting techniques and procedures.


FIGURE 2. Transistor Safe Operating Area at $+25^{\circ} \mathrm{C}$ Case Temperature.


FIGURE 3. Transistor Safe Operating Area at $+125^{\circ} \mathrm{C}$ Case Temperature.


# High Current, High Power OPERATIONAL AMPLIFIER 

## FEATURES

- HIGH OUTPUT CURRENT: 10A
- WIDE POWER SUPPLY VOLTAGE: $\pm 10 \mathrm{~V}$ to $\pm 45 \mathrm{~V}$
- USER-SET CURRENT LIMIT
- SLEW RATE: 10V/ $\mu \mathrm{s}$
- FET INPUT: $I_{B}=200 p A \max$
- CLASS A/B OUTPUT STAGE
- QUIESCENT CURRENT: 25mA max
- HERMETIC TO-3 PACKAGE ISOLATED CASE


## DESCRIPTION

The OPA502 is a high output current operational amplifier designed to drive a wide range of resistive and reactive loads. Its complementary class $\mathrm{A} / \mathrm{B}$ output stage provides superior performance in applications requiring freedom from crossover distortion. Resistor-programmable current limits provide protection for both the amplifier and the load during abnormal operating conditions. An adjustable foldover current limit can also be used to protect against potentially damaging conditions.
The OPA502 employs a custom monolithic op amp/ driver circuit and rugged complementary output transistors, providing excellent DC and dynamic performance.

The industry-standard 8-pin TO-3 package is electrically isolated from all circuitry. This allows the OPA502 to be mounted directly to a heat sink without cumbersome insulating hardware which degrade thermal performance. The OPA502 is available in $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.

## APPLICATIONS

- MOTOR DRIVER
- SERVO AMPLIFIER
- PROGRAMMABLE POWER SUPPLY
- ACTUATOR DRIVER
- AUDIO AMPLIFIER
- TEST EQUIPMENT


SPECIFICATIONS

## ELECTRICAL

$\mathrm{T}_{\mathrm{CASE}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 40 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITION | OPA502BM |  |  | OPA502SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OFFSET VOLTAGE Input Offset Voltage vs Temperature vs Power Supply | Specified Temp. Range $V_{S}= \pm 10 \mathrm{~V} \text { to } \pm 45 \mathrm{~V}$ | 74 | $\begin{gathered} \pm 0.5 \\ \pm 5 \\ 92 \end{gathered}$ | $\pm 5$ | * | * | * | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT BIAS CURRENT ${ }^{(1)}$ Input Bias Current Input Offset Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 12 \\ & \pm 3 \end{aligned}$ | 200 |  | * | * | pA <br> pA |
| NOISE <br> Input Voltage Noise Noise Density, Current Noise Density, | $\begin{aligned} & f=1 \mathrm{kHz} \\ & f=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{gathered} 25 \\ 3 \end{gathered}$ |  |  | * |  | $\begin{aligned} & n \mathrm{~V} / \sqrt{\mathrm{Hz}} \\ & \mathrm{fA} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range, Positive Negative <br> Common-Mode Rejection | Linear Operation Linear Operation $V_{C M}= \pm 35 \mathrm{~V}$ | $\begin{gathered} (V+)-5 \\ (V-)+5 \\ 74 \end{gathered}$ | $\begin{gathered} \left(V_{+}\right)-4 \\ (\mathrm{~V}-)+4 \\ 106 \end{gathered}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{12} \\| 5 \\ & 10^{12} \\| 4 \end{aligned}$ |  |  | * |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| OPEN-LOOP GAIN Open-Loop Voltage Gain | $\mathrm{V}_{\mathrm{O}}= \pm 34 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=6 \Omega$ | 92 | 103 |  | * | * |  | dB |
| FREQUENCY RESPONSE <br> Gain-Bandwidth Product Slew Rate Full-Power Bandwidth Total Harmonic Distortion <br> Capacitive Load | $\begin{gathered} \mathrm{G}=+10, \mathrm{R}_{\mathrm{L}}=50 \Omega \\ 68 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=6 \Omega \\ \mathrm{G}=+3, \mathrm{f}=20 \mathrm{kHz} \\ \mathrm{~V}_{\mathrm{O}}=20 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=8 \Omega \end{gathered}$ | $5$ | 2.0 10 Typical C 0.06 <br> Figure |  | * |  |  | MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> \% |
| OUTPUT <br> Voltage Output, Positive <br> Negative <br> Positive <br> Negative <br> Current Output <br> Short Circuit Current | $\begin{aligned} & I_{0}=10 A \\ & I_{0}=10 A \\ & I_{0}=1 A \\ & I_{0}=1 A \end{aligned}$ | $\begin{aligned} & (\mathrm{V}+)-6 \\ & (\mathrm{~V}-)+6 \end{aligned}$ | $\begin{aligned} & (V+)-3.5 \\ & (V-)+3.6 \\ & (V+)-2.5 \\ & (V-)+3.1 \end{aligned}$ <br> SOA Cur <br> tor Progra |  | * | ** |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current | $\mathrm{I}_{0}=0$ | $\pm 10$ | $\begin{aligned} & \pm 40 \\ & \pm 20 \end{aligned}$ | $\begin{aligned} & \pm 45 \\ & \pm 25 \end{aligned}$ | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Storage <br> Thermal Resistance, $\theta_{\mathrm{Jc}}$ $\theta_{\mathrm{JA}}$ | $\begin{gathered} \mathrm{DC} \\ \mathrm{AC} \mathrm{f} \geq 50 \mathrm{~Hz} \\ \text { No Heat Sink } \end{gathered}$ | $\begin{aligned} & -40 \\ & -55 \end{aligned}$ | $\begin{gathered} 1.25 \\ 0.8 \\ 30 \end{gathered}$ | $\begin{gathered} +85 \\ +125 \\ 1.4 \\ 0.9 \end{gathered}$ | $\stackrel{-55}{*}$ | * | + ${ }_{*}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTE: (1) High-speed test at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$.

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| OPA502BM | 8 -Pin TO-3 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA502SM | 8 -Pin TO-3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

PIN CONFIGURATION


ABSOLUTE MAXIMUM RATINGS


PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA502BM | 8-Pin TO-3 | 030 |
| OPA502SM | 8-Pin TO-3 | 030 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## TYPICAL PERFORMANCE CURVES

$T_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 40 \mathrm{~V}$ unless otherwise noted.



## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 40 \mathrm{~V}$ unless otherwise noted.







Or, Call Customer Service at 1-800-548-6132 (USA Only) TYPICAL PERFORMANCE CURVES (CONT)
$T_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 40 \mathrm{~V}$ unless otherwise noted.


LARGE SIGNAL RESPONSE
$\mathrm{G}=+3, \mathrm{R}_{\mathrm{L}}=4 \Omega$


SMALL SIGNAL RESPONSE
$\mathrm{G}=+3, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$


## APPLICATIONS INFORMATION

Power supply terminals should be bypassed with low series impedance capacitors such as ceramic or tantalum close to the device pins. Power supply wiring should have low series impedance and inductance. Figure 1 indicates the high current connections in bold lines.

Current limit is set with two external resistors-one for positive output current and one for negative output current (see Figure 1). For conventional current limit, independent of output voltage, pin 7 should be left open (see "Foldback Current Limit"). Limiting occurs when the output current causes sufficient voltage drop across $\mathrm{R}_{\mathrm{CL}}$ to turn on the respective current limit transistor. The limit current decreases at high temperature (see typical performance curve "Current Limit vs Temperature).
Figure 1 also shows nominal current limit produced by standard resistor values. See also the typical performance curve "Current Limit vs Limit Resistance". The output current must flow through this resistor, so its power rating must be chosen accordingly. The table in Figure 1 shows the power dissipation of the current limit resistor during continuous current limit (room temperature). Connections from the current limit resistors to the device pins can typically add $0.02 \Omega$ to $0.05 \Omega$ to the effective value of $\mathrm{R}_{\mathrm{CL}}$. This significantly affects the current limit value for high output currents.
The current limit resistors can be chosen from a variety of types. Most common wire-wound types are satisfactory, although some physically large types may have excessive inductance which can cause problems. You should test your circuits with the exact resistor type planned for production use.

You can set different current limits for positive and negative current. Resistors are chosen with the same table of values in Figure 1.

## SAFE OPERATING AREA

Stress on the output transistors is determined by the output current and the voltage across the conducting output transis-


FIGURE 1. Basic Circuit Connections.
tor. The power dissipated by the output transistor is equal to the product of the output current and the voltage across the conducting transistor, $\mathrm{V}_{\mathrm{CE}}$. The Safe Operating Area (SOA curve, Figure 2) shows the permissible range of voltage and current.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

The safe output current decreases as $\mathrm{V}_{\mathrm{CE}}$ increases. Output short-circuits are a very demanding case for SOA. A shortcircuit to ground forces the full power supply voltage ( $\mathrm{V}+$ or $\mathrm{V}-$ ) across the conducting transistor. With $\mathrm{V}_{\mathrm{s}}= \pm 40 \mathrm{~V}$ the current limit must be set for $3 \mathrm{~A}\left(25^{\circ} \mathrm{C}\right)$ to be safe for continuous short-circuit to ground. For further insight on SOA, consult AB-039.


FIGURE 2. Safe Operating Area (SOA).

## UNBALANCED POWER SUPPLIES

Some applications do not require equal positive and negative output voltage swing. The power supply voltages of the OPA502 do not need to be equal. Figure 3 shows a circuit designed for a positive output voltage and current. The -5 V power supply voltage assures that the inputs of the OPA502 are operated within their linear common-mode range. The $\mathrm{V}+$ power supply could range from 15 V to 85 V . The total voltage (V- to $\mathrm{V}+$ ) can range from 20 V to 90 V .


FIGURE 3. Unbalanced Power Supplies.

## FOLDOVER CURRENT LIMIT

By connecting a resistor from pin 7 to ground, you can make the limit current vary with output voltage. The foldover limit
circuit can be set to allow high output current when $\mathrm{V}_{\mathrm{CE}}$ is low (high output voltage). Output current limits at a lower value under the more stressful condition when $\mathrm{V}_{\mathrm{CE}}$ is high, (output voltage is low).
The behavior of this voltage-dependant current limit is described by the following equation.

$$
\mathrm{I}_{\text {LIMIT }}=\frac{0.81+\left(\frac{0.28 \mathrm{~V}_{\mathrm{O}}}{\mathrm{R}_{\mathrm{FO}}+20}\right)}{\mathrm{R}_{\mathrm{CL}}}+0.03
$$

where: $V_{o}$ is the output voltage measured with respect to ground.
$\mathrm{R}_{\mathrm{FO}}$ is the resistor connected from pin 7 to ground (in k ohms).
$\mathrm{R}_{\mathrm{CL}}$ is the current limit resistor (in ohms).

The foldover limit circuitry can be set to allow large voltage and current to resistive loads, yet limit output current to a safe value with an output short circuit.
Reactive or EMF-generating loads can produce unexpected behavior with the foldover circuit driven into limiting. With a reactive load, peak output current occurs at low or zero output voltage. Compared to a resistive load, a reactive load with the same total impedance will be more likely to activate the foldover limit circuitry.


FIGURE 4. Diode Protection of Output.

## OUTPUT PROTECTION

The output stage of the OPA502 is protected by internal diode clamps to the power supply terminals. These internal diodes are similar to common silicon rectifier types and may not be fast enough for adequate protection. For loads that can deliver large reverse kickback current (greater than 5A) to the output, external fast-recovery clamp diodes are recommended (Figure 4). For these diodes (internal or external) to provide the intended protection, the power supplies must provide a low impedance to a reverse current.

## For Immediate Assistance, Contact Your Local Salesperson

## COMPENSATION AND STABILITY

Capacitance at the inverting input causes a high frequency pole in the feedback path. This reduces phase margin, causing pulse response ringing, and in severe cases, oscillations. A low value feedback capacitor can reduce or eliminate this effect by maintaining a constant feedback factor at high frequency (see Figure 5).
Depending on the load conditions, precautions may be required when using the OPA502 in low gains. Gains less than $+3 \mathrm{~V} / \mathrm{V}$ or $-2 \mathrm{~V} / \mathrm{V}$ may cause oscillations, particularly with capacitive loads. Figure 6 shows several circuits for low gain and capacitive loads.
Large value feedback capacitors used to limit the closed-loop bandwidth or form an integrator may also produce instability because the closed-loop gain approaches unity at high frequency.


## MOUNTING AND HEAT SINKING

Most applications require a heat sink to assure that the maximum junction temperature is not exceeded. The heat sink required depends on the power dissipated and on ambient conditions. Consult Application Bulletin AB-038 for information on determining heat sink requirements.

The case of the OPA502 is isolated from all circuitry and can be fastened directly to a heat sink. This eliminates cumbersome insulating hardware that degrades thermal performance. Consult Application Bulletin AB-037 for proper mounting techniques and procedures for TO-3 power products.

## SOCKET

A mating socket, 0804 MC is available for the OPA502 and can be purchased from Burr-Brown. Although not required, this socket makes interchanging parts easy, especially during design and testing.


FIGURE 6. Compensation Circuits.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 7. Low Distortion Composite Amplifier.


FIGURE 8. Bridge Drive Circuit.


FIGURE 9. Digitally Programmable Power Supply.

## Very-High Current-High Power OPERATIONAL AMPLIFIER

## FEATURES

- WIDE SUPPLY RANGE: $\pm 10 \mathrm{~V}$ to $\pm 50 \mathrm{~V}$
- HIGH OUTPUT CURRENT: 15A Peak
- CLASS A/B OUTPUT STAGE: Low Distortion
- VOLTAGE-CURRENT LIMIT PROTECTION CIRCUIT
- SMALL TO-3 PACKAGE


## DESCRIPTION

The OPA512 is a high voltage, very-high current operational amplifier designed to drive a wide variety of resistive and reactive loads. Its complementary class $A / B$ output stage provides superior performance in applications requiring freedom from cross-over distortion. User-set current limit circuitry provides protection to the amplifier and load in fault conditions. A resistor-programmable voltage-current limiter circuit may be used to further protect the amplifier from damaging conditions.

## APPLICATIONS <br> - SERVO AMPLIFIER <br> - MOTOR DRIVER <br> - SYNCRO EXCITATION <br> - AUDIO AMPLIFIER <br> - TEST PIN DRIVER

The OPA512 employs a laser-trimmed monolithic integrated circuit to bias the output transistors, providing excellent low-level signal fidelity and high output voltage swing. The reduced internal parts count made possible with this monolithic IC improves performance and reliability.
This hybrid integrated circuit is housed in a hermetic TO-3 package and all circuitry is electrically-isolated from the case. This allows direct mounting to a chassis or heat sink without cumbersome insulating hardware and provides optimum heat transfer.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{T}_{\mathrm{c}}=+25^{\circ} \mathrm{C}$, and $\mathrm{V}_{\mathrm{s}}= \pm 40 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS | OPA512BM |  |  | OPA512SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT OFFSET VOLTAGE <br> Initial Offset <br> vs Temperature <br> vs Supply Voltage <br> vs Power | Specified Temp. Range |  | $\begin{gathered} \pm 2 \\ \pm 10 \\ \pm 30 \\ \pm 20 \end{gathered}$ | $\begin{gathered} \pm 6 \\ \pm 65 \\ \pm 200 \end{gathered}$ |  | $\pm 1$ | $\begin{gathered} \pm 3 \\ \pm 40 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| INPUT BIAS CURRENT Initial vs Temperature vs Supply Voltage | Specfied Temp. Range |  | $\begin{gathered} 12 \\ \pm 50 \\ \pm 10 \end{gathered}$ | $\begin{gathered} 30 \\ 400 \end{gathered}$ |  | 10 $*$ $*$ | $\stackrel{20}{*}$ | $\stackrel{n A}{ }$ $\mathrm{pA}{ }^{\circ} \mathrm{C}$ $\mathrm{pA} / \mathrm{V}$ |
| INPUT OFFSET CURRENT Initial vs Temperature | Specfied Temp. Range |  | $\begin{aligned} & \pm 12 \\ & \pm 50 \end{aligned}$ | $\pm 30$ |  | $\pm{ }_{*}$ | $\pm 10$ | $\begin{gathered} \mathrm{nA} \\ \mathrm{pA} \mathrm{~N}^{\circ} \mathrm{C} \end{gathered}$ |
| INPUT IMPEDANCE, DC |  |  | 200 |  |  | * |  | $\mathrm{M} \Omega$ |
| INPUT CAPACITANCE |  |  | 3 |  |  | * |  | pF |
| VOLTAGE RANGE Common-Mode Voltage Common-Mode Rejection | Specified Temp. Range Specified Temp. Range | $\begin{gathered} \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-5\right) \\ 74 \end{gathered}$ | $\begin{gathered} \pm\left(\left\|V_{s}\right\|-3\right) \\ 100 \end{gathered}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| GAIN <br> Open-Loop Gain at 10 Hz <br> Gain-Bandwidth Product, 1 MHz <br> Power Bandwidth <br> Phase Margin | $1 \mathrm{k} \Omega$ Load <br> Specified Temp. Range <br> $8 \Omega$ Load <br> $8 \Omega$ Load <br> $8 \Omega$ Load <br> Specified Temp. Range $8 \Omega$ Load | $\begin{aligned} & 96 \\ & 13 \end{aligned}$ | $\begin{gathered} 110 \\ 108 \\ 4 \\ 20 \\ \\ 20 \end{gathered}$ |  |  |  |  | dB <br> dB <br> MHz <br> kHz <br> Degrees |
| OUTPUT <br> Voltage Swing ${ }^{(1)}$ <br> Current, Peak <br> Settling Time to 0.1\% <br> Slew Rate <br> Capacitive Load | BM at 10A, SM at 15A Specified Temp. Range $\begin{gathered} \mathrm{I}_{0}=80 \mathrm{~mA} \\ \mathrm{I}_{0}=5 \mathrm{~A} \end{gathered}$ <br> 2V Step <br> Specified Temp. Range $G=1$ <br> Specified Temp. Range $\mathrm{G}>10$ | $\begin{gathered} \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-6\right) \\ \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-5\right) \\ \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-5\right) \\ 10 \\ 2.5 \end{gathered}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | $\begin{gathered} 1.5 \\ \mathrm{SOA}^{(2)} \end{gathered}$ | $\pm\left(\left\|V_{s}\right\|-7\right)$ $15$ | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~A} \\ \mu \mathrm{~s} \\ \mathrm{~V} / \mu \mathrm{s} \\ \\ \mathrm{nF} \end{gathered}$ |
| POWER SUPPLY <br> Voltage <br> Current, Quiescent | Specified Temp. Range | $\pm 10$ | $\begin{gathered} \pm 40 \\ 25 \end{gathered}$ | $\begin{gathered} \pm 45 \\ 50 \end{gathered}$ | * | * | $\begin{gathered} \pm 50 \\ 35 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| THERMAL RESISTANCE <br> AC Junction-to-Case ${ }^{(3)}$ <br> DC Junction-to-Case Junction to Air | $\begin{gathered} \mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}, \\ \mathrm{f}>60 \mathrm{~Hz} \\ T_{\mathrm{C}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} 0.8 \\ 1.25 \\ 30 \end{gathered}$ | $\begin{aligned} & 0.9 \\ & 1.4 \end{aligned}$ |  | * | * | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| TEMPERATURE RANGE Specified | $\mathrm{T}_{\mathrm{c}}$ | -25 |  | +85 | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

*Specification same as OPA512BM.
NOTES: (1) $+\mathrm{V}_{\mathrm{s}}$ and $-\mathrm{V}_{\mathrm{s}}$ denote the postive and negative supply voltage, respectively. Total $\mathrm{V}_{\mathrm{s}}$ is measured from $+\mathrm{V}_{\mathrm{s}}$ to $-\mathrm{V}_{\mathrm{s}}$. (2) SOA $=$ Safe Operating Area. (3) Rating applies if the output current alternates between both output transistors at a rate faster than 60 Hz .

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

Or, Call Customer Service at 1-800-548-6132 (USA Only)

## ABSOLUTE MAXIMUM RATINGS

|  <br> NOTES: (1) Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF. (2) OPA512BM, $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$. |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| OPA512BM | 8 -pin TO-3 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA512SM | 8 -pin TO-3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA512BM | 8-Pin TO-3 | 030 |
| OPA512SM | 8-Pin TO-3 | 030 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## CONNECTION DIAGRAM









## Or, Call Customer Sevice at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 40 \mathrm{VDC}$, unless otherwise noted.



OPA512





## APPLICATIONS INFORMATION

## POWER SUPPLIES

Specifications for the OPA512 are based on a nominal operating voltage of $\pm 40 \mathrm{~V}$. A single power supply or unbalanced supplies may be used as long as the maximum total operating voltage (total of $+\mathrm{V}_{\mathrm{s}}$ and $-\mathrm{V}_{\mathrm{s}}$ ) is not greater than 90 V (100V for OPA512SM model.)

## CURRENT LIMITS

Current limit resistors must be provided for proper operation. Independent positive and negative current limit values may be selected by choice of $\mathrm{R}_{\mathrm{CL}+}$ and $\mathrm{R}_{\mathrm{CL}-}$, respectively. Resistor values are calculated by:

$$
\mathrm{R}_{\mathrm{CL}}=0.65 / \mathrm{I}_{\mathrm{LM}}(\mathrm{amps})-0.007
$$

This is the nominal current limit value at room temperature. The maximum output current decreases at high temperature as shown in the typical performance curve. Most wirewound resistors are satisfactory, but some highly inductive types may cause loop stability problems. Be sure to evaluate performance with the actual resistors to be used in production.

## HEAT SINKING

Power amplifiers are rated by case temperature (not ambient temperature.) The maximum allowable power dissipation is a function of the case temperature as shown in the power derating curve. Load characteristics, signal conditions, and power supply voltage determine the power dissipated by the amplifier. The case temperature will be determined by the heat sinking conditions. Sufficient heat sinking must be provided to keep the case temperature within safe bounds given the power dissipated and ambient temperature. See Application Bulletin AB-038 for further details.

## SAFE OPERATING AREA (SOA)

The safe area plot provides a comprehensive summary of the power handling limitations of a power amplifier, including maximum current, voltage and power as well as the secondary breakdown region (see Figure.) It shows the allowable output current as a function of the power supply to output voltage differential (voltage across the conducting power device.) See Application Bulletin AB-039 for details on SOA.

## VOLTAGE-CURRENT LIMITER CIRCUITRY

The voltage-current (V-I) limiter circuit provides a means to protect the amplifier from SOA damage such as a short circuit to ground, yet allows high output currents to flow


FIGURE 1. Safe Operating Area.
under normal load conditions. Sensing both the output current and the output voltage, this limiter circuit increases the current limit value as the output voltage approaches the power supply voltage (where power dissipation is low.) This type of limiting is achieved by connecting pin 7 through a programming resistor to ground. The V-I limiter circuit is governed by the equation:

$$
\mathrm{I}_{\mathrm{LIMIT}}=\frac{0.65+\frac{0.28 \mathrm{~V}_{\mathrm{o}}}{20+\mathrm{R}_{\mathrm{VI}}}}{\mathrm{R}_{\mathrm{CL}}+0.007}
$$

where:
$\mathrm{I}_{\text {LIMIT }}$ is the maximum current available at a given output voltage.
$R_{V I}$ is the value ( $\mathrm{k} \Omega$ ) of the resistor from pin 7 to ground. $\mathrm{R}_{\mathrm{CL}}$ is the current limit resistor in ohms.
$\mathrm{V}_{\mathrm{O}}$ is the instantaneous output voltage in volts.
Reactive or EMF-generating loads may produce unusual (perhaps undesirable) waveforms with the V-I limit circuit driven into limit. Since current peaks in a reactive load do not align with the output voltage peaks, the output waveform will not appear as a simple voltage-limited waveform. Response of the load to the limiter, in fact, may produce a "backfire" reaction producing unusual output waveforms.

# High Power Monolithic OPERATIONAL AMPLIFIER 

## FEATURES

- POWER SUPPLIES TO $\pm 40 \mathrm{~V}$
- OUTPUT CURRENT TO 10A PEAK
- PROGRAMMABLE CURRENT LIMIT
- INDUSTRY-STANDARD PIN OUT
- FET INPUT
- TO-3 AND LOW-COST POWER PLASTIC PACKAGES


## DESCRIPTION

The OPA541 is a power operational amplifier capable of operation from power supplies up to $\pm 40 \mathrm{~V}$ and delivering continuous output currents up to 5A. Internal current limit circuitry can be user-programmed with a single external resistor, protecting the amplifier and load from fault conditions. The OPA541 is fabricated using a proprietary bipolar/FET process.
Pinout is compatible with popular hybrid power amplifiers such as the OPA511, OPA512 and the 3573.

## APPLICATIONS

MOTOR DRIVER

SERVO AMPLIFIER

- SYNCHRO EXCITATION
- AUDIO AMPLIFIER
- PROGRAMMABLE POWER SUPPLY

The OPA541 uses a single current-limit resistor to set both the positive and negative current limits. Applications currently using hybrid power amplifiers requiring two current-limit resistors need not be modified.
The OPA541 is available in an 11-pin power plastic package and an industry-standard 8-pin TO-3 hermetic package. The power plastic package has a cop-per-lead frame to maximize heat transfer. The TO-3 package is isolated from all circuitry, allowing it to be mounted directly to a heat sink without special insulators.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706
Tel: (602) 746-1111 • Twx: 910-952-1111 - Cable: BBRCORP . Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $T_{c}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{VDC}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA541AM/AP |  |  | OPA541BM/SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT OFFSET VOLTAGE $V_{\text {os }}$ <br> vs Temperature <br> vs Supply Voltage <br> vs Power | Specified Temperature Range $V_{\mathrm{s}}= \pm 10 \mathrm{~V} \text { to } \pm \mathrm{V}_{\text {max }}$ |  | $\begin{gathered} \pm 2 \\ \pm 20 \\ \pm 2.5 \\ \pm 20 \end{gathered}$ | $\begin{aligned} & \pm 10 \\ & \pm 40 \\ & \pm 10 \\ & \pm 60 \end{aligned}$ |  | $\begin{aligned} & \pm 0.1 \\ & \pm 15 \end{aligned}$ | $\begin{gathered} \pm 1 \\ \pm 30 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{W} \end{gathered}$ |
| INPUT BIAS CURRENT $I_{B}$ |  |  | 4 | $50$ |  | * | * | PA |
| INPUT OFFSET CURRENT Ios | Specified Temperature Range |  | $\pm 1$. | $\begin{gathered} \pm 30 \\ 5 \end{gathered}$ |  | * | * | pA nA |
| INPUT CHARACTERISTICS <br> Common-Mode Voltage Range Common-Mode Rejection Input Capacitance Input Impedance, DC | Specified Temperature Range $V_{C M}=\left(\left\| \pm V_{\mathrm{s}}\right\|-6 \mathrm{~V}\right)$ | $\begin{gathered} \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-6\right) \\ 95 \end{gathered}$ | $\begin{gathered} \pm\left(\left\|V_{s}\right\|-3\right) \\ 113 \\ 5 \\ 1 \end{gathered}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \\ \mathrm{pF} \\ \mathrm{~T} \Omega \end{gathered}$ |
| GAIN CHARACTERISTICS <br> Open Loop Gain at 10 Hz Gain-Bandwidth Product | $\mathrm{R}_{\mathrm{L}}=6 \Omega$ | 90 | $\begin{aligned} & 97 \\ & 1.6 \end{aligned}$ |  | * | * |  | $\begin{gathered} \mathrm{dB} \\ \mathrm{MHz} \end{gathered}$ |
| OUTPUT <br> Voltage Swing <br> Current, Peak | $\begin{gathered} I_{0}=5 \mathrm{~A}, \text { Continuous } \\ I_{0}=2 \mathrm{~A} \\ I_{0}=0.5 \mathrm{~A} \end{gathered}$ | $\begin{gathered} \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-5.5\right) \\ \pm\left(\mid \mathrm{V}_{\mathrm{s}}-4.5\right) \\ \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-4\right) \\ 9 \end{gathered}$ | $\begin{gathered} \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-4.5\right) \\ \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-3.6\right) \\ \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-3.2\right) \\ \quad 10 \end{gathered}$ | - | * | * |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~A} \end{aligned}$ |
| AC PERFORMANCE <br> Slew Rate <br> Power Bandwidth <br> Settling Time to $0.1 \%$ <br> Capacitive Load <br> Phase Margin | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{~V}_{\mathrm{O}}=20 \mathrm{Vrms} \\ 2 \mathrm{~V} \text { Step } \end{gathered}$ <br> Specified Temperature Range, $\mathrm{G}=1$ <br> Specified Temperature Range, $\mathrm{G}>10$ <br> Specified Temperature Range, $\mathrm{R}_{\mathrm{L}}=8 \Omega$ | $\begin{gathered} 6 \\ 45 \\ \\ 3.3 \end{gathered}$ | $\begin{gathered} 10 \\ 55 \\ 2 \\ \\ 40 \end{gathered}$ | SOA ${ }^{(1)}$ | * |  | * | V/us kHz $\mu \mathrm{s}$ nF <br> Degrees |
| POWER SUPPLY <br> Power Supply Voltage, $\pm \mathrm{V}_{\mathrm{s}}$ Current, Quiescent | Specified Temperature Range | $\pm 10$ | $\begin{gathered} \pm 30 \\ 20 \end{gathered}$ | $\begin{gathered} \pm 35 \\ 25 \end{gathered}$ | * | $\pm 35$ | $\pm{ }_{*}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| THERMAL RESISTANCE <br> $\theta_{\mathrm{Jc}}$ (Junction-to-Case) ${ }^{(2)}$ $\theta_{\mathrm{JC}}{ }^{(2)}$ <br> $\theta_{\mathrm{JA}}$ (Junction-to-Ambient) OPA541AP (Plastic) | AC Output $f>60 \mathrm{~Hz}$ <br> DC Output <br> No Heat Sink |  | $\begin{gathered} 2.5 \\ 3 \\ 40 \\ 40 \end{gathered}$ |  |  |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C}$ W <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| TEMPERATURE RANGE $T_{\text {CASE }}$ | AM, BM, AP SM | -25 |  | +85 | $-55$ |  | $+125$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

* Specification same as OPA541AM/AP.

NOTE: (1) SOA is the Safe Operating Area shown in Figure 1. (2) Plastic package may require insulator which typically adds $1^{\circ} \mathrm{C} / \mathrm{W}$. without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

DICE INFORMATION


| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | NC | 11 | NC |
| 2 | $-V_{s}$ | 12 | Current Sense |
| 3 | $-V_{s}$ | 13 | $+V_{s}$ |
| 4 | $-V_{s}$ | 14 | $+V_{s}$ |
| 5 | $-V_{s}$ | 15 | $+V_{s}$ |
| 6 | NC | 16 | $+V_{s}$ |
| 7 | $-\ln$ | 17 | Current Sense |
| 8 | $+\ln$ | 18 | Output Drive |
| 9 | NC | 19 | Output Drive |
| 10 | NC | 20 | Output Drive |
|  |  | 21 | Output Drive |

NOTE: For full output current capability, wire-bond all like connections of $+\mathrm{V}_{\mathrm{s}}$, $-V_{S}$ and Output Drive.
Substrate Bias: Electrically connected to $-\mathrm{V}_{\mathrm{s}}$ supply.

## MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $213 \times 205 \pm 5$ | $5.41 \times 5.21 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.1 \times 0.1$ |
| Backing |  |  |

CONNECTION DIAGRAMS


## ABSCLUTE MAXIMMUM RAT!NGS

| Supply Voltage, $+\mathrm{V}_{\text {s }}$ to - $\mathrm{V}_{\text {s }}$...................................................... 80V |  |
| :---: | :---: |
|  |  |
| Power Dissipation, Internal ${ }^{(1)}$................................................... 125W |  |
|  |  |
| Temperature: Pin solder, 10s ................................................. $+300^{\circ} \mathrm{C}$ |  |
|  | Junction ${ }^{(1)}$....................................................... $+150^{\circ} \mathrm{C}$ |
| Temperature Range: |  |
| AM, BM SM |  |
| Storage ........................................................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Operating (case) ................................................ $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| AP |  |
| Storage .............................................................. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Operating (case) ................................................. $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
|  | NOTE: (1) Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF. |



ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE | CONTINUOUS <br> CURRENT |
| :--- | :---: | :---: | :---: |
| OPA541AP | Power Plastic | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5 A at $25^{\circ} \mathrm{C}$ |
| OPA541AM | TO-3 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5 A at $25^{\circ} \mathrm{C}$ |
| OPA541BM | TO-3 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5 A at $25^{\circ} \mathrm{C}$ |
| OPA541SM | TO-3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 5 A at $25^{\circ} \mathrm{C}$ |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA541AP | Power Plastic | 242 |
| OPA541AM | TO-3 | 030 |
| OPA541BM | TO-3 | 030 |
| OPA541SM | TO-3 | 030 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

# For Immediate Assistance, Conitact Your Local Salesperson 

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{VDC}$ unless otherwise noted.



VOLTAGE NOISE DENSITY vs FREQUENCY


OPEN-LOOP GAIN AND PHASE


OUTPUT VOLTAGE SWING


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

## $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 35 \mathrm{VDC}$ unless otherwise noted.



LtG*dO
3.2

POWER OPERATIONAL AMPLIFIERS



# For Immediate Assistance, Contact Your Local Salesperson 

## INSTALLATION INSTRUCTIONS

## POWER SUPPLIES

The OPA541 is specified for operation from power supplies up to $\pm 40 \mathrm{~V}$. It can also be operated from unbalanced power supplies or a single power supply, as long as the total power supply voltage does not exceed 80 V . The power supplies should be bypassed with low series impedance capacitors such as ceramic or tantalum. These should be located as near as practical to the amplifier's power supply pins. Good power amplifier circuit layout is, in general, like good high frequency layout. Consider the path of large power supply and output currents. Avoid routing these connections near low-level input circuitry to avoid waveform distortion and oscillations.

## CURRENT LIMIT

Internal current limit circuitry is controlled by a single external resistor, $\mathrm{R}_{\mathrm{CL}}$. Output load current flows through this external resistor. The current limit is activated when the voltage across this resistor is approximately a base-emitter turn-on voltage. The value of the current limit resistor is approximately:

$$
\begin{aligned}
(\mathrm{AM}, \mathrm{BM}, \mathrm{SM}) & \mathrm{R}_{\mathrm{CL}}=\frac{0.809}{\left|\mathrm{I}_{\mathrm{LM}}\right|}-0.057 \\
\text { (AP) } & \mathrm{R}_{\mathrm{CL}}=\frac{0.813}{\left|\mathrm{I}_{\mathrm{LIM}}\right|}-0.02
\end{aligned}
$$

Because of the internal structure of the OPA541, the actual current limit depends on whether current is positive or negative. The above $\mathrm{R}_{\mathrm{CL}}$ gives an average value. For a given $\mathrm{R}_{\mathrm{Cl}},+\mathrm{I}_{\mathrm{out}}$ will actually be limited at about $10 \%$ below the expected level, while $-\mathrm{I}_{\text {OUT }}$ will be limited about $10 \%$ above the expected level.
The current limit value decreases with increasing temperature due to the temperature coefficient of a base-emitter junction voltage. Similarly, the current limit value increases at low temperatures. Current limit versus resistor value and temperature effects are shown in the Typical Performance Curves. Approximate values for $\mathrm{R}_{\mathrm{CL}}$ at other temperatures may be calculated by adjusting $\mathrm{R}_{\mathrm{CL}}$ as follows:

$$
\Delta \mathrm{R}_{\mathrm{CL}}=\frac{-2 \mathrm{mV}}{\mathrm{I}_{\mathrm{LM}} \mathrm{I}} \times(\mathrm{T}-25)
$$

The adjustable current limit can be set to provide protection from short circuits. The safe short-circuit current depends on power supply voltage. See the discussion on Safe Operating Area to determine the proper current limit value.
Since the full load current flows through $\mathrm{R}_{\mathrm{CL}}$, it must be selected for sufficient power dissipation. For a 5 A current limit on the TO-3 package, the formula yields an $\mathrm{R}_{\mathrm{cL}}$ of $0.105 \Omega(0.143 \Omega$ on the power plastic package due to different internal resistances). A continuous 5A through $0.105 \Omega$ would require an $\mathrm{R}_{\mathrm{CL}}$ that can dissipate 2.625 W .

Sinusoidal outputs create dissipation according to rms load current. For the same $\mathrm{R}_{\mathrm{CL}}$, AC peaks would still be limited to 5 A , but rms current would be 3.5 A , and a current limiting resistor with a lower power rating could be used. Some applications (such as voice amplification) are assured of signals with much lower duty cycles, allowing a current resistor with a low power rating. Wire-wound resistors may be used for $\mathrm{R}_{\mathrm{CL}}$. Some wire-wound resistors, however, have excessive inductance and may cause loop-stability problems. Be sure to evaluate circuit performance with resistor type planned for production to assure proper circuit operation.

## HEAT SINKING

Power amplifiers are rated by case temperature, not ambient temperature as with signal op amps. Sufficient heat sinking must be provided to keep the case temperature within rated limits for the maximum ambient temperature and power dissipation. The thermal resistance of the heat sink required may be calculated by:

$$
\theta_{\mathrm{HS}}=\frac{\mathrm{T}_{\mathrm{CASE}}-\mathrm{T}_{\mathrm{AMBIENT}}}{\mathrm{P}_{\mathrm{D}}(\max )}
$$

Commercially available heat sinks often specify their thermal resistance. These ratings are often suspect, however, since they depend greatly on the mounting environment and air flow conditions. Actual thermal performance should be verified by measurement of case temperature under the required load and environmental conditions.
No insulating hardware is required when using the TO-3 package. Since mica and other similar insulators typically add approximately $0.7^{\circ} \mathrm{C} / \mathrm{W}$ thermal resistance, their elimination significantly improves thermal performance. See BurrBrown Application Note AN-83 for further details on heat sinking. On the power plastic package, the metal tab is connected to $-\mathrm{V}_{\mathrm{s}}$, and appropriate actions should be taken when mounting on a heat sink or chassis.

## SAFE OPERATING AREA

The safe operating area (SOA) plot provides comprehensive information on the power handling abilities of the OPA541. It shows the allowable output current as a function of the voltage across the conducting output transistor (see Figure 1 ). This voltage is equal to the power supply voltage minus the output voltage. For example, as the amplifier output swings near the positive power supply voltage, the voltage across the output transistor decreases and the device can safely provide large output currents demanded by the load.


FIGURE 1. Safe Operating Area.

Short circuit protection requires evaluation of SOA. When the amplifier output is shorted to ground, the full power supply voltage is impressed across the conducting output transistor. The current limit must be set to a value which is safe for the power supply voltage used. For instance, with $V_{s}$ $\pm 35 \mathrm{~V}$, a short to ground would force 35 V across the conducting power transistor. A current limit of 1.8 A would be safe.
Reactive, or EMF-generating, loads such as DC motors can present difficult SOA requirements. With a purely reactive load, output voltage and load current are $90^{\circ}$ out of phase. Thus, peak output current occurs when the output voltage is zero and the voltage across the conducting transistor is equal to the full power supply voltage. See Burr-Brown Application Note AN-123 for further information on evaluating SOA.

## REPLACING HYBRID POWER AMPLIFIERS

The OPA541 can be used in applications currently using various hybrid power amplifiers, including the OPA501, OPA511, OPA512, and 3573. Of course, the application must be evaluated to assure that the output capability and other performance attributes of the OPA541 meet the necessary requirement. These hybrid power amplifiers use two current limit resistors to independently set the positive and negative current limit value. Since the OPA541 uses only one current limit resistor to set both the positive and negative current limit, only one resistor (see Figure 4) need be installed. If installed, the resistor connected to pin 2 (TO-3 package) is superfluous, but it does no harm.
Because one resistor carries the current previously carried by two, the resistor may require a higher power rating. Minor adjustments may be required in the resistor value to achieve the same current limit value. Often, however, the change in current limit value when changing models is small compared to its variation over temperature. Many applications can use the same current limit resistor.

APPLICATIONS CIRCUITS


FIGURE 2. Clamping Output for EMF-Generating Loads.


FIGURE 3. Isolating Capacitive Loads.


FIGURE 4. Replacing OPA501 with OPA541.


FIGURE 5. Paralleled Operation, Extended SOA.


FIGURE 6. Programmable Voltage Source.


FIGURE 7. 16-Bit Programmable Voltage Source.

## FEATURES

- HIGH OUTPUT CURRENT: 2A min
- WIDE POWER SUPPLY RANGE: $\pm 10$ to $\pm 35 \mathrm{~V}$
- SLEW RATE: $8 \mathrm{~V} / \mu \mathrm{s}$
- INTERNAL CURRENT LIMIT
- THERMAL SHUTDOWN PROTECTION
- FET INPUT: $I_{\mathrm{B}}=100 \mathrm{pA} \max$
- 5-PIN TO-220 PLASTIC PACKAGE


## APPLICATIONS

- motor driver
- PROGRAMMABLE POWER SUPPLY
- SERVO AMPLIFIER
- VALVES, ACTUATOR DRIVER
- MAGNETIC DECLLECTION COH DRIVER
- AUDIO AMPLIFIER


## DESCRIPTION

The OPA544 is a high-voltage/high-current operational amplifier suitable for driving a wide variety of high power loads. High performance FET op amp circuitry and high power output stage are combined on a single monolithic chip.

The OPA544 is protected by internal current limit and thermal shutdown circuits.
The OPA544 comes in an industry-standard 5-pin TO-220 package. Its copper tab allows easy mounting to a heat sink for excellent thermal performance. It is specified for operation over the extended industrial temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.


## SPECIFICATIONS

$T_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITION | OPA544T |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OFFSET VOLTAGE Input Offset Voltage vs Temperature vs Power Supply | Specified Temperature Range $V_{S}= \pm 10 \mathrm{~V} \text { to } \pm 35 \mathrm{~V}$ |  | $\begin{gathered} \pm 1 \\ \pm 10 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 5 \\ \pm 100 \end{gathered}$ | mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} / \mathrm{V}$ |
| INPUT BIAS CURRENT ${ }^{(1)}$ <br> Input Bias Current vs Temperature Input Offset Current | $\begin{aligned} & V_{\mathrm{CM}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=\mathrm{OV} \end{aligned}$ |  | See Typical Curve $\pm 10$ | $\begin{aligned} & \pm 100 \\ & \pm 100 \end{aligned}$ | pA <br> pA |
| NOISE <br> Input Voltage Noise Noise Density, $\mathrm{f}=1 \mathrm{kHz}$ <br> Current Noise Density, $f=1 \mathrm{kHz}$ |  |  | $\begin{gathered} 36 \\ 3 \end{gathered}$ |  | $\begin{aligned} & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \mathrm{fA} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
| INPUT VOLTAGE RANGE <br> Common-mode Input Range, Positive Negative <br> Common-mode Rejection | Linear Operation Linear Operation $\mathrm{V}_{\mathrm{CM}}= \pm \mathrm{V}_{\mathrm{S}}-6 \mathrm{~V}$ | $\begin{gathered} \left(V_{+}\right)-6 \\ (V-)+6 \\ 90 \end{gathered}$ | $\begin{gathered} \left(\mathrm{V}_{+}\right)-4 \\ (\mathrm{~V}-)+4 \\ 106 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{gathered} 10^{12}\| \| 8 \\ 10^{12}\| \| 10 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| OPEN-LOOP GAIN <br> Open-loop Voltage Gain | $V_{O}= \pm 30 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 90 | 103 |  | dB |
| FREQUENCY RESPONSE <br> Gain Bandwidth Product <br> Slew Rate <br> Full-Power Bandwidth <br> Settling Time 0.1\% <br> Total Harmonic Distortion | $\begin{gathered} R_{L}=15 \Omega \\ 60 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=15 \Omega \\ \mathrm{G}=-10,60 \mathrm{~V} \text { Step } \end{gathered}$ | 5 | $\begin{gathered} 1.4 \\ 8 \end{gathered}$ <br> See Typical Curve 25 <br> See Typical Curve |  | MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| OUTPUT <br> Voltage Output, Positive <br> Negative <br> Positive <br> Negative <br> Current Output <br> Short-Circuit Current | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~A} \end{aligned}$ | $\begin{gathered} (\mathrm{V}+)-5 \\ (\mathrm{~V}-)+5 \\ (\mathrm{~V}+)-4.2 \\ (\mathrm{~V}-)+4 \end{gathered}$ | $\begin{aligned} & (\mathrm{V}+)-4.4 \\ & (\mathrm{~V}-)+3.8 \\ & (\mathrm{~V}+)-3.8 \\ & (\mathrm{~V}-)+3.1 \end{aligned}$ <br> See SOA Curves 4 |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~A} \end{aligned}$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current | $\mathrm{I}_{0}=0$ | $\pm 10$ | $\begin{array}{r}  \pm 35 \\ \pm 12 \\ \hline \end{array}$ | $\begin{aligned} & \pm 35 \\ & \pm 15 \end{aligned}$ | $\begin{gathered} V \\ V \\ m A \end{gathered}$ |
| TEMPERATURE RANGE <br> Operating <br> Storage <br> Thermal Resistance, $\theta_{\mathrm{JC}}$ <br> Thermal Resistance, $\theta_{\mathrm{Jc}}$ <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ | $\mathrm{f}>50 \mathrm{~Hz}$ DC <br> No Heat Sink | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ | $\begin{gathered} 2.7 \\ 3 \\ 65 \end{gathered}$ | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) High-speed test at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


OPA544 DIE TOPOGRAPHY

CONNECTION DIAGRAMS


## ABSOLUTE MAXIMUM RATINGS



ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: |
| OPA544T | 5-Lead TO-220 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

PACKAGE INFORMATION(1)

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| UPA544T | 5-Lead TO-220 | $3 i 5$ |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## * <br> ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |  |
| :--- | :---: | :---: | :---: |
| Die Size | $159 \times 162 \pm 5$ | $4.04 \times 4.11 \pm 0.13$ |  |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |  |
| Min. Pad Size | $4 \times 4$ | $0.1 \times 0.1$ |  |
| Backing | Chromium-Silver |  |  |

## For Immediate Assistance, Conitact Your Local Salesperson

TYPICAL PERFORMANCE CURVES
$\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{~V}$ unless otherwise noted.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{~V}$ unless otherwise noted.



GAIN-BANDWIDTH PRODUCT AND SLEW RATE vs TEMPERATURE

3.2

POWER OPERATIONAL AMPLIFIERS
OPA544


SMALL SIGNAL RESPONSE
$\mathrm{G}=3, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$


## APPLICATIONS INFORMATION

Figure 1 shows the OPA544 connected as a basic noninverting amplifier. The OPA544 can be used in virtually any op amp configuration. Power supply terminals should be bypassed with low series impedance capacitors. The technique shown, using a ceramic and tantalum type in parallel is recommended. Power supply wiring should have low series impedance and inductance.


FIGURE 1. Basic Circuit Connections.

## SAFE OPERATING AREA

Stress on the output transistors is determined by the output current and the voltage across the conducting output transistor, $\mathrm{V}_{\mathrm{CE}}$. The power dissipated by the output transistor is equal to the product of the output current and the voltage across the conducting transistor, $\mathrm{V}_{\mathrm{CE}}$. The Safe Operating Area (SOA curve, Figure 2) shows the permissible range of voltage and current.
The safe output current decreases as $\mathrm{V}_{\mathrm{CE}}$ increases. Output shortcircuits are a very demanding case for SOA. A short-circuit to ground forces the full power supply voltage ( $\mathrm{V}+$ or $\mathrm{V}-$ ) across

the conducting transistor. With $\mathrm{V}_{\mathrm{S}}= \pm 35 \mathrm{~V}$ the safe output current is 1.5 (at $25^{\circ} \mathrm{C}$ ). The short-circuit current is approximately 4 A which exceeds the SOA. This situation will activate the thermal shutdown circuit in the OPA544. For further insight on SOA, consult Application Bulletin AB-039.


FIGURE 2. Safe Operating Area.

## CURRENT LIMIT

The OPA544 has an internal current limit set for approximately 4A. This current limit decreases with increasing junction temperature as shown in the typical curve, Current Limit vs Temperature. This, in combination with the thermal shutdown circuit, provides protection from many types of overload. It may not, however, protect for short-circuit to ground, depending on the power supply voltage, ambient temperature, heat sink and signal conditions.

## POWER DISSIPATION

Power dissipation depends on power supply, signal and load conditions. For dc signals, power dissipation is equal to the product of output current times the voltage across the conducting output transistor. Power dissipation can be minimized by using the lowest possible power supply voltage necessary to assure the required output voltage swing.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

For resistive loads, the maximum power dissipation occurs at a dc output voltage of one-half the power supply voltage. Dissipation with ac signals is lower. Application Bulletin AB-039 explains how to calculate or measure power dissipation with unusual signals and loads.

## HEATSINKING

Most applications require a heat sink to assure that the maximum junction temperature is not exceeded. The heat sink required depends on the power dissipated and on ambient conditions. Consult Application Bulletin AB-038 for information on determining heat sink requirements.

## THERMAL PROTECTION

The OPA544 has thermal shutdown that protects the amplifier from damage. Any tendency to activate the thermal shutdown circuit during normal operation is indication of excessive power dissipation or an inadequate heat sink.
The thermal protection activates at a junction temperature of approximately $155^{\circ} \mathrm{C}$. For reliable operation, junction temperature should be limited to $150^{\circ} \mathrm{C}$, maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is activated. Use worst-case load and signal conditions. For good reliability, the thermal protection should trigger more than $25^{\circ} \mathrm{C}$ above the maximum expected ambient condition of your application. This produces a junction temperature of $125^{\circ} \mathrm{C}$ at the maximum expected ambient condition.
Depending on load and signal conditions, the thermal protection circuit may produce a duty-cycle modulated output signal. This limits the dissipation in the amplifier, but the rapidly varying output waveform may be damaging to some loads. The thermal protection may behave differently depending on whether internal dissipation is produced by sourcing or sinking output current.

## OUTPUT STAGE COMPENSATION

The complex load impedances common in power op amp applications can cause output stage instability. Figure 3
shows an output series $\mathrm{R} / \mathrm{C}$ compensation network ( $1 \Omega$ in series with $0.01 \mu \mathrm{~F}$ ) which generally provides excellent stability. Some variation in circuit values may be required with certain loads.

## UNBALANCED POWER SUPPLIES

Some applications do not require equal positive and negative output voltage swing. The power supply voltages of the OPA544 do not need to be equal. For example, a -6 V negative power supply voltage assures that the inputs of the OPA544 are operated within their linear common-mode range, and that the output can swing to 0 V . The $\mathrm{V}+$ power supply could range from 15 V to 65 V . The total voltage (Vto $\mathrm{V}+$ ) can range from 20 V to 70 V . With a 65 V positive supply voltage, the device may not be protected from damage during short-circuits because of the larger $\mathrm{V}_{\mathrm{CE}}$ during this condition.

## OUTPUT PROTECTION

Reactive and EMF-generating loads can return load current to the amplifier, causing the output voltage to exceed the power supply voltage. This damaging condition can be avoided with clamp diodes from the output terminal to the power supplies as shown in Figure 2. Fast-recovery rectifier diodes with a 4 A or greater continuous rating are recommended.


FIGURE 3. Motor Drive Circuit.


FIGURE 4. Digitally Programmable Power Supply.

# High Speed BUFFER AMPLIFIER 

## FEATURES

- WIDE BANDWIDTH: 260MHz
- HIGH SLEW RATE: 2500V/us
- HIGH OUTPUT CURRENT: 100 mA
- LOW OFFSET VOLTAGE: 1.5mV
- REPLACES HA-5033
- IMPROVED PERFORMANCE/PRICE: LH0033, LTC1010, H0S200


## DESCRIPTION

The OPA633 is a monolithic unity-gain buffer amplifier featuring very wide bandwidth and high slew rate. A dielectric isolation process incorporating both NPN and PNP high frequency transistors achieves performance unattainable with conventional integrated circuit technology. Laser trimming provides low input offset voltage.
High output current capability allows the OPA633 to drive $50 \Omega$ and $75 \Omega$ lines, making it ideal for RF, IF and video applications. Low phase shift allows the OPA633 to be used inside amplifier feedback loops. OPA633 is available in a low cost plastic DIP package specified for $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ operation.

## APPLICATIONS

- OP AMP CURRENT BOOSTER
- VIDEO BUFFER
- LINE DRIVER
- A/D CONVERTER INPUT BUFFER



## SPECIFICATIONS

## ELECTRICAL

At $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 12 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{R}_{\mathrm{L}}=100 \Omega$, and $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS | OPA633KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| FREQUENCY RESPONSE <br> Small Signal Bandwidth <br> Full Power Bandwidth <br> Slew Rate <br> Rise Time, 10\% to $90 \%$ <br> Propagation Delay <br> Overshoot <br> Settling Time, 0.1\% <br> Differential Phase Error ${ }^{(1)}$ <br> Differential Gain Error ${ }^{(1)}$ <br> Total Harmonic Distortion | $\begin{gathered} V_{O}=1 \mathrm{Vrms}, R_{L}=1 \mathrm{k} \Omega \\ V_{O}=10 \mathrm{~V}, V_{S}= \pm 15 \mathrm{~V}, R_{L}=1 \mathrm{k} \Omega \\ V_{0}=500 \mathrm{mV} \end{gathered}$ $\begin{aligned} & V_{O}=1 \mathrm{Vrms}, R_{L}=1 \mathrm{k} \Omega, f=100 \mathrm{kHz} \\ & V_{O}=1 \mathrm{Vrms}, R_{L}=100 \Omega, f=100 \mathrm{kHz} \end{aligned}$ | 1000 | 260 40 2500 2.5 1 10 50 0.1 0.1 0.005 0.02 |  | MHz MHz $\mathrm{V} / \mu \mathrm{s}$ ns ns $\%$ ns Degrees $\%$ $\%$ $\%$ |
| OUTPUT CHARACTERISTICS <br> Voltage <br> Current <br> Resistance | $\begin{gathered} T_{A}=T_{M M N} \text { to } T_{\text {MAX }} \\ R_{L}=1 \mathrm{k} \Omega, V_{S}= \pm 15 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \pm 8 \\ \pm 11 \\ \pm 80 \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 13 \\ \pm 100 \\ 5 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| TRANSFER CHARACTERISTICS Gain | $\begin{gathered} R_{L}=1 \mathrm{k} \Omega \\ T_{A}=T_{\text {MIN }} \text { to } T_{M A X} \end{gathered}$ | $\begin{aligned} & 0.93 \\ & 0.92 \end{aligned}$ | $\begin{aligned} & 0.95 \\ & 0.99 \\ & 0.95 \end{aligned}$ |  | V/V <br> V/V <br> V/V |
| INPUT <br> Offset Voltage <br> vs Temperature <br> vs Supply <br> Bias Current <br> Noise Voltage <br> Resistance <br> Capacitance | $\begin{gathered} T_{A}=+25^{\circ} \mathrm{C} \\ T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ T_{A}=+25^{\circ} \mathrm{C} \\ T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ 10 \mathrm{~Hz} \text { to } 1 \mathrm{MHz} \end{gathered}$ | 54 | $\begin{gathered} \pm 5 \\ \pm 6 \\ \pm 33 \\ 72 \\ \pm 15 \\ \pm 20 \\ 20 \\ 1.5 \\ 1.6 \end{gathered}$ | $\begin{aligned} & \pm 15 \\ & \pm 25 \\ & \\ & \pm 35 \\ & \pm 50 \end{aligned}$ | mV <br> mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> dB <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{Vp}-\mathrm{p}$ <br> $\mathrm{M} \Omega$ <br> pF |
| POWER SUPPLY <br> Rated Supply Voltage Operating Supply Voltage Current, Quiescent | Specified Performance <br> Derated Performance $\begin{gathered} \mathrm{I}_{\mathrm{O}}=0 \\ \mathrm{I}_{\mathrm{O}}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}} \text { to } \mathrm{T}_{\mathrm{MAX}} \end{gathered}$ | $\pm 5$ | $\begin{gathered} \pm 12 \\ \\ 21 \\ 21 \end{gathered}$ | $\begin{gathered} \pm 16 \\ 25 \\ 30 \end{gathered}$ | $\begin{gathered} V \\ V \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification, Ambient Operating, Ambient $\theta$ Junction, Ambient |  | $\begin{gathered} 0 \\ -25 \end{gathered}$ | 90 | $\begin{aligned} & +75 \\ & +85 \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTE: (1) Ditterentiai phase error in video transuission sysiemis is the chanige in phase cf a color subcarrier resulting from a change in pinture sinnal from blanked to white. Differential gain error is the change in amplitude at the color subcarrier frequency resulting from a change in picture signal from blanked to white.

PIN CONFIGURATION


ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE |
| :---: | :---: | :---: |
| OPA633KP | 8 -Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS



PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA633KP | 8-Pin Plastic DIP | 006 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

BURR-BROWN ${ }^{\text {© }}$
EBEB Burr-Brown IC Data Book-Linear Products

## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES

At $+25^{\circ} C, V_{S}= \pm 12 \mathrm{~V}, R_{S}=50 \Omega, R_{L}=100 \Omega$, and $C_{L}=10 \mathrm{pF}$, unless otherwise specified.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

At $+25^{\circ} \mathrm{C}, V_{S}= \pm 12 \mathrm{~V}, R_{S}=50 \Omega, R_{L}=100 \Omega$, and $C_{L}=10 \mathrm{pF}$, unless otherwise specified.






POWER OPERATIONAL AMPLIFIERS

포를

## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

At $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 12 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{R}_{\mathrm{L}}=100 \Omega$, and $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$, unless otherwise specified.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## APPLICATIONS INFORMATION

As with any high frequency circuitry, good circuit layout technique must be used to achieve optimum performance. Power supply connections must be bypassed with high frequency capacitors. Many applications benefit from the use of two capacitors on each power supply-a ceramic capacitor for good high frequency decoupling and a tantalum type for lower frequencies. They should be located as close as possible to the buffer's power supply pins. A large ground plane is used to minimize high frequency ground drops and stray coupling.
Pin 6 connects to the substrate of the integrated circuit and should be connected to ground. In principle it could also be connected to $+\mathrm{V}_{\mathrm{S}}$ or $-\mathrm{V}_{\mathrm{S}}$, but ground is preferable. The additional lead length and capacitance associated with sockets may cause problems in applications requiring the highest fidelity of high speed pulses.
Depending on the nature of the input source impedance, a series input resistor may be required for best stability. This behavior is influenced somewhat by the load impedance (including any reactive effects). A value of $50 \Omega$ to $200 \Omega$ is typical. This resistor should be located close to the OPA633's input pin to avoid stray capacitance at the input which could reduce bandwidth (see Gain and Phase versus Frequency curve).

## OVERLOAD CONDITIONS

The input and output circuitry of the OPA633 are not protected from overload. When the input signal and load characteristics are within the devices's capabilities, no protection circuitry is required. Exceeding device limits can result in permanent damage.
The OPA633's small package and high output current capability can lead to overheating. The internal junction temperature should not be allowed to exceed $150^{\circ} \mathrm{C}$. Although failure is unlikely to occur until junction temperature exceeds $200^{\circ} \mathrm{C}$, reliability of the part will be degraded significantly at such high temperatures. Since significant heat transfer takes place through the package leads, wide printed circuit traces to all leads will improve heat sinking. Sockets reduce heat transfer significantly and are not recommended.
Junction temperature rise is proportional to internal power dissipation. This can be reduced by using the minimum supply voltage necessary to produce the required output voltage swing. For instance, 1V video signals can be easily handled with $\pm 5 \mathrm{~V}$ power supplies thus minimizing the internal power dissipation.
Output overloads or short circuits can result in permanent damage by causing excessive output current. The $50 \Omega$ or $75 \Omega$ series output resistor used to match line impedance will, in most cases, provide adequate protection. When this resistor is not used, the device can be protected by limiting the power supply current. See "Protection Circuits."

Excessive input levels at high frequency can cause increased internal dissipation and permanent damage. See the safe
input voltage versus frequency curves. When used to buffer an op amp's output, the input to the OPA633 is limited, in most cases, by the op amp. When high frequency inputs can exceed safe levels, the device must be protected by limiting the power supply current.

## PROTECTION CIRCUITS

The OPA633 can be protected from damage due to excessive currents by the simple addition of resistors in series with the power supply pins (Figure 5a). While this limits output current, it also limits voltage swing with low impedance loads. This reduction in voltage swing is minimal for AC or high crest factor signals since only the average current from the power supply causes a voltage drop across the series resistor. Short duration load-current peaks are supplied by the bypass capacitors.
The circuit of Figure 5 b overcomes the limitations of the previous circuit with DC loads. It allows nearly full output voltage swing up to its current limit of approximately 140 mA . Both circuits require good high frequency capacitors (e.g., tantalum) to bypass the buffer's power supply connections.

## CAPACITIVE LOADS

The OPA633 is designed to safely drive capacitive loads up to $0.01 \mu \mathrm{~F}$. It must be understood, however, that rapidly changing voltages demand large output load currents:

$$
I_{\text {LOAD }}=C_{\text {LOAD }} \frac{d V}{d t}
$$

Thus, a signal slew rate of $1000 \mathrm{~V} / \mu$ s and load capacitance of $0.01 \mu \mathrm{~F}$ demands a load current of 10A. Clearly maximum slew rates cannot be combined with large capacitive loads. Load current should be kept less than 100 mA continuous ( 200 mA peak) by limiting the rate of change of the input signal or reducing the load capacitance.

## USE INSIDE A FEEDBACK LOOP

The OPA633 may be used inside the feedback path of an op amp such as the OPA602. Higher output current is achieved without degradation in accuracy. This approach may actually improve performance in precision applications by removing load-dependent dissipation from a precision op amp. All vestiges of load-dependent offset voltage and temperature drift can be eliminated with this technique. Since the buffer is placed within the feedback loop of the op amp, its DC errors will have a negligible effect on overall accuracy. Any DC errors contributed by the buffer are divided by the loop gain of the op amp.
The low phase shift of the OPA633 allows its use inside the feedback loop of a wide variety of op amps. To assure stability, the buffer must not add significant phase shift to the loop at the gain crossing frequency of the circuit-the frequency at which the open loop gain of the op amp is equal to the closed loop gain of the application. The OPA633 has a typical phase shift of less than $10^{\circ}$ up to 70 MHz , thus making it useful even with wideband op amps.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 1. Coaxial Cable Driver Circuit.


FIGURE 2. Dynamic Response Test Circuit.


FIGURE 3. Precision High Current Buffer.


FIGURE 4. Buffered Inverting Amplifier.
OPA633

FIGURE 5. Output Protection Circuits.


## ,

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Dual High Power OPERATIONAL AMPLIFIER

## FEATURES

- OUTPUT CURRENTS TO 5A
- POWER SUPPLIES TO $\pm 40 \mathrm{~V}$
- FET INPUT
- ELECTRICALLY ISOLATED CASE


## APPLICATIONS

- motor driver
- SERVO AMPLIFIER
- SYNCRO/RESOLVER EXCITATION
- VOICE COIL DRIVER
- BRIDGE AMPLIFIER
- PROGRAMMABLE POWER SUPPLY
- AUDIO AMPLIFIER


## DESCRIPTION

The OPA2541 is a dual power operational amplifier capable of operation from power supplies up to $\pm 40 \mathrm{~V}$ and output currents of 5A continuous. With two monolithic power amplifiers in a single package it provides unequaled functional density.

The industry-standard 8-pin TO-3 package is isolated from all internal circuitry allowing it to be mounted directly to a heat sink without insulators which degrade thermal performance. Internal circuitry limits output current to approximately 6A.
The OPA2541 is available in both industrial and military temperature range versions.


International Airport Industrial Park . Mailing Address: PO Box 11400 . Tucson, AZ 85734 . Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP . Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

## ELECTRICAL

At $T_{C}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{VDC}$, unless otherwise noted.

| PARAMETER | CONDITIONS | OPA2541AM |  |  | OPA2541BM, SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT OFFSET VOLTAGE |  |  |  |  |  |  |  |  |
| ```Vos vs Temperature vs Supply Voltage vs Power``` | Specified Temperature Range $\mathrm{V}_{\mathrm{s}}= \pm 10 \mathrm{~V} \text { to } \pm \mathrm{V}_{\text {MAX }}$ |  | $\begin{gathered} \pm 2 \\ \pm 20 \\ \pm 2.5 \\ \pm 20 \end{gathered}$ | $\begin{aligned} & \pm 10 \\ & \pm 40 \\ & \pm 10 \\ & \pm 60 \end{aligned}$ |  | $\pm 0.25$ $\pm 15$ $*$ $*$ | $\pm 1$ $\pm 30$ $*$ $*$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{W} \end{gathered}$ |
| INPUT BIAS CURRENT |  |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{B}}$ | Specified Temperature Range |  | 15 <br> Note 1 | 50 |  | * | * | pA |
| INPUT OFFSET CURRENT |  |  |  |  |  |  |  |  |
| los | Specified Temperature Range |  | $\pm 5$ <br> Note 1 | $\pm 30$ |  | * | * | pA |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Common-Mode Voltage Range Common-Mode Rejection Input Capacitance Input Impedance, DC | Specified Temperature Range $V_{C M}=\left(\left\| \pm V_{s}\right\|-6 V\right)$ | $\pm\left(\left\|V_{s}\right\|-6\right)$ 95 | $\begin{gathered} \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-3\right) \\ 106 \\ 5 \\ 1 \end{gathered}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \\ \mathrm{pF} \\ 10^{12} \Omega \end{gathered}$ |
| GAIN CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Open Loop Gain at 10 Hz Gain-Bandwidth Product | $\mathrm{R}_{\mathrm{L}}=6 \Omega$ | 90 | $\begin{aligned} & 96 \\ & 1.6 \end{aligned}$ |  | * | * |  | $\begin{gathered} \mathrm{dB} \\ \mathrm{MHz} \end{gathered}$ |
| OUTPUT |  |  |  |  |  |  |  |  |
| Voltage Swing <br> Current, Continuous | $\begin{gathered} I_{0}=5 \mathrm{~A} \\ I_{0}=2 \mathrm{~A} \\ \mathrm{I}_{0}=0.5 \mathrm{~A} \\ +25^{\circ} \mathrm{C} \\ +85^{\circ} \mathrm{C} \\ +125^{\circ} \mathrm{C} \text { (SM grade only) } \end{gathered}$ | $\begin{array}{\|c\|} \hline \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-5.5\right) \\ \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-4.5\right) \\ \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-4\right) \\ 5 \\ 4 \end{array}$ | $\begin{gathered} \pm\left(\mid \mathrm{V}_{\mathrm{s}}-4.5\right) \\ \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-3.6\right) \\ \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-3.2\right) \\ 7.0 \\ 5.0 \end{gathered}$ |  | * | $3.5$ |  | V V V A A A |
| AC PERFORMANCE |  |  |  |  |  |  |  |  |
| Slew Rate <br> Power Bandwidth <br> Settling Time to $0.1 \%$ <br> Capacitive Load <br> Phase Margin <br> Channel Separation | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{~V}_{\mathrm{O}}=20 \mathrm{Vrms} \\ 2 \mathrm{~V} \text { Step } \end{gathered}$ <br> Specified Temperature Range, $\mathrm{G}=1$ Specified Temperature Range, $G>10$ Specified Temperature Range, $\mathrm{R}_{\mathrm{L}}=8 \Omega$ $1 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=6 \Omega$ | 6 45 | $\begin{gathered} 8 \\ 55 \\ 2 \\ \\ 40 \\ 80 \end{gathered}$ | $\begin{gathered} 3.3 \\ \text { SOA } \end{gathered}$ | * | * | * | $\mathrm{V} / \mu \mathrm{s}$ kHz $\mu \mathrm{s}$ nF Degrees dB |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Power Supply Voltage, $\pm \mathrm{V}_{\text {s }}$ Current, Quiescent | Specified Temperature Range Total-Both Amplifiers | $\pm 10$ | $\begin{gathered} \pm 30 \\ 40 \end{gathered}$ | $\begin{gathered} \pm 35 \\ 50 \end{gathered}$ | * | $\pm 35$ | $\pm{ }_{*}^{*}$ | V mA |
| THERMAL RESISTANCE |  |  |  |  |  |  |  |  |
| $\theta_{J C}$, (Junction-to-Case) $\theta_{J C}$ $\theta_{J C}$ $\theta_{J C}$ $\theta_{\mathrm{JA}}$, (Junction-to-Ambient) | Both Amplifiers ${ }^{(2)}$, AC Output $f>60 \mathrm{~Hz}$ Both Amplifiers ${ }^{(2)}$, DC Output One Amplifier, AC Output $f>60 \mathrm{~Hz}$ One Amplifier, DC Output No Heat Sink |  | $\begin{gathered} 0.8 \\ 0.9 \\ 1.25 \\ 1.4 \\ 30 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.2 \\ & 1.5 \\ & 1.9 \end{aligned}$ |  | * | * | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Case | AM, BM SM | -25 |  | +85 | $-55$ |  | $+125$ | $\circ$ <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  |

*Specification same as OPA2541AM.
NOTES: (1) Input bias and offset current approximately doubles for every $10^{\circ} \mathrm{C}$ increase in temperature. (2) Assumes equal dissipation in both amplifiers.

# For Immediate Assistance, Contact Your Local Salesperson 

## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

CONNECTION DIAGRAM


PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA2541AM | TO-3 | 030 |
| OPA2541BM | TO-3 | 030 |
| OPA2541SM | TO-3 | 030 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :---: | :---: | :---: |
| OPA2541AM | TO-3 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA2541BM | TO-3 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA2541SM | TO-3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{VDC}$, unless otherwise noted.



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{VDC}$, unless otherwise noted.



COMMON-MODE REJECTION vs FREQUENCY



「
N
N
$\mathbf{C}$
$\mathbf{O}$
3.2 POWER OPERATIONAL AMPLIFIERS


OUTPUT CURRENT vs TEMPERATURE


# For Immediate Assistance, Contact Your Local Salesperson TYPICAL PERFORMANCE CURVES (CONT) <br> $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}= \pm 35 \mathrm{VDC}$, unless otherwise noted. 

DYNAMIC RESPONSE


DYNAMIC RESPONSE

$\mathrm{Z}_{\mathrm{LOAD}}=4700 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}= \pm 35 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1$

## INSTALLATION INSTRUCTIONS

## POWER SUPPLIES

The OPA2541 is specified for operation from power supplies up to $\pm 40 \mathrm{~V}$. It can also be operated from an unbalanced or a single power supply so long as the total power supply voltage does not exceed 80 V ( 70 V for "AM" grade). The power supplies should be bypassed with low series impedance capacitors such as ceramic or tantalum. These should be located as near as practical to the amplifier's power supply pins. Good power amplifier circuit layout is, in general, like good high-frequency layout. Consider the path of large power supply and output currents. Avoid routing these connections near low-level input circuitry to avoid waveform distortion and instability.
Signal dependent load current can modulate the power supply voltage with inadequate power supply bypassing. This can affect both amplifiers' outputs. Since the second amplifier's signal may not be related to the first, this will degrade the inherent channel separation of the OPA2541.

## HEAT SINKING

Most applications will require a heat sink to prevent junction temperatures from exceeding the $150^{\circ} \mathrm{C}$ maximum rating. The type of heat sink required will depend on the output signals, power dissipation of each amplifier, and ambient temperature. The thermal resistance from junction-to-case, $\theta_{\mathrm{JC}}$, depends on how the power dissipation is distributed on the amplifier die.
DC output concentrates the power dissipation in one output transistor. AC output distributes the power dissipation equally between the two output transistors and therefore has lower thermal resistance. Similarly, the power dissipation may be all in one amplifier (worst case) or equally distributed between the two amplifiers (best case). Thermal resistances are provided for each of these possibilities. The case-tojunction temperature rise is the product of the power dissi-
pation (total of both amplifiers) times the appropriate thermal resistance-

$$
\Delta \mathrm{T}_{\mathrm{JC}}=\left(\mathrm{P}_{\mathrm{D}} \text { total }\right)\left(\theta_{\mathrm{JC}}\right)
$$

Sufficient heat sinking must be provided to keep the case temperature within safe limits for the maximum ambient temperature and power dissipation. The thermal resistance of the heat sink required may be calculated by:

$$
\theta_{\mathrm{HS}}=\left(150^{\circ} \mathrm{C}-\Delta \mathrm{T}_{\mathrm{JC}}-\mathrm{T}_{\mathrm{A}}\right) / \mathrm{P}_{\mathrm{D}} .
$$

Commercially available heat sinks usually specify thermal resistance. These ratings are often suspect, however, since they depend greatly on the mounting environment and air flow conditions. Actual thermal performance should be verified by measurement of case temperature under the required load and environmental conditions.
No insulating hardware is required when using the OPA2541. Since mica and other similar insulators typically add $0.7^{\circ} \mathrm{C} / \mathrm{W}$ thermal resistance, this is a significant advantage. See Burr-Brown Application Note AN-83 for further details on heat sinking.

## SAFE OPERATING AREA

The Safe Operating Area (SOA) curve provides comprehensive information on the power handling abilities of the OPA2541. It shows the allowable output current as a function of the voltage across the conducting output transistor (see Figure 1). This voltage is equal to the power supply voltage minus the output voltage. For example, as the amplifier output swings near the positive power supply voltage, the voltage across the output transistor decreases and the device can safely provide large output currents demanded by the load.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

The internal current limit will not provide short-circuit protection in most applications. When the amplifier output is shorted to ground, the full power supply voltage is impressed across the conducting output transistor. For instance, with $\mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{~V}$, a short circuit to ground would impress 35 V across the conducting power transistor. The maximum safe output current at this voltage is 1.8 A , so the internal current limit would not protect the amplifier. The unit-to-unit variation and temperature dependence of the internal current limit suggest that it be used to handle abnormal conditions and not activated in commonly encountered circuit operation.


FIGURE 1. Safe Operating Area.

Reactive, or EMF generating loads such as DC motors can present demanding SOA requirements. With a purely reactive load, output voltage current occurs when the output voltage is zero and the voltage across the conducting transistor is equal to the full power supply voltage. See BurrBrown Application Note AN-123 for further information on evaluating SOA.
Applications with inductive or EMF-generating loads which can produce "kick back" voltage surges to the amplifiers should include clamp diodes from the output terminals to the power supplies. These diodes should be chosen to limit the peak amplifier output voltage surges to less than 2 V beyond the power supply rail voltage. Common 1A rated rectifier diodes will suffice in most applications.

APPLICATIONS CIRCUITS


FIGURE 2. Clamping Output for EMF-Generating Loads.


FIGURE 3. Isolating Capacitive Loads.


FIGURE 4. Paralleled Operation, Extended SOA.

## OPA2541



FIGURE 5. Programmable Voltage Source.


FIGURE 6. 16-Bit Programmable Voltage Source.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 7. Bridge Amplifier Motor-Speed Controller.


FIGURE 8. Limiting Output Current.


## High-Voltage, High-Current DUAL OPERATIONAL AMPLIFIER

## FEATURES

- HIGH OUTPUT CURRENT: 2A min
- WIDE POWER SUPPLY RANGE: $\pm 10$ to $\pm 35 \mathrm{~V}$
- SLEW RATE: 8V/ $/ \mathrm{s}$
- INTERNAL CURRENT LIMIT
- thermal shutdown protection
- FET INPUT: $I_{B}=50 \mathrm{pA} \max$
- 8-PIN TO-3 METAL PACKAGE
- ELECTRICALLY ISOLATED CASE


## APPLICATIONS

## - MOTOR DRIVER

- PROGRAMMABLE POWER SUPPLY
- SERVO AMPLIFIER
- VALVES, ACTUATOR DRIVER
- MAGNETIC DEFLECTION COIL DRIVER
- AUDIO AMPLIFIER


## DESCRIPTION

The OPA2544 is a dual high-voltage/high-current operational amplifier suitable for driving a wide variety of high power loads. It provides 2 A output current and power supply voltage range extends to $\pm 35 \mathrm{~V}$.
The OPA2544 integrates two high performance FET op amps with high power output stages on a single monolithic chip. Internal current limit and thermal shutdown protect the amplifier and load from damage.
The OPA2544 is available in a hermetic 8-pin metal TO-3 package, specified for operation over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.


Top View

Or，Call Customer Service at 1－800－548－6132（USA Only） PRELIMINARY SPECIFICATIONS
$\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{~V}$ unless otherwise noted．


NOTES：（1）High－speed test at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ ．（2）Calculated from total power dissipation of both amplifiers．

The information provided herein is believed to be reliable；however，BURR－BROWN assumes no responsibility for inaccuracies or omissions．BURR－BROWN assumes no responsibility for the use of this information，and all use of such information shall be entirely at the user＇s own risk．Prices and specifications are subject to change without notice．No patent rights or licenses to any of the circuits described herein are implied or granted to any third party．BURR－BROWN does not authorize or warrant any BURR－BROWN product for use in life support devices and／or systems．


| PAD | FUNCTION |
| :---: | :---: |
| $1 \mathrm{~A}, 1 \mathrm{~B}$ | Out $_{\mathrm{B}}$ |
| $2 \mathrm{~A}, 2 \mathrm{~B}, 2 \mathrm{C}, 2 \mathrm{D}$ | $\mathrm{V}_{+}$ |
| 3 | $+\mathrm{ln}_{\mathrm{A}}$ |
| 4 | $-\mathrm{In}_{\mathrm{A}}$ |
| $5 \mathrm{~A}, 5 \mathrm{~B}$ | Out $_{\mathrm{A}}$ |
| $6 \mathrm{~A}, 6 \mathrm{~B}, 6 \mathrm{C}, 6 \mathrm{D}$ | $\mathrm{V}-$ |
| 7 | $+\mathrm{In}_{\mathrm{B}}$ |
| 8 | $-\mathrm{In}_{\mathrm{B}}$ |

Substrate Bias: Internally connected to V-power supply.

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $218 \times 252 \pm 5$ | $8.58 \times 9.92 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.1 \times 0.1$ |
| Chromium-Silver |  |  |

## OPA2544 DIE TOPOGRAPHY

## CONNECTION DIAGRAMS



## ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $\mathrm{V}+$ to $\mathrm{V}-$
.70 V
Output Current
See SOA Curve
Input Voltage $\qquad$ $(\mathrm{V}-)-0.7 \mathrm{~V}$ to $(\mathrm{V}+)+0.7 \mathrm{~V}$
Operating Temperature $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
torage Temperature $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Junction Temperature $150^{\circ} \mathrm{C}$
Lead Temperature (soldering -10s)

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: |
| OPA2544BM | 8-Pin Metal TO-3 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OPA2544SM | 8-Pin Metal TO-3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPA2544BM | 8-Pin Metal TO-3 | 030 |
| OPA2544SM | 8-Pin Metal TO-3 | 030 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

 TYPICAL PERFORMANCE CURVES$\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{~V}$ unless otherwise noted.






CHANNEL CROSSTALK vs FREQUENCY


## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 35 \mathrm{~V}$ unless otherwise noted.



GAIN-BANDWIDTH PRODUCT AND SLEW RATE


TOTAL HARMONIC DISTORTION + NOISE
vs FREQUENCY





## Or, Call Customer Sevice at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 35 \mathrm{~V}$ unless otherwise noted.


## APPLICATIONS INFORMATION

Figure 1 shows the OPA2544 connected as a basic noninverting amplifier. The OPA2544 can be used in virtually any op amp configuration. Power supply terminals should be bypassed with low series impedance capacitors. The technique shown, using a ceramic and tantalum type in parallel is recommended. Power supply wiring should have low series impedance and inductance.


FIGURE 1. Basic Circuit Connections.

## SAFE OPERATING AREA

Stress on the output transistors is determined by the output current and the voltage across the conducting output transistor, $\mathrm{V}_{\mathrm{CE}}$. The power dissipated by the output transistor is equal to the product of the output current and the voltage across the conducting transistor, $\mathrm{V}_{\mathrm{CE}}$. The Safe Operating Area (SOA curve, Figure 2) shows the permissible range of voltage and current.


FIGURE 2. Safe Operating Area.

The safe output current decreases as $\mathrm{V}_{\mathrm{CE}}$ increases. Output short-circuits are a very demanding case for SOA. A shortcircuit to ground forces the full power supply voltage ( $\mathrm{V}+$ or $\mathrm{V}-$ ) across the conducting transistor. With $\mathrm{V}_{\mathrm{S}}= \pm 35 \mathrm{~V}$ the safe output current is 1.5 (at $25^{\circ} \mathrm{C}$ ). The short-circuit current is approximately 4A which exceeds the SOA. This situation will activate the thermal shutdown circuit in the OPA2544. For further insight on SOA, consult AB-039.

## CURRENT LIMIT

The OPA2544 has an internal current limit set for approximately 4A. This current limit decreases with increasing junction temperature as shown in the typical curve, Current Limit vs Temperature. This, in combination with the thermal shutdown circuit, provides protection from many types of overload. It may not, however, protect for short-circuit to ground, depending on the power supply voltage, ambient temperature, heat sink and signal conditions.

## POWER DISSIPATION

Power dissipation depends on power supply, signal and load conditions. For dc signals, power dissipation is equal to the product of output current times the voltage across the conducting output transistor. Power dissipation can be minimized by using the lowest possible power supply voltage necessary to assure the required output voltage swing.
For resistive loads, the maximum power dissipation occurs at a dc output voltage of one-half the power supply voltage. Dissipation with ac signals is lower. Application Bulletin AB-039 explains how to calculate or measure power dissipation with unusual signals and loads.

## HEATSINKING

Most applications require a heat sink to assure that the maximum junction temperature is not exceeded. The heat sink required depends on the power dissipated and on ambient conditions. Consult Application Bulletin AB-038 for information on determining heat sink requirements.
The case of the OPA2544 is electrically isolated from all circuitry and can be connected directly to a heat sink. This eliminates cumbersome insulating hardware that increases thermal resistance. Consult Application Bulletin AB-037 for proper mounting techniques and procedures for TO-3 power products.

## THERMAL PROTECTION

The OPA2544 has thermal shutdown that protects the amplifier from damage. Any tendency to activate the thermal shutdown circuit during normal operation is indication of excessive power dissipation or an inadequate heat sink.
The thermal protection activates at a junction temperature of approximately $155^{\circ} \mathrm{C}$. For reliable operation, junction temperature should be limited to $150^{\circ} \mathrm{C}$, maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

protection is activated. Use worst-case load and signal conditions. For good reliability, the thermal protection should trigger more than $25^{\circ} \mathrm{C}$ above the maximum expected ambient condition of your application. This produces a junction temperature of $125^{\circ} \mathrm{C}$ at the maximum expected ambient condition.

Depending on load and signal conditions, the thermal protection circuit may produce a duty-cycle modulated output signal. This limits the dissipation in the amplifier, but the rapidly varying output waveform may be damaging to some loads. The thermal protection may behave differently depending on whether internal dissipation is produced by sourcing or sinking output current.

## UNBALANCED POWER SUPPLIES

Some applications do not require equal positive and negative output voltage swing. The power supply voltages of the OPA2544 do not need to be equal. For example, a -5 V negative power supply voltage assures that the inputs of the OPA2544 are operated within their linear common-mode range, and that the output can swing to 0 V . The $\mathrm{V}+$ power


FIGURE 3. Motor Drive Circuit.
supply could range from 15 V to 65 V . The total voltage ( $\mathrm{V}-$ to $\mathrm{V}+$ ) can range from 20 V to 70 V . With a 65 V positive supply voltage, the device may not be protected from damage during short-circuits because of the larger $\mathrm{V}_{\mathrm{CE}}$ during this condition.

## OUTPUT PROTECTION

Reactive and EMF-generating loads can return load current to the amplifier, causing the output voltage to exceed the power supply voltage. This damaging condition can be avoided with clamp diodes from the output terminal to the power supplies as shown in Figure 2. Fast-recovery rectifier diodes with a 4A or greater continuous rating are recommended.

## SOCKET

A socket, Burr-Brown model 0804MC is available for the OPA2544. Although not required, this socket makes mounting and interchanging parts easy, especially during design and testing.


FIGURE 5. Paralleled Operation, Extended SOA.


FIGURE 4. Bridge Drive Circuit.


## 8-Pin TO-3 Socket

## FEATURES

- LOW CONTACT RESISTANCE
- CLOSED CONTACT ENDS
- GOLD-PLATED INNER CONTACTS
- $-55^{\circ} \mathrm{C}$ TO $+150^{\circ} \mathrm{C}$ TEMPERATURE RANGE


## DESCRIPTION

The 0804 MC is a high quality socket designed for use with Burr-Brown's 8-pin TO-3 type products such as the OPA541 and OPA512.
Although not required for use with these products, the 0804MC socket makes interchanging parts easy, especially during design and testing. Its rugged inner contacts provide positive insertion and low contact resistance. Closed contact ends prevent solder and flux contamination of the internal contacts.

The socket body is molded of glass-filled polyester and incorporates counter-sunk mounting holes and hex-nut retaining feature. It accommodates a variety of mounting hardware and mechanical designs.


Contact Resistance: $0.02 \Omega$ Typ
Outer Contact: Brass
$200 \mu$ inch Tin over $100 \mu$ inch Nickel Plate
Inner Contact: BeCu
$30 \mu$ inch Gold over $50 \mu$ inch Nickel Plate
Socket Body: Glass-Filled Polyester, 94 V-0 rating
Operating Temperature Range: $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

[^36]3583

## High Voltage, High Current OPERATIONAL AMPLIFIER

## FEATURES

- WIDE POWER SUPPLY VOLTAGE: $\pm 70 \mathrm{~V}$ to $\pm 150 \mathrm{~V}$
- OUTPUT CURRENT TO 75mA
- SLEW RATE: 30V/ $\mu \mathrm{s}$
- FET INPUT: $I_{B}=20 p A \max$
- THERMAL SHUT-DOWN PROTECTION
- HERMETIC TO-3 PACKAGE, ISOLATED CASE


## DESCRIPTION

The 3583 is a high voltage, high speed hybrid operational amplifier designed for a wide variety of programmable power supply and transducer driver applications.
The 3583 operates over a wide power supply range ( $\pm 50 \mathrm{~V}$ to $\pm 150 \mathrm{~V}$ ) and provides outputs up to 75 mA . Laser-trimmed FET input circuitry provides low offset voltage ( 3 mV max) and low input bias current ( 20 pA max). Thermal shut-down circuitry protects internal circuitry from excessive power dissipation.
Commercial and industrial temperature range models are available. The 3583 's hermetic 8 -pin TO- 3 package is electrically isolated from all internal circuitry.

## APPLICATIONS

- PROGRAMMABLE POWER SUPPLY
- PIEZO-ELECTRIC TRANSDUCER DRIVER
- HIGH VOLTAGE CURRENT SOURCE


## SPECIFICATIONS

## ELECTRICAL

$\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 150 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS | 3583AM |  |  | 3583JM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OFFSET VOLTAGE Input Offset Voltage vs Temperature vs Power Supply vs Time | Specified Temp. Range |  | $\begin{aligned} & 20 \\ & 50 \end{aligned}$ | $\begin{gathered} \pm 3 \\ \pm 23 \end{gathered}$ |  |  | * | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} / \mathrm{V}$ <br> $\mu \mathrm{V} /$ month |
| INPUT BIAS CURRENT(') <br> Input Bias Current <br> vs Temperature vs Power Supply Input Offset Current vs Temperature vs Power Supply | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=\mathrm{OV} \\ & \mathrm{~V}_{\mathrm{CM}}=\mathrm{OV} \end{aligned}$ |  | Doubles Every $10^{\circ} \mathrm{C}$ 0.2 <br> Doubles Every $10^{\circ} \mathrm{C}$ 0.2 | $\begin{aligned} & -20 \\ & \pm 20 \end{aligned}$ |  |  | * | pA <br> pAV <br> pA <br> pAN |
| NOISE <br> Voltage, 0.01 Hz to 10 Hz 10 Hz to 1 kHz <br> Current, 0.01 Hz to 10 Hz |  |  | $\begin{gathered} 5 \\ 1.7 \\ 0.3 \end{gathered}$ |  |  | * |  | $\mu \mathrm{Vp}-\mathrm{p}$ $\mu \mathrm{Vrms}$ pAp-p |
| INPUT VOLTAGE RANGE <br> Max Safe Differential Input Max Safe Common-Mode Input Common-mode Input Range Common-mode Rejection | Linear Operation |  | $\begin{gathered} (V+)+\|V-\| \\ V-\text { to } V+ \\ V_{s}-10 \\ 110 \end{gathered}$ |  |  | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential Common-Mode |  |  | $\begin{gathered} 10^{11}\| \| 0^{11} \\ 10 \end{gathered}$ |  |  | * |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| OPEN-LOOP GAIN Open-loop Voltage Gain Open-loop Voltage Gain | No Load, DC Rated Load, DC | 94 | $\begin{aligned} & 118 \\ & 105 \end{aligned}$ |  | * | * |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FREQUENCY RESPONSE <br> Unity-Gain Bandwidth Full-Power Bandwidth Slew Rate Settling Time: 0.1\% | Small-Signal $R_{L}=10 \mathrm{k} \Omega$ |  | $\begin{gathered} 5 \\ 60 \\ 30 \\ 12 \end{gathered}$ |  |  |  |  | MHz <br> kHz <br> V/ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| OUTPUT <br> Voltage Output Current Output Short Circuit Current Load Capacitance |  | $\begin{gathered} V_{\mathrm{s}}-10 \\ \pm 75 \end{gathered}$ | $\pm 100$ | 10 |  | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{nF} \end{gathered}$ |
| POWER SUPPLY <br> Operating Voltage Range Quiescent Current | $\mathrm{I}_{0}=0$ | $\pm 50$ |  | $\begin{gathered} \pm 150 \\ \pm 8.5 \end{gathered}$ | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE (CASE) <br> Specification <br> Operating <br> Storage $\theta_{\mathrm{JC}}=4^{\circ} \mathrm{C} / \mathrm{W}$ |  | $\begin{aligned} & -25 \\ & -55 \\ & -55 \end{aligned}$ |  | $\begin{gathered} +85 \\ +125 \\ +125 \end{gathered}$ | $\stackrel{ }{*}$ |  | +70 $*$ $*$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

* Specification same as 3583AM.

NOTE: (1) Inputs may be damaged by input slew rates exceeding $1000 \mathrm{~V} / \mu \mathrm{s}$. Inputs can be protected from signals exceeding $1000 \mathrm{~V} / \mu \mathrm{s}$ by limiting input current to 150 mA with external series resistors (pins 5 and 6).

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

B

CONNECTION DIAGRAM


## PACKAGING INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| 3583AM | 8-Pin TO 3 | 030 |
| 3583JM | 8-Pin TO 3 | 030 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE |
| :--- | :---: | :---: |
| RANGE |  |  |
| $3583 A M$ | 8 -Pin TO-3 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 3583 JM | 8 -Pin TO-3 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## TYPICAL PERFORMANCE CURVES

$T_{\text {CASE }}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}=150 \mathrm{VDC}$, unless otherwise noted.





## TYPICAL PERFORMANCE CURVES (CONT)

$T_{\text {CASE }}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cC}}=150 \mathrm{VDC}$, unless otherwise noted.







## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}=150 \mathrm{VDC}$, unless otherwise noted.


## APPLICATION INFORMATION

Figure 1 shows the basic connections required to operate the 3583. Power supply bypass capacitors should be connected close to the device pins. Be sure that these capacitors have an adequate voltage rating.

Input offset voltage and drift of the 3583 are laser-trimmed. Many applications require no external offset trimming. Figure 1 also shows connection of an optional offset trim potentiometer connected to pins 3 and 4.

FET input circuitry reduces the input bias current of the 3583 to less than 20 pA at room temperature. Input bias current remains nearly constant throughout the full common-mode range. Input bias current approximately doubles for each $10^{\circ} \mathrm{C}$ increase in case temperature above $25^{\circ} \mathrm{C}$. Heat sinking can help minimize this effect by reducing the case temperature.
Input circuitry of the 3583 is protected with series limiting resistors and input clamp diodes. The inputs can withstand the full rated supply voltage of $\pm 150 \mathrm{~V}$ (common-mode or differential).

## THERMAL PROTECTION

The 3583 has internal thermal shut-down circuitry that activates at a case temperature of approximately $150^{\circ} \mathrm{C}$ or higher. As this circuitry is activated, the output current drive is reduced. As the case temperature returns to less than the activation temperature, operation will return to normal. A heat sink may be required depending on load and signal conditions.

Note that a 75 mA output may not be safe for all output voltages-see typical performance curve "Safe Operating Area". Applications such as current sources where output voltage may be low (or the opposite polarity of the output current) can overstress the output stage.


FIGURE 1. Basic Circuit Connections.


# High Voltage, High Speed OPERATIONAL AMPLIFIER 

## FEATURES

- WIDE POWER SUPPLY VOLTAGE: $\pm 70 \mathrm{~V}$ to $\pm 150 \mathrm{~V}$
- GAIN-BANDWIDTH PRODUCT: 50MHz
- SLEW RATE: 150V/ $\mu \mathrm{s}$
- FET INPUT: $I_{B}=20 p A \max$
- THERMAL SHUT-DOWN PROTECTION
- HERMETIC TO-3 PACKAGE, ISOLATED CASE


## DESCRIPTION

The 3584 is a high voltage, high speed hybrid operational amplifier designed for a wide variety of programmable power supply and transducer driver applications.
The 3584 operates over a wide power supply range ( $\pm 70 \mathrm{~V}$ to $\pm 150 \mathrm{~V}$ ) and provides outputs up to 15 mA . Laser-trimmed FET input circuitry provides low offset voltage ( 3 mV max) and low input bias current ( 20 pA $\max$ ). Thermal shut-down circuitry protects internal circuitry from excessive power dissipation.
The 3584 provides a gain-bandwidth product of 20 MHz $\min (50 \mathrm{MHz}$ typical). External frequency compensation (series R/C) allows the user to optimize the bandwidth and slew rate for a particular application.
Specified temperature range is $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$. The 3584's hermetic 8-pin TO-3 package is electrically isolated from all internal circuitry.

## APPLICATIONS

## - PROGRAMABLE POWER SUPPLY

- PIEZO-ELECTRIC TRANSDUCER DRIVER
- ELECTROSTATIC TRANSDUCER DRIVER - CRT DEFLECTION


SPECIFICATIONS

## ELECTRICAL

$\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 150 \mathrm{~V}$, unless otherwise noted.


NOTE: (1) Inputs may be damaged by input slew rates exceeding $1000 \mathrm{~V} / \mu \mathrm{s}$. Inputs can be protected from signals exceeding $1000 \mathrm{~V} / \mu \mathrm{s}$ by limiting input current to 150 mA with external series resistors (pins 5 and 6 ).

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

For Immediate Assistance, Contact Your Local Salesperson

CONNECTION DIAGRAM
Top View

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: |
| 3584 JM | 8 -Pin TO-3 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| 3584JM | 8-Pin TO-3 | 030 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## TYPICAL PERFORMANCE CURVES

$T_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 150 \mathrm{~V}$, unless otherwise noted.





## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 150 \mathrm{~V}$, unless otherwise noted.






$T_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 150 \mathrm{~V}$, unless otherwise noted.


## APPLICATION INFORMATION

Figure 1 shows the basic connections required to operate the 3584. Bypass capacitors should be connected close to the device pins. Be sure that these capacitors have an adequate voltage rating.
Frequency compensation components must be connected to pin 8 for closed-loop gains of 100 or less. Recommended values are shown in Figure 1. Some adjustment in these values may be required depending on exact circuit configuration and load conditions. Be sure the compensation capacitor has a voltage rating equal to or greater than the positive power supply voltage, V+. Standard 0.25 W resistors can be used for $\mathrm{R}_{\mathrm{C}}$.
Input offset voltage and drift of the 3584 are laser-trimmed. Many applications require no external offset trimming. Figure 1 shows connection of an optional offset trim potentiometer which connects to pins 3 and 4.
FET input circuitry reduces the input bias current of the 3584 to less than 20 pA at room temperature. Input bias current remains nearly constant throughout the full com-mon-mode range. Input bias current approximately doubles for each $10^{\circ} \mathrm{C}$ increase in case temperature above $25^{\circ} \mathrm{C}$. Heat sinking can help minimize this effect by reducing the case temperature.
Input circuitry of the 3584 is protected with series limiting resistors and input clamp diodes. The inputs can withstand the full rated supply voltage of $\pm 150 \mathrm{~V}$ (common-mode or differential).

## THERMAL PROTECTION

The 3584 has internal thermal shut-down circuitry that activates at a case temperature of approximately $150^{\circ} \mathrm{C}$ or higher. As this circuitry is activated, the output current drive is reduced. As the case temperature returns to less than the
activation temperature, operation will return to normal.
The thermal shut-down circuit will normally protect the amplifier during a short-circuit to ground. It will not protect against short-circuit to one of the power supplies. The typical performance curve "Safe Operating Area" shows that the large stress occurring during this high voltage condition may cause damage if it exceeds 5 ms duration. The thermal protection circuitry will not activate fast enough to protect the device from short-circuits to one of the power supplies.
The package case of the 3584 is electrically isolated from all circuitry. No special insulating hardware is required. Although not absolutely required, it is recommended that the case be connected to ground.


FIGURE 1. Basic Circuit Connections.

## 4 Instrumentation Amplifiers

Instrumentation amplifiers (IAs) are much more than just precise op amps. They are closed loop amplifiers with built-in precision feedback components. Knowledgeable designers use IAs to extract low-level signals from system errors and noise.
Instrumentation amplifiers can amplify signals in the presence of large common-mode signals. They are ideal for use with all sensor types such as strain gages, load cells, thermocouples, RTDs, current shunts, chemical sensors, and physiological probes. They also make excellent universal input amplifiers for data acquisition systems.
Programmable gain amplifiers are ideal for systems that must connect to a variety of sources with varying signal levels. Models include program-mable-gain IAs and op amps.
Choose from the industry's widest selection, including:
INA105, INA106-Simple G=1 and G=10 difference amplifiers... incredibly versatile circuit elements.
INA114, INA118-The industry's most versatile and accurate 8 -pin IAs. INA118 features lowpower operation.

INA2128, INA2141—Industry's first dual instrumentation amplifiers.
INA111—High-speed, FET-input IAs using a cur-rent-feedback architecture.
INA116-Electrometer IA with ultra-low input bias current.
INA103-Ultra-low $1 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ noise makes this IA ideal for microphones, bridges or other low impedance sources.
INA117-A difference amplifier with $\pm 200 \mathrm{~V}$ com-mon-mode voltage range.
PGA204, PGA206-Programmable gain IAs great for data acquisition systems that connect to a variety of sources or needing exceptional dynamic range.
XTR101, XTR103, XTR104-4 to 20mA current loop transmitters with built-in IAs for RTDs or bridges.
Other popular models provide special features and performance. Use our detailed selection guide to locate the IA for your application.

## For Immediate Assistance, Contact Your Local Salesperson

INSTRUMENTATION AMPLIFIERS
Boldface $=$ NEW

| Description | Model | Gain <br> Range | Gain Error $\mathrm{G}=100$ $25^{\circ} \mathrm{C}$, $\max (\%)$ | Gain Drift $\mathrm{G}=100$ (ppm/ ${ }^{\circ} \mathrm{C}$ ) | Non- <br> Linearity $\mathrm{G}=100$ $\max (\%)$ | Input P <br> CMR ${ }^{(5)}$ $\min (\mathrm{dB})$ | $\begin{gathered} \text { arameters } \\ \text { Offset } \\ \text { Voltage } \\ \text { vs Temp } \\ \max \left(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right) \\ \hline \end{gathered}$ | $\begin{gathered} \text { Dynamic } \\ \text { Response } \\ \mathrm{G}=100 \\ -3 \mathrm{~dB} \mathrm{BW} \\ (\mathrm{kHz}) \\ \hline \end{gathered}$ | Temp Range ${ }^{(1)}$ | Pkg | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Very High Accuracy | INA114 | 1-10,000 ${ }^{(2)}$ | 0.5 | 25 | $\pm 0.002$ | 96 | $\pm 0.25+5 / \mathrm{G}$ | 10 | Ind | $\begin{aligned} & \text { DIP, SOIC } \\ & \text { SOIC } \\ & \text { DIP, SOIC } \end{aligned}$ | $\begin{array}{r} 4.74 \\ 4.87 \\ 4.135 \end{array}$ |
|  | INA115 | 1-10,000 ${ }^{(2)}$ | 0.5 | 25 | $\pm 0.002$ | 96 | $\pm 0.25+5 / \mathrm{G}$ | 10 | Ind |  |  |
|  | INA131 | 100 | 0.024 | 10 | $\pm 0.002$ | 110 | $\pm 0.25$ | 70 | Ind |  |  |
|  | INA120 | $\begin{gathered} 1,10,100 \\ 1000 \\ 1-1000^{(2)} \\ 1-1000^{(2)} \end{gathered}$ | 0.5 | 30 | $\pm 0.01$ | 96 | $\pm 0.25 \pm 10 / \mathrm{G}$ | 20 | Ind | DIP | 4.125 |
|  | INA104 |  | $\begin{gathered} 0.15 \\ 0.1 \end{gathered}$ | $\begin{aligned} & 22^{(3)} \\ & 22^{(3)} \end{aligned}$ | $\begin{aligned} & \pm 0.003 \\ & \pm 0.003 \end{aligned}$ | $\begin{aligned} & 96 \\ & 96 \end{aligned}$ | $\begin{aligned} & \pm 0.25 \pm 10 / \mathrm{G} \\ & \pm 0.25 \pm 10 / \mathrm{G} \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | Ind Ind, Mil | $\begin{gathered} \text { DIP } \\ \text { DIP } \\ \text { TO-100, } \\ \text { DIP } \\ \hline \end{gathered}$ | A4.4 |
|  | INA101 |  |  |  |  |  |  |  |  |  |  |
| Electrometer Input $I_{B}=10 f A \text { typ }$ | INA116 | 1-10,000 ${ }^{(2)}$ | 0.5 | 25 | $\pm 0.005$ | 90 | $\pm 5 \pm 20 / \mathrm{G}$ | 70 | Ind | DIP/SOIC | 4.98 |
| Dual | INA2128 | 1-10,000 ${ }^{(2)}$ | 0.5 | 10 | $\pm 0.002$ | 97 | $\pm 0.75 \pm 20 \mathrm{G}$ | 200 | Xind XInd | DIP/SOIC | 4.145 |
|  | INA2141 | 10,100 | 0.15 | 10 | $\pm 0.002$ | 97 |  | 200 | XInd | DIP/SOIC | 4.147 |
| Low Quiescent Power | INA118 | 1-10,000 | 0.5 | 25 | $\pm 0.002$ | 97 | $\begin{gathered} \pm 0.5+20 / \mathrm{G} \\ \pm 2 \pm 5 / \mathrm{G} \end{gathered}$ | 1003 |  | $\begin{aligned} & \text { DIP, SOIC } \\ & \text { DIP, SOIC } \end{aligned}$ | $\begin{array}{r} 4.114 \\ 4.10 \end{array}$ |
|  | INA102 | $\begin{gathered} 1,10,100 \\ 1000 \end{gathered}$ | 0.15 | 15 | $\pm 0.02$ | 90 |  |  | Com, Ind |  |  |
| Low Noise, | INA103 | $1-1000^{(2)}$ | 0.1 | 25 | $\pm 0.004$ | 100 | $\pm 0.5+10 / \mathrm{G}$ typ | 800 | Ind | DIP | 4.22 |
| Low Distortion |  | $1-1000^{(2)}$ | 0.25 | 25 | $\pm 0.010$ | 90 | $\pm 0.5+20 / \mathrm{G}$ typ | 800 | Com | DIP, SOIC |  |
| Fast Settling FET Input | INA110 | $\begin{gathered} 1,10,100 \\ 200,500 \\ 1-10,000^{(2)} \end{gathered}$ | 0.1 | 20 | $\pm 0.01$ | 96 | $\pm 2 \pm 50 / \mathrm{G}$ | 470 | Ind | DIP, SOIC | 4.52 |
|  | INA111 |  |  |  |  |  |  |  |  |  |  |
| Unity-Gain Difference | INA105 | 1V/V,fixed | $0.01^{(3)}$ | 5 | $\pm 0.001^{(3)}$ | $86^{(4)}$ | 10 | $1000{ }^{(3)}$ | Ind | $\begin{gathered} \text { TO-99, DIP } \\ \text { SOIC } \\ \text { TO-99 } \end{gathered}$ | $4.34$ <br> A |
| Amp | 3627 | 1V/V,fixed | $0.01^{(3)}$ | 5 | $\pm 0.001^{(3)}$ | 100 | 20 | $800^{(3)}$ | Ind |  |  |
| Gain of 10 <br> Diff. Amp | INA106 | 10V/V,fixed | 0.025 | 10 | $\pm 0.001$ | $100^{(4)}$ | 0.20 | 500 | Ind | DIP, SOIC | 4.46 |
| High Com. <br> Mode Volt. <br> Diff. Amp <br> (200VDC CMV | INA117 | 1V/V, fixed | 0.02 | 10 | $\pm 0.001$ | $86^{(4)}$ | 20 | $200^{(3)}$ | Ind | $\begin{aligned} & \text { TO-99, DIP } \\ & \text { SOIC } \end{aligned}$ | 4.100 |
| 4-20mA Loop Receiver | RCV420 | 4-20mA in 0-5V Out | 0.05 | 25 | $\pm 0.002$ | 86 | $25^{(6)}$ | 150 | Com, Ind | DIP | 4.190 |

NOTES: (1) $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Mil}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) Set with external resistor. (3) Unity-gain. (4) No source imbalance.
(5) DC to 60 Hz , Gain = 10, (or specified gain of device). (6) RTO. (7) $\mathrm{G}=100$.
"A" indicates a product that is not included in the 1995 Data Books-contact factory for data sheet.

## Boldface $=$ NEW


NOTES: (1) $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. XInd $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (2) Typical. (3) $\mathrm{G}=10$. (4) $\mathrm{G}=8$.
" A " indicates a product that is not included in the 1995 Data Books-contact factory for data sheet.
4-20mA CURRENT TRANSMITTERS
Boldface $=$ NEW

| Description | Model |  |  |  |  |  |  | Output Parameters |  |  | ${ }_{\text {Temp }}^{\text {Range }}{ }^{(1)} \quad \mathrm{Pkg}$ |  | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Untrimmed Error, $\max$ (\%) | Span Non- linearity, max (\%) | $\begin{gathered} \text { Temp } \\ \text { Drift } \\ \left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \end{gathered}$ | Input Pa <br> Offset Voltage max | arameters <br> vs Temp max $\left(\mu \mathbf{V} /{ }^{\circ} \mathbf{C}\right)$ | CMR <br> DC <br> min <br> (dB) | Current <br> Range <br> (mA) | Offset Current Error $\max (\mu A)$ | FS Output Current Error $\max (\mu A)$ |  |  |  |
| Two-Wire | XTR101 | 5 | 0.01 | $\pm 100$ | $\pm 30 \mu \mathrm{~V}$ | $\pm 0.75$ | 90 | 4-20 | $\pm 6$ | $\pm 30$ | XInd | $\begin{aligned} & \text { DIP } \\ & \text { SOIC } \end{aligned}$ | 4.200 |
| Two-Wire RTD <br> Linearity Compensation | XTR103 | 1 | 0.01 | $\pm 50$ | $\pm 2500 \mu \mathrm{~V}$ | $\pm 2.5$ | 80 | 4-20 | $\pm 25$ | $\pm 50$ | XInd ${ }^{(2)}$ | $\begin{aligned} & \text { DIP } \\ & \text { SOIC } \end{aligned}$ | 4.215 |
| Two-Wire <br> Bridge <br> Linearity <br> Compensation | XTR104 <br>  | 1 | 0.01 | $\pm 50$ | $\pm 2500 \mu \mathrm{~V}$ | $\pm 2.5$ | 80 | 4-20 | $\pm 25$ | $\pm 50$ | XInd ${ }^{(2)}$ | $\begin{gathered} \text { DIP } \\ \text { SOIC } \end{gathered}$ | 4.225 |
| ThreeWire and Current | XTR110 | 0.2 | 0.005 | 30 | - | - | - | $\begin{aligned} & 4-20, \\ & 0-20, \\ & 5-25 \end{aligned}$ | $\pm 16$ | $\pm 32$ | XInd D | DIP, SOIC | 4.236 |
| High- <br> Current <br> Bridge <br> Driver | XTR501 | 5 | 0.1 | - | $2500 \mu \mathrm{~V}$ | 50 | 100 | 4-20 | 250 | - | Ind | MOD | 4.245 |

NOTES: (1) $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (2) $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| PRECISION CURRENT TRANSMITTERS | Boldface $=$ NEW |
| :--- | :--- | :--- |
| Two-Wire IXR100 See Isolation Products |  |

# High Accuracy <br> INSTRUMENTATION AMPLIFIER 

## FEATURES

- LOW DRIFT: $0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- LOW OFFSET VOLTAGE: $25 \mu \mathrm{~V}$ max
- LOW NONLINEARITY: 0.002\%
- LOW NOISE: $13 n \mathrm{~V} / \sqrt{\mathrm{Hz}}$
- HIGH CMR: 106dB AT 60Hz
- HIGH INPUT IMPEDANCE: $10^{10} \Omega$
- 14-PIN PLASTIC AND CERAMIC DIP SOL-16, TO-100 PACKAGES


## DESCRIPTION

The INA101 is a high accuracy instrumentation amplifier designed for low-level signal amplification and general purpose data acquisition. Three precision op amps and laser-trimmed metal film resistors are integrated on a single monolithic integrated circuit.

## APPLICATIONS

- STRAIN GAGES
- THERMOCOUPLES
- RTDs
- REMOTE TRANSDUCERS
- LOW-LEVEL SIGNALS
- MEDICAL INSTRUMENTATION

The INA101 is packaged in TO-100 metal, 14-pin plastic and ceramic DIP, and SOL-16 surface-mount packages. Commercial, industrial and military temperature range models are available.


[^37]
## SPECIFICATIONS

## ELECTRICAL

At $+25^{\circ} \mathrm{C}$ with $\pm 15 \mathrm{VDC}$ power supply and in circuit of Figure 1 unless otherwise noted.

| PARAMETER | INA101AM, AG |  |  | INA101SM, SG |  |  | INA101CM, CG |  |  | INA101HP, KU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MaX | MIN | TYP | max | MIN | TYP | MAX | MIN | TYP | max |  |
| GAIN <br> Range of Gain Gain Equation Error from Equation, $\mathrm{DC}^{(1)}$ <br> Gain Temp. Coefficient ${ }^{(3)}$ $G=1$ $G=10$ $G=100$ $G=1000$ <br> Nonlinearity, $D C^{(2)}$ | 1 | $\begin{gathered} \mathrm{G}=1+\left(40 \mathrm{k} / \mathrm{R}_{\mathrm{C}}\right) \\ \pm(0.04+0.00016 \mathrm{G} \\ -0.02 / \mathrm{G}) \\ \\ 2 \\ 20 \\ 22 \\ 22 \\ \pm\left(0.002+10^{-5} \mathrm{G}\right) \end{gathered}$ | $\begin{gathered} 1000 \\ \pm(0.1+0.0003 \mathrm{G} \\ -0.05 / \mathrm{G}) \\ \\ 5 \\ 100 \\ 110 \\ 110 \\ \pm\left(0.005+2 \times 10^{-5} \mathrm{G}\right) \end{gathered}$ | - | $\begin{gathered} : \\ : \\ : \\ \pm(0.001 \\ \left.+10^{-6} \mathrm{G}\right) \end{gathered}$ | $\begin{aligned} & \pm(0.002 \\ & \left.+10^{-6} \mathrm{G}\right) \\ & \hline \end{aligned}$ | * | $\begin{gathered} : \\ \\ : \\ 10 \\ 11 \\ 11 \\ \pm(0.001 \\ \left.+10^{-5} \mathrm{G}\right) \end{gathered}$ | $\begin{aligned} & \pm(0.002 \\ & \left.+10^{-5} \mathrm{G}\right) \end{aligned}$ | * | $\pm(0.1+$ $0.00015 \mathrm{G})$ $-0.05 / \mathrm{G}$ | $\pm(0.3+$ <br> 0.0002G) <br> $-0.10 / \mathrm{G}$ | $\begin{gathered} \mathrm{VN} \\ \mathrm{VN} \\ \% \\ \\ \\ \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{pmm} / \mathrm{C} \\ \mathrm{ppm} / \mathrm{C} \\ \mathrm{pmp} / \mathrm{C} \\ \% \mathrm{of} \mathrm{p} \mathrm{p} \mathrm{FS} \end{gathered}$ |
| RATED OUTPUT <br> Voltage Current Output Impedance Capacitive Load | $\pm 10$ $\pm 5$ | $\begin{gathered} \pm 12.5 \\ \pm 10 \\ 0.2 \\ 1000 \end{gathered}$ |  | * | . |  | * | $:$ |  | * | $:$ |  | $\begin{gathered} V \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \end{gathered}$ |
| INPUT OFFSET VOLTAGE Initial Offset at $+25^{\circ} \mathrm{C}$ <br> vs Temperature <br> vs Supply <br> vs Time |  | $\pm(25+200 / \mathrm{G})$ $\begin{aligned} & \pm(1+20 / \mathrm{G}) \\ & \pm(1+20 / \mathrm{G}) \end{aligned}$ | $\begin{gathered} \pm(50+400 / \mathrm{G}) \\ \pm(2+20 / \mathrm{G}) \end{gathered}$ |  | $\pm 10+$ <br> 100/G) | $\begin{gathered} \pm(25 \\ +200 / \mathrm{G}) \\ \pm(0.75 \\ +10 / \mathrm{G}) \end{gathered}$ |  | $\pm(10+$ 100/G) | $\begin{aligned} & \pm(25+ \\ & 200 / \mathrm{G}) \\ & \pm(0.25+ \\ & 10 / \mathrm{G}) \end{aligned}$ |  | $\begin{gathered} \pm(125+ \\ 450 / \mathrm{G}) \\ \pm(2+20 / \mathrm{G}) \end{gathered}$ | $\begin{gathered} \pm(250+ \\ 900 / \mathrm{G}) \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \underset{\mathrm{~V}}{\mu \mathrm{~V} / \mathrm{mo}} \end{gathered}$ |
| INPUT BIAS CURRENT <br> Initial Bias Current (each input) <br> vs Temperature vs Supply <br> Initial Offset Current vs Temperature |  | $\begin{aligned} & \pm 15 \\ & \pm 0.2 \\ & \pm 0.1 \\ & \pm 15 \\ & \pm 0.5 \end{aligned}$ | $\begin{aligned} & \pm 30 \\ & \pm 30 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ : \\ \pm 10 \end{gathered}$ |  |  | $\pm 5$ | $\pm 20$ <br> $\pm 20$ |  | * | - | $\begin{gathered} n A \\ n A A^{\prime} \mathrm{C} \\ \mathrm{nAN} \\ \mathrm{nA} \\ \mathrm{nA} \mathrm{~A}^{\circ} \mathrm{C} \end{gathered}$ |
| INPUT IMPEDANCE Differential Common-mode |  | $\begin{aligned} & 10^{1010}\| \| 3 \\ & 10^{10}\| \| 3 \end{aligned}$ |  |  | : |  |  | * |  |  | * |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| INPUT VOLTAGE RANGE <br> Range, Linear Response CMR with $1 \mathrm{k} \Omega$ Source Imbalance DC to $60 \mathrm{~Hz}, \mathrm{G}=1$ $D C$ to $60 \mathrm{~Hz}, G=10$ DC to $60 \mathrm{~Hz}, \mathrm{G}=100$ to 1000 | $\begin{gathered} \pm 10 \\ 80 \\ 96 \\ 106 \end{gathered}$ | $\begin{gathered} \pm 12 \\ 90 \\ 106 \\ 110 \end{gathered}$ |  |  | $:$ |  |  | * |  | $\begin{gathered} 65 \\ 90 \\ 100 \end{gathered}$ | 85 <br> 95 <br> 105 |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| ```INPUT NOISE Input Voltage Noise \(\mathrm{f}_{\mathrm{g}}=0.01 \mathrm{~Hz}\) to 10 Hz Density, \(\mathrm{G}=1000\) \(\mathrm{f}_{0}=10 \mathrm{~Hz}\) \(\mathrm{t}_{0}=100 \mathrm{~Hz}\) \(\mathrm{f}_{0}=1 \mathrm{kHz}\) Input Current Noise Density \(\mathrm{f}_{\mathrm{B}}=0.01 \mathrm{~Hz}\) to 10 Hz \(\mathrm{t}_{0}=10 \mathrm{~Hz}\) \(i_{0}=1001 \mathrm{iz}\) \(\mathrm{f}_{0}=1 \mathrm{kHz}\)``` |  | 0.8 <br> 18 <br> 15 <br> 13 <br> 50 <br> 0.8 <br> 0.46 <br> 0.35 |  |  |  |  |  |  |  |  |  |  | $\mu \mathrm{V}, \mathrm{p}-\mathrm{p}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> pA, p-p <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ <br> ${ }_{n} \mathrm{~A} \sqrt{1 / 2}$ |
| DYNAMIC RESPONSE <br> Small Signal, $\pm 3$ dB Flatness $\begin{aligned} G & =1 \\ G & =10 \\ G & =100 \\ G & =1000 \end{aligned}$ <br> Small Signal, $\pm 1 \%$ Flatness $G=1$ $G=10$ $\mathrm{G}=100$ $G=1000$ <br> Full Power, $\mathrm{G}=1$ to 100 <br> Slew Rate, G = 1 to 100 <br> Settling Time (0.1\%) $\begin{aligned} G & =1 \\ G & =100 \\ G & =1000 \end{aligned}$ <br> Settling Time (0.01\%) $\begin{aligned} & G=1 \\ & G=100 \\ & G=1000 \end{aligned}$ | 0.2 | $\begin{gathered} 300 \\ 140 \\ 25 \\ 2.5 \\ 20 \\ 10 \\ 1 \\ 200 \\ 6.4 \\ 0.4 \\ \\ 30 \\ 40 \\ 350 \\ \\ 30 \\ 50 \\ 500 \end{gathered}$ | $\begin{aligned} & 40 \\ & 55 \\ & 470 \\ & 45 \\ & 40 \\ & 70 \\ & 650 \end{aligned}$ | * |  |  | * |  |  | - |  |  | kHz <br> kHz <br> kHz <br> kHz <br> kHz <br> kHz <br> kHz <br> Hz <br> kHz <br> V/us <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLY <br> Rated Voltage <br> Voitage Range <br> Current, Quiescent ${ }^{(2)}$ | $\pm 5$ | $\begin{gathered} \pm 15 \\ \pm 6.7 \end{gathered}$ | $\pm 20$ | - |  | * | * |  | * | - | * | * | $\begin{gathered} V \\ V \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE ${ }^{(5)}$ <br> Specification <br> Operation <br> Storage | $\begin{aligned} & -25 \\ & -55 \\ & -65 \end{aligned}$ |  | $\begin{aligned} & +85 \\ & +125 \\ & +125 \\ & +150 \end{aligned}$ | $-55$ |  | $\stackrel{+125}{ }$ | : |  | * | 0 -25 -40 |  | $\begin{aligned} & +70 \\ & +85 \\ & +85 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

PIN CONFIGURATIONS


## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| INA101AM | 10-Pin Metal TO-100 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA101CM | 10-Pin Metal TO-100 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA101AG | 14-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA101CG | 14-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA101HP | 14-Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| INA101KU | SOL-16 Surface-Mount | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| INA101SG | 14-Pin Ceramic DIP | $-55^{\circ}{ }^{\circ}$ to $+125^{\circ} \mathrm{C}$ |
| INA101SM | 10-Pin Metal TO-100 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| INA101AM | 10-Pin Metal TO-100 | 007 |
| INA101CM | 10-Pin Metal TO-100 | 007 |
| INA101AG | 14-Pin Ceramic DIP | 169 |
| INA101CG | 14-Pin Ceramic DIP | 169 |
| INA101HP | 14-Pin Plastic DIP | 010 |
| INA101KU | SOL-16 Surface-Mount | 211 |
| INA101SG | 14-Pin Ceramic DIP | 169 |
| INA101SM | 10-Pin Metal TO-100 | 007 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

At $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cC}}= \pm 15 \mathrm{~V}$ unless otherwise noted.







## INA101



INPUT NOISE VOLTAGE


## APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA101. (Pin numbers shown are for the TO-100 metal package.) Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.
The output is referred to the output Common terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance greater than $0.1 \Omega$ in series with the Common pin will cause common-mode rejection to fall below 106 dB .

## SETTING THE GAIN

Gain of the INA101 is set by connecting a single external resistor, $\mathbf{R}_{\mathrm{G}}$ :

$$
\begin{equation*}
\mathrm{G}=1+\frac{40 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{G}}} \tag{1}
\end{equation*}
$$



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## OFFSET TRIMMING

The INA101 is laser trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows connection of an optional potentiometer connected to the Offset Adjust pins for trimming the input offset voltage. (Pin numbers shown are for the DIP package.) Use this adjustment to null the offset voltage in high gain ( $G \geq 100$ ) with both inputs connected to ground. Do not use this adjustment to null offset produced by the source or other system offset since this will increase the offset voltage drift by $0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per $100 \mu \mathrm{~V}$ of adjusted offset.
Offset of the output amplifier usually dominates when the INA101 is used in unity gain $(G=1)$. The output offset
voltage can be adjusted with the optional trim circuit connected to the Common pin as shown in Figure 2. The voltage applied to Common terminal is summed with the output. Low impedance must be maintained at this node to assure good common-mode rejection. The op amp connected as a buffer provides low impedance.

## THERMAL EFFECTS ON OFFSET VOLTAGE

To achieve lowest offset voltage and drift, prevent air currents from circulating near the INA101. Rapid changes in temperature will produce a thermocouple effect on the package leads that will degrade offset voltage and drift. A shield or cover that prevents air currents from flowing near the INA101 will assure best performance.


FIGURE 1. Basic Connections.


FIGURE 2. Optional Trimming of Input and Output Offset Voltage.


## Low Power <br> INSTRUMENTATION AMPLIFIER

## FEATURES

- LOW QUIESCENT CURRENT: $750 \mu \mathrm{~A}$ max
- INTERNAL GAINS: 1, 10, 100, 1000
- LOW GAIN DRIFT: 5ppm ${ }^{\circ} \mathrm{C}$ max
- HIGH CMR: 90dB min
- LOW OFFSET VOLTAGE DRIFT: $2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- LOW OFFSET VOLTAGE: $100 \mu \mathrm{~V}$ max
- LOW NONLINEARITY: 0.01\% max
- HIGH INPUT IMPEDANCE: $10^{10} \Omega$


## DESCRIPTION

The INA102 is a high-accuracy monolithic instrumentation amplifier designed for signal conditioning applications where low quiescent power is desired. On-chip thin-film resistors provide excellent temperature and stability performance. State-of-the-art lasertrimming technology insures high gain accuracy and common-mode rejection while avoiding expensive external components. These features make the INA102 ideally suited for battery-powered and high-volume applications.

The INA102 is also convenient to use. A gain of 1, 10, 100 , or 1000 may be selected by simply strapping the appropriate pins together. A gain drift of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ in low gains can then be achieved without external adjustment. When higher-than-specified CMR is required, CMR can be trimmed using the pins provided. In addition, balanced filtering can be accomplished in the output stage.

## APPLICATIONS

- AMPLIFICATION OF SIGNALS FROM SOURCES SUCH AS:
Strain Gages (Weigh Scale Applications) Thermocouples Bridge Transducers
- REMOTE TRANSDUCER AMPLIFIER
- LOW-LEVEL SIGNAL AMPLIFIER

MEDICAL INSTRUMENTATION
MULTICHANNEL SYSTEMS

- BATTERY POWERED EQUIPMENT


[^38]
## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ with $\pm 15 \mathrm{VDC}$ power supply and in circuit of Figure 2 unless otherwise noted.


ELECTRICAL (CONT)

| PARAMETER | CONDITIONS | INA102AG |  |  | INA102CG |  |  | INA102KP/INA102AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| DYNAMIC RESPONSE |  |  |  |  |  |  |  |  |  |  |  |
| Small Signal $\pm 3 \mathrm{~dB}$ Flatness $\begin{aligned} & \mathrm{G}=1 \\ & \mathrm{G}=10 \\ & \mathrm{G}=100 \\ & \mathrm{G}=1000 \end{aligned}$ | $\mathrm{V}_{\text {out }}=0.1 \mathrm{Vrms}$ |  | $\begin{gathered} 300 \\ 30 \\ 3 \\ 0.3 \end{gathered}$ |  |  | * |  |  | * |  | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \\ & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| Small Signal, $\pm 1 \%$ Flatness $\begin{aligned} & G=1 \\ & G=10 \\ & G=100 \\ & G=1000 \end{aligned}$ <br> Full Power, $G=1$ to 100 <br> Slew Rate, $G=1$ to 100 <br> Settling Time $\begin{aligned} 0.1 \%: G & =1 \\ G & =100 \\ G & =1000 \\ 0.01 \%: G & =1 \\ G & =100 \\ G & =1000 \end{aligned}$ | $V_{\text {out }}=0.1 \mathrm{Vrms}$ $\begin{gathered} V_{\text {OUT }}=10 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega \\ V_{\text {OUT }}=10 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega \\ R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF} \\ 10 \mathrm{~V} \text { Step } \end{gathered}$ <br> 10V Step | $\begin{aligned} & 1.7 \\ & 0.1 \end{aligned}$ | $\begin{gathered} 30 \\ 3 \\ 0.3 \\ 0.03 \\ 2.5 \\ 0.15 \\ \\ 50 \\ 360 \\ 3300 \\ 60 \\ 500 \\ 4500 \end{gathered}$ |  | * |  |  | * | $*$ $*$ $*$ $*$ $*$ $*$ $*$ $*$ $*$ $*$ $*$ $*$ |  | kHz <br> kHz <br> kHz <br> kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Rated Voltage Voltage Range Quiescent Current | $\begin{gathered} V_{O}=0 \mathrm{~V}, \\ T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{gathered}$ | $\pm 3.5$ | $\begin{aligned} & \pm 15 \\ & \pm 500 \end{aligned}$ | $\begin{gathered} \pm 18 \\ \pm 750 \end{gathered}$ | * |  |  | * |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \end{aligned}$ |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification <br> INA102AU <br> Operation Storage | $\mathrm{R}_{\mathrm{L}}>50 \mathrm{k} \Omega^{(2)}$ | $\begin{aligned} & -25 \\ & -25 \\ & -65 \end{aligned}$ |  | $\begin{gathered} +85 \\ +85 \\ +150 \end{gathered}$ | * |  | * | 0 -25 -25 -55 |  | $\begin{aligned} & +70 \\ & +85 \\ & +85 \\ & +125 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Specification same as for INA102AG.
NOTES: (1) The internal gain set resistors have an absolute tolerance of $\pm 20 \%$; however, their tracking is $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} . \mathrm{R}_{\mathrm{G}}$ will add to the gain error if gains other than $1,10,100$ or 1000 are set externally. (2) At high temperature, output drive current is limited. An external buffer can be used if required. (3) Adjustable to zero.

## PIN CONFIGURATION



ORDERING INFORMATION

|  |  |  |
| :--- | :---: | :---: |
| MODEL | PACKAGE | TEMPERATURE RANGE |
| INA102AG | 16-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA102CG | 16-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA102KP | 16-Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| INA102AU | 16 -Pin Plastic SOIC | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS

| Supply .................................................................................... $\pm 18 \mathrm{~V}$ |  |
| :---: | :---: |
| Input Voltage Range $\qquad$ $\pm \mathrm{V}_{\mathrm{cc}}$ <br> Operating Temperature Range $\qquad$ $.-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ |  |
|  |  |
| Storage Temperature Range: Ceramic ....................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Plastic, SOIC .................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Lead Temperature (soldering, 10s) .............................................. $+300^{\circ} \mathrm{C}$ |  |
|  |  |
| Output Short-Circuit Duration | ......... Continuous to Ground |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| INA102AG | 16-Pin Ceramic DIP | 109 |
| INA102CG | 16-Pin Ceramic DIP | 109 |
| INA102KP | 16-Pin Plastic DIP | 180. |
| INA102AU | 16-Pin SOIC | 211 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



INA102 DIE TOPOGRAPHY

| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | Offset Adjust | $10^{*}$ | Common |
| 2 | X10 Gain | 11 | Output |
| 3 | X100 Gain | 12 | $+V_{c c}$ |
| 4 | X1000 Gain | 13 | Filter |
| 5 | X1000 Gain Sense | 14 | - In |
| 6 | Gain Sense | 15 | + In |
| 7 | Gain Set | 16 | Offset Adjust |
| 8 | CMR Trim | 17 | (A Output) |
| 9 | $-V_{c c}$ | 18 | (A Output) |

* Glass covers upper one-third of this pad.

Substrate Bias: Electrically connected to -V supply.
NC: No Connection.

## MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |  |
| :--- | :---: | :---: | :---: |
| Die Size | $142 \times 104 \pm 5$ | $3.61 \times 2.64 \pm 0.13$ |  |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |  |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |  |
| Gacking |  |  |  |






## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## DISCUSSION OF PERFORMANCE

## INSTRUMENTATION AMPLIFIERS

Instrumentation amplifiers are differential-input closed-loop gain blocks whose committed circuit accurately amplifies the voltage applied to their inputs. They respond mainly to the difference between the two input signals and exhibit extremely high input impedance, both differentially and com-mon-mode. The feedback networks of this instrumentation amplifier are included on the monolithic chip. No external resistors are required for gains of $1,10,100$, and 1000 in the INA102.

An operational amplifier, on the other hand, is an open-loop, uncommitted device that requires external networks to close the loop. While op amps can be used to achieve the same basic function as instrumentation amplifiers, it is very difficult to reach the same level of performance. Using op amps often leads to design tradeoffs when it is necessary to amplify low-level signals in the presence of common-mode voltages while maintaining high-input impedances. Figure 1 shows a simplified model of an instrumentation amplifier that eliminates most of the problems associated with op amps.


Gain set is pin-programmable for $\times 1, \times 10, \times 100, \times 1000$ in the INA102.
FIGURE 1. Model of an Instrumentation Amplifier.

## THE INA102

A simplified schematic of the INA102 is shown on the first page. A three-amplifier configuration is used to provide the desirable characteristics of a premium performance instrumentation amplifier. In addition, INA102 has features not normally found in integrated circuit instrumentation amplifiers.
The input buffers ( $A_{1}$ and $A_{2}$ ) incorporate high performance, low-drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide the high input
impedance ( $10^{10} \Omega$ ) desirable in instrumentation amplifier applications. The offset voltage, and offset voltage versus temperature, are low due to the monolithic design, and improved even further by state-of-the-art laser-trimming techniques.

The output stage $\left(\mathrm{A}_{3}\right)$ is connected in a unity-gain differential amplifier configuration. A critical part of this stage is the matching of the four $20 \mathrm{k} \Omega$ resistors which provide the difference function. These resistors must be initially well matched and the matching must be maintained over temperature and time in order to retain good common-mode rejection.
All of the internal resistors are made of thin-film nichrome on the integrated circuit. The critical resistors are lasertrimmed to provide the desired high gain accuracy and common-mode rejection. Nichrome ensures long-term stability and provides excellent TCR and TCR tracking. This provides gain accuracy and common-mode rejection when the INA102 is operated over wide temperature ranges.

## USING THE INA102

Figure 2 shows the simplest configuration of the INA102. The output voltage is a function of the differential input voltage times the gain.
A gain of $1,10,100$, or 1000 is selected by programming pins 2 through 7 (see Table I). Notice that for the gain of 1000, a special gain sense is provided to preserve accuracy. Although this is not always required, gain errors caused by external resistance in series with the low value $40.04 \Omega$ internal gain set resistor are thus eliminated.

| GAIN | CONNECT PINS |
| :---: | :---: |
| 1 | 6 to 7 |
| 10 | 2 to 6 and 7 |
| 100 | 3 to 6 and 7 |
| 1000 | 4 to 7 and separately 5 to 6 |

TABLE I. Pin-Programmable Gain Connections.


FIGURE 2. Basic Circuit Connection for the INA102.

## For Immediate Assistance, Contact Your Local Salesperson

Other gains between 1 and 10, 10 and 100, and 100 and 1000 can also be obtained by connecting an external resistor between pin 6 and either pin 2,3 , or 4 , respectively (see Figure 6 for application).
$G=1+\left(40 / R_{G}\right)$ where $R_{G}$ is the total resistance between the two inverting inputs of the input op amps. At high gains, where the value of $R_{G}$ becomes small, additional resistance (i.e., relays or sockets) in the $R_{G}$ circuit will contribute to a gain error. Care should be taken to minimize this effect.

## OPTIONAL OFFSET ADJUSTMENT PROCEDURE

It is sometimes desirable to null the input and/or output offset to achieve higher accuracy. The quality of the potentiometer will affect the results; therefore, choose one with good temperature and mechanical-resistance stability.
The optional offset null capabilities are shown in Figure 3. $\mathbf{R}_{4}$ adjustment affects only the input stage component of the offset voltage. Note that the null condition will be disturbed when the gain is changed. Also, the input drift will be affected by approximately $0.31 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per $100 \mu \mathrm{~V}$ of input offset voltage that is trimmed. Therefore, care should be taken when considering use of the control for removal of other sources of offset. Output offset correction can be accomplished with $A_{1}, R_{1}, R_{2}$, and $R_{3}$, by applying a voltage to Common (pin 10) through a buffer amplifier. This buffer limits the resistance in series with pin 10 to minimize CMR error. Resistance above $0.1 \Omega$ will cause the common-mode rejection to fall below 100 dB . Be certain to keep this resistance low.


FIGURE 3. Optional Offset Nulling.
It is important to not exceed the input amplifiers' dynamic range. The amplified differential input signal and its associated common-mode voltage should not cause the output of $\mathrm{A}_{1}$ or $\mathrm{A}_{2}$ to exceed approximately $\pm 12 \mathrm{~V}$ with $\pm 15 \mathrm{~V}$ supplies, or nonlinear operation will result. To protect against moisture, especially in high gain, sealing compound may be used. Current injected into the offset pins should be minimized.

## OPTIONAL FILTERING

The INA102 has provisions for accomplishing filtering with one external capacitor between pins 11 and 13. This singlepole filter can be used to reduce noise outside the signal bandwidth, but with some degradation to AC CMR.
When it is important to preserve CMR versus frequency (especially at 60 Hz ), two capacitors should be used. The additional capacitor is connected between pins 8 and 10 . This will maintain a balance of impedances in the output stage. Either of these capacitors could also be trimmed slightly, to maximize CMR, if desired. Note that their ratio tracking will affect CMR over temperature.

## OPTIONAL COMMON-MODE REJECTION TRIM

The INA102 is laser-adjusted during manufacturing to assure high CMR. However, if desired, a small resistance can be added in series with pin 10 to trim the CMR to an improved level. Depending upon the nature of the internal imbalances, either positive or negative resistance value could be required. The circuit shown in Figure 4 acts as a bipolar potentiometer and allows easy adjustment of CMR.


FIGURE 4. Optional Circuit for Externally Trimming CMR.

## TYPICAL APPLICATIONS

Many applications of instrumentation amplifiers involve the amplification of low-level differential signals from bridges and transducers such as strain gages, thermocouples, and RTDs. Some of the important parameters include commonmode rejection (differential cancellation of common-mode offset and noise, see Figure 1), input impedance, offset voltage and drift, gain accuracy, linearity, and noise. The INA102 accomplishes all of these with high precision at surprisingly low quiescent current. However, in higher gains ( $>100$ ), the bias current can cause a large offset error at the output. This can saturate the output unless the source impedance is separated, e.g., two $500 \mathrm{k} \Omega$ paths instead of one $1 \mathrm{M} \Omega$ unbalanced input. Figures 5 through 16 show some typical applications circuits.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 5. Amplification of a Differential Voltage from a Resistance Bridge.

$$
\begin{aligned}
e_{\text {out }} & =G\left(\Delta e_{\text {IN }}\right) \\
G & =1+\left(40 k /\left[R_{G}+R_{V}\right]\right) \\
R_{G} & =\left(40 k-R_{Y}[G-1]\right) /(G-1)
\end{aligned}
$$

$R_{\gamma} \approx 4.4 \mathrm{k} \Omega, 404 \Omega$, or $40 \Omega$ in gains
of 10,100 , or 1000 respectively. of 10,100 , or 1000 respectively.

Note: Gain drift will be higher than that specified with internal resistors only.

FIGURE 6. Amplification of a Transformer-Coupled Analog Signal Using External Gain Set.


FIGURE 7. Isolated Thermocouple Amplifier with Cold Junction Compensation.


FIGURE 8. ECG Amplifier or Recorder Preamp for Biological Signals.


FIGURE 9. Single Supply Low Power Instrumentation Amplifier.


FIGURE 10. Precision Isolated Instrumentation Amplifier.


FIGURE 11. Multiple Channel Precision Instrumentation Amplifier with Programmable Gain.


FIGURE 12. 4 mA to 20 mA Bridge Transmitter Using Single Supply Instrumentation Amplifier.


FIGURE 13. Programmable-Gain Instrumentation Amplifier Using the INA102 and PGA102.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 14. Ground Resistance Loop Eliminator (INA102 senses and amplifies $\mathrm{V}_{1}$ accurately).


FIGURE 15. Differential Input/Differential Output Amplifier (twice the gain of one INA).


FIGURE 16. Auto-Zeroing Instrumentation Amplifier Circuit.


## Low Noise, Low Distortion INSTRUMENTATION AMPLIFIER

## FEATURES

- LOW NOISE: $1 \mathrm{nV} / \sqrt{\mathrm{Hz}}$
- LOW THD+N: $0.0009 \%$ at $1 \mathrm{kHz}, \mathrm{G}=100$
- HIGH GBW: 100 MHz at $\mathrm{G}=1000$
- WIDE SUPPLY RANGE: $\pm 9 \mathrm{~V}$ to $\pm 25 \mathrm{~V}$
- HIGH CMRR: >110dB
- BUILT-IN GAIN SETTING RESISTORS:
$G=1,100$
- UPGRADES AD625


## DESCRIPTION

The INA103 is a very low noise, low distortion monolithic instrumentation amplifier. Its current-feedback circuitry achieves very wide bandwidth and excellent dynamic response. It is ideal for low-level audio signals such as balanced low-impedance microphones. The INA103 provides near-theoretical limit noise performance for $200 \Omega$ source impedances. Many industrial applications also benefit from its low noise and wide bandwidth.

Unique distortion cancellation circuitry reduces distortion to extremely low levels, even in high gain. Its balanced input, low noise and low distortion provide superior performance compared to transformer-coupled microphone amplifiers used in professional audio equipment.
The INA103's wide supply voltage ( $\pm 9$ to $\pm 25 \mathrm{~V}$ ) and high output current drive allow its use in high-level audio stages as well. A copper lead frame in the plastic DIP assures excellent thermal performance.

## APPLICATIONS

- HIGH QUALITY MICROPHONE PREAMPS (REPLACES TRANSFORMERS)
- MOVING-COIL PREAMPLIFIERS
- DIFFERENTIAL RECEIVERS
- AMPLIFICATION OF SIGNALS FROM: Strain Gages (Weigh Scale Applications) Thermocouples Bridge Transducers

The INA103 is available in 16-pin plastic DIP, 16-pin ceramic DIP and SOL-16 surface-mount packages. Commercial and industrial temperature range models are available.


[^39]EEB

## SPECIFICATIONS

## ELECTRICAL

All specifications at $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ and $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$, unless otherwise noted.

| PARAMETER | CONDITIONS | INA103AG |  |  | INA103BG |  |  | INA103KP, KU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| GAIN <br> Range of Gain <br> Gain Equation ${ }^{(1)}$ <br> Gain Error, DC G=1 $G=100$ <br> Equation <br> Gain Temp. Co. $G=1$ $G=100$ <br> Equation <br> Nonlinearity, DC G = 1 <br> $G=100$ | $\pm 10 \mathrm{~V}$ Output <br> $\pm 10 \mathrm{~V}$ Output <br> $\pm 10 \mathrm{~V}$ Output |  | $\begin{gathered} 1+6 \mathrm{k} \Omega \\ 0.005 \\ 0.05 \\ 0.5 \\ 10 \\ 25 \\ 25 \\ 0.0003 \\ 0.0006 \end{gathered}$ | $\begin{array}{r} 1000 \\ R_{G} \\ 0.05 \\ 0.25 \\ \\ \\ \\ 0.01 \\ 0.01 \end{array}$ | * | $\begin{gathered} \star \\ 0.003 \\ 0.04 \\ 0.1 \\ * \\ * \\ * \\ 0.0002 \\ 0.0006 \end{gathered}$ | $\begin{gathered} 0.01 \\ 0.1 \\ \\ \\ 0.002 \\ 0.004 \end{gathered}$ | * | $0.07$ |  | V/V <br> V/V <br> \% <br> \% <br> \% <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\%$ of $\mathrm{FS}^{(2)}$ <br> \% of FS |
| OUTPUT <br> Voltage, $\mathrm{R}_{\mathrm{L}}=600 \Omega$ $R_{L}=600 \Omega$ <br> Current <br> Short Circuit Current Capacitive Load Stability | $\begin{gathered} T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ V_{S}= \pm 25, T_{A}=25^{\circ} \mathrm{C} \\ T_{A}=T_{\text {MN }} \text { to } T_{\text {MAX }} \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ \pm 20 \\ \pm 40 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 21 \\ \pm 70 \\ 10 \end{gathered}$ |  | * |  |  | ** |  |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{nF} \end{gathered}$ |
| INPUT OFFSET VOLTAGE Initial Offset RTI ${ }^{(3)}$ <br> (KU Grade) $\begin{aligned} & \text { vs Temp } G=1 \text { to } 1000 \\ & G=1000 \\ & \text { vs Supply } \end{aligned}$ | $\begin{aligned} & T_{A}=T_{\text {MIN }} \text { to } T_{\text {Max }} \\ & T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ & \pm 9 \mathrm{~V} \text { to } \pm 25 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} (20+ \\ 700 / \mathrm{G}) \\ \\ 1+20 / \mathrm{G} \\ 1 \\ 0.2+8 / \mathrm{G} \end{gathered}$ | (100 + <br> 5000/G) $\begin{gathered} 2 \\ 4+60 / G \end{gathered}$ |  | (20 + <br> 320/G) $.75+10 / 6$ | $\begin{gathered} \left\lvert\, \begin{array}{c} (50+ \\ 2000 / \mathrm{G}) \end{array}\right. \\ \\ \left\|\begin{array}{c} * \\ 2+30 / \mathrm{G} \end{array}\right\| \end{gathered}$ |  | $\left.\begin{gathered} (30+ \\ 1200 / \mathrm{G}) \\ \\ 1+20 / \mathrm{G} \\ * \end{gathered} \right\rvert\,$ | $\begin{gathered} (250+ \\ 5000 / \mathrm{G}) \end{gathered}$ |  |
| INPUT BIAS CURRENT <br> Initial Bias Current vs Temp Initial Offset Current vs Temp | $\begin{aligned} & T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ & T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{aligned}$ |  | $\begin{gathered} 2.5 \\ 15 \\ 0.04 \\ 0.5 \\ \hline \end{gathered}$ | $12$ $1$ |  | $\stackrel{*}{*}{ }_{*}^{*}$ | $\begin{gathered} 8 \\ 40(4) \\ 0.5 \\ 2.5{ }^{(4)} \end{gathered}$ |  | * |  | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{nA} /^{\circ} \mathrm{C} \\ \mu \mathrm{~A} \\ \mathrm{nA} \mathrm{~A}^{\circ} \mathrm{C} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential Mode Common-Mode |  |  | $\begin{aligned} & 60 \\| 2 \\ & 60 \\| 5 \\ & \hline \end{aligned}$ |  |  | * |  |  | * |  | $\begin{aligned} & \mathrm{M} \Omega \\| \mathrm{pF} \\ & \mathrm{M} \Omega \\| \mathrm{pF} \end{aligned}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Range ${ }^{(5)}$ CMR $\begin{aligned} & G=1 \\ & G=100 \end{aligned}$ | DC to 60 Hz DC to 60 Hz | $\begin{gathered} \pm 11 \\ 72 \\ 100 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \\ 86 \\ 125 \end{gathered}$ |  | $\begin{gathered} 80 \\ 110 \end{gathered}$ | $\begin{gathered} 91 \\ 129 \end{gathered}$ |  |  | * |  | V <br> dB <br> dB |
| INPUT NOISE <br> Voltage ${ }^{(6)}$ $10 \mathrm{~Hz}$ $100 \mathrm{~Hz}$ <br> 1 kHz <br> Current, 1kHz | $\mathrm{R}_{\mathrm{s}}=0 \Omega$ |  | 2 1.2 1 2 |  |  | * | $1.4{ }^{(4)}$ |  | * |  | nviviz <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| OUTPUT NOISE <br> Voltage <br> A Weighted, $20 \mathrm{~Hz}-20 \mathrm{kHz}$ | $\begin{gathered} 1 \mathrm{kHz} \\ 20 \mathrm{~Hz}-20 \mathrm{kHz} \end{gathered}$ |  | $\begin{gathered} 65 \\ -100 \end{gathered}$ |  |  | * |  |  | * |  | $\begin{gathered} \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ \mathrm{dBu} \end{gathered}$ |
| DYNAMIC RESPONSE <br> -3dB Bandwidth: $\begin{aligned} & G=1 \\ & G=100 \end{aligned}$ <br> Full Power Bandwidth <br> Slew Rate <br> THD + Noise <br> Settling TIme 0.1\% $\begin{aligned} & G=1 \\ & G=100 \end{aligned}$ <br> Settling Time 0.01\% $\begin{aligned} & G=1 \\ & G=100 \end{aligned}$ <br> Overload Recovery ${ }^{(7)}$ | Small Signal Small Signal $\begin{gathered} G=1 \\ V_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{L}=600 \Omega \\ G=1 \text { to } 500 \\ G=100, f=1 \mathrm{kHz} \\ V_{0}=20 \mathrm{~V} \text { Step } \\ V_{0}=20 \mathrm{~V} \text { Step } \\ 50 \% \text { Overdrive } \end{gathered}$ |  | 6 800 240 15 0.0009 1.7 1.5 2 3.5 1 |  |  |  |  |  |  |  | MHz <br> kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> \% <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |

*Same specification as INA103AG.
NOTES: (1) Gains other than 1 and 100 can be set by adding an external resistor, $R_{G}$ between pins 2 and 15 . Gain accuracy is a function of $R_{G}$. (2) $F S=F u l l$ Scale.
 Curves. (7) Time required for output to return from saturation to linear operation following the removal of an input overdrive voltage.

EP1

## SPECIFICATIONS (CONT)

## ELECTRICAL

All specifications at $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$, unless otherwise noted.

| PARAMETER | CONDITIONS | INA103AG |  |  | INA103BG |  |  | INA103KP, KU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY <br> Rated Voltage Voltage Range Quiescent Current |  | $\pm 9$ | $\begin{gathered} \pm 15 \\ 9 \end{gathered}$ | $\begin{aligned} & \pm 25 \\ & 12.5 \end{aligned}$ | * |  | * | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operation <br> Storage <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -25 \\ & -55 \\ & -65 \end{aligned}$ | 100 | $\begin{gathered} +85 \\ +125 \\ +150 \end{gathered}$ | * | * | * | $\begin{gathered} 0 \\ -40 \\ -40 \end{gathered}$ | * | $\begin{gathered} +70 \\ +85 \\ +100 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

## DICE INFORMATION



| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | +Input | 9 | $V_{+}$ |
| 2 | +Gain Sense | 10 | Output |
| 3 | +Offset Null | 11 | Sense |
| 4 | -Offset Null | 12 | -Gain Drive |
| 5 | +Gain Drive | 13 | $-R_{G}$ |
| 6 | +R | 14 | G $=100$ |
| 7 | Ref | 15 | -Gain Sense |
| 8 | V- | 16 | -Input |

Substrate Bias: Electrically connected to $V$ - supply.

## MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |  |
| :--- | :---: | :---: | :---: |
| Die Size | $194 \times 115 \pm 5$ | $4.93 \times 2.92 \pm 0.13$ |  |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |  |
| Min. Pad Size | $4 \times 4$ | $0.1 \times 0.1$ |  |
| Backing | Chromium-Silver |  |  |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| INA103AG | Ceramic DIP | 109 |
| INA103BG | Ceramic DIP | 109 |
| INA103KP | Plastic DIP | 180 |
| INA103KU | SOL-16 | 211 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMP RANGE |
| :--- | :---: | :---: |
| INA103AG | Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA103BG | Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA103KP | Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| INA103KU | SOL-16 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

PIN CONFIGURATION

NOTE: (1) Pin 1 Marking-SOL-16 Package

## ABSOLUTE MAXIMUM RATINGS



## TYPICAL PERFORMANCE CURVES

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$ unless otherwise noted.





## TYPICAL PERFORMANCE CURVES(CONT)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$ unless otherwise noted.







Time ( $\mu \mathrm{s}$ )


Time ( $\mu \mathrm{s}$ )

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

At $T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}$ unless otherwise noted.


# For Immediate Assistance, Coniact Your Local Salesperson TYPICAL PERFORMANCE CURVES (CONT) 

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$ unless otherwise noted.


V- POWER SUPPLY REJECTION
vs FREQUENCY


THD + N vs LOAD





## APPLICATIONS INFORMATION

Figure 1 shows the basic connections required for operation. Power supplies should be bypassed with $1 \mu \mathrm{~F}$ tantalum capacitors near the device pins. The output Sense (pin 11) and output Reference (pin 7) should be low impedance connections. Resistance of a few ohms in series with these connections will degrade the common-mode rejection of the amplifier.
To avoid oscillations, make short, direct connection to the gain set resistor and gain sense connections. Avoid running output signals near these sensitive input nodes.

## INPUT CONSIDERATIONS

Certain source impedances can cause the INA103 to oscillate. This depends on circuit layout and source or cable characteristics connected to the input. An input network consisting of a small inductor and resistor (Figure 2) can greatly reduce the tendancy to oscillate. This is especially

useful if various input sources are connected to the INA103. Although not shown in other figures, this network can be used, if needed, with all applications shown.

## GAIN SELECTION

Gains of 1 or $100 \mathrm{~V} / \mathrm{V}$ can be set without external resistors. For $G=1 \mathrm{~V} / \mathrm{V}$ (unity gain) leave pin 14 open (no connec-tion)-see Figure 4. For $G=100 \mathrm{~V} / \mathrm{V}$, connect pin 14 to pin 6-see Figure 5.
Gain can also be accurately set with a single external resistor as shown in Figure 1. The two internal feedback resistors are laser-trimmed to $3 \mathrm{k} \Omega$ within approximately $\pm 0.1 \%$. The temperature coefficient of these resistors is approximately $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Gain using an external $\mathrm{R}_{\mathrm{G}}$ resistor is-

$$
\mathrm{G}=1+\frac{6 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{G}}}
$$





FIGURE 1. Basic Circuit Configuration.

Accuracy and TCR of the external $\mathrm{R}_{\mathrm{G}}$ will also contribute to gain error and temperature drift. These effects can be directly inferred from the gain equation.
Connections available on $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$ allow external resistors to be substituted for the internal $3 \mathrm{k} \Omega$ feedback resistors. A precision resistor network can be used for very accurate and stable gains. To preserve the low noise of the INA103, the value of external feedback resistors should be kept low. Increasing the feedback resistors to $20 \mathrm{k} \Omega$ would increase noise of the INA103 to approximately $1.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$. Due to the current-feedback input circuitry, bandwidth would also be reduced.

## NOISE PERFORMANCE

The INA103 provides very low noise with low source impedance. Its $1 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ voltage noise delivers near theoretical noise performance with a source impedance of $200 \Omega$.
Relatively high input stage current is used to achieve this low noise. This results in relatively high input bias current and input current noise. As a result, the INA103 may not provide best noise performance with source impedances greater than $10 \mathrm{k} \Omega$. For source impedance greater than $10 \mathrm{k} \Omega$, consider the INA114 (excellent for precise DC applications), or the INA111 FET-input IA for high speed applications.

## OFFSET ADJUSTMENT

Offset voltage of the INA103 has two components: input stage offset voltage is produced by $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$; and, output stage offset is produced by $\mathrm{A}_{3}$. Both input and output stage offset are laser trimmed and may not need adjustment in many applications.


FIGURE 2. Input Stabilization Network.

Offset voltage can be trimmed with the optional circuit shown in Figure 3. This offset trim circuit primarily adjusts the output stage offset, but also has a small effect on input stage offset. For a 1 mV adjustment of the output voltage, the input stage offset is adjusted approximately $1 \mu \mathrm{~V}$. Use this adjustment to null the INA103's offset voltage with zero differential input voltage. Do not use this adjustment to null offset produced by a sensor, or offset produced by subsequent stages, since this will increase temperature drift.
To offset the output voltage without affecting drift, use the circuit shown in Figure 4. The voltage applied to pin 7 is summed at the output. The op amp connected as a buffer provides a low impedance at pin 7 to assure good commonmode rejection.
Figure 5 shows a method to trim offset voltage in ac-coupled applications. A nearly constant and equal input bias current of approximately $2.5 \mu \mathrm{~A}$ flows into both input terminals. A variable input trim voltage is created by adjusting the balance of the two input bias return resistances through which the input bias currents must flow.


FIGURE 3. Offset Adjustment Circuit.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

Figure 6 shows an active control loop that adjusts the output offset voltage to zero. $\mathrm{A}_{2}, \mathrm{R}$, and C form an integrator that produces an offsetting voltage applied to one input of the INA103. This produces a $-6 \mathrm{~dB} /$ octave low frequency rolloff like the capacitor input coupling in Figure 5.

## COMMON-MODE INPUT RANGE

For proper operation, the combined differential input signal and common-mode input voltage must not cause the input amplifiers to exceed their output swing limits. The linear input range is shown in the typical performance curve "Maximum Common-Mode Voltage vs Output Voltage." For a given total gain, the input common-mode range can be increased by reducing the input stage gain and increasing the output stage gain with the circuit shown in Figure 7.

## OUTPUT SENSE

An output sense terminal allows greater gain accuracy in driving the load. By connecting the sense connection at the load, $I \cdot \mathrm{R}$ voltage loss to the load is included inside the feedback loop. Current drive can be increased by connecting a current booster inside the feedback loop as shown in Figure 11.


FIGURE 5. Input Offset Adjustment for AC-Coupled Inputs.

FIGURE 4. Output Offsetting.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 7. Gain Adjustment of Output Stage.

$R_{F}>10 \mathrm{k} \Omega$ can increase noise and reduce bandwidth-see text. NOTE: AD625 equivalent pinout.

FIGURE 8. Use of External Resistors for Gain Set.


A common problem with many IC op amps and instrumentation amplifiers is shown in (a). Here, the amplifier's input is driven beyond its linear common mode range, forcing the output of the amplifier into the supply rails. The output then "folds back", i.e., a more positive input voltage now causes the output of the amplifier to go negative. The INA103 has protection circuitry to prevent fold-back, and as shown in (b), limits cleanly.

FIGURE 9. INA103 Overload Condition Performance.


FIGURE 10. Optional Circuit for Externally Trimming CMR.


FIGURE 11. Increasing Output Circuit Drive.

Or, Call Customer Service at 1-800-548-6132 (USA Only)


FIGURE 12.Microphone Preamplifier with Provision for Phantom Power Microphones.


FIGURE 13. Instrumentation Amplifier with Shield Driver.


FIGURE 14. Gain-of-100 INA103 with FET Buffers.

[^40]

## Precision Unity Gain DIFFERENTIAL AMPLIFIER

## FEATURES

- CMR 86dB min OVER TEMPERATURE
- GAIN ERROR 0.01\% max
- NONLINEARITY 0.001\% max
- NO EXTERNAL ADJUSTMENTS REQUIRED
- EASY TO USE
- COMPLETE SOLUTION
- HIGHLY VERSATILE
- LOW COST
- PLASTIC DIP, TO-99 HERMETIC METAL, AND SO-8 SOIC PACKAGES


## DESCRIPTION

The INA105 is a monolithic Gain=1 differential amplifier consisting of a precision op amp and on-chip metal film resistors. The resistors are laser trimmed for accurate gain and high common-mode rejection. Excellent TCR tracking of the resistors maintains gain accuracy and common-mode rejection over temperature.

The differential amplifier is the foundation of many commonly used circuits. The INA105 provides this precision circuit function without using an expensive precision resistor network. The INA105 is available in 8 -pin plastic DIP, SO-8 surface-mount and TO-99 metal packages.

## APPLICATIONS

- DIFFERENTIAL AMPLIFIER
- INSTRUMENTATION AMPLIFIER BUILDING BLOCK
- UNITY-GAIN INVERTING AMPLIFIER
- GAIN-OF-1/2 AMPLIFIER
- NONINVERTING GAIN-OF-2 AMPLIFIER
- average value amplifier
- ABSOLUTE VALUE AMPLIFIER
- SUMMING AMPLIFIER
- SYNCHRONOUS DEMODULATOR
- CURRENT RECEIVER WITH COMPLIANCE TO RAILS
- 4mA TO 20mA TRANSMITTER
- VOLTAGE-CONTROLLED CURRENT SOURCE
- ALL-PASS FILTERS



## ELECTRICAL

At $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS | INA105AM |  |  | INA105BM |  |  | INA105KP/KU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| GAIN <br> Initia\|(1) <br> Error vs Temperature Nonlinearity ${ }^{(2)}$ |  |  | $\begin{gathered} 1 \\ 0.005 \\ 1 \\ 0.0002 \end{gathered}$ | $\begin{gathered} 0.01 \\ 5 \\ 0.001 \end{gathered}$ |  | * | * |  | $0.01$ | $0.025$ | $\begin{gathered} \mathrm{V} / \mathrm{V} \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \end{gathered}$ |
| OUTPUT <br> Rated Voltage <br> Rated Current <br> Impedance <br> Current Limit <br> Capacitive Load | $\begin{gathered} \mathrm{I}_{\mathrm{O}}=+20 \mathrm{~mA},-5 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{O}}=10 \mathrm{~V} \end{gathered}$ <br> To Common Stable Operation | $\begin{gathered} 10 \\ +20,-5 \end{gathered}$ | $\begin{gathered} 12 \\ 0.01 \\ +40 /-10 \\ 1000 \end{gathered}$ |  | * | * |  | * |  |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{~mA} \\ \mathrm{pF} \end{gathered}$ |
| INPUT <br> Impedance ${ }^{(3)}$ <br> Voltage Range ${ }^{(4)}$ <br> Common-mode Rejection ${ }^{(5)}$ | Differential Common-mode Differential Common-mode $T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$ | $\begin{gathered} \pm 10 \\ \pm 20 \\ 80 \end{gathered}$ | $\begin{aligned} & 50 \\ & 50 \\ & 90 \end{aligned}$ |  | $86$ | $100$ |  | $72$ |  |  | $\begin{gathered} \mathrm{k} \Omega \\ \mathrm{k} \Omega \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~dB} \end{gathered}$ |
| OFFSET VOLTAGE <br> Initial <br> vs Temperature <br> vs Supply <br> vs Time | RTO ${ }^{(6)(7)}$ $\pm \mathrm{V}_{\mathrm{s}}=6 \mathrm{~V} \text { to } 18 \mathrm{~V}$ |  | $\begin{gathered} 50 \\ 5 \\ 1 \\ 20 \end{gathered}$ | $\begin{aligned} & 250 \\ & 20 \\ & 25 \end{aligned}$ |  | * | $\begin{aligned} & 10 \\ & 15 \end{aligned}$ |  | * | 500 | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{mo} \end{gathered}$ |
| OUTPUT NOISE VOLTAGE <br> $\mathrm{f}_{\mathrm{B}}=0.01 \mathrm{~Hz}$ to 10 Hz $f_{0}=10 \mathrm{kHz}$ | RTO ${ }^{(6)(8)}$ |  | $\begin{aligned} & 2.4 \\ & 60 \end{aligned}$ |  |  | * |  |  | * |  | $\begin{gathered} \mu V p-p \\ n V / \sqrt{\mathrm{Hz}} \end{gathered}$ |
| DYNAMIC RESPONSE <br> Small Signal Bandwidth <br> Full Power Bandwidth <br> Slew Rate <br> Settling Time: 0.1\% $\begin{aligned} & 0.01 \% \\ & 0.01 \% \end{aligned}$ | $\begin{gathered} -3 \mathrm{~dB} \\ \mathrm{~V}_{\mathrm{O}}=20 \mathrm{Vp}-\mathrm{p} \\ \mathrm{~V}_{\mathrm{O}}=10 \mathrm{~V} \text { Step } \\ \mathrm{V}_{\mathrm{o}}=10 \mathrm{~V} \text { Step } \\ =10 \mathrm{~V} \text { Step, } \mathrm{V}_{\text {DIFF }}= \end{gathered}$ | 30 2 | $\begin{gathered} 1 \\ 50 \\ 3 \\ 4 \\ 5 \\ 1.5 \end{gathered}$ |  | * | * |  | * | ** |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLY <br> Rated <br> Voltage Range Quiescent Current | Derated Performance $V_{0}=O V$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & \pm 1.5 \end{aligned}$ | $\begin{gathered} \pm 18 \\ \pm 2 \end{gathered}$ | * |  | * | * |  | * | $\begin{gathered} V \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operation <br> Storage |  | $\begin{aligned} & -40 \\ & -55 \\ & -65 \end{aligned}$ |  | $\begin{aligned} & +85 \\ & +125 \\ & +150 \end{aligned}$ | * |  | * | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ |  | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Specification same as for INA105AM.
NOTES: (1) Connected as difference amplifier (see Figure 4). (2) Nonlinearity is the maximum peak deviation from the best-fit straight line as a percent of full-scale peak-to-peak output. (3) $25 \mathrm{k} \Omega$ resistors are ratio matched but have $\pm 20 \%$ absolute value. (4) Maximum input voltage without protection is 10 V more than either $\pm 15 \mathrm{~V}$ supply $\left( \pm 25 \mathrm{~V}\right.$ ). Limit $\mathrm{I}_{\mathrm{N}}$ to 1 mA . (5) With zero source impedance (see "Maintaining CMR" section). (6) Referred to output in unity-gain difference configuration. Note that this circuit has a gain of 2 for the operational amplifier's offset voltage and noise voltage. (7) Includes effects of amplifier's input bias and offset currents. (8) Includes effects of amplifier's input current noise and thermal noise contribution of resistor network.

## ABSOLUTE MAXIMUM RATINGS

| Supply ................................................................................... $\pm 18 \mathrm{~V}$ |  |
| :---: | :---: |
| Input Voltage Range $\qquad$ $\pm \mathrm{V}_{\mathrm{S}}$ Operating Temperature Range: M$-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ |  |
|  |  |
|  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range: M ................................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| P, U $\qquad$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Lead Temperature (soldering, 10s) M, P $\qquad$ $+300^{\circ} \mathrm{C}$ |  |
|  |  |
| Wave Soldering (3s, max) U ................................................... $+260^{\circ} \mathrm{C}$ |  |
|  | Continuous |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| INA105AM | TO-99 Metal | 001 |
| INA105BM | TO-99 Metal | 001 |
| INA105KP | 8-Pin Plastic DIP | 006 |
| INA105KU | 8-Pin SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

For Immediate Assistance, Contact Your Local Salesperson
PIN DESIGNATIONS


DICE INFORMATION


INA105 DIE TOPOGRAPHY

| PAD | FUNCTION |
| :---: | :---: |
| 1 | Reference |
| 2 | $-\ln$ |
| 3 | $+\ln$ |
| 4 | V- |
| 5 | Sense |
| 6 | Output |
| $7 A$ | V+ (Connect Both) |
| $7 B$ | V+ (Connect Both) |
| 8 | (Op Amp + In) |
| 9 | (Op Amp -In) |

Substrate Bias: Electrically connected to V-supply.
MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |  |
| :--- | :---: | :---: | :---: |
| Die Size | $83 \times 63 \pm 5$ | $2.11 \times 1.60 \pm 0.13$ |  |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |  |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |  |
| Backing | Gold |  |  |

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE |
| :--- | :---: | :---: |
| INA105AM | TO-99 Metal | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA105BM | TO-99 Metal | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA105KP | 8 -Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA105KU | 8 -Pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.


## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.


## (3) <br> ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA105. Power supply bypass capacitors should be connected close to the device pins.
The differential input signal is connected to pins 2 and 3 as shown. The source impedances connected to the inputs must be nearly equal to assure good common-mode rejection. A $5 \Omega$ mismatch in source impedance will degrade the com-mon-mode rejection of a typical device to approximately 80 dB . If the source has a known mismatch in source impedance, an additional resistor in series with one input can be used to preserve good common-mode rejection.
The output is referred to the output reference terminal (pin 1) which is normally grounded. A voltage applied to the Ref terminal will be summed with the output signal. This can be used to null offset voltage as shown in Figure 2. The source impedance of a signal applied to the Ref terminal should be less than $10 \Omega$ to maintain good common-mode rejection.
Do not interchange pins 1 and 3 or pins 2 and 5, even though nominal resistor values are equal. These resistors are laser trimmed for precise resistor ratios to achieve accurate gain and highest CMR. Interchanging these pins would not provide specified performance.



FIGURE 1. Basic Power Supply and Signal Connections.
$\Longrightarrow 3=$

Or, Call Customer Service at 1-800-548-6132 (USA Only)


FIGURE 2. Offset Adjustment.



For low source impedance applications, an input stage using OPA27 op amps will give the best low noise, offset, and temperature drift performance. At source impedances above about $10 \mathrm{k} \Omega$, the bias current noise of the OPA27 reacting with the input impedance begins to dominate the noise performance. For these applications, using the OPA111 or Dual OPA2111 FET input op amp will provide lower noise performance. For lower cost use the OPA121 plastic. To construct an electrometer use the OPA128.

| $\mathbf{A}_{\mathbf{1}}, \mathbf{A}_{\mathbf{2}}$ | $\mathbf{R}_{1}$ <br> $(\Omega)$ | $\mathbf{R}_{\mathbf{2}}$ <br> $(\Omega)$ | GAIN <br> $(\mathbf{V} / \mathbf{V})$ | CMRR <br> $(\mathbf{d B})$ | MAX <br> $\mathbf{I}_{\mathbf{B}}$ | NOISE AT 1kHz <br> $(\mathbf{n V} / \sqrt{\mathbf{H Z})}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| OPA27A | 50.5 | 2.5 k | 100 | 128 | 40 nA | 4 |
| OPA111B | 202 | 10 k | 100 | 110 | 1 pA | 10 |
| OPA128LM | 202 | 10 k | 100 | 118 | 75 fA | 38 |

FIGURE 4. Precision Instrumentation Amplifier.

FIGURE 5. Current Receiver with Compliance to Rails.


For Immediate Assistance, Contact Your Local Salesperson


FIGURE 6. Precision Unity-Gain Inverting Amplifier.


FIGURE 7. $\pm 10 \mathrm{~V}$ Precision Voltage Reference.



FIGURE 9. Precision Unity-Gain Buffer.


FIGURE 10. Pseudoground Generator.


FIGURE 11. Precision Average Value Amplifier.

FIGURE 8. $\pm 5$ V Precision Voltage Reference.


FIGURE 12．Precision $(\mathrm{G}=2)$ Amplifier．


FIGURE 13．Precision Summing Amplifier．



FIGURE 15．Precision Bipolar Offsetting．


FIGURE 16．Precision Summing Amplifier with Gain．

FIGURE 14．Precision Gain＝1／2 Amplifier．


FIGURE 17. Instrumentation Amplifier Guard Drive Generator.


FIGURE 18. Precision Summing Instrumentation Amplifier.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 19. Precision Voltage-to-Current Converter with Differential Inputs.


FIGURE 20. Differential Input Voltage-to-Current Converter for Low $\bar{I}_{\text {out }}$.


FIGURE 21. Isolating Current Source.


FIGURE 22. Differential Output Difference Amplifier.


FIGURE 23. Isolating Current Source with Buffering Amplifier for Greater Accuracy.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 24. Window Comparator with Window Span and Window Center Inputs.


FIGURE 25. Precision Voltage-Controlled Current Source with Buffered Differential Inputs and Gain.


FIGURE 26. Digitally Controlled Gain of $\pm 1$ Amplifier.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



## INA105

FIGURE 27. Boosting Instrumentation Amplifier Common-Mode Range From $\pm 5$ to $\pm 7.5 \mathrm{~V}$ with 10 V Full-Scale Output.


FIGURE 28. Precision Absolute Value Buffer.


FIGURE 29. Precision 4-20mA Current Transmitter.
$\equiv \equiv$

## Precision Gain=10 DIFFERENTIAL AMPLIFIER

## FEATURES

- ACCURATE GAIN: $\pm 0.025 \%$ max
- HIGH COMMON-MODE REJECTION: 86dB min
- NONLINEARITY: 0.001\% max
- EASY TO USE
- PLASTIC 8-PIN DIP, SO-8 SOIC PACKAGES


## DESCRIPTION

The INA106 is a monolithic Gain=10 differential amplifier consisting of a precision op amp and on-chip metal film resistors. The resistors are laser trimmed for accurate gain and high common-mode rejection. Excellent TCR tracking of the resistors maintains gain accuracy and common-mode rejection over temperature.

The differential amplifier is the foundation of many commonly used circuits. The INA106 provides this precision circuit function without using an expensive resistor network. The INA106 is available in 8 -pin plastic DIP and SO-8 surface-mount packages.

## APPLICATIONS

- $G=10$ DIFFERENTIAL AMPLIFIER
- G=+10 AMPLIFIER
- G=-10 AMPLIFIER
- G=+11 AMPLIFIER
- INSTRUMENTATION AMPLIFIER



## SPECIFICATIONS

## ELECTRICAL

At $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | CONDITIONS | INA106KP, U |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| GAIN <br> Initial(1) <br> Error vs Temperature Nonlinearity ${ }^{(2)}$ |  |  | $\begin{gathered} 10 \\ 0.01 \\ -4 \\ 0.0002 \\ \hline \end{gathered}$ | $\begin{array}{r} 0.025 \\ 0.001 \\ \hline \end{array}$ | $\begin{gathered} \mathrm{V} / \mathrm{V} \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \\ \hline \end{gathered}$ |
| OUTPUT <br> Related Voltage Rated Current Impedance Current Limit Capacitive Load | $\begin{gathered} \mathrm{I}_{\mathrm{O}}=+20 \mathrm{~mA},-5 \mathrm{~mA} \\ V_{\mathrm{O}}=10 \mathrm{~V} \end{gathered}$ <br> To Common Stable Operation | $\begin{gathered} 10 \\ +20,-5 \end{gathered}$ | $\begin{gathered} 12 \\ 0.01 \\ +40 /-10 \\ 1000 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{~mA} \\ \mathrm{pF} \end{gathered}$ |
| INPUT <br> Impedance <br> Voltage Range <br> Common-Mode Rejection ${ }^{(3)}$ | Differential Common-mode Differential Common-mode $T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$ | $\begin{gathered} \pm 1 \\ \pm 11 \\ 86 \end{gathered}$ | $\begin{gathered} 10 \\ 110 \\ \\ 100 \end{gathered}$ |  | $\begin{gathered} \mathrm{k} \Omega \\ \mathrm{k} \Omega \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~dB} \end{gathered}$ |
| OFFSET VOLTAGE <br> Initial <br> vs Temperature <br> vs Supply <br> vs Time | RTI(4) $\pm \mathrm{V}_{\mathrm{s}}=6 \mathrm{~V} \text { to } 18 \mathrm{~V}$ |  | $\begin{gathered} 50 \\ 0.2 \\ 1 \\ 10 \end{gathered}$ | $\begin{gathered} 200 \\ 10 \end{gathered}$ | $\mu \mathrm{V}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} / \mathrm{V}$ <br> $\mu \mathrm{V} / \mathrm{mo}$ |
| NOISE VOLTAGE $\begin{aligned} & f_{\mathrm{B}}=0.01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & f_{0}=10 \mathrm{kHz} \end{aligned}$ | RTI(5) |  | $\begin{gathered} 1 \\ 30 \end{gathered}$ |  | $\begin{aligned} & \mu \vee p-p \\ & n V / \sqrt{H z} \end{aligned}$ |
| DYNAMIC RESPONSE <br> Small Signal <br> Full Power BW <br> Slew Rate <br> Settling Time: 0.1\% <br> 0.01\% <br> 0.01\% | $\begin{gathered} -3 \mathrm{~dB} \\ \mathrm{~V}_{\mathrm{O}}=20 \mathrm{Vp}-\mathrm{p} \\ \mathrm{~V}_{\mathrm{O}}=10 \mathrm{~V} \text { Step } \\ \mathrm{V}_{\mathrm{O}}=10 \mathrm{~V} \text { Step } \\ \mathrm{V}_{\mathrm{CM}}=10 \mathrm{~V} \text { Step, } \mathrm{V}_{\text {DIFF }}=0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 30 \\ 2 \end{gathered}$ | $\begin{gathered} 5 \\ 50 \\ 3 \\ 5 \\ 5 \\ 10 \\ 5 \\ \hline \end{gathered}$ |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLY <br> Rated <br> Voltage Range <br> Quiescent Current | Derated Performance $\mathrm{V}_{0}=0 \mathrm{~V}$ | $\pm 5$ | $\begin{gathered} 5 \\ \pm 1.5 \end{gathered}$ | $\begin{gathered} \pm 18 \\ \pm 2 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operation <br> Storage |  | $\begin{gathered} 0 \\ -40 \\ -65 \end{gathered}$ |  | $\begin{gathered} +70 \\ +85 \\ +150 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES: (1) Connected as difference amplifier (see Figure 1). (2) Nonlinearity is the maximum peak deviation from the best-fit straight line as a percent of full-scale peak-to-peak output. (3) With zero source impedance (see "Maintaining CMR" section). (4) Includes effects of amplifiers's input bias and offset currents. (5) Includes effect of amplifier's input current noise and thermal noise contribution of resistor network.

## PIN CONFIGURATION



NOTE: (1) Pin 1 indentifier for SO-8 package.
Model number identification may be abbreviated
on SO-8 package due to limited available space.
NOTE: (1) Pin 1 indentifier for SO-8 package.
Model number identification may be abbreviated
on SO-8 package due to limited available space.
NOTE: (1) Pin 1 indentifier for SO-8 package.
Model number identification may be abbreviated
on SO-8 package due to limited available space.
DIP/SOIC

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integral circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.


## ABSOLUTE MAXIMUM RATINGS



ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| INA106KP | 8-Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| INA106U | SO-8 Surface Mount | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## PACKAGING INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| INA106KP | 8-Pin Plastic DIP | 006 |
| INA106U | SO-8 Surface Mount | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, uniess otherwise noted.



## APPLICATIONS INFORMATION

Figure 1 shows the basic connections required for operation of the INA106. Power supply bypass capacitors should be connected close to the device pins as shown.


FIGURE 1. Basic Power Supply and Signal Connections.
The differential input signal is connected to pins 2 and 3 as shown. The source impedance connected to the inputs must be equal to assure good common-mode rejection. A $5 \Omega$ mismatch in source impedance will degrade the commonmode rejection of a typical device to approximately 86 dB . If the source has a known source impedance mismatch, an additional resistor in series with one input can be used to preserve good common-mode rejection.
The output is referred to the output reference terminal (pin 1) which is normally grounded. A voltage applied to the Ref terminal will be summed with the output signal. The source impedance of a signal applied to the Ref terminal should be less than $10 \Omega$ to maintain good common-mode rejection.


Figure 2 shows a voltage applied to pin 1 to trim the offset voltage of the INA106. The known $100 \Omega$ source impedance of the trim circuit is compensated by the $10 \Omega$ resistor in series with pin 3 to maintain good CMR.


FIGURE 2. Offset Adjustment.

Referring to Figure 1, the CMR depends upon the match of the internal $R_{4} / R_{3}$ ratio to the $R_{1} / R_{2}$ ratio. A CMR of 106 dB requires resistor matching of $0.005 \%$. To maintain high CMR over temperature, the resistor TCR tracking must be better than $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. These accuracies are difficult and expensive to reliably achieve with discrete components.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 3. Difference Amplifier with Gain and CMR Adjust.


FIGURE 4. Precision $G=-10$ Inverting Amplifier.


FIGURE 5. Voltage Follower with Input Protection.


FIGURE 6. Precision Instrumentation Amplifier.


FIGURE 7. Precision Summing Amplifier.
(IGRE 7. Precision Sum

FIGURE 8. Precision $G=11$ Buffer.



## Fast-Settling FET-Input INSTRUMENTATION AMPLIFIER

## FEATURES

- LOW BIAS CURRENT: 50pA max
- FAST SETTLING: $4 \mu \mathrm{~s}$ to $0.01 \%$
- HIGH CMR: 106dB min; 90dB at 10kHz
- INTERNAL GAINS: 1, 10, 100, 200, 500
- VERY-LOW GAIN DRIFT: 10 to $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
- LOW OFFSET DRIFT: $2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- LOW COST
- PINOUT SIMILAR TO AD524 AND AD624


## DESCRIPTION

The INA110 is a versatile monolithic FET-input instrumentation amplifier. Its current-feedback circuit topology and laser trimmed input stage provide excellent dynamic performance and accuracy. The INA110 settles in $4 \mu \mathrm{~s}$ to $0.01 \%$, making it ideal for high speed or multiplexed-input data acquisition systems.

Internal gain-set resistors are provided for gains of 1, $10,100,200$ and $500 \mathrm{~V} / \mathrm{V}$. Inputs are protected for differential and common-mode voltages up to $\pm \mathrm{V}_{\mathrm{CC}}$. Its very high input impedance and low input bias current make the INA110 ideal for applications requiring input filters or input protection circuitry.

The INA110 is available in 16-pin plastic and ceramic DIPs, and in the SOL-16 surface-mount package. Military, industrial and commercial temperature range grades are available.

## APPLICATIONS

- MULTIPLEXED INPUT DATA ACQUISITION SYSTEM
- FAST DIFFERENTIAL PULSE AMPLIFIER
- HIGH SPEED GAIN BLOCK
- AMPLIFICATION OF HIGH IMPEDANCE SOURCES


NOTE: (1) Connect to $R_{G}$ for desired gain.

## ELECTRICAL

At $+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cC}}=15 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$, unless otherwise specified.

| PARAMETER | CONDITIONS | INA110AG |  |  | INA110BG, SG |  |  | INA110KP, KU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| GAIN <br> Range of Gain <br> Gain Equation ${ }^{(1)}$ <br> Gain Error, DC: G = 1 $G=10$ $G=100$ $\mathrm{G}=200$ $\mathrm{G}=500$ <br> Gain Temp. Coefficient: $G=1$ $\mathrm{G}=10$ $G=100$ $G=200$ $G=500$ <br> Nonlinearity, DC: $\mathrm{G}=1$ $\begin{aligned} & \mathrm{G}=10 \\ & \mathrm{G}=100 \\ & \mathrm{G}=200 \\ & \mathrm{G}=500 \end{aligned}$ |  | 1 | $\begin{gathered} 0.002 \\ 0.01 \\ 0.02 \\ 0.04 \\ 0.1 \\ \pm 3 \\ \pm 4 \\ \pm 6 \\ \pm 10 \\ \pm 25 \\ \pm 0.001 \\ \pm 0.002 \\ \pm 0.004 \\ \pm 0.006 \\ \pm 0.01 \end{gathered}$ | $\begin{gathered} 800 \\ \\ 0.04 \\ 0.1 \\ 0.2 \\ 0.4 \\ 1 \\ \pm 20 \\ \pm 20 \\ \pm 40 \\ \pm 60 \\ \pm 100 \\ \pm 0.01 \\ \pm 0.01 \\ \pm 0.02 \\ \pm 0.02 \\ \pm 0.04 \end{gathered}$ | $G=$ | $\left[40 \mathrm{k} /\left(\mathrm{R}_{\mathrm{G}}\right.\right.$ $\star$ 0.005 0.01 0.02 0.05 $\star$ $\pm 2$ $\pm 3$ $\pm 5$ $\pm 10$ $\pm 0.0005$ $\pm 0.001$ $\pm 0.002$ $\pm 0.003$ $\pm 0.005$ | $\begin{array}{\|c} +50 \Omega)] \\ 0.02 \\ 0.05 \\ 0.1 \\ 0.2 \\ 0.5 \\ \pm 10 \\ \pm 10 \\ \pm 20 \\ \pm 30 \\ \pm 50 \\ \pm 0.005 \\ \pm .005 \\ \pm 0.01 \\ \pm 0.01 \\ \pm 0.02 \end{array}$ | * |  |  | V/V V/V $\%$ $\%$ $\%$ $\%$ $\%$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\%$ of FS <br> $\%$ of FS <br> $\%$ of FS <br> $\%$ of FS <br> $\%$ of FS |
| OUTPUT <br> Voltage, $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ <br> Current <br> Short-Circuit Current <br> Capacitive Load | Over Temperature Over Temperature <br> Stability | $\begin{gathered} \pm 10 \\ \pm 5 \end{gathered}$ | $\begin{gathered} \pm 12.7 \\ \pm 25 \\ \pm 25 \\ 5000 \end{gathered}$ |  | * | * |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{pF} \end{gathered}$ |
| INPUT OFFSET VOLTAGE ${ }^{(2)}$ Initial Offset: G, P <br> U <br> vs Temperature <br> vs Supply | $\mathrm{V}_{\mathrm{cC}}= \pm 6 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ |  | $\begin{aligned} & \pm(100+ \\ & 1000 / \mathrm{G}) \\ & \\ & \pm(2+ \\ & 20 / \mathrm{G}) \\ & \pm(4+ \\ & 60 / \mathrm{G}) \end{aligned}$ | $\begin{gathered} \pm(500+ \\ 5000 / \mathrm{G}) \\ \\ \pm(5+ \\ 100 / \mathrm{G}) \\ \pm(30+ \\ 300 / \mathrm{G}) \end{gathered}$ |  | $\begin{aligned} & \pm(50+ \\ & 600 / \mathrm{G}) \\ & \\ & \pm(1+ \\ & 10 / \mathrm{G}) \\ & \pm(2+ \\ & 30 / \mathrm{G}) \end{aligned}$ | $\begin{aligned} & \pm(250+ \\ & 3000 / \mathrm{G}) \\ & \\ & \pm(2+ \\ & 50 / \mathrm{G}) \\ & \pm(10+ \\ & 180 / \mathrm{G}) \end{aligned}$ |  | $\begin{aligned} & \pm(200+ \\ & 2000 / G) \end{aligned}$ | $\begin{aligned} & \pm(1000+ \\ & 5000 / \mathrm{G}) \end{aligned}$ | $\mu \mathrm{V}$ <br> $\mu \mathrm{V}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} / \mathrm{V}$ |
| BIAS CURRENT <br> Initial Bias Current Initial Offset Current Impedance: Differential Common-Mode | Each Input |  | $\left\|\begin{array}{c} 20 \\ 2 \\ 5 \times 10^{12}\| \| 6 \\ 2 \times 10^{12}\| \| 1 \end{array}\right\|$ | $\begin{gathered} 100 \\ 50 \end{gathered}$ |  | 10 1 $*$ $*$ | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ |  | ** | * | $\begin{gathered} \mathrm{pA} \\ \mathrm{pA} \\ \Omega \\| \mathrm{pF} \\ \Omega \\| \mathrm{pF} \end{gathered}$ |
| VOLTAGE RANGE <br> Range, Linear Response CMR with $1 \mathrm{k} \Omega$ Source Imbalance: $\begin{aligned} & G=1 \\ & G=i \overline{0} \\ & G=100 \\ & G=200 \\ & G=500 \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}} \text { Diff. }=0 \mathrm{~V}^{(3)}$ <br> DC <br> DC <br> DC <br> DC <br> DC | $\begin{gathered} \pm 10 \\ \\ 70 \\ 67 \\ 100 \\ 100 \\ 100 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \\ 90 \\ 104 \\ 110 \\ 110 \\ 110 \end{gathered}$ |  | $\begin{gathered} 80 \\ 30 \\ 106 \\ 106 \\ 106 \end{gathered}$ | $\begin{aligned} & 100 \\ & 112 \\ & 116 \\ & 116 \\ & 116 \end{aligned}$ |  |  |  |  | V dB dB dB dB dB |
| INPUT NOISE ${ }^{(4)}$ <br> Voltage, $\begin{aligned} f_{0} & =10 \mathrm{kHz} \\ f_{\mathrm{B}} & =0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Current, $\mathrm{f}_{\mathrm{o}}=10 \mathrm{kHz}$ |  |  | $\begin{gathered} 10 \\ 1 \\ 1.8 \end{gathered}$ |  |  | * |  |  | * |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mu \vee p-p$ $\mathrm{f} \mathrm{A} \sqrt{\mathrm{Hz}}$ |
| $\begin{aligned} & \text { OUTPUT NOISE }{ }^{(4)} \\ & \text { Voltage, } f_{\mathrm{O}}=10 \mathrm{kzz} \\ & \mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \hline \end{aligned}$ |  |  | 65 <br> 8 |  |  | * |  |  | * |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mu \vee p-p$ |
| DYNAMIC RESPONSE <br> Small Signal: $\begin{aligned} & \mathrm{G}=1 \\ & \mathrm{G}=10 \\ & \mathrm{G}=100 \\ & \mathrm{G}=200 \\ & \mathrm{G}=500 \end{aligned}$ <br> Full Power <br> Slew Rate <br> Settling Time: $\begin{aligned} 0.1 \%, \mathrm{G} & =1 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =200 \\ \mathrm{G} & =500 \end{aligned}$ | $\begin{aligned} & V_{\text {OUT }}= \pm 10 \mathrm{~V}, \\ & \mathrm{G}=2 \text { to } 100 \\ & \mathrm{G}=2 \text { to } 100 \\ & \mathrm{~V}_{\mathrm{O}}=20 \mathrm{~V} \text { Step } \end{aligned}$ | $\begin{gathered} 190 \\ 12 \end{gathered}$ | $\begin{gathered} 2.5 \\ 2.5 \\ 470 \\ 240 \\ 100 \\ 270 \\ 17 \\ \\ 4 \\ 2 \\ 3 \\ 5 \\ 11 \\ \hline \end{gathered}$ |  | * |  |  |  |  |  | MHz MHz kHz kHz kHz kHz $\mathrm{V} / \mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |

SPECIFICATIONS (CONT)

## ELECTRICAL

At $+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cc}} 15 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{~K} \Omega$, unless otherwise specified.

| PARAMETER | CONDITIONS | INA110AG |  |  | INA110BG, SG |  |  | INA110KP, KU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| DYNAMIC RESPONSE (CONT) <br> Settling Time: $\begin{aligned} & 0.01 \%, \mathrm{G}=1 \\ & \mathrm{G}=10 \\ & \mathrm{G}=100 \\ & \mathrm{G}=200 \\ & \mathrm{G}=500 \\ & \text { Recovery } \end{aligned}$ | $V_{0}=20 \mathrm{~V} \text { Step }$ <br> $50 \%$ Overdrive |  | $\begin{gathered} 5 \\ 3 \\ 4 \\ 7 \\ 16 \\ 1 \end{gathered}$ | $\begin{gathered} 12.5 \\ 7.5 \\ 7.5 \\ 12.5 \\ 25 \end{gathered}$ |  | * | * |  | * |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ $\mu \mathrm{s}$ |
| POWER SUPPLY <br> Rated Voltage Voltage Range Quiescent Current | $\mathrm{V}_{\mathrm{o}}=0 \mathrm{~V}$ | $\pm 6$ | $\begin{gathered} \pm 15 \\ \pm 3 \end{gathered}$ | $\begin{aligned} & \pm 18 \\ & \pm 4.5 \end{aligned}$ | * |  | * | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification: A, B, K S <br> Operation <br> Storage <br> $\theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -25 \\ & -55 \\ & -65 \end{aligned}$ | 100 | $\begin{aligned} & +85 \\ & +125 \\ & +150 \end{aligned}$ | $*$ -55 $*$ $*$ | * | $*$ +125 $*$ $*$ | $\begin{gathered} 0 \\ -25 \\ -40 \end{gathered}$ | * | $\begin{aligned} & +70 \\ & +85 \\ & +85 \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Same as INA110AG.

NOTES: (1) Gains other than $1,10,100,200$, and 500 can be set by adding an external resistor, $R_{G}$, between pin 3 and pins 11, 12 and 16. Gain accuracy is a function of $R_{G}$ and the internal resistors which have a $\pm 20 \%$ tolerance with $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ drift. (2) Adjustable to zero. (3) For differential input voltage other than zero, see Typical Performance Curves. (4) $\mathrm{V}_{\text {NOISE RTI }}=\sqrt{\mathrm{V}_{\mathrm{N}}{ }^{2} \text { INPUT }+\left(\mathrm{V}_{\text {NOUTPUT }} / G a i n\right)^{2}}$. (5) Time required for output to return from saturation to linear operation following the removal of an input overdrive voltage.

## PIN CONFIGURATION

| Top View |  |  |  |
| :---: | :---: | :---: | :---: |
| -In | 1 | 16 | x200 |
| + In | 2 | 15 | Output Offset Adj. |
| $\mathrm{R}_{\mathrm{G}}$ | 3 | 14 | Output Offset Adj. |
| Input Offset Adj. | 4 | 13 | x10 |
| Input Offset Adj. | 5 | 12 | x100 |
| Reference | 6 | 11 | x500 |
| - $\mathrm{V}_{\text {cc }}$ | 7 | 10 | Output Sense |
| $+\mathrm{V}_{\text {cc }}$ | 8 | 9 | Output |

ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| INA110AG | 16-Pin Ceramic DIP | 109 |
| INA110BG | 16-Pin Ceramic DIP | 109 |
| INA110SG | 16-Pin Ceramic DIP | 109 |
| INA110KP | 16-Pin Plastic DIP | 180 |
| INA110KU | SOL-16 SOIC | 211 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

|  |  |  |
| :--- | :---: | :---: |
| MODEL | PACKAGE | TEMPERATURE RANGE |
| INA110AG | 16-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA110BG | 16 -Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA110SG | 16 -Pin Ceramic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| INA110KP | 16-Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| INA110KU | SOL-16 SOIC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

DICE INFORMATION



$T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cC}}=15 \mathrm{VDC}$, unless otherwise noted.






## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cC}}=15 \mathrm{VDC}$, unless otherwise noted.





INA110

## DISCUSSION OF

 PERFORMANCEA simplified diagram of the INA110 is shown on the first page. The design consists of the classical three operational amplifier configuration using current-feedback type op amps with precision FET buffers on the input. The result is an instrumentation amplifier with premium performance not normally found in integrated circuits.
The input section ( $A_{1}$ and $A_{2}$ ) incorporates high performance, low bias current, and low drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide high input impedance ( $10^{12} \Omega$ ). Laser-trimming is used to achieve low offset voltage. Input cascoding assures low bias current and high CMR. Thin-film resistors on the integrated circuit provide excellent gain accuracy and temperature stability.
The output section $\left(\mathrm{A}_{3}\right)$ is connected in a unity-gain difference amplifier configuration. Precision matching of the four $10 \mathrm{k} \Omega$ resistors, especially over temperature and time, assures high common-mode rejection.

## BASIC POWER SUPPLY AND SIGNAL CONNECTIONS

Figure 1 shows the proper connections for power supply and signal. Supplies should be decoupled with $1 \mu \mathrm{~F}$ tantalum capacitors as close to the amplifier as possible. To avoid gain and CMR errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance. Resistance in series with the reference (pin 6) will degrade CMR. To maintain stability, avoid capacitance from the output to the gain set, offset adjust, and input pins.


FIGURE 1. Basic Circuit Connection.

## OFFSET ADJUSTMENT

Figure 2 shows the offset adjustment circuit for the INA110. Both the offset of the input stage and output stage can be adjusted separately. Notice that the offset referred to the INA110's input (RTI) is the offset of the input stage plus the offset of the output stage divided by the gain of the input stage. This allows specification of offset independent of gain.


FIGURE 2. Offset Adjustment Circuit.
For systems using computer autozeroing techniques, neither offset nor offset drift are of concern. In many other applications, the factory-trimmed offset gives excellent results. When greater accuracy is desired, one adjustment is usually sufficient. In high gains ( $>100$ ) adjust only the input offset, and in low gains the output offset. For higher precision in all gains, both can be adjusted by first selecting high gain and adjusting input offset and then low gain and adjusting output offset. The offset adjustment will, however, add to the drift by approximately $0.33 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per $100 \mu \mathrm{~V}$ of input offset voltage that is adjusted. Therefore, care should be taken when considering use of adjustment.

Output offsetting can be accomplished as shown in Figure 3 by applying a voltage to the reference (pin 6) through a buffer. This limits the resistance in series with pin 6 to minimize CMR error. Be certain to keep this resistance low. Note that the offset error can be adjusted at this reference point with no appreciable degradation in offset drift.


FIGURE 3. Output Offsetting.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## GAIN SELECTION

Gain selection is accomplished by connecting the appropriate pins together on the INA110. Table I shows possible gains from the internal resistors. Keep the connections as short as possible to maintain accuracy.

| GAIN | CONNECT PIN 3 <br> TO PIN | GAIN <br> ACCURACY (\%) | GAIN <br> DRIFT ( $\mathbf{p p m} /{ }^{\circ} \mathbf{C}$ ) |
| :--- | :---: | :---: | :---: |
| The following gains have guaranteed accuracy: |  |  |  |
| 1 | none | 0.02 |  |
| 10 | 13 | 0.05 | 10 |
| 100 | 12 | 0.1 | 10 |
| 200 | 16 | 0.2 | 20 |
| 500 | 11 | 0.5 | 30 |
| The following gains have typical accuracy as shown: |  |  |  |
| 300 | 12,16 | 0.25 | 50 |
| 600 | 11,12 | 0.25 | 10 |
| 700 | 11,16 | 2 | 40 |
| 800 | $11,12,16$ | 2 | 40 |

TABLE I. Internal Gain Connections.
Gains other than $1,10,100,200$, and 500 can be set by adding an external resistor, $\mathrm{R}_{\mathrm{G}}$, between pin 3 and pins 12 , 16, and 11. Gain accuracy is a function of $R_{G}$ and the internal resistors which have a $\pm 20 \%$ tolerance with $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ drift. The equation for choosing $\mathrm{R}_{\mathrm{G}}$ is shown below.

$$
\mathrm{R}_{\mathrm{G}}=\frac{40 \mathrm{k}}{\mathrm{G}-1}-50 \Omega
$$

Gain can also be changed in the output stage by adding resistance to the feedback loop shown in Figure 4. This is useful for increasing the total gain or reducing the input stage gain to prevent saturation of input amplifiers.
The output gain can be changed as shown in Table II. Matching of $R_{1}$ and $R_{3}$ is required to maintain high CMR. $R_{2}$ sets the gain with no effect on CMR.

| OUTPUT STAGE GAIN | $\mathbf{R}_{1}$ AND $\mathbf{R}_{3}$ | $\mathbf{R}_{\mathbf{2}}$ |
| :---: | :---: | :---: |
| 2 | $1.2 \mathrm{k} \Omega$ | $2.74 \mathrm{k} \Omega$ |
| 5 | $1 \mathrm{k} \Omega$ | $511 \Omega$ |
| 10 | $1.5 \mathrm{k} \Omega$ | $340 \Omega$ |

TABLE II. Output Stage Gain Control.

## COMMON-MODE INPUT RANGE

It is important not to exceed the input amplifiers' dynamic range (see Typical Performance Curves). The differential input signal and its associated common-mode voltage should not cause the output of $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$ (input amplifiers) to exceed approximately $\pm 10 \mathrm{~V}$ with $\pm 15 \mathrm{~V}$ supplies or nonlinear operation will result. Such large common-mode voltages, when the INA110 is in high gain, can cause saturation of the input stage even though the differential input is very small. This can be avoided by reducing the input stage gain and increasing the output stage gain with an H pad attenuator (see Figure 4).

## OUTPUT SENSE

An output sense has been provided to allow greater accuracy in connecting the load. By attaching this feedback point to the load at the load site, IR drops due to load currents that
are eliminated since they are inside the feedback loop. Proper connection is shown in Figure 1. When more current is to be supplied, a power booster can be placed within the feedback loop as shown in Figure 5. Buffer errors are minimized by the loop gain of the output amplifier.


FIGURE 4. Gain Adjustment of Output Stage Using H Pad Attenuator.


FIGURE 5. Current Boosting the Output.

## LOW BIAS CURRENT OF FET INPUT ELIMINATES DC ERRORS

Because the INA110 has FET inputs, bias currents drawn through input source resistors have a negligible effect on DC accuracy. The picoamp levels produce no more than microvolts through megohm sources. Thus, input filtering and input series protection are readily achievable.
A return path for the input bias currents must always be provided to prevent charging of stray capacitance. Otherwise, the output can wander and saturate. A $1 \mathrm{M} \Omega$ to $10 \mathrm{M} \Omega$ resistor from the input to common will return floating sources such as transformers, thermocouples, and AC-coupled inputs (see Applications section).

## DYNAMIC PERFORMANCE

The INA110 is a fast-settling FET input instrumentation amplifier. Therefore, careful attention to minimize stray capacitance is necessary to achieve specified performance. High source resistance will interact with input capacitance to reduce the overall bandwidth. Also, to maintain stability, avoid capacitance from the output to the gain set, offset adjust, and input pins.
Applications with balanced-source impedance will provide the best performance. In some applications, mismatched source impedances may be required. If the impedance in the
negative input exceeds that in the positive input, stray capacitance from the output will create a net negative feedback and improve the circuit stability. If the impedance in the positive input is greater, the feedback due to stray capacitance will be positive and instability may result. The degree of positive feedback depends upon source impedance imbalance, operating gain, and board layout. The addition of a small bypass capacitor of 5 pF to 50 pF directly between the inputs of the IA will generally eliminate any positive feedback. CMR errors due to the input impedance mismatch will also be reduced by the capacitor.

The INA110 is designed for fast settling with easy gain selection. It has especially excellent settling in high gain. It can also be used in fast-settling unity-gain applications. As with all such amplifiers, the INA110 does exhibit significant gain peaking when set to a gain of 1 . It is, however, unconditionally stable. The gain peaking can be cancelled by band-limiting the negative input to 400 kHz with a simple external RC circuit for applications requiring flat response. CMR is not affected by the addition of the 400 kHz RC in a gain of 1 .

Another distinct advantage of the INA110 is the high frequency CMR response. High frequency noise and sharp common-mode transients will be rejected. To preserve AC CMR, be sure to minimize stray capacitance on the input lines. Matching the RCs in the two inputs will help to maintain high AC CMR.

## APPLICATIONS

In addition to general purpose uses, the INA110 is designed to accurately handle two important and demanding applications: (1) inputs with high source impedances such as capacitance/crystal/photodetector sensors and low-pass filters and series-input protection devices, and (2) rapid-scanning data acquisition systems requiring fast settling time. Because the user has access to the output sense, current sources can also be constructed using a minimum of external components. Figures 6 through 19 show application circuits.


FIGURE 6. Transformer-Coupled Amplifier.


FIGURE 7. Floating Source Instrumentation Amplifier.


FIGURE 8. Instrumentation Amplifier with Shield Driver.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



NOTE: (1) Larger resitors and a smaller capacitor can be used.

FIGURE 9. Bridge Amplifier with 1Hz Low-Pass Input Filter.


FIGURE 10. AC-Coupled Differential Amplifier for Frequencies Greater Than 0.016 Hz .


FIGURE 11. Programmable-Gain Instrumentation Amplifier (Precision Noninverting or Inverting Buffer with Gain).
NOTE: Use manual switch or low resistance relay. Layout is critical (see section on Dynamic Performance).


FIGURE 12. Rapid-Scanning-Rate Data Acquisition Channel with $5 \mu \mathrm{~s}$ Settling to $0.01 \%$.


FIGURE 13.60 Hz Input Notch Filter.


FIGURE 14. Input-Protected Instrumentation Amplifier.


FIGURE 15. High Common-Mode Voltage Differential Amplifier.


FIGURE 16. Digitally-Controlled Fast-Settling Programmable-Gain Instrumentation Amplifier.


FIGURE 17. Differential Input FET Buffered Current Source.


FIGURE 18. Differential Input/Differential Output Amplifier.

# High Speed FET-Input INSTRUMENTATION AMPLIFIER 

## FEATURES

- FET INPUT: $I_{\mathrm{B}}=20 \mathrm{pA} \max$
- HIGH SPEED: $\mathrm{T}_{\mathrm{s}}=4 \mu \mathrm{~s}(\mathrm{G}=100,0.01 \%)$
- LOW OFFSET VOLTAGE: $500 \mu \mathrm{~V}$ max
- LOW OFFSET VOLTAGE DRIFT: $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- HIGH COMMON-MODE REJECTION: 106dB min
- 8-PIN PLASTIC DIP, SOL-16 SOIC


## APPLICATIONS

- MEDICAL INSTRUMENTATION
- DATA ACQUISITION


## DESCRIPTION

The INA111 is a high speed, FET-input instrumentation amplifier offering excellent performance.
The INA111 uses a current-feedback topology providing extended bandwidth ( 2 MHz at $\mathrm{G}=10$ ) and fast settling time $(4 \mu \mathrm{~s}$ to $0.01 \%$ at $G=100)$. A single external resistor sets any gain from 1 to over 1000.
Offset voltage and drift are laser trimmed for excellent DC accuracy. The INA111's FET inputs reduce input bias current to under 20pA, simplifying input filtering and limiting circuitry.
The INA111 is available in 8-pin plastic DIP, and SOL-16 surface-mount packages, specified for the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$, unless otherwise noted.

| PARAMETER | CONDITIONS | INA111BP, BU |  |  | INA111AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT <br> Offset Voltage, RTI Initial vs Temperature vs Power Supply Impedance, Differential Common-Mode Input Common-Mode Range Common-Mode Rejection | $\begin{gathered} T_{A}=+25^{\circ} \mathrm{C} \\ T_{A}=T_{\text {MII }} \text { to } T_{\text {MAX }} \\ V_{S}= \pm 6 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ $\begin{gathered} V_{\text {DIFF }}=0 \mathrm{~V} \\ V_{\mathrm{CM}}= \pm 10 \mathrm{~V}, \Delta R_{\mathrm{S}}=1 \mathrm{k} \Omega \\ \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \\ \mathrm{G}=1000 \end{gathered}$ | $\begin{gathered} \pm 10 \\ \\ 80 \\ 96 \\ 106 \\ 106 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 100 \pm 500 / \mathrm{G} \\ \pm 2 \pm 10 / \mathrm{G} \\ 2+10 / \mathrm{G} \\ 10^{12} \\| 6 \\ 10^{12} \\| 3 \\ \pm 12 \\ \\ 90 \\ 110 \\ 115 \\ 115 \end{gathered}$ | $\begin{gathered} \pm 500 \pm 2000 / \mathrm{G} \\ \pm 5 \pm 100 / \mathrm{G} \\ 30+100 / \mathrm{G} \end{gathered}$ | $\begin{gathered} 75 \\ 90 \\ 100 \\ 100 \end{gathered}$ | $\begin{gathered} \pm 200 \pm 500 / \mathrm{G} \\ \pm 2 \pm 20 / \mathrm{G} \end{gathered}$ | $\begin{gathered} \pm 1000 \pm 5000 / \mathrm{G} \\ \pm 10 \pm 100 / \mathrm{G} \end{gathered}$ | $\mu \mathrm{V}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} / \mathrm{V}$ <br> $\Omega \\| \mathrm{pF}$ <br> $\Omega \\| p F$ <br> V <br> dB <br> dB <br> dB <br> dB |
| BIAS CURRENT |  |  | $\pm 2$ | $\pm 20$ |  | * | * | pA |
| OFFSET CURRENT |  |  | $\pm 0.1$ | $\pm 10$ |  | * | * | pA |
| NOISE VOLTAGE, RTI $\begin{aligned} & f=100 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \\ & f=10 \mathrm{kHz} \\ & f_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Noise Current $\mathrm{f}=10 \mathrm{kHz}$ | $\mathrm{G}=1000, \mathrm{R}_{\mathrm{s}}=0 \Omega$ |  | $\begin{gathered} 13 \\ 10 \\ 10 \\ 1 \\ 0.8 \end{gathered}$ |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \vee p-p$ <br> fA/ $\sqrt{\mathrm{Hz}}$ |
| GAIN <br> Gain Equation Range of Gain Gain Error <br> Gain vs Temperature $50 \mathrm{k} \Omega$ Resistance ${ }^{(1)}$ <br> Nonlinearity | $\begin{gathered} G=1, R_{L}=10 \mathrm{k} \Omega \\ G=10, R_{L}=10 \mathrm{k} \Omega \\ G=100, R_{L}=10 \mathrm{k} \Omega \\ G=1000, R_{L}=10 \mathrm{k} \Omega \\ G=1 \\ G=1 \\ G=10 \\ G=100 \\ G=1000 \end{gathered}$ | 1 | $\begin{gathered} 1+\left(50 \mathrm{k} \Omega / \mathrm{R}_{\mathrm{G}}\right) \\ \pm 0.01 \\ \pm 0.1 \\ \pm 0.15 \\ \pm 0.25 \\ \pm 1 \\ \pm 25 \\ \pm 0.0005 \\ \pm 0.001 \\ \pm 0.001 \\ \pm 0.005 \end{gathered}$ | $\begin{gathered} 10000 \\ \pm 0.02 \\ \pm 0.5 \\ \pm 0.5 \\ \pm 1 \\ \pm 10 \\ \pm 100 \\ \pm 0.005 \\ \pm 0.005 \\ \pm 0.005 \\ \pm 0.02 \end{gathered}$ | * |  | $\begin{gathered} 0.05 \\ * \\ \pm 0.7 \\ \pm 2 \\ * \\ * \\ * \\ * \\ \pm 0.01 \\ \pm 0.01 \\ \pm 0.04 \end{gathered}$ | V/N <br> V/V <br> \% <br> \% <br> \% <br> \% <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> \% of FSR <br> $\%$ of FSR <br> \% of FSR <br> $\%$ of FSR |
| OUTPUT <br> Voltage Load Capacitance Stability Short Circuit Current | $\mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}, \mathrm{~T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\pm 11$ | $\begin{gathered} \pm 12.7 \\ 1000 \\ +30 /-25 \end{gathered}$ |  | * | * |  | V pF <br> mA |
| FREQUENCY RESPONSE <br> Bandwidth, -3 dB <br> Slew Rate Settling Time, 0.01\% <br> Overload Recovery | $\begin{gathered} G=1 \\ G=10 \\ G=100 \\ G=1000 \\ V_{0}= \pm 10 V, G=2 \text { to } 100 \\ G=1 \\ G=10 \\ G=100 \\ G=1000 \\ 50 \% \text { Overdrive } \end{gathered}$ |  | $\begin{gathered} 2 \\ 2 \\ 2 \\ 450 \\ 50 \\ 17 \\ 2 \\ 2 \\ 4 \\ 30 \\ 1 \end{gathered}$ |  |  |  |  | MHz <br> MHz <br> kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLY <br> Voltage Range <br> Current | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ | $\pm 6$ | $\begin{array}{r}  \pm 15 \\ \pm 3.3 \\ \hline \end{array}$ | $\begin{array}{r}  \pm 18 \\ \pm 4.5 \\ \hline \end{array}$ | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification Operating $\theta_{\mathrm{JA}}$ | Plastic P, U <br> Plastic P, U | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ | 100 | $\begin{gathered} 85 \\ 125 \end{gathered}$ | * | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Specification same as INA111BP.

NOTE: (1) Temperature coefficient of the " $50 \mathrm{k} \Omega$ " term in the gain equation.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


INA111 DIE TOPOGRAPHY

| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| $1 \mathrm{~A}, 1 \mathrm{~B}$ | $\mathrm{R}_{\mathrm{G}}$ | 6 | $\mathrm{~V}_{\mathrm{O}}$ |
| 2 | $\mathrm{~V}^{-}$ | 7 | Feedback |
| 3 | $\mathrm{~V}^{+}$ | 8 | $\mathrm{~V}_{+}$ |
| 4 | $\mathrm{~V}_{-}$ | $9 \mathrm{~A}, 9 \mathrm{~B}$ | $\mathrm{R}_{\mathrm{G}}$ |
| 5 | Ref |  |  |

Pads 1A and 1B must be connected. Pads 9A and 9B must be connected.
NC = No Connection.
Substrate Bias: Internally connected to V - power supply.
MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $129 \times 90 \pm 5$ | $3.28 \times 2.29 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing |  | Gold |

PIN CONFIGURATIONS


## ABSOLUTE MAXIMUM RATINGS

| Input Voltage Range. $\qquad$ (V-) -0.7 V to <br> Output Short-Circuit (to ground) $\qquad$ Continuous <br> Operating Temperature $\qquad$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Storage Temperature $\qquad$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Junction Temperature $\qquad$ $+150^{\circ} \mathrm{C}$ <br> Lead Temperature (soldering, 10s) $\qquad$ $+300^{\circ} \mathrm{C}$ |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| INA111AP | 8-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA111BP | 8 -Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA111AU | SOL-16 Surface-Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA111BU | SOL-16 Surface-Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| INA111AP | 8-Pin Plastic DIP | 006 |
| INA111BP | 8-Pin Plastic DIP | 006 |
| INA111AU | 16-Pin Surface Mount | 211 |
| INA111BU | 16-Pin Surface Mount | 211 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.








INPUT BIAS CURRENT






For Immediate Assistance, Contact Your Local Salesperson
TYPICAL PERFORMANCE CURVES (Cont)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA111. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.
The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of $2 \Omega$ in series with the Ref pin will cause a typical device with 90 dB CMR to degrade to approximately 80 dB CMR ( $\mathrm{G}=1$ ).

## SETTING THE GAIN

Gain of the INA111 is set by connecting a single external resistor, $\mathrm{R}_{\mathrm{G}}$ :

$$
\begin{equation*}
\mathrm{G}=1+\frac{50 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{G}}} \tag{1}
\end{equation*}
$$

Commonly used gains and resistor values are shown in Figure 1.

The $50 \mathrm{k} \Omega$ term in equation 1 comes from the sum of the two internal feedback resistors. These are on-chip metal film resistors which are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA111.

The stability and temperature drift of the external gain setting resistor, $\mathrm{R}_{\mathrm{G}}$, also affects gain. $\mathrm{R}_{\mathrm{G}}$ 's contribution to gain accuracy and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance, which will contribute additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

## DYNAMIC PERFORMANCE

The typical performance curve "Gain vs Frequency" shows that the INA111 achieves wide bandwidth over a wide range of gain. This is due to the current-feedback topology of the INA111. Settling time also remains excellent over wide gains.

| DESIRED <br> GAIN | $\mathbf{R}_{\mathbf{G}}$ <br> $(\Omega)$ | NEAREST $\mathbf{1 \%} \mathbf{R}_{\mathbf{6}}$ <br> $(\Omega)$ |
| :--- | :---: | :---: |
| 1 | No Connection | No Connection |
| 2 | 50.00 k | 49.9 k |
| 5 | 12.50 k | 12.4 k |
| 10 | 5.556 k | 5.62 k |
| 20 | 2.632 k | 2.61 k |
| 50 | 1.02 k | 1.02 k |
| 100 | 505.1 | 511 |
| 200 | 251.3 | 249 |
| 500 | 100.2 | 100 |
| 1000 | 50.05 | 49.9 |
| 2000 | 25.01 | 24.9 |
| 5000 | 10.00 | 10 |
| 10000 | 5.001 | 4.99 |



FIGURE 1. Basic Connections

The INA111 exhibits approximately 6 dB rise in gain at 2 MHz in unity gain. This is a result of its current-feedback topology and is not an indication of instability. Unlike an op amp with poor phase margin, the rise in response is a predictable $+6 \mathrm{~dB} /$ octave due to a response zero. A simple pole at 700 kHz or lower will produce a flat passband response (see Input Filtering).
The INA111 provides excellent rejection of high frequency common-mode signals. The typical performance curve, "Common-Mode Rejection vs Frequency" shows this behavior. If the inputs are not properly balanced, however, common-mode signals can be converted to differential signals. Run the $\mathrm{V}_{\text {IN }}^{+}$and $\mathrm{V}_{\mathrm{IN}}^{-}$connections directly adjacent each other, from the source signal all the way to the input pins. If possible use a ground plane under both input traces. Avoid running other potentially noisy lines near the inputs.

## NOISE AND ACCURACY PERFORMANCE

The INA111's FET input circuitry provides low input bias current and high speed. It achieves lower noise and higher accuracy with high impedance sources. With source impedances of $2 \mathrm{k} \Omega$ to $50 \mathrm{k} \Omega$ the INA114 may provide lower offset voltage and drift. For very low source impedance ( $\leq 1 \mathrm{k} \Omega$ ), the INA103 may provide improved accuracy and lower noise.

## OFFSET TRIMMING

The INA111 is laser trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed at the output. Low impedance must be maintained at this node to assure good common-mode rejection. The op amp shown maintains low output impedance at high frequency. Trim circuits with higher source impedance should be buffered with an op amp follower circuit to assure low impedance on the Ref pin.


FIGURE 2. Optional Trimming of Output Offset Voltage.

## INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA111 is extremely highapproximately $10^{12} \Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is typically less than 10 pA . High input impedance means that this input bias current changes very little with varying input voltage.
Input circuitry must provide a path for this input bias current if the INA111 is to operate properly. Figure 3 shows various provisions for an input bias current path. Without a bias current return path, the inputs will float to a potential which exceeds the common-mode range of the INA111 and the input amplifiers will saturate.
If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 3). With higher source impedance, using two resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.


FIGURE 3. Providing an Input Common-Mode Current Path.

## INPUT COMMON-MODE RANGE

The linear common-mode range of the input op amps of the INA111 is approximately $\pm 12 \mathrm{~V}$ (or 3 V from the power supplies). As the output voltage increases, however, the linear input range will be limited by the output voltage swing of the input amplifiers, $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$. The common-mode range is related to the output voltage of the complete amplifiersee performance curve "Input Common-Mode Range vs Output Voltage".

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

A combination of common-mode and differential input voltage can cause the output of $\mathrm{A}_{1}$ or $\mathrm{A}_{2}$ to saturate. Figure 4 shows the output voltage swing of $A_{1}$ and $A_{2}$ expressed in terms of a common-mode and differential input voltages. For applications where input common-mode range must be maximized, limit the output voltage swing by connecting the INA111 in a lower gain (see performance curve "Input Common-Mode Voltage Range vs Output Voltage"). If necessary, add gain after the INA111 to increase the voltage swing.
Input-overload often produces an output voltage that appears normal. For example, consider an input voltage of +14 V on one input and +15 V on the other input will obviously exceed the linear common-mode range of both input amplifiers. Since both input amplifiers are saturated to the nearly the same output voltage limit, the difference voltage measured by the output amplifier will be near zero. The output of the INA111 will be near 0 V even though both inputs are overloaded.

## INPUT PROTECTION

Inputs of the INA111 are protected for input voltages from 0.7 V below the negative supply to 15 V above the positive power supply voltages. If the input current is limited to less than 1 mA , clamp diodes are not required; internal junctions will clamp the input voltage to safe levels. If the input source can supply more than 1 mA , use external clamp diodes as shown in Figure 5. The source current can be limited with series resistors $R_{1}$ and $R_{2}$ as shown. Resistor values greater than $10 \mathrm{k} \Omega$ will contribute noise to the circuit.

A diode formed with a 2 N 4117 A transistor as shown in Figure 5 assures low leakage. Common signal diodes such as
the 1 N 4148 may have leakage currents far greater than the input bias current of the INA111 and are usually sensitive to light.

## INPUT FILTERING

The INA111's FET input allows use of an R/C input filter without creating large offsets due to input bias current. Figure 6 shows proper implementation of this input filter to preserve the INA111's excellent high frequency commonmode rejection. Mismatch of the common-mode input capacitance $\left(C_{1}\right.$ and $\left.C_{2}\right)$, either from stray capacitance or


FIGURE 5. Input Protection Voltage Clamp.


FIGURE 4. Voltage Swing of $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$.

## For Immediate Assistance, Conitact Your Local Salesperson

mismatched values, causes a high frequency common-mode signal to be converted to a differential signal. This degrades common-mode rejection. The differential input capacitor, $\mathrm{C}_{3}$, reduces the bandwidth and mitigates the effects of mismatch in $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$. Make $\mathrm{C}_{3}$ much larger than $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$. If properly matched, $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ also improve CMR.

## OUTPUT VOLTAGE SENSE

## (SOL-16 Package Only)

The surface-mount version of the INA111 has a separate output sense feedback connection (pin 12). Pin 12 must be connected, usually to the output terminal, pin 11, for proper operation. (This connection is made internally on the DIP version of the INA111.)
The output feedback connection can be used to sense the output voltage directly at the load for best accuracy. Figure 8 shows how to drive a load through series interconnection resistance. Remotely located feedback paths may cause instability. This can be generally be eliminated with a high frequency feedback path through $\mathrm{C}_{1}$.


FIGURE 6. Input Low-Pass Filter.


FIGURE 7. Bridge Transducer Amplifier.


FIGURE 8. Remote Load and Ground Sensing.


FIGURE 9. High-Pass Input Filter.


FIGURE 10. Galvanically Isolated Instrumentation Amplifier.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 11. AC-Coupled Instrumentation Amplifier.


NOTE: Driving the shield minimizes CMR degradation due to unequally distributed capacitance on the input line. The shield is driven at approximately 1 V below the common-mode input voltage.


FIGURE 13. Shield Driver Circuit.


FIGURE 14. Multiplexed-Input Data Acquisition System.


## Precision <br> INSTRUMENTATION AMPLIFIER

## FEATURES

- LOW OFFSET VOLTAGE: $50 \mu \mathrm{~V}$ max
- LOW DRIFT: $0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- LOW INPUT BIAS CURRENT: 2nA max
- HIGH COMMON-MODE REJECTION: 115dB min
- INPUT OVER-VOLTAGE PROTECTION: $\pm 40 \mathrm{~V}$
- WIDE SUPPLY RANGE: $\pm 2.25$ to $\pm 18 \mathrm{~V}$
- LOW QUIESCENT CURRENT: 3mA max
- 8-PIN PLASTIC AND CERAMIC DIP, SOL-16


## APPLICATIONS

- BRIDGE AMPLIFIER
- THERMOCOUPLE AMPLIFIER
- RTD SENSOR AMPLIFIER
- MEDICAL INSTRUMENTATION
- DATA ACQUISITION


## DESCRIPTION

The INA114 is a low cost, general purpose instrumentation amplifier offering excellent accuracy. Its versatile 3-op amp design and small size make it ideal for a wide range of applications.

A single external resistor sets any gain from 1 to 10,000 . Internal input protection can withstand up to $\pm 40 \mathrm{~V}$ without damage.
The INA114 is laser trimmed for very low offset voltage $(50 \mu \mathrm{~V})$, drift $\left(0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)$ and high common-mode rejection ( 115 dB at $\mathrm{G}=1000$ ). It operates with power supplies as low as $\pm 2.25 \mathrm{~V}$, allowing use in battery operated and single 5 V supply systems. Quiescent current is 3 mA maximum.
The INA114 is available in 8-pin plastic and ceramic DIPs, and SOL-16 surface-mount packages, specified for the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ unless otherwise noted.


* Specification same as INA114BP/BU.

NOTE: (1) Temperature coefficient of the " $50 \mathrm{k} \Omega$ " term in the gain equation.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

PIN CONFIGURATIONS


ORDERING INFORMATION

|  |  |  |
| :--- | :---: | :---: |
| MODEL | PACKAGE | TEMPERATURE RANGE |
| INA114AP | Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA114BP | Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA114AG | Ceramic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA114BG | Ceramic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA114AU | Surface-Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA114BU | Surface-Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## PACKAGE INFORMATION(1)

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| INA114AP | 8-Pin Plastic DIP | 006 |
| INA114BP | 8-Pin Plastic DIP | 006 |
| INA114AG | 8-Pin Ceramic DIP | 254 |
| INA114BG | 8-Pin Ceramic DIP | 254 |
| INA114AU | SOL-16 Surface-Mount | 211 |
| INA114BU | SOL-16 Surface-Mount | 211 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage ...................................................................... $\pm 18 \mathrm{~V}$ |  |
| :---: | :---: |
| Input Voltage Range ................................................................ $\pm 40 \mathrm{~V}$ |  |
| Output Short-Circuit (to ground) . | Continuous |
| Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature | + $150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, | .. $+300^{\circ} \mathrm{C}$ |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

DICE INFORMATION


| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| $1 A, 1 B$ | $R_{G}$ | 6 | $V_{\circ}$ |
| 2 | $\mathrm{~V}^{-}$ | 7 | Feedback |
| 3 | $\mathrm{~V}^{+}$ | 8 | $\mathrm{~V}_{+}$ |
| 4 | $\mathrm{~V}_{-}$ | $9 \mathrm{~A}, 9 \mathrm{~B}$ | $\mathrm{R}_{\mathrm{G}}$ |
| 5 | Ref |  |  |

Pads 1A and 1B must be connected. Pads 9A and 9B must be connected.
NC = No Connection.
Substrate Bias: Internally connected to V - power supply.

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $141 \times 120 \pm 5$ | $3.58 \times 3.05 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing |  |  |

INA114 DIE TOPOGRAPHY

## TYPICAL PERFORMANCE CURVES

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$, unless otherwise noted.



NEGATIVE POWER SUPPLY REJECTION vs FREQUENCY




# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

TYPICAL PERFORMANCE CURVES (CONT)
At $T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}$, unless otherwise noted.


INPUT BIAS AND INPUT OFFSET CURRENT vs TEMPERATURE


INPUT BIAS CURRENT vs COMMON-MODE INPUT VOLTAGE




# For Immediate Assistance, Contact Your Local Salesperson <br> TYPICAL PERFORMANCE CURVES (CONT) 

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{S}= \pm 15 \mathrm{~V}$, unless otherwise noted.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

At $T_{A}=+25^{\circ} \mathrm{C}, V_{s}= \pm 15 \mathrm{~V}$, unless otherwise noted.


SMALL SIGNAL RESPONSE, $\mathrm{G}=1$


LARGE SIGNAL RESPONSE, $G=1000$



SMALL SIGNAL RESPONSE, $\mathrm{G}=1000$


## For Immediate Assistance, Contact Your Local Salesperson

## APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA114. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.
The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of $5 \Omega$ in series with the Ref pin will cause a typical device to degrade to approximately 80 dB CMR $(\mathrm{G}=1)$.

## SETTING THE GAIN

Gain of the INA114 is set by connecting a single external resistor, $\mathrm{R}_{\mathrm{G}}$ :

$$
\begin{equation*}
\mathrm{G}=1+\frac{50 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{G}}} \tag{1}
\end{equation*}
$$

Commonly used gains and resistor values are shown in Figure 1.
The $50 \mathrm{k} \Omega$ term in equation (1) comes from the sum of the two internal feedback resistors. These are on-chip metal film resistors which are laser trimmed to accurate absolute val-
ues. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA114.
The stability and temperature drift of the external gain setting resistor, $\mathrm{R}_{\mathrm{G}}$, also affects gain. $\mathrm{R}_{\mathrm{G}}$ 's contribution to gain accuracy and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance which will contribute additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

## NOISE PERFORMANCE

The INA114 provides very low noise in most applications. For differential source impedances less than $1 \mathrm{k} \Omega$, the INA103 may provide lower noise. For source impedances greater than $50 \mathrm{k} \Omega$, the INA111 FET-input instrumentation amplifier may provide lower noise.
Low frequency noise of the INA114 is approximately $0.4 \mu \mathrm{Vp}-\mathrm{p}$ measured from 0.1 to 10 Hz . This is approximately one-tenth the noise of "low noise" chopper-stabilized amplifiers.


FIGURE 1. Basic Connections.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## OFFSET TRIMMING

The INA114 is laser trimmed for very low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed at the output. Low impedance must be maintained at this node to assure good common-mode rejection. This is achieved by buffering trim voltage with an op amp as shown.


FIGURE 2. Optional Trimming of Output Offset Voltage.

## INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA114 is extremely highapproximately $10^{10} \Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is typically less than $\pm \ln \mathrm{A}$ (it can be either polarity due to cancellation circuitry). High input impedance means that this input bias current changes very little with varying input voltage.
Input circuitry must provide a path for this input bias current if the INA114 is to operate properly. Figure 3 shows various provisions for an input bias current path. Without a bias current return path, the inputs will float to a potential which exceeds the common-mode range of the INA114 and the input amplifiers will saturate. If the differential source resistance is low, bias current return path can be connected to one input (see thermocouple example in Figure 3). With higher source impedance, using two resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better common-mode rejection.

## INPUT COMMON-MODE RANGE

The linear common-mode range of the input op amps of the INA114 is approximately $\pm 13.75 \mathrm{~V}$ (or 1.25 V from the power supplies). As the output voltage increases, however, the linear input range will be limited by the output voltage swing of the input amplifiers, $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$. The common-mode range is related to the output voltage of the complete amplifier-see performance curve "Input Common-Mode Range vs Output Voltage".


FIGURE 3. Providing an Input Common-Mode Current Path.

A combination of common-mode and differential input signals can cause the output of $\mathrm{A}_{1}$ or $\mathrm{A}_{2}$ to saturate. Figure 4 shows the output voltage swing of $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$ expressed in terms of a common-mode and differential input voltages. Output swing capability of these internal amplifiers is the same as the output amplifier, $\mathrm{A}_{3}$. For applications where input common-mode range must be maximized, limit the output voltage swing by connecting the INA114 in a lower gain (see performance curve "Input Common-Mode Voltage Range vs Output Voltage"). If necessary, add gain after the INA114 to increase the voltage swing.
Input-overload often produces an output voltage that appears normal. For example, an input voltage of +20 V on one input and +40 V on the other input will obviously exceed the linear common-mode range of both input amplifiers. Since both input amplifiers are saturated to nearly the same output voltage limit, the difference voltage measured by the output amplifier will be near zero. The output of the INA114 will be near 0 V even though both inputs are overloaded.

## INPUT PROTECTION

The inputs of the INA114 are individually protected for voltages up to $\pm 40 \mathrm{~V}$. For example, a condition of -40 V on one input and +40 V on the other input will not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors would contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value (approximately 1.5 mA ). The typical performance curve "Input Bias Current vs Common-Mode Input Voltage" shows this input

## For Immediate Assistance, Contact Your Local Salesperson

current limit behavior. The inputs are protected even if no power supply voltage is present.

## OUTPUT VOLTAGE SENSE (SOL-16 package only)

The surface-mount version of the INA114 has a separate output sense feedback connection (pin 12). Pin 12 must be connected to the output terminal (pin 11) for proper operation. (This connection is made internally on the DIP version of the INA114.)

The output sense connection can be used to sense the output voltage directly at the load for best accuracy. Figure 5 shows how to drive a load through series interconnection resistance. Remotely located feedback paths may cause instability. This can be generally be eliminated with a high frequency feedback path through $\mathrm{C}_{1}$. Heavy loads or long lines can be driven by connecting a buffer inside the feedback path (Figure 6).


FIGURE 4. Voltage Swing of $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$.


FIGURE 5. Remote Load and Ground Sensing.


FIGURE 6. Buffered Output for Heavy Loads.


FIGURE 7. Shield Driver Circuit.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 8. RTD Temperature Measurement Circuit.


| ISA <br> TYPE | MATERIAL | SEEBECK <br> COEFFICIENT <br> $\left(\mu \mathrm{V} /{ }^{\circ} \mathbf{C}\right)$ | $\mathbf{R}_{2}$ <br> $\left(\mathbf{R}_{3}=100 \Omega\right)$ | $\mathbf{R}_{4}$ <br> $\left(\mathbf{R}_{5}+\mathbf{R}_{6}=100 \Omega\right)$ |
| :--- | :---: | :---: | :---: | :---: |
| E | Chromel <br> Constantan <br> Iron <br> Constantan <br> Chromel <br> Alumel | 58.5 | $3.48 \mathrm{k} \Omega$ | $56.2 \mathrm{k} \Omega$ |
| T | 39.4 | $5.23 \mathrm{k} \Omega$ | $80.6 \mathrm{k} \Omega$ |  |
| Copper <br> Constantan | 38.0 | $5.49 \mathrm{k} \Omega$ | $84.5 \mathrm{k} \Omega$ |  |

NOTES: (1) $-2.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ at $200 \mu \mathrm{~A}$. (2) $\mathrm{R}_{7}$ provides down-scale burn-out indication.

FIGURE 9. Thermocouple Amplifier With Cold Junction Compensation.


FIGURE 10. ECG Amplifier With Right-Leg Drive.


FIGURE 11. Bridge Transducer Amplifier.


FIGURE 13. Differential Voltage to Current Converter.

## Precision INSTRUMENTATION AMPLIFIER

## FEATURES

- LOW OFFSET VOLTAGE: 50 V V max
- LOW DRIFT: $0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- LOW INPUT BIAS CURRENT: 2nA max
- HIGH COMMON-MODE REJECTION: 115dB min
- INPUT OVER-VOLTAGE PROTECTION: $\pm 40 \mathrm{~V}$
- WIDE SUPPLY RANGE: $\pm 2.25$ TO $\pm 18 \mathrm{~V}$
- LOW QUIESCENT CURRENT: 3mA max
- SOL-16 SURFACE-MOUNT PACKAGE


## APPLICATIONS

## - SWITCHED-GAIN AMPLIFIER

- BRIDGE AMPLIFIER
- THERMOCOUPLE AMPLIFIER
- RTD SENSOR AMPLIFIER
- IVEDICAL INSTRUAENTATICN
- DATA ACQUISITION


## DESCRIPTION

The INA115 is a low cost, general purpose instrumentation amplifier offering excellent accuracy. Its versatile three-op amp design and small size make it ideal for a wide range of applications. Similar to the model INA114, the INA115 provides additional connections to the input op amps, $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$, which improve gain accuracy in high gains and are useful in forming switched-gain amplifiers.
A single external resistor sets any gain from 1 to 10,000 . Internal input protection can withstand up to $\pm 40 \mathrm{~V}$ without damage.
The INA115 is laser trimmed for very low offset voltage $(50 \mu \mathrm{~V})$, drift $\left(0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)$ and high commonmode rejection ( 115 dB at $\mathrm{G}=1000$ ). It operates with power supplies as low as $\pm 2.25 \mathrm{~V}$, allowing use in battery operated and single 5V supply systems. Quiescent current is 3 mA maximum.
The INA115 is available in the SOL-16 surface-mount package, specified for the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 - Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ unless otherwise noted.

| PARAMETER | CONDITIONS | INA115BU |  |  | INA115AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT <br> Offset Voltage, RTI <br> Initial <br> vs Temperature <br> vs Power Supply <br> Long-Term Stability <br> Impedance, Differential <br> Common-Mode <br> Input Common-Mode Range <br> Safe Input Voltage <br> Common-Mode Rejection | $\begin{gathered} T_{A}=+25^{\circ} \mathrm{C} \\ T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ V_{S}= \pm 2.25 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ $\begin{gathered} V_{C M}= \pm 10 \mathrm{~V}, \Delta R_{\mathrm{S}}=1 \mathrm{k} \Omega \\ G=1 \\ G=10 \\ G=100 \\ G=1000 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \\ 80 \\ 96 \\ 110 \\ 115 \end{gathered}$ | $\begin{gathered} \pm 10+20 / \mathrm{G} \\ \pm 0.1+0.5 / \mathrm{G} \\ 0.5+2 / \mathrm{G} \\ \pm 0.2+0.5 / \mathrm{G} \\ 10^{10} \\| 6 \\ 10^{10} \\| 6 \\ \pm 13.5 \\ \\ 96 \\ 115 \\ 120 \\ 120 \end{gathered}$ | $\begin{gathered} \pm 50+100 / \mathrm{G} \\ \pm 0.25+5 / \mathrm{G} \\ 3+10 / \mathrm{G} \\ \\ \\ \pm 40 \end{gathered}$ | $\begin{gathered} 75 \\ 90 \\ 106 \\ 106 \end{gathered}$ | $\begin{gathered} \pm 25+30 / \mathrm{G} \\ \pm 0.25+5 / \mathrm{G} \\ * \\ * \\ * \\ * \\ \\ 90 \\ 106 \\ 110 \\ 110 \end{gathered}$ | $\left\lvert\, \begin{gathered} \pm 125+500 / \mathrm{G} \\ \pm 1+10 / \mathrm{G} \end{gathered}\right.$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{mo} \\ \Omega \\| \mathrm{pF} \\ \Omega \\| \mathrm{pF} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT vs Temperature |  |  | $\begin{gathered} \pm 0.5 \\ \pm 8 \end{gathered}$ | $\pm 2$ |  | * | $\pm 5$ | $\begin{gathered} \mathrm{nA} \\ \mathrm{pA}^{\circ} \mathrm{C} \end{gathered}$ |
| OFFSET CURRENT vs Temperature |  |  | $\begin{gathered} \pm 0.5 \\ \pm 8 \end{gathered}$ | - $\pm 2$ |  | * | $\pm 5$ | $\begin{gathered} \mathrm{nA} \\ \mathrm{pA} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| NOISE VOLTAGE, RTI $\begin{aligned} & f=10 \mathrm{~Hz} \\ & f=100 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \\ & f_{B}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Noise Current $\begin{aligned} & f=10 \mathrm{~Hz} \\ & \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ | $\mathrm{G}=1000, \mathrm{R}_{\mathrm{S}}=0 \Omega$ |  | $\begin{aligned} & 15 \\ & 11 \\ & 11 \\ & 0.4 \\ & 0.4 \\ & 0.2 \\ & 18 \\ & \hline \end{aligned}$ |  |  |  |  | $\begin{aligned} & n \mathrm{~V} / \sqrt{\mathrm{Hz}} \\ & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \mu \mathrm{Vp}-\mathrm{p} \\ & \mathrm{pA} \sqrt{\mathrm{~Hz}} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ & \mathrm{pAp}-\mathrm{p} \\ & \hline \end{aligned}$ |
| GAIN <br> Gain Equation Range of Gain Gain Error <br> Gain vs Temperature $50 \mathrm{k} \Omega$ Resistance ${ }^{(1)}$ Nonlinearity | $\begin{aligned} & G=1 \\ & G=10 \\ & G=100 \\ & G=1000 \\ & G=1 \\ & G=1 \\ & G=10 \\ & G=100 \\ & G=1000 \\ & \hline \end{aligned}$ | 1 | $\begin{gathered} 1+\left(50 \mathrm{k} \Omega / \mathrm{R}_{\mathrm{G}}\right) \\ \pm 0.01 \\ \pm 0.02 \\ \pm 0.05 \\ \pm 0.5 \\ \pm 2 \\ \pm 25 \\ \pm 0.0001 \\ \pm 0.0005 \\ \pm 0.0005 \\ \pm 0.002 \\ \hline \end{gathered}$ | $\begin{gathered} 10000 \\ \pm 0.05 \\ \pm 0.4 \\ \pm 0.5 \\ \pm 1 \\ \pm 10 \\ \pm 100 \\ \pm 0.001 \\ \pm 0.002 \\ \pm 0.002 \\ \pm 0.01 \\ \hline \end{gathered}$ | * |  | $\begin{gathered} * \\ * \\ \pm 0.5 \\ \pm 0.7 \\ \pm 2 \\ \pm 10 \\ * \\ \pm 0.002 \\ \pm 0.004 \\ \pm 0.004 \\ \pm 0.02 \\ \hline \end{gathered}$ | $\begin{gathered} \text { V/V } \\ \text { V/V } \\ \% \\ \% \\ \% \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \text { of FSR } \\ \% \text { of FSR } \\ \% \text { of FSR } \\ \% \text { of FSR } \\ \hline \end{gathered}$ |
| OUTPUT ${ }^{(2)}$ <br> Voltage <br> Load Capacitance Stability Short Circuit Current | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}, \mathrm{~T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \\ & \mathrm{V}_{\mathrm{S}}= \pm 11.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 2.25 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} \pm 13.5 \\ \pm 10 \\ \pm 1 \end{gathered}$ | $\begin{gathered} \pm 13.7 \\ \pm 10.5 \\ \pm 1.5 \\ 1000 \\ +20 /-15 \end{gathered}$ |  | * | * | - | $\begin{gathered} V \\ V \\ V \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| FREQUENCY RESPONSE <br> Bandwidth, -3dB <br> Slew Rate <br> Settling Time, 0.01\% <br> Overload Recovery | $\begin{gathered} G=1 \\ G=10 \\ G=100 \\ G=1000 \\ V_{0}= \pm 10 V, G=10 \\ G=1 \\ G=10 \\ G=100 \\ G=1000 \end{gathered}$ | 0.3 | $\begin{gathered} 1 \\ 100 \\ 10 \\ 1 \\ 0.6 \\ 18 \\ 20 \\ 120 \\ 1100 \\ 20 \\ \hline \end{gathered}$ |  | * |  |  | MHz <br> kHz <br> kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLY <br> Voltage Range Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | $\pm 2.25$ | $\begin{array}{r}  \pm 15 \\ \pm 2.2 \end{array}$ | $\begin{gathered} \pm 18 \\ \pm 3 \\ \hline \end{gathered}$ | * | * | * | $\begin{gathered} V \\ m A \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification Operating $\theta_{\mathrm{JA}}$ |  | $\begin{array}{r} -40 \\ -40 \end{array}$ | 80 | $\begin{gathered} +85 \\ +125 \end{gathered}$ | * | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Specification same as INA115BU.

NOTE: (1) Temperature coefficient of the " $50 \mathrm{k} \Omega^{\prime \prime}$ term in the gain equation. (2) Output specifications are for output amplifier, $A_{3}$. $A_{1}$ and $A_{2}$ provide the same output voltage swing but have less output current drive. $A_{1}$ and $A_{2}$ can drive external loads of $25 \mathrm{k} \Omega \| 200 \mathrm{pF}$.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

PIN CONFIGURATIONS


PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| INA115AU | SOL-16 Surface-Mount | 211 |
| INA115BU | SOL-16 Surface-Mount | 211 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS

|  |  |  |
| :---: | :---: | :---: |
| ORDERING INFORMATION |  |  |
| MODEL | PACKAGE | TEMPERATURE RANGE |
| INA115AU INA115BU | SOL-16 Surface-Mount SOL-16 Surface-Mount | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |

DICE INFORMATION


| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{~V}_{\mathrm{O}_{1}}$ | 8 | Ref |
| 2 | Gain Sense $_{1}$ | 9 | $\mathrm{~V}_{\mathrm{O}}$ |
| 3 | $\mathrm{R}_{\mathrm{G}}$ | 10 | reeaback |
| 4 | $\mathrm{~V}_{\text {IN }}$ | 11 | $\mathrm{~V}_{+}$ |
| 5 | $\mathrm{~V}_{+1}$ | 12 | $\mathrm{R}_{\mathrm{G}}$ |
| 6 | $\mathrm{~V}_{-}$ | 13 | Gain Sense ${ }_{2}$ |
| 7 | $\mathrm{~V}_{\mathrm{O} 2}$ |  |  |

Substrate Bias: Internally connected to V -power supply.

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $141 \times 120 \pm 5$ | $3.58 \times 3.05 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing | Gold |  |

INA115 DIE TOPOGRAPHY

EE


INPUT COMMON-MODE VOLTAGE RANGE


NEGATIVE POWER SUPPLY REJECTION




## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.


INPUT BIAS AND INPUT OFFSET CURRENT vs TEMPERATURE


INPUT BIAS CURRENT
vs COMMON-MODE INPUT VOLTAGE




For Immediate Assistance, Contact Your Local Salesperson TYPICAL PERFORMANCE CURVES (CONT)
At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

At $T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}$, unless otherwise noted.



LARGE SIGNAL RESPONSE, G = 1000


SMALL SIGNAL RESPONSE, $G=1000$



## For Immediate Assistance, Contact Your Local Salesperson APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA115. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of $5 \Omega$ in series with the Ref pin will cause a typical device to degrade to approximately 80 dB CMR ( $\mathrm{G}=1$ ).
The INA115 has a separate output sense feedback connection (pin 12). Pin 12 must be connected (normally to the output terminal, pin 11) for proper operation. The output sense connection can be used to sense the output voltage directly at the load for best accuracy.

## SETTING THE GAIN

Gain of the INA115 is set by connecting a single external resistor, $\mathrm{R}_{\mathrm{G}}$ :

$$
\begin{equation*}
\mathrm{G}=1+\frac{50 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{G}}} \tag{1}
\end{equation*}
$$

Commonly used gains and resistor values are shown in Figure 1.
For $\mathrm{G}=1$, no resistor is required, but connect pins 2-3 and connect pins $14-15$. Gain peaking in $\mathrm{G}=1$ can be reduced by shorting the internal $25 \mathrm{k} \Omega$ feedback resistors (see typical performance curve Gain vs Frequency). To do this, connect pins 1-2-3 and connect pins 8-14-15.
The $50 \mathrm{k} \Omega$ term in equation 1 comes from the sum of the two internal feedback resistors. These are on-chip metal film resistors which are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA115.
The stability and temperature drift of the external gain setting resistor, $\mathbf{R}_{\mathrm{G}}$, also affects gain. $\mathbf{R}_{\mathrm{G}}$ 's contribution to gain error and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. The "force and sense" type connections illustrated in Figure 1 help reduce the effect of interconnection resistance.


FIGURE 1. Basic Connections.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SWITCHED GAIN

Figure 2 shows a circuit for digital selection of four gains. Multiplexer "on" resistance does not significantly affect gain. The resistor values required for some commonly used gain steps are shown. This circuit uses the internal $25 \mathrm{k} \Omega$ feedback resistors, so the resistor values shown cannot be scaled to a different impedance level.
Figure 3 shows an alternative switchable gain configuration. This circuit does not use the internal $25 \mathrm{k} \Omega$ feedback resistors, so the nominal values shown can be scaled to other impedance levels. This circuit is ideal for use with a precision resistor network to achieve excellent gain accuracy and lowest gain drift.

## NOISE PERFORMANCE

The INA115 provides very low noise in most applications. For differential source impedances less than $1 \mathrm{k} \Omega$, the INA103 may provide lower noise. For source impedances greater than $50 \mathrm{k} \Omega$, the INA111 FET-Input Instrumentation Amplifier may provide lower noise.
Low frequency noise of the INA115 is approximately $0.4 \mu \mathrm{Vp}-\mathrm{p}$ measured from 0.1 to 10 Hz . This is approximately one-tenth the noise of "low noise" chopper-stabilized amplifiers.

## OFFSET TRIMMING

The INA115 is laser trimmed for very low offset voltage and drift. Most applications require no external offset adjustment. Figure 4 shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed at the output. Low impedance must be maintained at this node to assure good common-mode rejection. This is achieved by buffering the trim voltage with an op amp as shown.

## INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA115 is extremely highapproximately $10^{10} \Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is typically less than $\pm 1 \mathrm{nA}$ (it can be either polarity due to cancellation circuitry). High input impedance means that this input bias current changes very little with varying input voltage.
Input circuitry must provide a path for this input bias current if the INA115 is to operate properly. Figure 5 shows various provisions for an input bias current path. Without a bias current return path, the inputs will float to a potential which exceeds the common-mode range of the INA115 and the input amplifiers will saturate. If the differential source resistance is low, a bias current return path can be connected to one input (see thermocouple example in Figure 5). With higher source impedance, using two resistors provides a balanced input with possible advantages of lower input offset voltage due bias current and better common-mode rejection.

FIGURE 2. Switched-Gain Instrumentation Amplifier (minimum components).

EEB Burr-Brown IC Data Book-Linear Products


FIGURE 3. Switched-Gain Instrumentation Amplifier (improved gain drift).


FIGURE 4. Optional Trimming of Output Offset Voltage.


FIGURE 5. Providing an Input Common-Mode Current Path.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## INPUT COMMON-MODE RANGE

The linear common-mode range of the input op amps of the INA115 is approximately $\pm 13.75 \mathrm{~V}$ (or 1.25 V from the power supplies). As the output voltage increases, however, the linear input range will be limited by the output voltage swing of the input amplifiers, $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$. The common-mode range is related to the output voltage of the complete amplifier-see performance curve "Input Common-Mode Range vs Output Voltage."
A combination of common-mode and differential input signals can cause the output of $\mathrm{A}_{1}$ or $\mathrm{A}_{2}$ to saturate. Figure 6 shows the output voltage swing of $A_{1}$ and $A_{2}$ expressed in terms of a common-mode and differential input voltages. Output swing capability of the input amplifiers, $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$ is the same as the output amplifier, $\mathrm{A}_{3}$. For applications where input common-mode range must be maximized, limit the output voltage swing by connecting the INA115 in a lower gain (see performance curve "Input Common-Mode Voltage Range vs Output Voltage"). If necessary, add gain after the INA115 to increase the voltage swing.
Input-overload often produces an output voltage that appears normal. For example, an input voltage of +20 V on one input and +40 V on the other input will obviously exceed the linear
common-mode range of both input amplifiers. Since both input amplifiers are saturated to the nearly the same output voltage limit, the difference voltage measured by the output amplifier will be near zero. The output of the INA115 will be near 0 V even though both inputs are overloaded.

## INPUT PROTECTION

The inputs of the INA115 are individually protected for voltages up to $\pm 40 \mathrm{~V}$. For example, a condition of -40 V on one input and +40 V on the other input will not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors would contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value (approximately 1.5 mA ). The typical performance curve "Input Bias Current vs Common-Mode Input Voltage" shows this input current limit behavior. The inputs are protected even if the power supply voltage is zero.

## OTHER APPLICATIONS

See the INA114 data sheet for other applications circuits of general interest.

FIGURE 6. Volage Swing of $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$.


FIGURE 7. ECG Amplifier with Right Leg Drive.


## FEATURES

- LOW INPUT BIAS CURRENT: 10fA
- BUFFERED GUARD DRIVE PINS
- LOW OFFSET VOLTAGE: 1mV
- HIGH COMMON-MODE REJECTION: 115dB (G=1000)
- LOW QUIESCENT CURRENT: 1mA
- INPUT OVER-VOLTAGE PROTECTION: $\pm 40 \mathrm{~V}$


## APPLICATIONS

- LABORATORY INSTRUMENTATION
- pH MEASUREMENT
- ION DETECTOR
- LEAKAGE CURRENT MEASUREMENT


## DESCRIPTION

The INA116 is a complete monolithic FET-input instrumentation amplifier with extremely low input bias current. Difet ${ }^{\circledR}$ inputs and special guarding techniques yield input bias currents of 10fA. Its 3-op amp topology allows gains to be set from 1 to 1000 by connecting a single external resistor.
Guard pins adjacent to both input connections can be used to drive circuit board and input cable guards to maintain extremely low input bias current.
The INA116 is available in 16 -pin plastic DIP and SOL16 surface-mount packages, specified for the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


Difet ${ }^{\boldsymbol{B}}$; Burr-Brown Corporation

International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ unless otherwise noted.

| PARAMETER | CONDITIONS | INA116P, U |  |  | INA116PA, UA |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT <br> Offset Voltage, RTI Initial vs Temperature vs Power Supply <br> Long-Term Stability <br> Bias Current <br> vs Temperature <br> Offset Current <br> vs Temperature Impedance, Differential <br> Common-Mode <br> Linear Input Voltage Range <br> Safe Input Voltage Common-Mode Rejection | $\begin{gathered} T_{A}=+25^{\circ} \mathrm{C} \\ T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ V_{S}= \pm 4.5 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ $\begin{gathered} V_{C M}= \pm 10.5 \mathrm{~V}, \Delta \mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega \\ \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \\ \mathrm{G}=1000 \end{gathered}$ | $\begin{gathered} (\mathrm{V}+)-4.5 \\ (\mathrm{~V}-)+3.0 \\ \pm 40 \\ \\ 80 \\ 96 \\ 106 \\ 106 \end{gathered}$ | $\begin{gathered} \pm 0.2 \pm 0.5 / \mathrm{G} \\ \pm 0.5 \pm 2 / \mathrm{G} \\ \pm 1 \pm 10 / \mathrm{G} \\ \pm 1+20 / \mathrm{G} \\ \pm 10 \end{gathered}$ <br> ubles Every 10 $\pm 10$ <br> ubles Every 10 $\begin{gathered} >10^{12} \\ >10^{12} \\ (\mathrm{~V}+)-3.5 \\ (\mathrm{~V}-)+2.0 \end{gathered}$ $\begin{gathered} 90 \\ 110 \\ 115 \\ 115 \end{gathered}$ | $\begin{gathered} \pm 1 \pm 5 / \mathrm{G} \\ \pm 5 \pm 30 / \mathrm{G} \\ \pm 10 \pm 100 / \mathrm{G} \\ \\ \hline \begin{array}{c}  \pm 75 \end{array} \\ \hline \end{gathered}$ | $\begin{gathered} 73 \\ 90 \\ 100 \\ 100 \end{gathered}$ | $\begin{gathered} \pm 0.2 \pm 0.5 / \mathrm{G} \\ \pm 1 \pm 5 / \mathrm{G} \end{gathered}$ | $\begin{gathered} \pm 5 \pm 10 / \mathrm{G} \\ \pm 10 \pm 30 / \mathrm{G} \\ \pm 20 \pm 100 / \mathrm{G} \\ \pm 150 \\ \pm 150 \end{gathered}$ |  |
| NOISE <br> Voltage Noise, RTI $\begin{aligned} & f=1 \mathrm{kHz} \\ & f_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Current Noise $f=1 \mathrm{kHz}$ | $\mathrm{G}=1000, \mathrm{R}_{\mathrm{S}}=0 \Omega$ |  | $\begin{gathered} 24 \\ 2 \\ 0.2 \end{gathered}$ |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vp}$-p <br> $\dagger \mathrm{A} / \sqrt{\mathrm{Hz}}$ |
| GAIN <br> Gain Equation <br> Range of Gain <br> Gain Error <br> Gain vs Temperature $50 \mathrm{k} \Omega$ Resistance ${ }^{(1)}$ Nonlinearity | $\begin{aligned} \mathrm{G} & =1 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =1000 \\ \mathrm{G} & =1 \\ \mathrm{G} & =1 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =1000 \end{aligned}$ | 1 | $\begin{gathered} 1+\left(50 \mathrm{k} \Omega / \mathrm{R}_{\mathrm{G}}\right) \\ \pm 0.01 \\ \pm 0.25 \\ \pm 0.35 \\ \pm 1.25 \\ \pm 5 \\ \pm 25 \\ \pm 0.0005 \\ \pm 0.001 \\ \pm 0.001 \\ \pm 0.005 \end{gathered}$ | $\begin{gathered} 1000 \\ \pm 0.05 \\ \pm 0.4 \\ \pm 0.5 \\ \pm 1.75 \\ \pm 10 \\ \pm 100 \\ \pm 0.005 \\ \pm 0.005 \\ \pm 0.005 \\ \pm 0.02 \end{gathered}$ | * |  | $\begin{gathered} * \\ * \\ \pm 0.5 \\ \pm 0.7 \\ \pm 2 \\ \pm 20 \\ \pm 100 \\ \pm 0.005 \\ \pm 0.01 \\ \pm 0.01 \\ \pm 0.04 \end{gathered}$ | V/V <br> V/V <br> \% <br> \% <br> \% <br> \% <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> \% of FSR <br> \% of FSR <br> \% of FSR <br> \% of FSR |
| GUARD OUTPUTS <br> Offset Voltage <br> Output Impedance <br> Current Drive |  |  | $\begin{gathered} \pm 1 \\ 1 \\ +2 /-0.05 \end{gathered}$ | $\pm 10$ |  | ** | * | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{k} \Omega \\ & \mathrm{~mA} \end{aligned}$ |
| OUTPUT <br> Voltage Positive Negative <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{aligned} & R_{L}=10 \mathrm{k} \Omega \\ & R_{L}=10 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} (\mathrm{V}+)-1 \\ (\mathrm{~V}-)+0.35 \end{gathered}$ | $\begin{gathered} (V+)-0.7 \\ (V-)+0.2 \\ 1000 \\ +5 /-12 \end{gathered}$ |  | * | ** |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| FREQUENCY RESPONSE <br> Bandwidth, -3 dB <br> Slew Rate <br> Settling Time, 0.01\% <br> Overload Recovery | $\begin{aligned} & \mathrm{G}=1 \\ & \mathrm{G}=10 \\ & \mathrm{G}=100 \\ & \mathrm{G}=1000 \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{G}=10 \text { to } 200 \\ & \mathrm{G}=1 \\ & \mathrm{G}=10 \\ & \mathrm{G}=100 \\ & \mathrm{G}=1000 \\ & 50 \% \text { Overdrive } \end{aligned}$ |  | 800 500 70 7 0.8 22 25 145 400 20 |  |  |  |  | kHz <br> kHz <br> kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLY <br> Voltage Range Current | $\mathrm{V}_{\mathrm{iN}}=0 \mathrm{~V}$ | $\pm 4.5$ | $\begin{gathered} \pm 15 \\ \pm 1 \end{gathered}$ | $\pm 18$ | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification Operating $\theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ | 80 | $\begin{gathered} 85 \\ 125 \end{gathered}$ | * | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Specification same as INA116P

NOTE: (1) Temperature coeficient of the " $50 \mathrm{k} \Omega$ " term in the gain equation.
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# High Common-Mode Voltage DIFFERENCE AMPLIFIER 

## FEATURES

- COMMON-MODE INPUT RANGE: $\pm 200 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{s}}= \pm 15 \mathrm{~V}\right)$
- PROTECTED INPUTS: $\pm 500 \mathrm{~V}$ Common-Mode $\pm 500 \mathrm{~V}$ Differential
- UNITY GAIN: 0.02\% Gain Error max
- NONLINEARITY: 0.001\% max
- CMRR: 86dB min


## DESCRIPTION

The INA117 is a precision unity-gain difference amplifier with very high common-mode input voltage range. It is a single monolithic IC consisting of a precision op amp and integrated thin-film resistor network. It can accurately measure small differential voltages in the presence of common-mode signals up to $\pm 200 \mathrm{~V}$. The INA117 inputs are protected from momentary common-mode or differential overloads up to $\pm 500 \mathrm{~V}$.
In many applications, where galvanic isolation is not essential, the INA117 can replace isolation amplifiers. This can eliminate costly isolated input-side power supplies and their associated ripple, noise and quiescent current. The INA117's $0.001 \%$ nonlinearity and 200 kHz bandwidth are superior to those of conventional isolation amplifiers.
The INA117 is available in 8-pin plastic mini-DIP and SO-8 surface-mount packages, specified for the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. The metal TO-99 models are available specified for the $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.

## APPLICATIONS

- CURRENT MONITOR
- battery cell-voltage monitor
- GROUND BREAKER
- INPUT PROTECTION
- SIGNAL ACQUISITION IN NOISY ENVIRONMENTS
- FACTORY AUTOMATION



## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS | INA117AM, SM |  |  | INA117BM |  |  | INA117P, KU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| GAIN <br> Initial ${ }^{(1)}$ <br> Error vs Temperature Nonlinearity ${ }^{(2)}$ |  |  | $\begin{gathered} 1 \\ 0.01 \\ 2 \\ 0.0002 \end{gathered}$ | $\begin{gathered} 0.05 \\ 10 \\ 0.001 \end{gathered}$ |  | * | $\begin{gathered} 0.02 \\ * \end{gathered}$ |  | * | * | $\begin{gathered} \mathrm{V} / \mathrm{V} \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \end{gathered}$ |
| OUTPUT <br> Rated Voltage Rated Current Impedance Current Limit Capacitive Load | $\begin{gathered} \mathrm{I}_{\mathrm{O}}=+20 \mathrm{~mA},-5 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{O}}=10 \mathrm{~V} \end{gathered}$ <br> To Common Stable Operation | $\begin{gathered} 10 \\ +20,-5 \end{gathered}$ | $\left\|\begin{array}{c} 12 \\ 0.01 \\ +49,-13 \\ 1000 \end{array}\right\|$ |  | * | * |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{~mA} \\ \mathrm{pF} \end{gathered}$ |
| INPUT <br> Impedance <br> Voltage Range <br> Common-Mode Rejection ${ }^{(3)}$ DC <br> $\mathrm{AC}, 60 \mathrm{~Hz}$ <br> vs Temperature, DC <br> AM, BM, P, KU <br> SM | Differential <br> Common-Mode <br> Differential <br> Common-Mode, Continuous $\begin{aligned} & V_{C M}=400 \mathrm{Vp-p} \\ & T_{A}=T_{M N} \text { to } T_{M A X} \end{aligned}$ | $\begin{gathered} \pm 10 \\ \pm 200 \\ \\ 70 \\ 66 \\ \\ 66 \\ 60 \\ \hline \end{gathered}$ | $\begin{aligned} & 800 \\ & 400 \\ & \\ & 80 \\ & 80 \\ & 75 \\ & 75 \\ & \hline \end{aligned}$ |  | 86 <br> 66 <br> 80 | 94 <br> 94 <br> 90 |  |  |  |  | $\begin{gathered} \mathrm{k} \Omega \\ \mathrm{k} \Omega \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| OFFSET VOLTAGE <br> Initial <br> KU Grade (SO-8 Package) <br> vs Temperature <br> vs Supply <br> vs Time | RTO ${ }^{(4)}$ $\begin{gathered} T_{A}=T_{M I N} \text { to } T_{M A X} \\ V_{S}= \pm 5 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ | 74 | $\begin{gathered} 120 \\ \\ 8.5 \\ 90 \\ 200 \end{gathered}$ | $\begin{gathered} 1000 \\ 40 \end{gathered}$ | 80 | * | $\begin{gathered} 1000 \\ 20 \end{gathered}$ | * | $*$ * $*$ $*$ $*$ | $2000$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{mo} \\ \hline \end{gathered}$ |
| OUTPUT NOISE VOLTAGE $\begin{aligned} & f_{\mathrm{B}}=0.01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{B}}=10 \mathrm{kHz} \end{aligned}$ | RTO ${ }^{(5)}$ |  | $\begin{gathered} 25 \\ 550 \end{gathered}$ |  |  | * |  |  | * |  | $\underset{\mathrm{nV} / \sqrt{\mathrm{Hz}}}{\mu \mathrm{Vp}-\mathrm{p}}$ |
| DYNAMIC RESPONSE <br> Gain Bandwidth, -3dB <br> Full Power Bandwidth <br> Slew Rate <br> Settling Time: 0.1\% <br> 0.01\% <br> 0.01\% | $\begin{gathered} \mathrm{V}_{\mathrm{o}}=20 \mathrm{Vp-p} \\ \mathrm{~V}_{\mathrm{O}}=10 \mathrm{~V} \text { Step } \\ \mathrm{V}_{\circ}=10 \mathrm{~V} \text { Step } \\ \mathrm{V}_{\mathrm{CM}}=10 \mathrm{~V} \text { Step, } \mathrm{V}_{\text {DIFF }}=0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 30 \\ 2 \end{gathered}$ | $\begin{aligned} & 200 \\ & 2.6 \\ & 6.5 \\ & 10 \\ & 4.5 \end{aligned}$ |  | * | * |  | * | * |  | kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLY <br> Rated <br> Voltage Range <br> Quiescent Current | Derated Performance $V_{0}=0 V$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 1.5 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 2 \end{gathered}$ | * | * | * | * |  | * | $\begin{gathered} V \\ V \\ m A \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification: AM, BM, P, KU SM <br> Operation <br> Storage |  | $\begin{aligned} & -25 \\ & -55 \\ & -55 \\ & -65 \end{aligned}$ |  | $\begin{array}{r} +85 \\ +125 \\ +125 \\ +150 \end{array}$ | * |  | * | $\begin{gathered} 0 \\ -25 \\ -40 \end{gathered}$ |  | $\begin{aligned} & +70 \\ & +85 \\ & +85 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Specification same as for INA117AM.
NOTES: (1) Connected as difference amplifier (see Figure 1). (2) Nonlinearity is the maximum peak deviation from the best-fit straight line as a percent of full-scale peak-to-peak output. (3) With zero source impedance (see discussion of common-mode rejection in Application Information section). (4) Includes effects of amplifier's input bias and offset currents. (5) Includes effects of amplifier's input current noise and thermal noise contribution of resistor network.

[^41] no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# For Immediate Assistance, Contact Your Local Salesperson 

PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS



## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| INA117P | 8-Pin Plastic DIP | 006 |
| INA117KU | SO-8 Surface Mount | 182 |
| INA117AM | TO-99 Metal | 001 |
| INA117BM | TO-99 Metal | 001 |
| INA117SM | TO-99 Metal | 001 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| INA117P | 8-Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| INA117KU | SO-8 Surface-Mount | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| INA117AM | TO-99 Metal | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA117BM | TO-99 Metal | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA117SM | TO-99 Metal | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

DICE INFORMATION


INA117 DIE TOPOGRAPHY

## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.


## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.


SMALL SIGNAL STEP RESPONSE
$\mathrm{C}_{\mathrm{L}}=0$


LARGE SIGNAL STEP RESPONSE


NEGATIVE COMMON-MODE VOLTAGE RANGE vs NEGATIVE POWER SUPPLY VOLTAGE


SMALL SIGNAL STEP RESPONSE $C_{L}=1000 \mathrm{pF}$


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation. Applications with noisy or high impedance power supply lines may require decoupling capacitors close to the device pins.
The output voltage is equal to the differential input voltage between pins 2 and 3 . The common mode input voltage is rejected.
Internal circuitry connected to the compensation pin 8 cancels the parasitic distributed capacitance between the feedback resistor, $\mathrm{R}_{2}$, and the IC substrate. For specified dynamic performance, pin 8 should be grounded or connected through a $0.1 \mu \mathrm{~F}$ capacitor to an AC ground such as $\mathrm{V}+$.


FIGURE 1. Basic Power and Signal Connections.

## COMMON-MODE REJECTION

Common-mode rejection (CMR) of the INA117 is dependent on the input resistor network, which is laser-trimmed for accurate ratio matching. To maintain high CMR, it is important to have low source impedances driving the two inputs. A $75 \Omega$ resistance in series with pin 2 or 3 will decrease CMR from 86 dB to 72 dB .

Resistance in series with the reference pins will also degrade CMR. A $4 \Omega$ resistance in series with pin 1 or 5 will decrease CMRR from 86 dB to 72 dB .
Most applications do not require trimming. Figures 2 and 3 show optional circuits that may be used for trimming offset voltage and common-mode rejection.

## TRANSFER FUNCTION

Most applications use the INA117 as a simple unity-gain difference amplifier. The transfer function is:

$$
V_{o}=V_{3}-V_{2}
$$

$\mathrm{V}_{3}$ and $\mathrm{V}_{2}$ are the voltages at pins 3 and 2.


INA117

FIGURE 2. Offset Voltage Trim Circuits.

Some applications, however, apply voltages to the reference terminals (pins 1 and 5). A more complete transfer function is:

$$
V_{o}=V_{3}-V_{2}+19 \cdot V_{5}-18 \cdot V_{1}
$$

$\mathrm{V}_{5}$ and $\mathrm{V}_{1}$ are the voltages at pins 5 and 1.

## For Immediate Assistance, Contact Your Local Salesperson

## MEASURING CURRENT

The INA117 can be used to measure a current by sensing the voltage drop across a series resistor, $\mathrm{R}_{\mathrm{s}}$. Figure 4 shows the INA117 used to measure the supply currents of a device under test. The circuit in Figure 5 measures the output current of a power supply. If the power supply has a sense connection, it can be connected to the output side of $\mathrm{R}_{\mathrm{S}}$ to eliminate the voltage-drop error. Another common application is current-to-voltage conversion as shown in Figure 6.


FIGURE 3. CMR Trim Circuit.


FIGURE 4. Measuring Supply Currents of Device Under Test.

${ }^{*} R_{C}=R_{S}$ Not needed if $R_{S}$ is less than $20 \Omega$-see text.

FIGURE 5. Measuring Power Supply Output Current.


FIGURE 6. Current to Voltage Converter.

In all cases, the sense resistor imbalances the input resistor matching of the INA117, degrading its CMR. Also, the input impedance of the INA117 loads $\mathrm{R}_{\mathrm{s}}$, causing gain error in the voltage-to-current conversion. Both of these errors can be easily corrected.
The CMR error can be corrected with the addition of a compensation resistor, $R_{C}$, equal in value to $R_{s}$ as shown in Figures 4, 5, and 6. If $R_{s}$ is less than $20 \Omega$, the degradation in CMR is negligible and $R_{C}$ can be omitted. If $R_{s}$ is larger than approximately $2 \mathrm{k} \Omega$, trimming $\mathrm{R}_{\mathrm{C}}$ may be required to achieve greater than 86 dB CMR. This is because the actual INA117 input impedances have $1 \%$ typical mismatch.
If $\mathrm{R}_{\mathrm{s}}$ is more than approximately $100 \Omega$, the gain error will be greater than the $0.02 \%$ specification of the INA117. This gain error can be corrected by slightly increasing the value of $\mathrm{R}_{\mathrm{s}}$. The corrected value, $\mathrm{R}_{\mathrm{s}}{ }^{\prime}$, can be calculated by-

$$
\mathrm{R}_{\mathrm{s}}^{\prime}=\frac{\mathrm{R}_{\mathrm{s}} \cdot 380 \mathrm{k} \Omega}{380 \mathrm{k} \Omega-\mathrm{R}_{\mathrm{s}}}
$$

Example: For a $1 \mathrm{~V} / \mathrm{mA}$ transfer function, the nominal, uncorrected value for $R_{s}$ would be $1 \mathrm{k} \Omega$. A slightly larger value, $\mathrm{R}_{\mathrm{s}}{ }^{\prime}=1002.6 \Omega$, compensates for the gain error due to loading.
The $380 \mathrm{k} \Omega$ term in the equation for $\mathrm{R}_{\mathrm{s}}{ }^{\prime}$ has a tolerance of $\pm 25 \%$, so sense resistors above approximately $400 \Omega$ may require trimming to achieve gain accuracy better than $0.02 \%$.
Of course, if a buffer amplifier is added as shown in Figure 7, both inputs see a low source impedance, and the sense resistor is not loaded. As a result, there is no gain error or CMR degradation. The buffer amplifier can operate as a unity gain buffer or as an amplifier with noninverting gain. Gain added ahead of the INA117 improves both CMR and signal-to-noise. Added gain also allows a lower voltage drop across the sense resistor. The OPA1013 is a good choice for the buffer amplifier since both its input and output can swing close to its negative power supply.


FIGURE 7. Current Sensing with Input Buffer.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

Figure 8 shows very high input impedance buffer used to measure low leakage currents. Here, the buffer op amp is powered with an isolated, split-voltage power supply. Using an isolated power supply allows full $\pm 200 \mathrm{~V}$ common-mode input range.

## NOISE PERFORMANCE

The noise performance of the INA117 is dominated by the internal resistor network. The thermal or Johnson noise of
these resistors produces approximately $550 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ noise. The internal op amp contributes virtually no excess noise at frequencies above 100 Hz .

Many applications may be satisfied with less than the full 200 kHz bandwidth of the INA117. In these cases, the noise can be reduced with a low-pass filter on the output. The twopole filter shown in Figure 9 limits bandwidth to 1 kHz and reduces noise by more than $15: 1$. Since the INA117 has a $1 / \mathrm{f}$ noise corner frequency of approximately 100 Hz , a cutoff frequency below 100 Hz will not further reduce noise.


FIGURE 8. Leakage Current Measurement Circuit.


FIGURE 9. Output Filter for Noise Reduction.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 10. Reducing Differential Gain.


FIGURE 11. Summing $\mathrm{V}_{\mathrm{x}}$ in Output.


FIGURE 12. Common-Mode Voltage Monitoring.


FIGURE 13. Offsetting or Boosting Common-Mode Voltage Range for Reduced Power Supply Voltage Operation.


FIGURE 14. Battery Cell Voltage Monitor.

Or, Call Customer Service at 1-800-548-6132 (USA Only)


FIGURE 15. Measuring Amplifier Load Current.


FIGURE 16. AC-Coupled INA117.

# Precision, Low Power INSTRUMENTATION AMPLIFIER 

## FEATURES

- LOW OFFSET VOLTAGE: $50 \mu \mathrm{~V}$ max
- LOW DRIFT: $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- LOW INPUT BIAS CURRENT: 5nA max
- HIGH CMR: 110dB min
- INPUTS PROTECTED TO $\pm 40 \mathrm{~V}$
- WIDE SUPPLY RANGE: $\pm 1.35$ to $\pm 18 \mathrm{~V}$
- LOW QUIESCENT CURRENT: 350 $\mu \mathrm{A}$
- 8-PIN PLASTIC DIP, SO-8


## DESCRIPTION

The INA118 is a low power, general purpose instrumentation amplifier offering excellent accuracy. Its versatile 3-op amp design and small size make it ideal for a wide range of applications. Current-feedback input circuitry provides wide bandwidth even at high gain ( 70 kHz at $\mathrm{G}=100$ ).
A single external resistor sets any gain from 1 to 10,000 . Internal input protection can withstand up to $\pm 40 \mathrm{~V}$ without damage.
The INA118 is laser trimmed for very low offset voltage $(50 \mu \mathrm{~V})$, drift $\left(0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)$ and high common-mode rejection ( 110 dB at $\mathrm{G}=1000$ ). It operates with power supplies as low as $\pm 1.35 \mathrm{~V}$, and quiescent current is only $350 \mu \mathrm{~A}$-ideal for battery operated systems.
The INA118 is available in 8-pin plastic DIP, and SO-8 surface-mount packages, specified for the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## APPLICATIONS

- BRIDGE AMPLIFIER
- THERMOCOUPLE AMPLIFIER
- RTD SENSOR AMPLIFIER
- MEDICAL INSTRUMENTATION
- DATA ACQUISITION


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 - Cable: BBRCORP • Telex: 066-6491 - FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

ELECTRICAL
At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ unless otherwise noted.

| PARAMETER | CONDITIONS | INA118PB, UB |  |  | INA118P, U |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT <br> Offset Voltage, RTI Initial vs Temperature vs Power Supply Long-Term Stability Impedance, Differential Common-Mode Linear Input Voltage Range <br> Safe Input Voltage Common-Mode Rejection | $\begin{gathered} T_{A}=+25^{\circ} \mathrm{C} \\ T_{A}=T_{\text {MIN }} \text { to } T_{\text {Max }} \\ V_{S}= \pm 1.35 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ $\begin{gathered} V_{C M}= \pm 10 \mathrm{~V}, \Delta \mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega \\ \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \\ \mathrm{G}=1000 \end{gathered}$ | $\begin{gathered} (V+)-1 \\ (V-)+1.1 \\ \\ 80 \\ 97 \\ 107 \\ 110 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 10 \pm 50 / \mathrm{G} \\ \pm 0.2 \pm 2 / \mathrm{G} \\ \pm 1 \pm 10 \mathrm{G} \\ \pm 0.4 \pm 5 / \mathrm{G} \\ 10^{10} \\| 1 \\ 10^{10} \\| 4 \\ (\mathrm{~V}+)-0.65 \\ (\mathrm{~V}-)+0.95 \\ \\ 90 \\ 110 \\ 120 \\ 125 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 50 \pm 500 / \mathrm{G} \\ \pm 0.5 \pm 20 / \mathrm{G} \\ \pm 5 \pm 100 / \mathrm{G} \end{gathered}$ $\pm 40$ | $\begin{gathered} 73 \\ 89 \\ 98 \\ 100 \end{gathered}$ | $\begin{gathered} \pm 25 \pm 100 / \mathrm{G} \\ \pm 0.2 \pm 5 / \mathrm{G} \\ * \\ * \\ * \\ * \\ * \end{gathered}$ | $\left\|\begin{array}{c}  \pm 125 \pm 1000 / \mathrm{G} \\ \pm 1 \pm 20 / \mathrm{G} \\ \pm 10 \pm 100 / \mathrm{G} \end{array}\right\|$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\mathrm{C}} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{mo} \\ \Omega \\| \mathrm{pF} \\ \Omega \\| \mathrm{pF} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT vs Temperature |  |  | $\begin{gathered} \pm 1 \\ \pm 40 \end{gathered}$ | $\pm 5$ |  | * | $\pm 10$ | $\begin{gathered} \mathrm{nA} \\ \mathrm{pA} /^{\circ} \mathrm{C} \end{gathered}$ |
| OFFSET CURRENT vs Temperature |  |  | $\begin{gathered} \pm 1 \\ \pm 40 \end{gathered}$ | $\pm 5$ |  | * | $\pm 10$ | $\begin{gathered} \mathrm{nA} \\ \mathrm{pA} /^{\circ} \mathrm{C} \end{gathered}$ |
| NOISE VOLTAGE, RTI $f=10 \mathrm{~Hz}$ $f=100 \mathrm{~Hz}$ $f=1 \mathrm{kHz}$ $\mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz}$ <br> Noise Current $\mathrm{f}=10 \mathrm{~Hz}$ $\mathrm{f}=1 \mathrm{kHz}$ $\mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz}$ | $\mathrm{G}=1000, \mathrm{R}_{\mathrm{S}}=0 \Omega$ |  | $\begin{gathered} 11 \\ 10 \\ 10 \\ 0.28 \\ 2.0 \\ 0.3 \\ 80 \end{gathered}$ |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mu \vee p-p$ <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> pAp-p |
| GAIN <br> Gain Equation <br> Range of Gain <br> Gain Error <br> Gain vs Temperature $50 \mathrm{k} \Omega$ Resistance ${ }^{(1)}$ Nonlinearity | $\begin{aligned} \mathrm{G} & =1 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =1000 \\ \mathrm{G} & =1 \\ \mathrm{G} & =1 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =1000 \end{aligned}$ | 1 | $\begin{gathered} 1+\left(50 \mathrm{k} \Omega / \mathrm{R}_{\mathrm{G}}\right) \\ \pm 0.01 \\ \pm 0.02 \\ \pm 0.05 \\ \pm 0.5 \\ \pm 1 \\ \pm 25 \\ \pm 0.0003 \\ \pm 0.0005 \\ \pm 0.0005 \\ \pm 0.002 \end{gathered}$ | $\begin{gathered} 10000 \\ \pm 0.024 \\ \pm 0.4 \\ \pm 0.5 \\ \pm 1 \\ \pm 10 \\ \pm 100 \\ \pm 0.001 \\ \pm 0.002 \\ \pm 0.002 \\ \pm 0.01 \end{gathered}$ | * |  | $\pm 0.1$ <br> $\pm 0.5$ <br> $\pm 0.7$ <br> $\pm 2$ <br> $\pm 10$ <br> $\pm 0.002$ <br> $\pm 0.004$ <br> $\pm 0.004$ <br> $\pm 0.02$ | V/V <br> V/V <br> \% <br> \% <br> \% <br> \% <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> \% of FSR <br> \% of FSR <br> $\%$ of FSR <br> \% of FSR |
| OUTPUT <br> Voltage: Positive Negative Single Supply High Single Supply Low Load Capacitance Stability Short Circuit Current | $\begin{gathered} R_{L}=10 \mathrm{k} \Omega \\ R_{L}=10 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{S}}=+2.7 \mathrm{~V} / 0 \mathrm{~V}\left({ }^{(2)}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\right. \\ \mathrm{V}_{\mathrm{E}}=+2.7 \mathrm{~V} / 0 \mathrm{~V}\left({ }^{(2)}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\right. \end{gathered}$ | $\begin{gathered} (V+)-1 \\ (V-)+0.35 \\ 1.8 \\ 60 \end{gathered}$ | $\begin{gathered} (\mathrm{V}+)-0.8 \\ (\mathrm{~V}-)+0.2 \\ 2.0 \\ 35 \\ 1000 \\ +5 /-12 \\ \hline \end{gathered}$ |  | * |  |  | V V <br> V <br> mV <br> pF <br> mA |
| FREQUENCY RESPONSE <br> Bandwidth, -3 dB <br> Slew Rate <br> Settling Time, 0.01\% <br> Overload Recovery | $50 \% \text { Overdrive }$ |  | 800 500 70 7 0.9 15 15 21 210 20 |  |  |  |  | kHz <br> kHz <br> kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLY <br> Voltage Range Current | $\mathrm{V}_{10}=0 \mathrm{~V}$ | $\pm 1.35$ | $\begin{array}{r}  \pm 15 \\ \pm 350 \\ \hline \end{array}$ | $\begin{array}{r}  \pm 18 \\ \pm 385 \\ \hline \end{array}$ | * | * | * | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operating $\theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ | 80 | $\begin{gathered} 85 \\ 125 \end{gathered}$ | * | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Specification same as INA118PB, UB.

NOTE: (1) Temperature coefficient of the " $50 \mathrm{k} \Omega$ " term in the gain equation. (2) $\mathrm{V}_{\mathrm{CM}}=2 \mathrm{~V}$. Common-mode input voltage range is limited. See text for discussion of low power supply and single power supply operation.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


INA118 DIE TOPOGRAPHY

| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| $1 A, 1 B^{(1)}$ | $R_{G}$ | 6 | $V_{O}$ |
| 2 | $V_{-1}$ | 7 | $V_{+}$ |
| 3 | $V_{+1 \mathbb{N}}$ | $8 A, 8 B^{(1)}$ | $R_{G}$ |
| 4 | $V_{-}$ |  |  |
| 5 | Ref |  |  |

NC = No Connection.
NOTES: (1) Connect both indicated pads.
Substrate Bias: Internally connected to V-power supply.

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $120 \times 70 \pm 5$ | $3.05 \times 1.78 \pm 0.13$ |
| Die Thickness | $14 \pm 3$ | $0.36 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.1 \times 0.1$ |
| Nacking |  |  |

## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

| MODEL | PACKAGE | PACKAGE <br> DRAWING <br> NUMBER | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: | :---: |
| INA118P | 8-Pin Plastic DIP | 006 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA118PB | 8-Pin Plastic DIP | 006 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA118U | SO-8 Surface-Mount | 182 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA118UB | SO-8 Surface-Mount | 182 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.


INPUT COMMON-MODE RANGE
vs OUTPUT VOLTAGE


NPUT COMMON-MODE RANGE
vs OUTPUT VOLTAGE







QUIESCENT CURRENT and SLEW RATE


NEGATIVE POWER SUPPLY REJECTION
vs FREQUENCY



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

 TYPICAL PERFORMANCE CURVES (CONT)At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.

INPUT BIAS AND OFFSET CURRENT vs TEMPERATURE






## For Immediate Assistance, Contact Your Local Salesperson TYPICAL PERFORMANCE CURVES (CONT)

At $T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}$, unless otherwise noted.



INPUT REFERRED NOISE, 0.1 to 10 Hz



LARGE SIGNAL RESPONSE

$100 \mu \mathrm{~s} / \mathrm{div}$

$100 \mu \mathrm{~s} / \mathrm{div}$

## APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA118. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of $12 \Omega$ in series with the Ref pin will cause a typical device to degrade to approximately 80 dB CMR ( $\mathrm{G}=1$ ).

## SETTING THE GAIN

Gain of the INA118 is set by connecting a single external resistor, $\mathrm{R}_{\mathrm{G}}$, connected between pins 1 and 8 :

$$
\begin{equation*}
\mathrm{G}=1+\frac{50 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{G}}} \tag{1}
\end{equation*}
$$

Commonly used gains and resistor values are shown in Figure 1.
The $50 \mathrm{k} \Omega$ term in Equation 1 comes from the sum of the two internal feedback resistors of $A_{1}$ and $A_{2}$. These on-chip metal film resistors are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA118.

The stability and temperature drift of the external gain setting resistor, $\mathrm{R}_{\mathrm{G}}$, also affects gain. $\mathrm{R}_{\mathrm{G}}$ 's contribution to gain accuracy and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance which will contribute additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

## DYNAMIC PERFORMANCE

The typical performance curve "Gain vs Frequency" shows that, despite its low quiescent current, the INA118 achieves wide bandwidth, even at high gain. This is due to the current-feedback topology of the INA118. Settling time also remains excellent at high gain.
The INA118 exhibits approximately 3 dB peaking at 500 kHz in unity gain. This is a result of its current-feedback topology and is not an indication of instability. Unlike an op amp with poor phase margin, the rise in response is a predictable $+6 \mathrm{~dB} /$ octave due to a response zero. A simple pole at 300 kHz or lower will produce a flat passband unity gain response.

| DESIRED <br> GAlly | $\mathbf{R}_{\mathrm{G}}$ <br> $(\Omega 4)$ | NEAREST $1 \% \mathbf{R}_{\mathrm{G}}$ <br> $(\Omega 4)$ |
| :---: | :---: | :---: |
| 1 | NC | NC |
| 2 | 50.00 k | 49.9 k |
| 5 | 12.50 k | 12.4 k |
| 10 | 5.556 k | 5.62 k |
| 20 | 2.632 k | 2.61 k |
| 50 | 1.02 k | 1.02 k |
| 100 | 505.1 | 511 |
| 200 | 251.3 | 249 |
| 500 | 100.2 | 100 |
| 1000 | 50.05 | 49.9 |
| 2000 | 25.01 | 24.9 |
| 5000 | 10.00 | 10 |
| 10000 | 5.001 | 4.99 |

NC: No Connection.


Also drawn in simplified form:


FIGURE 1. Basic Connections.

## NOISE PERFORMANCE

The INA118 provides very low noise in most applications. For differential source impedances less than $1 \mathrm{k} \Omega$, the INA103 may provide lower noise. For source impedances greater than $50 \mathrm{k} \Omega$, the INA111 FET-Input Instrumentation Amplifier may provide lower noise.
Low frequency noise of the INA118 is approximately $0.28 \mu \mathrm{Vp}-\mathrm{p}$ measured from 0.1 to $10 \mathrm{~Hz}(\mathrm{G} \geq 100)$. This provides dramatically improved noise when compared to state-of-the-art chopper-stabilized amplifiers.

## OFFSET TRIMMING

The INA118 is laser trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed at the output. The op amp buffer provides low impedance at the Ref terminal to preserve good commonmode rejection.


FIGURE 2. Optional Trimming of Output Offset Voltage.

## INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA118 is extremely highapproximately $10^{10} \Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is approximately $\pm 5 \mathrm{nA}$. High input impedance means that this input bias current changes very little with varying input voltage.
Input circuitry must provide a path for this input bias current for proper operation. Figure 3 shows various provisions for an input bias current path. Without a bias current path, the inputs will float to a potential which exceeds the commonmode range of the INA118 and the input amplifiers will saturate.
If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 3). With higher source impedance, using two equal resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.


FIGURE 3. Providing an Input Common-Mode Current Path.

## INPUT COMMON-MODE RANGE

The linear input voltage range of the input circuitry of the INA118 is from approximately 0.6 V below the positive supply voltage to 1 V above the negative supply. As a differential input voltage causes the output voltage to increase, however, the linear input range will be limited by the output voltage swing of amplifiers $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$. Thus, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage-see performance curves "Input Common-Mode Range vs Output Voltage".
Input-overload can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to their positive output swing limit, the difference voltage measured by the output amplifier will be near zero. The output of the INA118 will be near 0V even though both inputs are overloaded.

## LOW VOLTAGE OPERATION

The INA118 can be operated on power supplies as low as $\pm 1.35 \mathrm{~V}$. Performance of the INA118 remains excellent with power supplies ranging from $\pm 1.35 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$. Most parameters vary only slightly throughout this supply voltage rangesee typical performance curves. Operation at very low supply voltage requires careful attention to assure that the input voltages remain within their linear range. Voltage swing requirements of internal nodes limit the input commonmode range with low power supply voltage. Typical performance curves, "Input Common-Mode Range vs Output Voltage" show the range of linear operation for a various supply voltages and gains.

## SINGLE SUPPLY OPERATION

The INA118 can be used on single power supplies of +2.7 V to +36 V . Figure 5 shows a basic single supply circuit. The output Ref terminal is connected to ground. Zero differential input voltage will demand an output voltage of 0 V (ground). Actual output voltage swing is limited to approximately 35 mV above ground, when the load is referred to ground as shown. The typical performance curve "Output Voltage vs Output Current" shows how the output voltage swing varies with output current.
With single supply operation, $\mathrm{V}_{\text {IN }}^{+}$and $\mathrm{V}_{\text {IN }}^{-}$must both be 1.1 V above ground for linear operation. You cannot, for instance, connect the inverting input to ground and measure a voltage connected to the non-inverting input.
To illustrate the issues affecting low voltage operation, consider the circuit in Figure 5. It shows the INA118, operating from a single 3 V supply. A resistor in series with the low side of the bridge assures that the bridge output
voltage is within the common-mode range of the amplifier's inputs. Refer to the typical performance curve "Input Com-mon-Mode Range vs Output Voltage" for 3 V single supply operation.

## INPUT PROTECTION

The inputs of the INA118 are individually protected for voltages up to $\pm 40 \mathrm{~V}$. For example, a condition of -40 V on one input and +40 V on the other input will not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors would contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value of approximately 1.5 to 5 mA . The typical performance curve "Input Bias Current vs Input Overload Voltage" shows this input current limit behavior. The inputs are protected even if the power supplies are disconnected or turned off.

Figure 1 shows a simplified representation of the INA118. The more detailed diagram shown here provides additional insight into its operation.
Each input is protected by two FET transistors that provide a low series resistance under normal signal conditions, preserving excellent noise performance. When excessive voltage is applied, these transistors limit input current to approximately 1.5 to 5 mA .

The differential input voltage is buffered by $Q_{1}$ and $Q_{2}$ and impressed across $R_{G}$, causing a signal current to flow through $\mathrm{R}_{\mathrm{G}}, \mathrm{R}_{1}$ and $\mathrm{R}_{2}$. The output difference amp, $\mathrm{A}_{3}$, removes the common-mode component of the input signal and refers the output signal to the Ref terminal.
Equations in the figure describe the output voltages of $\mathrm{A}_{1}$ and $A_{2}$. The $V_{B E}$ and IR drop across $R_{1}$ and $R_{2}$ produce output voltages on $A_{1}$ and $A_{2}$ that are approximately 1 V lower than the input voltages.

$$
\begin{aligned}
& \mathrm{A}_{1} \text { Out }=\mathrm{V}_{\mathrm{CM}}-\mathrm{V}_{\mathrm{BE}}-(15 \mu \mathrm{~A} \cdot 25 \mathrm{k} \Omega)-\mathrm{V}_{\mathrm{O}} / 2 \\
& \mathrm{~A}_{2} \text { Out }=\mathrm{V}_{\mathrm{CM}}-\mathrm{V}_{\mathrm{BE}}-(15 \mu \mathrm{~A} \cdot 25 \mathrm{k} \Omega)+\mathrm{V}_{\mathrm{O}} / 2 \\
& \text { Output Swing Range } \mathrm{A}_{1}, \mathrm{~A}_{2} ;(\mathrm{V}+)-0.65 \mathrm{~V} \text { to }(\mathrm{V}-)+0.06 \mathrm{~V} \\
& \text { Amplifier Linear Input Range: }(\mathrm{V}+)-0.65 \mathrm{~V} \text { to }(\mathrm{V}-)+1.1 \mathrm{~V}
\end{aligned}
$$

## INSIDE THE INA118



FIGURE 4. INA118 Simplified Circuit Diagram.


NOTE: (1) $R_{1}$ required to create proper common-mode voltage, only for low voltage operation - see text.

FIGURE 5. Single-Supply Bridge Amplifier.


FIGURE 6. AC-Coupled Instrumentation Amplifier.
(

FIGURE 7. Thermocouple Amplifier With Cold Junction Compensation.


FIGURE 8. Differential Voltage to Current Converter.


FIGURE 9. ECG Amplifier With Right-Leg Drive.


# Precision INSTRUMENTATION AMPLIFIER 

## FEATURES

- LOW OFFSET VOLTAGE: $25 \mu \mathrm{~V}$ max
- LOW OFFSET VOLTAGE DRIFT: $0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- PIN-STRAPPED GAINS: 1, 10, 100, 1000
- LOW GAIN DRIFT: 30ppm/ ${ }^{\circ} \mathrm{C}$ max at $\mathbf{G}=100$
- HIGH COMMON-MODE REJECTION: 106 dB at $60 \mathrm{~Hz}, \mathrm{G}=100$


## APPLICATIONS

- BRIDGE AMPLIFIER
- THERMOCOUPLE AMPLIFIER
- RTD SENSOR AMPLIFIER
- MEDICAL INSTRUMENTATION
- data acouisition system
- SWITCHED-GAIN AMPLIFIER


## DESCRIPTION

The INA120 is a precision instrumentation amplifier ideal for accurate signal acquisition. It combines precision, protected-input operational amplifiers, lasertrimmed gain-setting resistors, and a high commonmode rejection difference amplifier on a single chip.
Simple pin-strapped connections set precise gains of 1 , 10,100 or 1000 . External resistors can be used to set any gain from one to 5000 . Gains can be digitally selected with an external multiplexer. Gain-sense connections on the INA120 maintain accuracy when using multiplexer or gain-switching circuitry. Low power dissipation and careful on-chip thermal management reduce warm-up drift and assure excellent long-term stability.
The INA120 is available in both plastic and ceramic 18-pin DIP packages, specified for the industrial temperature range.


[^42]Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP . Telex: 066-6491 . FAX: (602) 889-1510 . Immediate Product Info: (800) 548-6132

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise specified


PIN CONFIGURATION


## ORDERING INFORMATION

|  | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| MODEL | INA120AP | 18-Pin Plastic DIP |
| INA120BP | 18-Pin Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA120BG | 18-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA120CG | 18-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

ABSOLUTE MAXIMUM RATINGS


PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| INA120AP | 18-Pin Plastic DIP | 218 |
| INA120BP | 18-Pin Plastic DIP | 218 |
| INA120BG | 18-Pin Ceramic DIP | 158 |
| INA120CG | 18-Pin Ceramic DIP | 158 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$ unless otherwise noted.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.





Time ( $20 \mu \mathrm{~s} /$ Division)

LARGE-SIGNAL TRANSIENT RESPONSE $G=1$


Time ( $20 \mu \mathrm{~s} /$ Division $)$

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.

SMALL-SIGNAL TRANSIENT RESPONSE
$G=100$


Time ( $5 \mu \mathrm{~s} /$ Division)

LARGE-SIGNAL TRANSIENT


## APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA120. Applications with noisy or high impedance power supply lines may require decoupling capacitors close to the device pins as shown. The differential input voltage is applied to pins 16 and 3.
The output is referred to the output common reference terminal, pin 18. This terminal must have a low-impedance connection to ground. A resistance of $1 \Omega$ or greater in series with the common terminal could degrade common-mode rejection beyond the specified value.

## SETTING THE GAIN

Gains of $1,10,100$ or 1000 can be configured by interconnecting the gain-set pins as shown in the table of Figure 1. These pin-strapped gains provide best gain accuracy and drift because they are determined by the ratios of accurately trimmed and matched on-chip resistors.
Digital gain control can be achieved using an analog multiplexer as shown in Figure 2. Since the switches are in series with the high impedance gain-sense connections, pins 4 and 15 , their series resistance does not significantly affect gain error or drift. Gain error at $G=1$ is slightly higher than with direct pin connections shown in Figure 1. The gain is selected with a two-bit address, $\mathrm{A}_{0}$ and $\mathrm{A}_{1}$. The Multiplexer Enable control is directly connected to $V+$ since a logic "low" on this line would cause the input amplifiers to run open-loop.
Other gains may be set by connecting an external resistor, $\mathrm{R}_{\mathrm{G}}$, as shown in Figure 3a. Gain accuracy using an external gain-setting resistor is a function of $\mathrm{R}_{\mathrm{G}}$ and the internal $20 \mathrm{k} \Omega$ resistors. The internal resistors are typically within $\pm 0.2 \%$ of nominal value and their drift under $\pm 80 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Inaccuracy and drift of $\mathrm{R}_{\mathrm{G}}$ will contribute additional gain error and drift.
Figure 3b shows an external gain-setting resistor connected in parallel with internal resistors. By forming a portion of the
effective $R_{G}$ with internal resistors, gain accuracy and drift can be somewhat improved.
Connections available on the INA120 allow all input stage gain-setting resistors to be provided externally. A custom precision resistor network could be connected to provide the highest accuracy and lowest gain drift for non-standard gains. Impedance of this external network should be made close to that of the internal network for best performance.

## OFFSET TRIMMING

Many applications require no external offset voltage trimming. Figure 4 shows optional circuits for trimming offset voltage. Since the INA120 has two amplification stages, the offset voltage is comprised of two components-the input stage offset and output stage offset.
The input stage offset is equal to the combined offset of op $\operatorname{amps} \mathrm{A}_{1}$ and $\mathrm{A}_{2}$. This input stage offset dominates at high gain. When used in gains of 100 to 1000 , it is often sufficient to adjust the input stage offset with a potentiometer connected to pins 6 and 7 as shown. Connect both inputs to ground and adjust for 0 V at the output, pin 1. Do not use pins 6 and 7 to trim offset voltage at $\mathrm{G}=1$ or to correct for offset in devices following the INA120 since this can cause excessive offset voltage drift.
At $\mathrm{G}=1$, offset is dominated by the output stage. Output stage offset can be trimmed by applying a correction voltage at the output reference terminal, pin 18. Low impedance must be maintained at this node to preserve the high CMR of the INA120. This is achieved by buffering the trim voltage with an op amp as shown.
At intermediate gains it may be necessary to provide both input stage and output stage offset adjustments. Again, ground both inputs. Connect a jumper between pins 9 and 11 (temporarily connects the INA120 in high gain) and adjust $\mathrm{R}_{1}$ for 0 V at the output, pin 1 . Then disconnect the jumper and adjust the output offset control for 0 V output.

Or, Call Customer Service at 1-800-548-6132 (USA Only)


FIGURE 1. Basic Connection.


FIGURE 2. Digital Gain Control.

EE

(a)

$$
G=1+\frac{44 k \Omega}{R_{1} \| 444 \Omega}
$$

| $\mathbf{R}_{1}$ | $\mathbf{G}$ |
| :---: | :---: |
| $440 \Omega$ | 200 |
| $110 \Omega$ | 500 |


(b)

FIGURE 3. External Gain-Setting Resistors.

## INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA120 is extremely highapproximately $10^{10} \Omega$. This does not mean, however, that no current flows in the input terminals. The input bias current of the INA120 is typically $\pm 10 \mathrm{nA}$ (it can be either polarity). High input impedance means that this input bias current changes very little with varying input voltage.
Input circuitry must provide a path for this input bias current if the INA120 is to function. Figure 5 shows various provisions for an input bias current path. Without an appropriate current path, the inputs will float to a potential which
exceeds the common-mode range of the INA120 and the input amplifiers will saturate.

## INPUT PROTECTION

The inputs of the INA120 are protected for input voltages up to 2 V beyond the power supply voltages. If the input can exceed these conditions, input clamp diodes should be provided as shown in Figure 6. $\mathrm{R}_{\mathrm{s}}$ may not be required if the input cannot supply more than 100 mA . If the input can supply larger currents, choose $\mathrm{R}_{\mathrm{s}}$ according to the maximum source voltage, limiting current to under 100 mA .

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 4. Offset Adjustment Circuits.



FIGURE 6. Input Protection Circuit.

FIGURE 5. Providing an Input Bias Current Path.
=3

| ISA <br> TYPE | MATERIAL | SEEBECK <br> COEFFIIIENT <br> $\left(\mu \mathbf{V} /{ }^{\circ}\right)$ | $\mathbf{R}_{2}$ <br> $\left(\mathbf{R}_{3}=100 \Omega\right)$ | $\mathbf{R}_{4}$ <br> $\left(\mathbf{R}_{5}+\mathbf{R}_{6}=100 \Omega\right)$ |
| :---: | :---: | :---: | :---: | :---: |
| E | Chromel <br> Constantan <br> ron | 58.5 | 3.48 k | 56.2 k |
| J | 50.2 | 4.12 k | 64.9 k |  |
| K | Constantan <br> Chromel <br> Alumel | 39.4 | 5.23 k | 80.6 k |
| T | Copper <br> Constantan | 38.0 | 5.49 k | 84.5 k |



FIGURE 7. Thermocouple Amplifier With Cold Junction Compensation.


FIGURE 8. Guard Drive Circuit.


## Precision G = 100 INSTRUMENTATION AMPLIFIER

## FEATURES

- LOW OFFSET VOLTAGE: 50 V V max
- LOW DRIFT: $0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- LOW INPUT BIAS CURRENT: 2nA max
- HIGH COMMON-MODE REJECTION: 110dB min
- INPUT OVERVOLTAGE PROTECTION: $\pm 40 \mathrm{~V}$
- WIDE SUPPLY RANGE: $\pm 2.25$ to $\pm 18 \mathrm{~V}$
- LOW QUIESCENT CURRENT: 3mA
- 8-PIN PLASTIC DIP, SOL-16 SOIC


## DESCRIPTION

The INA131 is a low cost, general purpose $\mathrm{G}=100$ instrumentation amplifier offering excellent accuracy. Its 3-op amp design and small size make it ideal for a wide range of applications.
On-chip laser trimmed resistors accurately set a fixed gain of 100 . The INA131 is laser trimmed to achieve very low offset voltage $(50 \mu \mathrm{~V})$, drift $\left(0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)$ and high CMR ( 110 dB ). Internal input protection can withstand up to $\pm 40 \mathrm{~V}$ inputs without damage.
The INA131 is available in 8-pin plastic DIP and SOL-16 surface-mount packages. They are specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## APPLICATIONS

- bridge amplifier
- THERMOCOUPLE AMPLIFIER
- RTD SENSOR AMPLIFIER
- iviedical instiruinientation
- DATA ACQUISITION



## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$, unless otherwise noted.


* Specification same as INA131BP/BU.

NOTES: (1) $R_{L}=10 \mathrm{k} \Omega$. (2) Absolute value of internal gain-setting resistors. (Gain depends on resistor ratios.)

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{R}_{\mathrm{G}}$ | 6 | $\mathrm{~V}_{\circ}$ |
| 2 | $\mathrm{~V}_{\text {IN }}$ | 7 | Feedback |
| 3 | $\mathrm{~V}_{\mathrm{I}_{\mathrm{IN}}}$ | 8 | $\mathrm{~V}_{+}$ |
| 4 | $\mathrm{~V}_{-}$ | 9 | $\mathrm{R}_{\mathrm{G}}$ |
| 5 | $R^{-}$ |  |  |

NC = No Connection.
Substrate Bias: Internally connected to V-power supply.

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |  |
| :--- | :---: | :---: | :---: |
| Die Size | $141 \times 120 \pm 5$ | $3.58 \times 3.05 \pm 0.13$ |  |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |  |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |  |
| Backing | Gold |  |  |

INA131 DIE TOPOGRAPHY

## PIN CONFIGURATIONS



## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage ....................................................................... $\pm 18 \mathrm{~V}$ |  |
| :---: | :---: |
| Input Voltage Range ................................................................ $\pm 40 \mathrm{~V}$ |  |
| Output Short-Circuit (to ground) ......................................... Continuous |  |
| Operating Temperature ........................................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Storage Temperature .............................................. $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Junction Temperature ........................................................... $+150^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering -10s) . | $+300^{\circ} \mathrm{C}$ |

## * <br> ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| INA131AP | 8-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA131BP | 8-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA131AU | SOL-16 Surface-Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| INA131BU | SOL-16 Surface-Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| INA131AP | 8-Pin Plastic DIP | 006 |
| INA131BP | 8-Pin Plastic DIP | 006 |
| INA131AU | SOL-16 Surface Mount | 211 |
| INA131BU | SOL-16 Surface Mount | 211 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## TYPICAL PERFORMANCE CURVES

At $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.


INPUT COMMON-MODE VOLTAGE RANGE


INPUT- REFERRED NOISE VOLTAGE





## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

At $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$, unless otherwise noted.







르룰

## TYPICAL PERFORMANCE CURVES (CONT)

At $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.



SMALL SIGNAL RESPONSE, $G=100$



LARGE SIGNAL RESPONSE, $\mathrm{G}=100$


INPUT-REFERRED NOISE, 0.1 to 10 Hz


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA131. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of $5 \Omega$ in series with the Ref pin will cause a device with 110 dB CMR to degrade to approximately 106 dB CMR.

## SETTING THE GAIN

No external resistors are required for $G=100$. On-chip laser-trimmed resistors set the gain, providing excellent gain accuracy and temperature stability. Gain is distributed between the input and output stages of the INA131. Bandwidth is increased by approximately five times (compared to the INA114 in $G=100$ ). Input common-mode range is also improved (see "Input Common-Mode Range").
Although the INA131 is primarily intended for fixed $\mathrm{G}=100$ applications, the gain can be increased by connecting an external resistor to the $\mathrm{R}_{\mathrm{G}}$ pins. The internal resistors are trimmed for precise ratios, not to absolute values, so the influence of an external resistor will vary from device to
device. Absolute accuracy of the internal values is $\pm 40 \%$. The nominal gain with an external $\mathrm{R}_{\mathrm{G}}$ resistor can be calculated by:

$$
\begin{equation*}
\mathrm{G}=100+\frac{250 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{G}}} \tag{1}
\end{equation*}
$$

Where: $R_{G}$ is the external gain resistor. Accuracy of the $250 \mathrm{k} \Omega$ term is $\pm 40 \%$.

The stability and temperature drift of the external gain setting resistor, $\mathrm{R}_{\mathrm{G}}$, also affects gain. $\mathrm{R}_{\mathrm{G}}$ 's contribution to gain accuracy and drift can be directly inferred from the gain equation (1).

## NOISE PERFORMANCE

The INA131 provides very low noise in most applications. For differential source impedances less than $1 \mathrm{k} \Omega$, the INA103 may provide lower noise. For source impedances greater than $50 \mathrm{k} \Omega$, the INA111 FET-Input Instrumentation Amplifier may provide lower noise.
Low frequency noise of the INA131 is approximately $0.4 \mu \mathrm{Vp}-\mathrm{p}$ measured from 0.1 to 10 Hz . This is approximately one-tenth the noise of state-of-the-art chopper-stabilized amplifiers.


FIGURE 1. Basic Connections.

르를

## OFFSET TRIMMING

The INA131 is laser trimmed for very low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed at the output. Low impedance must be maintained at this node to assure good common-mode rejection. This is achieved by buffering trim voltage with an op amp as shown.


FIGURE 2. Optional Trimming of Output Offset Voltage.

## INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA131 is extremely highapproximately $10^{10} \Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is typically less than $\pm \operatorname{lnA}$ (it can be either polarity due to cancellation circuitry). High input impedance means that this input bias current changes very little with varying input voltage.
Input circuitry must provide a path for this input bias current if the INA131 is to operate properly. Figure 3 shows various provisions for an input bias current path. Without a bias current return path, the inputs will float to a potential which exceeds the common-mode range of the INA131 and the input amplifiers will saturate. If the differential source resistance is low, bias current return path can be connected to one input (see thermocouple example in Figure 3). With higher source impedance, using two resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better common-mode rejection.

## INPUT COMMON-MODE RANGE

The linear common-mode range of the input op amps of the INA131 is approximately $\pm 13.75 \mathrm{~V}$ (or 1.25 V from the power supplies). As the output voltage increases, however, the linear input range is limited by the output voltage swing of the input amplifiers, $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$. The $5 \mathrm{~V} / \mathrm{V}$ output stage gain of the INA131 reduces this effect. Compared to the


FIGURE 3. Providing an Input Common-Mode Current Path.

INA114 and other unity output gain instrumentation amplifiers, the INA131 provides several additional volts of input common-mode range with full output voltage swing. See the typical performance curve "Input Common-Mode Range vs Output Voltage".
Input-overload often produces an output voltage that appears normal. For example, an input voltage of +20 V on one input and +40 V on the other input will obviously exceed the linear common-mode range of both input amplifiers. Since both input amplifiers are saturated to the nearly the same output voltage limit, the difference voltage measured by the output amplifier will be near zero. The output of the INA131 will be near 0 V even though both inputs are overloaded.

## INPUT PROTECTION

The inputs of the INA131 are individually protected for voltages up to $\pm 40 \mathrm{~V}$. For example, a condition of -40 V on one input and +40 V on the other input will not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors would contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value (approximately 1.5 mA ). The typical performance curve "Input Bias Current vs Input Voltage" shows this input current limit behavior. The inputs are protected even if no power supply voltage is present.

## Or, Call Cusiomer Service at 1-800-548-6132 (USA Only)

OUTPUT VOLTAGE SENSE (SOL-16 package only)
The surface-mount version of the INA131 has a separate output sense feedback connection (pin 12). Pin 12 must be connected to the output terminal (pin 11) for proper operation. (This connection is made internally on the DIP version of the INA131.)


FIGURE 4. Remote Load and Ground Sensing.

The output sense connection can be used to sense the output voltage directly at the load for best accuracy. Figure 4 shows how to drive a load through series interconnection resistance. Remotely located feedback paths may cause instability. This can be generally be eliminated with a high frequency feedback path through $\mathrm{C}_{1}$. Heavy loads or long lines can be driven by connecting a buffer inside the feedback path (Figure 5).


FIGURE 5. Buffered Output for Heavy Loads.

FIGURE 6. Shield Driver Circuit.


FIGURE 7. RTD Temperature Measurement Circuit.


NOTES: (1) $-2.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ at $200 \mu \mathrm{~A}$. (2) $\mathrm{R}_{7}$ provides down-scale burn-out indication.
FIGURE 9. Thermocouple Amplifier with Cold Junction Compensation.


FIGURE 9. Bridge Transducer Amplifier.


FIGURE 11. Differential Voltage to Current Converter.

INA2128

## PRELIMINARY INFORMATION

 SUBJECT TO CHANGE WITHOUT NOTICE
## Dual, Low Power INSTRUMENTATION AMPLIFIER

## FEATURES

- LOW OFFSET VOLTAGE: $75 \mu \mathrm{~V}$ max
- LOW DRIFT: $0.75 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- LOW INPUT BIAS CURRENT: 2nA max
- HIGH CMR: 110dB min
- INPUTS PROTECTED TO $\pm 40 \mathrm{~V}$
- WIDE SUPPLY RANGE: $\pm \mathbf{2 . 2 5}$ to $\pm \mathbf{1 8 V}$
- LOW QUIESCENT CURRENT: 1mA Total
- 16-PIN PLASTIC DIP, SOL-16


## APPLICATIONS

- BRIDGE AMPLIFIER
- THERMOCOUPLE AMPLIFIER
- RTD SENSOR AMPLIFIER
- MEDICAL INSTRUMENTATION
- DATA ACQUISITION


## DESCRIPTION

The INA2128 is a low power, general purpose instrumentation amplifier offering excellent accuracy. Its versatile 3-op amp design and small size make it ideal for a wide range of applications. Current-feedback input circuitry provides wide bandwidth even at high gain ( 200 kHz at $\mathrm{G}=100$ ).

A single external resistor sets any gain from 1 to 10,000 . Internal input protection can withstand up to $\pm 40 \mathrm{~V}$ without damage.

The INA2128 is laser trimmed for very low offset voltage $(75 \mu \mathrm{~V})$, drift $\left(0.75 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)$ and high commonmode rejection ( 110 dB at $\mathrm{G}=1000$ ). It operates with power supplies as low as $\pm 2.25 \mathrm{~V}$, and quiescent current is only $500 \mu \mathrm{~A}$ per amplifier-ideal for battery operated systems.
The INA2128 is available in 16-pin plastic DIP, and SOL-16 surface-mount packages, specified for the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 . Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega$ unless otherwise noted.

| PARAMETER | CONDITIONS | INA2128P, U |  |  | INA2128PA; UA |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT <br> Offset Voltage, RTI Initial vs Temperature vs Power Supply Long-Term Stability Impedance, Differential Common-Mode <br> Linear Input Voltage Range <br> Safe Input Voltage Common-Mode Rejection | $\begin{gathered} T_{A}=+25^{\circ} \mathrm{C} \\ T_{A}=T_{\text {MIN }} \text { To } T_{\text {MAX }} \\ V_{S}= \pm 2.25 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ $\begin{gathered} V_{\mathrm{O}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CM}}= \pm 12.5 \mathrm{~V}, \Delta \mathrm{R}_{\mathrm{s}}=1 \mathrm{k} \Omega \\ \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \\ \mathrm{G}=1000 \end{gathered}$ | $\begin{gathered} 80 \\ 97 \\ 107 \\ 110 \end{gathered}$ | $\begin{gathered} \pm 10 \pm 50 / \mathrm{G} \\ \pm 0.2 \pm 2 / \mathrm{G} \\ \pm 1 \pm 10 / \mathrm{G} \\ \pm 0.4 \pm 5 / \mathrm{G} \\ 10^{10} \\| 1 \\ 10^{10} \\| 4 \\ (\mathrm{~V}+)-2 \\ (\mathrm{~V}-)+2 \\ \\ 90 \\ 110 \\ 120 \\ 125 \end{gathered}$ | $\begin{gathered} \pm 75 \pm 750 / \mathrm{G} \\ \pm 0.75 \pm 20 / \mathrm{G} \\ \pm 5 \pm 100 / \mathrm{G} \\ \\ \\ \pm 40 \end{gathered}$ | $\begin{gathered} 73 \\ 89 \\ 98 \\ 100 \end{gathered}$ | $\begin{gathered} \pm 25 \pm 100 / \mathrm{G} \\ \pm 0.2 \pm 5 / \mathrm{G} \end{gathered}$ | $\begin{gathered} \pm 125 \pm 1000 / \mathrm{G} \\ \pm 1 \pm 20 / \mathrm{G} \\ \pm 10 \pm 100 / \mathrm{G} \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{mo} \\ \Omega \\| \mathrm{pF} \\ \Omega \\| \mathrm{pF} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT vs Temperature Offset Current vs Temperature |  |  | $\begin{gathered} \pm 1 \\ \pm 80 \\ \pm 1 \\ \pm 80 \end{gathered}$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ |  | * | $\begin{aligned} & \pm 5 \\ & \pm 5 \end{aligned}$ | $\begin{gathered} \mathrm{nA} \\ \mathrm{pA}^{\circ} \mathrm{C} \\ \mathrm{nA} \\ \mathrm{pA} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| NOISE VOLTAGE, RTI $\begin{aligned} & f=10 \mathrm{~Hz} \\ & f=100 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \\ & f_{B}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Noise Current $f=10 \mathrm{~Hz}$ $f=1 \mathrm{kHz}$ $\mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz}$ | $\mathrm{G}=1000, \mathrm{R}_{\mathrm{S}}=0 \Omega$ |  | $\begin{gathered} 12 \\ 7 \\ 7 \\ 0.3 \\ 0.5 \\ 0.3 \\ 25 \end{gathered}$ |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $\mu \vee p-p$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ pAp-p |
| GAIN <br> Gain Equation <br> Range of Gain <br> Gain Error <br> Gain vs Temperature $50 \mathrm{k} \Omega$ Resistance ${ }^{(1)}$ Nonlinearity | $\begin{aligned} \mathrm{G} & =1 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =1000 \\ \mathrm{G} & =1 \\ \mathrm{G} & =1 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =1000 \end{aligned}$ | 1 | $\begin{gathered} 1+\left(50 \mathrm{k} \Omega / \mathrm{R}_{\mathrm{G}}\right) \\ \pm 0.01 \\ \pm 0.02 \\ \pm 0.05 \\ \pm 0.5 \\ \pm 1 \\ \pm 25 \\ \pm 0.0003 \\ \pm 0.0005 \\ \pm 0.0005 \\ \pm 0.002 \end{gathered}$ | $\begin{gathered} 10000 \\ \pm 0.024 \\ \pm 0.4 \\ \pm 0.5 \\ \pm 1 \\ \pm 10 \\ \pm 100 \\ \pm 0.001 \\ \pm 0.002 \\ \pm 0.002 \\ \pm 0.01 \end{gathered}$ | * |  | $\begin{gathered} \pm 0.1 \\ \pm 0.5 \\ \pm 0.7 \\ \pm 2 \\ \pm 10 \\ \star \\ \pm 0.002 \\ \pm 0.004 \\ \pm 0.004 \\ \pm 0.02 \end{gathered}$ | V/V <br> V/V <br> \% <br> \% <br> \% <br> \% <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> \% of FSR <br> \% of FSR <br> \% of FSR <br> \% of FSR |
| OUTPUT <br> Voltage: Positive Negative <br> Load Capacitance Stability Short-Circuit Current | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \left(V_{+}\right)-1 \\ & (V-)+1 \end{aligned}$ | $\begin{gathered} (\mathrm{V}+)-0.8 \\ (\mathrm{~V}-)+0.8 \\ 1000 \\ +5 /-12 \end{gathered}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| FREQUENCY RESPONSE <br> Bandwidth, -3 dB <br> Slew Rate Settling Time, 0.01\% | $\begin{gathered} G=1 \\ G=10 \\ G=100 \\ G=1000 \\ V_{0}= \pm 10 \mathrm{~V}, \mathrm{G}=10 \\ \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \\ \mathrm{G}=1000 \\ 50 \% \text { Overdrive } \end{gathered}$ |  | $\begin{gathered} 700 \\ 700 \\ 200 \\ 20 \\ 4.5 \\ 6 \\ 6 \\ 8 \\ 70 \\ 4 \end{gathered}$ |  |  |  |  | kHz <br> kHz <br> kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLY <br> Voltage Range Current, Per Amplifier | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | $\pm 2.25$ | $\begin{gathered} \pm 15 \\ \pm 500 \\ \hline \end{gathered}$ | $\pm 18$ | * | * | * | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operating $\theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ | 80 | $\begin{gathered} 85 \\ 125 \end{gathered}$ | * | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Specification same as INA2128PB, UB.

NOTE: (1) Temperature coefficient of the " $50 \mathrm{k} \Omega$ " term in the gain equation.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Dual, Low Power INSTRUMENTATION AMPLIFIER

## FEATURES

- LOW OFFSET VOLTAGE: $80 \mu \mathrm{~V}$ max
- LOW DRIFT: $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- EXCELLENT GAIN ACCURACY: $\pm 0.01 \%$ at $\mathrm{G}=10$
- LOW INPUT BIAS CURRENT: 2nA max
- HIGH CMR: 107dB min
- INPUTS PROTECTED TO $\pm 40 \mathrm{~V}$
- WIDE SUPPLY RANGE: $\pm \mathbf{2 . 2 5}$ to $\pm \mathbf{1 8 V}$
- LOW QUIESCENT CURRENT: 1mA Total
- 16-PIN PLASTIC DIP, SOL-16


## APPLICATIONS

## - BRIDGE AMPLIFIER

- THERMOCOUPLE AMPLIFIER
- RTD SENSOR AMPLIFIER
- MEDICAL INSTRUMENTATION
- DATA ACQUISITION



## DESCRIPTION

The INA2141 is a low power, dual instrumentation amplifier offering excellent accuracy. Its versatile 3op amp design and small size make it ideal for a wide range of applications. Current-feedback input circuitry provides wide bandwidth even at high gain $(200 \mathrm{kHz}$ at $\mathrm{G}=100$ ).

Simple pin connections set an accurate gain of 10 or $100 \mathrm{~V} / \mathrm{V}$ without external resistors. Internal input protection can withstand up to $\pm 40 \mathrm{~V}$ without damage.

The INA2141 is laser trimmed for very low offset voltage $(80 \mu \mathrm{~V})$, drift $\left(1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)$ and high commonmode rejection ( 107 dB at $\mathrm{G}=100$ ). It operates with power supplies as low as $\pm 2.25 \mathrm{~V}$, and quiescent current is only $500 \mu \mathrm{~A}$ per amplifier-ideal for battery operated systems.
The INA2141 is available in 16-pin plastic DIP, and SOL-16 surface-mount packages, specified for the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


[^43] Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ unless otherwise noted.

| PARAMETER | CONDITIONS | INA2141P, U |  |  | INA2141PA, UA |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT <br> Offset Voltage, RTI <br> vs Temperature <br> vs Power Supply <br> Long-Term Stability <br> Impedance, Differential <br> Common-Mode <br> Linear Input Voltage Range <br> Safe Input Voltage Common-Mode Rejection | $\begin{aligned} \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \end{aligned}$ $\begin{gathered} \mathrm{V}_{\mathrm{CM}}= \pm 12.5 \mathrm{~V}, \Delta \mathrm{R}_{\mathrm{s}}=1 \mathrm{k} \Omega \\ \mathrm{G}=10 \\ \mathrm{G}=100 \end{gathered}$ | $\begin{gathered} 97 \\ 107 \end{gathered}$ | $\pm 20$ $\pm 15$ 0.5 0.2 2 1 1 0.5 $10^{10} \\| 1$ $10^{10} \\| 4$ $(\mathrm{~V}+\mathrm{l}-2$ $(\mathrm{V}-)+2$ 110 120 | $\begin{gathered} \pm 150 \\ \pm 80 \\ 3 \\ 1 \\ 15 \\ 5 \end{gathered}$ $\pm 40$ | $\begin{aligned} & 89 \\ & 98 \end{aligned}$ | $\begin{gathered} \pm 50 \\ \pm 25 \\ * \\ * \\ * \\ * \\ * \\ * \\ * \\ * \\ * \\ * \end{gathered}$ | $\begin{gathered} \pm 250 \\ \pm 150 \\ 5 \\ 2 \\ 20 \\ 10 \end{gathered}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{l}{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} / \mathrm{V}$ $\mu \mathrm{V} / \mathrm{V}$ $\mu \mathrm{V} / \mathrm{mo}$ $\mu \mathrm{V} / \mathrm{mo}$ $\Omega \\| \mathrm{pF}$ $\Omega \\| \mathrm{pF}$ V V V $\vdots$ dB dB |
| BIAS CURRENT vs Temperature Offset Current vs Temperature |  |  | $\begin{gathered} \pm 1 \\ \pm 80 \\ \pm 1 \\ \pm 80 \end{gathered}$ | $\pm 2$ $\pm 2$ |  | * | $\begin{aligned} & \pm 5 \\ & \pm 5 \end{aligned}$ | $\begin{gathered} \mathrm{nA} \\ \mathrm{pA}^{\circ} \mathrm{C} \\ \mathrm{nA} \\ \mathrm{pA}{ }^{\prime}{ }^{\circ} \mathrm{C} \end{gathered}$ |
| NOISE VOLTAGE, RTI $f=10 \mathrm{~Hz}$ $f=100 \mathrm{~Hz}$ $f=1 \mathrm{kHz}$ $\mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz}$ $f=10 \mathrm{~Hz}$ $\mathrm{f}=100 \mathrm{~Hz}$ $f=1 \mathrm{kHz}$ $\mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz}$ <br> Noise Current $\begin{aligned} & f=10 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \\ & f_{B}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ | $G=100, R_{s}=0 \Omega$ $\mathrm{G}=10, \mathrm{R}_{\mathrm{s}}=0 \Omega$ | . | $\begin{gathered} 12 \\ 7 \\ 7 \\ 0.3 \\ \\ 25 \\ 12 \\ 12 \\ 0.6 \\ \\ 0.5 \\ 0.3 \\ 25 \end{gathered}$ | , | * |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vp}-\mathrm{p}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $n V / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vp}-\mathrm{p}$ <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ <br> pAp-p |
| GAIN Gain Error <br> Gain vs Temperature Nonlinearity | $\begin{aligned} G & =100 \\ G & =10 \\ G & =10,100 \\ G & =V 10 \\ G & =100 \end{aligned}$ |  | $\begin{gathered} \pm 0.02 \\ 0.01 \\ \pm 1 \\ \pm 0.0005 \\ \pm 0.0005 \end{gathered}$ | $\begin{gathered} \pm 0.15 \\ 0.025 \\ \pm 10 \\ \pm 0.002 \\ \pm 0.002 \end{gathered}$ |  | * | $\begin{gathered} \star \\ \stackrel{*}{*} \\ \star \\ \pm 0.004 \\ \pm 0.004 \end{gathered}$ | $\begin{gathered} \% \\ \% \\ \text { ppm/ } /{ }^{\circ} \mathrm{C} \\ \% \text { of FSR } \\ \% \text { of FSR } \end{gathered}$ |
| OUTPUT <br> Voltage: Positive Negative <br> Load Capacitance Stability Short-Circuit Current | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & (\mathrm{V}+)-1 \\ & (\mathrm{~V}-)+1 \end{aligned}$ | $\begin{gathered} (\mathrm{V}+)-0.8 \\ (\mathrm{~V}-)+0.8 \\ 1000 \\ +5 /-12 \end{gathered}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| FREQUENCY RESPONSE <br> Bandwidth, -3 dB <br> Slew Rate Settling Time, 0.01\% <br> Overload Recovery | $\begin{gathered} G=10 \\ G=100 \\ V_{0}= \pm 10 \mathrm{~V}, \mathrm{G}=10 \\ G=10 \\ G=100 \\ 50 \% \text { Overdrive } \end{gathered}$ |  | $\begin{gathered} 700 \\ 200 \\ 4.5 \\ 6 \\ 8 \\ 4 \end{gathered}$ |  |  |  |  | kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLY <br> Voltage Range <br> Current, Per Amplifier | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | $\pm 2.25$ | $\begin{gathered} \pm 15 \\ \pm 500 \end{gathered}$ | $\pm 18$ | * | * | * | $\begin{gathered} V \\ \mu \mathrm{~A} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operating $\theta_{\mathrm{JA}}$ |  | -40 -40 | 80 | $\begin{gathered} 85 \\ 125 \end{gathered}$ | * | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Specification same as INA2141P, U.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## High Speed <br> PROGRAMMABLE GAIN AMPLIFIER

## FEATURES

- DIGITALLY PROGRAMMABLE GAIN: $G=1,10,100$
- LOW GAIN ERROR: 0.025\% max
- FAST SETTLING: $2.8 \mu \mathrm{~s}$ to $0.01 \%$
- 16-PIN PLASTIC AND CERAMIC DIP


## APPLICATIONS

- DATA ACQUISITION AMPLIFIER
- FIXED-GAIN AMPLIFIER
- AUTOMATIC GAIN SCALING


## DESCRIPTION

The PGA102 is a high speed, digitally programmablegain amplifier. CMOS/TTL-compatible inputs select gains of 1,10 or $100 \mathrm{~V} / \mathrm{V}$. Each gain has an independent input terminal, providing an input multiplexer function.

On-chip metal film gain-set resistors are laser-trimmed to provide excellent gain accuracy. High speed input circuitry allows multiplexing of high speed signals.
The PGA102 is available in 16-pin plastic and ceramic DIP packages. Commercial, industrial and military temperature range models are available.


## SPECIFICATIONS

## ELECTRICAL

At $+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cc}}=15 \mathrm{VDC}$ unless otherwise specified.

| PARAMETER | CONDITIONS | PGA102AG |  |  | PGA102BG, SG |  |  | PGA102KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| GAIN Inaccuracy ${ }^{(1)}$ vs Temperature Nonlinearity | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \\ \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \\ \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \end{gathered}$ |  | $\begin{gathered} \pm 0.007 \\ \pm 0.015 \\ \pm 0.02 \\ \pm 0.4 \\ \pm 2 \\ \pm 7 \\ 0.001 \\ 0.002 \\ 0.003 \end{gathered}$ | $\begin{gathered} \pm 0.02 \\ \pm 0.03 \\ \pm 0.05 \\ \pm 5 \\ \pm 7 \\ \pm 20 \\ 0.003 \\ 0.005 \\ 0.01 \end{gathered}$ |  | $\begin{gathered} \pm 0.003 \\ \pm 0.01 \\ \pm 0.015 \end{gathered}$ | $\begin{gathered} \pm 0.01 \\ \pm 0.02 \\ \pm 0.025 \end{gathered}$ |  | $\pm 9$ | $\begin{array}{r}  \pm 0.05 \\ \pm 0.06 \end{array}$ | $\begin{gathered} \% \\ \% \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \text { of } \mathrm{FS} \\ \% \text { of } \mathrm{FS} \\ \% \text { of } \mathrm{FS} \end{gathered}$ |
| RATED OUTPUT <br> Voltage <br> Current <br> Short Circuit Current <br> Output Resistance <br> Load Capacitance | $\begin{gathered} R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\text {OUT }}=10 \mathrm{~V} \end{gathered}$ <br> For Stable Operation | $\begin{gathered} \pm 10 \\ \pm 5 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 12.5 \\ \pm 10 \\ \pm 25 \\ 0.01 \\ 2000 \end{gathered}$ |  | * |  |  | * |  |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \end{gathered}$ |
| INPUT OFFSET VOLTAGE Initial(2) <br> vs Temperature <br> vs Supply Voltage | $\begin{gathered} G=1 \\ G=10 \\ G=100 \\ G=1 \\ G=10 \\ G=100 \\ \pm 5<V_{c c}< \pm 18 V \\ G=1 \\ G=10 \\ G=100 \end{gathered}$ |  | $\begin{gathered} \pm 200 \\ \pm 70 \\ \pm 70 \\ \pm 5 \\ \pm 1 \\ \pm 0.5 \\ \\ \pm 30 \\ \pm 8 \\ \pm 8 \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 200 \\ \pm 200 \\ \pm 20 \\ \pm 7 \\ \pm 3 \\ \\ \pm 70 \\ \pm 30 \\ \pm 30 \end{gathered}$ |  | $\begin{gathered} \pm 100 \\ \pm 50 \\ \pm 50 \end{gathered}$ | $\begin{aligned} & \pm 250 \\ & \pm 100 \\ & \pm 100 \end{aligned}$ |  | $\begin{aligned} & \pm 7 \\ & \pm 3 \\ & \pm 2 \end{aligned}$ | $\begin{gathered} \pm 1500 \\ \pm 600 \\ \pm 600 \\ \pm 50 \\ \pm 10 \\ \pm 7 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} \\ \mu \mathrm{~V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\mathrm{C}} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| INPUT BIAS CURRENT Initial <br> Over Temperature | $\begin{gathered} T_{A}=+25^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{A} \text { MIN }} \text { to } \mathrm{T}_{\mathrm{A} \text { MaX }} \end{gathered}$ |  | $\begin{aligned} & \pm 20 \\ & \pm 25 \end{aligned}$ | $\begin{aligned} & \pm 50 \\ & \pm 60 \end{aligned}$ |  | * | * |  | * | * | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| ANALOG INPUT CHARACTERISTICS <br> Voltage Range <br> Resistance Capacitance | Linear Operation | $\pm 10$ | $\begin{gathered} \pm 12 \\ 7 \times 10^{8} \\ 4 \end{gathered}$ |  | * | * |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \Omega \\ \mathrm{pF} \end{gathered}$ |
| INPUT NOISE <br> Voltage Noise <br> Voltage Noise Density <br> Current Noise <br> Current Noise Density | $\begin{gathered} f_{B}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ G=1 \\ G=10 \\ G=100 \\ f_{0}=1 \mathrm{~Hz}, G=1 \\ G=10 \\ G=100 \\ f_{0}=10 \mathrm{~Hz}, \mathrm{G}=1 \\ G=10 \\ G=100 \\ f_{0}=100 \mathrm{~Hz}, \mathrm{G}=1 \\ G=100 \\ G=100 \\ f_{0}=1 \mathrm{kHz}, G=1 \\ G=10 \\ G=100 \\ f_{B}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ f_{\mathrm{O}}=1 \mathrm{~Hz} \\ f_{\mathrm{O}}=10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz} \\ \hline \end{gathered}$ |  | $\begin{gathered} 4.5 \\ 1.5 \\ 0.6 \\ 490 \\ 178 \\ 83 \\ 155 \\ 56 \\ 20 \\ 93 \\ 31 \\ 18 \\ 79 \\ 31 \\ 18 \\ 76 \\ 8.8 \\ 2.8 \\ 0.99 \\ 0.43 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  | $\mu \vee p-p$ $\mu \mathrm{Vp}$-p $\mu \vee p-p$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> pAp-p <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| DYNAMIC RESPONSE $\pm 3 \mathrm{~dB}$ Bandwidth <br> Full Power Bandwidth Slew Rate | $\begin{gathered} \text { Small Signal, } G=1 \\ G=10 \\ G=100 \\ V_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{L}=2 \mathrm{k} \Omega \\ V_{\text {OUT }}= \pm 10 \mathrm{~V} \text { Step, } \\ R_{\mathrm{L}}=2 \mathrm{k} \Omega \end{gathered}$ | 6 | $\begin{gathered} 1500 \\ 750 \\ 250 \\ 160 \\ 9 \end{gathered}$ |  | * |  | . | * |  |  | kHz <br> kHz <br> kHz <br> kHz <br> V/ $\mu \mathrm{s}$ |

## SPECIFICATIONS (CONT)

## ELECTRICAL

At $+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cC}}=15 \mathrm{VDC}$ unless otherwise specified.

| PARAMETER | CONDITIONS | PGA102AG |  |  | PGA102BG |  |  | PGA102KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| DYNAMIC RESPONSE (CONT) |  |  |  |  |  |  |  |  |  |  |  |
| Settling Time (0.1\%) | $V_{\text {OUT }}=10 \mathrm{~V} \text { Step, } \mathrm{G}=1$ |  |  |  |  | * |  |  | * |  | $\mu \mathrm{s}$ |
|  | $G=10$ |  | $2.2$ |  |  | * |  |  | * |  | $\mu \mathrm{s}$ |
|  | $\mathrm{G}=100$ |  | 5.2 |  |  |  |  |  |  |  | $\mu \mathrm{s}$ |
| Settling Time (0.01\%) | $V_{\text {out }}=10 \mathrm{~V}$ Step, $\mathrm{G}=1$ |  | 2.8 |  |  |  |  |  |  |  | $\mu \mathrm{s}$ |
|  | $\mathrm{G}=10$ |  | 2.8 |  |  | , |  |  | * |  | $\mu \mathrm{s}$ |
|  | $G=100$ |  | 8.2 |  |  |  |  |  | * |  | $\mu \mathrm{s}$ |
| Overload Recovery | $50 \%$ Overdrive, $\mathrm{G}=1$ |  | 2.5 |  |  | * |  |  | * |  | $\mu \mathrm{s}$ |
| CROSSTALK |  |  |  |  |  |  |  |  |  |  |  |
|  | $\pm 10 \mathrm{~V}$ to Both Off Channels |  | -155 |  |  | * |  |  | * |  | dB |
| 60 Hz | $\pm 10 \mathrm{~V}$ to Both Off Channels |  | -144 |  |  | * |  |  | * |  | dB |
| DIGITAL INPUT |  |  |  |  |  |  |  |  |  |  |  |
| CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |  |
| Input "Low" Threshold | $\mathrm{V}_{1 L^{(3)}}$ on Pin 1 or 2 |  |  | VLTC +0.8 |  |  | * |  |  | * | V |
| Input "Low" Current |  |  |  | 1 |  |  | * |  |  | * | $\mu \mathrm{A}$ |
| Input "High" Threshold | $\mathrm{V}_{\mathrm{HH}}{ }^{(3)}$ on Pin 1 or 2 | VLTC+2 |  | 1 | * |  | * | * |  | * | V |
| Input "High" Current |  |  | 0.1 | 1 |  | * | * |  | * | * | $\mu \mathrm{A}$ |
| Logic Threshold Control | VLTC on Pin 3 | $-\mathrm{V}_{C C}$ |  | $\mathrm{V}_{\mathrm{CC}}-4$ | * |  | * | * |  | * | V |
| Switching Time ${ }^{(4)}$ | Between Channels |  | 1 |  |  | * |  |  | * |  | $\mu \mathrm{S}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Rated Voltage |  |  | $\pm 15$ |  |  | * |  |  | * |  | VDC |
| Voltage Range |  | $\pm 5$ |  | $\pm 18$ | * |  | * | * |  | * | VDC |
| Quiescent Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | $\pm 2.4$ | $\pm 3.3$ |  | * | * |  | * | * | mA |
|  | No External Load, |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | $\pm 5.3$ |  |  | * |  |  | * | mA |
|  |  |  |  |  |  |  |  |  |  |  |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification, KP Grade | $\mathrm{T}_{\text {A MIN }}$ to $\mathrm{T}_{\text {A M AX }}$ |  |  |  |  |  |  | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
| AG and BG Grades |  | -25 |  | +85 | * |  | * |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| SG Grade |  |  |  |  | -55 |  | +125 |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| Operating |  | -55 |  | +125 |  |  | * | -25 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage |  | -65 |  | +150 | * |  | * | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance | $\theta_{\text {JA }}$ |  | 100 |  |  | * |  |  | * |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

* Specification same as AG grade.

NOTES: (1) Gain inaccuracy is the percent error between the actual and ideal gain selected. It may be externally adjusted to zero for gains of 10 and 100 . (2) Offset voltage can be adjusted for any one channel. Adjustment affects temperature drift by approximately $\pm 0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each $100 \mu \mathrm{~V}$ of offset adjusted. (3) Voltage on the logic threshold control pin, VLTC, adjusts the threshold for "Low" and "High" logic levels. (4) Total time to settle equals switching time plus settling time of the newly selected gain.

## PIN CONFIGURATION

| Top View |  |  |  |  | DIP |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | X10 Select | 1 | 16 | $+V_{c c}$ |  |
|  | X100 Select | 2 | 15 | $\mathrm{V}_{\text {OUT }}$ |  |
|  | Logic Threshold Control | 3 | 14 | NC ${ }^{(1)}$ |  |
|  | Common Force | 4 | 13 | $-\mathrm{V}_{\mathrm{CC}}$ |  |
|  | Common Sense | 5 | 12 | Offset Adjust |  |
|  | $\mathrm{V}_{1 \mathrm{~N} 1}(\mathrm{X} 1)$ | 6 | 11 | Offset Adjust |  |
|  | $\mathrm{V}_{1 \times 2}$ (X10) | 7 | 10 | Gain Adjust (X10) |  |
|  | $\mathrm{V}_{\text {IN3 }}(\mathrm{X} 100)$ | 8 | 9 | Gain Adjust (X100) |  |
|  | NOTE: (1) No Internal Connection. |  |  |  |  |

## ABSOLUTE MAXIMUM RATINGS

| Power Supply $\qquad$ $\pm 18 \mathrm{~V}$ <br> Input Voltage Range: Analog $\qquad$ $\pm \mathrm{V}_{\mathrm{cc}}$ <br> Digital $\qquad$ $\left(\mathrm{V}_{\mathrm{PIN} 3}-5.6 \mathrm{~V}\right)$ to $+\mathrm{V}_{\mathrm{cc}}$ <br> Storage Temperature Range: G Package $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ <br> P Package $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Lead Temperature (soldering, 10s) $\qquad$ $+300^{\circ} \mathrm{C}$ <br> Output Short-Circuit Duration $\qquad$ Continuous to Common <br> Junction Temperature: G Package $\qquad$ $+175^{\circ} \mathrm{C}$ <br> P Package $\qquad$ $+110^{\circ} \mathrm{C}$ |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| PGA102AG | 16-Pin Hermetic DIP | 109 |
| PGA102BG | 16-Pin Hermetic DIP | 109 |
| PGA102SG | 16-Pin Hermetic DIP | 109 |
| PGA102KP | 16-Pin Plastic DIP | 180 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

|  | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| MODEL | PGA102AG | 16-Pin Hermetic DIP |
| PGA102BG | 16-Pin Hermetic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| PGA102SG | 16-Pin Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| PGA102KP $+125^{\circ} \mathrm{C}$ |  |  |

$T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{VDC}$ unless otherwise noted.



PGA102





## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{VDC}$ unless otherwise noted.





## Or, Call Customer Service at 1-800-548-6132 (USA Only) <br> APPLICATION INFORMATION <br> OFFSET ADJUSTMENT

Figure 1 shows the basic connections required for operation of the PGA102. Power supplies should be bypassed with $0.1 \mu \mathrm{~F}$ capacitors located close to the device pins.

The inputs for each gain are independent and can be connected to three separate signal sources. Or, for many applications, the three inputs are connected in parallel to form a single input-see Figure 1 . Only the input corresponding to the selected gain is active, operating as a non-inverting amplifier. The two inactive inputs behave as open circuits. The input bias current of the inactive inputs is negligible compared to that of the selected input.


FIGURE 1. Basic Circuit Connections.

## DIGITAL INPUTS

Gain is selected by the digital input pins, "X10" and "X100". The threshold of these logic inputs is approximately 1.3 V above the voltage on pin 3. For CMOS or TTL logic signals, connect pin 3 to logic ground. The logic inputs are not latched. Any change logic inputs immediately selects a new gain. Switching time is approximately $1 \mu \mathrm{~s}$. This does not include the time required for the analog output to settle to a new output value (see settling time specifications).
Note that the two logic inputs allow four possible logic states-see Figure 1 for the logic table. A logic " 1 " on both inputs is an invalid code. This will not damage the device, but the analog output voltage will not be predictable while this code is applied.

The offset voltage of each of the three input stages is lasertrimmed. Many applications require no further adjustment. The optional trim circuit shown in Figure 1 can be used to adjust the offset voltage. This adjustment affects the offset of all three gain channels. Since each gain setting may require a different adjustment of the potentiometer, this requires a compromise. Often, offset voltage of the $G=100$ channel is the most important, so adjustment can be optimized for this channel only. Alternatively, Figure 2 shows a CMOS switch used to select independent offset adjustment potentiometers for each of the three channels.
Use these offset adjustment techniques only to null the offset voltage of the PGA102. Do not null offset produced by the signal source or other system offsets or this will increase the temperature drift of the PGA102.


FIGURE 2. Independent Offset Adjustment of Channels 1, 2, and 3.

## GAIN ADJUSTMENT

Gain of the PGA102 is accurately laser trimmed and usually requires no further adjustment. The optional circuit in Figure 3 allows independent gain adjustment of the $G=10$ and $G=100$ inputs.

## For Immediate Assistance, Contact Your Local Salesperson

The gain of the $\mathrm{G}=10$ and $\mathrm{G}=100$ inputs can be changed by adding external resistors to the internal feedback network as shown in Figures 4 and 5. The internal gain-set resistors are trimmed for precise ratios, not to exact values. The internal resistor values are within approximately $\pm 30 \%$ of

FIGURE 3. Optional Fine Gain Adjustment.


FIGURE 4. Connections for Higher Gains.
the nominal values shown on the front page diagram. This makes the external resistor values in Figures 4 and 5 subject to variation-especially for gains differing greatly from the initial value.


FIGURE 5. Connections for Lower Gains.


FIGURE 6. High-Speed Instrumentation Amplifier.


## PGA103

## Programmable Gain AMPLIFIER

## FEATURES

- DIGITALLY PROGRAMABLE GAINS:
$\mathrm{G}=1,10,100 \mathrm{~V} / \mathrm{V}$
- CMOS/TTL-COMPATIBLE INPUTS
- LOW GAIN ERROR: $\pm 0.05 \%$ max, $\mathrm{G}=10$
- LOW OFFSET VOLTAGE DRIFT: $2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- LOW QUIESCENT CURRENT: 2.6mA
- LOW COST
- 8-PIN PLASTIC DIP, SO-8 PACKAGES


## APPLICATIONS

- DATA ACQUISITION SYSTEMS
- GENERAL PURPOSE ANALOG BOARDS
- MEDICAL INSTRUMENTATION


## DESCRIPTION

The PGA103 is a programmable-gain amplifier for general purpose applications. Gains of 1,10 or 100 are digitally selected by two CMOS/TTL-compatible inputs. The PGA103 is ideal for systems that must handle wide dynamic range signals.
The PGA103's high speed circuitry provides fast settling time, even at $G=100(8 \mu \mathrm{~s}$ to $0.01 \%)$. Bandwidth is 250 kHz at $\mathrm{G}=100$, yet quiescent current is only 2.6 mA . It operates from $\pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ power supplies.
The PGA103 is available in 8-pin plastic DIP and SO-8 surface-mount packages, specified for the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


For Immediate Assistance, Contact Your Local Salesperson
SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}, R_{L}=2 k \Omega$ unless otherwise specified.

| PARAMETER | CONDITIONS | PGA103P, U |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |
| Offset Voltage, RTI |  |  |  |  |  |
| $\mathrm{G}=1$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 200$ | $\pm 1500$ | $\mu \mathrm{V}$ |
| $\mathrm{G}=10$ |  |  | $\pm 100$ | $\pm 500$ | $\mu \mathrm{V}$ |
| $G=100$ |  |  | $\pm 100$ | $\pm 500$ | $\mu \mathrm{V}$ |
| vs Temperature $\quad T_{A}=T_{\text {MIN }}$ to $T_{\text {M }}$ |  |  |  |  |  |
| $\mathrm{G}=1$ |  |  | $\pm 5$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{G}=10$ |  |  | $\pm 2$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{G}=100$ |  |  | $\pm 2$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| vs Power Supply $\quad \mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ |  |  |  |  |  |
| $\mathrm{G}=1$ |  |  | 30 | 70 | $\mu \mathrm{V} / \mathrm{V}$ |
| $\mathrm{G}=10$ |  |  | 10 | 35 | $\mu \mathrm{V} / \mathrm{V}$ |
| $\mathrm{G}=100$ |  |  | 10 | 35 | $\mu \mathrm{V} / \mathrm{V}$ |
| Impedance |  |  | $10^{8} \mid 12$ |  | $\Omega \\| \mathrm{pF}$ |
| INPUT BIAS CURRENT |  |  |  |  |  |
| Initial Bias Current |  |  | $\pm 50$ | $\pm 150$ | nA |
| vs Temperature |  |  | $\pm 100$ |  | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| $\underset{\substack{\text { NOISE VOLTAGE, RTI } \\ \\ \text { R }}}{ }$ |  |  |  |  |  |
|  |  |  | 16 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{f}=100 \mathrm{~Hz}$ |  |  | 11 |  | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{f}=1 \mathrm{kHz}$ |  |  | 11 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz}$ to 10 Hz |  |  | 0.6 |  | $\mu \mathrm{Vp}$-p |
| NOISE CURRENT |  |  |  |  |  |
| $\mathrm{f}=10 \mathrm{~Hz}$ |  |  | 2.8 |  | $\mathrm{pA} \sqrt{ } \sqrt{\mathrm{Hz}}$ |
| $f=1 \mathrm{kHz}$ |  |  | 0.3 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz}$ to 10 Hz |  |  | 76 |  | pAp-p |
| GAIN |  |  |  |  |  |
| Gain Error |  |  |  |  |  |
| $\mathrm{G}=1$ |  |  | $\pm 0.005$ | $\pm 0.02$ | \% |
| $\mathrm{G}=10$ |  |  | $\pm 0.02$ | $\pm 0.05$ | \% |
| $\mathrm{G}=100$ |  |  | $\pm 0.04$ | $\pm 0.2$ | \% |
| Gain vs Temperature |  |  |  |  |  |
| $\mathrm{G}=1$ |  |  | $\pm 2$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{G}=10$ |  |  | $\pm 10$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{G}=100$ |  |  | $\pm 30$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Nonlinearity |  |  |  |  |  |
| $\mathrm{G}=1$ |  |  | $\pm 0.001$ | $\pm 0.003$ | \% of FSR |
| $\mathrm{G}=10$ |  |  | $\pm 0.002$ | $\pm 0.005$ | \% of FSR |
| $\mathrm{G}=100$ |  |  | $\pm 0.004$ | $\pm 0.01$ | \% of FSR |
| OUTPUT |  |  |  |  |  |
| Voltage, Positive |  | (V+) -3.5 | (V+) -2.5 |  | V |
| Negative |  | (V-) +3.5 | (V-) +2.5 |  | V |
| Load Capacitance, max |  |  | 1000 |  | pF |
| Short Circuit Current |  |  | $\pm 25$ |  | mA |
| FREQUENCY RESPONSE |  |  |  |  |  |
| Bandwidth, -3dB |  |  |  |  |  |
| $\mathrm{G}=1$ |  |  | 1.5 |  | MHz |
| $\mathrm{G}=10$ |  |  | 750 |  | kHz |
| $\mathrm{G}=100$ |  |  | 250 |  | kHz |
| Slew Rate | $\mathrm{V}_{0}= \pm 10 \mathrm{~V}$ |  | 9 |  | V/ $\mu \mathrm{s}$ |
|  |  |  |  |  |  |
| $\mathrm{G}=1$ |  |  | 2 |  | $\mu \mathrm{s}$ |
| $\mathrm{G}=10$ |  |  | 2.2 |  | $\mu \mathrm{s}$ |
| $\mathrm{G}=100$ |  |  | 6.5 |  | $\mu \mathrm{s}$ |
| Settling Time, 0.01\% |  |  |  |  |  |
| $\mathrm{G}=1$ |  |  | 2.5 |  | $\mu \mathrm{s}$ |
| $G=10$ |  |  | 2.5 |  | $\mu \mathrm{s}$ |
| $\mathrm{G}=100$ |  |  | 8 |  | $\mu \mathrm{s}$ |
| Overload Recovery | 50\% Overdrive |  | 2.5 |  | $\mu \mathrm{s}$ |
| DIGITAL LOGIC INPUTS |  |  |  |  |  |
| Digital Low Voltage |  | -5.6 |  | 0.8 | V |
| Digital Low or High Current |  |  | 1 |  | $\mu \mathrm{A}$ |
| Digital High Voltage |  | 2 |  | V+ | V |

## SPECIFICATIONS (CONT)

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}, R_{L}=2 k \Omega$ unless otherwise specified.

| PARAMETER | CONDITIONS | PGA103P, U |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| POWER SUPPLY <br> Voltage Range <br> Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | $\pm 4.5$ | $\begin{array}{r}  \pm 15 \\ \pm 2.6 \end{array}$ | $\begin{gathered} \pm 18 \\ \pm 3.5 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification Operating $\theta_{\mathrm{JA}}: \mathrm{P}$ or U Package |  | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ | 100 | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

PIN CONFIGURATION


## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| PGA103P | 8-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| PGA103U | SO-8 Surface Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

ABSOLUTE MAXIMUM RATINGS

| Supply Voltage ...................................................................... $\pm 18 \mathrm{~V}$ |  |
| :---: | :---: |
| Analog Input Voltage Range .............................................. V- to V+ |  |
| Logic Input Voltage Range | .. V- to V+ |
| Output Short-Circuit (to ground) | .. Continuous |
| Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature | $\ldots .+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 s) | ...... $+300^{\circ} \mathrm{C}$ |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with anpropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

[^44]
## BURR-BROWN

EE


PGA103 DIE TOPOGRAPHY

| PAD | FUNCTION |
| :---: | :---: |
| 1 | $A_{0}$ |
| 2 | $A_{1}$ |
| $3 A, 3 B, 3 C^{(1)}$ | Ground $^{(1)}$ |
| $4 \mathrm{~A}, 4 \mathrm{C}^{(2)}$ | $\mathrm{V}_{\text {IN }}$ |
| 6 | $\mathrm{~V}_{-}$ |
| 7 | $\mathrm{~V}_{\mathrm{o}}$ |
| 8 | $\mathrm{~V}_{+}$ |

NC: No Connection
NOTES: (1) Connect all three indicated pads. (2) Connect all three indicated pads.
Substrate Bias: Internally connected to $V$ - power supply.

MECHANICAL INFORMATION

|  | MILS (0.001') | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $69 \times 105 \pm 5$ | $1.75 \times 2.67 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.1 \times 0.1$ |
| Backing | Gold |  |

## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (Cont)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.




LARGE SIGNAL RESPONSE

$2 \mu \mathrm{~s} / \mathrm{div}$


## For Immediate Assistance, Coniact Your Local Salesperson

## APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the PGA103. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.


NOTE: (1) Low impedance ground connection required for good gain accuracy-see text.
FIGURE 1. Basic Connections.
The input and output are referred to the ground terminal, pin 3. This must be a low-impedance connection to assure good gain accuracy. A resistance of $0.1 \Omega$ in series with the ground pin will cause the gain in $\mathrm{G}=100$ to decrease by approximately $0.2 \%$.

## DIGITAL INPUTS

The digital inputs, $\mathrm{A}_{0}$ and $\mathrm{A}_{1}$, select the gain according to the logic table in Figure 1. The digital inputs interface directly to common CMOS and TTL logic components. The logic inputs are referenced to the ground terminal, pin 3.
The logic table in Figure 1 shows that logic " 1 " on both $\mathrm{A}_{0}$ and $A_{1}$ is invalid. This logic code will not cause damage, but the amplifier output will not be predictable while this code is selected. The output will recover when a valid code is selected.
The digital inputs are not latched, so a change in logic inputs immediately selects a new gain. Switching time of the logic is approximately $0.5 \mu \mathrm{~s}$. The time to respond to gain change is equal to the switching time plus the time it takes the amplifier to settle to a new output voltage in the newly selected gain (see settling time specifications).
Many applications use an external logic latch to access gain control signals from a high speed data bus. Using an external latch isolates the high speed digital bus from sensitive analog circuitry. Locate the latch circuitry as far as practical from analog circuitry to avoid coupling digital noise into the analog circuitry.

Some applications select gain of the PGA103 with switches or jumpers. Figure 2 shows pull-up resistors connected to assure a noise-free logic " 1 " when the switch or jumper is off or open. Fixed-gain applications can connect the logic inputs directly to V+ or ground (or other valid logic level) without a series resistor.


FIGURE 2. Switch or Jumper-Selected Gains.

## OFFSET TRIMMING

Offset voltage is laser-trimmed to typically less than $200 \mu \mathrm{~V}$ (referred to input) in all three gains. The input-referred offset voltage can be different for each gain.


FIGURE 3. Offset Voltage Trim Circuit.
Figure 3 shows a circuit used to trim the offset voltage of the PGA103. An op amp buffers the trim voltage to provide a low impedance at the ground terminal. This is required to maintain accurate gain. Remember that the logic inputs, $\mathrm{A}_{0}$ and $A_{1}$, are referenced to this ground connection, so the logic threshold voltage will be affected by the trim voltage. This is insignificant if the offset adjustment is used only to trim offset voltage. If a large offset is used (greater than 0.1 V ), be sure that the logic input signals provide valid logic levels when referred to the voltage at the ground terminal, pin 3.


FIGURE 5. Wide Input Voltage Range Amplifer.

FIGURE 4. Programmable Gain Instrumentation Amplifier.


FIGURE 6. Instrumentation Amplifier with Programmable Gain Output Amp.


## Digitally Controlled Programmable-Gain INSTRUMENTATION AMPLIFIER

## FEATURES

- DIGITALLY PROGRAMMABLE GAINS:

DECADE MODEL-PGA202
GAINS OF 1, 10, 100, 1000
BINARY MODEL-PGA203
GAINS OF 1, 2, 4, 8

- LOW BIAS CURRENT: 50pA max
- FAST SETTLING: $2 \mu$ s to $0.01 \%$
- LOW NON-LINEARITY: 0.012\% max
- HIGH CMRR: 80dB min
- NEW TRANSCONDUCTANCE CIRCUITRY
- LOW COST


## DESCRIPTION

The PGA202 is a monolithic instrumentation amplifier with digitally controlled gains of $1,10,100$ and 1000 . The PGA203 provides gains of $1,2,4$, and 8. Both have TTL or CMOS-compatible inputs for easy microprocessor interface. Both have FET inputs and a new transconductance circuitry that keeps the bandwidth nearly constant with gain. Gain and offsets are laser trimmed to allow use without any external components. Both amplifiers are available in ceramic or plastic packages. The ceramic package is specified over the full industrial temperature range while the plastic package covers the commercial range.

## APPLICATIONS

- DATA ACQUISITION SYSTEMS
- AUTO-RANGING CIRCUITS
- DYNAMIC RANGE EXPANSION
- REMOTE INSTRUMENTATION
- TEST EQUIPMENT


SPECIFICATIONS

## ELECTRICAL

At $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITION | PGA202/203AG ${ }^{(1)}$ |  |  | PGA202/203BG ${ }^{(1)}$ |  |  | PGA202/203KP ${ }^{(1)}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| GAIN <br> Error ${ }^{(2)}$ <br> Nonlinearity <br> Gain vs Temperature | $\begin{aligned} \mathrm{G} & <1000 \\ \mathrm{G} & =1000 \\ \mathrm{G} & <1000 \\ \mathrm{G} & =1000 \\ \mathrm{G} & <100 \\ \mathrm{G} & =100 \\ \mathrm{G} & =1000 \end{aligned}$ |  | $\begin{gathered} 0.05 \\ 0.1 \\ 0.002 \\ 0.02 \\ 3 \\ 40 \\ 100 \end{gathered}$ | $\begin{gathered} 0.25 \\ 1 \\ 0.015 \\ 0.06 \\ 25 \\ 120 \\ 300 \end{gathered}$ |  | * 0.08 $*$ $*$ $*$ $*$ | $\begin{gathered} 0.15 \\ 0.5 \\ 0.012 \\ 0.04 \\ 15 \\ 60 \\ 150 \end{gathered}$ |  | ** |  |  |
| RATED OUTPUT <br> Voltage Over Specified Temperature Current Impedance | $\left\|\\|_{\text {out }}\right\| \leq 5 \mathrm{~mA}$ <br> See Typical Perf. Curve $\left\|V_{\text {out }}\right\| \leq 10 \mathrm{~V}$ | $\begin{gathered} \pm 10 \\ \pm 5 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 9 \\ \pm 10 \\ 0.5 \end{gathered}$ |  |  | * |  |  | $*$ $* *$ $*$ |  | $\begin{gathered} V \\ V \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| ANALOG INPUTS Common-Mode Range Abolute Max Voltage ${ }^{(3)}$ Impedance, Differential Common-Mode | No Damage | $\pm 10$ | $\begin{gathered} \pm 13 \\ 10\|\mid 3 \\ 10\|\mid 1 \end{gathered}$ | $\pm \mathrm{V}_{\mathrm{cc}}$ | * | * | * | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{G} \Omega \\| \mathrm{pF} \\ \mathrm{G} \Omega \\| \mathrm{pF} \end{gathered}$ |
| OFFSET VOLTAGE (RTI) Initial Offset at $25^{\circ} \mathrm{C}^{(4)}$ vs Temperature Offset vs Time Offset vs Supply | $10 \leq \mathrm{V}_{\mathrm{cc}} \leq 15$ |  | $\begin{gathered} \pm(0.5+ \\ 5 / \mathrm{G}) \\ \pm(3+ \\ 50 / \mathrm{G}) \\ 50 \\ 10+ \\ 250 / \mathrm{G} \end{gathered}$ | $\begin{aligned} & \pm(2+ \\ & 24 / \mathrm{G}) \\ & \pm(24+ \\ & 240 / \mathrm{G}) \\ & 100+ \\ & 900 / \mathrm{G} \end{aligned}$ |  |  | $\begin{gathered} \pm(1+ \\ 12 / \mathrm{G}) \\ \pm(12+ \\ 120 / \mathrm{G}) \\ 50+ \\ 450 / \mathrm{G} \end{gathered}$ |  |  |  | mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /$ Month $\mu \mathrm{V} / \mathrm{V}$ |
| INPUT BIAS CURRENT <br> Initial Bias Current: at $25^{\circ} \mathrm{C}$ <br> at $85^{\circ} \mathrm{C}$ <br> Initial Offset Current:at $25^{\circ} \mathrm{C}$ <br> at $85^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} 10 \\ 640 \\ 5 \\ 320 \end{gathered}$ | $\begin{gathered} 50 \\ 3200 \\ 25 \\ 1600 \end{gathered}$ |  | * | * |  | * | ** | pA pA pA pA |
| COMMON MODE REJECTION RA | TIO $\begin{aligned} \mathrm{G} & =1 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =1000 \end{aligned}$ | $\begin{aligned} & 80 \\ & 86 \\ & 92 \\ & 94 \end{aligned}$ | $\begin{aligned} & 100 \\ & 110 \\ & 120 \\ & 120 \\ & \hline \end{aligned}$ |  | ** | * |  | ** | * |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| INPUT NOISE <br> Noise Voltage 0.1 to 10 Hz <br> Noise Density at $10 \mathrm{kHz}^{(5)}$ |  |  | $\begin{aligned} & 1.7 \\ & 12 \end{aligned}$ |  |  | * |  |  | * |  | $\mu \vee p-p$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| OUTPUT NOISE <br> Noise Voltage 0.1 to 10 Hz Density at $1 \mathrm{kHz}{ }^{(5)}$ |  |  | $\begin{gathered} 32 \\ 400 \\ \hline \end{gathered}$ |  |  | * |  |  | * |  | $\begin{aligned} & \mu V p-p \\ & n V / \sqrt{H z} \end{aligned}$ |
| DYNAMIC RESPONSE <br> Frequency Response <br> Full Power Bandwidth <br> Slew Rate <br> Settling Time $(0.01 \%)^{(7)}$ <br> Overload Recovery Time ${ }^{(7)}$ | $\begin{aligned} & G<1000 \\ & G=1000 \\ & G<1000 \\ & G=1000 \\ & G<1000 \\ & G=1000 \\ & G<1000 \\ & G=1000 \end{aligned}$ | 10 | $\begin{gathered} 1000 \\ 250 \\ 400 \\ 100 \\ 20 \\ 2 \\ 10 \\ 5 \\ 10 \end{gathered}$ |  | 15 |  |  | * |  |  | kHz <br> kHz <br> kitiz <br> kHz <br> V/ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| DIGITAL INPUTS <br> Digital Common Range Input Low Threshold ${ }^{(6)}$ Input Low Current Input High Voltage Input High Current |  | $\begin{array}{r} -\mathrm{V}_{\mathrm{cc}} \\ 2.4 \end{array}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}-8 \\ 0.8 \\ 10 \\ \\ 10 \end{gathered}$ |  |  |  |  |  |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage <br> Voltage Range <br> Quiescent Current |  | $\pm 6$ | $\begin{aligned} & \pm 15 \\ & 6.5 \end{aligned}$ | $\pm 18$ | * | * | * | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operating <br> Storage <br> $\theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -25 \\ & -55 \\ & -65 \end{aligned}$ | 100 | $\begin{gathered} 85 \\ 125 \\ 150 \end{gathered}$ |  |  | * | $\begin{gathered} 0 \\ -25 \\ -40 \end{gathered}$ |  | $\begin{gathered} 70 \\ 85 \\ 100 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Same as the PGA202/203AG

NOTES: (1) All specifications apply to both the PGA202 and the PGA203. Values given for a gain of 10 are the same for a gain of 8 and other values may be interpolated.
(2) Measured with a 10 k load. (3) The analog inputs are internally diode clamped. (4) Adjustable to zero. (5) $\left.\mathrm{V}_{\text {NOISE (RTI) }}=\sqrt{\left(\mathrm{V}_{\mathrm{NiNPUT}}\right)^{2}+\left(\mathrm{V}_{\text {NOUTPUT }}\right.} / \mathrm{Gain}\right)^{2}$.
(6) Threshold voltages are referenced to Digital Common. (7) From input change or gain change.

# For Immediate Assistance, Contact Your Local Salesperson 

PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage ........................................................................ $\pm 18 \mathrm{~V}$ |  |
| :---: | :---: |
| Internal Power Dissipation ..................................................... 750mW |  |
| Analog and Digital Inputs ............................................. $\pm\left(\mathrm{V}_{\text {cc }}+0.5 \mathrm{~V}\right)$ |  |
| Operating Temperature Range: |  |
| G Package ...................................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| P Package ....................................................... $40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering, 10s) ............................................ $300^{\circ} \mathrm{C}$ |  |
| Output Short Circuit Duration $\qquad$ Continuous Junction Temperature $\qquad$ $175^{\circ} \mathrm{C}$ |  |
|  |  |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| PGA202KP | 14-Pin Plastic DIP | 010 |
| PGA202AG | 14-Pin Ceramic DIP | 169 |
| PGA202BG | 14-Pin Ceramic DIP | 169 |
| PGA203KP | 14-Pin Plastic DIP | 010 |
| PGA203AG | 14-Pin Ceramic DIP | 169 |
| PGA203BG | 14-Pin Ceramic DIP | 169 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

| MODEL | GAINS | PACKAGE | TEMPERATURE <br> RANGE | OFFSET VOLTAGE <br> MAX (mV) |
| :--- | :---: | :---: | :---: | :---: |
| PGA202KP | $1,10,100,1000$ | Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm(2+24 / \mathrm{G})$ |
| PGA202AG | $1,10,100,1000$ | Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm(2+24 / \mathrm{G})$ |
| PGA202BG | $1,10,100,1000$ | Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm(1+12 / \mathrm{G})$ |
| PGA203KP | $1,2,4,8$ | Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm(2+24 / \mathrm{G})$ |
| PGA203AG | $1,2,4,8$ | Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm(2+24 / \mathrm{G})$ |
| PGA203BG | $1,2,4,8$ | Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm(1+12 / \mathrm{G})$ |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.







## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.





LARGE SIGNAL RESPONSE


## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}$ unless otherwise noted.



## DISCUSSION OF PERFORMANCE

A simplified diagram of the PGA202/203 is shown on the first page. The design consists of a digitally controlled, differential transconductance front end stage using precision FET buffers and the classical transimpedance output stage. Gain switching is accomplished with a novel current steering technique that allows for fast settling when changing gains. The result is a high performance, programmable instrumentation amplifier with excellent speed and gain accuracy.
The input stage uses a new circuit topology that includes FET buffers to give extremely low input bias currents. The differential input voltage is converted into a differential output current with the transconductance gain selected by steering the input stage bias current between four identical input stages differing only in the value of the gain setting resistor. Each input stage is individually laser-trimmed for input offset, offset drift and gain.
The output stage is a differential transimpedance amplifier. Unlike the classical difference amplifier output stage, the common mode rejection is not limited by the resistor matching. However, the output resistors are laser-trimmed to help minimize the output offset and drift.

## BASIC CONNECTIONS

Figure 1 shows the proper connections for power supply and signal. The power supplies should be decoupled with $1 \mu \mathrm{~F}$ tantalum capacitors placed as close to the amplifier as possible for maximum performance. To avoid gain and CMR errors introduced by the external components, you should connect the grounds as indicated. Any resistance in the sense line (pin 11) or the $\mathrm{V}_{\mathrm{REF}}$ line (pin 4) will lead to a gain error, so these lines should be kept as short as possible. Also to maintain stability, avoid capacitance from the output to the input or the offset adjust pins.


FIGURE 1. Basic Circuit Connections.

## OFFSET ADJUSTMENT

Figure 2 shows the offset adjustment circuits for the PGA202/ 203. The input offset and the output offset are both separately adjustable. Notice that because the PGA202/203 change between four different input stages to change gain, the input offset voltage will change slightly with gain. For systems using computer autozeroing techniques, neither offset nor drift is a major concern, but it should be noted that since the input offset does change with gain, these systems should perform an autozero cycle after each gain change for optimum performance.
In the output offset adjustment circuit, the choice of the buffering op amp is very important. The op amp needs to have low output impedance and a wide bandwidth to maintain full accuracy over the entire frequency range of the PGA202/203. For these reasons we recommend the OPA602 as an excellent choice for this application.


FIGURE 2. Offset Adjustment Circuits.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## GAIN SELECTION

Gain selection is accomplished by the application of a 2-bit digital word to the gain select inputs. Table I shows the gains for the different possible values of the digital input word. The logic inputs are referred to their own separate digital common pin, which can be connected to any voltage between the minus supply and 8 V below the positive supply. The gains are all internally trimmed to an initial accuracy of better than $0.1 \%$, so no external gain adjustment is required. However, if necessary the gains can be increased by the use of an external attenuator around the output stage as shown in Figure 3. Recommended resistor values for certain selected output gains are given in Table II.

|  |  | PGA202 |  | PGA203 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A $_{1}$ | A $_{0}$ | GAIN | ERROR | GAIN | ERROR |
| 0 | 0 | 1 | $0.05 \%$ | 1 | $0.05 \%$ |
| 0 | 1 | 10 | $0.05 \%$ | 2 | $0.05 \%$ |
| 1 | 0 | 100 | $0.05 \%$ | 4 | $0.05 \%$ |
| 1 | 1 | 1000 | $0.10 \%$ | 8 | $0.05 \%$ |

TABLE I. Software Gain Selection.

| OUTPUT GAIN | $\mathbf{R}_{1}$ | $\mathbf{R}_{2}$ |
| :---: | :---: | :---: |
| 2 | $5 \mathrm{k} \Omega$ | $5 \mathrm{k} \Omega$ |
| 5 | $2 \mathrm{k} \Omega$ | $8 \mathrm{k} \Omega$ |
| 10 | $1 \mathrm{k} \Omega$ | $9 \mathrm{k} \Omega$ |

TABLE II. Output Stage Gain Control.


FIGURE 3. Gain Increase with Buffered Attenuator.

## COMMON-MODE INPUT RANGE

Unlike the classical three op amp type of circuit, the input common-mode range of the PGA202/203 does not depend on the differential input and the gain. In the standard three op amp circuit, the input common-mode signal must be kept below the maximum output voltage of the input amplifier minus $1 / 2$ the final output voltage. If, for example, these amplifiers can swing $\pm 12 \mathrm{~V}$, then to get 12 V at the output you must restrict the input common-mode voltage to only 6 V . The circuitry of the PGA202/203 is such that the commonmode input range applies to either input pin regardless of the output voltage.

## OUTPUT SENSE

An output sense has been provided to allow greater accuracy in connecting the load. By attaching this feedback point to the load at the load site, IR drops due to the load currents are eliminated since they are inside the feedback loop. Proper connection is shown in Figure 1. When more current is required, a power booster can be placed in the feedback loop as shown in Figure 4. Buffer errors are minimized by the loop gain of the output amplifier.


## OUTPUT FILTERING

The summing nodes of the output amplifier have also been made available to allow for output filtering. By placing matched capacitors in parallel with the existing internal capacitors as shown in Figure 5, you can lower the frequency response of the output amplifier. This will reduce the noise of the amplifier, at the cost of a slower response. The nominal frequency responses for some selected values of capacitor are shown in Table III.


FIGURE 5. Output Filtering.

| CUTOFF FREQUENCY | C $_{1}$ AND C $_{2}$ |
| :---: | :---: |
| 1 MHz | None |
| 100 kHz | 47 pF |
| 10 kHz | 525 pF |

TABLE III. Output Frequency vs Filter Capacitors.

## INPUT CHARACTERISTICS

Because the PGA202/203 have FET inputs, the bias currents drawn through input source resistors have a negligible effect on DC accuracy. The picoamp currents produce no more than microvolts through megohm sources. The inputs are also internally diode clamped to the supplies. Thus, input filtering and input series protection are easily achievable.
A return path for the input bias currents must always be provided to prevent the charging of any stray capacitance. Otherwise the amplifier could wander and saturate. A $1 \mathrm{M} \Omega$ to $10 \mathrm{M} \Omega$ resistor from the input to common will return floating sources such as thermocouples and AC-coupled inputs (see Applications Section, Figures 8 and 9.)

## DYNAMIC PERFORMANCE

The PGA202 and the PGA203 are fast-settling FET input programmable gain instrumentation amplifiers. Careful attention to minimize stray capacitance is necessary to achieve specified performance. High source resistance will interact with the input capacitance to reduce speed and overall bandwidth. Also, to maintain stability, avoid capacitance from the output to the input or the offset adjust pins.
Applications with balanced source impedance will provide the best performance. In some applications, mismatched source impedances may be required. If the impedance in the negative input exceeds that in the positive input, stray capacitance from the output will create a net negative feedback and improve the stability of the circuit. If, however, the impedance in the positive input is greater, then the feedback due to stray capacitance will be positive and instability may result. The degree of positive feedback will, of course, depend on the source impedance imbalance as well as the board layout and the operating gain. The addition of a small bypass capacitor of about 5 to 50 pF directly across the input terminals of the PGIA will generally eliminate any instability arising from these stray capacitances. CMR errors due to the source imbalance will also be reduced by the addition of this capacitor.
The PGA202 and the PGA203 are designed for fast settling in response to changes in either the input voltage or the gain. The bandwidth and the settling times are mostly determined by the output stage and are therefore independent of gain, except at the highest gain of the PGA202 where other factors in the input stage begin to dominate.

## APPLICATIONS

In addition to general purpose applications, the PGA202/203 are designed to handle two important and demanding classes of applications: inputs with high source impedances, and rapid scanning data acquisition systems requiring fast settling time. Because the user has access to output sense and output common pins, current sources can also be constructed with a minimum of external components. Some basic application circuits are shown in Figures 6 through 12.


FIGURE 6. Isolated Programmable Gain Instrumentation Amplifier.


FIGURE 7. Auto Gain Ranging.


FIGURE 8. AC-Coupled Differential Amplifier for Frequencies above 0.16 Hz .


FIGURE 9. Floating Source Programmable Gain Instrumentation Amplifier.


FIGURE 10. Low Noise Differential Amplifier with Gains of 100, 200, 400, 800.


FIGURE 11. Programable Differential In/Differential Out Amplifier.

PGA202/203


FIGURE 12. Programmable Current Source.


FIGURE 13. Cascaded Amplifiers.

## Programmable Gain INSTRUMENTATION AMPLIFIER

## FEATURES

- DIGITALLY PROGRAMMABLE GAIN:

PGA204: G=1, 10, 100, 1000V/V
PGA205: G=1, 2, 4, 8V/V

- LOW OFFSET VOLTAGE: $50 \mu \mathrm{~V}$ max
- LOW OFFSET VOLTAGE DRIFT: $0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- LOW INPUT BIAS CURRENT: 2nA max
- LOW QUIESCENT CURRENT: 5.2mA typ
- NO LOGIC SUPPLY REQUIRED
- 16-PIN PLASTIC DIP, SOL-16 PACKAGES


## APPLICATIONS

- DATA ACQUISITION SYSTEM
- GENERAL PURPOSE ANALOG BOARDS
- MEDICAL INSTRUMENTATION


## DESCRIPTION

The PGA204 and PGA205 are low cost, general purpose programmable-gain instrumentation amplifiers offering excellent accuracy. Gains are digitally selected: PGA204-1, 10, 100, 1000, and PGA205-1, $2,4,8 \mathrm{~V} / \mathrm{V}$. The precision and versatility, and low cost of the PGA204 and PGA205 make them ideal for a wide range of applications.

Gain is selected by two TTL or CMOS-compatible address lines, $\mathrm{A}_{0}$ and $\mathrm{A}_{1}$. Internal input protection can withstand up to $\pm 40 \mathrm{~V}$ on the analog inputs without damage.

The PGA204 and PGA205 are laser trimmed for very low offset voltage $(50 \mu \mathrm{~V})$, drift $\left(0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)$ and high common-mode rejection ( 115 dB at $\mathrm{G}=1000$ ). They operate with power supplies as low as $\pm 4.5 \mathrm{~V}$, allowing use in battery operated systems. Quiescent current is 5 mA .

The PGA204 and PGA205 are available in 16-pin plastic DIP, and SOL-16 surface-mount packages, specified for the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 . Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## ELECTRICAL

PGA204 G=1, 10, 100, 1000V/V
At $T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}, R_{L}=2 \mathrm{k} \Omega$ unless otherwise noted.

| PARAMETER | CONDITIONS | PGA204BP, BU |  |  | PGA204AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT <br> Offset Voltage, RTI vs Temperature vs Power Supply Long-Term Stability Impedance, Differential Common-Mode Input Common-Mode Range Safe Input Voltage Common-Mode Rejection | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \\ \mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ $V_{0}=0 V \text { (see text) }$ $\begin{gathered} \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}, \Delta \mathrm{R}_{\mathrm{s}}=1 \mathrm{k} \Omega \\ \mathrm{G}=1 \\ \mathrm{G}=10 \\ \mathrm{G}=100 \\ \mathrm{G}=1000 \end{gathered}$ | $\begin{gathered} \pm 10.5 \\ \\ 80 \\ 96 \\ 110 \\ 115 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 10+20 / \mathrm{G} \\ \pm 0.1+0.5 / \mathrm{G} \\ 0.5+2 / \mathrm{G} \\ \pm 0.2+0.5 / \mathrm{G} \\ 10^{10} \mid 6 \\ 10^{10}\| \| 6 \\ \pm 12.7 \\ \\ 99 \\ 114 \\ 123 \\ 123 \end{gathered}$ | $\begin{gathered} \pm 50+100 / \mathrm{G} \\ \pm 0.25+5 / \mathrm{G} \\ 3+10 / \mathrm{G} \end{gathered}$ $\pm 40$ | $\begin{gathered} 75 \\ 90 \\ 106 \\ 106 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 25+30 / \mathrm{G} \\ \pm 0.25+5 / \mathrm{G} \\ * \\ * \\ * \\ * \\ * \\ \\ 90 \\ 106 \\ 110 \\ 110 \\ \hline \end{gathered}$ | $\left\|\begin{array}{c}  \pm 125+500 / \mathrm{G} \\ \pm 1+10 / \mathrm{G} \end{array}\right\|$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{mo} \\ \Omega \\| \mathrm{pF} \\ \Omega \\| \mathrm{pF} \\ \mathrm{~V} \\ \mathrm{~V} \\ \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT vs Temperature Offset Current vs Temperature |  |  | $\begin{gathered} \pm 0.5 \\ \pm 8 \\ \pm 0.5 \\ \pm 8 \end{gathered}$ | $\begin{aligned} & \pm 2 \\ & \pm 2 \end{aligned}$ |  |  | $\pm 5$ | $\begin{gathered} \mathrm{nA} \\ \mathrm{pA} /{ }^{\circ} \mathrm{C} \\ \mathrm{nA} \\ \mathrm{pA} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| $\begin{aligned} & \text { NOISE, Voltage, RTI(1): } f=10 \mathrm{~Hz} \\ & \qquad \begin{array}{r} f=100 \mathrm{~Hz} \\ f=1 \mathrm{kHz} \end{array} \\ & \qquad \begin{array}{l} f_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{array} \\ & \text { Noise Current } \\ & \begin{array}{l} f=10 \mathrm{~Hz} \\ f=1 \mathrm{kHz} \\ f_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{array} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{G} \geq 100, \mathrm{R}_{\mathrm{S}}=0 \Omega \\ & \mathrm{G} \geq 100, \mathrm{R}_{\mathrm{S}}=0 \Omega \\ & \mathrm{G} \geq 100, \mathrm{R}_{\mathrm{S}}=0 \Omega \\ & \mathrm{G} \geq 100, \mathrm{R}_{\mathrm{S}}=0 \Omega \end{aligned}$ |  | $\begin{aligned} & \hline 16 \\ & 13 \\ & 13 \\ & 0.4 \\ & \\ & 0.4 \\ & 0.2 \\ & 18 \\ & \hline \end{aligned}$ |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vp}-\mathrm{p}$ <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ <br> pAp-p |
| GAIN, Error <br> Gain vs Temperature Nonlinearity | $\mathrm{G}=1$ $\mathrm{G}=10$ $\mathrm{G}=100$ $\mathrm{G}=1000$ $\mathrm{G}=1$ to 1000 $\mathrm{G}=1$ $\mathrm{G}=10$ $\mathrm{G}=100$ $\mathrm{G}=1000$ |  | $\begin{gathered} \pm 0.005 \\ \pm 0.01 \\ \pm 0.01 \\ \pm 0.02 \\ \pm 2.5 \\ \pm 0.0004 \\ \pm 0.0004 \\ \pm 0.0004 \\ \pm 0.0008 \end{gathered}$ | $\begin{gathered} \pm 0.024 \\ \pm 0.024 \\ \pm 0.024 \\ \pm 0.05 \\ \pm 10 \\ \pm 0.001 \\ \pm 0.002 \\ \pm 0.002 \\ \pm 0.01 \end{gathered}$ |  |  | $\begin{gathered} \pm 0.05 \\ \pm 0.05 \\ \pm 0.05 \\ \pm 0.1 \\ \star \\ \pm 0.002 \\ \pm 0.004 \\ \pm 0.004 \\ \pm 0.02 \end{gathered}$ | $\%$ $\%$ $\%$ $\%$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\%$ of FSR $\%$ of FSR $\%$ of FSR $\%$ of FSR |
| OUTPUT <br> Voltage, Positive ${ }^{(2)}$ Negative ${ }^{(2)}$ <br> Load Capacitance Stability Short Circuit Current | $\begin{aligned} & I_{o}=5 \mathrm{~mA}, T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ & \mathrm{I}_{0}=-5 \mathrm{~mA}, T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{aligned}$ | $\begin{aligned} & (\mathrm{V}+)-1.5 \\ & (\mathrm{~V}-)+1.5 \end{aligned}$ | $\begin{gathered} (\mathrm{V}+)-1.3 \\ (\mathrm{~V}-)+1.3 \\ 1000 \\ +23 /-17 \end{gathered}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| FREQUENCY RESPONSE <br> Bandwidth, -3 dB <br> Slew Rate Settling Time ${ }^{(3)}, 0.1 \%$ $0.01 \%$ <br> Overload Recovery | $\begin{gathered} G=1 \\ G=10 \\ G=100 \\ G=1000 \\ V_{0}= \pm 10 \mathrm{~V}, \mathrm{G}=10 \\ G=1 \\ G=10 \\ G=100 \\ G=1000 \\ G=1 \\ G=10 \\ G=100 \\ G=1000 \\ 50 \% \text { Overdrive } \end{gathered}$ | 0.3 | $\begin{gathered} 1 \\ 80 \\ 10 \\ 1 \\ 0.7 \\ 22 \\ 23 \\ 100 \\ 1000 \\ 23 \\ 28 \\ 140 \\ 1300 \\ 70 \end{gathered}$ |  | * |  |  | MHz MHz kHz kHz $\mathrm{V} / \mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| DIGITAL LOGIC <br> Digital Ground Voltage, $\mathrm{V}_{\mathrm{DG}}$ <br> Digital Low Voltage <br> Digital Input Current <br> Digital High Voltage |  | $\begin{gathered} V- \\ V- \\ V_{D G}+2 \end{gathered}$ | 1 | $\begin{gathered} (\mathrm{V}+)-4 \\ \mathrm{~V}_{\mathrm{DG}}+0.8 \mathrm{~V} \\ \mathrm{~V}_{+} \end{gathered}$ |  | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{~V} \end{gathered}$ |
| POWER SUPPLY, Voltage Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | $\pm 4.5$ | $\begin{gathered} \pm 15 \\ +5.2 /-4.2 \end{gathered}$ | $\begin{aligned} & \pm 18 \\ & \pm 6.5 \end{aligned}$ | * |  | $\pm 7.5$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification Operating $\theta_{J A}$ |  | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ | 80 | $\begin{gathered} +85 \\ +125 \end{gathered}$ |  | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Specification same as PGA204BP.

NOTES: (1) Input-referred noise voltage varies with gain. See typical curves. (2) Output voltage swing is tested for $\pm 10 \mathrm{~V}$ min on $\pm 11.4 \mathrm{~V}$ power supplies. (3) Includes time to switch to a new gain.

EE

For Immediate Assistance, Contact Your Local Salesperson
SPECIFICATIONS
ELECTRICAL
PGA205 G=1, 2, 4, 8V/V
At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ unless otherwise noted.

| PARAMETER | CONDITIONS | PGA205BP, BU |  |  | PGA205AP, AU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| INPUT <br> Offset Voltage, RTI vs Temperature vs Power Supply Long-Term Stability Impedance, Differential Common-Mode Input Common-Mode Range Safe Input Voltage Common-Mode Rejection | $\begin{gathered} T_{A}=+25^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}} \text { to } \mathrm{T}_{\mathrm{MAX}} \\ \mathrm{~V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \text { (see text) } \\ \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}, \Delta \mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega \\ \mathrm{G}=1 \\ \mathrm{G}=2 \\ \mathrm{G}=4 \\ \mathrm{G}=8 \end{gathered}$ | $\begin{gathered} \pm 10.5 \\ \\ 80 \\ 85 \\ 90 \\ 95 \end{gathered}$ | $\begin{gathered} \pm 10+20 / \mathrm{G} \\ \pm 0.1+0.5 / \mathrm{G} \\ 0.5+2 / \mathrm{G} \\ \pm 0.2+0.5 / \mathrm{G} \\ 10^{10} \mid / 6 \\ 10^{10}\| \| 6 \\ \pm 12.7 \\ \\ 94 \\ 100 \\ 106 \\ 112 \end{gathered}$ | $\begin{gathered} \pm 50+100 / \mathrm{G} \\ \pm 0.25+5 / \mathrm{G} \\ 3+10 / \mathrm{G} \end{gathered}$ $\pm 40$ | $\begin{aligned} & 75 \\ & 80 \\ & 85 \\ & 89 \end{aligned}$ | $\begin{gathered} \pm 25+30 / \mathrm{G} \\ \pm 0.25+5 / \mathrm{G} \\ * \\ * \\ * \\ * \\ * \\ \\ 88 \\ 94 \\ 100 \\ 106 \\ \hline \end{gathered}$ | $\underset{*}{ \pm 125+500 / \mathrm{G}} \underset{ \pm 1+10 / \mathrm{G}}{ } \mid$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{mo} \\ \Omega \\| \mathrm{pF} \\ \Omega \\| \mathrm{pF} \\ \mathrm{~V} \\ \mathrm{~V} \\ \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \hline \end{gathered}$ |
| BIAS CURRENT <br> vs Temperature <br> Offset Current vs Temperature |  |  | $\begin{gathered} \pm 0.5 \\ \pm 8 \\ \pm 0.5 \\ \pm 8 \end{gathered}$ | $\begin{aligned} & \pm 2 \\ & \pm 2 \end{aligned}$ |  |  | $\pm 5$ | $\begin{gathered} \mathrm{nA} \\ \mathrm{pA}{ }^{\circ} \mathrm{C} \\ \mathrm{nA} \\ \mathrm{pA} \mathrm{~A}^{\circ} \mathrm{C} \end{gathered}$ |
| Noise Voltage, RT/(1): $f=10 \mathrm{~Hz}$ $\mathrm{f}=100 \mathrm{~Hz}$ <br> $f=1 \mathrm{kHz}$ $\mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz}$ <br> Noise Current $\begin{aligned} & f=10 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \\ & f_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & \mathrm{G}=8, \mathrm{R}_{\mathrm{s}}=0 \Omega \\ & \mathrm{G}=8, \mathrm{R}_{\mathrm{s}}=0 \Omega \\ & \mathrm{G}=8, \mathrm{R}_{\mathrm{s}}=0 \Omega \\ & \mathrm{G}=8, \mathrm{R}_{\mathrm{S}}=0 \Omega \end{aligned}$ |  | $\begin{aligned} & 19 \\ & 15 \\ & 15 \\ & 0.5 \\ & 0.4 \\ & 0.2 \\ & 18 \end{aligned}$ | . |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vp}$-p <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ <br> pAp-p |
| GAIN, Error <br> Gain vs Temperature Nonlinearity | $\mathrm{G}=1$ $\mathrm{G}=2$ $\mathrm{G}=4$ $\mathrm{G}=8$ $\mathrm{G}=1$ to 8 $\mathrm{G}=1$ $\mathrm{G}=2$ $\mathrm{G}=4$ $\mathrm{G}=8$ |  | $\pm 0.005$ $\pm 0.01$ $\pm 0.01$ $\pm 0.01$ $\pm 2.5$ $\pm 0.00024$ $\pm 0.00024$ $\pm 0.00024$ $\pm 0.00024$ | $\begin{gathered} \pm 0.024 \\ \pm 0.024 \\ \pm 0.024 \\ \pm 0.024 \\ \pm 10 \\ \pm 0.001 \\ \pm 0.002 \\ \pm 0.002 \\ \pm 0.002 \end{gathered}$ |  |  | $\begin{gathered} \pm 0.05 \\ \pm 0.05 \\ \pm 0.05 \\ \pm 0.05 \\ \star \\ \pm 0.002 \\ \pm 0.004 \\ \pm 0.004 \\ \pm 0.004 \end{gathered}$ | $\%$ $\%$ $\%$ $\%$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\%$ of FSR $\%$ of FSR $\%$ of FSR $\%$ of FSR |
| OUTPUT <br> Voltage, Positive ${ }^{(2)}$ Negative ${ }^{(2)}$ <br> Load Capacitance Stability Short Circuit Current | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}, \mathrm{~T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \\ & \mathrm{I}_{\mathrm{O}}=-5 \mathrm{~mA}, \mathrm{~T}_{\text {MIN }} \text { to } T_{\text {MAX }} \end{aligned}$ | $\begin{aligned} & \left(V_{+}\right)-1.5 \\ & (\mathrm{~V}-)+1.5 \end{aligned}$ | $\begin{gathered} (V+)-1.3 \\ (V-)+1.3 \\ 1000 \\ +23 /-17 \end{gathered}$ | . | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| FREQUENCY RESPONSE <br> Bandwidth, -3 dB <br> Slew Rate <br> Settling Time ${ }^{(3)}, 0.1 \%$ 0.01\% <br> Overload Recovery | $G$ $=1$ <br> $G$ $=2$ <br> $G$ $=4$ <br> $G$ $=8$ <br> $V_{0}= \pm 10 V, G=8$  <br> $G$ $=1$ <br> $G$ $=2$ <br> $G$ $=4$ <br> $G$ $=8$ <br> $G$ $=1$ <br> $G$ $=2$ <br> $G$ $=4$ <br> $G$ $=8$ <br> $50 \%$ overdrive | 0.3 | $\begin{gathered} 1 \\ 400 \\ 200 \\ 100 \\ 0.7 \\ 22 \\ 22 \\ 23 \\ 23 \\ 23 \\ 23 \\ 23 \\ 25 \\ 28 \\ 70 \end{gathered}$ |  | * |  |  | MHz kHz kHz kHz $\mathrm{V} / \mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{S}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| DIGITAL LOGIC INPUTS <br> Digital Ground Voltage, $\mathrm{V}_{\mathrm{DG}}$ <br> Digital Low Voltage <br> Digital Low Current <br> Digital High Voltage |  | $\begin{gathered} \mathrm{V}- \\ \mathrm{V}- \\ \mathrm{V}_{\mathrm{DG}}+2 \end{gathered}$ | 1 | $\begin{gathered} \left(\mathrm{V}_{+}\right)-4 \\ \mathrm{~V}_{\mathrm{DG}}+0.8 \mathrm{~V} \\ \mathrm{~V}_{+} \end{gathered}$ |  | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{~V} \end{gathered}$ |
| POWER SUPPLY, Voltage Current | $\mathrm{V}_{1 \times}=0 \mathrm{~V}$ | $\pm 4.5$ | $\begin{gathered} \pm 15 \\ +5.2 /-4.2 \end{gathered}$ | $\begin{aligned} & \pm 18 \\ & \pm 6.5 \end{aligned}$ | * |  | $\pm 7.5$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification Operating $\theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ | 80 | $\begin{gathered} +85 \\ +125 \end{gathered}$ | * | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Specification same as PGA204BP.

NOTES: (1) Input-referred noise voltage varies with gain. See typical curves. (2) Output voltage swing is tested for $\pm 10 \mathrm{~V}$ min on $\pm 11.4 \mathrm{~V}$ power supplies. (3) Includes time to switch to a new gain.

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| PGA204AP | 16-Pin Plastic DIP | 180 |
| PGA204BP | 16-Pin Plastic DIP | 180 |
| PGA204AU | SOL-16 Surface Mount | 211 |
| PGA204BU | SOL-16 Surface Mount | 211 |
| PGA205AP | 16-Pin Plaseic DIP | 180 |
| PGA205BP | 16-Pin Plastic DIP | 180 |
| PGA205AU | SOL-16 Surface Mount | 211 |
| PGA205BU | SOL-16 Surface Mount | 211 |

## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

| MODEL | GAINS | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: | :---: |
| PGA204AP | $1,10,100,1000 \mathrm{~V} / \mathrm{V}$ | $16-$-Pin Plastic DIP | -40 to $+85^{\circ} \mathrm{C}$ |
| PGA204BP | $1,10,100,1000 \mathrm{~V} / \mathrm{V}$ | $16-$ Pin Plastic DIP | -40 to $+85^{\circ} \mathrm{C}$ |
| PGA204AU | $1,10,100,1000 \mathrm{~V} / \mathrm{V}$ | SOL-16 Surface-Mount | -40 to $+85^{\circ} \mathrm{C}$ |
| PGA204BU | $1,10,100,1000 \mathrm{~V} / \mathrm{V}$ | SOL-16 Surface-Mount | -40 to $+85^{\circ} \mathrm{C}$ |
| PGA205AP | $1,2,4,8 \mathrm{~V} / \mathrm{V}$ | $16-$-Pin Plastic DIP | -40 to $+85^{\circ} \mathrm{C}$ |
| PGA205BP | $1,2,4,8 \mathrm{~V} / \mathrm{V}$ | 16 -Pin Plastic DIP | -40 to $+85^{\circ} \mathrm{C}$ |
| PGA205AU | $1,2,4,8 \mathrm{~V} / \mathrm{V}$ | SOL-16 Surface-Mount | -40 to $+85^{\circ} \mathrm{C}$ |
| PGA205BU | $1,2,4,8 \mathrm{~V} / \mathrm{V}$ | SOL-16 Surface-Mount | -40 to $+85^{\circ} \mathrm{C}$ |



| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{O} 1}$ | 9 | $\mathrm{V}_{\mathrm{O} 2}$ |
| 2 | - | 10 | Ref |
| 3 | - | 11 | $\mathrm{V}_{0}$ |
| 4 | $\mathrm{V}^{-1 \mathrm{~N}}$ | 12 | Feedback |
| 5 | $\mathrm{V}^{+}{ }_{\text {IN }}$ | 13 | $\mathrm{V}_{+}$ |
| 6 | $V_{\text {OS }}$ Adj | 14 | Dig. Ground |
| 7 | $\mathrm{V}_{\text {os }} \mathrm{Adj}$ | 15 | $\mathrm{A}_{0}$ |
| 8 | V- | 16 | $\mathrm{A}_{1}$ |

Substrate Bias: Internally connected to V - power supply.
MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |  |
| :--- | :---: | :---: | :---: |
| Die Size | $186 \times 130 \pm 5$ | $4.72 \times 3.30 \pm 0.13$ |  |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |  |
| Min. Pad Size | $4 \times 4$ | $0.1 \times 0.1$ |  |
| Backing | Gold |  |  |

## PGA204/205 DIE TOPOGRAPHY

## PIN CONFIGURATION

Top View



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.


COMMON-MODE VOLTAGE RANGE


NEGATIVE POWER SUPPLY REJECTION
vs FREQUENCY



PGA204/205



INPUT BIAS CURRENT
vs DIFFERENTIAL INPUT VOLTAGE



INPUT BIAS AND INPUT OFFSET CURRENT
vs TEMPERATURE


INPUT BIAS CURRENT
vs COMMON-MODE INPUT VOLTAGE



Or, Call Customer Service at 1-800-548-6132 (USA Only)
TYPICAL PERFORMANCE CURVES (CONT)
At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$, unless otherwise noted.





SMALL-SIGNAL RESPONSE, $\mathrm{G}=1$


SMALL-SIGNAL RESPONSE, $\mathrm{G}=10$


SMALL-SIGNAL RESPONSE, G = 1000


LARGE-SIGNAL RESPONSE, $\mathrm{G}=1$


LARGE-SIGNAL RESPONSE, $\mathrm{G}=10$


LARGE-SIGNAL RESPONSE, $\mathrm{G}=1000$


At $T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}$, unless otherwise noted.


## APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the PGA204/205. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.
The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of $5 \Omega$ in series with the Ref pin will cause a typical device to degrade to approximately 80 dB CMR $(\mathrm{G}=1)$.
The PGA204/205 has an output feedback connection (pin 12). Pin 12 must be connected to the output terminal (pin 11) for proper operation. The output Feedback connection can

be used to sense the output voltage directly at the load for best accuracy.

## DIGITAL INPUTS

The digital inputs $\mathrm{A}_{0}$ and $\mathrm{A}_{1}$ select the gain according to the logic table in Figure 1. Logic " 1 " is defined as a voltage greater than 2 V above digital ground potential (pin 14). Digital ground can be connected to any potential from the V - power supply to 4 V less than $\mathrm{V}+$. Digital ground is normally connected to ground. The digital inputs interface directly CMOS and TTL logic components.
Approximately $1 \mu \mathrm{~A}$ flows out of the digital input pins when a logic " 0 " is applied. Logic input current is nearly zero with


FIGURE 1. Basic Connections.


FIGURE 2. Switch or Jumper-Selected Digital Inputs.
a logic " 1 " input. A constant current of approximately 1.3 mA flows in the digital ground pin. It is good practice to return digital ground through a separate connection path so that analog ground is not affected by the digital ground current.

The digital inputs, $\mathrm{A}_{0}$ and $\mathrm{A}_{1}$, are not latched; a change in logic inputs immediately selects a new gain. Switching time of the logic is approximately $1 \mu \mathrm{~s}$. The time to respond to gain change is effectively the time it takes the amplifier to settle to a new output voltage in the newly selected gain (see settling time specifications).

Many applications use an external logic latch to access gain control data from a high speed data bus (see Figure 7). Using an external latch isolates the high speed digital bus from sensitive analog circuitry. Locate the latch circuitry as far as practical from analog circuitry.

Some applications select gain of the PGA204/205 with switches or jumpers. Figure 2 shows pull-up resistors connected to assure a noise-free logic " 1 " when the switch, jumper or open-collector logic is open or off. Fixed-gain applications can connect the logic inputs directly to $\mathrm{V}+$ or V - (or other valid logic level); no resistor is required.

## OFFSET VOLTAGE

Voltage offset of the PGA204/205 consists of two compo-nents-input stage offset and output stage offset. Both components are specified in the specification table in equation form:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OS}}=\mathrm{V}_{\mathrm{OSI}}+\mathrm{V}_{\mathrm{OSO}} / \mathrm{G} \tag{1}
\end{equation*}
$$

where:
$V_{\text {os }}$ total is the combined offset, referred to the input.
$\mathrm{V}_{\text {osI }}$ is the offset voltage of the input stage, $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$.
$\mathrm{V}_{\text {oso }}$ is the offset voltage of the output difference amplifier, $\mathrm{A}_{3}$.
$V_{\text {oSI }}$ and $V_{\text {oso }}$ do not change with gain. The composite offset voltage $\mathrm{V}_{\mathrm{os}}$ changes with gain because of the gain term in equation 1. Input stage offset dominates in high gain ( $\mathrm{G} \geq 100$ ); both sources of offset may contribute at low gain ( $\mathrm{G}=1$ to 10 ).

## OFFSET TRIMMING

Both the input and output stages are laser trimmed for very low offset voltage and drift. Many applications require no external offset adjustment.
Figure 3 shows an optional input offset voltage trim circuit. This circuit should be used to adjust only the input stage offset voltage of the PGA204/205. Do this by programming


FIGURE 3. Optional Offset Voltage Trim Circuit.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

it to its highest gain and trimming the output voltage to zero with the inputs grounded. Drift performance usually improves slightly when the input offset is nulled with this procedure.
Do not use the input offset adjustment to trim system offset or offset produced by a sensor. Nulling offset that is not produced by the input amplifiers will increase temperature drift by approximately $3.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per 1 mV of offset adjustment.
Many applications that need input stage offset adjustment do not need output stage offset adjustment. Figure 3 also shows a circuit for adjusting output offset voltage. First, adjust the input offset voltage as discussed above. Then program the device for $\mathrm{G}=1$ and adjust the output to zero. Because of the interaction of these two adjustments at $\mathrm{G}=8$, the PGA205 may require may require iterative adjustment.
The output offset adjustment can be used to trim sensor or system offsets without affecting drift. The voltage applied to the Ref terminal is summed with the output signal. Low impedance must be maintained at this node to assure good common-mode rejection. This is achieved by buffering the trim voltage with an op amp as shown.

## NOISE PERFORMANCE

The PGA204/205 provides very low noise in most applications. Low frequency noise is approximately $0.4 \mu \mathrm{Vp}-\mathrm{p}$ measured from 0.1 to 10 Hz . This is approximately one-tenth the noise of "low noise" chopper-stabilized amplifiers.

## INPUT BIAS CURRENT RETURN PATH

The input impedance of the PGA204/205 is extremely highapproximately $10^{10} \Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is typically less than $\pm 1 \mathrm{nA}$ (it can be either polarity due to cancellation circuitry). High input impedance means that this input bias current changes very little with varying input voltage.
Input circuitry must provide a path for this input bias current if the PGA204/205 is to operate properly. Figure 4 shows provisions for an input bias current path. Without a bias current return path, the inputs will float to a potential which exceeds the common-mode range of the PGA204/205 and the input amplifiers will saturate. If the differential source resistance is low, bias current return path can be connected to one input (see thermocouple example in Figure 4). With higher source impedance, using two resistors provides a balanced input with possible advantages of lower input offset voltage due bias current and better common-mode rejection.
Many sources or sensors inherently provide a path for input bias current (e.g. the bridge sensor shown in Figure 4). These applications do not require additional resistor(s) for proper operation.


FIGURE 4. Providing an Input Common-Mode Current Path.

## INPUT COMMON-MODE RANGE

The linear common-mode range of the input op amps of the PGA204/205 is approximately $\pm 12.7 \mathrm{~V}$ (or 2.3 V from the power supplies). As the output voltage increases, however, the linear input range will be limited by the output voltage swing of the input amplifiers, $A_{1}$ and $A_{2}$. The common-mode range is related to the output voltage of the complete amplifier-see performance curve "Input Common-Mode Range vs Output Voltage".

A combination of common-mode and differential input voltage can cause the output of $\mathrm{A}_{1}$ or $\mathrm{A}_{2}$ to saturate. Figure 5 shows the output voltage swing of $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$ expressed in terms of a common-mode and differential input voltages. Output swing capability of these internal amplifiers is the same as the output amplifier, $\mathrm{A}_{3}$. For applications where input common-mode range must be maximized, limit the output voltage swing by selecting a lower gain of the PGA204/205 (see performance curve "Input Common-Mode Voltage Range vs Output Voltage"). If necessary, add gain after the PGA204/205 to increase the voltage swing.


FIGURE 5. Voltage Swing of $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$.

Input-overload often produces an output voltage that appears normal. For example, consider an input voltage of +20 V on one input and +40 V on the other input will obviously exceed the linear common-mode range of both input amplifiers. Since both input amplifiers are saturated to the nearly the same output voltage limit, the difference voltage measured by the output amplifier will be near zero. The output of the PGA204/205 will be near 0 V even though both inputs are overloaded.

## INPUT PROTECTION

The inputs of the PGA204/205 are individually protected for voltages up to $\pm 40 \mathrm{~V}$. For example, a condition of -40 V on one input and +40 V on the other input will not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors would contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value (approximately 1.5 mA ). The typical performance curve "Input Bias Current vs Common-Mode Input Voltage" shows this input current limit behavior. The inputs are protected even if no power supply voltage is present.


FIGURE 6. Switch-Selected PGIA.

[^45]Or，Call Customer Service at 1－800－548－6132（USA Only）


FIGURE 7．Multiplexed－Input Programmable Gain IA．


FIGURE 8．Shield Drive Circuit．


FIGURE 9．Binary Gain Steps，G＝1 to $\mathrm{G}=64$ ．


FIGURE 10．AC－Coupled PGIA．

## BURR - EROWN ${ }^{\circledR}$



## PGA206 PGA207

PRODUCT IN DEVELOPMENT SUBJECT TO CHANGE WITHOUT NOTICE

## High-Speed Programmable Gain INSTRUMENTATION AMPLIFIER

## FEATURES

- DIGITALLY PROGRAMMABLE GAINS: PGA206: G=1, 2, 4, 8V/V PGA207: G=1, 2, 5, 10V/V
- TRUE INSTRUMENTATION AMP INPUT
- FAST SETTLING: $3 \mu \mathrm{~s}$ ( $0.01 \%$ ALL GAINS)
- FET INPUT: $I_{B}=100 \mathrm{pA}(\max )$
- INPUT OVER-VOLTAGE PROTECTION: $\pm 40 \mathrm{~V}$
- LOW OFFSET VOLTAGE: $250 \mu$ V max
- 16-PIN DIP, SOL-16 SOIC PACKAGES


## APPLICATIONS

- MULTIPLE-CHANNEL DATA ACQUISITION
- MEDICAL, PHYSIOLOGICAL AMPLIFIER
- PC-CONTROLLED ANALOG INPUT BOARDS


## DESCRIPTION

The PGA206 and PGA207 are digitally programmable gain instrumentation amplifiers that are ideally suited for data acquisition systems.
The PGA206/207's fast settling time allows multiplexed input channels for excellent system efficiency. FET inputs eliminate $I_{B}$ errors due to series resistance of common CMOS analog multiplexers.
Gains are selected by two CMOS/TTL-compatible address lines. Analog inputs are internally protected for overloads up to $\pm 40 \mathrm{~V}$, even with the power supplies off. The PGA206/207 is laser-trimmed for low offset voltage and low drift.
The PGA206 and PGA207 are available in 16-pin plastic DIP and SOL-16 surface-mount packages. Both are specified for $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operation.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ unless otherwise noted.

| PARAMETER | CONDITIONS | $\begin{aligned} & \text { PGA206P, U } \\ & \text { PGA207P, U } \end{aligned}$ |  |  | $\begin{aligned} & \text { PGA206PA, UA } \\ & \text { PGA207PA, UA } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT <br> Offset Voltage, RTI Initial vs Temperature vs Power Supply Long-Term Stability Impedance, Differential Common-Mode <br> Linear Input Voltage Range Safe Input Voltage Common-Mode Rejection | $\begin{gathered} T_{A}=+25^{\circ} \mathrm{C} \\ T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ V_{S}= \pm 4.5 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ $\begin{gathered} V_{\mathrm{O}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CM}}= \pm 11 \mathrm{~V}, \Delta \mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega \\ \mathrm{G}=1 \\ \mathrm{G}=2 \\ \mathrm{G}=4 \text { or } 5 \\ \mathrm{G}=8 \text { or } 10 \end{gathered}$ | $\begin{gathered} \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-4\right) \\ \\ 80 \\ 85 \\ 90 \\ 95 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 50 \pm 200 / \mathrm{G} \\ \pm 0.5 \pm 2 / \mathrm{G} \\ \pm 3 \pm 2 / \mathrm{G} \\ \pm 1 \pm 20 / \mathrm{G} \\ 10^{12}\| \| 6 \\ 10^{12}\| \| 6 \\ \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-3.5\right) \\ \\ 94 \\ 100 \\ 106 \\ 112 \end{gathered}$ | $\begin{gathered} \pm 200 \pm 500 / \mathrm{G} \\ \pm 1 \pm 10 / \mathrm{G} \\ \pm 10 \pm 10 / \mathrm{G} \end{gathered}$ $\pm 40$ | $\begin{aligned} & 75 \\ & 80 \\ & 85 \\ & 89 \end{aligned}$ | $\begin{gathered} \pm 500 \pm 1000 / \mathrm{G} \\ \pm 2 \pm 15 / \mathrm{G} \\ * \\ * \\ * \\ * \\ * \\ \\ 88 \\ 94 \\ 100 \\ 106 \end{gathered}$ | $\begin{gathered} \pm 200 \pm 900 / \mathrm{G} \\ \pm 3 \pm 30 / \mathrm{G} \\ \pm 20 \pm 20 / \mathrm{G} \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{mo} \\ \Omega \\| \mathrm{pF} \\ \Omega \\| \mathrm{pF} \\ \mathrm{~V} \\ \mathrm{~V} \\ \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT <br> vs Temperature Offset Current vs Temperature | $\mathrm{V}_{\text {IN }}=0$ | Doubles Every $100^{\circ} \mathrm{C}$ |  |  |  | $\begin{gathered} 10 \\ * \\ 10 \end{gathered}$ | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ | pA <br> pA |
| NOISE VOLTAGE, RTI $\begin{aligned} & f=10 \mathrm{~Hz} \\ & f=100 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \\ & f_{B}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Noise Current $f=1 \mathrm{kHz}$ | $\mathrm{G}=8,10 ; \mathrm{R}_{\mathrm{S}}=0 \Omega$ |  | $\begin{aligned} & 18 \\ & 15 \\ & 12 \\ & 0.5 \\ & 1.5 \end{aligned}$ |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vp}$-p <br> $\mathrm{fA} \sqrt{\mathrm{Hz}}$ |
| GAIN <br> Gain Error Gain vs Temperature Nonlinearity | All Gains, $\mathrm{V}_{0}= \pm 11 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |  | $\begin{gathered} \pm 0.01 \\ \pm 2.0 \\ \pm 0.0004 \end{gathered}$ | $\begin{gathered} \pm 0.024 \\ \pm 10 \\ \pm 0.0025 \end{gathered}$ |  | * | $\begin{gathered} \pm 0.05 \\ \star \\ \pm 0.005 \end{gathered}$ | $\begin{gathered} \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \text { of } \mathrm{FSR} \end{gathered}$ |
| OUTPUT <br> Voltage, Positive <br> Negative <br> Load Capacitance Stability <br> Short-Circuit Current | $\begin{aligned} & T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ & T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{aligned}$ |  | $\begin{gathered} (V+)-2.5 \\ (V-)+2 \\ 1000 \\ \pm 15 \end{gathered}$ |  |  | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| FREQUENCY RESPONSE <br> Bandwidth, -3 dB <br> Slew Rate <br> Settling Time, 0.1\% $0.01 \%$ <br> Output Overload Recovery | $\begin{gathered} \mathrm{G}=1 \\ \mathrm{G}=2 \\ \mathrm{G}=4,5 \\ \mathrm{G}=8,10 \\ \mathrm{~V}_{\mathrm{o}}= \pm 10 \mathrm{~V}, \mathrm{G}=1 \text { to } 10 \\ 20 \mathrm{~V} \text { Step, All Gains } \\ 20 \mathrm{~V} \text { Step, All Gains } \\ 50 \% \text { Overdrive } \end{gathered}$ |  | $\begin{gathered} 3 \\ 3 \\ 2.5 \\ 1.5 \\ 30 \\ 2 \\ 3 \\ 1.5 \end{gathered}$ |  |  |  |  | MHz <br> MHz <br> MHz <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| DIGITAL LOGIC INPUTS <br> Digital Ground Voltage, $V_{D G}$ <br> Digital Low Voltage <br> Digital Input Current <br> Digital High Voltage <br> Gain Switching Time |  | $\begin{gathered} V- \\ V- \\ V_{D G}+2 \end{gathered}$ | $\begin{gathered} 1 \\ 500 \\ \hline \end{gathered}$ | $\begin{gathered} \left(V_{+}\right)-4 \\ V_{D G}+0.8 \mathrm{~V} \\ V_{+} \end{gathered}$ |  |  |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{~V} \\ \mathrm{~ns} \end{gathered}$ |
| POWER SUPPLY <br> Voltage Range <br> Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | $\pm 4.5$ | $\begin{gathered} \pm 15 \\ +11.6 /-10.4 \end{gathered}$ | $\pm 18$ | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification Operating Thermal Resistance, $\theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ | 80 | $\begin{gathered} +85 \\ +125 \end{gathered}$ | * | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

[^46]

# Precision 4mA to 20mA CURRENT LOOP RECEIVER 

## FEATURES

- COMPLETE 4-20mA TO 0-5V CONVERSION
- INTERNAL SENSE RESISTORS
- PRECISION 10V REFERENCE
- BUILT-IN LEVEL-SHIFTING
- $\pm 40 \mathrm{~V}$ COMMON-MODE INPUT RANGE
- 0.1\% OVERALL CONVERSION ACCURACY
- HIGH NOISE IMMUNITY: 86dB CMR


## DESCRIPTION

The RCV420 is a precision current-loop receiver designed to convert a $4-20 \mathrm{~mA}$ input signal into a $0-5 \mathrm{~V}$ output signal. As a monolithic circuit, it offers high reliability at low cost. The circuit consists of a premium grade operational amplifier, an on-chip precision resistor network, and a precision 10 V reference. The RCV420 features $0.1 \%$ overall conversion accuracy, 86 dB CMR, and $\pm 40 \mathrm{~V}$ common-mode input range.
The circuit introduces only a 1.5 V drop at full scale, which is useful in loops containing extra instrument

## APPLICATIONS

- PROCESS CONTROL
- INDUSTRIAL CONTROL
- FACTORY AUTOMATION
- DATA ACQUISITION
- SCADA
- RTUs
- ESD
- MACHINE MONITORING
burdens or in intrinsically safe applications where transmitter compliance voltage is at a premium. The 10 V reference provides a precise 10 V output with a typical drift of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
The RCV420 is completely self-contained and offers a highly versatile function. No adjustments are needed for gain, offset, or CMR. This provides three important advantages over discrete, board-level designs: 1) lower initial design cost, 2) lower manufacturing cost, and 3) easy, cost-effective field repair of a precision circuit.


[^47]
## SPECIFICATIONS

## ELECTRICAL

$\mathrm{T}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.

| CHARACTERISTICS | RCV420AG |  |  | RCV420BG |  |  | RCV420KP, JP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| GAIN <br> Initial <br> Error <br> Error-JP Grade vs Temp Nonlinearity ${ }^{(1)}$ |  | $\begin{gathered} 0.3125 \\ 0.025 \\ \\ 15 \\ 0.0002 \end{gathered}$ | $\begin{gathered} 0.1 \\ 50 \\ 0.002 \end{gathered}$ |  |  | $\begin{gathered} 0.05 \\ 25 \end{gathered}$ |  | $0.05$ | $\begin{aligned} & 0.15 \\ & 0.25 \end{aligned}$ | V/mA <br> \% of span <br> \% of span <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> \% of span |
| OUTPUT <br> Rated Voitage ( $\mathrm{I}_{\mathrm{O}}=+10 \mathrm{~mA},-5 \mathrm{~mA}$ ) <br> Rated Current ( $\mathrm{E}_{\mathrm{O}}=10 \mathrm{~V}$ ) <br> Impedance (Differential) <br> Current Limit (To Common) <br> Capacitive Load <br> (Stable Operation) | $\begin{gathered} 10 \\ +10,-5 \end{gathered}$ | $\begin{gathered} 12 \\ 0.01 \\ +49,-13 \\ 1000 \end{gathered}$ |  | * |  |  | * |  |  | V <br> mA <br> $\Omega$ <br> mA <br> pF |
| INPUT <br> Sense Resistance Input Impedance (Common Mode) Common Mode Voltage CMR ${ }^{(2)}$ vs Temp (DC) ( $T_{A}=T_{\text {MIN }}$ to $\left.T_{\text {MAX }}\right)$ AC 60 Hz | $\begin{gathered} 74.25 \\ \\ 72 \\ 66 \end{gathered}$ | $\begin{gathered} 75 \\ 200 \\ \\ 80 \\ 76 \\ 80 \end{gathered}$ | $\begin{aligned} & 75.75 \\ & \pm 40 \end{aligned}$ | $\begin{aligned} & 86 \\ & 80 \end{aligned}$ | 94 <br> 90 <br> 94 |  | $70$ |  |  | $\begin{gathered} \Omega \\ \mathrm{k} \Omega \\ \mathrm{~V} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| ```OFFSET VOLTAGE (RTO) (3) Initial vs Temp vs Supply ( }\pm11.4\textrm{V}\mathrm{ to }\pm18\textrm{V} vs Time``` | 74 | $\begin{gathered} 10 \\ 90 \\ 200 \end{gathered}$ | $\begin{gathered} 1 \\ 50 \end{gathered}$ | 80 | * | $25$ | * | * | * | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{mo} \end{gathered}$ |
| ```ZERO ERROR(4) Initial Initial-JP Grade` vs Temp``` |  | $\begin{gathered} 0.01 \\ 10 \end{gathered}$ | $\begin{gathered} 0.05 \\ 50 \end{gathered}$ |  |  | $\begin{gathered} 0.025 \\ 25 \end{gathered}$ |  | $0.025$ | $\begin{gathered} 0.075 \\ 0.15 \\ \text { span } /{ }^{\circ} \mathrm{C} \end{gathered}$ | \% of span <br> \% of span ppm of |
| OUTPUT NOISE VOLTAGE $\begin{aligned} & \mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{O}}=10 \mathrm{kHz} \end{aligned}$ |  | $\begin{gathered} 50 \\ 800 \end{gathered}$ |  |  | * |  |  | * |  | $\mu \mathrm{Vp}-\mathrm{p}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| DYNAMIC RESPONSE <br> Gain Bandwidth <br> Full Power Bandwidth <br> Slew Rate <br> Settling Time (0.01\%) |  | $\begin{gathered} 150 \\ 30 \\ 1.5 \\ 10 \end{gathered}$ |  |  | * |  |  | * |  | kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| ```VOLIAGE REFERENGE Initial Trim Range \({ }^{(5)}\) vs Temp \({ }^{(6)}\) vs Supply ( \(\pm 11.4 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) ) vs Output Current ( \(I_{0}=0\) to +10 mA ) vs Time Noise ( 0.1 Hz to 10 Hz ) Output Current``` | $9.995$ $+10,-2$ | $\pm 4$ 5 0.0002 0.0002 15 5 | $\begin{gathered} 10.005 \\ 20 \end{gathered}$ |  |  |  | $9.99$ |  | 10.01 | ```V % ppm/ }\mp@subsup{}{}{\circ}\textrm{C %/V %/mA ppm/kHr \muVp-p mA``` |
| POWER SUPPLY <br> Rated <br> Voltage Range ${ }^{(7)}$ <br> Quiescent Current ( $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ ) | $-5,+11.4$ | $\begin{gathered} \pm 15 \\ 3 \end{gathered}$ | $\begin{gathered} \pm 18 \\ 4 \end{gathered}$ | * |  | * | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operation <br> Storage | $\begin{aligned} & -25 \\ & -55 \\ & -65 \end{aligned}$ |  | $\begin{aligned} & +85 \\ & +125 \\ & +150 \end{aligned}$ |  |  |  | $\begin{gathered} 0 \\ -25 \\ -40 \end{gathered}$ |  | $\begin{aligned} & +70 \\ & +85 \\ & +85 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Specification same as RCV420AG.
NOTES: (1) Nonlinearity is the max peak deviation from best fit straight line. (2) With 0 source impedance on Rcv Com pin. (3) Referred to output with all inputs grounded including Ref $\operatorname{In}$. (4) With 4 mA input signal and Voltage Reference connected (includes $\mathrm{V}_{\mathrm{OS}}$, Gain Error, and Voltage Reference Errors). (5) External trim slightly affects drift. (6) The "box method" is used to specify output voltage drift vs temperature. (7) $\mathrm{I}_{0} R e f=5 \mathrm{~mA}, \mathrm{I}_{0} R \mathrm{Rcv}=2 \mathrm{~mA}$.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## PIN CONFIGURATION

| Top View |  |  |  | DIP |
| :---: | :---: | :---: | :---: | :---: |
| -In | 1 | 16 | $V_{+}$ |  |
| $\mathrm{C}_{\mathrm{T}}$ | 2 | 15 | Rcv $f_{B}$ |  |
| +in | 3 | 14 | Rcv Out |  |
| V- | 4 | 13 | Rev Com |  |
| Ref Com | 5 | 12 | Ref In |  |
| NC | 6 | 11 | Ref Out |  |
| Ref Noise Reduction | 7 | 10 | Ref $f_{B}$ |  |
| Ref Trim | 8 | 9 | NC |  |

## ORDERING INFORMATION

| MODEL | PERFORMANCE <br> GRADE | PACKAGE |
| :--- | :---: | :---: |
| RCV420AG | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Pin Hermetic DIP |
| RCV420BG | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Pin Hermetic DIP |
| RCV420KP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 -Pin Plastic DIP |
| RCV420JP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16-Pin Plastic DIP |

## ABSOLUTE MAXIMUM RATINGS



## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :---: | :---: | :---: |
| RCV420AG | 16-Pin Hermetic DIP | 109 |
| RCV420BG | 16-Pin Hermetic DIP | 109 |
| RCV420KP | 16-Pin Plastic DIP | 180 |
| RCV420JP | 16-Pin Plastic DIP | 180 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

Or, Call Customer Service at 1-800-548-6132 (USA Only)
TYPICAL PERFORMANCE CURVES
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$ unless otherwise noted.

STEP RESPONSE
NO LOAD


SMALL SIGNAL RESPONSE
NO LOAD



## RCV420





## For Immediate Assistance, Contact Your Local Salesperson

## THEORY OF OPERATION

Refer to the figure on the first page. For $0-5 \mathrm{~V}$ output with $4-$ 20 mA input, the required transimpedance of the circuit is:

$$
\mathrm{V}_{\mathrm{OUT}} / \mathrm{I}_{\mathrm{IN}}=5 \mathrm{~V} / 16 \mathrm{~mA}=0.3125 \mathrm{~V} / \mathrm{mA}
$$

To achieve the desired output ( 0 V for 4 mA and 5 V for 20 mA ), the output of the amplifier must be offset by an amount:

$$
\mathrm{V}_{\mathrm{os}}=-(4 \mathrm{~mA})(0.3125 \mathrm{~V} / \mathrm{mA})=-1.25 \mathrm{~V}
$$

The input current signal is connected to either + In or - In, depending on the polarity of the signal, and returned to ground through the center tap, $\mathrm{C}_{\mathrm{r}}$. The balanced input-two matched $75 \Omega$ sense resistors, $\mathrm{R}_{\mathrm{s}}$-provides maximum rejection of common-mode voltage signals on $\mathrm{C}_{\mathrm{T}}$ and true differential current-to-voltage conversion. The sense resistors convert the input current signal into a proportional voltage, which is amplified by the differential amplifier. The voltage gain of the amplifier is:

$$
A_{\mathrm{D}}=5 \mathrm{~V} /(16 \mathrm{~mA})(75 \Omega)=4.1667 \mathrm{~V} / \mathrm{V}
$$

The tee network in the feedback path of the amplifier provides a summing junction used to generate the required 1.25 V offset voltage. The input resistor network provides high-input impedance and attenuates common-mode input voltages to levels suitable for the operational amplifier's common-mode signal capabilities.

## BASIC POWER SUPPLY AND SIGNAL CONNECTIONS

Figure 1 shows the proper connections for power supply and signal. Both supplies should be decoupled with $1 \mu \mathrm{~F}$ tantalum capacitors as close to the amplifier as possible. To avoid gain and CMR errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance. The input signal should be connected to either + In or - In, depending on its polarity, and returned to ground through the center tap, $\mathrm{C}_{\mathrm{T}}$. The output of the voltage reference, Ref Out, should be connected to Ref In for the necessary level
shifting. If the Ref In pin is not used for level shifting, then it must be grounded to maintain high CMR.

## GAIN AND OFFSET ADJUSTMENT

Figure 2 shows the circuit for adjusting the RCV420 gain. Increasing the gain of the RCV420 is accomplished by inserting a small resistor in the feedback path of the amplifier. Increasing the gain using this technique results in CMR degradation, and therefore, gain adjustments should be kept as small as possible. For example, a $1 \%$ increase in gain is typically realized with a $125 \Omega$ resistor, which degrades CMR by about 6 dB .

A decrease in gain can be achieved by placing matched resistors in parallel with the sense resistors, also shown in Figure 2. The adjusted gain is given by the following expression

$$
\mathrm{V}_{\mathrm{OUT}} / \mathrm{I}_{\mathrm{IN}}=0.3125 \times \mathrm{R}_{\mathrm{x}} /\left(\mathrm{R}_{\mathrm{x}}+\mathrm{R}_{\mathrm{S}}\right) .
$$

A $1 \%$ decrease in gain can be achieved with a $7.5 \mathrm{k} \Omega$ resistor. It is important to match the parallel resistance on each sense resistor to maintain high CMR. The TCR mismatch between the two external resistors will effect gain error drift and CMR drift.
There are two methods for nulling the RCV420 output offset voltage. The first method applies to applications using the internal 10 V reference for level shifting. For these applica-


FIGURE 2. Optional Gain Adjustment.


FIGURE 1. Basic Power Supply and Signal Connections.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

tions, the voltage reference output trim procedure can be used to null offset errors at the output of the RCV420. The voltage reference trim circuit is discussed under "Voltage Reference."
When the voltage reference is not used for level shifting or when large offset adjustments are required, the circuit in Figure 3 can be used for offset adjustment. A low impedance on the Rcv Com pin is required to maintain high CMR.

## ZERO ADJUSTMENT

Level shifting the RCV420 output voltage can be achieved using either the Ref In pin or the Rcv Com pin. The disadvantage of using the Ref In pin is that there is an $8: 1$ voltage attenuation from this pin to the output of the RCV420. Thus, use the Rcv Com pin for large offsets, because the voltage on this pin is seen directly at the output. Figure 4 shows the circuit used to level-shift the output of the RCV420 using the


FIGURE 3. Optional Output Offset Nulling Using External Amplifier.


FIGURE 4. Optional Zero Adjust Circuit.

Rcv Com pin. It is important to use a low-output impedance amplifier to maintain high CMR. With this method of zero adjustment, the Ref In pin must be connected to the Rcv Com pin.

## MAINTAINING COMMON-MODE REJECTION

Two factors are important in maintaining high CMR: (1) resistor matching and tracking (the internal resistor network does this) and (2) source impedance. CMR depends on the accurate matching of several resistor ratios. The high accuracies needed to maintain the specified CMR and CMR temperature coefficient are difficult and expensive to reliably achieve with discrete components. Any resistance imbalance introduced by external circuitry directly affects CMR. These imbalances can occur by: mismatching sense resistors when gain is decreased, adding resistance in the feedback path when gain is increased, and adding series resistance on the Rcv Com pin.

The two sense resistors are laser-trimmed to typically match within $0.01 \%$; therefore, when adding parallel resistance to decrease gain, take care to match the parallel resistance on each sense resistor. To maintain high CMR when increasing the gain of the RCV420, keep the series resistance added to the feedback network as small as possible. Whether the Rcv Com pin is grounded or connected to a voltage reference for level shifting, keep the series resistance on this pin as low as possible. For example, a resistance of $20 \Omega$ on this pin degrades CMR from 86 dB to approximately 80 dB . For applications requiring better than 86 dB CMR, the circuit shown in Figure 5 can be used to adjust CMR.

## PROTECTING THE SENSE RESISTOR

The $75 \Omega$ sense resistors are designed for a maximum continuous current of 40 mA , but can withstand as much as 250 mA for up to 0.1 s (see absolute maximum ratings). There are several ways to protect the sense resistor from overcur-


FIGURE 5. Optional Circuit for Externally Trimming CMR.
rent conditions exceeding these specifications. Refer to Figure 6. The simplest and least expensive method is a resistor as shown in Figure 6a. The value of the resistor is determined from the expression

$$
\mathrm{R}_{\mathrm{x}}=\mathrm{V}_{\mathrm{cc}} / 40 \mathrm{~mA}-75 \Omega
$$

and the full scale voltage drop is

$$
\mathrm{V}_{\mathrm{Rx}}=20 \mathrm{~mA} \times \mathrm{R}_{\mathrm{x}}
$$

For a system operating off of a 32 V supply $\mathrm{R}_{\mathrm{x}}=725 \Omega$ and $\mathrm{V}_{\mathrm{RX}}=14.5 \mathrm{~V}$. In applications that cannot tolerate such a large voltage drop, use circuits 6 b or 6 c . In circuit 6 b a power JFET and source resistor are used as a current limit. The $200 \Omega$ potentiometer, $\mathrm{R}_{\mathrm{x}}$, is adjusted to provide a current limit of approximately 30 mA . This circuit introduces a $1-4 \mathrm{~V}$ drop at full scale. If only a very small series voltage drop at full scale can be tolerated, then a 0.032 A series 217 fast-acting fuse should be used, as shown in Figure 6c.
For automatic fold-back protection, use the circuit shown in Figure 15.

## VOLTAGE REFERENCE

The RCV420 contains a precision 10V reference. Figure 8 shows the circuit for output voltage adjustment. Trimming the output will change the voltage drift by approximately $0.007 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ per mV of trimmed voltage. Any mismatch in TCR between the two sides of the potentiometer will also affect drift, but the effect is divided by approximately 5 . The trim range of the voltage reference using this method is typically $\pm 400 \mathrm{mV}$. The voltage reference trim can be used to trim offset errors at the output of the RCV420. There is an 8:1 voltage attenuation from Ref In to Rcv Out, and thus the trim range at the output of the receiver is typically $\pm 50 \mathrm{mV}$
The high-frequency noise (to 1 MHz ) of the voltage reference is typically 1 mV p-p. When the voltage reference is used for level shifting, its noise contribution at the output of the receiver is typically $125 \mu \mathrm{Vp}-\mathrm{p}$ due to the $8: 1$ attenuation from Ref In to Rcv Out. The reference noise can be reduced by connecting an external capacitor between the Noise Reduction pin and ground. For example, $0.1 \mu \mathrm{~F}$ capacitor reduces the high-frequency noise to about $200 \mu \mathrm{Vp}$-p at the output of the reference and about $25 \mu \mathrm{Vp}-\mathrm{p}$ at the output of the receiver.

a) $R_{x}=(V+) / 40 \mathrm{~mA}-75 \Omega$

b) $\mathrm{R}_{\mathrm{X}}$ set for 30 mA current limit at $25^{\circ} \mathrm{C}$.

c) $f_{1}$ is $0.032 A$, Lifflefuse Series 217 fast-acting fuse.

Request Application Bulletin AB-014 for details of a more complete protection circuit.

FIGURE 6. Protecting the Sense Resistors.

$\pm 400 \mathrm{mV}$ adjustment at output of reference, and $\pm 50 \mathrm{mV}$ adjustment at output of receiver if reference is used for level shifting.

FIGURE 7.Optional Voltage Reference External TrimCircuit.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)




FIGURE 9. 4-20mA to $0-10 \mathrm{~V}$ Conversion With Second-Order Active Low-Pass Filtering ( $\mathrm{f}_{-3 \mathrm{~dB}}=10 \mathrm{~Hz}$ ).


FIGURE 10. Isolated 4-20mA Instrument Loop (RTD shown).


NOTE: (1) $R_{C M}$ and $R_{G}$ are used to provide a first order correction of CMR and Gain Error, respectively. Table 1 gives typical resistor values for $R_{c M}$ and $R_{G}$ when as many as three RCV420s are stacked. Table 2 gives typical CMR and Gain Error with no correction. Further improvement in CMR and Gain Error can be achieved using a $500 \mathrm{k} \Omega$ potentiometer for $\mathrm{R}_{\mathrm{CM}}$ and a $100 \Omega$ potentiometer for $R_{G}$.

| RCV420 | $\mathbf{R}_{\mathbf{c m}}(\mathbf{k} \Omega)$ | $\mathbf{R}_{\mathrm{G}}(\Omega)$ |
| :---: | :---: | :---: |
| 1 | $\infty$ | 0 |
| 2 | 200 | 7 |
| 3 | 67 | 23 |

TABLE 1. Typical Values for $\mathrm{R}_{\mathrm{CM}}$ and $\mathrm{R}_{\mathrm{G}}$.

| RCV420 | CMR (dB) | GAIN ERROR \% |
| :---: | :---: | :---: |
| 1 | 94 | 0.025 |
| 2 | 68 | 0.075 |
| 3 | 62 | 0.200 |

TABLE 2. Typical CMR and Gain Error Without Correction.

FIGURE 11. Series 4-20mA Receivers.


FIGURE 12. Differential Current-to-Voltage Converter.


FIGURE 13. $4-20 \mathrm{~mA}$ to $5-0 \mathrm{~V}$ Conversion.


FIGURE 14. Power Supply Current Monitor Circuit.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



See Application Bulletin AB-014 for more details.
FIGURE 15. 4-20mA Current Loop Receiver with Input Overload Protection.


FIGURE 16. $0-20 \mathrm{~mA} / 0-5 \mathrm{~V}$ Receiver Using RCV420.


# Precision, Low Drift 4-20mA TWO-WIRE TRANSMITTER 

## FEATURES

- INSTRUMENTATION AMPLIFIER INPUT Low Offset Voltage, $30 \mu \mathrm{~V}$ max Low Voltage Drift, $0.75 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max Low Nonlinearity, 0.01\% max
- TRUE TWO-WIRE OPERATION Power and Signal on One Wire Pair Current Mode Signal Transmission High Noise Immunity
- DUAL MATCHED CURRENT SOURCES
- WIDE SUPPLY RANGE, 11.6 V to 40 V
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ SPECIFICATION RANGE
- SMALL 14-PIN DIP PACKAGE, CERAMIC AND PLASTIC


## DESCRIPTION

The XTR101 is a microcircuit, $4-20 \mathrm{~mA}$, two-wire transmitter containing a high accuracy instrumentation amplifier (IA), a voltage-controlled output current source, and dual-matched precision current reference. This combination is ideally suited for remote signal conditioning of a wide variety of transducers such as thermocouples, RTDs, thermistors, and strain gauge bridges. State-of-the-art design and laser-trimming, wide temperature range operation and small size make it very suitable for industrial process control applications. In addition, the optional external transistor allows even higher precision.
The two-wire transmitter allows signal and power to be supplied on a single wire-pair by modulating the power supply current with the input signal source. The transmitter is immune to voltage drops from long runs and noise from motors, relays, actuators, switches, transformers, and industrial equipment. It can be used by OEMs producing transmitter modules or by data acquisition system manufacturers.

## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL Pressure Transmitters Temperature Transmitters Millivolt Transmitters
- RESISTANCE BRIDGE INPUTS
- THERMOCOUPLE INPUTS
- RTD INPUTS
- CURRENT SHUNT (mV) INPUTS
- PRECISION DUAL CURRENT SOURCES
- AUTOMATED MANUFACTURING
- POWER/PLANT ENERGY SYSTEM MONITORING


NOTE: (1) Pins 12 and 13 are used for optional BW control.

[^48]SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=24 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ with external transistor connected, unless otherwise noted

*Same as XTR101AG.
NOTES: (1) See Typical Performance Curves. (2) Span error shown is untrimmed and may be adjusted to zero. (3) $e_{1}$ and $e_{2}$ are signals on the -In and + In terminals with respect to the output, pin 7 . While the maximum permissible $\Delta e$ is 1 V , it is primarily intended for much lower input signal levels, e.g., 10 mV or 50 mV full scale for the XTR101A and XTR101B grades respectively. 2mV FS is also possible with the B grade, but accuracy will degrade due to possible errors in the low value span resistance and very high amplification of offset, drift, and noise. (4) Offset voltage is trimmed with the application of a 5 V common-mode voltage. Thus the associated common-mode error is removed. See Application Information section.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

PIN CONFIGURATION



DICE INFORMATION

| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | Zero Adjust | 8 | $+V_{c C}$ |
| 2 | Zero Adjust | 9 | E |
| 3 | $-\ln$ | 10 | $I_{\text {REF1 }}$ |
| 4 | $+\ln$ | 11 | $I_{\text {REF2 }}$ |
| 5 | Span | 12 | B Control |
| 6 | Span | 13 | Bandwidth |
| 7 | Out | 14 | Zero Adjust |

NC: No Connection
Substrate Bias: Electrically connected to V-supply.
MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |  |
| :--- | :---: | :---: | :---: |
| Die Size | $150 \times 105 \pm 5$ | $3.81 \times 2.67 \pm 0.13$ |  |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |  |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |  |
| Backing | Gold |  |  |

## XTR101 DIE TOPOGRAPHY

## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| XTR101AG | 14-Pin Ceramic DIP | 169 |
| XTR101BG | 14-Pin Ceramic DIP | 169 |
| XTR101AP | 14-Pin Plastic DIP | 010 |
| XTR101AU | 16-Pin SOIC | 211 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

|  |  |  |
| :--- | :---: | :---: |
| MODEL | PACKAGE | TEMPERATURE RANGE |
| XTR101AG | 14-Pin Ceramic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XTR101BG | 14-Pin Ceramic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XTR101AP | 14-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XTR101AU | 16-Pin SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=24 \mathrm{VDC}$ unless otherwise noted.


FULL SCALE INPUT VOLTAGE vs $\mathrm{R}_{\mathrm{S}}$


POWER SUPPLY


roryix


## THEORY OF OPERATION

A simplified schematic of the XTR101 is shown in Figure 1. Basically the amplifiers, $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$, act as a single power supply instrumentation amplifier controlling a current source, $A_{3}$ and $Q_{1}$. Operation is determined by an internal feedback loop. $e_{1}$ applied to pin 3 will also appear at pin 5 and similarly $e_{2}$ will appear at pin 6 . Therefore the current in $R_{S}$, the span setting resistor, will be $I_{S}=\left(e_{2}-e_{1}\right) / R_{S}=e_{I N} / R_{S}$. This current combines with the current, $I_{3}$, to form $I_{1}$. The circuit is configured such that $I_{2}$ is 19 times $I_{1}$. From this point the derivation of the transfer function is straightforward but lengthy. The result is shown in Figure 1.
Examination of the transfer function shows that $I_{0}$ has a lower range-limit of 4 mA when $\mathrm{e}_{\text {IN }}=e_{2}-e_{1}=0 \mathrm{~V}$. This 4 mA is composed of 2 mA quiescent current exiting pin 7 plus 2 mA from the current sources. The upper range limit of $I_{O}$ is set to 20 mA by the proper selection of $\mathbf{R}_{s}$ based on the upper range limit of $e_{1 N}$. Specifically $R_{S}$ is chosen for a 16 mA output current span for the given full scale input voltage span; i.e., $\left(0.016 \mho+40 / \mathrm{R}_{\mathrm{S}}\right)\left(\mathrm{e}_{\text {IN }}\right.$ full scale $)=16 \mathrm{~mA}$. Note that since $I_{0}$ is unipolar $e_{2}$ must be kept larger than $e_{1}$;


INPUT CURRENT NOISE DENSITY vs FREQUENCY


FIGURE 1. Simplified Schematic of the XTR101.
such applications where $\mathrm{e}_{\mathrm{IN}}$ full scale is small $(<50 \mathrm{mV})$ and $\mathrm{R}_{\text {SPAN }}$ is small ( $<150 \Omega$ ), caution should be taken to consider errors from the external span circuit plus high amplification of offset drift and noise.

## OPTIONAL EXTERNAL TRANSISTOR

The optional external transistor, when used, is connected in parallel with the XTR101's internal transistor. The purpose is to increase accuracy by reducing heat change inside the XTR101 package as the output current spans from $4-20 \mathrm{~mA}$. Under normal operating conditions, the internal transistor is never completely turned off as shown in Figure 2. This maintains frequency stability with varying external transistor characteristics and wiring capacitance. The actual "current sharing" between internal and external transistors is dependent on two factors: (1) relative geometry of emitter areas and (2) relative package dissipation (case size and thermal conductivity). For best results, the external device should have a larger base-emitter area and smaller package. It will, upon turn on, take about $\left[0.95\left(\mathrm{I}_{\mathrm{O}}-3.3 \mathrm{~mA}\right)\right] \mathrm{mA}$. However, it will heat faster and take a greater share after a few seconds.
Although any NPN of suitable power rating will operate with the XTR101, two readily available transistors are recommended.

1. 2 N 2222 in the TO-18 package. For power supply voltages above 24 V , a $750 \Omega, 1 / 2 \mathrm{~W}$ resistor should be connected in series with the collector. This will limit the power dissipation to 377 mW under the worst-case condi-
tions shown in Figure 2. Thus the 2N2222 will safely operate below its 400 mW rating at the upper temperature of $+85^{\circ} \mathrm{C}$. Heat sinking the 2 N 2222 will result in greatly reduced accuracy improvement and is not recommended.
2. TIP29B in the TO-220 package. This transistor will operate over the specified temperature and output voltage range without a series collector resistor. Heat sinking the TIP29B will result in slightly less accuracy improvement. It can be done, however, when mechanical constraints require it.

## ACCURACY WITH AND WITHOUT EXTERNAL TRANSISTOR

The XTR101 has been tested in a circuit using an external transistor. The relative difference in accuracy with and without an external transistor is shown in Figure 3. Notice that a dramatic improvement in offset voltage change with supply voltage is evident for any value of load resistor.

## MAJOR POINTS TO CONSIDER WHEN USING THE XTR101

1. The leads to $R_{S}$ should be kept as short as possible to reduce noise pick-up and parasitic resistance.
2. $+\mathrm{V}_{\mathrm{CC}}$ should be bypassed with a $0.01 \mu \mathrm{~F}$ capacitor as close to the unit as possible (pin 8 to 7 ).
3. Always keep the input voltages within their range of linear operation, +4 V to $+6 \mathrm{~V}\left(\mathrm{e}_{1}\right.$ and $\mathrm{e}_{2}$ measured with respect to pin 7).


NOTES: (1) An external transistor is used in the maufacturing test circuit for testing electrical specifications.
(2) This resistor is required for the 2N2222 with $\mathrm{V}_{\mathrm{PS}}>24 \mathrm{~V}$ to limit power dissipation.

FIGURE 2. Power Calculation of XTR101 with External Transistor.


FIGURE 3. Thermal Feedback Due to Change in Output Current.
4. The maximum input signal level ( $\mathrm{e}_{\mathrm{INFS}}$ ) is 1 V with $\mathrm{R}_{\mathrm{S}}=\infty$ and proportionally less as $\mathrm{R}_{\mathrm{S}}$ decreases.
5. Always return the current references (pins 10 and 11) to the output (pin 7) through an appropriate resistor. If the references are not used for biasing or excitation, connect them together to pin 7 . Each reference must have between 0 V and $+\left(\mathrm{V}_{\mathrm{CC}}-4 \mathrm{~V}\right)$ with respect to pin 7.


FIGURE 4. Power Supply Operating Range.
6. Always choose $R_{L}$ (including line resistance) so that the voltage between pins 7 and $8\left(+\mathrm{V}_{\mathrm{CC}}\right)$ remains within the 11.6 V to 40 V range as the output changes between the $4-20 \mathrm{~mA}$ range (see Figure 4).
7. It is recommended that a reverse polarity protection diode ( $\mathrm{D}_{1}$ in Figure 1) be used. This will prevent damage to the XTR101 caused by a momentary (e.g., transient) or long term application of the wrong polarity of voltage between pins 7 and 8.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

8. Consider PC board layout which minimizes parasitic capacitance, especially in high gain.

## SELECTING $\mathbf{R}_{\mathrm{s}}$

$\mathrm{R}_{\text {SPAN }}$ is chosen to that a given full scale input span $\mathrm{e}_{\text {INFS }}$ will result in the desired full scale output span of $\Delta \mathrm{I}_{\mathrm{OFS}}$,

$$
\left[(0.016 \mho)+\left(40 / \mathrm{R}_{\mathrm{S}}\right)\right] \Delta \mathrm{e}_{\mathrm{IN}}=\Delta \mathrm{I}_{\mathrm{O}}=16 \mathrm{~mA}
$$

Solving for $\mathrm{R}_{S}$ :

$$
\begin{equation*}
\mathrm{R}_{\mathrm{s}}=\frac{40}{\Delta \mathrm{I}_{\mathrm{o}} / \Delta \mathrm{e}_{\mathrm{IN}}-0.016 \mathrm{~J}} \tag{1}
\end{equation*}
$$

For example, if $\Delta \mathrm{e}_{\mathrm{INFS}}=100 \mathrm{mV}$ for $\Delta \mathrm{I}_{\mathrm{OFS}}=16 \mathrm{~mA}$,

$$
\begin{aligned}
\mathrm{R}_{\mathrm{S}} & =\frac{40}{16 \mathrm{~mA} / 100 \mathrm{mV})-0.016}=\frac{40}{0.16-0.016} \\
& =\frac{40}{0.144}=278 \Omega
\end{aligned}
$$

See Typical Performance Curves for a plot of $R_{s}$ vs $\Delta e_{\text {INFs }}$. Note that in order not to exceed the 20 mA upper range limit, $\mathrm{e}_{\text {IN }}$ must be less than 1 V when $\mathrm{R}_{\mathrm{S}}=\infty$ and proportionately smaller as $\mathrm{R}_{\mathrm{s}}$ decreases.

## BIASING THE INPUTS

Because the XTR operates from a single supply both $\mathrm{e}_{1}$ and $\mathrm{e}_{2}$ must be biased approximately 5 V above the voltage at pin 7 to assure linear response. This is easily done by using one or both current sources and an external resistor $\mathrm{R}_{2}$. Figure 5 shows the simplest case- a floating voltage source $\mathrm{e}_{2}^{\prime}$. The 2 mA from the current sources flows through the $2.5 \mathrm{k} \Omega$ value of $R_{2}$ and both $e_{1}$ and $e_{2}$ are raised by the required 5 V with respect to pin 7 . For linear operation the constraint is

$$
\begin{aligned}
& +4 V \leq e_{1} \leq+6 V \\
& +4 V \leq e_{2} \leq+6 V
\end{aligned}
$$

The offset adjustment is used to remove the offset voltage of the input amplifier. When the input differential voltage ( $\mathrm{e}_{\mathrm{IN}}$ ) equals zero, adjust for 4 mA output.


FIGURE 5. Basic Connection for Floating Voltage Source.

Figure 6 shows a similar connection for a resistive transducer. The transducer could be excited either by one (as shown) or both current sources. Also, the offset adjustment has higher resolution compared to Figure 5.

## CMV AND CMR

The XTR101 is designed to operate with a nominal 5 V common-mode voltage at the input and will function properly with either input operating over the range of 4 V to 6 V with respect to pin 7 . The error caused by the 5 V CMV is already included in the accuracy specifications.

If the inputs are biased at some other CMV then an input offset error term is (CMV - 5)/CMRR; CMR is in dB , CMRR is in V/V.

## SIGNAL SUPPRESSION AND ELEVATION

In some applications it is desired to have suppressed zero range (input signal elevation) or elevated zero range (input signal suppression). This is easily accomplished with the XTR101 by using the current sources to create the suppression/elevation voltage. The basic concept is shown in Figures 7 and 8(a). In this example the sensor voltage is derived from $R_{T}$ (a thermistor, RTD, or other variable resistance element) excited by one of the 1 mA current sources. The other current source is used to create the elevated zero range voltage. Figures 8(b), (c) and (d) show some of the possible circuit variations. These circuits have the desirable feature of noninteractive span and suppression/elevation adjustments. Note: It is not recommended to use the optional offset voltage null (pins 1, 2 and 14) for elevation/suppression. This trim capability is used only to null the amplifier's input offset voltage. In many applications the already low offset voltage (typically $20 \mu \mathrm{~V}$ ) will not need to be nulled at all. Adjusting the offset voltage to nonzero values will disturb the voltage drift by $\pm 0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per $100 \mu \mathrm{~V}$ or induced offset.


FIGURE 6. Basic Connection for Resistive Source.


FIGURE 7. Elevation and Suppression Graph.


FIGURE 8. Elevation and Suppression Circuits.

## APPLICATION INFORMATION

The small size, low offset voltage and drift, excellent linearity, and internal precision current sources, make the XTR101 ideal for a variety of two-wire transmitter applications. It can be used by OEMs producing different types of transducer transmitter modules and by data acquisition systems manufacturers who gather transducer data. Current mode transmission greatly reduces noise interference. The two-wire nature of the device allows economical signal conditioning
at the transducer. Thus the XTR101 is, in general, very suitable for individualized and special purpose applications.

## EXAMPLE 1

RTD Transducer shown in Figure 9.
Given a process with temperature limits of $+25^{\circ} \mathrm{C}$ and $+150^{\circ} \mathrm{C}$, configure the XTR101 to measure the temperature with a platinum RTD which produces $100 \Omega$ at $0^{\circ} \mathrm{C}$ and $200 \Omega$ at $+266^{\circ} \mathrm{C}$ (obtained from standard RTD tables). Transmit 4 mA for $+25^{\circ} \mathrm{C}$ and 20 mA for $+150^{\circ} \mathrm{C}$.

COMPUTING $\mathrm{R}_{\mathrm{s}}$ :
The sensitivity of the RTD is $\Delta \mathrm{R} / \Delta \mathrm{T}=100 \Omega / 266^{\circ} \mathrm{C}$. When excited with a 1 mA current source for a $25^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ range (i.e., $125^{\circ} \mathrm{C}$ span), the span of $\mathrm{e}_{\text {IN }}$ is $1 \mathrm{~mA} \times\left(100 \Omega / 266^{\circ} \mathrm{C}\right)$ $\mathrm{X} 125^{\circ} \mathrm{C}=47 \mathrm{mV}=\Delta \mathrm{e}_{\mathrm{IN}}$.

From equation $1, R_{s}=\frac{40}{\Delta I_{0} / \Delta e_{\text {IN }}-0.016 \Omega}$
$\mathrm{R}_{\mathrm{S}}=\frac{40}{16 \mathrm{~mA} / 47 \mathrm{mV}-0.016 \mho}=\frac{40}{0.3244}=123.3 \Omega$
Span adjustment (calibration) is accomplished by trimming $\mathrm{R}_{\mathrm{s}}$.
COMPUTING $\mathrm{R}_{4}$ :

$$
\begin{aligned}
\mathrm{At}+25^{\circ} \mathrm{C}, \mathrm{e}_{2}^{\prime} & =1 \mathrm{~mA}\left(\mathrm{R}_{\mathrm{T}}+\Delta \mathrm{R}_{\mathrm{T}}\right) \\
& =1 \mathrm{~mA}\left[100 \Omega+\frac{100 \Omega}{266^{\circ} \mathrm{C}} \times 25^{\circ} \mathrm{C}\right] \\
& =1 \mathrm{~mA}(109.4 \Omega)=109.4 \mathrm{mV}
\end{aligned}
$$

In order to make the lower range limit of $25^{\circ} \mathrm{C}$ correspond to the output lower range limit of 4 mA , the input circuitry shown in Figure 9 is used.
$\mathrm{e}_{\mathrm{IN}}$, the XTR101 differential input, is made 0 at $25^{\circ} \mathrm{C}$ or

$$
\begin{aligned}
& \mathrm{e}_{225^{\circ} \mathrm{C}}^{\prime}-\mathrm{V}_{4}=0 \\
& \text { thus, } \mathrm{V}_{4}=\mathrm{e}_{225^{\circ} \mathrm{C}}^{\prime}=109.4 \mathrm{mV}
\end{aligned}
$$

$$
\mathrm{R}_{4}=\frac{\mathrm{V}_{4}}{1 \mathrm{~mA}}=\frac{109.4 \mathrm{mV}}{1 \mathrm{~mA}}=109.4 \Omega
$$

## COMPUTING $\mathrm{R}_{2}$ AND CHECKING CMV:

$$
\begin{aligned}
& \text { At }+25^{\circ} \mathrm{C}, \mathrm{e}_{2}^{\prime}=109.4 \mathrm{mV} \\
& \text { At }+150^{\circ} \mathrm{C}, \mathrm{e}_{2}^{\prime}=1 \mathrm{~mA}\left(\mathrm{R}_{\mathrm{T}}+\Delta \mathrm{R}_{\mathrm{T}}\right) \\
& =1 \mathrm{~mA}\left[100 \Omega+\left(\frac{100 \Omega}{266^{\circ} \mathrm{C}} \times 150^{\circ} \mathrm{C}\right)\right] \\
& =156.4 \mathrm{mV}
\end{aligned}
$$

Since both $\mathrm{e}_{2}^{\prime}$ and $\mathrm{V}_{4}$ are small relative to the desired 5 V common-mode voltage, they may be ignored in computing $\mathrm{R}_{2}$ as long as the CMV is met.
$\mathrm{R}_{2}=5 \mathrm{~V} / 2 \mathrm{~mA}=2.5 \mathrm{k} \Omega$
$\mathrm{e}_{2} \min =5 \mathrm{~V}+0.1094 \mathrm{~V}$
$\mathrm{e}_{2} \max =5 \mathrm{~V}+0.1564 \mathrm{~V}$
$\mathrm{e}_{1}=5 \mathrm{~V}+0.1094 \mathrm{~V}$
The +4 V to +6 V CMV requirement is met.


FIGURE 9. Circuit for Example 1.

## EXAMPLE 2

Thermocouple Transducer shown in Figure 10.
Given a process with temperature $\left(\mathrm{T}_{1}\right)$ limits of $0^{\circ} \mathrm{C}$ and $+1000^{\circ} \mathrm{C}$, configure the XTR101 to measure the temperature with a type $J$ thermocouple that produces a 58 mV change for $1000^{\circ} \mathrm{C}$ change. Use a semiconductor diode for a cold junction compensation to make the measurement relative to $0^{\circ} \mathrm{C}$. This is accomplished by supplying a compensating voltage, $\mathrm{V}_{\mathrm{R} 6}$, equal to that normally produced by the thermocouple with its "cold junction" $\left(T_{2}\right)$ at ambient. At a typical ambient of $+25^{\circ} \mathrm{C}$ this is 1.28 mV (obtained from standard thermocouple tables with reference junction of $0^{\circ} \mathrm{C}$ ). Transmit 4 mA for $\mathrm{T}_{1}=0^{\circ} \mathrm{C}$ and 20 mA for $\mathrm{T}_{1}=+1000^{\circ} \mathrm{C}$. Note: $e_{\text {IN }}=e_{2}-e_{1}$ indicates that $T_{1}$ is relative to $T_{2}$.

## ESTABLISHING $\mathrm{R}_{\mathrm{s}}$ :

The input full scale span is $58 \mathrm{mV}\left(\Delta \mathrm{e}_{\mathrm{INFS}}=58 \mathrm{mV}\right)$.
$\mathrm{R}_{\mathrm{s}}$ is found from cquation (1)

$$
\begin{aligned}
\mathrm{R}_{\mathrm{S}} & =\frac{40}{\Delta \mathrm{I}_{\mathrm{o}} / \Delta \mathrm{e}_{\mathrm{iN}}-0.016 \mho} \\
& =\frac{40}{16 \mathrm{~mA} / 58 \mathrm{mV}-0.016 \mho}=\frac{40}{0.2599}=153.9 \Omega
\end{aligned}
$$

## SELECTING $\mathrm{R}_{4}$ :

$\mathrm{R}_{4}$ is chosen to make the output 4 mA at $\mathrm{T}_{\mathrm{TC}}=0^{\circ} \mathrm{C}\left(\mathrm{V}_{\mathrm{TC}}=\right.$ $-1.28 \mathrm{mV})$ and $\mathrm{T}_{\mathrm{D}}=+25^{\circ} \mathrm{C}\left(\mathrm{V}_{\mathrm{D}}=0.6 \mathrm{~V}\right)$. A circuit is shown in Figure 10.
$\mathrm{V}_{\mathrm{TC}}$ will be -1.28 mV when $\mathrm{T}_{\mathrm{TC}}=0^{\circ} \mathrm{C}$ and the reference junction is at $+25^{\circ} \mathrm{C}$. $\mathrm{e}_{1}$ must be computed for the condition of $\mathrm{T}_{\mathrm{D}}=+25^{\circ} \mathrm{C}$ to make $\mathrm{e}_{\mathrm{IN}}=0 \mathrm{~V}$.

$$
\begin{aligned}
\mathrm{V}_{\mathrm{D} 25^{\circ} \mathrm{C}} & =600 \mathrm{mV} \\
\mathrm{e}_{125^{\circ} \mathrm{C}} & =600 \mathrm{mV}(51 / 2051)=14.9 \mathrm{mV} \\
\mathrm{e}_{\mathrm{IN}} & =e_{2}-e_{1}=V_{\mathrm{TC}}+\mathrm{V}_{4}-\mathrm{e}_{1}
\end{aligned}
$$



FIGURE 10. Thermocouple Input Circuit with Two Temperature Regions and Diode (D) Cold Junction Compensation.

With $\mathrm{e}_{\mathrm{IN}}=0$ and $\mathrm{V}_{\mathrm{TC}}=-1.28 \mathrm{mV}$,

$$
\begin{align*}
& \Delta \mathrm{T}_{\mathrm{C}} \Delta \mathrm{~T}=\Delta_{\mathrm{V}} \mathrm{D} / \Delta \mathrm{T}\left(\frac{\mathrm{R}_{6}}{\mathrm{R}_{5}+\mathrm{R}_{6}}\right)  \tag{2}\\
& 52 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}=2000 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\left(\frac{\mathrm{R}_{6}}{\mathrm{R}_{5}+\mathrm{R}_{6}}\right)
\end{align*}
$$

$R_{5}$ is chosen as $2 k \Omega$ to be much larger than the resistance of the diode. Solving for $\mathrm{R}_{6}$ yields $51 \Omega$.

## THERMOCOUPLE BURN-OUT INDICATION

In process control applications it is desirable to detect when a thermocouple has burned out. This is typically done by forcing the two-wire transmitter current to either limit when

## COLD JUNCTION COMPENSATION:

The temperature reference circuit is shown in Figure 11.
The diode voltage has the form

$$
\mathrm{V}_{\mathrm{D}}=\frac{\mathrm{KT}}{\mathrm{q}} \ln \frac{\mathrm{I}_{\mathrm{DIODE}}}{\mathrm{I}_{\mathrm{SAT}}}
$$

Typically at $\mathrm{T}_{2}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{D}}=0.6 \mathrm{~V}$ and $\Delta \mathrm{V}_{\mathrm{D}} / \Delta \mathrm{T}=$ $-2 \mathrm{mV} /{ }^{\circ} \mathrm{C} . \mathrm{R}_{5}$ and $\mathrm{R}_{6}$ form a voltage divider for the diode voltage $V_{D}$. The divider values are selected so that the gradient $\Delta_{\mathrm{v}} \mathrm{D} / \Delta \mathrm{T}$ equals the gradient of the thermocouple at the reference temperature. At $+25^{\circ} \mathrm{C}$ this is approximately $52 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (obtained from standard thermocouple table); therefore,


FIGURE 11. Cold Junction Compensation Circuit.
the thermocouple impedance goes very high. The circuits of Figures 16 and 17 inherently have down scale indication. When the impedance of the thermocouple gets very large (open) the bias current flowing into the + input (large impedance) will cause $I_{0}$ to go to its lower range limit value (about 3.8 mA ). If up scale indication is desired the circuit of Figure 18 should be used. When the $\mathrm{T}_{\mathrm{C}}$ opens the output will go to its upper range limit value (about 25 mA or higher).

## OPTIONAL INPUT OFFSET VOLTAGE TRIM

The XTR101 has provisions for nulling the input offset voltage associated with the input amplifiers. In many applications the already low offset voltages $(30 \mu \mathrm{~V}$ max for the B grade, $60 \mu \mathrm{~V}$ max for the A grade) will not need to be nulled at all. The null adjustment can be done with a potentiometer at pins 1, 2 and 14 as shown in Figures 5 and 6. Either of these two circuits may be used. NOTE: It is not recommended to use this input offset voltage nulling capability for elevation or suppression. See the Signal Suppression and Elevation section for the proper techniques.

## OPTIONAL BANDWIDTH CONTROL

Low-pass filtering is recommended where possible and can be done by either one of two techniques shown in Figure 12. $\mathrm{C}_{2}$ connected to pins 3 and 4 will reduce the bandwidth with a cutoff frequency given by,

$$
\mathrm{f}_{\mathrm{CO}}=\frac{15.9}{\left(\mathrm{R}_{1}+\mathrm{R}_{2}+\mathrm{R}_{3}+\mathrm{R}_{4}\right)\left(\mathrm{C}_{2}+3 \mathrm{pF}\right)}
$$

This method has the disadvantage of having $f_{C O}$ vary with $R_{1}, R_{2}, R_{3}, R_{4}$, and it may require large values of $R_{3}$ and $R_{4}$. The other method, using $C_{1}$, will use smaller values of capacitance and is not a function of the input resistors. It is, however, more subject to nonlinear distortion caused by slew rate limiting. This is normally not a problem with the slow signals associated with most process control transducers. The relationship between $C_{1}$ and $f_{C O}$ is shown in the Typical Performance Curves.


FIGURE 12. Optional Filtering.

## APPLICATION CIRCUITS



FIGURE $13.0-20 \mathrm{~mA}$ Output Converter.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)




FIGURE 15. Bridge Input, Current Excitation.


FIGURE 17. Thermocouple Input with Diode Cold Junction Compensation.


FIGURE 16. Thermocouple Input with RTD Cold Junction Compensation.


FIGURE 18. Thermocouple Input with RTD Cold Junction Compensation.


FIGURE 19. Dual Precision Current Sources Operated From One Supply.


FIGURE 20. Isolated Two-Wire Current Loop.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## DETAILED ERROR ANALYSIS

The ideal output current is

$$
\begin{equation*}
\mathrm{i}_{\mathrm{O} \text { IDEAL }}=4 \mathrm{~mA}+\mathrm{K}_{\mathrm{IN}} \tag{3}
\end{equation*}
$$

K is the span (gain) term, $\left(0.016 \Omega+\left(40 / \mathrm{R}_{\mathrm{s}}\right)\right)$
In the XTR101 there are three major components of error:

1. $\sigma_{\mathrm{O}}=$ errors associated with the output stage.
2. $\sigma_{\mathrm{s}}=$ errors associated with span adjustment.
3. $\sigma_{1}=$ errors associated with the input stage.

The transfer function including these errors is

$$
\begin{equation*}
\mathrm{i}_{\mathrm{O} \text { ACTUAL }}=\left(4 \mathrm{~mA}+\sigma_{\mathrm{O}}\right)+\mathrm{K}\left(1+\sigma_{\mathrm{S}}\right)\left(\mathrm{e}_{\mathrm{IN}}+\sigma_{\mathrm{I}}\right) \tag{4}
\end{equation*}
$$

When this expression is expanded, second order terms ( $\sigma_{\mathrm{S}} \sigma_{1}$ ) dropped, and terms collected, the result is

$$
\begin{equation*}
\mathrm{i}_{\mathrm{O} \text { ACTUAL }}=\left(4 \mathrm{~mA}+\sigma_{\mathrm{O}}\right)+\mathrm{K} \mathrm{e}_{\mathrm{IN}}+\mathrm{K} \sigma_{\mathrm{I}}+\mathrm{K} \sigma_{\mathrm{S}} \mathrm{e}_{\mathrm{IN}} \tag{5}
\end{equation*}
$$

The error in the output current is $i_{o \text { actual }}-i_{\text {oideal }}$ and can be found by subtracting equations (5) and (3).

$$
\begin{equation*}
\mathrm{i}_{\mathrm{OERROR}}=\sigma_{\mathrm{O}}+K \sigma_{1}+K \sigma_{\mathrm{S}} \mathrm{e}_{\mathrm{IN}} \tag{6}
\end{equation*}
$$

This is a general error expression. The composition of each component of error depends on the circuitry inside the XTR101 and the particular circuit in which it is applied. The circuit of Figure 9 will be used to illustrate the principles.

$$
\begin{align*}
& \text { 1. } \sigma_{\mathrm{O}}=\mathrm{I}_{\mathrm{OS} \text { RTO }}  \tag{7}\\
& \text { 2. } \sigma_{\mathrm{S}}=\varepsilon_{\mathrm{NONLINEARTTY}}+\varepsilon_{\mathrm{SPAN}}  \tag{8}\\
& \text { 3. } \begin{aligned}
\sigma_{\mathrm{I}}= & \mathrm{V}_{\mathrm{OSI}}+\left(\mathrm{I}_{\mathrm{B} 1}+\mathrm{R}_{4}-\mathrm{I}_{\mathrm{B} 2} \mathrm{R}_{\mathrm{T}}\right)+\frac{\Delta \mathrm{V}_{\mathrm{CC}}}{\operatorname{PSRR}} \\
& \quad+\frac{\left(\mathrm{e}_{1}+\mathrm{e}_{2}\right) / 2-5 \mathrm{~V}}{\mathrm{CMRR}}
\end{aligned} \tag{9}
\end{align*}
$$

The term in parentheses may be written in terms of offset current and resistor mismatches as $\mathrm{I}_{\mathrm{B} 1} \Delta \mathrm{R}+\mathrm{I}_{\mathrm{O}}{ }^{\prime} \mathrm{R}_{4}$.

$$
\begin{aligned}
\mathrm{V}_{\mathrm{OSI}} * & =\text { input offset voltage } \\
\mathrm{I}_{\mathrm{B} 1}^{*},_{\mathrm{B} 2}^{*}= & \text { input bias current } \\
\mathrm{I}_{\mathrm{OSI}}^{*}= & \text { input offset current } \\
\mathrm{I}_{\mathrm{OS}} \mathrm{RTO}^{*}= & \text { ontput offset current error } \\
\Delta \mathrm{R}= & \mathrm{R}_{\mathrm{T}}-\mathrm{R}_{4}=\text { mismatch in resistor } \\
\Delta \mathrm{V}_{\mathrm{CC}}= & \text { change supply voltage between } \\
& \text { pins } 7 \text { and } 8 \text { away from } 24 \mathrm{~V} \text { nominal } \\
\mathrm{PSRR}^{*}= & \text { power supply rejection ratio } \\
\mathrm{CMRR}^{*}= & \text { common-mode rejection ratio } \\
\varepsilon_{\text {NONLIN }} *= & \text { span nonlinearity } \\
\varepsilon_{\mathrm{SPAN}} *= & \text { span equation error. Untrimmed error } \\
& =5 \% \text { max. May be trimmed to zero. }
\end{aligned}
$$

Items marked with an asterisk $\left(^{*}\right)$ can be found in the Electrical Specifications.

## EXAMPLE 3

The circuit in Figure 9 with the XTR101BG specifications and the following conditions: $\mathrm{R}_{\mathrm{T}}=109.4 \Omega$ at $25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{T}}=$ $156.4 \Omega$ at $150^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=4 \mathrm{~mA}$ at $25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=20 \mathrm{~mA}$ at $150^{\circ} \mathrm{C}$, $\mathrm{R}_{\mathrm{S}}=123.3 \Omega, \mathrm{R}_{4}=109 \Omega, \mathrm{R}_{\mathrm{L}}=250 \Omega, \mathrm{R}_{\mathrm{LINE}}=100 \Omega, \mathrm{~V}_{\mathrm{DI}}=$ $0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{PS}}=24 \mathrm{~V} \pm 0.5 \%$. Determine the $\%$ error at the upper and lower range values.

## A. AT THE LOWER RANGE VALUE ( $\mathrm{T}=\boldsymbol{+ 2 5}{ }^{\circ} \mathrm{C}$ ).

$$
\begin{aligned}
\sigma_{\mathrm{O}} & =\mathrm{I}_{\mathrm{OS} \text { RTO }}= \pm 6 \mu \mathrm{~A} \\
\sigma_{\mathrm{I}} & =\mathrm{V}_{\mathrm{OSI}}+\left(\mathrm{I}_{\mathrm{B} 1} \Delta \mathrm{R}+\mathrm{I}_{\mathrm{OS} 1} \mathrm{R}_{4}\right)+\frac{\Delta \mathrm{V}_{\mathrm{CC}}}{\operatorname{PSRR}} \\
& +\frac{\left(\mathrm{e}_{1}+\mathrm{e}_{2}\right) / 2-5 \mathrm{~V}}{\mathrm{CMRR}}
\end{aligned}
$$

$$
\begin{aligned}
\Delta \mathrm{R} & =\mathrm{R}_{\mathrm{T} 25^{\circ} \mathrm{C}}-\mathrm{R}_{4}=109.4-109 \approx 0 \\
\Delta \mathrm{~V}_{\mathrm{CC}} & =(24 \times 0.005)+4 \mathrm{~mA}(250 \Omega+100 \Omega)+0.6 \mathrm{~V} \\
& =120 \mathrm{mV}+1400 \mathrm{mV}+600 \mathrm{mV} \\
& =2120 \mathrm{mV} \\
\mathrm{e}_{1} & =(2 \mathrm{~mA} \times 2.5 \mathrm{k} \Omega)+(1 \mathrm{~mA} \times 109 \Omega)=5.109 \mathrm{~V} \\
\mathrm{e}_{2} & =(2 \mathrm{~mA} \times 2.5 \mathrm{k} \Omega)+(1 \mathrm{~mA} \times 109.4 \Omega) \\
& =5.1094 \mathrm{~V} \\
\left(\mathrm{e}_{1}\right. & \left.+\mathrm{e}_{2}\right) / 2-5=0.1092 \mathrm{~V}
\end{aligned}
$$

$P S R R=3.16 \times 10^{5}$ for 110 dB
CMRR $=31.6 \times 10^{3}$ for 90 dB

$$
\begin{align*}
\sigma_{1} & =30 \mu \mathrm{~V}+(150 \mathrm{nA} \times 0+20 \mathrm{nA} \times 109 \Omega) \\
& +\frac{2120 \mathrm{mV}}{3.16 \times 10^{5}}+\frac{0.1092 \mathrm{~V}}{3.16 \times 10^{3}}  \tag{10}\\
& =30 \mu \mathrm{~V}+2.18 \mu \mathrm{~V}+6.7 \mu \mathrm{~V}+3.46 \mu \mathrm{~V} \\
& =42.34 \mu \mathrm{~V} \\
\sigma_{\mathrm{S}} & =\varepsilon_{\text {NONLIN }}+\varepsilon_{\text {SPAN }} \\
& \left.=0.0001+0 \text { (assumes trim of } \mathrm{R}_{\mathrm{S}}\right)
\end{align*}
$$

$\mathrm{I}_{\mathrm{O}}$ error $=\sigma_{\mathrm{O}}+\mathrm{K} \sigma_{\mathrm{I}}+\mathrm{K} \sigma_{\mathrm{S}} \mathrm{e}_{\mathrm{IN}}$

$$
\begin{aligned}
& \mathrm{K}=0.016+\frac{40}{R_{\mathrm{S}}}=0.016+\frac{40}{123.3 \Omega}=0.340 \mho \\
& \mathrm{e}_{\text {IN }}=e_{2}-\mathrm{V}_{4}=\mathrm{I}_{\text {REF1 }} \mathrm{R}_{\mathrm{T} 25^{\circ} \mathrm{C}}-\mathrm{I}_{\text {REF2 }} \mathrm{R}_{4} \\
& \text { since } \mathrm{R}_{\mathrm{T} 25^{\circ} \mathrm{C}}=\mathrm{R}_{4}, \\
& \mathrm{e}_{\mathrm{IN}}=\left(\mathrm{I}_{\text {REF1 }}-\mathrm{I}_{\text {REFP }}\right) \mathrm{R}_{4}=0.4 \mu \mathrm{~A} \times 109 \Omega \\
&=43.6 \mu \mathrm{~V}
\end{aligned}
$$

Since the maximum mismatch of the current references is $0.04 \%$ of $1 \mathrm{~mA}=0.4 \mu \mathrm{~A}$,

$$
\begin{aligned}
\mathrm{I}_{\mathrm{O}} \text { error } & =6 \mu \mathrm{~A}+(0.34 \mho \times 42.34 \mu \mathrm{~V})+(0.34 \mho X \\
& 0.0001 \times 43.6 \mu \mathrm{~V})=6 \mu \mathrm{~A}+14.40 \mu \mathrm{~A}+0.0015 \mu \mathrm{~A} \\
& =20.40 \mu \mathrm{~A}
\end{aligned}
$$

$\%$ error $=\frac{20.40 \mu \mathrm{~A}}{16 \mathrm{~mA}} \times 100 \%$
$0.13 \%$ of span at lower range value.
B. AT THE UPPER RANGE VALUE ( $\mathrm{T}=\boldsymbol{+ 1 5 0 ^ { \circ }}{ }^{\circ} \mathrm{C}$ ).

$$
\begin{aligned}
\Delta \mathrm{R} & =\mathrm{R}_{\mathrm{T} 150^{\circ} \mathrm{C}}-\mathrm{R}_{4}=156.4-109.4=47 \Omega \\
\Delta \mathrm{~V}_{\mathrm{CC}} & =(24 \times 0.005)+20 \mathrm{~mA}(250 \Omega+100 \Omega)+ \\
0.6 \mathrm{~V} & =7720 \mathrm{mV} \\
\mathrm{e}_{1} & =5.109 \mathrm{~V} \\
\mathrm{e}_{2} & =(2 \mathrm{~mA} \times 2.5 \mathrm{k} \Omega)+(1 \mathrm{~mA} \times 156.4 \Omega)=5.156 \mathrm{~V} \\
\left(\mathrm{e}_{1}\right. & \left.+\mathrm{e}_{2}\right) / 2-5 \mathrm{~V}=0.1325 \mathrm{~V}
\end{aligned}
$$

# For Immediate Assistance, Contact Your Local Salesperson 

$$
\begin{aligned}
\sigma_{\mathrm{O}}= & 6 \mu \mathrm{~A} \\
\sigma_{1}= & 30 \mu \mathrm{~V}+(150 \mathrm{nA} \times 47 \Omega+20 \mathrm{nA} \times 190 \Omega) \\
+ & \frac{7720 \mathrm{mV}}{3.16 \times 10^{5}}+\frac{0.1325 \mathrm{~V}}{3.16 \times 10^{3}} \\
= & 30 \mu \mathrm{~V}+9.23 \mu \mathrm{~V}+24 \mu \mathrm{~V}+4.19 \mu \mathrm{~V} \\
= & 67.42 \mu \mathrm{~V} \\
\sigma_{\mathrm{S}}= & 0.0001 \\
\mathrm{e}_{\mathrm{IN}}= & \mathrm{e}_{2}-\mathrm{V}_{4}=\mathrm{I}_{\mathrm{REF}} \mathrm{R}_{\mathrm{T} 150^{\circ} \mathrm{C}}-\mathrm{I}_{\mathrm{REF} 2} \mathrm{R}_{4} \\
= & (1 \mathrm{~mA} \times 156.4 \Omega)-(1 \mathrm{~mA} \times 109 \Omega)=47 \mathrm{mV} \\
\mathrm{I}_{\mathrm{O}} \text { error }= & \sigma_{0}+\mathrm{K} \sigma_{\mathrm{I}}+\mathrm{K} \sigma_{\mathrm{S}} \mathrm{e}_{\mathrm{IN}}=6 \mu \mathrm{~A}+ \\
& (0.34 \mho \times 67.42 \mu \mathrm{~V})+(0.34 \mho \times 0.0001 \\
& X 47000 \mu \mathrm{~V})=6 \mu \mathrm{~A}+22.92 \mu \mathrm{~A}+1.60 \mu \mathrm{~A} \\
= & 30.52 \mu \mathrm{~A} \\
\% \text { error }= & \frac{30.52 \mu \mathrm{~A}}{16 \mathrm{~mA}} \times 100 \% \\
= & 0.19 \% \text { of span at upper range value. }
\end{aligned}
$$

## CONCLUSIONS

Lower Range: From equation (10) it is observed that the predominant error term is the input offset voltage $(30 \mu \mathrm{~V}$ for the B grade). This is of little consequence in many applications. $\mathrm{V}_{\text {OS RTI }}$ can, however, be nulled using the pot shown in Figures 5 and 6. The result is an error of $0.06 \%$ of span instead of $0.13 \%$ if span.

Upper Range: From equation (11), the predominant errors are $I_{\text {os rto }}(6 \mu \mathrm{~A}), \mathrm{V}_{\text {os rti }}(30 \mu \mathrm{~V})$, and $\mathrm{I}_{\mathrm{B}}(150 \mathrm{nA})$, max, B grade. Both $\mathrm{I}_{\mathrm{OS}}$ and $\mathrm{V}_{\mathrm{os}}$ can be trimmed to zero; however, the result is an error of $0.09 \%$ of span instead of $0.19 \%$ span.

## RECOMMENDED HANDLING PROCEDURES FOR INTEGRATED CIRCUITS

All semiconductor devices are vulnerable, in varying degrees, to damage from the discharge of electrostatic energy. Such damage can cause performance degradation or failure, either immediate or latent. As a general practice, we recommend the following handling procedures to reduce the risk of electrostatic damage.

1. Remove the static-generating materials, such as untreated plastic, from all areas that handle microcircuits.
2. Ground all operators, equipment, and work stations.
3. Transport and ship microcircuits, or products incorporat ing microcircuits, in static-free, shielded containers.
4. Connect together all leads of each device by means of a conductive material, when the device is not connected into a circuit.
5. Control relative humidity to as high a value as practical (50\% recommended).

## 4-20mA Current Transmitter with RTD EXCITATION AND LINEARIZATION

## FEATURES

- LESS THAN $\pm 1 \%$ TOTAL ADJUSTED ERROR, $-40^{\circ} \mathrm{C}$ TO $+85^{\circ} \mathrm{C}$
- RTD EXCITATION AND LINEARIZATION
- TWO OR THREE-WIRE RTD OPERATION
- WIDE SUPPLY RANGE: 9V to 40V
- HIGH PSR: 110dB min
- HIGH CMR: 80dB min


## DESCRIPTION

The XTR103 is a monolithic $4-20 \mathrm{~mA}$, two-wire current transmitter designed for Platinum RTD temperature sensors. It provides complete RTD current excitation, instrumentation amplifier, linearization, and current output circuitry on a single integrated circuit.
Versatile linearization circuitry provides a 2 nd-order correction to the RTD, typically achieving a 40:1 improvemeni in ineariiy.
Instrumentation amplifier gain can be configured for a wide range of temperature measurements. Total adjusted error of the complete current transmitter, including the linearized RTD is less than $\pm 1 \%$ over the full -40 to $+85^{\circ} \mathrm{C}$ operating temperature range. This includes zero drift, span drift and nonlinearity. The XTR103 operates on loop power supply voltages down to 9 V .
The XTR103 is available in 16-pin plastic DIP and SOL-16 surface-mount packages specified for the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- FACTORY AUTOMATION
- SCADA




## SPECIFICATIONS

## ELECTRICAL

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{+}=24 \mathrm{~V}$, and 2 N 6121 external transistor, unless otherwise noted.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{XTR103BP/BU} \& \multicolumn{3}{|c|}{XTR103AP/AU} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline \begin{tabular}{l}
OUTPUT \\
Output Current Equation \\
Total Adjusted Error \({ }^{(1)}\) \\
Output Current, Specified Range \\
Over-Scale Limit \\
Under Scale-Limit \\
Full Scale Output Error \\
Noise: 0.1 Hz to 1 kHz
\end{tabular} \& \(T_{\text {MIN }}\) to \(T_{\text {Max }}\)
\[
\begin{gathered}
V_{I N}=1 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=\infty \\
\mathrm{R}_{\mathrm{G}}=40 \Omega
\end{gathered}
\] \& \[
\begin{aligned}
\& \mathrm{I}_{\mathrm{O}}=\mathrm{V} \\
\& 4
\end{aligned}
\] \& \[
\text { - } 0.01
\]
\[
\begin{gathered}
34 \\
3.6 \\
\pm 15 \\
8
\end{gathered}
\] \& \[
\begin{gathered}
\left.40 / R_{G}\right)+ \\
\pm 1 \\
20 \\
40 \\
3.8 \\
\pm 50
\end{gathered}
\] \& \(\mathrm{A}, \mathrm{V}_{\mathrm{I}}\) \& olts, \& \begin{tabular}{l}
\(\Omega\) \\
\(\pm 2\) \\
* \\
\(\pm 100\)
\end{tabular} \& \[
\begin{gathered}
\mathrm{A} \\
\text { \% of FS } \\
\mathrm{mA} \\
\mathrm{~mA} \\
\mathrm{~mA} \\
\mu \mathrm{~A} \\
\mu \mathrm{Ap}-\mathrm{p} \\
\hline
\end{gathered}
\] \\
\hline \begin{tabular}{l}
ZERO OUTPUT \({ }^{(2)}\) \\
Initial Error vs Temperature vs Supply Voltage, \(\mathrm{V}_{+}\) vs Common-Mode Voltage
\end{tabular} \& \[
\begin{aligned}
\& V_{I N}=0, R_{G}=\infty \\
\& V_{+}=9 \mathrm{~V} \text { to } 40 V^{(3)} \\
\& V_{C M}=2 \mathrm{~V} \text { to } 4 V^{(3)}
\end{aligned}
\] \& \& \[
\begin{gathered}
4 \\
\pm 5 \\
\pm 0.2 \\
0.5 \\
0.1
\end{gathered}
\] \& \[
\begin{gathered}
\pm 50 \\
\pm 0.5 \\
2 \\
2
\end{gathered}
\] \& \& * \& \[
\begin{gathered}
\pm 100 \\
\pm 1
\end{gathered}
\] \& \begin{tabular}{l}
mA \\
\(\mu \mathrm{A}\) \(\mu \mathrm{A}{ }^{\circ} \mathrm{C}\) \(\mu \mathrm{A} / \mathrm{V}\) \(\mu \mathrm{A} / \mathrm{V}\)
\end{tabular} \\
\hline \begin{tabular}{l}
SPAN \\
Span Equation (Transconductance) \\
Untrimmed Error \\
vs Temperature \({ }^{(4)}\) \\
Nonlinearity: Ideal Input RTD Input
\end{tabular} \& \[
\begin{gathered}
R_{\mathrm{G}} \geq 75 \Omega \\
\text { Pt100: }-200^{\circ} \mathrm{C} \text { to }+850^{\circ} \mathrm{C} \\
R_{\mathrm{LIN}}=1127 \Omega
\end{gathered}
\] \& \(\mathrm{S}=\) \& \[
\begin{gathered}
.016+4 \\
\pm 0.1 \\
\pm 20 \\
0.1
\end{gathered}
\] \& \(\pm 1\)
\(\pm 50\)
0.01 \& \&  \& \(\stackrel{*}{* 100}\) \& \[
\begin{gathered}
\mathrm{A} / \mathrm{V} \\
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\% \\
\%
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT \\
Differential Range Input Voltage Range \({ }^{(3)}\) Common-Mode Rejection Impedance: Differential Common-Mode \\
Offset Voltage \\
vs Temperature vs Supply Voltage, \(\mathrm{V}_{+}\) Input Bias Current vs Temperature Input Offset Current vs Temperature
\end{tabular} \& \[
\begin{gathered}
R_{G}=\infty \\
V_{\mathrm{IN}}=2 \mathrm{~V} \text { to } 4 \mathrm{~V}^{(3)} \\
\mathrm{V}_{+}=9 \mathrm{~V} \text { to } 40 \mathrm{~V}^{(3)}
\end{gathered}
\] \& \begin{tabular}{l}
2 \\
80
\[
110
\]
\end{tabular} \& \[
\begin{gathered}
100 \\
3 \\
0.5 \\
\pm 0.5 \\
\pm 1 \\
130 \\
100 \\
0.1 \\
2 \\
0.01
\end{gathered}
\] \& 1
4

$\pm 2.5$
$\pm 2.5$
250
2
20

0.25 \&  \&  \& $\pm 5$ \& $$
\begin{gathered}
\mathrm{V} \\
\mathrm{~V} \\
\mathrm{~dB} \\
\mathrm{~GB} \Omega \\
\mathrm{G} \Omega \\
\mathrm{mV} \\
\mu \mathrm{~V} /{ }^{\prime} \mathrm{C} \\
\mathrm{~dB} \\
\mathrm{nA} \\
\mathrm{nA} /{ }^{\circ} \mathrm{C} \\
\mathrm{nA} \\
\mathrm{nA} /{ }^{\circ} \mathrm{C}
\end{gathered}
$$ <br>

\hline | CURRENT SOURCES ${ }^{(5)}$ |
| :--- |
| Current |
| Accuracy |
| vs Temperature |
| vs Power Supply, $\mathrm{V}_{+}$ |
| Compliance Voltage ${ }^{(3)}$ |
| Matching |
| vs Temperature |
| vs Power Supply, $\mathrm{V}_{+}$ | \& \[

$$
\begin{aligned}
& \mathrm{V}_{+}=9 \mathrm{~V} \text { to } 40 \mathrm{~V}^{(3)} \\
& \mathrm{V}_{+}=9 \mathrm{~V} \text { to } 40 \mathrm{~V}^{(3)}
\end{aligned}
$$

\] \&  \& \[

$$
\begin{gathered}
0.8 \\
\pm 0.25 \\
\pm 25 \\
50 \\
\\
\pm 10 \\
10
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\pm 0.5 \\
\pm 50 \\
\\
(V+)-5 \\
\pm 0.5 \\
\pm 25
\end{gathered}
$$

\] \& * \& \[

\pm 50

\] \& \[

$$
\begin{gathered}
\pm 1 \\
\pm 100 \\
* \\
* \\
\pm 50
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\mathrm{mA} \\
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} / \mathrm{V} \\
\mathrm{~V} \\
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} / \mathrm{V}
\end{gathered}
$$
\] <br>

\hline | POWER SUPPLY |
| :--- |
| Voltage Range ${ }^{(3)}$, $\mathrm{V}_{+}$ | \& \& 9 \& \& 40 \& * \& \& * \& V <br>


\hline | TEMPERATURE RANGE |
| :--- |
| Specification, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ Operating $\theta_{\mathrm{JA}}$ | \& \& \[

$$
\begin{aligned}
& -40 \\
& -40
\end{aligned}
$$

\] \& 80 \& \[

$$
\begin{gathered}
85 \\
125
\end{gathered}
$$

\] \& * \& * \& * \& \[

$$
\begin{gathered}
{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} / \mathrm{W}
\end{gathered}
$$
\] <br>

\hline
\end{tabular}

* Specification same as XTR103BP.

NOTES: (1) Includes corrected Pt100 nonlinearity for process measurement spans grater than $100^{\circ} \mathrm{C}$, and over-temperature zero and span effects. Does not include initial offset and gain errors which are normally trimmed to zero at $25^{\circ} \mathrm{C}$. (2) Describes accuracy of the 4 mA low-scale offset current. Does not include input amplifier effects. Can be trimmed to zero. (3) Voltage measured with respect to $I_{O}$ pin. (4) Does not include TCR of gain-setting resistor, $R_{G}$. (5) Measured with $R_{\text {LIN }}=\infty$ to disable linearization feature.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

DICE INFORMATION


XTR103 DIE TOPOGRAPHY

| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | Zero Adj. | 9 | $\mathrm{R}_{\mathrm{LIN}}$ |
| 2 | Zero Adj. | 10 | $\mathrm{~V}_{+}$ |
| 3 | $\mathrm{~V}^{-}{ }_{\text {IN }}$ | 11 | E (Emitter) |
| 4 | $\mathrm{~V}^{+}$ | 12 | $\mathrm{I}_{\mathrm{R}_{1}}$ |
| 5 | $\mathrm{R}_{\mathrm{G}}$ | 13 | $\mathrm{I}_{\mathrm{R}_{2}}$ |
| 6 | $\mathrm{R}_{\mathrm{G}}$ | 14 | $\mathrm{E}_{\mathrm{INT}}$ (int. Emit.) |
| 7 | $\mathrm{I}_{\mathrm{O}}$ | 15 | B (Base) |
| 8 | $\mathrm{R}_{\mathrm{LIN}}$ | 16 | Zero Adj. |

NC: No Connection
Substrate Bias: Internally connected to the $I_{0}$ terminal (\#7).

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $168 \times 104 \pm 5$ | $4.27 \times 2.64 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.1 \times 0.1$ |
| Backing |  |  |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| XTR103AP | 16-pin Plastic DIP | 180 |
| XTR103BP | 16-pin Plastic DIP | 180 |
| XTR103AU | SOL-16 Surface Mount | 211 |
| XTR103BU | SOL-16 Surface Mount | 211 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ABSOLUTE MAXIMUM RATINGS

Power Supply, $V+$ (referenced to $I_{0}$ pin)
40 V
Input Voltage, $\mathrm{V}^{+}{ }^{+}, \mathrm{V}^{-\mathrm{IN}}$ (referenced to $\left.\mathrm{I}_{0} \mathrm{pin}\right)$ $\qquad$ . O to $\mathrm{V}_{+}$
Storage Temperature Range
$\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s). $\qquad$ $\ldots .+300^{\circ} \mathrm{C}$
Output Current Limit. .... Continuous Junction Temperature . $\ldots .+165^{\circ} \mathrm{C}$

## ( ELECTROSTATIC DISCHARGE

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specification.

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: |
| XTR103AP | 16-pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XTR103BP | 16-pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XTR103AU | SOL-16 Surface Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XTR103BU | SOL-16 Surface Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{+}=24 \mathrm{VDC}$, unless otherwise noted.


POWER SUPPLY REJECTION vs FREQUENCY (RTI)






## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}=24 \mathrm{VDC}$, unless otherwise noted.


## For Immediate Assistance, Coniact Your Local Salesperson

## APPLICATION INFORMATION

Figure 1 shows the basic connection diagram for the XTR103. The loop power supply, $\mathrm{V}_{\mathrm{PS}}$ provides power for all circuitry. Output loop current is measured as a voltage across the series load resistor, $\mathbf{R}_{\mathrm{L}}$.
Two matched 0.8 mA current sources drive the RTD and zero-setting resistor, $\mathrm{R}_{\mathrm{z}}$. The instrumentation amplifier input of the XTR103 measures the voltage difference between the RTD and $R_{z}$. The value of $R_{z}$ is chosen to be equal to the resistance of the RTD at the low-scale (minimum) measurement temperature. $\mathrm{R}_{\mathrm{Z}}$ can be adjusted to achieve 4 mA output at the minimum measurement temperature to correct for input offset voltage and reference current mismatch of the XTR103.
$\mathrm{R}_{\mathrm{CM}}$ provides an additional voltage drop to bias the inputs of the XTR103 within their common-mode range. Resistor, $\mathrm{R}_{\mathrm{G}}$, sets the gain of the instrumentation amplifier according to the desired temperature measurement range.

The transfer function through the complete instrumentation amplifier and voltage-to-current converter is:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{O}}=\mathrm{V}_{\mathrm{IN}} \cdot\left(0.016+40 / \mathrm{R}_{\mathrm{G}}\right)+4 \mathrm{~mA} \\
& \left(\mathrm{~V}_{\mathrm{IN}} \text { in volts, } \mathrm{R}_{\mathrm{G}} \text { in ohms, } \mathrm{R}_{\mathrm{LIN}}=\infty\right)
\end{aligned}
$$

where $\mathrm{V}_{\mathrm{IN}}$ is the differential input voltage. With no $\mathrm{R}_{\mathrm{G}}$ connected $\left(\mathrm{R}_{\mathrm{G}}=\infty\right)$, a 0 V to 1 V input produces a $4-20 \mathrm{~mA}$ output current. With $R_{G}=25 \Omega$, a 0 V to 10 mV input produces a $4-20 \mathrm{~mA}$ output current. Other values for $R_{G}$ can be calculated according to the desired full-scale input voltage, $\mathrm{V}_{\mathrm{FS}}$, with the formula in Figure 1.

Negative input voltage, $\mathrm{V}_{\mathrm{IN}}$, will cause the output current to be less than 4 mA . Increasingly negative $\mathrm{V}_{\text {IN }}$ will cause the output current to limit at approximately 3.6 mA .
Increasingly positive input voltage (greater than $\mathrm{V}_{\mathrm{FS}}$ ) will produce increasing output current according to the transfer function, up to the output current limit of approximately 34 mA .

## EXTERNAL TRANSISTOR

Transistor $\mathrm{Q}_{1}$ conducts the majority of the signal-dependent $4-20 \mathrm{~mA}$ loop current. Using an external transistor isolates the majority of the power dissipation from the precision input and reference circuitry of the XTR103, maintaining excellent accuracy.
Since the external transistor is inside a feedback loop its characteristics are not critical. Requirements are: $\mathrm{V}_{\mathrm{CEO}}=$ $45 \mathrm{~V} \min , \beta=40 \mathrm{~min}$ and $\mathrm{P}_{\mathrm{D}}=800 \mathrm{~mW}$. Power dissipation requirements may be lower if the loop power supply voltage is less than 40 V . Some possible choices for $\mathrm{Q}_{1}$ are listed in Figure 1.
The XTR103 can be operated without this external transistor by connecting pin 11 to 14 (see Figure 2). Accuracy will be somewhat degraded by the additional internal power dissipation. This effect is most pronounced when the input stage is set for high gain (for low full-scale input voltage). The typical performance curve "Input Offset Voltage vs Loop Supply Voltage" describes this behavior.


FIGURE 1. Basic RTD Temperature Measurement Circuit.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 2. Operation Without External Transistor.

## LOOP POWER SUPPLY

The voltage applied to the XTR103, $\mathrm{V}+$, is measured with respect to the $\mathrm{I}_{\mathrm{o}}$ connection, pin $7 . \mathrm{V}+$ can range from 9 V to 40 V . The loop supply voltage, $\mathrm{V}_{\mathrm{PS}}$, will differ from the voltage applied to the XTR103 according to the voltage drop on the current sensing resistor, $\mathrm{R}_{\mathrm{L}}$ (plus any other voltage drop in the line).

If a low loop supply voltage is used, $\mathrm{R}_{\mathrm{L}}$ must be made a relatively low value to assure that $\mathrm{V}+$ remains 9 V or greater for the maximum loop current of 20 mA . It may, in fact, be prudent to design for $\mathrm{V}+$ equal or greater than 9 V with loop currents up to 34 mA to allow for out-of-range input conditions. The typical performance curve "Loop Resistance vs Loop Power Supply" shows the allowable sense resistor values for full-scale 20 mA .

The low operating voltage (9V) of the XTR103 allows operation directly from personal computer power supplies ( $12 \mathrm{~V} \pm 5 \%$ ). When used with the RCV420 Current Loop Receiver (Figure 8), load resistor voltage drop is limited to 1.5 V .

## LINEARIZATION

On-chip linearization circuitry creates a signal-dependent variation in the two matching current sources. Both current sources are varied equally according to the following equation:

$$
\mathrm{I}_{\mathrm{R} 1}=\mathrm{I}_{\mathrm{R} 2}=0.8+\frac{500 \cdot \mathrm{~V}_{\mathrm{IN}}}{\mathrm{R}_{\mathrm{LIN}}}
$$

( $\mathrm{I}_{\mathrm{R}}$ in mA, $\mathrm{V}_{\text {IN }}$ in volts, $\mathrm{R}_{\text {LiN }}$ in ohms) (maximum $\mathrm{I}_{\mathrm{R}}=1.0 \mathrm{~mA}$ )
This varying excitation provides a 2 nd-order term to the transfer function (including the RTD) which can correct the RTD's nonlinearity. The correction is controlled by resistor $\mathrm{R}_{\mathrm{LIN}}$ which is chosen according to the desired temperature measurement range. Table I provides the $R_{G}, R_{Z}$ and $R_{\text {LIN }}$ resistor values for a Pt100 RTD.
If no linearity correction is desired, do not connect a resistor to the $R_{\mathrm{LIN}}$ pins $\left(\mathrm{R}_{\mathrm{LI}}=\infty\right)$. This will cause the excitation current sources to remain a constant 0.8 mA .

## ADJUSTING INITIAL ERRORS

Most applications will require adjustment of initial errors. Offset errors can be corrected by adjustment of the zero resistor, $\mathrm{R}_{\mathrm{Z}}$.
Figure 3 shows another way to adjust zero errors using the output current adjustment pins of the XTR103. This provides a minimum of $\pm 300 \mu \mathrm{~A}$ (typically $\pm 500 \mu \mathrm{~A}$ ) adjustment around the initial low-scale output current. This is an output current adjustment which is independent of the input stage


TABLE I. $\mathrm{R}_{\mathrm{z}}, \mathrm{R}_{\mathrm{G}}$ and $\mathrm{R}_{\mathrm{LN}}$ Resistor Values for Pt100 RTD.


FIGURE 3. Low-scale Output Current Adjustment.
gain set with $\mathrm{R}_{\mathrm{G}}$. If the input stage is set for high gain (as required with narrow temperature measurement spans) the output current adjustment may not provide sufficient range. In these cases, offset can be nulled by adjusting the value of $\mathrm{R}_{\mathrm{Z}}$.

## TWO-WIRE AND THREE-WIRE RTD CONNECTIONS

In Figure 1, the RTD can be located remotely simply by extending the two connections to the RTD. With this twowire connection to the RTD, line resistance will introduce
error. This error can be partially corrected by adjusting the values of $\mathrm{R}_{\mathrm{Z}}, \mathrm{R}_{\mathrm{G}}$, and $\mathrm{R}_{\mathrm{LIN}}$.

Figure 4, shows a three-wire RTD connection for improved accuracy with remotely located RTDs. $\mathrm{R}_{\mathrm{z}}$ 's current is routed through a third wire to the RTD. Assuming line resistance is equal in RTD lines 1 and 2, this produces a small commonmode voltage which is rejected by the XTR103.

## OPEN-CIRCUIT DETECTION

The optional transistor $\mathrm{Q}_{2}$ in Figure 4 provides predictable behavior with open-circuit RTD connections. It assures that if any one of the three RTD connections is broken, the XTR103's output current will go to either its high current limit $(\approx 34 \mathrm{~mA})$ or low current limit $(\approx 3.6 \mathrm{~mA})$. This is easily detected as an out-of-range condition.

## REVERSE-VOLTAGE PROTECTION

Figure 5 shows two ways to protect against reversed output connection lines. Trade-offs in an application will determine which technique is better. $\mathrm{D}_{1}$ offers series protection, but causes a 0.7 V loss in loop supply voltage. This may be undesirable if $\mathrm{V}+$ can approach the 9 V limit. Using $\mathrm{D}_{2}$ (without $\mathrm{D}_{1}$ ) has no voltage loss, but high current will flow in the loop supply if the leads are reversed. This could damage the power supply or the sense resistor, $\mathrm{R}_{\mathrm{L}}$. A diode with a higher current rating is needed for $D_{2}$ to withstand the highest current that could occur with reversed lines.

## SURGE PROTECTION

Long lines are subject to voltage surges which can damage semiconductor components. To avoid damage, the maximum applied voltage rating for the XTR 103 is 40 V . A zener


FIGURE 4. Three-Wire Connection for Remotely Located RTDs.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

diode may be used for $\mathrm{D}_{2}$ (Figure 6) to clamp the voltage applied to the XTR103 to a safe level. The loop power supply voltage must be lower than the voltage rating of the zener diode.

There are special zener diode types specifically designed to provide a very low impedance clamp and withstand large energy surges. These devices normally have a diode characteristic in the forward direction which also protects against reversed loop connections. As noted earlier, reversed loop connections would produce a large loop current, possibly damaging $\mathrm{R}_{\mathrm{L}}$.

## RADIO FREQUENCY INTERFERENCE

The long wire lengths of current loops invite radio frequency interference. RF can be rectified by the sensitive input circuitry of the XTR103 causing errors. This generally appears as an unstable output current that varies with the position of loop supply or input wiring.
If the RTD sensor is remotely located, the interference may enter at the input terminals. For integrated transmitter assemblies with short connection to the sensor, the interference more likely comes from the current loop connections.
Bypass capacitors on the input often reduce or eliminate this interference. Connect these bypass capacitors to the $\mathrm{I}_{\mathrm{O}}$ terminal as shown in Figure 7. Although the DC voltage at the $\mathrm{I}_{\mathrm{O}}$ terminal is not equal to 0 V (at the loop supply, $\mathrm{V}_{\mathrm{PS}}$ ) this circuit point can be considered the transmitter's "ground".


FIGURE 5. Reverse Voltage Protection.

FIGURE 6. Over-Voltage Surge Protection.


FIGURE 7. Input Bypassing Techniques.


FIGURE 8. $\pm 12 \mathrm{~V}$-Powered Transmitter/Receiver Loop.


FIGURE 9. Isolated Transmitter/Receiver Loop.

## 4-20mA Current Transmitter with BRIDGE EXCITATION AND LINEARIZATION

## FEATURES

- LESS THAN $\pm 1 \%$ TOTAL ADJUSTED ERROR, $-40^{\circ} \mathrm{C}$ TO $+85^{\circ} \mathrm{C}$
- BRIDGE EXCITATION AND LINEARIZATION
- WIDE SUPPLY RANGE: 9V to 40V
- LOW SPAN DRIFT: 50ppm/ ${ }^{\circ} \mathrm{C}$ max
- HIGH PSR: 110dB min
- HIGH CMR: 80dB min


## DESCRIPTION

The XTR104 is a monolithic $4-20 \mathrm{~mA}$, two-wire current transmitter integrated circuit designed for bridge input signals. It provides complete bridge excitation, instrumentation amplifier, linearization, and current output circuitry necessary for high impedance strain gage sensors.
The instrumentation amplifier can be used over a wide range of gain, accommodating a variety of input signals and sensors. Total adjusted error of the complete current transmitter, including the linearized bridge is less than $\pm 1 \%$ over the full $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range. This includes zero drift, span drift and non-linearity for bridge outputs as low as 10 mV . The XTR104 operates on loop power supply voltages down to 9 V .
Linearization circuitry consists of a second, fully independent instrumentation amplifier that controls the bridge excitation voltage. It provides second-order correction to the transfer function, typically achieving a 20:1 improvement in nonlinearity, even with low cost transducers.
The XTR104 is available in 16-pin plastic DIP and SOL-16 surface-mount packages specified for the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- FACTORY AUTOMATION
- SCADA
- WEIGHTING SYSTEMS
- ACCELEROMETERS




## SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}+=24 \mathrm{~V}$, and 2 N 6121 external transistor, unless otherwise noted.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{XTR104BP, BU} \& \multicolumn{3}{|c|}{XTR104AP, AU} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline \begin{tabular}{l}
OUTPUT \\
Output Current Equation Total Adjusted Error (1) Current, Specified Range Over-Scale Limit Under Scale-Limit Full Scale Output Error Noise: 0.1 Hz to 1 kHz
\end{tabular} \& \[
\begin{gathered}
T_{\text {MIN }} \text { to } T_{M A X}, V_{F S} \geq 10 \mathrm{mV}, R_{B}=5 \mathrm{k} \Omega \\
V_{I N}=1 \mathrm{~V}, R_{G}=\infty \\
R_{G}=40 \Omega
\end{gathered}
\] \& \[
\begin{aligned}
\& I_{0}= \\
\& 4
\end{aligned}
\] \& \begin{tabular}{l}
(0.016 \\
34 \\
3.6 \\
\(\pm 15\) \\
8
\end{tabular} \& \[
\begin{gathered}
\left.0 / \mathrm{R}_{\mathrm{G}}\right)+ \\
\pm 1 \\
20 \\
40 \\
3.8 \\
\pm 50
\end{gathered}
\] \&  \& Volts, \& \[
\begin{gathered}
\text { in } \Omega \\
\pm 2 \\
* \\
* \\
* \\
\pm 100
\end{gathered}
\] \& \[
\begin{gathered}
A \\
\% \text { of FS } \\
\mathrm{mA} \\
\mathrm{~mA} \\
\mathrm{~mA} \\
\mu \mathrm{~A} \\
\mu \mathrm{Ap}-\mathrm{p} \\
\hline
\end{gathered}
\] \\
\hline \begin{tabular}{l}
ZERO OUTPUT \({ }^{(2)}\) \\
Initial Error vs Temperature vs Supply Voltage, \(\mathrm{V}_{+}\) vs Common-Mode Voltage
\end{tabular} \& \[
\begin{aligned}
\& V_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=\infty \\
\& \mathrm{V}_{+}=9 \mathrm{~V} \text { to } 40 \mathrm{~V}^{(3)} \\
\& \mathrm{V}_{\mathrm{CM}}=2 \mathrm{~V} \text { to } 3 \mathrm{~V}^{(3)}
\end{aligned}
\] \& \& \[
\begin{gathered}
4 \\
\pm 5 \\
\pm 0.2 \\
0.5 \\
0.1 \\
\hline
\end{gathered}
\] \& \[
\begin{gathered}
\pm 50 \\
\pm 0.5 \\
2 \\
2
\end{gathered}
\] \& \&  \& \[
\begin{gathered}
\pm 100 \\
\pm 1
\end{gathered}
\] \& mA \(\mu \mathrm{A}\) \(\mu \mathrm{A} /{ }^{\circ} \mathrm{C}\) \(\mu \mathrm{A} / \mathrm{V}\) \(\mu \mathrm{A} V\) \\
\hline \begin{tabular}{l}
SPAN \\
Span Equation (Transconductance) Untrimmed Error vs Temperature \({ }^{(4)}\) \\
Nonlinearity: Ideal Input Bridge Input \({ }^{(5)}\)
\end{tabular} \& \(R_{G} \geq 75 \Omega\) \& \& \begin{tabular}{l}
\(0.016+\) \(\pm 0.1\) \(\pm 20\) \\
0.1
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{R}_{\mathrm{G}} \\
\& \quad \pm 1 \\
\& \pm 50 \\
\& 0.01
\end{aligned}
\] \& \&  \& \[
\pm 100
\] \& \[
\begin{gathered}
\mathrm{A} / \mathrm{V} \\
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\% \\
\% \\
\hline
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT \\
Differential Range Input Voltage Range \({ }^{(3)}\) Common-Mode Rejection Impedance: Differential Common-Mode \\
Offset Voltage vs Temperature vs Supply Voltage, \(\mathrm{V}_{+}\) Input Bias Current vs Temperature Input Offset Current vs Temperature
\end{tabular} \& \[
\begin{aligned}
\& V_{\mathbb{N}}=2 \mathrm{~V} \text { to } 3 \mathrm{~V}^{(3)} \\
\& \mathrm{V}_{+}=9 \mathrm{~V} \text { to } 40 \mathrm{~V}^{(3)}
\end{aligned}
\] \& \begin{tabular}{l}
\[
\begin{gathered}
2 \\
80
\end{gathered}
\] \\
110
\end{tabular} \& \[
\begin{gathered}
100 \\
3 \\
0.5 \\
\pm 0.5 \\
1 \\
130 \\
100 \\
0.1 \\
2 \\
0.01
\end{gathered}
\] \& 1
3

$\pm 2.5$
2.5
250
2
20

0.25 \&  \&  \&  \& $$
\begin{gathered}
\mathrm{V} \\
\mathrm{~V} \\
\mathrm{~dB} \\
\mathrm{~GB} \Omega \\
\mathrm{G} \Omega \\
\mathrm{mV} \\
\mu \mathrm{~V} /{ }^{\prime} \mathrm{C} \\
\mathrm{~dB} \\
\mathrm{nA} \\
\mathrm{nA} \mathrm{~A}^{\circ} \mathrm{C} \\
\mathrm{nA} \\
\mathrm{nA} /^{\circ} \mathrm{C}
\end{gathered}
$$ <br>

\hline | VOLTAGE REFERENCE ${ }^{(6)}$ |
| :--- |
| Voltage |
| Accuracy |
| vs Temperature |
| vs Supply Voltage, $\mathrm{V}_{+}$ |
| vs Load | \& \[

$$
\begin{aligned}
\mathrm{V}_{+} & =9 \mathrm{~V} \text { to } 40 \mathrm{~V}^{(3)} \\
\mathrm{I}_{\mathrm{L}} & =0 \text { to } 2 \mathrm{~mA}
\end{aligned}
$$

\] \& \& \[

$$
\begin{gathered}
5 \\
\pm 0.25 \\
\pm 10 \\
5 \\
50
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& \pm 0.5 \\
& \pm 50
\end{aligned}
$$

\] \& \& * \& \[

$$
\begin{gathered}
\pm 1 \\
\pm 100
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\mathrm{V} \\
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} / \mathrm{V} \\
\mathrm{ppm} / \mathrm{mA}
\end{gathered}
$$
\] <br>

\hline | POWER SUPPLY |
| :--- |
| Voltage Range ${ }^{(3)}, V_{+}$ | \& \& 9 \& \& 40 \& * \& \& * \& V <br>


\hline | TEMPERATURE RANGE |
| :--- |
| Specification Operating $\theta_{\mathrm{JA}}$ | \& | ( $T_{\text {MIN }}$ to $T_{\text {MAX }}$ ) |
| :--- |
| Derated Performance | \& \[

$$
\begin{aligned}
& -40 \\
& -40
\end{aligned}
$$

\] \& 80 \& \[

$$
\begin{gathered}
85 \\
125
\end{gathered}
$$

\] \& * \& * \& * \& \[

$$
\begin{gathered}
{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} / \mathrm{W}
\end{gathered}
$$
\] <br>

\hline
\end{tabular}

* Specification same as XTR104BP.

NOTES: (1) Includes corrected second-order nonlinearity of bridge, and over-temperature zero and span effects. Does not include initial offset and span errors which are normally trimmed to zero at $25^{\circ} \mathrm{C}$. (2) Describes accuracy of the 4 mA low-scale current. Does not include input amplifier effects. Can be trimmed to zero (3) Voltage measured with respect to $I_{0}$ pin. (4) Does not include TCR of gain-setting resistor, $R_{G}$. (5) When configured to correct for $\leq 2 \%$ second-order bridge sensor nonlinearity. (6) Measured with $R_{\text {LIN }}=\infty$ to disable linearization feature.

## PIN CONFIGURATION



## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE |
| :--- | :---: | :---: |
| RANGE |  |  |
| XTR104AP | 16 -pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XTR104BP | 16-pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XTR104AU | SOL-16 Surface Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XTR104BU | SOL-16 Surface Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS

| Input Voltage, $\mathrm{V}^{+}{ }_{\mathrm{IN}}, \mathrm{V}^{-}{ }_{\mathrm{IN}}, \mathrm{V}_{\mathrm{LI}}^{+}, \mathrm{V}_{\mathrm{LI}}^{-}\left(\right.$referenced to $\left.\mathrm{I}_{0} \mathrm{pin}\right) . . . . . . . . . .0 \mathrm{~V}$ to $\mathrm{V}_{+}$ Storage Temperature Range ........................................ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Lead Temperature (soldering, 10s) $\qquad$ $+300^{\circ} \mathrm{C}$ <br> Output Current Limit. $\qquad$ Continuous |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |

## PACKAGE INFORMATION ${ }^{(1)}$ <br> PACKAGE INFORMATION

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| XTR104AP | 16-Pin Plastic DIP | 180 |
| XTR104BP | 16-Pin Plastic DIP | 180 |
| XTR104AU | SOL-16 Surface Mount | 211 |
| XTR104BU | SOL-16 Surface Mount | 211 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## (3) ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specification.

[^49]

XTR104 DIE TOPOGRAPHY

| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}^{+1}$ | 9 | $\mathrm{R}_{\text {LIN }}$ |
| 2 | $V^{\text {IN }}$ | 10 | V+ |
| 3 | $V_{\text {Lun }}$ | 11 | $E$ (Emitter) |
| 4 | $\mathrm{V}_{\text {Lin }}$ | 12A, 12B | $\mathrm{V}_{\text {REF }}$ |
| 5 | $\mathrm{R}_{\mathrm{G}}$ | 13 | B (Base) |
| 6 | $\mathrm{R}_{\mathrm{G}}$ | 14 | Zero Adj. |
| 7 | $\mathrm{I}_{0}$ | 15 | Zero Adj. |
| 8 | $\mathrm{R}_{\text {LIN }}$ | 16 | Zero Adj. |

Pads 12A and 12B must be connected.
NC: No Connection
Substrate Bias: Internally connected to the $I_{0}$ terminal (\#7).

## MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $168 \times 104 \pm 5$ | $4.27 \times 2.64 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.1 \times 0.1$ |
| Backing |  | None |

## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{+}=24 \mathrm{~V}$, unless otherwise noted.


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C},+\mathrm{V}=24 \mathrm{~V}$, unless otherwise noted.


INPUT CURRENT NOISE DENSITY vs FREQUENCY


OUTPUT CURRENT NOISE DENSITY vs FREQUENCY


INPUT VOLTAGE NOISE DENSITY vs FREQUENCY


## APPLICATION INFORMATION

Figure 1 shows the basic connection diagram for the XTR104. The loop power supply, $\mathrm{V}_{\mathrm{PS}}$, provides power for all circuitry. Loop current is measured as a voltage across the series load resistor, $\mathrm{R}_{\mathrm{L}}$.
A high impedance ( $\geq 2750 \Omega$ ) strain gage sensor can be excited directly by the 5 V reference output terminal, $\mathrm{V}_{\mathrm{R}}$. The output terminals of the bridge are connected to the instrumentation amplifier inputs, $\mathrm{V}^{+}{ }_{\mathrm{IN}}$ and $\mathrm{V}^{-}{ }_{\mathrm{IN}}$. The resistor, $\mathrm{R}_{\mathrm{G}}$, sets the gain of the instrumentation amplifier as required by the full-scale bridge voltage, $\mathrm{V}_{\mathrm{FS}}$.
The transfer function is:
$\mathrm{I}_{\mathrm{O}}=\mathrm{V}_{\mathrm{IN}} \bullet\left(0.016+40 / \mathrm{R}_{\mathrm{G}}\right)+4 \mathrm{~mA}$,
Where: $\mathrm{V}_{\text {IN }}$ is the voltage applied to the $\mathrm{V}^{+}{ }_{\text {IN }}$ and
$\mathrm{V}_{\text {in }}^{-}$differential inputs (in Volts.) $\mathrm{R}_{\mathrm{G}}$ in $\Omega$.
With no $\mathrm{R}_{\mathrm{G}}$ connected ( $\mathrm{R}_{\mathrm{G}}=\infty$ ), a 0 V to 1 V input produces a 4 to 20 mA output current. With $\mathrm{R}_{\mathrm{G}}=25 \Omega$, a 0 V to 10 mV input produces a 4 to 20 mA output current. Other values for $\mathrm{R}_{\mathrm{G}}$ can be calculated as follows:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{G}}=\frac{2500}{\frac{1}{\mathrm{~V}_{\mathrm{FS}}}-1} \tag{2}
\end{equation*}
$$

Where: $\mathrm{V}_{\mathrm{FS}}$ is the full scale voltage applied to the $\mathrm{V}^{+}{ }_{\text {in }}$ and $\mathrm{V}^{-}{ }_{\text {IN }}$ differential inputs (in Volts).

$$
\mathrm{R}_{\mathrm{G}} \text { in } \Omega .
$$

Under-scale input voltage (negative) will cause the output current to decrease below 4 mA . Increasingly negative input will cause the output current to limit at approximately 3.6 mA .

Increasingly positive input voltage (above $\mathrm{V}_{\mathrm{FS}}$ ) will produce increasing output current according to the transfer function, up to the output current limit of approximately 34 mA .

## EXTERNAL TRANSISTOR

Transistor $\mathrm{Q}_{1}$ conducts the majority of the signal-dependent 4 to 20 mA loop current. Using an external transistor isolates the power dissipation from the precision input and reference circuitry of the XTR104, maintaining excellent accuracy.
Since the external transistor is inside a feedback loop its characteristics are not critical. Many common NPN types can be used. Requirements for operation at the full loop supply voltage are: $\mathrm{V}_{\text {СЕо }}=45 \mathrm{~V} \min , \beta=40 \mathrm{~min}$ and $\mathrm{P}_{\mathrm{D}}=$ 800 mW . Power dissipation requirements may be lower if the maximum loop power supply voltage is less than 40 V . Some possible choices for $\mathrm{Q}_{1}$ are listed in Figure 1.

## LOOP POWER SUPPLY

The voltage applied to the XTR104, V+, is measured with respect to the $\mathrm{I}_{0}$ connection, pin $7 . \mathrm{V}+$ can range from 9 V to 40 V . The loop supply voltage, $\mathrm{V}_{\mathrm{PS}}$, will differ from the voltage applied to the XTR104 according to the voltage drop on the current sensing resistor, $\mathrm{R}_{\mathrm{L}}$ (plus any other voltage drop in the line).
If a low loop supply voltage is used, $\mathrm{R}_{\mathrm{L}}$ must be made a relatively low value to assure that $V+$ remains 9 V or greater for the maximum loop current of 20 mA . It may, in fact, be prudent to design for $\mathrm{V}+$ equal or greater than 9 V with loop currents up to 34 mA to allow for out-of-range input conditions. The typical performance curve "Loop Resistance vs Loop Power Supply" shows the allowable sense resistor values for full-scale 20 mA .

The low operating voltage ( 9 V ) of the XTR104 allows operation directly from personal computer power supplies ( $12 \mathrm{~V} \pm 5 \%$ ). When used with the RCV420 Current Loop Receiver (see Figure 9), load resistor voltage drop is only 1.5 V at 20 mA .


FIGURE 1. Bridge Sensor Application, Connected for Positive Nonlinearity.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## BRIDGE BALANCE

Figure 1 shows a bridge trim circuit $\left(R_{1}, R_{2}\right)$. This adjustment can be used to compensate for the initial accuracy of the bridge and/or to trim the offset voltage of the XTR104. The values of $R_{1}$ and $R_{2}$ depend on the impedance of the bridge, and the trim range required. This trim circuit places an additional load on the $\mathrm{V}_{\mathrm{R}}$ output. The effective load of the trim circuit is nearly equal to $R_{2}$. Total load on the $V_{R}$ output terminal must not exceed 2 mA . An approximate value for $\mathrm{R}_{1}$ can be calculated:

$$
\begin{equation*}
\mathrm{R}_{1} \approx \frac{5 \mathrm{~V} \cdot \mathrm{R}_{\mathrm{B}}}{4 \cdot \mathrm{~V}_{\mathrm{TRIM}}} \tag{3}
\end{equation*}
$$

Where: $R_{B}$ is the resistance of the bridge.
$\mathrm{V}_{\text {TRIM }}$ is the desired $\pm$ voltage trim range (in V ).
Make $R_{2}$ equal or lower in value to $R_{1}$.
Figure 2 shows another way to adjust zero errors using the output current adjustment pins of the XTR104. This provides $\pm 500 \mu \mathrm{~A}$ (typical) adjustment around the initial lowscale output current. This is an output current adjustment that is independent of the input stage gain set with $\mathrm{R}_{\mathrm{G}}$. If the input stage is set for high gain the output current adjustment may not provide sufficient range.


FIGURE 2. Low-scale Output Current Adjustment.

## LINEARIZATION

Differential voltage applied to the linearization inputs, $\mathrm{V}^{+}{ }_{\text {LIN }}$ and $\mathrm{V}_{\text {LIN }}^{-}$, causes the reference (excitation) voltage, $\mathrm{V}_{\mathrm{R}}$, to vary according to the following equation:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{R}}=5 \mathrm{~V}+\mathrm{V}_{\mathrm{UN}} \frac{\mathrm{~K}_{\mathrm{UN}}}{\mathrm{R}_{\mathrm{LN}}} \tag{4}
\end{equation*}
$$

Where: $\mathrm{V}_{\mathrm{LiN}}$ is the voltage applied to the $\mathrm{V}^{+}{ }_{\text {LiN }}$ and $\mathrm{V}_{\text {- }}^{\text {LiN }}$ differential inputs (in V ).
$\mathrm{R}_{\mathrm{LIN}}$ in $\Omega$.
$\mathrm{K}_{\mathrm{LIN}} \approx 24000$ (approximately $\pm 20 \%$ depending on variations in the fabrication of the XTR104).

With $\mathrm{V}_{\text {Lin }}^{+}$and $\mathrm{V}^{-}{ }_{\text {Lin }}$ connected to the bridge output, the bridge excitation voltage can be made to vary as much as $\pm 0.5 \mathrm{~V}$ in response to the bridge output voltage. Be sure that the total load on the $\mathrm{V}_{\mathrm{R}}$ output is less than 2 mA at the maximum excitation voltage, $\mathrm{V}_{\mathrm{R}}=5.5 \mathrm{~V}$.
Signal-dependent variation of the bridge excitation voltage provides a second-order term to the complete transfer function (including the bridge). This can be tailored to correct for bridge sensor nonlinearity. Either polarity of nonlinearity (bowing up or down) can be compensated by proper connection of the $\mathrm{V}_{\text {LIN }}$ inputs. Connecting $\mathrm{V}^{+}{ }_{\text {LIN }}$ to $\mathrm{V}^{+}{ }_{\text {IN }}$ and $\mathrm{V}^{-}{ }_{\text {LIN }}$ to $\mathrm{V}^{-}{ }_{\text {IN }}$ (Figure 1) causes $\mathrm{V}_{\mathrm{R}}$ to increase with bridge output which compensates for a positive bow in the bridge response. Reversing the connections (Figure 3) causes $V_{R}$ to decrease with increasing bridge output, to compensate for negative-bowing nonlinearity.
To determine the required value for $\mathrm{R}_{\mathrm{LIN}}$ you must know the nonlinearity of the bridge sensor with constant excitation voltage. The linearization circuitry can only compensate fon the parabolic portion of a sensor's nonlinearity. Parabolic nonlinearity has a maximum deviation from linear occurring at mid-scale (see Figure 4). Sensors with nonlinearity curves similar to that shown in Figure 4, but not peaking exactly at mid-scale can be substantially improved. A nonlinearity that is perfectly "S-shaped" (equal positive and negative nonlinearity) cannot be corrected with the XTR104. It may, however, be possible to improve the worst-case nonlinearity of a sensor by equalizing the positive and negative nonlinearity.
The nonlinearity, B (in \% of full scale), is positive or negative depending on the direction of the bow. A maximum of $\pm 2.5 \%$ nonlinearity can be corrected. An approximate value for $\mathrm{R}_{\mathrm{LN}}$ can be calculated by:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{LN}}=\frac{\mathrm{K}_{\mathrm{UN}} \cdot \mathrm{~V}_{\mathrm{FS}}}{0.2 \cdot \mathrm{~B}} \tag{5}
\end{equation*}
$$

Where: $\mathrm{K}_{\mathrm{LIN}} \approx 24000$.
$\mathrm{V}_{\mathrm{FS}}$ is the full-scalc bridge output (in Volts) with constant 5 V excitation.
B is the parabolic nonlinearity in $\pm \%$ of full scale. $\mathrm{R}_{\mathrm{LIN}}$ in $\Omega$.
Methods for refining this calculation involve determining the actual value of $\mathrm{K}_{\mathrm{LIN}}$ for a particular device (explained later).
B is a signed number (negative for a downward-bowing nonlinearity). This can produce a negative value for $\mathrm{R}_{\text {LIN }}$. In this case, use the resistor value indicated (ignore the sign), but connect $\mathrm{V}^{+}{ }_{\text {LiN }}$ to $\mathrm{V}^{-}{ }_{\text {IN }}$ and $\mathrm{V}^{-}{ }_{\text {LiN }}$ to $\mathrm{V}^{+}{ }_{\text {IN }}$ as shown in Figure 3.
This approximate calculation of $\mathrm{R}_{\text {LIN }}$ generally provides about a 5:1 improvement in bridge nonlinearity.

Example: The bridge sensor depicted by the negativebowing curve in Figure 4. Its full scale output is 10 mV with constant 5 V excitation. Its maximum nonlinearity, B , is $-1.9 \%$ referred to full scale (occurring at mid-scale). Using equation 5:


NOTE: (1) $\mathrm{V}_{\text {LiN }}$ inputs connected for negative nonlinearity ( $\mathrm{B}<0$ ). Pins 3 and 4 must be reversed for $B>0$ (see Figure 1).

FIGURE 3. Bridge Sensor, $\mathrm{V}_{\text {LN }}$ Connected for Negative Nonlinearity.

$$
\mathrm{R}_{\mathrm{LN}} \approx \frac{24000 \cdot 0.01}{0.2 \cdot(-1.9)}=-632 \Omega
$$

Use $\mathrm{R}_{\mathrm{LIN}}=632 \Omega$. Because the calculation yields a negative result, connect $\mathrm{V}^{+}{ }_{\text {LiN }}$ to $\mathrm{V}^{-}{ }_{\text {IN }}$ and $\mathrm{V}_{\text {LIN }}^{-}$to $\mathrm{V}^{+}{ }_{\text {IN }}$.

Gain is affected by the varying the excitation voltage. For each $1 \%$ of corrected nonlinearity, the gain must be altered by $4 \%$. As a result, equation 2 will not provide an accurate $\mathrm{R}_{\mathrm{G}}$ when nonlinearity correction is used. The following equation calculates the required value for $\mathrm{R}_{\mathrm{G}}$ to compensate for this effect.

$$
\begin{equation*}
\frac{2500}{\frac{\mathrm{R}_{\mathrm{G}}}{}=\frac{1}{(1+0.04 \cdot \mathrm{~B}) \mathrm{V}_{\mathrm{FS}}}-1} \tag{6}
\end{equation*}
$$

B must again be a signed number in this calculationpositive for positive bowing nonlinearity, and negative for a negative-bowing nonlinearity.

$$
\mathrm{R}_{\mathrm{G}}=23.32 \Omega \text { for the example above. }
$$

A more accurate value for $\mathrm{R}_{\mathrm{LIN}}$ can be determined by first measuring the actual gain constant of the linearization inputs, $\mathrm{K}_{\mathrm{LI}}$ (see equation 4). Measure the change in the reference voltage, $\Delta \mathrm{V}_{\mathrm{R}}$, in response to a measured voltage change at the linearization inputs, $\Delta \mathrm{V}_{\mathrm{LN}}$. Make this measurement with a known, temporary test value for $\mathrm{R}_{\mathrm{LIN}}$. These measurements can be made during operation of the circuit by providing stimulus to the bridge sensor, or by temporarily unbalancing the bridge with a fixed resistor in parallel with one of the bridge resistors. Calculate the actual $\mathrm{K}_{\mathrm{LIN}}$ :

$$
\begin{equation*}
\mathrm{K}_{\mathrm{LN}}=\frac{\Delta \mathrm{V}_{\mathrm{R}} \cdot \mathrm{R}_{\mathrm{TEST}}}{\Delta \mathrm{~V}_{\mathrm{LN}}} \tag{7}
\end{equation*}
$$

Where: $\Delta \mathrm{V}_{\mathrm{LIN}}$ is the change in voltage at $\mathrm{V}_{\mathrm{LIN}}$.
$\Delta \mathrm{V}_{\mathrm{R}}$ is the measured change in reference voltage, $\mathrm{V}_{\mathrm{R}}$.
$\mathrm{R}_{\text {TEST }}$ is a temporary fixed value of $\mathrm{R}_{\text {LIN }}$ (in $\Omega$ ).


FIGURE 4. Parabolic Nonlinearity.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

Then, $\mathrm{R}_{\mathrm{LIN}}$ can be calculated using equation 5 using the accurate value of $\mathrm{K}_{\mathrm{LIN}}$ from equation 7. $\mathrm{K}_{\mathrm{LIN}}$ can be a different value for each XTR104.
It is also possible to make a real-time adjustment of $R_{\text {LIN }}$ with a variable resistor (active circuit trimming). This is done by measuring the change in $\mathrm{V}_{\mathrm{R}}$ in response to a zero-to $\mathrm{V}_{\mathrm{FS}}$ change in voltage applied to the $\mathrm{V}_{\mathrm{LIN}}$ inputs. To correct for each $1 \%$ of nonlinearity, the excitation voltage, $\mathrm{V}_{\mathrm{R}}$, must make a $4 \%$ change at full-scale input. So the change in reference voltage, $\Delta \mathrm{V}_{\mathrm{R}}$, for a full-scale change in $\mathrm{V}_{\mathrm{LIN}}$ can be calculated by:

$$
\begin{equation*}
\Delta \mathrm{V}_{\mathrm{R}}=0.2 \cdot \mathrm{~B} \tag{8}
\end{equation*}
$$

Example: A bridge sensor has a $-1.9 \%$ nonlinearity. Apply the full-scale bride output, $\mathrm{V}_{\mathrm{FS}}(10 \mathrm{mV})$, to the $\mathrm{V}_{\mathrm{LN}}$ inputs and adjust $\mathrm{R}_{\mathrm{LIN}}$ for:

$$
\mathrm{V}_{\mathrm{R}}^{\prime}=5 \mathrm{~V}+0.2 \cdot \mathrm{~B}=4.62 \mathrm{~V}
$$

Note that with all the calculation and adjustment methods described above, the full-scale bridge output is no longer equal to $\mathrm{V}_{\mathrm{FS}}$ because the excitation voltage at full scale is no longer 5 V . All the calculations and adjustment procedures described above assume $\mathrm{V}_{\mathrm{Fs}}$ to be the full-scale bridge output with constant 5 V excitation. It is not necessary to iterate the calculations or adjustment procedures using the new full-scale bridge output as a starting point. However, a new value for $R_{G}$ must be calculated using equation 6 .
A refined value for $\mathrm{R}_{\mathrm{LIN}}$, arrived at either by active circuit trimming, or by measuring linearization gain (equation 7) will improve linearity. Reduction of the original parabolic nonlinearity of the sensor can approach 40:1. Actual results will depend on higher-order nonlinearity of the sensor.
If no linearity correction is desired, make no connections to the $R_{\text {LIN }}$ pins ( $\mathrm{R}_{\mathrm{LIN}}=\infty$ ). This will cause the $\mathrm{V}_{\mathrm{R}}$ output to remain a constant +5 V . The $\mathrm{V}^{+}{ }_{\text {LIN }}$ and $\mathrm{V}_{\text {LIN }}^{-}$inputs should remain connected to the bridge output to keep these inputs biased in their active region.

## OTHER SENSOR TYPES

The XTR104 can be used with a wide variety of inputs. Its high input impedance instrumentation amplifier is versatile and can be configured for differential input voltages from millivolts to a maximum of 1 V full scale. The linear com-mon-mode range of the inputs is from 2 V to 4 V , referenced to the $\mathrm{I}_{\mathrm{o}}$ terminal, pin 7.
You can use the linearization feature of the XTR104 with any sensor whose output is ratiometric with an excitation voltage. For example, Figure 5 shows the XTR104 used with a potentiometer position sensor.

## REVERSE-VOLTAGE PROTECTION

Figure 6 shows two ways to protect against reversed output connection lines. Trade-offs in an application will determine which technique is better. $D_{1}$ offers series protection, but causes a 0.7 V loss in loop supply voltage. This may be undesirable if $V+$ can approach the 9 V limit. Using $\mathrm{D}_{2}$ (without $D_{1}$ ) has no voltage loss, but high current will flow in the loop supply if the leads are reversed. This could damage the power supply or the sense resistor, $\mathrm{R}_{\mathrm{L}}$. A diode with a higher current rating is needed for $D_{2}$ to withstand the highest current that could occur with reversed lines.

## SURGE PROTECTION

Long lines may be subject to voltage surges which can damage semiconductor components. To avoid damage, the maximum applied voltage rating for the XTR 104 is 40 V . A zener diode can be used for $D_{2}$ (Figure 7) to clamp the voltage applied to the XTR104 to a safe level. The loop power supply voltage must be lower than the voltage rating of the zener diode.
There are special zener diode types (Figure 7) specifically designed to provide a very low impedance clamp and withstand large energy surges. These devices normally have a diode characteristic in the forward direction which also


FIGURE 5. Potentiometer Sensor Application.
protects against reversed loop connections. As noted earlier, reversed loop connections would produce a large loop current, possibly damaging $\mathrm{R}_{\mathrm{L}}$.

## RADIO FREQUENCY INTERFERENCE

The long wire lengths of current loops invite radio frequency interference. RF can be rectified by the sensitive input circuitry of the XTR104 causing errors. This generally appears as an unstable output current that varies with the position of loop supply or input wiring.
If the bridge sensor is remotely located from the XTR104, the interference may enter at the input terminals. For integrated transmitter assemblies with short connections to the sensor, the interference more likely comes from the current loop connections.

Bypass capacitors on the input often reduce or eliminate this interference. Connect these bypass capacitors to the $\mathrm{I}_{\mathrm{O}}$ terminal (see Figure 7). Although the DC voltage at the $I_{0}$ terminal is not equal to 0 V (at the loop supply, $\mathrm{V}_{\mathrm{PS}}$ ) this circuit point can be considered the transmitter's "ground".

## LOW-IMPEDANCE BRIDGES

Low impedance bridges can be used with the XTR104 by adding series resistance to limit excitation current to $\leq 2 \mathrm{~mA}$. Equal resistance should be added to the upper and lower sides of the of the bridge (Figure 8) to keep the bridge output voltage centered at approximately 2.5 V . Bridge output is reduced, so a preamplifier, as shown, may be needed to reduce offset and drift.


FIGURE 6. Reverse Voltage Protection.


FIGURE 7. Over-Voltage Surge Protection.

Or, Call Customer Service at 1-800-548-6132 (USA Only)


## XTR104

FIGURE 8. $350 \Omega$ Bridge With X10 Preamplifier.


FIGURE 9. $\pm 12 \mathrm{~V}$-Powered Transmitter/Receiver Loop.


FIGURE 10. Isolated Transmitter/Receiver Loop.
\#B


## PRECISION VOLTAGE-TO-CURRENT CONVERTER/TRANSMITTER

## FEATURES

- 4mA TO 20mA TRANSMITTER
- SELECTABLE INPUT/OUTPUT RANGES:

0 V to $+5 \mathrm{~V}, 0 \mathrm{~V}$ to +10 V Inputs
OmA to 20mA, 5mA to 25 mA Outputs
Other Ranges

- 0.005\% MAX NONLINEARITY, 14 BIT
- PRECISION +10V REFERENCE OUTPUT
- SINGLE SUPPLY OPERATION
- WIDE SUPPLY RANGE: 13.5 V to 40 V


## DESCRIPTION

The XTR110 is a precision voltage-to-current converter designed for analog signal transmission. It accepts inputs of 0 to 5 V or 0 to 10 V and can be connected for outputs of 4 to $20 \mathrm{~mA}, 0$ to $20 \mathrm{~mA}, 5$ to 25 mA and many other commonly used ranges.
A precision on-chip metal film resistor network provides input scaling and currrent offsetting. An internal 10 V voltage reference can be used to drive external circuitry.
The XTR110 is available in 16-pin plastic DIP, ceramic DIP and SOL-16 surface-mount packages. Commercial and industrial temperature range models are available.

## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- PRESSURE/TEMPERATURE TRANSMITTERS
- CURRENT-MODE BRIDGE EXCITATION
- GROUNDED TRANSDUCER CIRCUITS
- CURRENT SOURCE REFERENCE FOR DATA ACQUISITION
- PROGRAMMABLE CURRENT SOURCE FOR TEST EQUIPMENT
- POWER PLANT/ENERGY SYSTEM MONITORING



## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=+24 \mathrm{~V}$ and $\mathrm{R}_{\mathrm{L}}=250 \Omega^{* *}$, unless otherwise specified.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{XTR110AG, KP, KU} \& \multicolumn{3}{|c|}{XTR110BG} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline \begin{tabular}{l}
TRANSMITTER \\
Transfer Function Input Range: \(\mathrm{V}_{\mathrm{IN}_{1}{ }^{(5)}}\) \(V_{\text {IN2 }}\) \\
Current, \(\mathrm{I}_{\mathrm{o}}\) \\
Nonlinearity \\
Offset Current, Ios Initial vs Temperature vs Supply, V Cc \\
Span Error Initial vs Temperature vs Supply, V cc Output Resistance Input Resistance \\
Dynamic Response Settling Time
\end{tabular} \& \begin{tabular}{l}
Specified Performance Specified Performance Specified Performance \({ }^{(1)}\) Derated Performance \({ }^{(1)}\) \(16 \mathrm{~mA} / 20 \mathrm{~mA}\) Span \(^{(2)}\)
\[
\begin{aligned}
\& \mathrm{I}_{\mathrm{O}}= \underset{\substack{\text { (1) } \\
\text { (1) }}}{ } \mathrm{mAA}^{(1)} \\
\& \mathrm{l}^{\text {(1) }} \\
\& \mathrm{I}_{\mathrm{O}}= 20 \mathrm{~mA} \\
\& \text { (1) } \\
\& \text { (1) } \\
\& \text { (1) }
\end{aligned}
\] \\
From Drain of FET \(\left(Q_{E X T}\right)^{(3)}\)
\[
\begin{gathered}
\mathrm{V}_{\text {IN } 1} \\
\mathrm{~V}_{\text {IN } 2} \\
\mathrm{~V}_{\text {REF }} \mathrm{In}
\end{gathered}
\] \\
To \(0.1 \%\) of Span \\
To \(0.01 \%\) of Span
\end{tabular} \& \[
\begin{aligned}
\& 0 \\
\& 0 \\
\& 4 \\
\& 0
\end{aligned}
\] \& \(I_{0}=10\)

0.01
0.2
0.0003
0.0005
0.3
0.0025
0.003
$10 \times 10^{9}$
27
22
19
15
20

1.3 \& $$
\begin{gathered}
\text { (EFI } \mathrm{n} / 16) \\
+10 \\
+5 \\
20 \\
40 \\
0.025 \\
\\
0.4 \\
0.005 \\
0.005 \\
\\
0.6 \\
0.005 \\
0.005
\end{gathered}
$$ \& \[

4)+\left(V_{i n}\right.
\] \& $R_{\text {SPAN }}$

0.002
0.02
$*$
$*$
0.05
0.0009
$*$
$*$
$*$
$*$
$*$
$*$

$*$ \& $$
\begin{gathered}
* \\
* \\
* \\
0.005 \\
\\
0.1 \\
0.003 \\
* \\
\\
0.2 \\
0.003
\end{gathered}
$$ \& V

V
mA
mA
$\%$ of Span
\% of Span
$\%$ of Span $/{ }^{\circ} \mathrm{C}$
$\%$ of Span $/ \mathrm{V}$
$\%$ of Span .
\% of Span $/{ }^{\circ} \mathrm{C}$
\% of Span $/ \mathrm{V}$
$\Omega$
$\mathrm{k} \Omega$
$\mathrm{k} \Omega$
$\mathrm{k} \Omega$
$\mu \mathrm{s}$
$\mu \mathrm{s}$
$\mathrm{mA} / \mu \mathrm{s}$ <br>

\hline | VOLTAGE REFERENCE |
| :--- |
| Output Voltage vs Temperature vs Supply, $\mathrm{V}_{\text {cc }}$ vs Output Current vs Time Trim Range Output Current | \& | Line Regulation Load Regulation |
| :--- |
| Specified Performance | \& \[

$$
\begin{gathered}
+9.95 \\
\\
-0.100 \\
10
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
+10 \\
35 \\
0.0002 \\
0.0005 \\
100
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
+10.05 \\
50 \\
0.005 \\
0.01 \\
+0.25
\end{gathered}
$$

\] \& \[

+9.98

\] \& \[

15

\] \& \[

$$
\begin{gathered}
+10.02 \\
30
\end{gathered}
$$
\] \& V

$\mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$\% / \mathrm{V}$
$\% / \mathrm{mA}$
$\mathrm{ppm} / 1 \mathrm{k}$ hrs
V
mA <br>

\hline POWER SUPPLY Input Voltage, $\mathrm{V}_{\mathrm{cc}}$ Quiescent Current \& Excluding $\mathrm{I}_{0}$ \& +13.5 \& 3 \& \[
$$
\begin{gathered}
+40 \\
4.5
\end{gathered}
$$

\] \& * \& * \& * \& \[

$$
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA}
\end{gathered}
$$
\] <br>

\hline | TEMPERATURE RANGE |
| :--- |
| Specification: AG, BG KP, KU |
| Operating: AG, BG |
| KP, KU | \& \& \[

$$
\begin{gathered}
-40 \\
0 \\
-55 \\
-25
\end{gathered}
$$

\] \& \& \[

$$
\begin{gathered}
+85 \\
+70 \\
+125 \\
+85
\end{gathered}
$$

\] \& * \& \& * \& \[

$$
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
$$
\] <br>

\hline
\end{tabular}

* Specifications same as AG/KP gradec. ** Specifications apply to the range of PR shown in Typieal Performaneo Curves

NOTES: (1) Including internal reference. (2) Span is the change in output current resulting from a full-scale change in input voltage. (3) Within compliance range limited by ( $+\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ ) $+\mathrm{V}_{\text {DS }}$ required for linear operation of the FET . (4) For $\mathrm{V}_{\text {REF }}$ adjustment circuit see Figure 3. (5) For extended $\mathrm{I}_{\text {REF }}$ drive circuit see Figure 4. (5) Unit may be damaged. See section, "Input Voltage Range".

## ABSOLUTE MAXIMUM RATINGS

| Input Voltage, $\mathrm{V}_{\mathbb{I} 1}, \mathrm{~V}_{\mathbb{I N} 2}, \mathrm{~V}_{\text {REF IN }}$ $\qquad$ $+V_{\mathrm{cc}}$ <br> See text regarding safe negative input voltage range. <br> Storage Temperature Range: A, B. $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ K, U $\qquad$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Lead Temperature <br> (soldering, 10s) G, P $\qquad$ $300^{\circ} \mathrm{C}$ <br> (wave soldering, 3s) U $\qquad$ $260^{\circ} \mathrm{C}$ <br> Output Short-Circuit Duration, Gate Drive <br> and $\mathrm{V}_{\text {ref }}$ Force $\qquad$ Continuous to common and $+\mathrm{V}_{\mathrm{cc}}$ |
| :---: |
|  |  |
|  |  |
|  |  |

## ELECTROSTATIC DISCHARGE SENSITIVITY

Any integral circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

For Immediate Assistance, Contact Your Local Salesperson

PIN CONFIGURATION


## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| XTR110AG | 16-Pin Ceramic DIP | 109 |
| XTR110BG | 16-Pin Ceramic DIP | 109 |
| XTR110KP | 16-Pin Plastic DIP | 180 |
| XTR110KU | SOL-16 Surface-Mount | 211 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

|  |  |  |
| :--- | :---: | :---: |
| MODEL | PACKAGE | TEMPERATURE RANGE |
| XTR110AG | 16-Pin Ceramic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XTR110BG | 16-Pin Ceramic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| XTR110KP | 16-Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| XTR110KU | SOL-16 Surface-Mount | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=24 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=250 \Omega$, unless otherwise noted.





## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=24 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=250 \Omega$, unless otherwise noted.




For Immediate Assistance, Contact Your Local Salesperson

## APPLICATIONS INFORMATION

Figure 1 shows the basic connections required for 0 to 10 V input and 4 to 20 mA output. Other input voltage and output current ranges require changes in connections of pins $3,4,5$, 9 and 10 as shown in the table of Figure 1.

The complete transfer function of the XTR110 is:

$$
\begin{equation*}
I_{0}=\frac{10\left[\frac{\left(\mathrm{~V}_{\mathrm{REF} \text { IN }}\right)}{16}+\frac{\left(\mathrm{V}_{\mathrm{IN} 1}\right)}{4}+\frac{\left(\mathrm{V}_{\mathrm{IN} 2}\right)}{2}\right]}{\mathrm{R}_{\mathrm{SPAN}}} \tag{1}
\end{equation*}
$$

$\mathrm{R}_{\text {SPAN }}$ is the internal $50 \Omega$ resistor, $\mathrm{R}_{9}$, when connected as shown in Figure 1. An external $R_{\text {SPAN }}$ can be connected for different output current ranges as described later.

## EXTERNAL TRANSISTOR

An external pass transistor, $\mathrm{Q}_{\mathrm{EXT}}$, is required as shown in Figure 1. This transistor conducts the output signal current. A P-channel MOSFET transistor is recommended. It must have a voltage rating equal or greater than the maximum power supply voltage. Various recommended types are shown in Table I .

| MANUFACTURER | PART NO. | BV $_{\text {Dss }}{ }^{(1)}$ | BV $_{\text {Gs }}{ }^{(1)}$ | PACKAGE |
| :--- | :---: | :---: | :---: | :---: |
| Ferranti | ZVP1304A | 40 V | 20 V | TO-92 |
|  | ZVP1304B | 40 V | 20 V | TO-39 |
|  | ZVP1306A | 60 V | 20 V | TO-92 |
|  | ZVP1306B | 60 V | 20 V | TO-39 |
| International |  |  |  |  |
| Rectifier | IRF9513 | 60 V | 20 V | TO-220 |
| Motorola | MTP8P08 | 80 V | 20 V | TO-220 |
| RCA | RFL1P08 | 80 V | 20 V | TO-39 |
|  | RFT2P08 | 80 V | 20 V | TO-220 |
| Siliconix | VP0300B | 30 V | 40 V | TO-39 |
| (preferred) | VP0300L | 30 V | 40 V | TO-92 |
|  | VP0300M | 30 V | 40 V | TO-237 |
|  | VP0808B | 80 V | 40 V | TO-39 |
|  | VP0808L | 80 V | 40 V | TO-92 |
|  | VP0808M | 80 V | 40 V | TO-237 |
| Supertex | VP1304N2 | 40 V | 20 V | TO-220 |
|  | VP1304N3 | 40 V | 20 V | TO-92 |
|  | VP1306N2 | 60 V | 20 V | TO-220 |
|  | VP1306N3 | 60 V | 20 V | TO-92 |

NOTE: (1) $\mathrm{BV}_{\mathrm{DSS}}$-Drain-source breakdown voltage. $\mathrm{BV}_{\mathrm{GS}}$-Gate-source breakdown voltage.

TABLE I. Available P-Channel MOSFETs.


FIGURE 1. Basic Circuit Connection.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

If the supply voltage, $+\mathrm{V}_{\mathrm{CC}}$, exceeds the gate-to-source breakdown voltage of $\mathrm{Q}_{\mathrm{EXT}}$, and the output connection (drain of $Q_{E X T}$ ) is broken, $Q_{E X T}$ could fail. If the gate-to-source breakdown voltage is lower than $+\mathrm{V}_{\mathrm{CC}}, \mathrm{Q}_{\mathrm{EXT}}$ can be protected with a 12 V zener diode connected from gate to source.
Two PNP discrete transistors (Darlington-connected) can be used for $\mathrm{Q}_{\mathrm{EXT}}$-see Figure 2. Note that an additional capacitor is required for stability. Integrated Darlington transistors are not recommended because their internal base-emitter resistors cause excessive error.

## TRANSISTOR DISSIPATION

Maximum power dissipation of $\mathrm{Q}_{\mathrm{EXT}}$ depends on the power supply voltage and full-scale output current. Assuming that the load resistance is low, the power dissipated by $\mathrm{Q}_{\mathrm{EXT}}$ is:

$$
\begin{equation*}
P_{\mathrm{MAX}}=\left(+\mathrm{V}_{\mathrm{CC}}\right) \mathrm{I}_{\mathrm{FS}} \tag{2}
\end{equation*}
$$

The transistor type and heat sinking must be chosen according to the maximum power dissipation to prevent overheating. See Table II for general recommendations.

| PACKAGE TYPE | ALLOWABLE POWER DISSIPATION |
| :--- | :--- |
| TO-92 | Lowest: Use minimum supply and at $+25^{\circ} \mathrm{C}$. |
| TO-237 | Acceptable: Trade-off supply and temperature. |
| TO-39 | Good: Adequate for majority of designs. |
| TO-220 | Excellent: For prolonged maximum stress. |
| TO-3 | Use if hermetic package is required. |

TABLE II. External Transistor Package Type and Dissipation.

## INPUT VOLTAGE RANGE

The internal op amp $A_{1}$ can be damaged if its non-inverting input (an internal node) is pulled more than 0.5 V below common ( 0 V ). This could occur if input pins 3,4 or 5 were driven with an op amp whose output could swing negative under abnormal conditions. The voltage at the input of $A_{1}$ is:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{A} 1}=\frac{\left(\mathrm{V}_{\mathrm{REF} \mathrm{IN}}\right)}{16}+\frac{\left(\mathrm{V}_{\mathrm{IN} 1}\right)}{4}+\frac{\left(\mathrm{V}_{\mathrm{IN} 2}\right)}{2} \tag{3}
\end{equation*}
$$

This voltage should not be allowed to go more negative than -0.5 V . If necessary, a clamp diode can be connected from the negative-going input to common to clamp the input voltage.

## COMMON (Ground)

Careful attention should be directed toward proper connection of the common (grounds). All commons should be joined at one point as close to pin 2 of the XTR110 as possible. The exception is the $\mathrm{I}_{\text {out }}$ return. It can be returned to any point where it will not modulate the common at pin 2.

## VOLTAGE REFERENCE

The reference voltage is accurately regulated at pin 12 $\left(\mathrm{V}_{\text {REF SENSE }}\right)$. To preserve accuracy, any load including pin 3


FIGURE 2. $\mathrm{Q}_{\mathrm{ExT}}$ Using PNP Transistors.


NOTE: (1) $R_{S}$ gives higher resolution with reduced range, set $R_{S}=0 \Omega$ for larger range.

FIGURE 3. Optional Adjustment of Reference Voltage.


FIGURE 4. Increasing Reference Current Drive.
should be connected to this point. The circuit in Figure 3 shows adjustment of the voltage reference.
The current drive capability of the XTR110's internal reference is 10 mA . This can be extended if desired by adding an external NPN transistor shown in Figure 4.

## OFFSET (ZERO) ADJUSTMENT

The offset current can be adjusted by using the potentiometer, $\mathrm{R}_{1}$, shown in Figure 5. Set the input voltage to zero and then adjust $R_{1}$ to give $4 m A$ at the output. For spans


FIGURE 5. Offset and Span Adjustment Circuit for 0V to +10 V Input, 4 mA to 20 mA Output.
starting at 0 mA , the following special procedure is recommended: set the input to a small nonzero value and then adjust $R_{1}$ to the proper output current. When the input is zero the output will be zero. Figures 6 and 7 show graphically how offset is adjusted.

## SPAN ADJUSTMENT

The span is adjusted at the full-scale output current using the potentiometer, $\mathrm{R}_{2}$, shown in Figure 5. This adjustment is interactive with the offset adjustment, and a few iterations may be necessary. For the circuit shown, set the input voltage to +10 V full scale and adjust $\mathrm{R}_{2}$ to give 20 mA fullscale output. Figures 6 and 7 show graphically how span is adjusted.

The values of $R_{2}, R_{3}$, and $R_{4}$ for adjusting the span are determined as follows: choose $R_{4}$ in series to slightly decrease the span; then choose $R_{2}$ and $R_{3}$ to increase the span to be adjustable about the center value.

## LOW TEMPERATURE COEFFICIENT OPERATION

Although the precision resistors in the XTR110 track within $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, the output current depends upon the absolute temperature coefficient (TC) of any one of the resistors, $\mathrm{R}_{6}$, $\mathrm{R}_{7}, \mathrm{R}_{8}$, and $\mathrm{R}_{9}$. Since the absolute TC of the output current can have $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, maximum, the TC of the output current can have $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ drift. For low TC operation, zero TC resistors can be substituted for either the span resistors ( $\mathrm{R}_{6}$ or $\mathbf{R}_{7}$ ) or for the source resistor $\left(\mathbf{R}_{9}\right)$ but not both.


FIGURE 6. Zero and Span of 0 V to +10 V Input, 4 mA to 20 mA Output Configuration (see Figure 5).


FIGURE 7. Zero and Span of 0 V to $+10 \mathrm{~V}_{\mathrm{IN}}, 0 \mathrm{~mA}$ to 20 mA Output Configuration (see Figure 5).

## EXTENDED SPAN

For spans beyond 40 mA , the internal $50 \Omega$ resistor $\left(\mathrm{R}_{9}\right)$ may be replaced by an external resistor connected between pins 13 and 16.

Its value can be calculated as follows:

$$
\mathrm{R}_{\mathrm{EXT}}=\mathrm{R}_{9}\left(\operatorname{Span}_{\mathrm{OLD}} / \operatorname{Span}_{\mathrm{NEW}}\right)
$$

Since the internal thin-film resistors have a $20 \%$ absolute value tolerance, measure $R_{9}$ before determining the final value of $R_{E X T}$. Self-heating of $R_{E X T}$ can cause nonlinearity. Therefore, choose one with a low TC and adequate power rating. See Figure 10 for application.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL APPLICATIONS

The XTR110 is ideal for a variety of applications requiring high noise immunity current-mode signal transmission. The precision +10 V reference can be used to excite bridges and transducers. Selectable ranges make it very useful as a precision programmable current source. The compact design
and low price of the XTR110 allow versatility with a minimum of external components and design engineering expense.
Figures 8 through 10 show typical applications of the XTR110.


FIGURE 8. $\pm 200 \mathrm{~mA}$ Current Pump.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 9. Isolated 4mA to 20mA Channel.


FIGURE 10. 0A to 10A Output Voltage-to-Current Converter.

# HIGH CURRENT BRIDGE DRIVER and 4 -20mA Transmitter 

## FEATURES

- SENSOR EXCITATION OF 1W
- VARIABLE EXCITATION VOLTAGE: 1.5 V to 5.0 V
- SINGLE SUPPLY: 11.4V to 30VDC
- INRUSH CURRENT LIMITING
- 4-20mA TRANSMITTER


## APPLICATIONS

- GAS DETECTION SENSORS
- PELLISTOR CATALYTIC DETECTORS
- StRAIN GAGES
- HIGH CURRENT BRIDGES
- LoAd CELLS
- HOT-WIRE ANEMOMETERS


## DESCRIPTION

The XTR501 contains a high efficiency DC/DC converter and $4-20 \mathrm{~mA}$ three wire current transmitter. It provides regulated bridge excitation, optional half bridge, differential inputs and current transmitter necessary for the excitation and signal conditioning of low impedance bridge sensors and high integrity signal transmission.
The DC/DC converter is capable of supplying 1 W into a regulated bridge voltage of 1.5 V to 5.0 V from a supply of 11.4 V to 30 V . The combination of a low startup current and high efficiency current step-up allows for a combined supply line resistance of up to $100 \Omega$ when exciting low impedance sensors.
The instrumentation amplifier of the current transmitter can be used over a wide range of gains, accommodating a variety of input signals and sensors.
The XTR501 is particularly suited to excitation of high current/low impedance sensors used in bridge applications allowing the use of lighter cabling leading to considerable savings on cabling costs.


## SPECIFICATIONS

ELECTRICAL
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=24 \mathrm{~V}, \mathrm{~V}_{\text {BRIDGE }}=2 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=300 \mathrm{~mA}$ unless otherwise specified.


NOTE: (1) Common-Mode Range is based on a multiple of a bandgap reference of 1.235 V .

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Or，Call Customer Service at 1－800－548－6132（USA Only）

## 5 Isolation Products

Isolation amplifiers can be used to amplify and measure low level signals in the presence of high common－mode voltages，breakground loops and／ or eliminate source ground connections，provide an interface between medical patient monitoring equipment and provide isolation protection to elec－ tronic instruments／equipment．
Our isolation amplifiers feature three different technologies－transformer isolation，capacitor iso－ lation，and opto－isolation．The following selection guides will help you determine the performance and functionality that best fit your requirements．
Choose from the industry＇s most complete line of isolation solutions including：
ISO130—Provides high isolation－mode rejection， wide bandwidth and low cost in 8 －pin DIP and surface－mount packages．
ISO122－Low cost， 1500 V isolation available in 16 －pin plastic DIP and 28 －pin SOIC packages．
ISO120－Industry＇s first total hermetic isolation amplifier with $0.01 \%$ linearity．It is synchronous
and offered with specifications over the military temperature range．
ISO103－Unity－gain isolation amp combined with an internal isolated DC／DC converter in a space－ saving，24－pin ceramic DIP．
ISO212－Low cost，uncommitted input amplifier， differential output with an internal isolated DC／DC converter．

ISO100－Versatile，adjustable gain optically－ coupled amplifier in a 18 －pin DIP．
3656－Transformer－coupled amplifier with an in－ ternal isolated DC／DC converter that offers three port isolation．
ISO150－High speed，low cost dual digital trans－ ceiver that is TTL－and CMOS－compatible，avail－ able in a 24 －pin plastic DIP and in a 28 －Lead SOIC．

The selection guide also includes our versatile line of isolated DC／DC converters．

OPTICALLY－COUPLED ISOLATION AMPLIFIERS
Boldface＝NEW

| Descrip | Model | Isolation Voltage（V） |  | Isolation Mode Re－ jection，typ |  | Leakage Cumitent $(\mu \mathrm{A})$ | Iso Impe－ dance |  | Gain Non－ linearity |  | $\left.\begin{array}{l} \text { Volt- } \\ \text { age } \\ \text { Drift } \\ \left( \pm{ }^{\prime} v^{\circ} \mathrm{C} ⿳ 亠 口 冋\right. \end{array}\right)$ | Bias <br> Curient max | $\pm 3 \mathrm{~dB}$ Fieq （kHz） | ExtIso Power Req | Temp ${ }^{(1)}$ | Page No． |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Cont Peak | Test Peak | (dB) | 60triz （dB） |  |  |  | max （\％） | $\begin{aligned} & \text { typ } \\ & \text { (\%) } \end{aligned}$ |  |  |  |  |  |  |
| Balanced | 3650 | 2000 | 5000 | 140 | 120 | $0.35{ }^{(2)}$ | $10^{12}$ | 1.8 | $\pm 0.05$ | $\pm 0.02$ | 5 | 40nA | 15 | Yes | Ind | 5.189 |
| Current Input |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Input

| Balanced | 3652 | 2000 | 5000 | 140 | 120 | $0.35{ }^{(2)}$ | $10^{12}$ | 1.8 | $\pm 0.1$ | $\pm 0.05$ | 25 | 50pA | 15 | Yes | Ind | 5.189 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Drift | ISO100 | 750 | 2500 | $146{ }^{(3)}$ | $108{ }^{(3)}$ | $0.3{ }^{(2)}$ | $10^{12}$ | 2.5 | 0.07 | 0.02 | $2.5{ }^{(3)}$ | 10nA | 60 | Yes | Ind | 5.15 |
| Wide BW High IMR Wide BW | ISO130 | 720 | 960 | 140 | 140 | TBO | $10^{13}$ | 0.7 | $\pm 0.25$ | $\pm 0.1$ | $2.1{ }^{(4)}$ | $670 n A^{(4)}$ | 85 | Yes | Ind | 5.97 |

NOTES：All packages are DIPs．（1）Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ．（2）At $240 \mathrm{~V} / 60 \mathrm{~Hz}$ ．（3） $\mathrm{R}_{\mathrm{IN}}=10 \mathrm{k} \Omega$（4）Typical．

EB

CAPACITOR-COUPLED ISOLATION AMPLIFIERS
Boldface $=$ NEW


NOTES: All packages are DIPs except ISO122 which is also available in SOIC. (1) Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$. (2) Partial discharge test voltage. (3) Hermetic. (4) Typical.

| TRANSFORMER-COUPLED ISOLATION AMPLIFIERS |  |  |  |  |  |  |  |  |  |  |  |  |  | Boldface $=$ NEW |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Descrip | Model | Isol Volta <br> Cont Peak | ation <br> ge (V) <br> Pulse <br> Test <br> Peak |  | tion Re, typ 60Hz (dB) | Leakage Current ( $\mu \mathrm{A}$ ) | $\begin{array}{r} \text { Iso } \\ \text { Imp } \\ \text { dani } \\ \hline(\Omega) \\ \hline \end{array}$ | e- <br> ce <br> (pF) | $\begin{aligned} & \text { Gain I } \\ & \text { linea } \\ & \hline \text { max } \\ & (\%) \\ & \hline \end{aligned}$ | Non- <br> Noity <br> typ <br> (\%) | $\begin{gathered} \text { Volt- } \\ \text { age } \\ \text { Drift } \\ \left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right) \mathrm{C} \\ \max \end{gathered}$ | Bias Current max | $\pm 3 \mathrm{~dB}$ Freq <br> (kHz) | $\begin{gathered} \text { Ext } \\ \text { Iso } \\ \text { Power } \\ \text { Req } \\ \hline \end{gathered}$ | Temp ${ }^{(1)}$ | $\begin{aligned} & \text { Page } \\ & \text { No. } \end{aligned}$ |
| High Isolation Voltage | 3656 | 3500 | 8000 | 160 | 125 | 0.5 | $10^{12}$ | 6 | $\pm 0.05$ | $\pm 0.03$ | $\begin{gathered} 5+ \\ \left(350 / \mathrm{G}_{1}\right) \end{gathered}$ | $)^{100 n A}$ | 30 | No | Ind | 5.201 |
| Low Cost <br> Self- <br> Powered | ISO212 | 1060 | $1200{ }^{(2)}$ | 160 | 115 | 2 | $10^{10}$ | 12 | $\pm 0.025$ | $\pm 0.015$ | $\begin{gathered} \pm 30 \\ \left( \pm 30 / \mathrm{G}_{1}\right) \end{gathered}$ | 50nA | 1 | No | Com | 5.117 |

NOTES: The package for the 3656 G is a DIP, the package for the ISO212P is a SIP. (1) Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$. (2) Partial discharge test voltage.

CAPACITOR-COUPLED ISOLATION AMPLIFIER, WITH POWER
Boldface = NEW

| Description | Model | Isolation Voltage (V) |  | Isolation Mode Rejection, typ |  | Leakage Current $(\mu \mathrm{A})$ | Iso Impedance |  | Gain Nonlinearity |  | Voltage Drift $\left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right)$ max | Bias Current | $\pm 3 \mathrm{~dB}$ Freq (kHz) | Temp ${ }^{(1)}$ | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Cont <br> Peak | Test Peak | $\begin{aligned} & \hline \text { DC } \\ & \text { (dB) } \end{aligned}$ | $\begin{aligned} & 60 \mathrm{~Hz} \\ & (\mathrm{~dB}) \end{aligned}$ |  |  |  | max <br> (\%) | $\begin{aligned} & \text { typ } \\ & \text { (\%) } \end{aligned}$ |  |  |  |  |  |
| 1500VAC Input Power | ISO103 | 2121 | 5657 | 160 | 130 | 2.0 | $10^{12}$ | 9 | . 05 | . 018 | 250 | - | 20 | Ind | 5.45 |
| 1500VAC <br> Output Power | ISO113 | 2121 | 5657 | 160 | 130 | 2.0 | $10^{12}$ | 9 | 0.02 | 0.012 | 250 | - | 20 | Ind | 5.62 |
| 2500VAC Input Power | ISO107 | 3500 | 8000 | 160 | 100 | 2.0 | $10^{12}$ | 13 | 0.025 | 0.01 | 400 | - | 20 | Ind | 5.54 |

NOTES: All packages are DIPs. (1) Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

| ISOLATION POWER SUPPLIES ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  | Boldface $=$ NEW |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Description | Model | Isolation Voltage (V) |  | Input Voltage (VDC) |  | Leakage Current 240VAC 60 Hz ( $\mu \mathrm{A}$ ) | Iso Impedance |  | Current, Balanced Loads On All Outputs (mA) |  | Sensitivity To Input Change (V/V) | Temp ${ }^{(2)}$ | Pkg | $\begin{aligned} & \text { Page } \\ & \text { No. } \end{aligned}$ |
|  |  | Peak | Peak | min | max |  | ( $\Omega$ ) | ( PF ) | Rated | Max ${ }^{(1)}$ |  |  |  |  |
| Single | PWS725A | 2121 | 4000 | 7 | 18 | 2 | $10^{12}$ | 9 | $\pm 15$ | $\pm 40$ | 1.15 | Ind | DIP | 5.142 |
| $\begin{aligned} & \pm 15 \mathrm{~V} \\ & \text { Output } \end{aligned}$ | PWS726A | 4950 | 8000 | 7 | 18 | 2 | $10^{12}$ | 9 | $\pm 15$ | $\pm 40$ | 1.15 | Ind | DIP | 5.142 |
| Dual $\pm 15 \mathrm{~V}$ Output | 0722 | 3500 | 8000 | 5 | 16 | 1 | $10^{10}$ | 6 | $\pm 3$-40 | $\pm 50$ | 1.13 | Ind | Mod | 5.179 |
| Quad $\pm 8$ V <br> Output | 0724 | 1000 | 3000 | 5 | 16 | 1 | $10^{10}$ | 6 | $\pm 3$-16 | $\pm 60$ | 0.63 | Ind | Mod | 5.184 |
| Multiple | PWS740 | 2121 | 4000 | 7 | 20 | 1.5 | $10^{12}$ | 3 | $30^{(3)}$ | $60^{(3)}$ | 1.20 | Ind | Sys ${ }^{(4)}$ | 5.148 |
| Output (1-8) | PWS745 ${ }^{(8)}$ | 1060 | $1200^{(9)}$ | $4.5{ }^{(5)}$ | $18^{(6)}$ | 1.5 | $10^{12}$ | 8 | $\pm 15$ | 30 | (7) | Ind | Comp | 5.156 |
|  | PWS750 | 1060 | $1200{ }^{(9)}$ | $4.5{ }^{(5)}$ | $18^{(6)}$ | 1.5 | $10^{12}$ |  | $\pm 15$ | 30 | (7) | Ind | Comp | 5.166 |

NOTES: (1) See complete Product Data Sheet for full specifications, especially regarding output current capabilities. (2) Ind = $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Com $=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$. (3) Per channel. (4) 1 TO-3 driver per 8 channels, plus 2 DIPs per channel. (5) 5 V operation. (6) 15 V operation. (7) 5 V operation: 4.12; 15 V operation: 1.2. (8) PWS745-1 driver may also be used with PWS740 and PWS750 components. (9) Partial discharge test voltage.

## CAPACITOR-COUPLED, DIGITAL COUPLER <br> Boldface = NEW



## ISOLATION CURRENT TRANSMITTER

Boldface = NEW

| Description | Model | Span | Temperature Drift | Input | Output | Temperature Range | Pkg | $\begin{aligned} & \text { Page } \\ & \text { No. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Two-wire | IXR100 | ```untrimmed error (max): -2.5% non-linearity (max): 0.01% (EMF), 0.1% (RTD)``` | 50ppm (typ) <br> 100ppm (max) | Offset Voltage $500 \mu \mathrm{~V}$ (typ) Offset Voltage vs Temp $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ MR vs Supply 100 dB | Current Range 4-20mA Current Limit 32 mA Isolation Voltage 1500 rms | -20 to $+70^{\circ} \mathrm{C}$ | Mod | 5.128 |

# For Immediate Assistance, Conitact Your Local Salesperson 

BURR-BROWN®


ISC300

## Universal Precision Isolated MEASUREMENT CHANNEL

## FEATURES

- CALIBRATION CAPABILITY
- INTEGRAL SENSOR EXCITATION
- OPEN CIRCUIT SENSOR DETECTION
- LOW POWER: 80mW
- INSTRUMENT AMPLIFIER INPUT
- PROGRAMMABLE GAIN
- 12-BIT LINEARITY
- TWO ISOLATED POWER SUPPLIES: $\pm 13 \mathrm{~V}$ at 5 mA
- LOW DRIFT 10V REFERENCE


## DESCRIPTION

The ISC300 is an isolated measurement channel with open circuit sensor detection for use with RTD and thermocouple temperature sensors. In addition to temperature measurement, the ISC300 can accept full scale input voltages of $\pm 100 \mathrm{mV}$ and $\pm 10 \mathrm{~V}$ which allows use with other sensors such as pressure, humidity and flow sensors. The low level resistance measurement capability also allows stimulus and measure-

## APPLICATIONS

- UNIVERSAL INPUT CHANNEL FOR PROCESS CONTROL SYSTEMS
- ISOLATED MEASUREMENT CHANNEL FOR THERMOCOUPLE, RTD AND VOLTAGE TRANSDUCERS
- CHANNEL TO CHANNEL ISOLATED MULTIPLEXED SYSTEMS
- ISOLATED 4 TO 20mA RECEIVER

ment of strain gauges. The measurement channel has a highly stable internal reference which can be selected from the output side. This allows the user to calibrate each channel at the factory, record the calibration data and periodically recalibrate the system while in use over time and ambient temperature changes.

International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $V_{C C}=15 \mathrm{~V}, V_{D D}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ uniess otherwise noted.

| PARAMETER | CONDITIONS | ISC300 |  |  | UNITS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ISOLATION <br> Isolation Voltage ( $\mathrm{V}_{\text {ISO }}$ ) <br> Isolation Mode Rejection (IMR) <br> Barrier Impedance <br> Leakage Current ( $\mathrm{l}_{\text {so }}$ ) | AC60Hz Continuous AC 60 Hz Continuous $\mathrm{V}_{\text {ISO }}$, DC <br> Partial Discharge ${ }^{(1)}$ <br> $\mathrm{V}_{\text {ISO }}=$ Rated 60 Hz Cont ${ }^{(2)}$ $\mathrm{V}_{150}=240 \mathrm{Vrms} 60 \mathrm{~Hz}$ | $\begin{gathered} 500 \\ \pm 700 \\ 700 \\ 800 \\ 110 \end{gathered}$ | 2 \|| 15 | 4 | Vrms <br> $V_{\text {PEAK }}$ <br> V <br> Vrms <br> dB <br> $\mathrm{G} \Omega \\| \mathrm{pF}$ $\mu$ Arms |  |
| GAIN <br> Voltage Gains <br> Resistance Conversion <br> Initial Error <br> vs Temperature <br> Nonlinearity | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{o}}=-5 \mathrm{~V} \text { to }+5 \mathrm{~V}(4) \end{gathered}$ |  | $\begin{gathered} 50,0.5 \\ 10 \\ \\ \pm 30 \\ \pm 0.01 \end{gathered}$ | $\begin{gathered} \pm 3 \\ \pm 50 \\ \pm 0.025 \end{gathered}$ | $\begin{gathered} \mathrm{V} / \mathrm{V} \\ \mathrm{mV} / \Omega \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \end{gathered}$ |  |
| INPUT OFFSET VOLTAGE Initial Offset (Input Referred) <br> vs Temperature <br> vs Supply ( $\mathrm{V}_{\mathrm{CC}}$ ) | $\begin{aligned} \mathrm{V}_{\text {IN }} & =0 \mathrm{VG}=0.5 \\ \mathrm{~V}_{\text {IN }} & =0 \mathrm{VG}=50 \\ 0^{\circ} \mathrm{C} \text { to } & +70^{\circ} \mathrm{C} G=0.5 \\ 0^{\circ} \mathrm{C} \text { to } & +70^{\circ} \mathrm{C} G=50 \\ \mathrm{~V}_{\mathrm{CC}} & =14 \mathrm{~V} \text { to } 16 \mathrm{~V} \end{aligned}$ |  | $\pm 1.5$ | $\begin{gathered} \pm 200 \\ \pm 5 \\ \pm 200 \\ \pm 5 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\mathrm{C}} \\ \mathrm{mV} / \mathrm{V} \end{gathered}$ |  |
| INPUT CURRENT Initial Bias vs Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | $\begin{gathered} 35 \\ 100 \end{gathered}$ | 50 | $\begin{gathered} \mathrm{nA} \\ \mathrm{pA} /^{\circ} \mathrm{C} \end{gathered}$ | 5 |
| INPUT <br> Voltage Range <br> Resistance Range <br> Peak Voltage <br> Impedance: Differential <br> Common Mode Rejection <br> Source Impedance Imbalance | Rated Operation $\mathrm{G}=0.5 \mathrm{~V}$ Input <br> Rated Operation $\mathrm{G}=50 \mathrm{~V}$ Input <br> Rated Operation $\mathrm{G}=503$-wire Resistance <br> Applied to Any Signal Input Wrt Com $1^{(5)}$ <br> CMR at DC Gain $=0.5^{(3)}$ <br> $C M R$ at $D C$ Gain $=50^{(3)}$ <br> CMR at $60 \mathrm{~Hz}^{(3)}$ <br> For Normal Operation < $1 \mathrm{k} \Omega$ Imbalance | $\begin{aligned} & 0 \\ & 10 \\ & 66 \\ & 75 \\ & 60 \end{aligned}$ | $\begin{gathered} 75 \\ 100 \\ 70 \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 0.1 \\ 500 \\ \pm 380 \end{gathered}$ $10$ | V <br> V <br> $\Omega$ <br> V <br> M $\Omega$ <br> dB <br> dB <br> dB <br> $\mathrm{k} \Omega$ | 0 0 0 0 |
| OUTPUT <br> Voltage Range Overrange Voltage Output Impedance Ripple Voltage | $\begin{gathered} \text { Min Load }=1 \mathrm{M} \Omega \\ \text { During Input Fault }\left(\mathrm{V}_{\mathrm{IN}}<-11 \mathrm{~V} \text { or } \mathrm{V}_{\mathbb{I N}}>11 \mathrm{~V}\right) \\ \mathrm{f}=0 \text { to } 5 \mathrm{kHz} \text { Min Load } 1 \mathrm{M} \Omega \\ \mathrm{f}=0 \text { to } 100 \mathrm{kHz} \text { Min Load } 1 \mathrm{M} \Omega \end{gathered}$ | $\pm 5.4$ | $\begin{gathered} 3 \\ 0.5 \\ 10 \end{gathered}$ | $\pm 5$ | V <br> V <br> $\mathrm{k} \Omega$ mVrms mVp -p |  |
| FREQUENCY RESPONSE <br> Input Bandwidth Input Settling Time Input Overload Recovery Output Overload Settling Time Output Overload Recovery | $\mathrm{T}_{\text {SETT }}$, to within $5 \%$ for $\mathrm{V}_{\text {IN }}<14 \mathrm{~V}$ |  | $\begin{gathered} 3.5 \\ 0.5 \\ 5 \\ 1 \\ 2 \end{gathered}$ | 5 | $\begin{gathered} \mathrm{Hz} \\ \mathrm{~s} \\ \mathrm{~s} \\ \mathrm{~ms} \\ \mathrm{~ms} \end{gathered}$ |  |
| VOLTAGE REFERENCE <br> $\mathrm{V}_{\text {REF } 1}$ (Internal and External) Initial Accuracy vs Temperature vs Time vs Supply ( $\mathrm{V}_{\mathrm{cc}}$ ) <br> $\mathrm{V}_{\text {REF2 }}$ (Internal) Initial Accuracy ${ }^{(6)}$ vs Temperature vs Time vs Supply ( $\mathrm{V}_{\mathrm{cc}}$ ) | External Loading of 100nA |  | $\begin{gathered} 10 \\ \pm 0.1 \\ \pm 10 \\ \\ 100 \\ \pm 0.1 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 1 \\ \pm 20 \\ \pm 20 \\ \\ \pm 1 \\ \pm 20 \\ \pm 20 \end{gathered}$ | V \% $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ppm/kHr \%/V mV \% $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\mathrm{ppm} / \mathrm{kHr}$ \%/V |  |
| POWER SUPPLIES <br> Analog Supply Range Supply Current Digital Supply Range Supply Current Total Power Dissipation Isolated Supplies: Voltage Current | $\mathrm{V}_{\mathrm{cc}} \mathrm{Pin}$ <br> No External Load $V_{D D} P i n$ <br> No External Load at 5 mA Each Supply | 14 <br> 4 <br> 11.5 | $\begin{gathered} 5 \\ \\ 1 \\ 80 \\ 13 \\ 5 \end{gathered}$ | $\begin{gathered} 16 \\ 10 \\ 6 \\ 3 \\ 184 \end{gathered}$ | $\begin{gathered} V \\ \mathrm{~mA} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mW} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |  |

SPECIFICATIONS (CONT)

## ELECTRICAL

At $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | ISC300 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUT O/C SENSE Sense Current | $\begin{gathered} I_{\mathrm{s} 2}, \text { Sense } 1=0 \mathrm{~V} \\ -\mathrm{I}_{\mathrm{S} 2}, \text { Sense } 2=0 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & 0.7 \\ & 0.7 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| REFERENCE CURRENT <br> Reference Current ( IREFI ) <br> Reference Currents Ratio | $I_{\text {REF1 }}: I_{\text {REF2 }}$ | 199 | 200 | $\begin{gathered} 201 \\ \pm 0.5 \end{gathered}$ | $\underset{\%}{\mu \mathrm{~A}}$ |
| DIGITAL INPUTS $A_{0}, A_{1}, G$, CLK <br> High-Level Input Voltage <br> Low-Level Input Voltage <br> Input Rise and Fall Times ( $t_{R}, t_{t}$ ) <br> Pulse Width ( $\mathrm{t}_{\mathrm{w}}$ ) <br> Setup ( $\mathrm{t}_{\mathrm{su}}$ ) <br> Hold ( $\mathrm{t}_{\mathrm{Ho}}$ ) <br> Release ( $\mathrm{t}_{\text {REG }}$ ) | C EQUIVALENT) <br> CLK $\overline{\operatorname{RST}} \mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{G}$ CLK, $\overline{R S T}$ <br> Data Change to CLK High Data Change from CLK High RST High to CLK High | $\begin{gathered} 3.5 \\ \\ 20 \\ 20 \\ 5 \\ 5 \end{gathered}$ |  | $\begin{aligned} & 1.5 \\ & 450 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| CLOCK SYNC CKI <br> Input Voltage - High Level Input Voltage - Low Level Input Current - High Level Input Current - Low Level Input Frequency Input Duty Cycle | $\begin{gathered} V_{c C}=15 \mathrm{~V} \\ V_{c \mathrm{cc}}=15 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{HL}}=11 \mathrm{~V} \mathrm{~V}_{\mathrm{cc}}=15 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{LL}}=4 \mathrm{~V} \mathrm{~V}_{\mathrm{cC}}=15 \mathrm{~V} \end{gathered}$ | 11 <br> 45 <br> 45 | $\begin{gathered} 350 \\ 350 \\ 50 \end{gathered}$ | 4 <br> 55 <br> 55 | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> kHz <br> \% |
| TEMPERATURE RANGE <br> Specification <br> Operating <br> Storage <br> $\theta_{\mathrm{JA}}$ <br> $\mathrm{T}_{\mathrm{j}}$ max |  | $\begin{gathered} 0 \\ 0 \\ -40 \end{gathered}$ | 220 | $\begin{aligned} & 70 \\ & 70 \\ & 85 \\ & \\ & 150 \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} \end{gathered}$ |

NOTES: (1) See "High Voltage Testing" Section. (2) IMR is defined with respect to the voltage between Com 1 and Com 2 with both inputs tied to Com 1 . (3) CMR is defined with respect to the input common, Com 1, only. (4) Deviation from a straight line between the end points of the output voltage. (5) Device output remains monotonic. (6) Limit referred to $\mathrm{V}_{\text {REF } 1}$.

PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS

Signal Input Voltage ....................................................................... $\pm 380 \mathrm{~V}$
Analog Supply Voltage $V_{C C}$ .18 V
Digital Supply Voltage $V_{D D}$ $\qquad$ .. 7 V
Voltage Across Barrier $\qquad$ . 800 Vrms
Storage Temperature Range $\qquad$
$\qquad$ $5^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) $+300^{\circ} \mathrm{C}$
Out Short Circuit Duration
.............. Continuous to Com 2
Relative Humidity (non-condensing) .. $95 \%$ RH

NOTES: Stresses exceeding those listed above may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TIMING INFORMATION


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## THEORY OF OPERATION

The ISC300 has no galvanic connection between the input and output sections. The differential input signal is multiplied by the programmable gain amplifier and accurately transferred across the isolation barrier to the output. The output section demodulates the signal transferred from the input section and transfers power to the input section.

## ISC300 DESIGN

The ISC300 consists of:

- A filtered differential high impedance input.
- Precision matched current sources.
- Fault detect bias resistors.
- Digitally selectable internal calibration references.
- Digitally selectable gain.
- Isolation of all digital and analog signals.
- Isolated DC/DC converter.
- Synchronizable internal oscillator.
- Two isolated power supplies available for external circuitry.
- Externally available 10 V reference.


## INPUT SECTION

## Filter

Since the ISC300 is designed to measure slowly changing processes, the input filter is set for a cut off frequency of 2 Hz . This gives good noise rejection at power frequencies of 50 Hz and 60 Hz .

## Sense Lines

The two sense lines can be configured to detect short or open circuits e.g. transducer burn out. This would be indicated by an out of range output (see Input Configuration in Applications section).

## Multiplexer

The multiplexer is used to route either the measurement channel or the precision voltage references (used in system calibration) to the programmable gain amplifier.

## Isolation Barrier

The isolation barrier consists of two transformers and three opto couplers. One transformer transmits the signal from the input side to the output side. The other transmits power from the output side to the input side. The opto-couplers are used to isolate the logic used for mux select, gain and reference voltage control.

## Voltage Reference

The voltage reference provides $10 \mathrm{~V}, 0.1 \mathrm{~V}$ and 0 V references for channel calibration. The 10 V reference is also available externally.

Current References
Two matched $200 \mu \mathrm{~A}$ current references are available for the excitation of RTDs or for use in external signal conditioning circuitry.


FIGURE 1. ISC300 Block Diagram.

## PGA

The programmable gain amplifier allows the user to digitally select device gains of 0.5 and 50 , allowing input ranges of $\pm 0.1 \mathrm{~V}$ or, $\pm 10 \mathrm{~V}$ full scale. When used in conjunction with the $0.1 \mathrm{~V}, 10 \mathrm{~V}$ and common references, channel calibration can be performed.

## Isolated Supplies

Two 13 V isolated supplies, capable of supplying 5 mA each, are available to power signal conditioning circuitry.

## OUTPUT SECTION

The output section passes power across the isolation barrier to provide the isolated supplies, and demodulates the signal transmitted back across the isolation barrier.

## ABOUT THE BARRIER

For any isolation product, barrier integrity is of paramount importance in achieving high reliability. The ISC300 uses miniature transformers designed to give maximum isolation performance when encapsulated in a high dielectric strength material. The device is designed so that the barrier is located at the center of the package.

## HIGH VOLTAGE TESTING

Burr-Brown Corporation has adopted a partial discharge test criterion that conforms to the German VDE0884 Optocoupler Standards. This method requires the measurement of minute current pulses ( $<5 \mathrm{pC}$ ) while applying 800 Vrms , 60 Hz high-voltage stress across every device isolation barrier. During a two second test partial discharge must occur five times on five separate half cycles of 60 Hz , and each time occurrence must not be separated by a line period of more than four half cycles in order to produce a partial discharge fail. This confirms transient overvoltage (1.6 X $\mathrm{V}_{\text {rated }}$ ) protection without damage. Life-test results verify the absence of failure under continuous rated voltage and maximum temperature.
This new test method represents the "state-of-the-art" for nondestructive high voltage reliability testing. It is based on the effects of non-uniform fields existing in heterogeneous dielectric material during barrier degradation. In the case of void non-uniformities, electric field stress begins to ionize the void region before bridging the entire high voltage barrier.
The transient conduction of charge during and after the ionization can be detected externally as a burst of $0.01 \mu \mathrm{~s}-$ $0.1 \mu \mathrm{~s}$ current pulses that repeat on each AC voltage cycle. The minimum AC barrier voltage that initiates partial discharge is defined as the "inception voltage." Decreasing the barrier voltage to a lower level is required before partial discharge ceases and is defined as the "extinction voltage."
We have designed and characterized the package to yield an inception voltage in excess of 800 Vrms so that transient
overvoltages below this level will not cause any damage. The extinction voltage is above 500 Vrms so that even overvoltage-induced partial discharge will cease once the barrier voltage is reduced to the rated level. Older high voltage test methods relied on applying a large enough overvoltage (above rating) to catastrophically break down marginal parts, but not so high as to damage good ones. Our new partial discharge testing gives us more confidence in barrier reliability than breakdown/no breakdown criteria.

## BASIC OPERATION

## SIGNAL AND SUPPLY CONNECTIONS

As with any mixed signal analog and digital signal component, correct decoupling and signal routing precautions must be observed to optimize performance. The ISC300 has an internal $0.1 \mu \mathrm{~F}$ decoupling capacitor at $\mathrm{V}_{\mathrm{CC}}$, so additional $\mathrm{V}_{\mathrm{CC}}$ decoupling will not be necessary. However, a ground plane will minimize potential noise problems. If a low impedance ground plane is not used, Com 2 should be tied directly to the ground at the supply. It is not necessary to connect DCom 2 and Com 2 at the device. Layout practices associated with isolation signal conditioners are very important. The capacitance associated with the barrier and series resistance in the signal and reference leads must be minimized. Any capacitance across the barrier will increase AC leakage, and in conjunction with ground line resistance, may degrade high frequency IMR, see Figure 2.

## INPUT CONFIGURATION

The ISC300 allows easy configuration for temperature measurement using an RTD. Figure 3 shows the basic connections for RTD operation. The two reference currents excite the resistance transducer and a current-to-voltage conversion is made corresponding to the resistance value of the transducer. If a gain of 50 is selected, a $10 \Omega$ resistance value results in a $(10 \cdot 200 \mu \mathrm{~A}) \cdot 50=0.1 \mathrm{~V}$ output; the $500 \Omega$ full scale value gives a $(500 \cdot 200 \mu \mathrm{~A}) \cdot 50=5 \mathrm{~V}$ output. The connection of the sense line allows open circuit sensor detection. An open circuit will give a corresponding $>5.1 \mathrm{~V}$ output. A short circuit will give a corresponding $<0.1 \mathrm{~V}$ output. See the Applications section under Fault Conditions for more information.


FIGURE 2. Barrier Capacitance.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

Figure 4 shows the configuration for voltage measurement. A full scale input range of $\pm 10 \mathrm{~V}$ can be accepted by the ISC300. The two sense lines can be connected to give open or short circuit detection. An open circuit will result in an output of $<-5.1 \mathrm{~V}$ and a short circuit will give a $<0.1 \mathrm{~V}$ output. See the Applications section under Fault Conditions for more information.
Figure 7 shows a possible circuit configuration using jumpers to select voltage or RTD operation.

## ISOLATED SUPPLIES

The two isolated supplies available on the input side are capable of supplying $\pm 11.5 \mathrm{~V}$ min at 5 mA . These can be used to provide power for external front-end circuitry for additional signal processing. When using the isolated supplies, it is necessary to decouple them as close to the device as possible. $10 \mu \mathrm{~F}$ tantalum capacitors should be used. This will also improve the signal-to-noise ratio.


FIGURE 3. Resistance Measurement Configuration.


FIGURE 4. Voltage Measurement Configuration.

## For Immediate Assistance, Contact Your Local Salesperson

## MEASUREMENT CHANNEL CALIBRATION

The ISC300 is designed to allow easy system calibration using its internal voltage reference. Programming pins $\mathrm{A}_{0}$, $\mathrm{A}_{1}$ and $G$ allows offset and full scale errors in gains of 0.5 and 50 to be measured.

| INPUT <br> SELECT | A $_{1}$ | A $_{\mathbf{0}}$ | GAIN <br> SELECT | G | SELECT <br> AND GAIN | $\overline{\text { RST }}$ | CLK |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Com 1 | 0 | 0 | 0.5 | 0 | No Change | 1 | 0 |
| +0.1 V | 0 | 1 | 50 | 1 | No Change | 1 | 1 |
| +10 V | 1 | 0 |  |  | Latch | 1 | $\wedge$ |
| Signal | 1 | 1 |  |  | RESET | 0 | x |

System calibration would typically proceed as follows:

## Lab Calibration

- Set ISC300 gain.
- Set input to 0 V reference, measure Offset.
- Connect external precision V reference, measure Gain.
- Remove external V reference and set input to 10 V or 0.1 V reference.

Offset and Gain are now calibrated to an external precision reference-record the numbers.

## Field Calibration

- Set ISC300 gain.
- Set input to 0V reference, measure Offset.
- Set input to 10 V or 0.1 V , measure Gain.
- Recalibrate system.


## SYNCHRONIZATION

As the internal modulation frequencies of several ISC300s can be marginally different, 'beat' frequencies ranging from a few Hz to a few kHz can exist in multi ISC300 applications. The internal clock (see Figure 5) starts when power is applied and runs at typically 50 kHz . The ISC300 design accommodates 'internal synchronous' noise which is caused by minute timing differences, but synchronous beat frequency noise will not be strongly attenuated, especially at low frequencies if it is introduced via the power, signal or ground paths. To overcome this problem, the design allows the synchronization of each oscillator in the system to one frequency. This is done by connecting the CKI (clock in)


FIGURE 5. CKI Input.
pins of each ISC300 in the system together (see Figure 6). The ISC300 can also be synchronized by an external clock driver.


FIGURE 6. Synchronizing Multi-ISC300 Applications.

## NOISE

Output noise is generated by the residual components of the 25 kHz carrier that have not been removed from the signal. This noise may be reduced by adding an output low pass filter (see Figure 15 for an example of a 2 pole filter with amplification, giving a $\pm 10 \mathrm{~V}$ output). The filter time constants should be set below the carrier frequency. The output of the ISC300 is a switched capacitor and requires a high impedance load to prevent degradation of linearity. Loads of less than $1 \mathrm{M} \Omega$ will cause an increase in noise at the carrier frequency and will appear as ripple in the output waveform.

## APPLICATIONS

This section describes the design criteria of various applications of the ISC300.

## 2, 3 AND 4 WIRE RESISTANCE MEASUREMENTS

Two wire resistance measurements are prone to errors due to lead resistances. The voltage error can be significant since the voltmeter measures on the lines supplying the RTD


FIGURE 7. Mode Selection Jumpers.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

excitation current. Four wire measurements avoid this problem by measuring the voltage generated across the RTD on a second pair of wires. Very little current flows through the voltmeter, therefore the lead resistance error contribution is negligible. Three wire resistance measurements also avoid lead length resistance errors.
In Figure 8:

$$
\begin{gather*}
(+\mathrm{In})=-\mathrm{r}_{1}\left(\mathrm{I}_{1}+\mathrm{I}_{2}\right)-\mathrm{r}_{2} \mathrm{I}_{1}  \tag{1}\\
(-\mathrm{In})=-\mathrm{r}_{1}\left(\mathrm{I}_{1}+\mathrm{I}_{2}\right)-\mathrm{R}_{2} \mathrm{I}_{2}-\mathrm{r}_{3} \mathrm{I}_{2}  \tag{2}\\
=-\mathrm{r}_{2} \mathrm{I}_{2}+\mathrm{R}_{\mathrm{S}_{2}}+\mathrm{r}_{3} \mathrm{I}_{2} \\
\text { Since } \mathrm{r}_{1}=\mathrm{r}_{2}=\mathrm{r}_{3} \text { (LEADS) } \\
\text { and } \mathrm{I}_{1}=\mathrm{I}_{2} \\
V_{\text {IN }}=R_{\mathrm{S}} \mathrm{I}_{2}
\end{gather*}
$$

(1) $-(2)$

## FAULT CONDITIONS

The ISC300 can be configured to detect line or transducer faults which may occur in a system. Figures 8 to 14 show how the output of the ISC300 will reflect these various fault conditions by giving corresponding out of range outputs.


FIGURE 8. Normal Operation.


FIGURE 9. $\mathrm{R}_{\mathrm{S}}$ Open Circuit.


FIGURE 10. $\mathrm{R}_{\mathrm{s}}$ Short Circuit.


FIGURE 11. +In Open Circuit.


FIGURE 12. -In Open Circuit.


FIGURE 13. -In and +In Open Circuit.

## APPLICATIONS FLEXIBILITY

## ISOLATED VOLTAGE MEASUREMENT CHANNEL

Figure 15 shows the ISC 300 configured for a $\pm 10 \mathrm{~V}$ input. With a few external components the ISC300 can accurately convert a $\pm 10 \mathrm{~V}$ input to an isolated $\pm 10 \mathrm{~V}$ output with no external adjustments. The primary function of the output circuitry is to add gain to convert the $\pm 5 \mathrm{~V}$ output of the ISC300 to $\pm 10 \mathrm{~V}$, and to reduce output impedance. The addition of a few resistors and capacitors provides an active low pass filter with a cut off frequency of typically 200 Hz . The filter response is flat to 1 dB and rolls off from cut off at -12 dB per octave.

## ISOLATED MEASUREMENT BRIDGE CIRCUIT

Figure 16 shows a measurement bridge circuit using the ISC300. All the input circuitry is powered by the ISC300 isolated supplies. The OPA1013 dual op amp is used to


FIGURE 14. Com 1 Open Circuit.
excite the measurement bridge and the INA102 is used to amplify the bridge delta voltage. Connecting pins 4 and 7 together, and pins 5 and 6 together on the INA102 sets its gain to 1000 .

## ISOLATED 4 TO 20MA RECEIVER

In Figure 17, the ISC300 converts a 4 to 20 mA current to an isolated 0 to 5 V output. The $6.25 \Omega$ resistor converts the 4 to 20 mA input to 0.025 to 0.125 V . The $125 \Omega$ resistor in conjunction with the $200 \mu \mathrm{~A}$ current source provides an offset of -0.025 V . Fine offset and gain adjustment gives an accurate 0 to 0.1 V input range.

## Offset and Gain Adjustment

- Adjust $\mathrm{R}_{1}$ for 5 V change on the output corresponding to 16 mA change on the input.
- Adjust $\mathrm{R}_{2}$ with 4 mA input for 0 V output.


FIGURE 15. Isolated Voltage Measurement Channel with Output Filter.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 16. Isolated Instrument Bridge System.


FIGURE 17. Isolated 4 to 20 mA receiver ( 0 to 5 V output).


FIGURE 18. Temperature Measurement Using Thermocouple with Small Span.


FIGURE 19. Thermocouple with Cold Junction Compensation.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Optically-Coupled Linear ISOLATION AMPLIFIER

## FEATURES

- EASY TO USE, SIMILAR TO AN OP AMP $V_{\text {out }} / l_{\text {N }}=R_{F}$, Current Input
$\mathbf{V}_{\text {ouT }} / V_{\text {IN }}=\mathbf{R}_{\mathrm{F}} / \mathbf{R}_{\mathbb{N}}$, Voltage Input
- 100\% TESTED FOR BREAKDOWN: 750V Continuous Isolation Voltage
- ULTRA-LOW LEAKAGE: $0.3 \mu \mathrm{~A}$, max, at 240V/60Hz
- WIDE BANDWIDTH: 60kHz
- 18-PIN DIP PACKAGE


## DESCRIPTION

The ISO100 is an optically-coupled isolation amplifier. High accuracy, linearity, and time-temperature stability are achieved by coupling light from an LED back to the input (negative feedback) as well as forward to the output. Optical components are carefully matched and the amplifier is actively laser-trimmed to assure excellent tracking and low offset errors.

The circuit acts as a current-to-voltage converter with a minimum of 750 V ( 2500 V test) between input and output terminals. It also effectively breaks the galvanic connection between input and output commons as indicated by the ultra-low 60 Hz leakage current of $0.3 \mu \mathrm{~A}$ at 250 V . Voltage input operation is easily achieved by using one external resistor.
Versatility along with outstanding DC and AC performance provide excellent solutions to a variety of challenging isolation problems. For example, the ISO100 is capable of operating in many modes, including: noninverting (unipolar and bipolar) and inverting (unipolar and bipolar) configurations. Two precision current sources are provided to accomplish bipolar operation. Since these are not required for unipolar operation, they are available for external use

## APPLICATIONS

- IndUSTRIAL PROCESS CONTROL Transducer Sensing (Thermocouples, RTD, Pressure Bridges)
4 mA to 20 mA Loops
Motor and SCR Control
Ground Loop Elimination
- BIOMEDICAL MEASUREMENTS
- TEST EQUIPMENT
- DATA ACQUISITION
(see Applications section).
Designs using the ISO100 are easily accomplished with relatively few external components. Since $V_{\text {out }}$ of the ISO100 is simply $\mathrm{I}_{\mathrm{IN}} \mathrm{R}_{\mathrm{F}}$, gains can be changed by altering one resistor value. In addition, the ISO100 has sufficient bandwidth (DC to 60 kHz ) to amplify most industrial and test equipment signals.


International Airport Industrial Park . Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{VDC}$, unless otherwise specified.

| PARAMETER | CONDITIONS | ISO100AP |  |  | ISO100BP |  |  | ISO100CP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ISOLATION <br> Voltage <br> Rated Continuous, AC peak or $\mathrm{DC}^{(1)}$ <br> Test Breakdown, DC <br> Rejection ${ }^{(2)}$ DC <br> $A C$ <br> Impedance <br> Leakage Current | $\begin{gathered} 10 \mathrm{~s} \\ \mathrm{R}_{\mathbb{N}}=10 \mathrm{k} \Omega, \text { Gain }=100 \\ 60 \mathrm{~Hz}, 480 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=1 \mathrm{M} \Omega \\ \mathrm{R}_{\mathbb{I N}}=10 \mathrm{k} \Omega, \text { Gain }=100 \\ 240 \mathrm{Vrms}, 60 \mathrm{~Hz} \end{gathered}$ | $\begin{aligned} & 750 \\ & 2500 \end{aligned}$ | $\begin{array}{\|c} 5 \\ 146 \\ 400 \\ 108 \\ 10^{12}\| \| 2.5 \end{array}$ | 0.3 | * | * | * | * |  | * | $\begin{gathered} V \\ V \\ \mathrm{pA} / \mathrm{V} \\ \mathrm{~dB} \\ \mathrm{pA} / \mathrm{V} \\ \mathrm{~dB} \\ \Omega \\| \mathrm{pF} \\ \mu \mathrm{~A}, \mathrm{rms} \end{gathered}$ |
| ```OFFSET VOLTAGE (RTI) Input Stage ( \(\mathrm{V}_{\text {osi }}\) ) Initial Offset vs Temperature vs Input Power Supplies vs Time Output Stage ( \(\mathrm{V}_{\mathrm{oso}}\) ) Initial Offset vs Temperature vs Output Power Supplies vs Time Common-Mode Rejection Ratio \({ }^{(2)}\) Common-Mode Range``` | $\begin{gathered} 60 \mathrm{~Hz}, \mathrm{R}_{\mathrm{F}}=1 \mathrm{M} \Omega \\ \mathrm{R}_{\text {IN }}=10 \mathrm{k} \Omega, \text { Gain }=100 \end{gathered}$ | $\pm 10$ | 1 <br> 1 <br> 3 <br> 90 | $\begin{gathered} 500 \\ 5 \\ 105 \\ \\ 500 \\ 5 \\ 105 \end{gathered}$ | * | * | $\begin{gathered} 300 \\ 2 \\ \star \\ \\ 300 \\ 2 \end{gathered}$ | * | * | $\begin{gathered} 200 \\ 2 \\ * \\ \\ 200 \\ 2 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{kHr} \\ \\ \mu \mathrm{~V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{kHr} \\ \mathrm{nA} / \mathrm{V} \\ \mathrm{~dB} \\ \mathrm{~V} \end{gathered}$ |
| REFERENCE CURRENT SOURCES <br> Magnitude <br> Nominal <br> vs Temperature <br> vs Power Supplies <br> Matching <br> Nominal <br> vs Temperature <br> vs Power Supplies <br> Compliance Voltage <br> Output Resistance | $\square$ | $10.5$ $-10$ | 12 0.3 50 150 0.3 $2 \times 10^{9}$ | $\begin{gathered} 12.5 \\ 300 \\ 3 \end{gathered}$ $+15$ |  |  |  | * |  | $150$ | $\mu \mathrm{A}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $n A / V$ <br> nA ppm $/{ }^{\circ} \mathrm{C}$ $n A V$ <br> V <br> $\Omega$ |
| FREQUENCY RESPONSE <br> Small Signal Bandwidth <br> Full Power Bandwidth <br> Slew Rate <br> Settling Time | $\begin{gathered} \text { Gain }=1 \mathrm{~V} / \mu \mathrm{A} \\ \text { Gain }=1 \mathrm{~V} / \mu \mathrm{A}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ 0.1 \% \end{gathered}$ | 0.22 | $\begin{gathered} 60 \\ 5 \\ 0.31 \\ 100 \end{gathered}$ |  | * | * |  | * | * |  | kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| TEMPERATURE RANGE <br> Specification <br> Operating <br> Storage |  | $\begin{aligned} & -25 \\ & -40 \\ & -55 \end{aligned}$ |  | $\begin{gathered} +85 \\ +100 \\ +100 \end{gathered}$ | * |  | * | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| UNIPOLAR OPERATION |  |  |  |  |  |  |  |  |  |  |  |
| GENERAL PARAMETERS <br> Input Current Range Linear Operation Without Damage Input Impedance Output Voltage Swing Output Impedance | $\begin{gathered} R_{L}=2 \mathrm{k} \Omega, R_{\mathrm{F}}=1 \mathrm{M} \Omega \\ \mathrm{DC}, \text { Open-Loop } \end{gathered}$ | $\begin{aligned} & -20 \\ & -1 \\ & -10 \end{aligned}$ | $\begin{gathered} 0.1 \\ 1200 \end{gathered}$ | $\begin{gathered} -0.02 \\ +1 \\ 0 \end{gathered}$ |  |  |  |  |  |  | $\mu \mathrm{A}$ <br> mA <br> $\Omega$ <br> V <br> $\Omega$ |
| GAIN <br> Initial Error (adjustable to zero) vs Temperature vs Time Nonlinearity ${ }^{(3)}$ | $V_{O}=R_{F}\left(l_{1 N}\right)$ |  | $\begin{gathered} 2 \\ 0.03 \\ 0.05 \\ 0.1 \end{gathered}$ | $\begin{gathered} 5 \\ 0.07 \\ 0.4 \end{gathered}$ |  | $\begin{gathered} \stackrel{1}{0.01} \\ \star \\ 0.03 \end{gathered}$ | $\begin{gathered} 2 \\ 0.05 \\ 0.1 \end{gathered}$ |  | $\begin{gathered} 1 \\ 0.005 \\ * \\ 0.02 \end{gathered}$ | $\begin{gathered} 2 \\ 0.03 \\ 0.07 \end{gathered}$ | $\begin{gathered} \% \text { of FS } \\ \% /{ }^{\circ} \mathrm{C} \\ \% / \mathrm{kHr} \\ \% \end{gathered}$ |
| CURRENT NOISE <br> 0.01 Hz to 10 Hz <br> 10 Hz <br> 100 Hz <br> 1 kHz | $\mathrm{I}_{\text {IN }}=0.2 \mu \mathrm{~A}$ |  | $\begin{gathered} 20 \\ 1 \\ 0.7 \\ 0.65 \end{gathered}$ |  |  | * |  |  | * |  | pAp-p <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ |

## SPECIFICATIONS（CONt）

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{V}_{\mathrm{cC}}=15 \mathrm{VDC}$ ，unless otherwise specified．

| PARAMETER | CONDITIONS | ISO100AP |  |  | ISO100BP |  |  | ISO100CP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT OFFSET CURRENT（ $\mathrm{l}_{\mathrm{os}}$ ） <br> Initial Offset <br> vs Temperature <br> vs Power Supplies <br> vs Time |  |  | $\begin{gathered} 1 \\ 0.05 \\ 0.1 \\ 100 \end{gathered}$ | 10 |  | ＊ | ＊ |  | ＊ | ＊ | nA $n A{ }^{\circ} \mathrm{C}$ nA／V $\mathrm{pA} / \mathrm{kHr}$ |
| POWER SUPPLIES <br> Input Stage <br> Voltage（rated performance） <br> Voltage（derated performance） <br> Supply Current <br> Output Stage <br> Voltage（rated performance） <br> Voltage（derated performance） <br> Supply Current <br> Short Circuit Current Limit | $\begin{aligned} & \mathrm{I}_{\mathbb{N}}=-0.02 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathbb{N}}=-20 \mu \mathrm{~A} \end{aligned}$ $V_{0}=0$ | $\pm 7$ <br> $\pm 7$ | $\begin{gathered} \pm 15 \\ \pm 1.1 \\ +8,-1.1 \\ \pm 15 \\ \\ \pm 1.1 \end{gathered}$ | $\begin{gathered} \pm 18 \\ \pm 2 \\ +13,-2 \\ \\ \pm 18 \\ \pm 2 \\ \pm 40 \end{gathered}$ | ＊ |  |  | ＊ |  |  | $\begin{gathered} V \\ V \\ m A \\ m A \\ \\ V \\ V \\ m A \\ m A \end{gathered}$ |
| BIPOLAR OPERATION |  |  |  |  |  |  |  |  |  |  |  |
| GENERAL PARAMETERS <br> Input Current Range <br> Linear Operation Without Damage Input Impedance Output Voltage Swing Output Impedance | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{F}}=1 \mathrm{M} \Omega$ | $\begin{gathered} -10 \\ -1 \\ -10 \end{gathered}$ | $\begin{gathered} 0.1 \\ 1200 \end{gathered}$ | $\begin{gathered} +10 \\ +1 \\ +10 \end{gathered}$ |  | ＊ |  |  |  | ＊ | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{~V} \\ \Omega \end{gathered}$ |
| ```GAIN Initial Error (Adjustable To Zero) vs Temperature vs Time Nonlinearity }\mp@subsup{}{}{(3)``` | $V_{0}=R_{F}\left(l_{\mathbb{N}}\right)$ |  | $\begin{gathered} 2 \\ 0.03 \\ 0.05 \\ 0.1 \end{gathered}$ | $\begin{gathered} 5 \\ 0.07 \\ 0.4 \end{gathered}$ |  | $\begin{gathered} 1 \\ 0.01 \\ * \\ 0.03 \end{gathered}$ | $\begin{gathered} 2 \\ 0.05 \\ 0.1 \end{gathered}$ |  | $\begin{gathered} \stackrel{1}{0} \stackrel{005}{*} \\ 0.02 \end{gathered}$ | $\begin{gathered} 2 \\ 0.03 \\ 0.07 \end{gathered}$ | $\begin{gathered} \% \text { of FS } \\ \% /{ }^{\circ} \mathrm{C} \\ \% / \mathrm{kHr} \\ \% \end{gathered}$ |
| CURRENT NOISE <br> 0.01 Hz to 10 Hz <br> 10 Hz <br> 100 Hz <br> 1 kHz | $\mathrm{I}_{\mathbb{N}}=0.2 \mu \mathrm{~A}$ |  | $\begin{gathered} 1.5 \\ 17 \\ 7 \\ 6 \end{gathered}$ |  |  | ＊ |  |  | ＊ |  | nA，p－p <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| ```INPUT OFFSET CURRENT (los, Initial Offset vs Temperature vs Power Supplies vs Time``` | $r^{(4)}$ |  | $40$ $250$ | $\begin{gathered} 200 \\ 3 \\ 0.7 \end{gathered}$ |  | $20$ | 70 2 $*$ |  | $10$ | $35$ | nA <br> $n A A^{\circ} \mathrm{C}$ <br> nA／V <br> $\mathrm{pA} / \mathrm{kHr}$ |
| POWER SUPPLIES <br> Input Stage <br> Voltage（rated performance） <br> Voltage（derated performance） <br> Supply Current <br> Output Stage <br> Voltage（rated performance） <br> Voltage（derated performance） <br> Supply Current <br> Short Circuit Current Limit | $\begin{aligned} & I_{\mathbb{N}}=+10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathbb{N}}=-10 \mu \mathrm{~A} \end{aligned}$ $V_{0}=0$ | $\pm 7$ $\pm 7$ | $\begin{gathered} \pm 15 \\ +2,-1.1 \\ +8,-1.1 \\ \pm 15 \\ \pm 1.1 \end{gathered}$ | $\left.\begin{gathered} \pm 18 \\ +3,-2 \\ +13,-2 \\ \\ \pm 18 \\ \pm 2 \\ \pm 40 \end{gathered} \right\rvert\,$ | ＊ |  | ＊${ }_{\text {＊}}$ | ＊ | ＊ | ＊ | V <br> V <br> mA <br> mA <br> V <br> V <br> mA <br> mA |

＊Same as ISO100AP．
NOTES：（1）See Typical Performance Curves for temperature effects．（2）See Theory of Operation section for definitions．For dB see Ex．2，CM and HV errors． （3）Nonlinearity is the peak deviation from a＂best fit＂straight line expressed as a percent of full scale output．（4）Bipolar offset current includes effects of reference current mismatch and unipolar offset current．

The information provided herein is believed to be reliable；however，BURR－BROWN assumes no responsibility for inaccuracies or omissions．BURR－BROWN assumes no responsibility for the use of this information，and all use of such information shall be entirely at the user＇s own risk．Prices and specifications are subject to change without notice．No patent rights or licenses to any of the circuits described herein are implied or granted to any third party．BURR－BROWN does not authorize or warrant any BURR－BROWN product for use in life support devices and／or systems．

PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS



## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| ISO100AP | 18-Pin Bottom-Braze DIP | 220 |
| ISO100BP | 18-Pin Bottom-Braze DIP | 220 |
| ISO100CP | 18-Pin Bottom-Braze DIP | 220 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

|  |  |  |
| :--- | :---: | :---: |
| MODEL | PACKAGE | TEMPERATURE RANGE |
| ISO100AP | 18-Pin Bottom-Braze DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ISO100BP | 18-Pin Bottom-Braze DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ISO100CP | 18 -Pin Bottom-Braze DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

TYPICAL PERFORMANCE CURVES
$T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cC}}=15 \mathrm{VDC}$, unless otherwise specified.





UNIPOLAR INPUT STAGE SUPPLY CURRENT



For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cC}}=15 \mathrm{VDC}$, unless otherwise specified.


AC ISOLATION VOLTAGE vs TEMPERATURE
 cavity.
$T_{T} \approx+65^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{T}} \approx 200 \mathrm{VDC}$. Shift does
not occur fo AC voltages.

GAIN ERROR


NOTES: $\mathrm{V}_{T}$ and $\mathrm{T}_{T}$ approximate the threshold for the indicated gain shift. This is caused by the properties of the optical
$\mathrm{V}_{\text {IM }}=$ Isolation-Mode Voltage
$V_{T}=$ Threshold Voltage
$\mathrm{T}_{\mathrm{T}}=$ Threshold Temperature

CONTINUOUS DC ISOLATION VOLTAGE vs TEMPERATURE


RATE OF GAIN ERROR SHIFT vs ISOLATION VOLTAGE


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## THEORY OF OPERATION

The ISO100 is fundamentally a unity gain current amplifier intended to transfer small signals between electrical circuits separated by high voltages or different references. In most applications, an output voltage is obtained by passing the output current through the feedback resistor $\left(\mathrm{R}_{\mathrm{F}}\right)$.
The ISO100 uses a single light emitting diode (LED) and a pair of photodiode detectors coupled together to isolate the output signal from the input.
Figure 1 shows a simplified diagram of the amplifier. $\mathrm{I}_{\text {REFI }}$ and $I_{\text {REF2 }}$ are required only for bipolar operation to generate a midscale reference. The LED and photodiodes ( $D_{1}$ and $D_{2}$ ) are arranged such that the same amount of light falls on each photodiode. Thus, the currents generated by the diodes match very closely. As a result, the transfer function depends upon optical match rather than absolute performance. Laser-trimming of the components improves matching and enhances accuracy, while negative feedback improves linearity. Negative feedback around $A_{1}$ occurs through the optical path formed by the LED and $\mathrm{D}_{1}$. The signal is transferred across the isolation barrier by the matched light path to $\mathrm{D}_{2}$.
The overall isolation amplifier is noninverting (a positive going input produces a positive going output).

## INSTALLATION AND OPERATING INSTRUCTIONS

## UNIPOLAR OPERATION

In Figure 1, assume a current, $\mathrm{I}_{\mathrm{IN}}$, flows out of the ISO100 ( $\mathrm{I}_{\text {IN }}$ must be negative in unipolar operation). This causes the voltage at pin 15 to decrease. Because the amplifier is inverting, the output of $\mathrm{A}_{1}$ increases, driving current through
the LED. As the LED light output increases, $\mathrm{D}_{1}$ responds by generating an increasing current. The current increases until the sum of the currents in and out of the input node (-Input to $A_{1}$ ) is zero. At that point, the negative feedback through $D_{1}$ has stabilized the loop, and the current $I_{D 1}$ equals the input current plus the bias current. As a result, no bias current flows in the source. Since $D_{1}$ and $D_{2}$ are matched ( $I_{D 1}=I_{D 2}$ ), $\mathrm{I}_{\mathrm{IN}}$ is replicated at the output via $\mathrm{D}_{2}$. Thus, $\mathrm{A}_{1}$ functions as a unity-gain current amplifier, and $\mathrm{A}_{2}$ is a current-to-voltage converter, as described below.

Current produced by $\mathrm{D}_{2}$ must either flow into $\mathrm{A}_{2}$ or $\mathrm{R}_{\mathrm{F}}$. Since $A_{2}$ is designed for low bias current $(\approx 10 \mathrm{nA})$, almost all of the current flows through $\mathrm{R}_{\mathrm{F}}$ to the output. The output voltage then becomes:
$\mathrm{V}_{\mathrm{O}}=\left(\mathrm{I}_{\mathrm{D} 2}\right) \mathrm{R}_{\mathrm{F}}=\left(\mathrm{I}_{\mathrm{D},} \pm \mathrm{I}_{\mathrm{OS}}\right) \mathrm{R}_{\mathrm{F}} \approx-\left(-\mathrm{I}_{\mathrm{IN}}\right) \mathrm{R}_{\mathrm{F}}=\mathrm{I}_{\mathrm{IN}} \mathrm{R}_{\mathrm{F}}$
where, $\mathrm{I}_{\mathrm{OS}}$ is the difference between $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$ bias currents. For input voltage operation $\mathrm{I}_{\text {IN }}$ can be replaced by a voltage source $\left(\mathrm{V}_{\mathrm{IN}}\right)$ and series resistor ( $\mathrm{R}_{\mathrm{IN}}$ ), since the summing node of the op amp is essentially at ground. Thus, $\mathrm{I}_{\mathrm{IN}}=$ $V_{\text {IN }} / R_{\text {IN }}$.

Unipolar operation does have some constraints, however. In this mode the input current must be negative so as to produce a positive output voltage from $A_{1}$ to turn the LED on. A current more negative than 20 nA is necessary to keep the LED turned on and the loop stabilized. When this condition is not met, the output may be indeterminant. Many sensors generate unidirectional signals, e.g., photoconductive and photodiode devices, as well as some applications of thermocouples. However, other applications do require bipolar operation of the ISO100.

## BIPOLAR OPERATION

To activate the bipolar mode, reference currents as shown in Figure 1 are attached to the input nodes of the op amps. The input stage stabilizes just as it did in unipolar operation.


FIGURE 1. Simplified Block Diagram of the ISO100.

## For Immediate Assistance, Contact Your Local Salesperson

Assuming $\mathrm{I}_{\mathrm{IN}}=0$, the photodiode has to supply all the $\mathrm{I}_{\text {REFI }}$ current. Again, due to symmetry, $\mathrm{I}_{\mathrm{D} 1}=\mathrm{I}_{\mathrm{D} 2}$. Since the two references are matched, the current generated by $D_{2}$ will equal $\mathrm{I}_{\text {REFF. }}$. This results in no current flow in $\mathrm{R}_{\mathrm{F}}$, and the output voltage will be zero. When $\mathrm{I}_{\mathrm{IN}}$ either adds or subtracts current from the input node, the current $D_{1}$ will adjust to satisfy $I_{D 1}=I_{I N}+I_{\text {REF1 }}$. Because $I_{\text {REF1 }}$ equals $I_{\text {REF2 }}$ and $I_{D 1}$ equals $I_{D 2}$, a current equal to $I_{I N}$ will flow in $R_{F}$. The output voltage is then $V_{o}=I_{I N} R_{F}$. The range of allowable $I_{I N}$ is limited. Positive $\mathrm{I}_{\text {IN }}$ can be as large as $\mathrm{I}_{\text {REF1 }}(10.5 \mu \mathrm{~A}, \mathrm{~min})$. At this point, $\mathrm{D}_{1}$ supplies no current and the loop opens. Negative $\mathrm{I}_{\mathrm{IN}}$ can be as large as that generated by $\mathrm{D}_{1}$ with maximum LED output (recommended $10 \mu \mathrm{~A}$, max).

## DC ERRORS

Errors in the ISO100 take the form of offset currents and voltages plus their drifts with temperature. These are shown in Figure 2.
$A_{1}$ and $A_{2}$ - assumed to be ideal amplifiers.
$V_{O S O}$ and $V_{O S I}$-the input offset voltages of the output and input stage, respectively. $\mathrm{V}_{\text {oso }}$ appears directly at the output, but, $\mathrm{V}_{\text {osI }}$ appears at the output as

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OSI}} \frac{\mathrm{R}_{\mathrm{F}}}{\mathrm{R}_{\mathrm{II}}}, \tag{1}
\end{equation*}
$$

see equation (2).
$I_{O S}$-the offset current. This is the current at the input necessary to make the output zero. It is equal to the combined effect of the difference between the bias currents of $A_{1}$ and $A_{2}$ and the matching errors in the optical components in the unipolar mode.
$I_{R E F 1}$ and $I_{R E F 2}$-reference currents that, when connected to the inputs, enable bipolar operation. The two currents are trimmed, in the bipolar mode, to minimize the $\mathrm{I}_{\text {OS Bipolar }}$ error.
$I_{D 1}$ and $I_{D 2}$-currents generated by each photodiode in response to the light from the LED.
$A_{e}$-gain error.
$A_{e}=1$ Ideal gain/Actual gain I-1

The output then becomes:
$V_{\text {OUT }}=R_{F}\left[\left(\frac{V_{\text {IN }} \pm V_{\text {OS }}}{R_{\text {IN }}}-I_{\text {REF1 }} \pm I_{\text {OS }}\right)\left(1+A_{e}\right)+I_{\text {REF2 }}\right] \pm V_{\text {OSO }}$
The total input referred offset voltage of the ISO100 can be simplified in the unipolar case by assuming that $A_{e}=0$ and $\mathrm{V}_{\mathrm{IN}}=0$ :

$$
\begin{equation*}
\mathrm{V}_{\text {OUT }} \approx \mathrm{R}_{\mathrm{F}}\left[\frac{ \pm \mathrm{V}_{\text {OSI }}}{\mathrm{R}_{\mathrm{IN}}} \pm \mathrm{I}_{\text {OS UNIPOLAR }}\right] \pm \mathrm{V}_{\text {OSO }} \tag{3}
\end{equation*}
$$

This voltage is then referred back to the input by dividing by $\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{IN}}$.
$\mathrm{V}_{\text {OS (RTI) }}=\left( \pm \mathrm{V}_{\text {OSI }}\right) \pm \mathrm{R}_{\text {IN }}\left(\mathrm{I}_{\text {OS UNIPOLAR }}\right)+\mathrm{V}_{\text {OSO }}\left(\mathrm{R}_{\mathrm{P}} / \mathrm{R}_{\text {IN }}\right)$

Example 1. Refer to Figure 2 and Electrical Specifications Table.

$$
\text { Given: } \begin{aligned}
\mathrm{I}_{\mathrm{OS} \text { BIPOLAR }} & =+35 \mathrm{nA} \\
\mathrm{R}_{\mathrm{IN}} & =100 \mathrm{k} \Omega \\
\mathrm{R}_{\mathrm{F}} & =1 \mathrm{M} \Omega(\text { gain }=10) \\
\mathrm{V}_{\mathrm{OSI}} & =+200 \mu \mathrm{~V} \\
\mathrm{~V}_{\mathrm{OSO}} & =+200 \mu \mathrm{~V}
\end{aligned}
$$

Find: The total offset voltage error referred to the input and output when $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$.
$\mathrm{V}_{\mathrm{os}}$ total RTI
$=\left\{\left[ \pm \mathrm{V}_{\text {OSI }} \pm \mathrm{R}_{\text {IN }}\left(\mathrm{I}_{\text {OS BIPOLAR }}\right)-\mathrm{R}_{\text {IN }}\left(\mathrm{I}_{\text {REF }}\right)\right]\right.$

$$
\left.\left[1+\mathrm{A}_{\mathrm{e}}\right]+\mathrm{R}_{\text {IN }} \mathrm{I}_{\mathrm{REF}_{2}}\right\} \pm \mathrm{V}_{\mathrm{OSO}} /\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{IN}}\right)
$$

$$
=\{[+200 \mu \mathrm{~V}+100 \mathrm{k} \Omega(35 \mathrm{nA})-100 \mathrm{k} \Omega(12.5 \mu \mathrm{~A})]
$$

$$
[1.02]+100 \mathrm{k} \Omega(12.5 \mu \mathrm{~A}]\}+
$$ $200 \mu \mathrm{~V} /(1 \mathrm{M} \Omega / 100 \mathrm{k} \Omega)$

$=\{[0.2 \mathrm{mV}+3.5 \mathrm{mV}-1.25 \mathrm{~V}]$ $[1.02]+1.25 \mathrm{~V}\}+0.02 \mathrm{mV}$
$=-21.2 \mathrm{mV}$
$\mathrm{V}_{\text {os }}$ total RTO
$=\mathrm{V}_{\mathrm{OS}}$ total RTI $\times \mathrm{R}_{\mathrm{P}} / \mathrm{R}_{\mathrm{IN}}$
$=-21.2 \mathrm{mV} \times 10$
$=-212 \mathrm{mV}$


NOTE: (1) Use $1 \mathrm{M} \Omega$ or greater to achieve a full scale output of 10 V .

FIGURE 2. Circuit Model for DC Errors in the ISO100.

NOTE: This error is dominated by $\mathrm{I}_{\mathrm{OS}}$ bipolar and the reference current times the gain error (which appears as an offset). The error for unipolar operation is much lower. The error due to offset current can be zeroed using circuits shown in Figures 6 and 7. The gain error is adjusted by trimming either $\mathrm{R}_{\mathrm{F}}$ or $\mathrm{R}_{\mathrm{IN}}$.

## COMMON-MODE AND HIGH VOLTAGE ERRORS

Figure 3 shows a model of the ISO100 that can be used to analyze common-mode and high voltage behavior.


FIGURE 3. High Voltage Error Model.

## Definitions of CMR and IMR

$\mathrm{I}_{\mathrm{OS}}$ is defined as the input current required to make the ISO100's output zero. CMRR and IMRR in the ISO100 are expressed as conductances. CMRR defines the relationship between a change in the applied common-mode voltage $\left(\mathrm{V}_{\mathrm{CM}}\right)$ and the change in $\mathrm{I}_{\mathrm{OS}}$ required to maintain the amplifier's output at zero:

$$
\begin{align*}
& \text { CMRR (I-mode) }-\Delta \mathrm{I}_{\mathrm{OS}}!\Delta \mathrm{V}_{\mathrm{Civi}} \text { in } n \mathrm{~A} / \mathrm{V}  \tag{5}\\
& \mathrm{CMRR}(\mathrm{~V} \text {-mode })=\left[\frac{\Delta \mathrm{I}_{\mathrm{OS}}}{\Delta \mathrm{~V}_{\mathrm{CM}}}\right] \mathrm{R}_{\mathrm{IN}}=\frac{\Delta \mathrm{V}_{\mathrm{ERR} \mathrm{CM}}}{\Delta \mathrm{~V}_{\mathrm{CM}}} \text { in } \mathrm{V} / \mathrm{V} \tag{6}
\end{align*}
$$

IMRR defines the relationship between a change in the applied isolation mode voltage $\left(\mathrm{V}_{\mathrm{IM}}\right)$ and the change in $\mathrm{I}_{\mathrm{OS}}$ required to maintain the amplifier's output to zero:
$\operatorname{IMRR}\left(\mathrm{I}\right.$-mode) $=\frac{\Delta \mathrm{I}_{\mathrm{os}}}{\Delta \mathrm{V}_{\mathrm{IM}}}$ in $\mathrm{pA} / \mathrm{V}$
$\operatorname{IMRR}(\mathrm{V}$-mode $)=\left[\frac{\Delta \mathrm{I}_{\mathrm{OS}}}{\Delta \mathrm{V}_{\mathrm{IM}}}\right] \mathrm{R}_{\mathrm{IN}}=\frac{\Delta \mathrm{V}_{\mathrm{ERR} \mathrm{IM}}}{\Delta \mathrm{V}_{\mathrm{IM}}}$ in $\mathrm{V} / \mathrm{V}$
CMRR and IMRR in V/V are a function of $\mathrm{R}_{\mathrm{IN}}$.
$\mathbf{V}_{\mathbf{I M}}$ is the voltage between input common and output common.
$\mathbf{V}_{\mathrm{CM}}$ is the common-mode voltage (noise that is present on both input lines, typically 60 Hz ).
$\mathbf{V}_{\text {ERR }}$ is the equivalent error signal, applied in series with the input voltage, which produces an output error identical to that produced by application of $\mathrm{V}_{\mathrm{CM}}$ and $\mathrm{V}_{\mathrm{IM}}$.
CMRR and IMRR are the common-mode and isolationmode rejection ratios, respectively.
Total Capacitance ( $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ ) is distributed along the isolation barrier. Most of the capacitance is coupled to low impedance or noncritical nodes and affects only the leakage current. Only a small capacitance $\left(\mathrm{C}_{2}\right)$ couples to the input of the second stage, and contributes to IMRR.

Example 2. Refer to Figure 3 and Electrical Specification Table.
Given: $\quad \mathrm{V}_{\mathrm{CM}}=1 \mathrm{VAC}$ peak at $60 \mathrm{~Hz}, \mathrm{~V}_{\mathrm{IM}}=200 \mathrm{VDC}$,

$$
\begin{aligned}
\mathrm{CMRR} & =3 \mathrm{nA} / \mathrm{V}, \mathrm{IMRR}=5 \mathrm{pA} / \mathrm{V} \\
\mathrm{R}_{\mathrm{IN}} & =100 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{F}}=1 \mathrm{M} \Omega \\
& (\text { Gain }=10)
\end{aligned}
$$

Find: The error voltage referred to the input and output when

$$
\begin{aligned}
\mathrm{V}_{\mathrm{IN}}= & 0 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{ERR} \text { RTI }}= & \left(\mathrm{V}_{\mathrm{CM}}\right)(\mathrm{CMRR})\left(\mathrm{R}_{\mathrm{IN}}\right)+\left(\mathrm{V}_{\mathrm{IM}}\right)(\mathrm{IMRR})\left(\mathrm{R}_{\mathrm{IN}}\right) \\
= & 1 \mathrm{~V}(3 \mathrm{nA} / \mathrm{V})(100 \mathrm{k} \Omega) \\
& +200 \mathrm{~V}(5 \mathrm{pA} / \mathrm{V})(100 \mathrm{k} \Omega) \\
= & 0.3 \mathrm{mV}+0.1 \mathrm{mV} \\
= & 0.4 \mathrm{mV} \\
\mathrm{~V}_{\mathrm{ERR} \mathrm{RTO}}= & \mathrm{V}_{\mathrm{ERR} \text { RTI }}\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\text {IN }}\right) \\
= & 0.4 \mathrm{mV}(10) \\
= & 4 \mathrm{mV} \text { (with DC IMRR) }
\end{aligned}
$$

$\mathrm{IMR}=20 \mathrm{LOG}\left(0.5 \times 10^{-6} \mathrm{~V} / \mathrm{V}\right)=-126 \mathrm{~dB}$ at DC

## Example 3.

In Example 3, $\mathrm{V}_{\mathrm{IM}}$ is an AC signal at 60 Hz and

$$
\begin{aligned}
\text { IMRR } & =\frac{400 \mathrm{pA}}{\mathrm{~V}} \\
\mathrm{~V}_{\text {ERR RTI }} & =\mathrm{V}_{\text {ERR CM }}+\mathrm{V}_{\text {ERR IM }} \\
& =0.3 \mathrm{mV}+200 \mathrm{~V}(400 \mathrm{pA} / \mathrm{V})(100 \mathrm{k} \Omega) \\
& =8.3 \mathrm{mV} \\
\mathrm{~V}_{\text {ERR RTO }} & =83 \mathrm{mV} \text { (with AC IMRR) }
\end{aligned}
$$

## Example 4.

Given: Total error RTO from Examples 1 and 3 as 378 mV worst case.
Find: Percent error of +10 V full scale output

$$
\begin{aligned}
\% \text { Error } & =\frac{\mathrm{V}_{\text {ERR TOTAL }}}{\mathrm{V}_{\mathrm{FS}}} \times 100 \% \\
& =\frac{378 \mathrm{mV}}{10 \mathrm{~V}} \times 100 \% \\
& =3.78 \%
\end{aligned}
$$

## NOISE ERRORS

Noise errors in the unipolar mode are due primarily to the optical cavity. When the full 60 kHz bandwidth is not needed, the output noise of the ISO100 can be limited by either a capacitor, $\mathrm{C}_{\mathrm{F}}$, in the feedback loop or by a low-pass filter following the output. This is shown in Figure 4. Noise in the bipolar mode is due primarily to the reference current sources, and can be reduced by the low-pass filters shown in Figure 5.


FIGURE 4. Two Circuit Techniques for Reducing Noise in the Unipolar Mode.


FIGURE 5. Circuit Techniques for Reducing Noise from the Current Sources in the Bipolar Mode.

## OPTIONAL ADJUSTMENTS

There are two major sources of offset error: offset voltage and offset current. $\mathrm{V}_{\text {OSI }}$ and $\mathrm{V}_{\text {oso }}$ of the input and output amplifiers can be adjusted independently using external potentiometers. An example is shown in Figure 17. Note that $\mathrm{V}_{\text {oso }}(500 \mu \mathrm{~V}$, max $)$ appears directly at the output, but $\mathrm{V}_{\text {osi }}$ appears at the output multiplied by gain $\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{IN}}\right)$. In general, $\mathrm{V}_{\mathrm{OS}}$ is small compared to the effect of $\mathrm{I}_{\mathrm{OS}}$ (see Example 1). To adjust for $\mathrm{I}_{\mathrm{os}}$ use a circuit which intentionally unbalances the offset in one direction and then allows for adjustment back to zero.

Figure 6 shows how to adjust unipolar errors at zero input. The unipolar amplifier can be used down to zero input if it is made to be "slightly bipolar." By sampling the reference current with $R_{5}$ and $R_{6}$, the minimum current required to keep the input stage in the linear region of operation can be established. $R_{7}$ and $R_{8}$ are adjusted to cancel the offset created in the input stage. This brings the output to zero, when the input is zero. Although the amplifier can now operate down to zero input voltage, it has only a small portion of the current drain and noise that the true bipolar configuration would have.

Adjusting the bipolar errors is illustrated in Figure 7. Each of the errors are adjusted in turn. With $\mathrm{V}_{\mathrm{IN}}=$ "open,", $\mathrm{I}_{\mathrm{OS}}$ is trimmed by adjusting $\mathrm{R}_{10}$ to make the output zero. $\mathrm{R}_{\mathrm{G}}$ is then adjusted to trim the gain error. The effects of offset voltage are removed by adjusting $\mathrm{R}_{14}$.


FIGURE 6. Adjusting the Unipolar Amplifier Errors at Zero Input.


FIGURE 7. Adjusting the Bipolar Errors.

## BASIC CIRCUIT CONNECTIONS



NOTE: (1) Use negative inputs only.
FIGURE 8. Unipolar Noninverting.


FIGURE 9. Bipolar Noninverting.


NOTE: (1) Use postitive input voltage only, $\mathrm{V}_{1 \mathrm{I}} \gg 10 \mu \mathrm{~A} \times \mathrm{R}_{\text {SOURCE }}$.
FIGURE 10. Unipolar Inverting.


FIGURE 11. Bipolar Inverting.

## APPLICATION INFORMATION

The small size, low offset and drift, wide bandwidth, ultralow leakage, and low cost, make the ISO100 ideal for a variety of isolation applications. The basic mode of operation of the ISO100 will be determined by the type of signal and application.
Major points to consider when designing circuits with the ISO100.

1. Input Common (pin 18) and -In (pin 17) should be grounded through separate lines. The Input Common can carry a large DC current and may cause feedback to the signal input.
2. Use shielded or twisted pair cable at the input for long lines.
3. Care should be taken to minimize external capacitance across the isolation barrier.
4. The distance across the isolation barrier, between external components and conductor patterns, should be maximized to reduce leakage and arcing.
5. Although not an absolute requirement, the use of conformally-coated printed circuit boards is recommended.
6. When in the unipolar mode, the reference currents (pins 8 and 16) must be terminated. $\mathrm{I}_{\mathrm{IV}}$ should be greater than 20 nA to keep internal LED on.
7. The noise contribution of the reference currents will cause the bipolar mode to be noisier than the unipolar mode.
8. The maximum output voltage swing is determined by $\mathrm{I}_{\mathrm{IN}}$ and $\mathrm{R}_{\mathrm{F}}$.

$$
\mathrm{V}_{\text {SWING }}=\mathrm{I}_{\mathrm{IN} \text { MAX }} \times \mathrm{R}_{\mathrm{F}}
$$

9. A capacitor (about 3 pF ) can be connected across $\mathrm{R}_{\mathrm{F}}$ to compensate for peaking in the frequency response. The peaking is caused by the pole generated by $\mathrm{R}_{\mathrm{F}}$ and the capacitance at the input of the output amplifier.
Figure 12 through 18 show applications of the ISOIOO.


FIGURE 12. Two-Port Isolation Photodiode Amplifier Unipolar.


FIGURE 13. Precision Bridge Isolation Amplifier (Unipolar).

Or, Call Customer Service at 1-800-548-6132 (USA Only)


FIGURE 14. Three-Port Isolation Thermocouple Amplifier (Bipolar).


FIGURE 15. Isolated Test Equipment Amplifier (Unipolar with Offsetting).


FIGURE 16. Isolated 4 mA to 20 mA Transmitter (Example of an isolated voltage controlled current source).


NOTE: (1) No additional connections to output amplifiers
Note that a variety of input/gain confiqurations can be used.
FIGURE 17. Four-Port Isolated Summing Amplifier (Unipolar).

Or, Call Customer Service at 1-800-548-6132 (USA Only)


FIGURE 18. Multiple Channel Isolation Amplifier (Bipolar) with Programmable Gain (useful in data aquisition systems).

## SIGNAL ISOLATION BUFFER AMPLIFIERS

## FEATURES

- 14-BIT LINEARITY
- INDUSTRY'S FIRST HERMETIC ISOLATION AMPLIFIERS AT LOW COST
- EASY-TO-USE COMPLETE CIRCUIT
- RUGGED BARRIER, HV CERAMIC CAPACITORS
- 100\% TESTED FOR HIGH VOLTAGE BREAKDOWN
ISO102: 4000Vrms/10s, 1500Vrms/1min
ISO106: 8000Vpk/10s, 3500Vrms/1min
- ULTRA HIGH IMR: 125 dB min at $\mathbf{6 0 H z}$, ISO106
- WIDE INPUT RANGE: -10 V to +10 V
- WIDE BANDWIDTH: 70kHz
- VOLTAGE REFERENCE OUTPUT: 5VDC


## DESCRIPTION

The ISO102 and ISO106 isolation buffer amplifiers are two members of our series of capacitive coupled isolation products from Burr-Brown. They have the same electrical performance and they differ in accuracy. The ISO102 is rated for 1500 Vrms in a 24 -pin DIP. The ISO106 is rated for 3500 Vrms in a 40 -pin DIP. Both side-brazed DIPs are 600 mil wide and have industry standard package dimensions with the exception of missing pins between input and output stages. This permits utilization of automatic insertion techniques in production. The three-chip hybrid with its generous high voltage spacing is easy to use (no external components are required).

Each buffer accurately isolates $\pm 10 \mathrm{~V}$ analog signals by digitally encoding the input voltage and uniquely coupling across a differential ceramic capacitive bar-

[^50]
## APPLICATIONS

- industrial process control Transducer channel isolator for thermocouples, RTDs, pressure bridges, flow meters
- 4mA TO 20mA LOOP ISOLATION
- MOTOR AND SCR CONTROL
- GROUND LOOP ELIMINATION
- BIOMEDICAL/ANALYTICAL MEASUREMENTS
- POWER PLANT MONITORING
- DATA ACQUISITION/TEST EQUIPMENT ISOLATION
- MILITARY EQUIPMENT
rier. All elements necessary for operation are contained within the DIP. This provides compact signal isolation in a hermetic package.


[^51] Tel: (602) 746-1111 - Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 - FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}= \pm 15 \mathrm{~V}$ unless otherwise noted.


ELECTRICAL (CONT)

| PARAMETER | CONDITIONS | ISO102 |  |  | ISO102B |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| GAIN <br> Nominal Gain <br> Initial Error ${ }^{(3)}$ <br> Gain vs Temperature <br> Nonlinearity ${ }^{(4)}$ | $\mathrm{V}_{0}=-10 \mathrm{~V}$ to +10 V |  | $\begin{gathered} 1 \\ \pm 0.1 \\ \pm 20 \\ \pm 0.007 \end{gathered}$ | $\begin{gathered} \pm 0.25 \\ \pm 50 \\ \pm 0.012 \end{gathered}$ |  | $\begin{gathered} 0.07 \\ \pm 12 \\ \pm 0.002 \end{gathered}$ | $\begin{gathered} 0.13 \\ \pm 25 \\ \pm 0.003 \end{gathered}$ | $\begin{gathered} \text { V/V } \\ \text { \% FSR } \\ \text { ppm FSR/ } /{ }^{\circ} \mathrm{C} \\ \text { \% FSR } \end{gathered}$ |
| INPUT OFFSET VOLTAGE <br> Initial Offset vs Temperature vs Power Supplies ${ }^{(5)}$ | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \\ \text { Input Stage, } \mathrm{V}_{\mathrm{cC} 1}= \pm 10 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\ \text { Output Stage, } \mathrm{V}_{\mathrm{cC} 2}= \pm 10 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 0 \\ -4 \end{gathered}$ | $\begin{gathered} \pm 25 \\ \pm 250 \\ 1.4 \\ -1.4 \end{gathered}$ | $\begin{gathered} \pm 70 \\ \pm 500 \\ 4.0 \\ 0 \end{gathered}$ | * | $\pm 15$ $\pm 150$ $*$ | $\pm 25$ $\pm 250$ $*$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} / \mathrm{V} \\ \mathrm{mV} / \mathrm{V} \end{gathered}$ |


| PARAMETER | CONDITIONS | ISO106 |  |  | ISO106B |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| GAIN <br> Nominal Gain <br> Initial Error ${ }^{(3)}$ <br> Gain vs Temperature <br> Nonlinearity ${ }^{(4)}$ | $\mathrm{V}_{0}=-10 \mathrm{~V}$ to +10 V |  | $\begin{gathered} 1 \\ \pm 0.1 \\ \pm 20 \\ \pm 0.04 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 0.25 \\ \pm 50 \\ \pm 0.075 \end{gathered}$ |  | $\begin{gathered} 0.07 \\ \pm 12 \\ \pm 0.007 \\ \hline \end{gathered}$ | $\begin{gathered} * \\ \pm 25 \\ \pm 0.025 \end{gathered}$ | $\begin{gathered} \text { V/V } \\ \text { \% FSR } \\ \mathrm{ppm} \text { FSR } /{ }^{\circ} \mathrm{C} \\ \text { \% FSR } \end{gathered}$ |
| INPUT OFFSET VOLTAGE <br> Initial Offset <br> vs Temperature <br> vs Power Supplies ${ }^{(5)}$ | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \\ \text { Input Stage, } \mathrm{V}_{\mathrm{CC} 1}= \pm 10 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\ \text { Output Stage, } \mathrm{V}_{\mathrm{CC} 2}= \pm 10 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \pm 25 \\ \pm 250 \\ 3.7 \\ -3.7 \end{gathered}$ | $\begin{gathered} \pm 70 \\ \pm 500 \end{gathered}$ |  | $\stackrel{*}{*} \times 150$ | $\pm 250$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} / \mathrm{V} \\ \mathrm{mV} / \mathrm{V} \end{gathered}$ |

* Specification same as model to the left.

NOTES: (1) $100 \%$ tested at rated continuous for one minute. (2) Isolation-mode rejection is the ratio of the change in output voltage to a change in isolation barrier voltage. It is a function of frequency as shown in the Typical Performance Curves. This is specified for barrier voltage slew rates not exceeding $100 \mathrm{~V} / \mu \mathrm{s}$. (3) Adjustable to zero. FSR = Full Scale Range $=20 \mathrm{~V}$. (4) Nonlinearity is the peak deviation of the output voltage from the best fit straight line. It is expressed as the ratio of deviation to FSR. (5) Power supply rejection = change in $\mathrm{V}_{\text {os }} / 20 \mathrm{~V}$ supply change. (6) Ripple is the residual component of the barrier carrier frequency generated internally. (7) Dynamic range $=\mathrm{FSR} /$ (voltage spectral noise density $x$ square root of user bandwidth). (8) Overshoot can be eliminated by band-limiting. (9) See "Power Dissipation vs Temperature" performance curve for limitations. (10) Band limited to 10 Hz , bypass capacitors located less than 0.25 " from supply pins.

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: |
| ISO102 | Ceramic | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ISO102B | Ceramic | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ISO106 | Ceramic | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ISO106B | Ceramic | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| ISO102 | 24-Pin Ceramic | 208 |
| ISO102B | 24-Pin Ceramic | 208 |
| ISO106 | 40-Pin Ceramic | 206 |
| ISO106B | 40-Pin Ceramic | 206 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

Or, Call Customer Service at 1-800-548-6132 (USA Only)
PIN CONFIGURATION


PIN DESCRIPTIONS

| $\pm \mathrm{V}_{\mathrm{cc} 1}$, Common $_{1}$ | Positive and negative power supply voltages and common (or ground) for the input stage. Common, is the analog reference voltage for input signals. The voltage between Common, and Common is the isolation voltage and appears across the internal high voltage barrier. |
| :---: | :---: |
| $\pm \mathrm{V}_{\mathrm{cc} 2}$, Common $_{2}$ | Positive and negative power supply voltages and common (or ground) for the output stage. Common ${ }_{2}$ is the analog reference voltage for output signals. The voltage between Common and Common is the isolation voltage and appears across the internal high voltage barrier. |
| $\mathrm{V}_{\text {IN }}$ | Signal input pin. Input impedance is typically $100 \mathrm{k} \Omega$. The input range is rated for $\pm 10 \mathrm{~V}$. The input level can actually exceed the input stage supplies. Output signal swing is limited only by the output supply voltages. |
| Gain <br> Adjust | This pin is an optional signal input. A series $5 \mathrm{k} \Omega$ potentiometer between this pin and the input signal allows a guaranteed $\pm 1.5 \%$ gain adjustment range. When gain adjustment is not required, the Gain Adjust should be left open. Figure 4 illustrates the gain adjustment connection. |
| Reference ${ }_{1}$ | +5 V reference output. This low-drift zener voltage reference is necessary for setting the bipolar offset point of the input stage. This pin must be strapped to either Offset or Offset Adjust to allow the isolation amplifier to function. The reference is often useful for input signal conditioning circuits. See "Effect of Reference Loading on Offset" performance curve for the effect of offset voltage change with reference loading. Reference, is identical to, but independent of, Reference ${ }_{2}$. This output is short circuit protected. |
| Refere | +5 V reference output. This reference circuit is identical to, but independent of, Reference. . It controls the bipolar offset of the output stage through an internal connection. This output is short-circuit protected. |
| Offset | Offset input. T |
| Offset Adjust | This pin is for optional offset control. When connected to the Reference, pin through a $1 \mathrm{k} \Omega$ potentiometer, $\pm 150 \mathrm{mV}$ of adjustment range is guaranteed. Under this condition, the Offset pin should be connected to the Offset Adjust pin. When offset adjustment is not required, the Offset Adjust pin is left open. See Figure 4. |
| Digital Common | Digital common or ground. This separate ground carries currents from the digital portions of the output stage circuit. The best grounding practices require that digital common current does not flow in analog common connections. Both pins can be tied directly to a ground plane if available. Difference in potentials between the Common ${ }_{2}$ and Digital Common pins can be $\pm 1 \mathrm{~V}$. See Figure 2 . |
| $\mathrm{V}_{\text {OUT }}$ | Signal output. Because the isolation amplifier has unity gain, the output signal is ideally identical to the input signal. The output is low impedance and is short-circuit protected. This signal is referenced to Common $_{2}$; subsequent circuitry should have a separate "sense" connection to Common ${ }_{1}$ as well as $V_{\text {out }}$. |
| $\mathrm{C}_{1}, \mathrm{C}_{2}$ | Capacitors for small signal bandwidth control. These pins connect to the internal rolloff frequency controlling nodes of the output low-pass filter. Additional capacitance added to these pins will modify the bandwidth of the buffer. $\mathrm{C}_{2}$ is always twice the value of $\mathrm{C}_{1}$. See "Bandwidth Control" performance curve for the relationship between bandwidth and $C_{1}$ and $C_{2}$. When no connections are made to these pins, the full small-signal bandwidth is maintained. Be sure to shield $C_{1}$ and $C_{2}$ pins from high electric fields on the $P C$ board. This preserves $A C$ isolation-mode rejection by reducing capacitive coupling effects. |

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.

$\Delta$ GAIN ERROR AND $\Delta$ OFFSET VOLTAGE
vs ISOLATION VOLTAGE


Isolation Voltage (V)


ISOLATION LEAKAGE CURRENT vs ISOLATION VOLTAGE FREQUENCY



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


## THEORY OF OPERATION

The ISO102 and ISO106 have no galvanic connection between the input and output. The analog input signal referenced to the input common is accurately duplicated at the output referenced to the output common. Because the barrier information is digital, potentials between the two commons can assume a wide range of voltages and frequencies without influencing the output signal. Signal information remains undisturbed until the slew rate of the barrier voltage exceeds $100 \mathrm{~V} / \mu \mathrm{s}$. The isolation amplifier's ability to reject fast $d V / d t$ changes between the two grounds is specified as transient immunity. The amplifier is protected from damage for slew rates up to $100,000 \mathrm{~V} / \mu \mathrm{s}$.


A simplified diagram of the ISO102 and ISO106 is shown in Figure 1. The design consists of an input voltage-controlled oscillator ( VCO ) also known as a voltage-to-frequency converter (VFC), differential capacitors, and output phase lock loop (PLL). The input VCO drives digital levels directly into the two 3 pF barrier capacitors. The digital signal is frequency modulated and appears differentially across the barrier, while the externally applied isolation voltage appears common-mode.


FIGURE 1. Simplified Diagram of ISO102 and ISO106.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

A sense amplifier detects only the differential information. The output stage decodes the frequency modulated signal by the means of a PLL. The feedback of the PLL employs a second VCO that is identical to the encoder VCO. The PLL forces the second VCO to operate at the same frequency (and phase) as the encoder VCO; therefore, the two VCOs have the same input voltage. The input voltage of the decoder VCO serves as the isolation buffer's output signal after passing through a 100 kHz second-order active filter.
For a more detailed description of the internal operation of the ISO102 and ISO106, refer to Proceedings of the 1987 International Symposium on Microelectronics, pages 202206.

## ABOUT THE BARRIER

For any isolation product, barrier composition is of paramount importance in achieving high reliability. Both the ISO102 and ISO106 utilize two 3 pF high voltage ceramic coupling capacitors. They are constructed of tungsten thick film deposited in a spiral pattern on a ceramic substrate. Capacitor plates are buried in the package, making the barrier very rugged and hermetically sealed. Capacitance results from the fringing electric fields of adjacent metal runs. Dielectric strength exceeds 10 kV and resistance is typically $10^{14} \Omega$. Input and output circuitry are contained in separate solder-sealed cavities, resulting in the industry's first fully hermetic hybrid isolation amplifier.


FIGURE 2. Power Supply and Signal Connection.

The ISO102 and ISO106 are designed to be free from partial discharge at rated voltages. Partial discharge is a form of localized breakdown that degrades the barrier over time. Since it does not bridge the space across the barrier, it is difficult to detect. Both isolation amplifiers have been extensively evaluated at high temperature and high voltage.

## POWER SUPPLY AND SIGNAL CONNECTIONS

Figure 2 shows the proper power supply and signal connections. Each supply should be AC-bypassed to Analog Common with $0.1 \mu \mathrm{~F}$ ceramic capacitors as close to the amplifier as possible. Short leads will minimize lead inductance. A ground plane will also reduce noise problems. Signal common lines should tie directly to the common pin even if a low impedance ground plane is used. Refer to Digital Common in the Pin Descriptions table.
To avoid gain and isolation-mode rejection (IMR) errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance. Any capacitance across the barrier will increase AC leakage current and may degrade high frequency IMR. The schematic in Figure 3 shows the proper technique for wiring analog and digital commons together.

## DISCUSSION OF SPECIFICATIONS

The IS0102 and IS0106 are unity gain buffer isolation amplifiers primarily intended for high level input voltages on the order of 1 V to 10 V . They may be preceded by operational, differential, or instrumentation amplifiers that precondition a low level signal on the order of millivolts and translate it to a high level.


FIGURE 3. Technique for Wiring Analog and Digital Commons Together.

## ISOLATION-MODE REJECTION

The IS0102 and IS0106 provide exceptionally high isola-tion-mode rejection over a wide range of isolation-mode voltages and frequencies. The typical performance curves should be used to insure operation within the recommended range. The maximum barrier voltage allowed decreases as the frequency of the voltage increases. As with all isolation amplifiers, a change of voltage across the barrier will induce leakage current across the barrier. In the case of the IS0102 and IS0106, there exists a threshold of leakage current through the signal capacitors that can cause over-drive of the decoder's sense amplifier. This occurs when the slew rate of the isolation voltage reaches $100 \mathrm{~V} / \mu \mathrm{s}$. The output will recover in about $50 \mu \mathrm{~s}$ from transients exceeding $100 \mathrm{~V} / \mu \mathrm{s}$.
The first two performance curves indicate the expected isolation-mode rejection over a wide range of isolation voltage frequencies. Also plotted is the typical leakage current across the barrier at 240 Vrms . The majority of the leakage current is between the input common pin and the output digital ground pin.
The IS0102 and IS0106 are intended to be continuously operated with fully rated isolation voltage and temperature without significant drift of gain and offset. See the "Gain Error/Offset Isolation Voltage" performance curve for changes in gain and offset with isolation voltage.

## SUPPLY AND TEMPERATURE RANGE

The IS0102 and IS0106 are rated for +15 V supplies; however, they are guaranteed to operate from $\pm 10 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$. Performance is also rated for an ambient temperature range of $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. For operation outside this temperature range, refer to the "Power Dissipation vs Temperature" performance curve to establish the maximum allowed supply voltage. Supply currents are fairly insensitive to changes in supply voltage or temperature. Therefore, the maximum current limits can be used in computing the maximum junction temperature under nonrated conditions.

## OPTIONAL BANDWIDTH CONTROL

The following discussion relates optimum dynamic range performance to bandwidth, noise, and settling time.
The outputs of the ISO102 and IS0106 are the outputs of a second-order low-pass Butterworth filter. Its low impedance output is rated for $\pm 5 \mathrm{~mA}$ drive and $\pm 12 \mathrm{~V}$ range with $10,000 \mathrm{pF}$ loads. The closed-loop bandwidth of the PLL is 70 kHz , while the output filter is internally set at 100 kHz . The output filter lowers the residual voltage of the barrier FM signal to below the noise floor of the output signal.
Two pins are available for optional modification of the filter's bandwidth. Only two capacitors are required. The "Bandwidth Control" performance curve gives the value of $C_{1}\left(C_{2}\right.$ is equal to twice $\left.C_{1}\right)$ for the desired bandwidth. Figure 4 illustrates the optional connection of both capacitors.
A tradeoff can be achieved between the required signal bandwidth and system dynamic range. The noise floor of the output limits the dynamic range of the output signal. The


FIGURE 4. Optional Gain Adjust, Offset Adjust, and Bandwidth Control.
noise power varies with the square root of the bandwidth of the buffer. It is recommended that the bandwidth be reduced to about twice the maximum signal bandwidth for optimum dynamic range as shown in the "Dynamic Range vs Bandwidth" performance curve. The output spectral noise density measurement is displayed in the "Output Spectral Noise Density" performance curve. The noise is flat to within $5 \mathrm{~dB} \sqrt{\mathrm{~Hz}}$ between 0.1 Hz to 70 kHz .
The overall AC gain of the buffer amplifiers is shown in two performance curves: "Gain Flatness vs Frequency" and "Gain/Phase vs Frequency." Note that with $\mathrm{C}_{1}=100 \mathrm{pF}$ and $\mathrm{C}_{2}=200 \mathrm{pF}$, the AC gain remains flat within $\pm 0.01 \mathrm{~dB}$ up to 7 kHz . The total harmonic distortion for large-signal sine wave outputs is plotted in the "Total Harmonic Distortion" performance curve. The phase-lock-loop displays slightly nonuniform rise and fall edges under maximum slew conditions. Reducing the output filter bandwidth to below 70 kHz smoothes the output signal and eliminates any overshoot. See the "Large Signal Transient Response" performance curve.

## OPTIONAL OFFSET AND GAIN ADJUSTMENT

In many applications the factory-trimmed offset is adequate. For situations where reduced or modified gain and offset are required, adjustment of each is easy. The addition of two potentiometers as shown in Figure 4 provides for a two step calibration.
Offset should be adjusted first. Gain adjustment does not interfere with offset. The potentiometer's TCR adds only $2 \%$ to overall temperature drift. The offset and gain adjustment procedures are as follows:

1. Set $\mathrm{V}_{\text {IN }}$ to 0 V and adjust $\mathrm{R}_{1}$ to desired offset at the output.
2. Set $\mathrm{V}_{\mathrm{IN}}$ to full scale (not zero). Adjust $\mathrm{R}_{2}$ for desired gain.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## PRINTED CIRCUIT BOARD LAYOUT

The distance across the isolation barrier, between external components, and conductor patterns, should be maximized to reduce leakage and arcing at high voltages. Good layout techniques that reduce stray capacitance will assure low leakage current and high AC IMR. For some applications, applying conformal coating compound such as urethane is useful in maintaining good performance. This is especially true where dirt, grease or moisture can collect on the PC board surface, component surface, or component pins. Following this industry-accepted practice will give best results, particularly when circuits are operated or tested in a mois-ture-condensing environment. Optimum coating can be achieved by administering urethane under vacuum conditions. This allows complete coverage of all areas. Grounded rings around the $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ contacts on the board greatly reduce high voltage electric fields at these pins.

## APPLICATIONS

The ISO102 and ISO106 isolation amplifiers are used in three categories of applications:

1. accurate isolation of signals from high voltage ground potentials,
2. accurate isolation of signals from severe ground noise, and
3. fault protection from high voltages in analog measurement systems.
Figures 5 through 15 show a variety of application circuits. Additional discussion of applications can be found in the December 11, 1986 issue of Electronic Design, pages 91-96.


FIGURE 5. Isolated Power Current Monitor for Motor Circuit. (The ISO102 allows reliable, safe measurement at high voltages.)


FIGURE 6. Isolated Power Line Monitor ( $0.5 \mu \mathrm{~A}$ leakage current at 120 Vrms ).


FIGURE 7. Battery Monitor for High Voltage Charging Circuit.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 8. Isolated RTD Temperature Amplifier.


FIGURE 9. Programmable-Gain Isolation Channel with Gains of 1,10 , and 100 .


FIGURE 10. Isolation Amplifier with Isolated Bipolar Input Reference.


FIGURE 11. Low Cost Eight-Channel Isolation Amplifier Block with Channel-to-Channel Isolation.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 12. Thermocouple Amplifier with Ground Loop Elimination, Cold Junction Compensation, and Upscale Burn-out.


FIGURE 13. Remote Isolated Thermocouple Transmitter with Cold Junction Compensation.


FIGURE 14. Isolated Instrumentation Amplifier for $300 \Omega$ Bridge. (Reference voltage from isolation amplifier is used to excite bridge.)


FIGURE 15. Right-Leg-Driven ECG Amplifier (with defibrillator protection and calibrator).

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

## AN ERROR ANALYSIS OF THE IS0102 IN A SMALL SIGNAL MEASURING APPLICATION

High accuracy measurements of low-level signals in the presence of high isolation mode voltages can be difficult due to the errors of the isolation amplifiers themselves.
This error analysis shows that when a low drift operational amplifier is used to preamplify the low-level source signal, a low cost, simple and accurate solution is possible.
In the circuit shown in Figure 16, a 50 mV shunt is used to measure the current in a 500 VDC motor. The OPA 27 amplifies the 50 mV by $200 \times$ to 10 V full scale. The output of the OPA27 is fed to the input of the IS0102, which is a unity-gain isolation amplifier. The $5 \mathrm{k} \Omega$ and $1 \mathrm{k} \Omega$ potentiometers connected to the IS0102 are used to adjust the gain and offset errors to zero as described in Discussion of Specifications.

## Some Observations

The total errors of the op amp and the ISO amp combined are approximately $0.11 \%$ of full-scale range (see Figure 17). If the op amp had not been used to preamplify the signal, the errors would have been $2.6 \%$ of FSR. Clearly, the small cost of adding the op amp buys a large performance improvement. Optimum performance, therefore, is obtained when the full $\pm 10 \mathrm{~V}$ range of the IS0102/106 is utilized.
The rms noise of the IS 0102 with a 120 Hz bandwidth is only 0.18 mVrms , which is only $0.0018 \%$ of the 10 V full scale output. Therefore, even though the $16 \mu \mathrm{~V} / \sqrt{ } \mathrm{Hz}$ noise spectral density specification may appear large compared to other isolation amplifiers, it does not turn out to be a significant error term. It is worth noting that even if the bandwidth is increased to 10 kHz , the noise of the iso amp would only contribute $0.016 \%$ FSR error.


FIGURE 16. 50 mV Shunt Measures Current in a 500 VDC Motor.


FIGURE 17. Op Amp and Iso Amp Error Analysis.


# Low-Cost, Internally Powered ISOLATION AMPLIFIER 

## FEATURES

- SIGNAL AND POWER IN ONE
DOUBLE-WIDE (0.6") SIDE-BRAZED
PACKAGE
5600Vpk TEST VOLTAGE
- 1500Vrms CONTINUOUS AC BARRIER
RATING
- WIDE INPUT SIGNAL RANGE: -10 V to +10 V
- WIDE BANDWIDTH: 20kHz Small Signal, 20kHz Full Power
- BUILT-IN ISOLATED POWER:
$\pm 10 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ Input, $\pm 50 \mathrm{~mA}$ Output
- MULTICHANNEL SYNCHRONIZATION CAPABILITY (TTL)
- BOARD AREA ONLY 0.72in. ${ }^{\mathbf{2}}$ (4.6 $\mathrm{cm}^{\mathbf{2}}$ )


## DESCRIPTION

The ISO103 isolation amplifier provides both signal and power across an isolation barrier. The ceramic non-hermetic hybrid package with side-brazed pins contains a transformer-coupled DC/DC converter and a capacitor-coupled signal channel.
Extra power is available on the isolated input side for external input conditioning circuitry. The converter is protected from shorts to ground with an internal current limit, and the soft-start feature limits the initial currents from the power source. Multiple-channel synchronization can be accomplished by applying a TTL clock signal to paralleled Sync pins. The Enable con-

## APPLICATIONS

- MULTICHANNEL ISOLATED DATA ACQUISITION
- ISOLATED 4-20mA LOOP RECEIVER AND POWER
- POWER SUPPLY AND MOTOR CONTROL - GROUND LOOP ELIMINATION

trol is used to turn off transformer drive while keeping the signal channel demodulator active. This feature provides a convenient way to reduce quiescent current for low power applications.
The wide barrier pin spacing and internal insulation allow for the generous 1500 Vrms continuous rating. Reliability is assured by $100 \%$ barrier breakdown testing that conforms to UL1244 test methods. Low barrier capacitance minimizes AC leakage currents.
These specifications and built-in features make the ISO103 easy to use, as well as providing for compact PC board layouts.

For Immediate Assistance, Contact Your Local Salesperson

## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC} 2}= \pm 15 \mathrm{~V}, \pm 15 \mathrm{~mA}$ output current unless otherwise noted.

| PARAMETER | CONDITIONS | 150103 |  |  | ISO103B |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ISOLATION |  |  |  |  |  |  |  |  |
| Rated Continuous Voltage ${ }^{(1)}$ $\mathrm{AC}, 60 \mathrm{~Hz}$ <br> DC <br> Test Breakdown, $100 \%$ AC, 60 Hz <br> Isolation-Mode Rejection <br> Barrier Impedance <br> Leakage Current | $\begin{gathered} T_{\text {MIN }} \text { to } T_{\text {Max }} \\ T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ 10 \mathrm{~s} \\ 1500 \mathrm{Vrms}, 60 \mathrm{~Hz} \\ 2121 \mathrm{VDC} \\ 240 \mathrm{Vrms}, 60 \mathrm{~Hz} \\ \hline \end{gathered}$ | $\begin{aligned} & 1500 \\ & 2121 \\ & 5657 \end{aligned}$ | $\begin{gathered} 130 \\ 160 \\ 10^{12} \\| 9 \\ 1 \end{gathered}$ | 2 | * | * |  | $\begin{gathered} \text { Vrms } \\ \text { VDC } \\ \text { Vpk } \\ \mathrm{dB} \\ \mathrm{~dB} \\ \Omega \\| \mathrm{pF} \\ \mu \mathrm{~A} \\ \hline \end{gathered}$ |
| GAIN <br> Nominal Initial Error Gain vs Temperature Nonlinearity | $\begin{aligned} & V_{0}=-10 \mathrm{~V} \text { to } 10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=-5 \mathrm{~V} \text { to } 5 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 1 \\ \pm 0.12 \\ \pm 60 \\ \pm 0.026 \\ \pm 0.009 \end{gathered}$ | $\begin{gathered} \pm 0.3 \\ \pm 100 \\ \pm 0.075 \end{gathered}$ |  | $\begin{gathered} \pm 0.08 \\ \pm 20 \\ \pm 0.018 \end{gathered}$ | $\begin{gathered} \pm 0.15 \\ \pm 50 \\ \pm 0.050 \\ \pm 0.025 \end{gathered}$ | V/V \% FSR ppm $/{ }^{\circ} \mathrm{C}$ \% FSR \%FSR |
| INPUT OFFSET VOLTAGE <br> Initial Offset <br> vs Temperature <br> vs Power Supplies <br> vs Output Supply Load | $\begin{aligned} \mathrm{V}_{\mathrm{cC} 2} & = \pm 10 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ \mathrm{I}_{0} & =0 \text { to } \pm 50 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} \pm 20 \\ \pm 300 \\ 0.9 \\ \pm 0.3 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 60 \\ \pm 500 \end{gathered}$ |  | $*$ $*$ $*$ $*$ | $\pm 250$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} / \mathrm{V} \\ \mathrm{mV} / \mathrm{mA} \\ \hline \end{gathered}$ |
| SIGNAL INPUT <br> Voltage Range <br> Resistance | Output Voltage in Range | $\pm 10$ | $\begin{aligned} & \pm 15 \\ & 200 \end{aligned}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{k} \Omega \end{gathered}$ |
| SIGNAL OUTPUT <br> Voltage Range <br> Current Drive <br> Ripple Voltage, 800 kHz Carrier <br> Capacitive Load Drive <br> Voltage Noise | 400 $/ 4.7 \mathrm{nF}$ (See Figure 4) | $\begin{gathered} \pm 10 \\ \pm 5 \end{gathered}$ | $\begin{gathered} \pm 12.5 \\ \pm 15 \\ 25 \\ 5 \\ 1000 \\ 4 \\ \hline \end{gathered}$ |  | * | ** |  |  |
| FREQUENCY RESPONSE <br> Small Signal Bandwidth <br> Slew Rate <br> Settling Time | 0.1\%, -10/10V |  | $\begin{aligned} & 20 \\ & 1.5 \\ & 75 \end{aligned}$ |  |  | * |  | kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLIES <br> Rated Voltage, $\mathrm{V}_{\mathrm{CC} 2}$ <br> Voltage Range <br> Input Current <br> Ripple Current <br> Rated Output Voltage <br> Output <br> Load Regulation <br> Line Regulation <br> Output Voltage vs Temperature <br> Voltage Balance Error, $\pm \mathrm{V}_{\mathrm{cc} 1}$ <br> Voltage Ripple ( 800 kHz ) <br> Output Capacitive Load <br> Sync Frequency | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}= \pm 15 \mathrm{~mA} \\ & \mathrm{I}_{0}=0 \mathrm{~mA} \\ & \text { No Filter } \end{aligned}$ $\mathrm{C}_{\mathbb{N}}=1 \mu \mathrm{~F}$ $\text { Load }=15 \mathrm{~mA}$ <br> 50 mA Balanced Load 100 mA Single-Ended Loads Balanced Load <br> No External Capacitors $C_{E X T}=1 \mu F$ <br> Sync-Pin Grounded ${ }^{(2)}$ | $\begin{gathered} \pm 10 \\ \\ \pm 14.25 \\ 10 \\ 10 \end{gathered}$ | $\begin{gathered} \pm 15 \\ \\ +90 /-4.5 \\ +60 /-4.5 \\ 60 \\ 3 \\ \pm 15 \\ \\ 0.3 \\ 1.12 \\ 2.5 \\ 0.05 \\ 50 \\ 5 \\ 1.6 \end{gathered}$ | $\pm 18$ <br> $\pm 15.75$ <br> 1 | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{mAp}-\mathrm{p} \\ \mathrm{mAp}-\mathrm{p} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \% / \mathrm{mA} \\ \mathrm{~V} / \mathrm{V} \\ \mathrm{mV} /{ }^{\circ} \mathrm{C} \\ \% \\ \mathrm{mVp}-\mathrm{p} \\ \mathrm{mVp}-\mathrm{p} \\ \mu \mathrm{~F} \\ \mathrm{MHz} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operating <br> Storage |  | $\begin{aligned} & -25 \\ & -25 \\ & -25 \end{aligned}$ |  | $\begin{array}{r} +85 \\ +85 \\ +125 \\ \hline \end{array}$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |

* Specifications same as ISO103.

NOTE: (1) Conforms to UL1244 test methods. 100\% tested at 1500Vrms for 1 minute. (2) If using external synchronization with a TTL-level clock, frequency should be between 1.2 MHz and 2 MHz with a duty-cycle greater than $25 \%$.

ABSOLUTE MAXIMUM RATINGS

| Supply Without Damage .............................................................. $\pm 18 \mathrm{~V}$ |  |
| :---: | :---: |
| $\mathrm{V}_{\underline{\text { IN }}}$, Sense Voltage | $\pm 50 \mathrm{~V}$ |
| Com 1 to Gnd 1 or Com 2 to Gnd 2 | $\pm 200 \mathrm{mV}$ |
| Enable, Sync | $\ldots \ldots .0 \mathrm{~V}$ to $+\mathrm{V}_{\mathrm{cc} 2}$ |
| Continuous Isolation Voltage | ..... 1500Vrms |
| $\mathrm{V}_{\text {ISO }}$, dv/dt | ..... 20kV/ $\mu \mathrm{s}$ |
| Junction Temperature | $\ldots 0^{\circ} \mathrm{C}$ |
| Storage Temperature | $-25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature,10s | $300^{\circ} \mathrm{C}$ |
| Output Short to Gnd 2 Duration | . Continuous |
| $\pm \mathrm{V}_{\mathrm{cc} 1}$ to Gnd 1 Duration | Continuous |

## ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

PIN CONFIGURATION


## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| ISO103 | 24-Pin DIP | 231 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

[^52]For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC} 2}= \pm 15 \mathrm{VDC}, \pm 15 \mathrm{~mA}$ output current unless otherwise noted.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC} 2}= \pm 15 \mathrm{VDC}, \pm 15 \mathrm{~mA}$ output current uniess otherwise noted.




## For Immediate Assistance, Conitact Your Local Salesperson

## THEORY OF OPERATION

The block diagram on the front page shows the isolation amplifier's synchronized signal and power configuration, which eliminate beat frequency interference. A proprietary 800 kHz oscillator chip, power MOSFET transformer drivers, patented square core wirebonded transformer, and single chip diode bridge provide power to the input side of the isolation amplifier as well as external loads. The signal channel capacitively couples a duty-cycle encoded signal across the ceramic high-voltage barrier built into the package. A proprietary transmitter-receiver pair of integrated circuits, laser trimmed at wafer level, and coupled through a pair of matched "fringe" capacitors, result in a simple, reliable design.

## SIGNAL AND POWER CONNECTIONS

Figure 1 shows the proper power supply and signal connections. All power supply pins should be bypassed as shown with the $\pi$ filter for $+\mathrm{V}_{\mathrm{CC} 2}$, an option recommended if more than $\pm 15 \mathrm{~mA}$ are drawn from the isolated supply. Separate rectifier output pins ( $\pm \mathrm{V}_{\mathrm{cC} 1}$ ) and amplifier supply input pins $\left( \pm \mathrm{V}_{\mathrm{C}}\right)$ allow additional ripple filtering and/or regulation. The separate input and output common pins and output sense are low current inputs tied to the signal source ground, output ground, and output load, respectively, to minimize errors due to IR drop in long conductors. Otherwise, connect Com 1 to Gnd 1, Com 2 to Gnd 2, and Sense to $\mathrm{V}_{\text {out }}$ at the ISO103 socket. The enable pin may be left open if the ISO103 is continuously operated. If not, a TTL low level will disable the internal DC/DC converter. The Sync input must be grounded for unsynchronized operation while a 1.2 MHz to 2 MHz TTL clock signal provides synchronization of multiple units.

The ISO103 isolation amplifier contains a transformercoupled DC/DC converter that is powered from the output side of the isolation amplifier. All power supply pins (1, 2, $3,4,14$, and 16 ) of the ISO103 have an internal $0.1 \mu \mathrm{~F}$ capacitor to ground. $L_{1}$ is used to slow down fast changes in the input current to the DC/DC converter. $\mathrm{C}_{1}$ is used to help regulate the voltage ripple caused by the current demands of the converter. $\mathrm{L}_{1}, \mathrm{C}_{1}$, and $\mathrm{C}_{2}$ are optional, however, recommended for low noise applications.
The $\mathrm{DC} / \mathrm{DC}$ converter creates an unregulated $\pm 15 \mathrm{~V}$ output to $\pm \mathrm{V}_{\mathrm{CCl}}$. If the ISO103 is the only device using the DC/DC converter for power, pins 1 and 2 and pins 3 and 4 can be connected directly without $C_{o}$ or $L_{o}$ in the circuit. If an external capacitor is used in this configuration, it should not exceed $1 \mu \mathrm{~F}$. This configuration is possible because the isolation amplifier and the DC/DC converter are synchronized internally.
If additional devices are powered by the $\mathrm{DC} / \mathrm{DC}$ converter of the ISO103, the application may require that the ripple voltage of the ISO103 converter be attenuated. In which case, $\mathrm{L}_{\mathrm{o}}$ and $\mathrm{C}_{\mathrm{o}}$ should be added to the circuit. The inductor is used to attenuate the ripple current and a higher value capacitor can be used to reduce the ripple voltage even further.

## OPTIONAL GAIN AND OFFSET ADJUSTMENTS

Rated gain accuracy and offset performance can be achieved with no external adjustments, but the circuit of Figure 2a may be used to provide a gain trim of $\pm 0.5 \%$ for the values shown; greater range may be provided by increasing the size of $R_{1}$ and $R_{2}$. Every $2 k \Omega$ increase in $R_{1}$ will give an additional $1 \%$ adjustment range, with $R_{2} \geq 2 R_{1}$. If safety or convenience dictate location of the adjustment potentiometer on the other side of the barrier from the position shown in Figure 2 a , the position of $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ may be reversed.


FIGURE 1. Signal and Power Connections.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

Gains greater than 1 may be obtained by using the circuit of Figure 2b. Note that the effect of input referred errors will be multiplied at the output in proportion to the increase in gain. Also, the small-signal bandwidth will be decreased in inverse proportion to the increase in gain. In most instances, a precision gain block at the input of the isolation amplifier will provide better overall performance.


FIGURE 2a. Gain Adjust.


FIGURE 2b. Gain Setting.
Figure 3 shows a method for trimming $\mathrm{V}_{\mathrm{os}}$ of the ISO103. This circuit may be applied to either Signal Com (input or output) as desired for safety or convenience. With the values shown, $\pm 15 \mathrm{~V}$ supplies and unity gain, the circuit will provide $\pm 150 \mathrm{mV}$ adjustment range and 0.25 mV resolution with a typical trim potentiometer. The output will have some sensitivity to power supply variations. For a $\pm 100 \mathrm{mV}$ trim, power supply sensitivity is $8 \mathrm{mV} / \mathrm{V}$ at the output.


FIGURE 3. $\mathrm{V}_{\mathrm{os}}$ Adjust.

## OPTIONAL OUTPUT FILTER

Figure 4 shows an optional output ripple filter that reduces the 800 kHz ripple voltage to $<5 \mathrm{mVp}-\mathrm{p}$ without compromising DC performance. The small signal bandwidth is extended above 30 kHz as a result of this compensation.


FIGURE 4. Ripple Reduction.

## MULTICHANNEL SYNCHRONIZATION

Synchronization of multiple ISO103s can be accomplished by connecting pin 15 of each device to an external TTL level oscillator, as shown in Figure 7. The PWS750-1 oscillator is convenient because its nominal synchronizing output frequency is 1.6 MHz , resulting in a 800 kHz carrier in the ISO103 (its nominal unsynchronized value). The open collector output typically switches 7.5 mA to a 0.2 V low level so that the external pull-up resistor can be chosen for different pull-up voltages as shown in Figure 7. The number of channels synchronized by one PWS750-1 is determined by the total capacitance of the sync voltage conductors. They must be less than 1000 pF to ensure TTL level switching at 800 kHz . At higher frequencies the capacitance must be proportionally lower.
Customers can supply their own TTL level synchronization logic provided the frequency is between 1.2 MHz and 2 MHz , and the duty cycle is greater than $25 \%$.
Multichannel synchronization with reduced power dissipation for applications requiring less than $\pm 15 \mathrm{~mA}$ from $\mathrm{V}_{\mathrm{CC} 1}$ is accomplished by driving both the Sync input pin (15) and Enable pin (13) with the TTL oscillator as shown in Figure 5.

## ISOLATION BARRIER VOLTAGE

The typical performance of the ISO103 under conditions of barrier voltage stress is indicated in the first two performance curves-Recommended Range of Isolation Voltage and IMR/ Leakage vs Frequency. At low barrier modulation levels, errors can be determined by the IMRR characteristic. At higher barrier voltages, typical performance is obtained as long as the dv/dt across the barrier is below the shaded area in the first curve. Otherwise, the signal channel will be interrupted, causing the output to distort, and/or shift DC level. This condition is temporary, with normal operation resuming as soon as the transient subsides. Permanent damage to the integrated circuits occurs only if transients exceed $20 \mathrm{kV} / \mu \mathrm{s}$. Even in this extreme case, the barrier integrity is assured.

## HIGH VOLTAGE TESTING

The ISO103 was designed to reliably operate with 1500 Vrms continuous isolation barrier voltage. To confirm barrier integrity, a two-step breakdown test is performed on $100 \%$ of the units. First, a 5600 V peak, 60 Hz barrier potential is

## For Immediate Assistance, Contact Your Local Salesperson

applied for 10 s to verify that the dielectric strength of the insulation is above this level. Following this exposure, a $1500 \mathrm{Vrms}, 60 \mathrm{~Hz}$ potential is applied for one minute to conform to UL1244. Life-test results show reliable operation under continuous rated voltage and maximum operating temperature conditions.


FIGURE 5. Reduced Power Dissipation.


FIGURE 6. Isolated 4-20mA Instrument Loop.


FIGURE 7. Synchronized-Multichannel Isolation.


# High-Voltage, Internally Powered ISOLATION AMPLIFIER 

## FEATURES

- SIGNAL AND POWER IN ONE TRIPLE-WIDE PACKAGE
- 8000Vpk TEST VOLTAGE
- 2500Vrms CONTINUOUS AC BARRIER RATING
- WIDE INPUT SIGNAL RANGE: -10 V to +10 V
- WIDE BANDWIDTH: 20kHz Small Signal, 20kHz Full Power
- BUILT-IN ISOLATED POWER: $\pm 10 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ Input, $\pm 50 \mathrm{~mA}$ Output
- MULTICHANNEL SYNCHRONIZATION CAPABILITY (TTL)


## DESCRIPTION

The ISO107 isolation amplifier provides both signal and power across an isolation barrier. The ceramic side-brazed hybrid package contains a transformercoupled DC/DC converter and a capacitor-coupled signal channel.
Extra power is available on the isolated input side for external input conditioning circuitry. The converter is protected from shorts to ground with an internal current limit, and the soft-start feature limits the initial currents from the power source. Multiple-channel synchronization can be accomplished by applying a TTL clock signal to paralleled Sync pins. The Enable con-

## APPLICATIONS

- MULTICHANNEL ISOLATED DATA ACQUISITION
- BIOMEDICAL INSTRUMENTATION
- POWER SUPPLY AND MOTOR CONTROL - GROUND LOOP ELIMINATION

trol is used to turn off transformer drive while keeping the signal channel demodulator active. This feature provides a convenient way to reduce quiescent current for low power applications.
The wide barrier pin spacing and internal insulation allow for the generous 2500 Vrms continuous rating. Reliability is assured by $100 \%$ barrier breakdown testing that conforms to UL544 test methods. Low barrier capacitance minimizes AC leakage currents.
These specifications and built-in features make the ISO107 easy to use, as well as providing for compact PC board layouts.


## SPECIFICATIONS

ELECTRICAL
$T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC} 2}= \pm 15 \mathrm{~V}, \pm 15 \mathrm{~mA}$ output current unless otherwise noted.

| PARAMETERS | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ISOLATION <br> Rated Continuous Voltage ${ }^{(1)}$ $\mathrm{AC}, 60 \mathrm{~Hz}$ DC Test Breakdown, AC, 60 Hz Isolation-Mode Rejection <br> Barrier Impedance Leakage Current | $\begin{gathered} \mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \\ \mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \\ 10 \mathrm{~s} \\ 2500 \mathrm{Vrms}, 60 \mathrm{~Hz} \\ 2121 \mathrm{VDC} \\ 240 \mathrm{Vrms}, 60 \mathrm{~Hz} \\ \hline \end{gathered}$ | $\begin{aligned} & 2500 \\ & 3500 \\ & 8000 \end{aligned}$ | $\begin{gathered} 100 \\ 160 \\ 10^{12}\| \| 13 \\ 1.2 \end{gathered}$ | 2 | Vrms VDC Vpk dB dB $\Omega \\| \mathrm{pF}$ $\mu \mathrm{A}$ |
| GAIN <br> Nominal Initial Error Gain vs Temperature Nonlinearity |  |  | $\begin{gathered} 1 \\ \pm 0.1 \\ \pm 50 \\ \pm 0.01 \end{gathered}$ | $\begin{gathered} \pm 0.25 \\ \pm 120 \\ \pm 0.025 \end{gathered}$ | V/V <br> \% FSR <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> \% FSR |
| INPUT OFFSET VOLTAGE <br> Initial Offset <br> vs Temperature <br> vs Power Supplies | $V_{C C 2}= \pm 10 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ |  | $\begin{gathered} \pm 20 \\ \pm 150 \\ \pm 2 \end{gathered}$ | $\begin{gathered} \pm 50 \\ \pm 400 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} / \mathrm{V} \end{gathered}$ |
| INPUT <br> Voltage Range Resistance | Output Voltage in Range | $\pm 10$ | $\begin{aligned} & \pm 15 \\ & 200 \end{aligned}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{k} \Omega \end{gathered}$ |
| SIGNAL OUTPUT <br> Voltage Range <br> Current Drive <br> Ripple Voltage, 800kHz Carrier (See Figure 4) <br> Capacitive Load Drive <br> Voltage Noise |  | $\begin{gathered} \pm 10 \\ \pm 5 \end{gathered}$ | $\begin{gathered} \pm 12.5 \\ \pm 15 \\ 20 \\ 1000 \\ 4 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{mVp-p} \\ \mathrm{pF} \\ \mu \mathrm{~V} / \sqrt{\mathrm{Hz}} \end{gathered}$ |
| FREQUENCY RESPONSE <br> Small Signal Bandwidth <br> Slew Rate <br> Settling Time | 0.1\%, -10/10V |  | $\begin{aligned} & 20 \\ & 1.5 \\ & 75 \end{aligned}$ |  | kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLIES <br> Rated Voltage, $\mathrm{V}_{\mathrm{cC} 2}$ <br> Voltage Range <br> Input Current <br> Ripple Current <br> Rated Output Voltage <br> Output Current <br> Load Regulation <br> Line Regulation <br> Output Voltage vs Temperature <br> Voltage Balance Error, $\pm \mathrm{V}_{\mathrm{cc} 1}$ <br> Voltage Ripple <br> Output Capacitive Load (See Figure 1) <br> Sync Frequency | $\mathrm{I}_{0}= \pm 15 \mathrm{~mA}^{(2)}$ <br> No Filter $\mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}$ <br> Balanced Load Single Balanced Load <br> No External Capacitors <br> Sync-Pin Grounded ${ }^{(3)}$ | $\begin{gathered} \pm 10 \\ \pm 14.25 \end{gathered}$ | $\pm 15$ $+75 /-4.5$ 10 3 $\pm 15$ $\pm 15$ 30 0.5 1.18 10 0.05 10 1.6 | $\begin{gathered} \pm 18 \\ \\ \pm 15.75 \\ \pm 50 \\ 100 \end{gathered}$ |  |
| TEMPERATURE RANGE <br> Specification <br> Operating <br> Storage |  | $\begin{aligned} & -25 \\ & -25 \\ & -25 \end{aligned}$ |  | $\begin{gathered} +85 \\ +85 \\ +125 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES: (1) Conforms to UL544 test methods. $100 \%$ tested at 2500 Vrms for 1 minute. (2) For other conditions, see Performance Curve, Input Current (+ $\mathrm{V}_{\mathrm{cc} 2}$ ) vs Output Current. Input Current ( $-\mathrm{V}_{\mathrm{cc} 2}$ ) is constant at -4.5 mA (typ) for all output currents. (3) If using external synchronization with a TTL-level clock, frequency should be between 1.2 MHz and 2 MHz with a duty-cycle greater than $25 \%$.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## For Immediate Assistance, Contact Your Local Salesperson

ABSOLUTE MAXIMUM RATINGS

| Supply Without Damage ........................................................... $\pm 18 \mathrm{~V}$ |  |
| :---: | :---: |
| $\mathrm{V}_{\mathbb{I}}$, Sense Voltage | $\pm 50 \mathrm{~V}$ |
| Com 1 to Gnd 1 or Com 2 to Gnd 2 | $\pm 200 \mathrm{mV}$ |
| Enable, Sync | .. 0 V to $+\mathrm{V}_{\mathrm{cc} 2}$ |
| Continuous Isolation Voltag | 2500 Vrms |
| $V_{\text {ISO }}$, dv/dt | $20 \mathrm{kV} / \mu \mathrm{s}$ |
| Junction Temperature | .. $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature, (soldering, 10s). | .. $300^{\circ} \mathrm{C}$ |
| Output Short to Gnd 2 Duration | Continuous |
| $\pm \mathrm{V}_{\mathrm{cc} 1}$ to Gnd 1 Duration. | Continuous |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| ISO107 | 32-Pin Side-Braze Ceramic | 210 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## (3) ELECTROSTATIC dISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

## PIN CONFIGURATION



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC2}}= \pm 15 \mathrm{VDC}, \pm 15 \mathrm{~mA}$ output current unless otherwise noted.




ISO107


ISOLATED POWER SUPPLY
LOAD REGULATION AND EFFICIENCY

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC} 2}= \pm 15 \mathrm{VDC}, \pm 15 \mathrm{~mA}$ output current unless otherwise noted.


ISOLATED SUPPLY VOLTAGE AND $V_{\text {OS }}$


ISOLATED POWER SUPPLY VOLTAGE vs TEMPERATURE


ISOLATED POWER SUPPLY INPUT CURRENT vs OUTPUT CURRENT


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## THEORY OF OPERATION

The block diagram on the front page shows the isolation amplifier's synchronized signal and power configuration, which eliminates beat frequency interference. A proprietary 800 kHz oscillator chip, power MOSFET transformer drivers, patented square core wirebonded transformer, and single chip diode bridge provide power to the input side of the isolation amplifier as well as external loads. The signal channel capacitively couples a duty-cycle encoded signal across the ceramic high-voltage barrier built into the package. A proprietary transmitter-receiver pair of integrated circuits, laser trimmed at wafer level, and coupled through a pair of matched "fringe" capacitors, result in a simple, reliable design.

## SIGNAL AND POWER CONNECTIONS

Figure 1 shows the proper power supply and signal connections. All power supply pins should be bypassed as shown with the $\pi$ filter for $+\mathrm{V}_{\mathrm{cC} 2}$ an option recommended if more than $\pm 15 \mathrm{~mA}$ are drawn from the isolated supply. The separate input and output common pins and output sense are low current inputs tied to the signal source ground, output ground, and output load, respectively, to minimize errors due to IR drop in long conductors. Otherwise, connect Com 1 to Gnd 1, Com 2 to Gnd 2, and Sense to $\mathrm{V}_{\text {out }}$ at the ISO107 socket. The enable pin may be left open if the ISO107 is continuously operated. If not, a TTL low level will disable the internal DC/DC converter. The Sync input must be grounded for unsynchronized operation while a 1.2 MHz to 2 MHz TTL clock signal provides synchronization of multiple units.

OPTIONAL GAIN AND OFFSET ADJUSTMENTS
Rated gain accuracy and offset performance can be achieved with no external adjustments, but the circuit of Figure 2a may be used to provide a gain trim of $\pm 0.5 \%$ for the values shown; greater range may be provided by increasing the size of R1 and R1. Every $2 \mathrm{k} \Omega$ increase in R1 will give an additional $1 \%$ adjustment range, with $\mathrm{R} 2 \geq \mathrm{R} 1$. If safety or convenience dictates location of the adjustment potentiometer on the other side of the barrier from the position shown in Figure 2a, the position of R1 and R2 may be reserved.
Gains greater than 1 may be obtained by using the circuit of Figure $2 b$. Note that the effect of input offset errors will be multiplied at the output in proportion to the increase in gain. Also, the small-signal bandwidth will be decreased in in-


FIGURE 2b. Gain Setting.


FIGURE 1. Signal and Power Connections.

# For Immediate Assistance, Contact Your Local Salesperson 

verse proportion to the increase in gain. In most instances, a precision gain block at the input of the isolation amplifier will provide better overall performance.
Figure 3 shows a method for trimming $\mathrm{V}_{\mathrm{os}}$ of the ISO107. This circuit may be applied to either Signal Com (input or output) as desired for safety or convenience. With the values shown, $\pm 15 \mathrm{~V}$ supplies and unity gain, the circuit will provide $\pm 150 \mathrm{mV}$ adjustment range and 0.25 mV resolution with a typical trim potentiometer. The output will have some sensitivity to power supply variations. For a $\pm 100 \mathrm{mV}$ trim, power supply sensitivity is $8 \mathrm{mV} / \mathrm{V}$ at the output.


FIGURE 3. $\mathrm{V}_{\mathrm{os}}$ Adjust.

## OPTIONAL OUTPUT FILTER

Figure 4 shows an optional output ripple filter that reduces the 800 kHz ripple voltage to $<3 \mathrm{mV}$ p-p without compromising DC performance. The small signal bandwidth is extended above 30 kHz as a result of this compensation.


FIGURE 4. Ripple Reduction.

## MULTICHANNEL SYNCHRONIZATION

Synchronization of multiple ISO107s can be accomplished by connecting pin 19 of each device to an external TTL level oscillator, as shown in Figure 6. The PWS750-1 oscillator is convenient because its nominal synchronizing output frequency is 1.6 MHz , resulting in a 800 kHz carrier in the ISO107 (its nominal unsynchronized value). The open collector output typically switches 7.5 mA to a 0.2 V low level so that the external pull-up resistor can be chosen for different pull-up voltages as shown in Figure 6. The number of channels synchronized by one PWS750-1 is determined by the total capacitance of the sync voltage conductors. They must be less than 1000 pF to ensure TTL level switching at 800 kHz . At higher frequencies the capacitance must be proportionally lower.
Customers can supply their own TTL level synchronization logic, provided the frequency is between 1.2 MHz and 2 MHz , and the duty cycle is greater than $25 \%$.

## ISOLATION BARRIER VOLTAGE

The typical performance of the ISO107 under conditions of barrier voltage stress is indicated in the first two performance curves-Recommended Range of Isolation Voltage and IMR/Leakage vs Frequency. At low barrier modulation levels, errors can be determined by the IMRR characteristic. At higher barrier voltages, typical performance is obtained as long as the dv/dt across the barrier is below the shaded area in the first curve. Otherwise, the signal channel will be interrupted, causing the output to distort, and/or shift DC level. This condition is temporary, with normal operation resuming as soon as the transient subsides. Permanent damage to the integrated circuits occurs only if transients exceed $20 \mathrm{kV} / \mu \mathrm{s}$. Even in this extreme case, the barrier integrity is assured.

## HIGH VOLTAGE TESTING

The ISO107 was designed to reliably operate with 2500 Vrms continuous isolation barrier voltage. To confirm barrier integrity, a two-step breakdown test is performed on $100 \%$ of the units. First, an 8000 V peak, 60 Hz barrier potential is applied for 10 s to verify that the dielectric strength of the insulation is above this level. Following this exposure, a $2500 \mathrm{Vrms}, 60 \mathrm{~Hz}$ potential is applied for one minute to conform to UL544. Life-test results show reliable operation under continuous rated voltage and maximum operating temperature conditions.

## APPLICATIONS



FIGURE 5. ECG Amplifier with Right Leg Drive, Defibrillator Protection, and E.S.U. Blanking.


FIGURE 6. Synchronized-Multichannel Isolation.

## Low-Cost, High-Voltage, Internally Powered OUTPUT ISOLATION AMPLIFIER

## FEATURES

- SELF-CONTAINED ISOLATED SIGNAL AND OUTPUT POWER
- SMALL PACKAGE SIZE: Double-Wide (0.6") Sidebraze DIP
- CONTINUOUS AC BARRIER RATING: 1500Vrms
- WIDE BANDWIDTH: 20kHz Small Signal, 20kHz Full Power
- BUILT-IN ISOLATED OUTPUT POWER: $\pm 10 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ Input, $\pm 50 \mathrm{~mA}$ Output
- MULTICHANNEL SYNCHRONIZATION CAPABILITY
- BOARD AREA ONLY 0.72in. ${ }^{2}\left(4.6 \mathrm{~cm}^{2}\right)$


## APPLICATIONS

- 4mA TO 20mA V/I CONVERTERS
- MOTOR AND VALVE CONTROLLERS
- ISOLATED RECORDER OUTPUTS
- MEDICAL INSTRUMENTATION OUTPUTS
- GAS ANALYZERS


## DESCRIPTION

The ISO113 output isolation amplifier provides both signal and output power across an isolation barrier in a small double-wide DIP package. The ceramic nonhermetic hybrid package with side-brazed pins contains a transformer-coupled DC/DC converter and a capacitor-coupled signal channel.

Extra power is available on the isolated output side for driving external loads. The converter is protected from shorts to ground with an internal current limit, and the soft-start feature limits the initial currents from the power source. Multiple-channel synchronization can be accomplished by applying a TTL clock signal to paralleled Sync pins. The Enable control is used to turn off transformer drive while keeping the signal channel modulator active. This feature provides a convenient way to reduce quiescent current for low power applications.
The wide barrier pin spacing and internal insulation allow for the generous 1500 Vrms continuous rating. Reliability is assured by $100 \%$ barrier breakdown testing that conforms to UL1244 test methods. Low barrier capacitance minimizes AC leakage currents.
These specifications and built-in features make the ISO113 easy to use, and provides for compact PC board layout.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC} 1}= \pm 15 \mathrm{~V}, \pm 15 \mathrm{~mA}$ output current unless otherwise noted.

| PARAMETER | CONDITIONS | ISO113 |  |  | ISO113B |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ISOLATION <br> Rated Continuous Voltage $\mathrm{AC}, 60 \mathrm{~Hz}$ <br> DC <br> Test Breakdown, $100 \%$ AC, 60 Hz Isolation-Mode Rejection <br> Barrier Impedance <br> Leakage Current | $\begin{gathered} T_{\text {MI }} \text { to } T_{\text {max }} \\ T_{\text {MN }} \text { to } T_{\text {MAX }} \\ 10 \mathrm{~s} \\ 1500 \mathrm{Vrms}, 60 \mathrm{~Hz} \\ 2121 \mathrm{VDC} \\ 240 \mathrm{Vrms}, 60 \mathrm{~Hz} \end{gathered}$ | $\begin{aligned} & 1500 \\ & 2121 \\ & 5657 \end{aligned}$ | $\begin{gathered} 130 \\ 160 \\ 10^{12} \\| 9 \\ 1 \end{gathered}$ | 2 | * | * | * | $\begin{gathered} \text { Vrms } \\ \text { VDC } \\ \text { Vpk } \\ d B \\ d B \\ \Omega \\| p F \\ \mu \mathrm{~A} \end{gathered}$ |
| GAIN <br> Nominal Initial Error Gain vs Temperature Nonlinearity | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=-10 \mathrm{~V} \text { to } 10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=-5 \mathrm{~V} \text { to } 5 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 1 \\ \pm 0.3 \\ \pm 60 \\ \pm 0.05 \\ \pm 0.02 \end{gathered}$ | $\begin{gathered} \pm 0.5 \\ \pm 100 \\ \pm 0.1 \\ \pm 0.04 \end{gathered}$ |  | $\begin{gathered} \pm 20 \\ \pm 0.03 \\ \pm 0.012 \end{gathered}$ | $\begin{gathered} \pm 50 \\ \pm 0.05 \\ \pm 0.02 \end{gathered}$ | V/V \%FSR ppm $/{ }^{\circ} \mathrm{C}$ \%FSR \%FSR |
| INPUT OFFSET VOLTAGE <br> Initial Offset <br> vs Temperature <br> vs Power Supplies <br> vs Output Supply Load | $\begin{gathered} \mathrm{V}_{\mathrm{CC} 2}= \pm 10 \text { to } \pm 18 \mathrm{~V} \\ \mathrm{I}_{\mathrm{O}}=0 \text { to } \pm 50 \mathrm{~mA} \end{gathered}$ |  | $\begin{gathered} \pm 20 \\ \pm 300 \\ 0.9 \\ \pm 0.3 \end{gathered}$ | $\begin{gathered} \pm 60 \\ \pm 500 \end{gathered}$ |  | $*$ $\pm 100$ $*$ $*$ | $\pm 250$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} / \mathrm{V} \\ \mathrm{mV} / \mathrm{mA} \end{gathered}$ |
| SIGNAL INPUT Voltage Range Resistance | Output Voltage in Range | $\pm 10$ | $\begin{aligned} & \pm 15 \\ & 200 \end{aligned}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{k} \Omega \end{gathered}$ |
| SIGNAL OUTPUT <br> Voltage Range Current Drive Ripple Voltage, 800 kHz Carrier <br> Capacitive Load Drive Voltage Noise | $400 \Omega / 4.7 \mathrm{nF}$ (See Figure 4) | $\begin{aligned} & \pm 10 \\ & \pm 5 \end{aligned}$ | $\begin{gathered} \pm 12.5 \\ \pm 15 \\ 25 \\ 5 \\ 1000 \\ 4 \end{gathered}$ |  | * |  |  |  |
| FREQUENCY RESPONSE <br> Small Signal Bandwidth Slew Rate Settling Time | 0.1\%, -10/10V |  | $\begin{aligned} & 20 \\ & 1.5 \\ & 75 \end{aligned}$ |  |  | * |  | kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLIES <br> Rated Voltage, $\mathrm{V}_{\mathrm{c} C 1}$ <br> Voltage Range <br> Input Current <br> Kipple Current <br> Rated Output Voltage <br> Output <br> Load Regulation <br> Line Regulation <br> Output Voltage vs Temperature <br> Voltage Balance, $\pm \mathrm{V}_{\mathrm{cc} 2}$ <br> Voltage Ripple ( 800 kHz ) <br> Output Capacitive Load <br> Sync Frequency | $\begin{gathered} \mathrm{I}_{\mathrm{O}}= \pm 15 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA} \end{gathered}$ No Filter $\mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}$ <br> Load $=15 \mathrm{~mA}$ <br> 50 mA Balanced Load 100mA Single-Ended Load Balanced Load <br> No External Capacitors $C_{E X T}=1 \mu F$ <br> Sync-Pin Grounded ${ }^{(2)}$ | $\begin{gathered} \pm 10 \\ \\ \pm 14.25 \\ 10 \\ 10 \end{gathered}$ | $\begin{gathered} \pm 15 \\ \\ +90 /-4.5 \\ +60 /-4.5 \\ 60 \\ 3 \\ \pm 15 \\ \\ 0.3 \\ 1.12 \\ 2.5 \\ 0.05 \\ 50 \\ 5 \\ \\ 1.6 \end{gathered}$ | $\pm 18$ $\pm 15.75$ <br> 1 | * |  | * | $V$ $V$ $m A$ $m A$ $m A p-p$ $m A p-p$ $V$ $V$ $V$ $\% / m A$ $V / V$ $m V /{ }^{\circ} \mathrm{C}$ $\%$ $m V p-p$ $m V p-p$ $\mu \mathrm{~F}$ MHz |
| TEMPERATURE RANGE <br> Specification <br> Operating <br> Storage |  | $\begin{aligned} & -25 \\ & -25 \\ & -25 \end{aligned}$ |  | $\begin{gathered} +85 \\ +85 \\ +125 \end{gathered}$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Specifications same as ISO113.
NOTE: (1) Conforms to UL1244 test methods. 100\% tested at 1500Vrms for 1 minute. (2) If using external synchronization with a TTL-level clock, frequency should be between 1.2 MHz and 2 MHz with a duty-cycle greater than $25 \%$.

PIN CONFIGURATION


## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| ISO113 | 24-Pin DIP | 231 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ABSOLUTE MAXIMUM RATINGS

|  | Supply Without Damage ........................................................... $\pm 18 \mathrm{~V}$ |
| :---: | :---: |
|  | $\mathrm{V}_{\text {IN }}$, Sense Voltage .................................................................. $\pm 50 \mathrm{~V}$ |
|  |  |
|  | Enable, Sync ................................................................ Gnd to $+\mathrm{V}_{\text {cc } 1}$ |
|  | Continuous Isolation Voltage .............................................. 1500Vrms |
|  | $\mathrm{V}_{\text {ISO }}$, dv/dt ........................................................................... $20 \mathrm{kV} / \mu \mathrm{s}$ |
|  | Junction Temperature ........................................................... $+150^{\circ} \mathrm{C}$ |
|  | Storage Temperature ............................................... $-25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | Lead Temperature,10s .......................................................... $+300^{\circ} \mathrm{C}$ |
|  | Output Short to Gnd Duration ............................................ Continuous |
|  | $\pm \mathrm{V}_{\text {cC2 }}$ to Gnd 2 Duration ................................................... Continuous |

## 7 ELECTROSTATIC <br> DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

[^53]Or, Call Customer Service at 1-800-548-6132 (USA Only)
TYPICAL PERFORMANCE CURVES
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC1}}= \pm 15 \mathrm{VDC}, \pm 15 \mathrm{~mA}$ output current unless otherwise noted.


## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC} 1}= \pm 15 \mathrm{VDC}, \pm 15 \mathrm{~mA}$ output current unless otherwise noted.



NOTES: (1) Enable $=$ pin open or TTL high. (2) Ground sync if not used.

$$
\begin{aligned}
& \text { * Optional Filtering } \\
& \text { For } L_{O} \\
& 0 \leq L_{O}<10 \mu H \\
& C_{O}<1 \mu \mathrm{~F} \\
& \text { For } L_{O} \\
& L_{O} \geq 10 \mu \mathrm{H},<10 \Omega \\
& C_{O} \leq 10 \mu \mathrm{~F}
\end{aligned}
$$

FIGURE 1. Signal and Power Connections.

## THEORY OF OPERATION

The block diagram on the front page shows the isolation amplifier's synchronized signal and power configuration, which eliminate beat frequency interference. A proprietary 800 kHz oscillator chip, power MOSFET transformer drivers, patented square core wirebonded transformer, and single chip diode bridge provide power to the output side of the isolation amplifier as well as external loads. The signal channel capacitively couples a duty-cycle encoded signal across the ceramic high-voltage barrier built into the package. A proprietary transmitter-receiver pair of integrated ciícuits, laseri tuimmed at waferi levèl, and coupled thuough a pair of matched "fringe" capacitors, results in a simple, reliable design.

## SIGNAL AND POWER CONNECTIONS

Figure 1 shows the proper power supply and signal connections. All power supply pins should be bypassed as shown with the $\pi$ filter for $+\mathrm{V}_{\mathrm{CCI}}$, an option recommended if more than $\pm 15 \mathrm{~mA}$ are drawn from the isolated supply. Separate rectifier output pins ( $\pm \mathrm{V}_{\mathrm{CC} 2}$ ) and amplifier supply input pins $\left( \pm \mathrm{V}_{\mathrm{c}}\right)$ allow additional ripple filtering and/or regulation. The separate input common pin and output sense are low current inputs tied to the signal source ground, and output load, respectively, to minimize errors due to IR drop in long conductors. Otherwise, connect Com 1 to Gnd 1, and Sense to $\mathrm{V}_{\text {out }}$ at the ISO113 socket. The enable pin may be left open if the ISO113 is continuously operated. If not, a TTL low level will disable the internal DC/DC converter. The Sync input must be grounded for unsynchronized operation while a 1.2 MHz to 2 MHz TTL clock signal provides synchronization of multiple units.

The ISO113 isolation amplifier contains a transformercoupled DC/DC converter that is powered from the input side of the isolation amplifier. All power supply pins (2, 4, $13,14,15$, and 16) of the ISO113 have an internal $0.1 \mu \mathrm{~F}$ capacitor to ground. $L_{1}$ is used to slow down fast changes in the input current to the $\mathrm{DC} / \mathrm{DC}$ converter. $\mathrm{C}_{1}$ is used to help regulate the voltage ripple caused by the current demands of the converter. $\mathrm{L}_{1}, \mathrm{C}_{1}$, and $\mathrm{C}_{2}$ are optional, however, recommended for low noise applications.
The $\mathrm{DC} / \mathrm{DC}$ converter creates an unregulated $\pm 15 \mathrm{~V}$ output to $\pm \mathrm{V}_{\mathrm{CC} 2}$. If the ISO113 is the only device using the DC/DC converter for power, pins 13 and 14 and pins 15 and 16 can be connected directly without $\mathrm{C}_{\mathrm{O}}$ or $\mathrm{L}_{\mathrm{O}}$ in the circuit. If an external capacitor is used in this configuration, it should not exceed $1 \mu \mathrm{~F}$. This configuration is possible because the isolation amplifier and the DC/DC converter are synchronized internally.
If additional devices are powered by the DC/DC converter of the ISO113, the application may require that the ripple voltage of the ISO113 converter be attenuated, in which case, $\mathrm{L}_{\mathrm{o}}$ and $\mathrm{C}_{\mathrm{o}}$ should be added to the circuit. The inductor is used to attenuate the ripple current and a higher value capacitor can be used to reduce the ripple voltage even further.

## OPTIONAL GAIN AND OFFSET ADJUSTMENTS

Rated gain accuracy and offset performance can be achieved with no external adjustments, but the circuit of Figure 2a may be used to provide a gain trim of $\pm 0.5 \%$ for the values shown. Greater range may be provided by increasing the size of $R_{1}$ and $\mathrm{R}_{2}$. Every $2 \mathrm{k} \Omega$ increase in $\mathrm{R}_{1}$ will give an additional $1 \%$


FIGURE 2a. Gain Adjust.


FIGURE 2b. Gain Setting.
adjustment range, with $R_{2} \geq 2 R_{1}$. If safety or convenience dictate location of the adjustment potentiometer on the other side of the barrier from the position shown in Figure 2a, the position of $R_{1}$ and $R_{2}$ may be reversed.
Gains greater than 1 may be obtained by using the circuit of Figure 2b. Note that the effect of input referred errors will be multiplied at the output in proportion to the increase in gain. Also, the small-signal bandwidth will be decreased in inverse proportion to the increase in gain. In most instances, a precision gain block at the input of the isolation amplifier will provide better overall performance.
Figure 3 shows a method for trimming $\mathrm{V}_{\mathrm{oS}}$ of the ISO113. This circuit may be applied to Signal Com1. With the values shown, $\pm 15 \mathrm{~V}$ supplies and unity gain, the circuit will provide $\pm 150 \mathrm{mV}$ adjustment range and 0.25 mV resolution with a typical trim potentiometer. The output will have some sensitivity to power supply variations. For a $\pm 100 \mathrm{mV}$ trim, power supply sensitivity is $8 \mathrm{mV} / \mathrm{V}$ at the output.


FIGURE 3. $\mathrm{V}_{\text {os }}$ Adjust.

## OPTIONAL OUTPUT FILTER

Figure 4 shows an optional output ripple filter that reduces the 800 kHz ripple voltage to $<5 \mathrm{mVp}$-p without compromising DC performance. The small signal bandwidth is extended above 30 kHz as a result of this compensation.


FIGURE 4. Ripple Reduction.

## MULTICHANNEL SYNCHRONIZATION

Synchronization of multiple ISO113s can be accomplished by connecting pin 3 of each device to an external TTL level oscillator, as shown in Figure 7. The PWS750-1 oscillator is convenient because its nominal synchronizing output frequency is 1.6 MHz , resulting in a 800 kHz carrier in the ISO113 (its nominal unsynchronized value). The open collector output typically switches 7.5 mA to a 0.2 V low level so that the external pull up resistor can be chosen for different pull-up voltages as shown in Figure 7. The number of channels synchronized by one PWS750-1 is determined by the total capacitance of the sync voltage conductors. They must be less than 1000 pF to ensure TTL level switching at 800 kHz . At higher frequencies the capacitance must be proportionally lower.
Customers can supply their own TTL level synchronization logic, provided the frequency is between 1.2 MHz and 2 MHz , and the duty cycle is greater than $25 \%$.

Single or multichannel synchronization with reduced power dissipation for applications requiring less than $\pm 15 \mathrm{~mA}$ from $\mathrm{V}_{\mathrm{CC} 1}$ is accomplished by driving both the Sync input pin (3) and Enable pin (1) with the TTL oscillator as shown in Figure 5.


FIGURE 5. Reduced Power Dissipation.

## ISOLATION BARRIER VOLTAGE

The typical performance of the ISO113 under conditions of barrier voltage stress is indicated in the first two performance curves-Recommended Range of Isolation Voltage and IMR/ Leakage vs Frequency. At low barrier modulation

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

levels, errors can be determined by the IMRR characteristic. At higher barrier voltages, typical performance is obtained as long as the dv/dt across the barrier is below the shaded area in the first curve. Otherwise, the signal channel will be interrupted, causing the output to distort, and/or shift DC level. This condition is temporary, with normal operation resuming as soon as the transient subsides. Permanent damage to the integrated circuits occurs only if transients exceed $20 \mathrm{kV} / \mu \mathrm{s}$. Even in this extreme case, the barrier integrity is assured.

## HIGH VOLTAGE TESTING

The ISO113 was designed to reliably operate with 1500 Vrms continuous isolation barrier voltage. To confirm barrier integrity, a two-step breakdown test is performed on $100 \%$ of the units. First, an 5657 V peak, 60 Hz barrier potential is applied for 10 s to verify that the dielectric strength of the insulation is above this level. Following this exposure, a $1500 \mathrm{Vrms}, 60 \mathrm{~Hz}$ potential is applied for one minute to conform to UL1244. Life-test results show reliable operation under continuous rated voltage and maximum operating temperature conditions.

## APPLICATIONS



NOTES: (1) PWS750-1 can sync > 20 ISO113s. (2) Bypass supplies as shown in Figure 1.
FIGURE 7. Synchronized-Multichannel Isolation.

## Precision Low Cost ISOLATION AMPLIFIER

## FEATURES

- 100\% TESTED FOR PARTIAL DISCHARGE
- ISO120: Rated 1500Vrms
- ISO121: Rated 3500Vrms
- HIGH IMR: 115 dB at $\mathbf{6 0 H z}$
- USER CONTROL OF CARRIER FREQUENCY
- LOW NONLINEARITY: $\pm 0.01 \%$ max
- BIPOLAR OPERATION: $V_{0}= \pm 10 \mathrm{~V}$
0.3"-WIDE 24-PIN HERMETIC DIP, ISO120
- SYNCHRONIZATION CAPABILITY
- WIDE TEMP RANGE: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (ISO120)


## DESCRIPTION

The ISO120 and ISO121 are precision isolation amplifiers incorporating a novel duty cycle modulationdemodulation technique. The signal is transmitted digitally across a 2 pF differential capacitive barrier. With digital modulation the barrier characteristics do not affect signal integrity, which results in excellent reliability and good high frequency transient immunity across the barrier. Both the amplifier and barrier capacitors are housed in a hermetic DIP. The ISO120 and ISO121 differ only in package size and isolation voltage rating.
These amplifiers are easy to use. No external components are required for 60 kHz bandwidth. With the addition of two external capacitors, precision specifications of $0.01 \%$ max nonlinearity and $150 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max $\mathrm{V}_{\text {os }}$ drift are guaranteed with 6 kHz bandwidth. A power supply range of $\pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ and low quiescent current make these amplifiers ideal for a wide range of applications.

## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL: Transducer Isolator for Thermocouples, RTDs, Pressure Bridges, and Flow Meters, 4mA to 20 mA Loop Isolation
- GROUND LOOP ELIMINATION
- MOTOR AND SCR CONTROL
- POWER MONITORING
- ANALYTICAL MEASUREMENTS
- BIOMEDICAL MEASUREMENTS
- DATA ACQUISITION
- TEST EQUIPMENT


[^54] Tel: (602) 746-1111 • Twx: 910-952-1111 - Cable: BBRCORP - Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

ELECTRICAL
At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}: \mathrm{V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}= \pm 15 \mathrm{~V}$ : and $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$, unless otherwise noted.

| PARAMETER | CONDITIONS | ISO120BG, ISO121BG |  |  | ISO120G, ISO120SG ${ }^{(4)}$, ISO121G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ISOLATION <br> Voltage Rated Continuous ISO120: AC 60 Hz | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ $\mathrm{T}_{\text {MIN }}$ t $\mathrm{T}_{\text {MAX }}$ $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ 1s; Partial Discharge $\leq 5 \mathrm{pC}$ 1s; Partial Discharge $\leq 5 \mathrm{pC}$ 1500Vrms 3500 Vrms $\mathrm{V}_{\text {isO }}=240 \mathrm{Vrms}, 60 \mathrm{~Hz}$ | $\begin{aligned} & 1500 \\ & 2121 \\ & 3500 \\ & 4950 \\ & 2500 \\ & 5600 \end{aligned}$ | $\begin{gathered} 115 \\ 160 \\ 115 \\ 160 \\ 10^{14} \\| 2 \\ 0.18 \end{gathered}$ | 0.5 |  |  |  | Vrms <br> VDC <br> Vrms <br> VDC <br> Vrms <br> Vrms <br> dB <br> dB <br> dB <br> dB $\Omega \\| \mathrm{pF}$ $\mu$ Arms |
| GAIN(4) <br> Nominal Gain <br> Gain Error <br> Gain vs Temperature <br> Nonlinearity <br> Nominal Gain <br> Gain Error <br> Gain vs Temperature <br> Nonlinearity | $\begin{gathered} \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ \mathrm{C}_{1}=\mathrm{C}_{2}=1000 \mathrm{pF} \\ \mathrm{C}_{1}=\mathrm{C}_{2}=0 \end{gathered}$ |  | $\begin{gathered} 1 \\ \pm 0.04 \\ \pm 5 \\ \pm 0.005 \\ 1 \\ \pm 0.04 \\ \pm 40 \\ \pm 0.02 \end{gathered}$ | $\begin{gathered} \pm 0.1 \\ \pm 20 \\ \pm 0.01 \\ \pm 0.25 \\ \pm 0.1 \end{gathered}$ |  | $\begin{gathered} 1 \\ \pm 0.05 \\ \pm 10 \\ \pm 0.01 \\ 1 \\ \pm 0.05 \\ \pm 40 \\ \pm 0.04 \end{gathered}$ | $\begin{gathered} \pm 0.25 \\ \pm 40 \\ \pm 0.05 \\ \pm 0.25 \\ \\ \pm 0.1 \end{gathered}$ | V/V <br> \%FSR <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> \%FSR <br> V/V <br> \%FSR <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> \%FSR |
| INPUT OFFSET VOLTAGE ${ }^{(4)}$ <br> Initial Offset <br> vs Temperature <br> Initial Offset <br> vs Temperature <br> Initial Offset <br> vs Supply <br> Noise | $\begin{gathered} \mathrm{C}_{1}=\mathrm{C}_{2}=1000 \mathrm{pF} \\ \mathrm{C}_{1}=\mathrm{C}_{2}=0 \\ \pm \mathrm{V}_{\mathrm{s} 1} \text { or } \pm \mathrm{V}_{\mathrm{S} 2}= \pm 4.5 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \pm 5 \\ \pm 100 \\ \pm 25 \\ \pm 250 \\ \\ \pm 2 \\ 4 \end{gathered}$ | $\begin{gathered} \pm 25 \\ \pm 150 \\ \pm 100 \end{gathered}$ |  | $\begin{gathered} \pm 10 \\ \pm 150 \\ \pm 40 \\ \pm 500 \\ \\ \pm 2 \\ 4 \end{gathered}$ | $\begin{gathered} \pm 50 \\ \pm 400 \\ \pm 100 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} / \mathrm{V} \\ \mu \mathrm{~V} / \sqrt{\mathrm{Hz}} \end{gathered}$ |
| INPUT <br> Voltage Range ${ }^{(1)}$ Resistance |  | $\pm 10$ | $\begin{aligned} & \pm 15 \\ & 200 \end{aligned}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{k} \Omega \end{gathered}$ |
| OUTPUT <br> Voltage Range Current Drive Capacitive Load Drive Ripple Voltage ${ }^{(2)}$ |  | $\begin{gathered} \pm 10 \\ \pm 5 \end{gathered}$ | $\begin{gathered} \pm 12.5 \\ \pm 15 \\ 0.1 \\ 10 \end{gathered}$ |  | * | * |  | $\begin{gathered} V \\ m A \\ \mu \mathrm{~F} \\ \mathrm{mVp}-\mathrm{p} \end{gathered}$ |
| FREQUENCY RESPONSE <br> Small Signal Bandwith <br> Slew Rate <br> Settling Time <br> 0.1\% <br> 0.01\% <br> Overload Recovery Time ${ }^{(3)}$ | $\begin{gathered} \mathrm{C}_{1}=\mathrm{C}_{2}=0 \\ \mathrm{C}_{1}=\mathrm{C}_{2}=1000 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ \mathrm{C}_{2}=100 \mathrm{pF} \\ \mathrm{C}_{1}=\mathrm{C}_{2}=1000 \mathrm{pF} \end{gathered}$ <br> 50\% Output Overload, $C_{1}=C_{2}=0$ |  | $\begin{gathered} 60 \\ 6 \\ 2 \\ 50 \\ 550 \\ 150 \end{gathered}$ |  |  |  |  | kHz kijz V/ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| POWER SUPPLIES <br> Rated Voltage Voltage Range Quiescent Current: $\mathrm{V}_{\mathrm{S} 1}$ $V_{s 2}$ |  | $\pm 4.5$ | $\begin{array}{r} 15 \\ \pm 4.0 \\ \pm 5.0 \end{array}$ | $\begin{aligned} & \pm 18 \\ & \pm 5.5 \\ & \pm 6.5 \end{aligned}$ | * |  | * | $\begin{gathered} V \\ V \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification: BG and G $\mathrm{SG}^{(4)}$ <br> Operating <br> Storage $\begin{array}{r} \theta_{\mathrm{JA}}: \begin{array}{l} \text { ISO120 } \\ \text { ISO121 } \end{array} \end{array}$ |  | $\begin{aligned} & -25 \\ & -25 \\ & -55 \\ & -65 \end{aligned}$ | $\begin{aligned} & 40 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{gathered} 85 \\ 85 \\ 125 \\ 150 \end{gathered}$ | $\begin{aligned} & -25 \\ & -55 \\ & -55 \\ & -55 \end{aligned}$ | $\begin{aligned} & 40 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{gathered} 85 \\ 125 \\ 125 \\ 150 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

*Specifications same as ISO120BG, ISO121BG.
NOTE: (1) Input voltage range $= \pm 10 \mathrm{~V}$ for $\mathrm{V}_{\mathrm{S} 1}, \mathrm{~V}_{\mathrm{s} 2}= \pm 4.5 \mathrm{VDC}$ to $\pm 18 \mathrm{VDC}$. (2) Ripple frequency is at carrier frequency. (3) Overload recovery is approximately three times the settling time for other values of $\mathrm{C}_{2}$. (4) The SG-grade is specified $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; performance of the SG in the $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range is the same as the BG-grade.

# For Immediate Assistance, Contact Your Local Salesperson 

## ABSOLUTE MAXIMUM RATINGS



## PACKAGE INFORMATION(1)

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :--- | :---: |
| ISO120G | 24-Pin DIP | 225 |
| ISO120BG | 24-Pin DIP | 225 |
| ISO120SG | 24-Pin DIP | 225 |
| ISO121G | 40-Pin DIP | 206 |
| ISO121BG | 40-Pin DIP | 206 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## CONNECTION DIAGRAM



ORDERING INFORMATION

| MODEL | TEMPERATURE |
| :--- | :---: |
| RANGE |  |
| ISO120G | $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| ISO120BG | $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| ISO120SG | -55 C to $125^{\circ} \mathrm{C}$ |
| ISO121G | $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| ISO121BG | $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

## ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are s without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not at any BURR-BROWN product for use in life support devices and/or systems.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}= \pm 15 \mathrm{~V}$; and $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$, unless otherwise noted.

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}= \pm 15 \mathrm{~V}$; and $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$, unless otherwise noted.







STEP RESPONSE


## THEORY OF OPERATION

The ISO120 and ISO121 isolation amplifiers comprise input and output sections galvanically isolated by matched 1 pF capacitors built into the ceramic barrier. The input is dutycycle modulated and transmitted digitally across the barrier. The output section receives the modulated signal, converts it back to an analog voltage and removes the ripple component inherent in the demodulation. The input and output sections are laser-trimmed for exceptional matching of circuitry common to both input and output sections.

## FREE-RUNNING MODE

An input amplifier (A1, Figure1) integrates the difference between the input current $\left(\mathrm{V}_{\mathrm{IN}} / 200 \mathrm{k} \Omega\right)$ and a switched $\pm 100 \mu \mathrm{~A}$ current source. This current source is implemented by a switchable $200 \mu \mathrm{~A}$ source and a fixed $100 \mu \mathrm{~A}$ current sink. To understand the basic operation of the input section, assume that $\mathrm{V}_{\mathrm{IN}}=0$. The integrator will ramp in one direction until the comparator threshold is exceeded. The comparator and sense amp will force the current source to switch; the resultant signal is a triangular waveform with a $50 \%$ duty cycle. If $\mathrm{V}_{\mathrm{IN}}$ changes, the duty cycle of the integrator will change to keep the average DC value at the output of A1 near zero volts. This action converts the input voltage to a duty-cycle modulated triangular waveform at the output of A1 near zero volts. This action converts the input voltage to a duty-cycle modulated triangular waveform at the output of A1 with a frequency determined by the internal 150 pF capacitor. The comparator generates a fast rise time square wave that is simultaneously fed back to keep A1 in charge balance and also across the barrier to a differential sense amplifier with high common-mode rejection characteristics. The sense amplifier drives a switched current source surrounding A2. The output stage balances the duty-cycle modulated current against the feedback current through the $200 \mathrm{k} \Omega$ feedback resistor, resulting in an average value at the Sense pin equal to $\mathrm{V}_{\mathrm{IN}}$. The sample and hold amplifiers in the output feedback loop serve to remove undesired ripple voltages inherent in the demodulation process.


## SYNCHRONIZED MODE

A unique feature of the ISO120 and ISO121 is the ability to synchronize the modulator to an external signal source. This capability is useful in eliminating trouble-some beat frequencies in multi-channel systems and in rejecting AC signals and their harmonics. To use this feature, external capacitors are connected at $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ (Figure 1) to change the free-running carrier frequency. An external signal is applied to the Ext Osc pin. This signal forces the current source to switch at the frequency of the external signal. If $\mathrm{V}_{\mathrm{IN}}$ is zero, and the external source has a $50 \%$ duty cycle, operation proceeds as described above, except that the switching frequency is that of the external source. If the external signal has a duty cycle other than $50 \%$, its average value is not zero. At start-up, the current source does not switch until the integrator establishes an output equal to the average DC value of the external signal. At this point, the external signal is able to trigger the current source, producing a triangular waveform, symmetrical about the new DC value, at the output of A 1 . For $\mathrm{V}_{\mathrm{IN}}=0$, this waveform has a $50 \%$ duty cycle. As $\mathrm{V}_{\text {IN }}$ varies, the waveform retains its DC offset, but varies in duty cycle to maintain charge balance around A 1 . Operation of the demodulator is the same as outlined above.

## Synchronizing to a Sine or Triangle Wave External Clock

The ideal external clock signal for the ISO120/121 is a $\pm 4 \mathrm{~V}$ sine wave or $\pm 4 \mathrm{~V}, 50 \%$ duty-cycle triangle wave. The ext osc pin of the ISO120/121 can be driven directly with a $\pm 3 \mathrm{~V}$ to $\pm 5 \mathrm{~V}$ sine or $25 \%$ to $75 \%$ duty-cycle triangle wave and the ISO amp's internal modulator/demodulator circuitry will synchronize to the signal.
Synchronizing to signals below 400 kHz requires the addition of two external capacitors to the ISO120/121. Connect one capacitor in parallel with the internal modulator capacitor and connect the other capacitor in parallel with the internal demodulator capacitor as shown in Figure 1.


FIGURE 1. Block Diagram.

The value of the external modulator capacitor, $\mathrm{C}_{1}$, depends on the frequency of the external clock signal. Table I lists recommended values.

| EXTERNAL CLOCK <br> FREQUENCY RANGE | C $_{1}$, C $_{2}$ ISO120/121 <br> MODULATOR, DEMODULATOR <br> EXTERNAL CAPACITOR |
| :---: | :---: |
| 400 kHz to 700 kHz | none |
| 200 kHz to 400 kHz | 500 pF |
| 100 kHz to 200 kHz | 1000 pF |
| 50 kHz to 100 kHz | 2200 pF |
| 20 kHz to 50 kHz | 4700 pF |
| 10 kHz to 20 kHz | $0.01 \mu \mathrm{~F}$ |
| 5 kHz to 10 kHz | $0.022 \mu \mathrm{~F}$ |

TABLE I. Recommended ISO120/121 External Modulator/ Demodulator Capacitor Values vs External Clock Frequency.

The value of the external demodulator capacitor, $\mathrm{C}_{2}$, depends on the value of the external modulator capacitor. To assure stability, $\mathrm{C}_{2}$ must be greater than $0.8 \cdot \mathrm{C}_{1}$. A larger value for $\mathrm{C}_{2}$ will decrease bandwidth and improve stability:

$$
\mathrm{f}_{-3 \mathrm{~dB}} \approx \frac{1.2}{200 \mathrm{k} \Omega\left(150 \mathrm{pF}+\mathrm{C}_{2}\right)}
$$

Where:
$\mathrm{f}_{-3 \mathrm{~dB}} \approx-3 \mathrm{~dB}$ bandwidth of ISO amp with external $\mathrm{C}_{2}(\mathrm{~Hz})$
$\mathrm{C}_{2}=$ External demodulator capacitor (f)
For example, with $\mathrm{C}_{2}=0.01 \mu \mathrm{~F}$, the $\mathrm{f}_{-3 \mathrm{~dB}}$ bandwidth of the ISO120/121 is approximately 600 Hz .

## Synchronizing to a 400kHz to 700kHz

 Square-Wave External ClockAt frequencies above 400 kHz , an internal clamp and filter provides signal conditioning so that a square-wave signal can be used to directly drive the ISO120/121. A square-wave external clock signal can be used to directly drive the ISO120/ 121 ext osc pin if: the signal is in the 400 kHz to 700 kHz frequency range with a $25 \%$ to $75 \%$ duty cycle, and $\pm 3 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ level. Details of the internal clamp and filter circuitry are shown in Figure 1.

## Synchronizing to a $10 \%$ to $90 \%$ Duty-cycle External Clock

With the addition of the signal conditioning circuit shown in Figure 2, any $10 \%$ to $90 \%$ duty-cycle square-wave signal can be used to drive the ISO120/121 ext osc pin. With the values shown, the circuit can be driven by a 4 Vp -p TTL signal. For a higher or lower voltage input, increase or decrease the $1 \mathrm{k} \Omega$ resistor, $R_{x}$, proportionally. e.g. for a $\pm 4 \mathrm{~V}$ square wave ( $8 \mathrm{Vp}-\mathrm{p}$ ) $\mathrm{R}_{\mathrm{x}}$ should be increased to $2 \mathrm{k} \Omega$.
The value of $C_{x}$ used in the Figure 2 circuit depends on the frequency of the external clock signal. Table II shows recommended capacitor values.
Note: For external clock frequencies below 400 kHz , external modulator/demodulator capacitors are required on the ISO120/121 as before.


FIGURE 2. Square Wave to Triangle Wave Signal Conditioner for Driving ISO120/121 Ext Osc Pin.

| EXTERNAL CLOCK <br> FREQUENCY RANGE | C $_{\mathbf{x}}$ |
| :---: | :---: |
| 400 kHz to 700 kHz | 30 pF |
| 200 kHz to 400 kHz | 180 pF |
| 100 kHz to 200 kHz | 680 pF |
| 50 kHz to 100 kHz | 1800 pF |
| 20 kHz to 50 kHz | 3300 pF |
| 10 kHz to 20 kHz | $0.01 \mu \mathrm{~F}$ |
| 5 kHz to 10 kHz | $0.022 \mu \mathrm{~F}$ |

TABLE II. Recommended $C_{x}$ Values vs Frequency for Figure 2 Circuit.

## BASIC OPERATION

## Signal and Power Connections

Figure 3 shows proper power and signal connections. Each power supply pin should be bypassed with $1 \mu \mathrm{~F}$ tantalum capacitor located as close to the amplifier as possible. All ground connections should be run independently to a common point if possible. Signal Common on both input and output sections provide a high-impedance point for sensing signal ground in noisy applications. Signal Common must have a path to ground for bias current return and should be maintained within $\pm 1 \mathrm{~V}$ of Gnd. The output sense pin may be
connected directly to $\mathrm{V}_{\text {out }}$ or may be connected to a remote load to eliminate errors due to IR drops. Pins are provided for use of external integrator capacitors. The $\mathrm{C}_{1 \mathrm{H}}$ and $\mathrm{C}_{2 \mathrm{H}}$ pins are connected to the integrator summing junctions and are therefore particularly sensitive to external pickup. This sensitivity will most often appear as degraded IMR or PSR performance. AC or DC currents coupled into these pins results in $V_{\text {ERROR }}=I_{\text {ERROR }} \times 200 \mathrm{k} \Omega$ at the output. Guarding of these pins to their respective Signal Common, or $\mathrm{C}_{1 \mathrm{~L}}$ and $\mathrm{C}_{2 \mathrm{~L}}$ is strongly recommended. For similar reasons, long traces or physically large capacitors are not desirable. If wound-foil capacitors are used, the outside foil should be connected to $\mathrm{C}_{1 \mathrm{~L}}$ and $\mathrm{C}_{2 \mathrm{~L}}$, respectively.

## Optional Gain and Offset Adjustments

Rated gain accuracy and offset performance can be achieved with no external adjustments, but the circuit of Figure 4a may be used to provide a gain trim of $\pm 0.5 \%$ for values shown; greater range may be provided by increasing the size of $R_{1}$ and $R_{2}$. Every $2 k \Omega$ increase in $R_{1}$ will give an additional $1 \%$ adjustment range, with $R_{2} \geq 2 R_{1}$. If safety or convenience dictates location of the adjustment potentiometer on the other side of the barrier from the position shown in Figure 4a, the positions of $R_{1}$ and $R_{2}$ may be reversed. Gains greater than one may be obtained by using the circuit of Figure 4 b . Note that the effect of input offset errors will be multiplied at the output in proportion to the increase in gain. Also, the small-signal bandwidth will be decreased in inverse proportion to the increase in gain. In most instances, a precision gain block at the input of the isolation amplifier will provide better overall performance.
Figure 5 shows a method for trimming $\mathrm{V}_{\mathrm{os}}$ of the ISO120 and ISO121. This circuit may be applied to either Signal Com (input or output) as desired for safety or convenience. With the values shown, $\pm 15 \mathrm{~V}$ supplies and unity gain, the circuit will provide $\pm 150 \mathrm{mV}$ adjustment range and 0.25 mV


FIGURE 3. Power and Signal Connections.
resolution with a typical trim potentiometer. The output will have some sensitivity to power supply variations. For a $\pm 100 \mathrm{mV}$ trim, power supply sensitivity is $8 \mathrm{mV} / \mathrm{V}$ at the output.


FIGURE 4a. Gain Adjust.


FIGURE 4b. Gain Setting.


FIGURE 5. $\mathrm{V}_{\text {os }}$ Adjust.

## CARRIER FREQUENCY CONSIDERATIONS

As previously discussed, the ISO120 and ISO121 amplifiers transmit the signal across the iso-barrier by a duty-cycle modulation technique. This system works like any linear amplifier for input signals having frequencies below one half the carrier frequency, $\mathrm{f}_{\mathrm{c}}$. For signal frequencies above $\mathrm{f}_{\mathrm{c}} / 2$, the behavior becomes more complex. The Signal Response vs Carrier Frequency performance curve describes this behavior graphically. The upper curve illustrates the response for input signals varying from $D C$ to $f_{c} / 2$. At input frequencies at or above $f_{C} / 2$, the device generates an output signal component that varies in both amplitude and frequency, as shown by the lower curve. The lower horizontal scale shows the periodic variation in the frequency of the output component. Note that at the carrier frequency and its harmonics, both the frequency and amplitude of the response go the zero. These characteristics can be exploited in certain applications. It should be noted that when $\mathrm{C}_{1}$ is zero, the carrier frequency is nominally 500 kHz and the -3 dB point of the amplifier is 60 kHz . Spurious signals at the
output are not significant under these circumstances unless the input signal contains significant components above 250 kHz .

There are two ways to use these characteristics. One is to move the carrier frequency low enough that the troublesome signal components are attenuated to an acceptable level as shown in Signal Response vs Carrier Frequency. This in effect limits the bandwidth of the amplifier. The Synchronization Range performance curve shows the relationship between carrier frequency and the value of $\mathrm{C}_{1}$. To maintain stability, $\mathrm{C}_{2}$ must also be connected and must be equal to or larger in value than $\mathrm{C}_{1} \cdot \mathrm{C}_{2}$ may be further increased in value for additional attenuation of the undesired signal components and provides the additional benefit of reducing the residual carrier ripple at the output. See the Bandwidth vs $\mathrm{C}_{2}$ performance curve.
When periodic noise from external sources such as system clocks and DC/DC converters are a problem, ISO120 and ISO121 can be used to reject this noise. The amplifier can be synchronized to an external frequency source, $\mathrm{f}_{\mathrm{EXT}}$, placing the amplifier response curve at one of the frequency and amplitude nulls indicated in the Signal Response vs Carrier Frequency performance curve. For proper synchronization, choose $\mathrm{C}_{1}$ as shown in the Synchronization Range performance curve. Remember that $C_{2} \geq C_{1}$ is a necessary condition for stability of the isolation amplifier. This curve shows the range of lock at the fundamental frequency for a 4 V sinusoidal signal source. The applications section shows the ISO120 and ISO121 synchronized to isolation power supplies, while Figure 6 shows circuitry with opto-isolation suitable for driving the Ext Osc input from TTL levels.


FIGURE 6. Synchronization with Isolated Drive Circuit for Ext Osc Pin.

## ISOLATION MODE VOLTAGE

Isolation mode voltage (IMV) is the voltage appearing between isolated grounds Gnd 1 and Gnd 2. IMV can induce error at the output as indicated by the plots of IMV vs Frequency. It should be noted that if the IMV frequency exceeds $\mathrm{f}_{\mathrm{C}} / 2$, the output will display spurious outputs in a manner similar to that described above, and the amplifier response will be identical to that shown in the Signal Response vs Carrier Frequency performance curve. This occurs

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

because IMV-induced errors behave like input-referred error signals. To predict the total IMR, divide the isolation voltage by the IMR shown in IMR vs Frequency performance curve and compute the amplifier response to this input-referred error signal from the data given in the Signal Response vs Carrier Frequency performance curve. Due to effects of very high-frequency signals, typical IMV performance can be achieved only when $\mathrm{dV} / \mathrm{dT}$ of the isolation mode voltage falls below $1000 \mathrm{~V} / \mu \mathrm{s}$. For convenience, this is plotted in the typical performance curves for the ISO120 and ISO121 as a function of voltage and frequency for sinusoidal voltages. When $\mathrm{dV} / \mathrm{dT}$ exceeds $1000 \mathrm{~V} / \mu \mathrm{s}$ but falls below $20 \mathrm{kV} / \mu \mathrm{s}$, performance may be degraded. At rates of change above $20 \mathrm{kV} / \mu \mathrm{s}$, the amplifier may be damaged, but the barrier retains its full integrity. Lowering the power supply voltages below $\pm 15 \mathrm{~V}$ may decrease the $\mathrm{dV} / \mathrm{dT}$ to $500 \mathrm{~V} / \mu \mathrm{s}$ for typical performance, but the maximum $\mathrm{dV} / \mathrm{dT}$ of $20 \mathrm{kV} / \mu \mathrm{s}$ remains unchanged.
Leakage current is determined solely by the impedance of the 2 pF barrier capacitance and is plotted in the Isolation Leakage Current vs Frequency curve.

## ISOLATION VOLTAGE RATINGS

Because a long-term test is impractical in a manufacturing situation, the generally accepted practice is to perform a production test at a higher voltage for some shorter time. The relationship between actual test voltage and the continuous derated maximum specification is an important one. Historically, Burr-Brown has chosen a deliberately conservative one: $\mathrm{V}_{\text {TEST }}=(2 \mathrm{X} \mathrm{ACrms}$ continuous rating $)+1000 \mathrm{~V}$ for 10 seconds, followed by a test at rated ACrms voltage for one minute. This choice was appropriate for conditions where system transients are not well defined.

Recent improvements in high-voltage stress testing have produced a more meaningful test for determining maximum permissible voltage ratings, and Burr-Brown has chosen to apply this new technology in the manufacture and testing of the ISOI'20 and İSOIzi.

## Partial Discharge

When an insulation defect such as a void occurs within an insulation system, the defect will display localized corona or ionization during exposure to high-voltage stress. This ionization requires a higher applied voltage to start the discharge and lower voltage to maintain it or extinguish it once started. The higher start voltage is known as the inception voltage, while the extinction voltage is that level of voltage stress at which the discharge ceases. Just as the total insulation system has an inception voltage, so do the individual voids. A voltage will build up across a void until its inception voltage is reached, at which point the void will ionize,
effectively shorting itself out. This action redistributes electrical charge within the dielectric and is known as partial discharge. If, as is the case with AC, the applied voltage gradient across the device continues to rise, another partial discharge cycle begins. The importance of this phenomenon is that, if the discharge does not occur, the insulation system retains its integrity. If the discharge begins, and is allowed to continue, the action of the ions and electrons within the defect will eventually degrade any organic insulation system in which they occur. The measurement of partial discharge is still useful in rating the devices and providing quality control of the manufacturing process. Since the ISO120 and ISO121 do not use organic insulation, partial discharge is non-destructive.

The inception voltage for these voids tends to be constant, so that the measurement of total charge being redistributed within the dielectric is a very good indicator of the size of the voids and their likelihood of becoming an incipient failure. The bulk inception voltage, on the other hand, varies with the insulation system, and the number of ionization defects and directly establishes the absolute maximum voltage (transient) that can be applied across the test device before destructive partial discharge can begin. Measuring the bulk extinction voltage provides a lower, more conservative voltage from which to derive a safe continuous rating. In production, measuring at a level somewhat below the expected inception voltage and then derating by a factor related to expectations about system transients is an accepted practice.

## Partial Discharge Testing

Not only does this test method provide far more qualitative information about stress-withstand levels than did previous stress tests, but it provides quantitative measurements from which quality assurance and control measures can be based. Tests similar to this test have been used by some manufacturers, such as those of high-voltage power distribution equipment, for some time, but they employed a simple measurement of RF noise to detect ionization. This meinod was not quantitative with regard to energy of the discharge, and was not sensitive enough for small components such as isolation amplifiers. Now, however, manufacturers of HV test equipment have developed means to quantify partial discharge. VDE, the national standards group in Germany and an acknowledged leader in high-voltage test standards, has developed a standard test method to apply this powerful technique. Use of partial discharge testing is an improved method for measuring the integrity of an isolation barrier.

To accommodate poorly-defined transients, the part under test is exposed to voltage that is 1.6 times the continuousrated voltage and must display $\leq 5 \mathrm{pC}$ partial discharge level in a $100 \%$ production test.

EB
Burr-Brown IC Data Book-Linear Products

## For Immediate Assistance, Contact Your Local Salesperson

## APPLICATIONS

The ISO120 and ISO121 isolation amplifiers are used in three categories of applications:

1. Accurate isolation of signals from high voltage ground potentials,
2. Accurate isolation of signals from severe ground noise and,
3. Fault protection from high voltages in analog measurements.
Figures 7 through 12 show a variety of Application Circuits.

## APPLICATION CIRCUITS



FIGURE 7. Eight-channel Isolated 0-20mA Loop Driver.

Or, Call Customer Service at 1-800-548-6132 (USA Only)


FIGURE 8. Isolated Powerline Monitor.


FIGURE 9. Right-Leg Driven ECG Amplifier (with defibrillator protection and calibration).

## For Immediate Assistance, Contact Your Local Salesperson



FIGURE 10. Battery Monitor for a 600 V Battery Power System.


FIGURE 11. Isolated 4-20mA Instrument Loop. (RTD shown).

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 12. Synchronized-Multichannel Isolation System.


## Precision Lowest Cost ISOLATION AMPLIFIER

## FEATURES

## 100\% TESTED FOR HIGH-VOLTAGE

 BREAKDOWN- RATED 1500Vrms
- HIGH IMR: 140 dB at $\mathbf{6 0 H z}$
- BIPOLAR OPERATION: $\mathrm{V}_{\mathrm{o}}= \pm 10 \mathrm{~V}$
- 16-PIN PLASTIC DIP AND 28-LEAD SOIC
- EASE OF USE: Fixed Unity Gain Configuration
- 0.020\% max NONLINEARITY
- $\pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ SUPPLY RANGE


## DESCRIPTION

The ISO122 is a precision isolation amplifier incorporating a novel duty cycle modulation-demodulation technique. The signal is transmitted digitally across a 2 pF differential capacitive barrier. With digital modulation the barrier characteristics do not affect signal integrity, resulting in excellent reliability and good high frequency transient immunity across the barrier. Both barrier capacitors are imbedded in the plastic body of the package.
The ISO122 is easy to use. No external components are required for operation. The key specifications are $0.020 \%$ max nonlinearity, 50 kHz signal bandwidth, and $200 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \mathrm{V}_{\text {os }}$ drift. A power supply range of $\pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ and quiescent currents of $\pm 5.0 \mathrm{~mA}$ on $\mathrm{V}_{\mathrm{S} 1}$ and $\pm 5.5 \mathrm{~mA}$ on $\mathrm{V}_{\mathrm{S} 2}$ make these amplifiers ideal for a wide range of applications.

The ISO122 is available in 16-pin plastic DIP and 28lead plastic surface mount packages.

## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL: Transducer Isolator, Isolator for Thermocouples, RTDs, Pressure Bridges, and Flow Meters, 4 mA to $\mathbf{2 0 m A}$ Loop Isolation
- GROUND LOOP ELIMINATION
- MOTOR AND SCR CONTROL
- POWER MONITORING
- PC-BASED DATA ACQUISITION
- TEST EQUIPMENT



## SPECIFICATIONS

At $T_{A}=+25^{\circ} \mathrm{C}, V_{S 1}=V_{S 2}= \pm 15 \mathrm{~V}$, and $R_{L}=2 \mathrm{k} \Omega$ unless otherwise noted.

|  |  | ISO122P/U |  |  | ISO122.JP/JU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| ISOLATION <br> Voltage Rated Continuous AC 60 Hz $100 \%$ Test ${ }^{(1)}$ Isolation Mode Rejection Barrier Impedance Leakage Current at 60 Hz | $\begin{gathered} 1 \mathrm{~s}, 5 \mathrm{pc} \mathrm{PD} \\ 60 \mathrm{~Hz} \\ \\ \mathrm{~V}_{\text {Iso }}=240 \mathrm{Vrms} \end{gathered}$ | $\begin{aligned} & 1500 \\ & 2400 \end{aligned}$ | $\begin{gathered} 140 \\ 10^{14} \\| 2 \\ 0.18 \end{gathered}$ | 0.5 | * | * | * | VAC <br> VAC dB $\Omega \\| \mathrm{pF}$ $\mu$ Arms |
| GAIN <br> Nominal Gain <br> Gain Error <br> Gain vs Temperature <br> Nonlinearity ${ }^{(2)}$ | $\mathrm{V}_{\mathrm{o}}= \pm 10 \mathrm{~V}$ |  | $\begin{gathered} 1 \\ \pm 0.05 \\ \pm 10 \\ \pm 0.016 \end{gathered}$ | $\begin{aligned} & \pm 0.50 \\ & \pm 0.020 \end{aligned}$ |  | $\pm 0.025$ | $\pm 0.050$ | V/V <br> \%FSR <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> \%FSR |
| INPUT OFFSET VOLTAGE <br> Initial Offset <br> vs Temperature <br> vs Supply <br> Noise |  |  | $\begin{gathered} \pm 20 \\ \pm 200 \\ \pm 2 \\ 4 \end{gathered}$ | $\pm 50$ |  | * | * | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} / \mathrm{V} \\ \mu \mathrm{~V} / \sqrt{\mathrm{Hz}} \end{gathered}$ |
| INPUT <br> Voltage Range Resistance |  | $\pm 10$ | $\begin{gathered} \pm 12.5 \\ 200 \end{gathered}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{k} \Omega \end{gathered}$ |
| OUTPUT <br> Voltage Range Current Drive Capacitive Load Drive Ripple Voltage ${ }^{(3)}$ |  | $\begin{gathered} \pm 10 \\ \pm 5 \end{gathered}$ | $\begin{gathered} \pm 12.5 \\ \pm 15 \\ 0.1 \\ 20 \end{gathered}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mu \mathrm{~F} \\ \mathrm{mVp}-\mathrm{p} \end{gathered}$ |
| FREQUENCY RESPONSE <br> Small Signal Bandwidth <br> Slew Rate <br> Settling Time $0.1 \%$ <br> 0.01\% <br> Overload Recover Time | $\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ |  | $\begin{gathered} 50 \\ 2 \\ \\ 50 \\ 350 \\ 150 \end{gathered}$ |  |  |  |  | kHz <br> V/ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLIES <br> Rated Voltage Voltage Range Quiescent Current: $\mathrm{V}_{\mathrm{S} 1}$ $\mathrm{V}_{\mathrm{S} 2}$ |  | $\pm 4.5$ | $\begin{aligned} & \pm 15 \\ & \\ & \pm 5.0 \\ & \pm 5.5 \end{aligned}$ | $\begin{aligned} & \pm 18 \\ & \pm 7.0 \\ & \pm 7.0 \end{aligned}$ | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Onerating <br> Storage $\begin{aligned} & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{Jc}} \end{aligned}$ |  | $\begin{aligned} & -25 \\ & -25 \\ & -40 \end{aligned}$ | $\begin{gathered} 100 \\ 65 \end{gathered}$ | $\begin{aligned} & +85 \\ & +85 \\ & +85 \end{aligned}$ |  | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Specification same as ISO122P/U.

NOTES: (1) Tested at $1.6 \times$ rated, fail on $5 p C$ partial discharge. (2) Nonlinearity is the peak deviation of the output voltage from the best-fit straight line. It is expressed as the ratio of deviation to FSR. (3) Ripple frequency is at carrier frequency ( 500 kHz ).

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.
$B$ Burr-Brown IC Data Book-Linear Products

CONNECTION DIAGRAM


## PACKAGE INFORMATION(1)

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| ISO122P | 16-Pin Plastic DIP | 238 |
| ISO122JP | 16-Pin Plastic DIP | 238 |
| ISO122U | 28-Pin Plastic SOIC | $217-1$ |
| ISO122JU | 28-Pin Plastic SOIC | $217-1$ |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

|  | PACKAGE | NONLINEARITY <br> MAX \%FSR |
| :--- | :---: | :---: |
| MODEL | Plastic DIP | $\pm 0.020$ |
| ISO122P | Plastic DIP | $\pm 0.050$ |
| ISO122U | Plastic SOIC | $\pm 0.020$ |
| ISO122JU | Plastic SOIC | $\pm 0.050$ |

## ABSOLUTE MAXIMUM RATINGS


$\mathrm{V}_{\text {IN }}$.................................................................................................... $\pm 100 \mathrm{~V}$
Continuous Isolation Voltage .................................................... 1500Vrms
Junction Temperature $+150^{\circ} \mathrm{C}$

Lead Temperature (soldering, 10s) $+300^{\circ} \mathrm{C}$
Output Short to Common Continuous

Or, Call Customer Service at 1-800-548-6132 (USA Only)
TYPICAL PERFORMANCE CURVES
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.







## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}$ unless otherwise noted.



(NOTE: Shaded area shows aliasing frequencies that cannot be removed by a low-pass filter at the output.)

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## THEORY OF OPERATION

The ISO122 isolation amplifier uses an input and an output section galvanically isolated by matched 1 pF isolating capacitors built into the plastic package. The input is dutycycle modulated and transmitted digitally across the barrier. The output section receives the modulated signal, converts it back to an analog voltage and removes the ripple component inherent in the demodulation. Input and output sections are fabricated, then laser trimmed for exceptional circuitry matching common to both input and output sections. The sections are then mounted on opposite ends of the package with the isolating capacitors mounted between the two sections. The transistor count of the ISO122 is 250 transistors.

## MODULATOR

An input amplifier (A1, Figure 1) integrates the difference between the input current ( $\mathrm{V}_{\mathrm{IN}} / 200 \mathrm{k} \Omega$ ) and a switched $\pm 100 \mu \mathrm{~A}$ current source. This current source is implemented by a switchable $200 \mu \mathrm{~A}$ source and a fixed $100 \mu \mathrm{~A}$ current sink. To understand the basic operation of the modulator, assume that $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$. The integrator will ramp in one direction until the comparator threshold is exceeded. The comparator and sense amp will force the current source to switch; the resultant signal is a triangular waveform with a $50 \%$ duty cycle. The internal oscillator forces the current source to switch at 500 kHz . The resultant capacitor drive is a complementary duty-cycle modulation square wave.

## DEMODULATOR

The sense amplifier detects the signal transitions across the capacitive barrier and drives a switched current source into integrator A2. The output stage balances the duty-cycle modulated current against the feedback current through the $200 \mathrm{k} \Omega$ feedback resistor, resulting in an average value at the
$\mathrm{V}_{\text {OUT }}$ pin equal to $\mathrm{V}_{\text {IN }}$. The sample and hold amplifiers in the output feedback loop serve to remove undesired ripple voltages inherent in the demodulation process.

## BASIC OPERATION

## SIGNAL AND SUPPLY CONNECTIONS

Each power supply pin should be bypassed with $1 \mu \mathrm{~F}$ tantalum capacitors located as close to the amplifier as possible. The internal frequency of the modulator/demodulator is set at 500 kHz by an internal oscillator. Therefore, if it is desired to minimize any feedthrough noise (beat frequencies) from a DC/DC converter, use a $\pi$ filter on the supplies (see Figure 4). ISO122 output has a 500 kHz ripple of 20 mV , which can be removed with a simple two pole low-pass filter with a 100 kHz cutoff using a low cost op amp. See Figure 4.

The input to the modulator is a current (set by the $200 \mathrm{k} \Omega$ integrator input resistor) that makes it possible to have an input voltage greater than the input supplies, as long as the output supply is at least $\pm 15 \mathrm{~V}$. It is therefore possible when using an unregulated DC/DC converter to minimize PSR related output errors with $\pm 5 \mathrm{~V}$ voltage regulators on the isolated side and still get the full $\pm 10 \mathrm{~V}$ input and output swing. An example of this application is shown in Figure 10.

## CARRIER FREQUENCY CONSIDERATIONS

The ISO122 amplifier transmits the signal across the isolation barrier by a 500 kHz duty cycle modulation technique. For input signals having frequencies below 250 kHz , this system works like any linear amplifier. But for frequencies above 250 kHz , the behavior is similar to that of a sampling amplifier. The signal response to inputs greater than 250 kHz


FIGURE 1. Block Diagram.
performance curve shows this behavior graphically; at input frequencies above 250 kHz the device generates an output signal component of reduced magnitude at a frequency below 250 kHz . This is the aliasing effect of sampling at frequencies less than 2 times the signal frequency (the Nyquist frequency). Note that at the carrier frequency and its harmonics, both the frequency and amplitude of the aliasing go to zero.

## ISOLATION MODE VOLTAGE INDUCED ERRORS

IMV can induce errors at the output as indicated by the plots of IMV vs Frequency. It should be noted that if the IMV frequency exceeds 250 kHz , the output also will display spurious outputs (aliasing), in a manner similar to that for $\mathrm{V}_{\text {IN }}>250 \mathrm{kHz}$ and the amplifier response will be identical to that shown in the Signal Response to Inputs Greater Than 250 kHz performance curve. This occurs because IMVinduced errors behave like input-referred error signals. To predict the total error, divide the isolation voltage by the IMR shown in the IMR vs Frequency curve and compute the amplifier response to this input-referred error signal from the data given in the Signal Response to Inputs Greater than 250 kHz performance curve. For example, if a 800 kHz 1000 Vrms IMR is present, then a total of $[(-60 \mathrm{~dB})+$ $(-30 \mathrm{~dB})] \times(1000 \mathrm{~V})=32 \mathrm{mV}$ error signal at 200 kHz plus a $1 \mathrm{~V}, 800 \mathrm{kHz}$ error signal will be present at the output.

## HIGH IMV dV/dt ERRORS

As the IMV frequency increases and the $\mathrm{dV} / \mathrm{dt}$ exceeds $1000 \mathrm{~V} / \mu \mathrm{s}$, the sense amp may start to false trigger, and the output will display spurious errors. The common mode current being sent across the barrier by the high slew rate is the cause of the false triggering of the sense amplifier. Lowering the power supply voltages below $\pm 15 \mathrm{~V}$ may decrease the $\mathrm{dV} / \mathrm{dt}$ to $500 \mathrm{~V} / \mu \mathrm{s}$ for typical performance.


FIGURE 2. Basic Signal and Power Connections.

## HIGH VOLTAGE TESTING

Burr-Brown Corporation has adopted a partial discharge test criterion that conforms to the German VDE0884 Optocoupler Standards. This method requires the measurement of minute current pulses ( $<5 \mathrm{pC}$ ) while applying 2400 Vrms , 60 Hz high voltage stress across every ISO122 isolation barrier. No partial discharge may be initiated to pass this test. This criterion confirms transient overvoltage ( $1.6 \times$ 1500 Vrms ) protection without damage to the ISO122. Lifetest results verify the absence of failure under continuous rated voltage and maximum temperature.
This new test method represents the "state of the art" for non-destructive high voltage reliability testing. It is based on the effects of non-uniform fields that exist in heterogeneous dielectric material during barrier degradation. In the case of void non-uniformities, electric field stress begins to ionize the void region before bridging the entire high voltage barrier. The transient conduction of charge during and after the ionization can be detected externally as a burst of 0.01$0.1 \mu \mathrm{~s}$ current pulses that repeat on each AC voltage cycle. The minimum AC barrier voltage that initiates partial discharge is defined as the "inception voltage." Decreasing the barrier voltage to a lower level is required before partial discharge ceases and is defined as the "extinction voltage." We have characterized and developed the package insulation processes to yield an inception voltage in excess of 2400 Vrms so that transient overvoltages below this level will not damage the ISO122. The extinction voltage is above 1500 Vrms so that even overvoltage induced partial discharge will cease once the barrier voltage is reduced to the 1500 Vrms (rated) level. Older high voltage test methods relied on applying a large enough overvoltage (above rating) to break down marginal parts, but not so high as to damage good ones. Our new partial discharge testing gives us more confidence in barrier reliability than breakdown/no breakdown criteria.


FIGURE 3. Programmable-Gain Isolation Channel with Gains of 1,10 , and 100 .


FIGURE 4. Optional $\pi$ Filter to Minimize Power Supply Feedthrough Noise; Output Filter to Remove 500kHz Carrier Ripple. For more information concerning output filter refer to AB-023.


FIGURE 5. Battery Monitor for a 600V Battery Power System. (Derives Input Power from the Battery.)

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 6. Thermocouple Amplifier with Ground Loop Elimination, Cold Junction Compensation, and Up-scale Burn-out.


FIGURE 7. Isolated 4-20mA Instrument Loop. (RTD shown.)


FIGURE 8. Isolated Power Line Monitor.


FIGURE 9. Three-Port, Low-Cost, Four-Channel Isolated, Data Acquisition System.


NOTE: The input supplies can be subregulated to $\pm 5 \mathrm{~V}$ to reduce
PSR related errors without reducing the $\pm 10 \mathrm{~V}$ input range.
FIGURE 10. Improved PSR Using External Regulator.


FIGURE 11. Single Supply Operation of the ISO122P Isolation Amplifier. For additional information see AB-009.


FIGURE 12. Input-Side Powered ISO Amp. For additional information refer to AB-024.


FIGURE 13. Powered ISO Amp with Three-Port Isolation. For additional information refer to AB-024.


# High IMR, Low Cost ISOLATION AMPLIFIER 

## FEATURES

- HIGH ISOLATION-MODE REJECTION:10kV/ $\mu \mathrm{s}$ (min)
- LARGE SIGNAL BANDWIDTH: 85kHz (typ)
- DIFFERENTIAL INPUT/DIFFERENTIAL OUTPUT
- VOLTAGE OFFSET DRIFT vs TEMPERATURE: $4.6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (typ)
- OFFSET VOLTAGE 1.8mV (max)
- INPUT REFERRED NOISE: $300 \mu \mathrm{Vrms}$ (typ)
- NONLINEARITY: 0.25\% (max)
- SINGLE SUPPLY OPERATION
- SIGMA-DELTA A/D CONVERTER TECHNOLOGY
- UL1577, VDE 0884, CSA APPROVAL
- AVAILABLE IN 8-PIN PLASTIC DIP and Q-PIN GULL-WING PILASTIC SURFACE MOUNT



## APPLICATIONS

- MOTOR AND SCR CONTROL
- MOTOR PHASE CURRENT SENSING
- INDUSTRIAL PROCESS CONTROL: Transducer Isolator, Isolator for Thermocouples, RTDs
- GENERAL PURPOSE ANALOG SIGNAL ISOLATION
- POWER MONITORING
- GROUND LOOP ELIMINATION


## DESCRIPTION

The ISO130 is a high isolation-mode rejection, isolation amplifier suited for motor control applications. Its versatile design provides the precision and stability needed to accurately monitor motor currents in highnoise motor control environments. The ISO130 can also be used for general analog signal isolation applications requiring stability and linearity under severe noise conditions.
The signal is transmitted digitally across the isolation barrier optically, using a high-speed AlGaAs LED. The remainder of the ISO130 is fabricated on $1 \mu \mathrm{~m}$ CMOS IC process. A sigma-delta analog-to-digital converter, chopper stabilized amplifiers and differential input and output topologies make the isolation amplifier suitable for a variety of applications.
The ISO130 is easy to use. No external components are required for operation. The key specifications are $10 \mathrm{kV} / \mu$ s isolation-mode rejection, 85 kHz large signal bandwidth, and $4.6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{oS}}$ drift. A single power supply ranging from +4.5 V to +5.5 V makes this amplifier ideal for low power isolation applications.
The ISO130 is available in 8-pin plastic DIP and 8-pin plastic gull-wing surface mount packages.

[^55]
## SPECIFICATIONS

## ISOLATION SPECIFICATIONS - VDE 0884 INSULATION CHARACTERISTICS

At $V_{\mathbb{N}^{-}}, V_{\mathbb{N}^{-}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s} 1}, \mathrm{~V}_{\mathrm{s} 2}=5.0 \mathrm{~V}$, unless otherwise noted.

|  |  | ISO130P/ISO130PB ISO130U/ISO130UB |  |
| :---: | :---: | :---: | :---: |
| PARAMETER | CONDITIONS | CHARACTERISTIC | UNITS |
| ISOLATION CHARACTERISTICS <br> Installation Classification <br> Table I <br> Rated Mains Voltage $\leq 300 \mathrm{Vrms}$ <br> Rated Mains Voltage $\leq 600 \mathrm{Vrms}$ <br> Climatic Classification <br> Pollution Degree ${ }^{(1)}$ <br> Maximum Working Insulation Voltage ( $\mathrm{V}_{\text {IORM }}$ ) <br> Side A to Side B Test Voltage, Method b ( $\mathrm{V}_{\mathrm{PR}}$ ) <br> Partial Discharge $<5 p C$ <br> Side A to Side B Test Voltage, Method a ( $\mathrm{V}_{\mathrm{PR}}$ ) <br> Partial Discharge $<5 \mathrm{pC}$ <br> Highest Allowable Overvoltage ( $\mathrm{V}_{\mathrm{TR}}$ ) <br> Safety-Limiting Values <br> Case Temperature ( $\mathrm{T}_{\mathrm{sl}}$ ) <br> Input Power ( $\mathrm{P}_{\text {SI (INPUT }}$ ) <br> Output Power ( $\mathrm{P}_{\text {SI (OUtPuT) }}$ ) | As Per VDE0109/12.83 <br> As Per VDE0109/12.83 $V_{P R}=1.6 \times V_{\text {IORM }}, t_{p}=1 \mathrm{~s}$ <br> Type and Sample Test $V_{P R}=1.2 \times V_{\text {ORMM }}, t_{P}=60 \mathrm{~s}$ <br> Transient Overvoltage, $\mathrm{t}_{\mathrm{TR}}=10 \mathrm{~s}$ | I-IV I-III $40 / 85 / 21$ 2 600 960 720 6000 175 80 250 | Vrms <br> Vrms <br> Vrms <br> $V_{\text {peak }}$ <br> ${ }^{\circ} \mathrm{C}$ <br> mW <br> mW |
| INSULATION RELATED SPECIFICATIONS <br> Min. External Air Gap (clearance) <br> Min. External Tracking Path (creepage) <br> Internal Isolation Gap (clearance) <br> Tracking Resistance (CTI) <br> Isolation Group <br> Insulation Resistance | per VDE0109 $25^{\circ} \mathrm{C}, \mathrm{v}_{\text {ISO }}=500 \mathrm{~V}$ | $\begin{gathered} >7 \\ 8 \\ 0.5 \\ 175 \\ \text { III a } \\ \geq 10^{11} \end{gathered}$ | $\begin{gathered} \mathrm{mm} \\ \mathrm{~mm} \\ \mathrm{~mm} \\ \mathrm{~V} \\ \Omega \end{gathered}$ |

## SPECIFICATIONS

## ISOLATION SPECIFICATIONS

At $V_{\mathbb{N}^{+}}, V_{\mathbb{N}^{-}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S} 1}, \mathrm{~V}_{\mathrm{S} 2}=5.0 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS | ISO130P, ISO130PBISO130U, ISO130UP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ISOLATION |  |  |  |  |  |
| Rated Continuous (in accordance with UL1577) |  | 3750 |  |  | Vrms |
| Voltage Test Breakdown, (in accordance with UL1577) | 1s, Leakage Current < $5 \mu \mathrm{~A}$ | 4500 |  |  | Vrms |
| Barrier Impedance |  |  |  |  |  |
| Resistance | $\mathrm{V}_{\text {ISO }}=500 \mathrm{VDC}$ |  | ${ }^{10^{13}}$ |  | $\Omega$ |
| Capacitance | $\mathrm{f}=1 \mathrm{MHz}$ |  | 0.7 |  | pF |
| Isolation Mode Voltage Errors |  |  |  |  |  |
| Rising Edge Transient Immunity | $\mathrm{V}_{\text {IM }}=1 \mathrm{kV}, \partial \mathrm{V}_{\text {OUT }}<50 \mathrm{mV}$ | 10 | 25 |  | kV/ $/ \mathrm{s}$ |
| Falling Edge Transient Immunity | $\mathrm{V}_{\text {IM }}=1 \mathrm{kV}, \partial \mathrm{V}_{\text {OUT }}<50 \mathrm{mV}$ | 10 | $\begin{aligned} & 15 \\ > & 140 \end{aligned}$ |  | $\mathrm{kV} / \mu \mathrm{s}$ |
| Isolation Mode Rejection Ratio ${ }^{(2)}$ |  |  | $>140$ |  | $\mathrm{dB}$ |

## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathbb{I N}}{ }^{+}, \mathrm{V}_{\mathbb{I N}}-=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S} 1}, \mathrm{~V}_{\mathrm{S} 2}=5.0 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS | $\begin{aligned} & \text { ISO130P/ISO130PB } \\ & \text { ISO130U/ISO130UB } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |
| Initial Offset Voltage |  | -1.8 | -0.9 | 0.0 | mV |
| vs Temperature |  |  | 4.6 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| vs $\mathrm{V}_{\mathrm{s}_{1}}$ |  |  | 30 |  | $\mu \mathrm{V} / \mathrm{V}$ |
| vs $\mathrm{V}_{5}$ |  |  | -40 |  | $\mu \mathrm{V} / \mathrm{V}$ |
| Power Supply Rejection; $\mathrm{V}_{\mathrm{S} 1}$ and $\mathrm{V}_{\mathrm{s} 2}$ Together | 1 MHz Square Wave, 5 ns Rise/Fall Time |  | 5 |  | $\mathrm{mV} / \mathrm{V}$ |
| Noise ${ }_{\text {S2 }}$ | 0.1 Hz to 100 kHz |  | 300 |  | $\mu \mathrm{Vrms}$ |
| Input Voltage Range |  | -200 |  | 200 | mV |
| Maximum Input Voltage Range before Output Clipping |  |  | $\pm 300$ |  | mV |
| Initial Input Bias Current ${ }^{(3)}$ |  |  | -670 |  | nA |
| vs Temperature |  |  | 3 |  | $n{ }^{\prime}{ }^{\circ} \mathrm{C}$ |
| Input Resistance ${ }^{(3)}$ |  |  | 530 |  | $\mathrm{k} \Omega$ |
| vs Temperature |  |  | 0.38 |  | $\% /{ }^{\circ} \mathrm{C}$ |
| Common-Mode Rejection Ratio ${ }^{(4)}$ |  |  | 72 |  | dB |
| GAIN(5) |  |  |  |  |  |
| Initial Gain |  |  |  |  |  |
| ISO130P/ISO130U | $-200 \mathrm{mV}<\mathrm{V}_{1 \mathbb{N}^{+}}<200 \mathrm{mV}$ | 7.61 | 8.00 | 8.40 | V/V |
| ISO130PB/ISO130UB | $-200 \mathrm{mV}<\mathrm{V}_{\mathbb{I N}^{+}}<200 \mathrm{mV}$ | 7.85 | 7.93 | 8.01 | V/V |
| Gain vs Temperature |  |  | 10 |  | ppm/ $/{ }^{\circ} \mathrm{C}$ |
| Gain vs $\mathrm{V}_{\mathrm{S} 1}$ |  |  | 2.1 |  | $\mathrm{ppm} / \mathrm{mV}$ |
| Gain vs $\mathrm{V}_{\text {S2 }}$ |  |  | -0.6 |  | $\mathrm{ppm} / \mathrm{mV}$ |
| Gain Nonlinearity |  |  |  |  |  |
| for $-200 \mathrm{mV}<\mathrm{V}_{\text {N }^{+}}<200 \mathrm{mV}$ |  |  | 0.2 | 0.35 | \% |
| for $-100 \mathrm{mV}<\mathrm{V}_{\text {in }}{ }^{+}<100 \mathrm{mV}$ |  |  | 0.1 | 0.25 | \% |
| vs Temperature ${ }^{(6)}$ | $-200 \mathrm{mV}<\mathrm{V}_{1 \mathrm{IN}+<200 \mathrm{mV}}$ |  | -0.001 |  | $\% \mathrm{pts} /{ }^{\circ} \mathrm{C}$ |
| vs $\mathrm{V}_{\text {st }}{ }^{(6)}$ | $-200 \mathrm{mV}<\mathrm{V}_{1 \mathbb{N}^{+}}+200 \mathrm{mV}$ |  | -0.005 |  | \% pts/V |
| vs $\mathrm{V}_{\text {S2 }}{ }^{(6)}$ | $-200 \mathrm{mV}<\mathrm{V}_{\mathbb{I N}^{+}}<200 \mathrm{mV}$ |  | -0.007 |  | \% pts/v |
| OUTPUT |  |  |  |  |  |
| Voltage Range |  |  |  |  |  |
| High | $\mathrm{V}_{\text {IN }}{ }^{+}=+500 \mathrm{mV}$ |  | 3.61 |  | V |
| Low | $\mathrm{V}_{\mathrm{iN}^{+}}=-500 \mathrm{mV}$ |  | 1.18 |  | V |
| Common-Mode Voltage | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C}, 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{S} 1}<5.5 \mathrm{~V}$ | 2.2 | 2.39 | 2.6 | V |
| Current Drive ${ }^{(7)}$ |  |  | 1 |  | mA |
| Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {out }}=\mathrm{V}_{\text {S2 }}$ |  | 9.3 |  | mA |
| Output Resistance |  |  | 11 |  | $\Omega$ |
| vs Temperature |  |  | 0.6 |  | $\% /{ }^{\circ} \mathrm{C}$ |
| FREQUENCY RESPONSE |  |  |  |  |  |
| Bandwidth |  |  |  |  |  |
| $-3 \mathrm{~dB}$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 50 | 85 |  | kHz |
| $-45^{\circ}$ |  |  | 35 |  | kHz |
| Rise/Fall Time ( $10 \%$ - 90\%) | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  | 4.3 | Є.E | $\mu$ |
| Propagation Delay |  |  |  |  |  |
| to $10 \%$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  | 2.0 | 3.3 | $\mu \mathrm{s}$ |
| to $50 \%$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  | 3.4 | 5.6 | $\mu \mathrm{s}$ |
| to $90 \%$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  | 6.3 | 9.9 | $\mu \mathrm{s}$ |
| POWER SUPPLIES |  |  |  |  |  |
| Rated Voltage |  |  | 5.0 |  | V |
| Voltage Range |  | 4.5 |  | 5.5 | V |
| Quiescent Current |  |  |  |  |  |
| $\mathrm{V}_{51}$ | $\begin{aligned} \mathrm{V}_{\text {IN }}{ }^{+}= & 200 \mathrm{mV},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C}, 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{S} 1}<5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C}, 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{S} 1}<5.5 \mathrm{~V}\end{aligned}$ |  | 10.7 | 15.5 | mA |
| $\mathrm{V}_{\mathrm{s} 2}$ |  |  | 11.6 | 15.5 | mA |
| TEMPERATURE RANGE |  |  |  |  |  |
| Specification |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| Operating |  | -40 |  | 100 | ${ }^{\circ} \mathrm{C}$ |
| Storage |  | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {C-A }}$ |  |  | 86 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) This part may also be used in Pollution Degree 3 environments where the rated mains voltage is 300Vrms (per DIN VDE0109/12.83). (2) IMRR $=20 \log \left(\partial V_{I N} / \partial V_{\text {ISO }}\right)$. (3) Time averaged value. (4) $\mathrm{V}_{\mathbb{I N}^{+}}=\mathrm{V}_{I N}-=\mathrm{V}_{\mathrm{CM}} . C M R R=20 \log \left(\partial \mathrm{~V}_{\mathrm{CM}} / \partial \mathrm{V}_{\mathrm{OS}}\right)$. (5) The slope of the best-fit line of $\left(\mathrm{V}_{\text {OUT+ }}-\mathrm{V}_{\text {OUT }}\right)$ vs $\left(\mathrm{V}_{\text {IN }}\right.$ $-\mathrm{V}_{\mathbb{N}-}$ ). (6) Change in nonlinearity vs temperature or supply voltage expressed in number of percentage points per ${ }^{\circ} \mathrm{C}$ or volt. (7) For best offset voltage performance.

## PIN CONFIGURATION



## $\otimes$ <br> ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltages: $\mathrm{V}_{\mathrm{S} 1}, \mathrm{~V}_{\mathrm{s} 2}$ $\qquad$ 0 V to 5.5 V <br> Steady-State Input Voltage -2 V to $\mathrm{V}_{\mathrm{s} 1}+0.5 \mathrm{~V}$ <br> 2 Second Transient Input Voltage $\qquad$ <br>  <br> Lead Temperature Solder (1.6mm below seating plane, 10s) ....... $260^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| ISO130P | 8-Pin Plastic DIP | $006-3$ |
| ISO130PB | 8-Pin Plastic DIP | $006-3$ |
| ISO130U | 8-Pin Gull-Wing Plastic Surface Mount | $006-2$ |
| ISO130UB | 8-Pin Gull-Wing Plastic Surface Mount | $006-2$ |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

| MODEL | PACKAGE | GAIN ERROR <br> (MAX) |
| :--- | :---: | :---: |
| ISO130P | 8-Pin Plastic DIP | $\pm 5 \%$ (mean value $=8.00$ ) |
| ISO130PB | 8-Pin Plastic DIP | $\pm 1 \%$ (mean value $=7.93$ ) |
| ISO130U | 8-Pin Gull-Wing Plastic Surface Mount | $\pm 5 \%$ (mean value $=8.00$ ) |
| ISO130UB | 8-Pin Gull-Wing Plastic Surface Mount | $\pm 1 \%$ (mean value $=7.93$ ) |

[^56] any BURR-BROWN product for use in life support devices and/or systems.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

At $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S} 1}, V_{\mathrm{S} 2}=5.0 \mathrm{~V}_{\mathrm{DC}}, V_{\mathbb{N}^{+}}, V_{\mathbb{N}^{-}}=0 \mathrm{~V}$, uniess otherwise noted.






INPUT OFFSET VOLTAGE CHANGE vs INPUT SUPPLY VOLTAGE


For Immediate Assistance, Contact Your Local Salesperson
TYPICAL PERFORMANCE CURVES (CONT)
At $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S} 1}, \mathrm{~V}_{\mathrm{S} 2}=5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathbb{1 N}}+, \mathrm{V}_{\mathbb{I N}}-=0 \mathrm{~V}$, unless otherwise noted.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

At $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S} 1}, \mathrm{~V}_{\mathrm{S} 2}=5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathbb{I N}}+, \mathrm{V}_{\mathbb{I N}}-=0 \mathrm{~V}$, unless otherwise noted.


NONLINEARITY CHANGE vs INPUT SUPPLY VOLTAGE





## TYPICAL PERFORMANCE CURVES, (CONT)

At $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S} 1}, \mathrm{~V}_{\mathrm{S} 2}=5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathbb{I}}+, \mathrm{V}_{\mathbb{I}}-=0 \mathrm{~V}$, unless otherwise noted.



10بs/div



$10 \mu \mathrm{~s} / \mathrm{div}$

OVERLOAD RECOVERY OF ISO130 $\mathrm{V}_{\mathrm{IN}}=500 \mathrm{mV}$ to $0,2 \mathrm{kHz}$ Square Wave

$2 \mu \mathrm{~s} / \mathrm{div}$

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## THEORY OF OPERATION

The ISO130 isolation amplifier (Figure 1) uses an input and output section galvanically isolated by a high speed optical barrier built into the plastic package. The input signal is converted to a time averaged serial bit stream by use of a sigma-delta analog-to-digital converter and then optically transmitted digitally across the isolation barrier. The output section receives the digital signal and converts it to an analog voltage, which is then filtered to produce the final output signal.
Internal amplifiers are chopper-stabilized to help maintain device accuracy over time and temperature. The encoder circuit eliminates the effects of pulse-width distortion of the optically transmitted data by generating one pulse for every edge of the converter data to be transmitted. This coding scheme reduces the effects of the non-ideal characteristics of the LED, such as non-linearity and drift over time and temperature.

## ISOLATION SPECIFICATIONS

The performance of the isolation barrier of the ISO130 is specified with three specifications, two of which require high voltage testing. The ISO130 is designed to reliably operate with 3750 Vrms continuous isolation barrier voltage
(in accordance with UL1577). To confirm the barrier integrity, each isolation amplifier is proof-tested by applying an isolation test voltage greater than or equal to 4500 Vrms for one second. The barrier leakage current test limit is $5 \mu \mathrm{~A}$.
This test is followed by the partial discharge isolation voltage test as specified in the German VDE0884. This method requires the measurement of small current pulses ( $<5$ pico Colomb) while applying 960 Vrms across every ISO130 isolation barrier. No partial discharge may be initiated to pass this test. This criterion confirms transient overvoltage ( 1.6 X 600 Vrms ) protection without damage to the ISO130.
This test method represents "state of the art" for nondestructive high voltage reliability testing. It is based on the effects of non-uniform fields that exist in heterogeneous dielectric material during barrier degradation. In the case of void non-uniformities, electric field stress begins to ionize the void region before bridging the entire high voltage barrier. The transient conduction of charge during and after the ionization can be detected externally as a burst of 0.01 to $0.1 \mu \mathrm{~s}$ current pulses that repeat on each AC voltage cycle. The minimum AC barrier voltage that initiates partial discharge is defined as the "inception voltage". Decreasing the barrier voltage to a lower level is required before partial discharge ceases and is defined as the "extinction voltage"

Both tests are $100 \%$ production tests. The partial discharge testing of the ISO130 is performed after the UL1577 test criterion giving more confidence in the barrier reliability.
The third guaranteed isolation specification for the ISO130 is Transient Immunity (TI), which specifies the minimum rate of rise or fall of an isolation mode noise signal at which small output perturbations begin to occur. An isolation mode signal is defined as a signal appearing between the isolated grounds, $\mathrm{GND}_{1}$ and $\mathrm{GND}_{2}$. Isolation Mode Voltage (IMV) is the voltage appearing between isolated grounds. Under certain circumstances this voltage across the isolation barrier can induce errors at the output of the isolation amplifier. Figure 2 shows the Transient Immunity Test Circuit for the ISO130. In this test circuit a pulse generator is placed between the isolated grounds $\left(\mathrm{GND}_{1}\right.$ and $\left.\mathrm{GND}_{2}\right)$. The inputs of the ISO130 are both tied to $\mathrm{GND}_{1}$. A difference amplifier is used to gain


FIGURE 3. Typical Transient Immunity Failure Waveform.
the output signal of the ISO130. A Transient Immunity failure is determined when the output of the ISO130 changes by more than 50 mV as illustrated in Figure 3.
Finally, Isolation Mode Rejection Ratio (typically $>140 \mathrm{~dB}$ for the ISO130) is defined as the ratio of differential signal gain to the isolation mode gain at 60 Hz . The magnitude of the 60 Hz voltage across the isolation barrier during this test is not so large as to cause Transient Immunity errors. The Isolation Mode Rejection Ratio should not be confused with the Common Mode Rejection Ratio. The Common Mode Rejection Ratio defines the relationship of differential signal gain (signal applied differentially between pins 2 and 3 ) to the common mode gain (input pins tied together and the signal applied to both inputs at the same time).

## APPLICATIONS INFORMATION application circuits

Figure 4 illustrates a typical application for the ISO130. In this motor control circuit, the current that is sent to the motor is sensed by the resistor, $\mathrm{R}_{\text {SENSE }}$. The voltage drop across this resistor is gained up by the ISO130 and then transmitted across the isolation barrier. A difference amplifier, $\mathrm{A}_{2}$, is used to change the differential output signal of the ISO130 to a single ended signal. This voltage information is then sent to the control circuitry of the motor. The ISO130 is particularly well suited for this application because of its superior Transient Immunity ( $10 \mathrm{kV} / \mu \mathrm{s}$, max) and its excellent immunity to RF noise.


FIGURE 4. ISO130 Used to Monitor Motor Current.

The current-sensing resistor should have a relatively low value of resistance (to minimize power dissipation), a fairly low inductance (to accurately reflect high-frequency signal components), and a reasonably tight tolerance (to maintain overall circuit accuracy).

## LAYOUT SUGGESTIONS

1. By-pass capacitors should be located as close as possible to the input and output power supply pins.
2. In some applications, offset voltage can be reduced by placing a $0.01 \mu \mathrm{~F}$ capacitor from pin 2 and/or pin 3 to $\mathrm{GND}_{1}$. This noise can be caused by the combination of long input leads and the switched-capacitor nature of the input circuit. This capacitor(s) should be placed as close to the isolation amplifier as possible.
3. The trace lengths at input should be kept short or a twisted wire pair should be used to minimize EMI and inductance effects. For optimum performance, the input signal should be as close to the input pins a possible.
4. A maximum distance between the input and output sides of the isolation amplifier should be maintained in the layout in order to minimize stray capacitance. This practice will help obtain optimal Isolation Mode performance. Ground planes should not pass below the device on the PCB.
5. Care should be taken in selecting isolated power supplies or regulators. The ISO130 can be affected by changes in the power supply voltages. Carefully regulated power supplies are recommended.
6. For improved non-linearity and non-linearity temperature drift performance, pin 3 should be tied to $\mathrm{GND}_{1}$ and the input voltage range of pin 2 should be less than 100 mV .

ISO150

## Dual, Isolated, Bi-Directional DIGITAL COUPLER

## FEATURES

- REPLACES HIGH-PERFORMANCE OPTOCOUPLERS
- DATA RATE: 80M Baud, typ
- LOW POWER CONSUMPTION: 25mW Per Channel, max
- TWO CHANNELS, EACH BI-DIRECTIONAL, PROGRAMMABLE BY USER
- PARTIAL DISCHARGE TESTED: 2400Vrms
- CREEPAGE DISTANCE OF 16.5mm (DIP)
- LOW COST PER CHANNEL
- PLASTIC DIP AND SOIC PACKAGES


## DESCRIPTION

The ISO150 is a two-channel, galvanically isolated data coupler capable of data rates of 80 MBaud , typical. Each channel can be individually programmed to transmit data in either direction.
Data is transmitted across the isolation barrier by coupling complementary pulses through high voltage 0.4 pF capacitors. Receiver circuitry restores the pulses to standard logic levels. Differential signal transmission rejects isolation-mode voltage transients up to $1.6 \mathrm{kV} / \mu \mathrm{s}$.

## APPLICATIONS

- DIGITAL ISOLATION FOR A/D, D/A CONVERSION
- ISOLATED UART INTERFACE
- MULTIPLEXED DATA TRANSMISSION
- ISOLATED PARALLEL TO SERIAL INTERFACE
- TEST EQUIPMENT
- MICROPROCESSOR SYSTEM INTERFACE
- ISOLATED LINE RECEIVER
- GROUND LOOP ELIMINATION

ISO150 avoids the problems commonly associated with optocouplers. Optically isolated couplers require high current pulses and allowance must be made for LED aging. The ISO150's Bi-CMOS circuitry operates at 25 mW per channel.
ISO150 is available in a 24-pin DIP package and in a 28 -lead SOIC. Both are specified for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.


[^57]SPECIFICATIONS
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITION | ISO150AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ISOLATION PARAMETERS <br> Rated Voltage, Continuous <br> Partial Discharge, $100 \%$ Test $^{(1)}$ <br> Creepage Distance (External) <br> DIP-"P" Package <br> SOIC-"U" Package <br> Internal Isolation Distance <br> Isolation Voltage Transient Immunity ${ }^{(2)}$ <br> Barrier Impedance <br> Leakage Current | 60 Hz <br> 1s, 5 pC <br> $240 \mathrm{Vrms}, 60 \mathrm{~Hz}$ | $\begin{aligned} & 1500 \\ & 2400 \end{aligned}$ | $\begin{gathered} 16 \\ 7.2 \\ 0.10 \\ 1.6 \\ >10^{14} \\| 7 \\ 0.6 \end{gathered}$ |  | Vrms <br> Vrms <br> mm <br> mm <br> mm <br> $\mathrm{kV} / \mu \mathrm{s}$ <br> $\Omega \\| p F$ <br> $\mu$ Arms |
| DC PARAMETERS <br> Logic Output Voltage, High, $\mathrm{V}_{\mathrm{OH}}$ Low, $\mathrm{V}_{\mathrm{OL}}$ <br> Logic Output Short-Circuit Current <br> Logic Input Voltage, High ${ }^{(3)}$ <br> Low ${ }^{(3)}$ <br> Logic Input Capacitance <br> Logic Input Current <br> Power Supply Voltage Range ${ }^{(3)}$ <br> Power Supply Current ${ }^{(4)}$ <br> Transmit Mode <br> Receive Mode | $\begin{aligned} \mathrm{I}_{\mathrm{OH}} & =6 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{LL}} & =6 \mathrm{~mA} \end{aligned}$ <br> Source or Sink <br> DC <br> 50MBaud DC 50MBaud | $\begin{gathered} \mathrm{V}_{\mathrm{S}}-1 \\ 0 \\ 2 \\ 0 \end{gathered}$ | $\begin{gathered} 30 \\ \\ 5 \\ <1 \\ 5 \\ \\ 0.001 \\ 14 \\ 7.2 \\ 16 \end{gathered}$ | $\mathrm{V}_{\mathrm{s}}$ <br> 0.4 <br> $v_{s}$ <br> 0.8 <br> 5.5 <br> 100 <br> 10 | V <br> V <br> mA <br> V <br> v <br> pF <br> nA <br> V <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA |
| AC PARAMETERS <br> Data Rate, Maximum ${ }^{(5)}$ <br> Data Rate, Minimum <br> Propagation Time ${ }^{(6)}$ <br> Propagation Delay Skew ${ }^{(7)}$ <br> Pulse Width Distortion ${ }^{(8)}$ <br> Output Rise/Fall Time, 10\% to 90\% <br> Mode Switching Time <br> Receive-to-Transmit <br> Transmit-to-Receive | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & C_{L}=50 \mathrm{pF} \\ & C_{L}=50 \mathrm{pF} \\ & C_{L}=50 \mathrm{pF} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & 50 \\ & \mathrm{DC} \\ & 20 \end{aligned}$ | $\begin{gathered} 80 \\ \\ 27 \\ 0.5 \\ 1.5 \\ 9 \\ \\ 13 \\ 75 \end{gathered}$ | $\begin{gathered} 40 \\ 2 \\ 6 \\ 14 \end{gathered}$ | MBaud <br> ns ns ns ns ns ns |
| TEMPERATURE RANGE <br> Operating Range <br> Storage <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ | 75 | $\begin{gathered} 85 \\ 125 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) All devices receive a is test. Failure criterion is $\geq 5$ pulses of $\geq 5 \mathrm{pC}$. (2) The voltage rate-of-change across the isolation barrier that can be sustained without data errors. (3) Logic inputs are HCT-type and thresholds are a function of power supply voltage with approximately 0.4 V hystersis-see text. (4) Supply current measured with both tranceivers set for the indicated mode. Supply current varies with data rate-see typical curves. (5) Calculated from the maximum Pulse Width Distortion (PWD), where Data Rate $=0.3 / \mathrm{PWD}$. (6) Propagation time measured from $\mathrm{V}_{\mathbb{I N}}=1.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$. (7) The difference in propagation time of channel A and channel B in any combination of transmission directions. (8) The difference between progagation time of a rising edge and a falling edge.

## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## PIN CONFIGURATION




PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| ISO150AP | 24-Pin Single-Wide DIP | $243-1$ |
| ISO150AU | 28-Lead SOIC | $217-2$ |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

PIN DESCRIPTIONS

| NAME | FUNCTION |
| :---: | :---: |
| $\mathrm{D}_{1 \mathrm{~A}}$ | Data in or data out for transceiver 1A. $\mathrm{R} \bar{\pi}_{1 \mathrm{~A}}$ held low makes $D_{1 A}$ an input pin. |
| $\mathrm{R} / \bar{T}_{1 \mathrm{~A}}$ | Receive/Transmit switch controlling transceiver 1A. |
| $\mathrm{V}_{\mathrm{SA}}$ | +5 V supply pin for side A which powers transceivers 1A and 2A. |
| $\mathrm{G}_{\mathrm{B}}$ | Ground pin for transceivers 1B and 2B. |
| $\mathrm{R} / \bar{T}_{1 B}$ | Receive/Transmit switch controlling transceiver 1B. |
| $\mathrm{D}_{\text {i }}$ | Data in or data out for transceiver 1B. $\mathrm{R} / \bar{T}_{1 \mathrm{~B}}$ held low makes $D_{1 B}$ an input pin. |
| $\mathrm{D}_{28}$ | Data in or data out for transceiver $2 \mathrm{~B} . \mathrm{R} / \bar{T}_{2 B}$ held low makes $D_{28}$ an input pin. |
| $\mathrm{R} / \bar{T}_{28}$ | Receive/Transmit switch controlling $\mathrm{D}_{2 \mathrm{~B}}$. |
| $\mathrm{V}_{\text {SB }}$ | +5 V supply pin for side B which powers transceivers $1 B$ and $2 B$. |
| $\mathrm{G}_{\text {A }}$ | Ground pin for transceivers 1A and 2A. |
| $\mathrm{R} \overline{\mathrm{T}}_{2 \mathrm{~A}}$ | Receive/Transmit switch controlling transceiver 2A. |
| $\mathrm{D}_{2 \mathrm{~A}}$ | Data in or data out for transceiver 2A. $\mathrm{R} \overline{\mathrm{T}}_{2 \mathrm{~A}}$ held low makes $\mathrm{D}_{2 \mathrm{~A}}$ in input pin. |

## (3) ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$ unless otherwise noted.


ISO150
=3
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$ unless otherwise noted.


LOGIC INPUT THRESHOLD VOLTAGE vs SUPPLY VOLTAGE



PULSE WIDTH DISTORTION
vs TEMPERATURE





## ISOLATION BARRIER

Data is transmitted by coupling complementary logic pulses to the receiver through two 0.4 pF capacitors. These capacitors are built into the ISO150 package with Faraday shielding to guard against false triggering by external electrostatic fields.
The integrity of the isolation barrier of the ISO150 is verified by partial discharge testing. $2400 \mathrm{Vrms}, 60 \mathrm{~Hz}$, is applied across the barrier for one second while measuring any tiny discharge currents that may flow through the barrier. These current pulses are produced by localized ionization within the barrier. This is the most sensitive and reliable indicator of barrier integrity and longevity, and does not damage the barrier. A device fails the test if five or more current pulses of 5 pC or greater are detected.

Conventional isolation barrier testing applies test voltage far in excess of the rated voltage to catastrophically break down a marginal device. A device that passes the test may be weakened, and lead to premature failure.

## APPLICATIONS INFORMATION

Figure 1 shows the ISO150 connected for basic operation. Channel 1 is configured to transmit data from side $B$ to $A$. Channel 2 is set for transmission from side $A$ to $B$. The $R \bar{T}$ pins for each of the four transceivers are shown connected to the required logic level for the transmission direction shown. The transmission direction can be controlled by logic signals applied to the $\mathrm{R} / \overline{\mathrm{T}}$ pins. Channel 1 and 2 can be independently controlled for the desired transmission direction.


FIGURE 1. Basic Operation Diagram.

## For Immediate Assistance, Coniaci Your Local Salesperson

## LOGIC LEVELS

A single pin serves as a data input or output, depending on the mode selected. Logic inputs are CMOS with thresholds set for TTL compatibility. The logic threshold is approximately 1.3 V with 5 V supplies and with approximately 400 mV of hysteresis. Input logic thresholds vary with the power supply voltage. Drive the logic inputs with signals that swing the full logic voltage swing. The ISO150 will use somewhat greater quiescent current if logic inputs do not swing within 0.5 V of the power supply rails.

In receive mode, the data output can drive 15 standard LS-TTL loads. It will also drive CMOS loads. The output drive circuits are CMOS.

## POWER SUPPLY

Separate, isolated power supplies must be connected to side A and side B to provide galvanic isolation. Nominal rated supply voltage is 5 V . Operation extends from 3 V to 5.5 V . Power supplies should be bypassed close to the device pins on both sides of the isolation barrier.

The $\mathrm{V}_{\mathrm{S}}$ pin for each side powers the transceivers for both channel 1 and 2 . The specified supply current is the total of both transceivers on one side, both operating in the indicated mode. Supply current for one transceiver in transmit mode and one in receive mode can be estimated by averaging the specifications for transmit and receive operation. Supply current varies with the data transmission rate-see typical curves.

## POWER-UP STATE

The ISO150 transmits information across the barrier only when the input-side data changes logic state. When a transceiver is first programmed for receive mode, or is poweredup in receive mode, its output is initialized "high". Subsequent changes of data applied to the input side will cause the output to properly reflect the input side data.

## SIGNAL LOSS

The ISO150's differential-mode signal transmission and careful receiver design make it highly immune to voltage across the isolation barrier (isolation-mode voltage). Rapidly changing isolation-mode voltage can cause data errors. As the rate of change of isolation voltage is increased, there is a very sudden increase in data errors. Approximately $50 \%$ of ISO150s will begin to produce data errors with isolationmode transients of $1.6 \mathrm{kV} / \mu \mathrm{s}$. This may occur as low as $500 \mathrm{~V} / \mu \mathrm{s}$ in some devices. In comparison, a $1000 \mathrm{Vrms}, 60 \mathrm{~Hz}$ isolation-mode voltage has a rate of change of approximately $0.5 \mathrm{~V} / \mu \mathrm{s}$.
Still, some applications with large, noisy isolation-mode voltage can produce data errors by causing the receiver output to change states. After a data error, subsequent changes in input data will produce correct output data.

## PROPAGATION DELAY AND SKEW

Logic transitions are delayed approximately 27 ns through the ISO150. Some applications are sensitive to data skewthe difference in propagation delay between channel 1 and channel 2. Skew is less than 2 ns between channel 1 and channel 2. Applications using more than one ISO150 must allow for somewhat greater skew from device to device. Since all devices are tested for delay times of 20 ns min to 40 ns max, 20 ns is the largest device-to-device data skew.

## MODE CHANGES

The transmission direction of a channel can be changed "on the fly" by reversing the logic levels at the channel's $\mathrm{R} / \overline{\mathrm{T}}$ pins on both side A and side B. Approximately 75 ns after the transceiver is programmed to receive mode its output is initialized "high", and will respond to subsequent input-side changes in data.

## STANDBY MODE

Quiescent current of each transceiver circuit is very low in transmit mode when input data is not changing (1nA typical). To conserve power when data transmission is not required, program both side A and B transceivers for transmit mode. Input data applied to either transceiver is ignored by the other side. High speed data applied to either transceiver will increase quiescent current.

## CIRCUIT LAYOUT

The high speed of the ISO150 and its isolation barrier require careful circuit layout. Use good high speed logic layout techniques for the input and output data lines. Power supplies should be bypassed close to the device pins on both sides of the isolation barrier. Use low inductance connections. Ground planes are recommended.
Maintain spacing between side 1 and side 2 circuitry equal or greater than the spacing between the missing pins of the ISO150 (approximately 16 mm for the DIP version). Sockets are not recommended.


FIGURE 2. Isolated RS-485 Interface.


FIGURE 3. ISO150 and ADS7807 is Used to Reduce Circuit Noise in a Mixed Signal Application.

## Low Cost, Two-Port Isolated, Low Profile ISOLATION AMPLIFIER

## FEATURES

- 12-BIT ACCURACY
- LOW PROFILE (LESS THAN 0.5" HIGH)
- SMALL FOOTPRINT
- EXTERNAL POWER CAPABILITY $( \pm 8 \mathrm{~V}$ at 5 mA )
- "MASTER/SLAVES" SYNCHRONIZATION CAPABILITY
- INPUT OFFSET ADJUSTMENT
- LOW POWER (75mW)
- SINGLE 10V TO 15V SUPPLY OPERATION


## DESCRIPTION

The ISO212P signal isolation amplifier is a member of a series of low-cost isolation products from BurrBrown. The low-profile SIL plastic package allows PCB spacings of $0.5^{\prime \prime}$ to be achieved, and the small footprint results in efficient use of board space.
To provide isolation, the design uses high-efficiency, miniature toroidal transformers in both the signal and power paths. An uncommitted input amplifier and an isolated external bipolar supply ensure the majority of input interfacing or conditioning needs can be met. The ISO212P accepts an input voltage range of $\pm 5 \mathrm{~V}$ for single 15 V supply operation or $\pm 3.0 \mathrm{~V}$ for single 10 V supply operation.

## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL: Transducer Channel Isolator for Thermocouples, RTDs, Pressure Bridges, Flow Meters
- 4mA TO 20 mA LOOP ISOLATION
- MOTOR AND SCR CONTROL
- GROUND LOOP ELIMINATION
- ANALYTICAL MEASUREMENTS
- POWER PLANT MONITORING
- DATA ACQUISITION/TEST EQUIPMENT ISOLATION
- MULTIPLEXED SYSTEMS WITH CHANNEL TO CHANNEL ISOLATION



## SPECIFICATIONS

## ELECTRICAL

At $T=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{cc}}=+15 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS | ISO212JP |  |  | ISO212KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ISOLATION <br> Voltage <br> Rated Continuous <br> AC, 60 Hz <br> DC <br> $100 \%$ Test (AC, 60 Hz ) <br> Isolation-Mode Rejection ${ }^{(1)}$ <br> AC <br> DC <br> Barrier Resistance <br> Barrier Capacitance <br> Leakage Current | $\begin{aligned} & T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ & T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{aligned}$ <br> Partial Discharge $\begin{gathered} \text { 1s : }<5 \mathrm{pC} \\ \mathrm{~V}_{\text {Iso }}=\text { Rated } \end{gathered}$ <br> Continuous 60 Hz $\begin{aligned} & \mathrm{V}_{\text {iso }}=240 \mathrm{Vrms}, 60 \mathrm{~Hz} \\ & \mathrm{~V}_{\text {ISO }}=240 \mathrm{Vrms}, 50 \mathrm{~Hz} \end{aligned}$ | $\begin{gathered} 750 \\ 1060 \\ \\ 1200 \end{gathered}$ | $\begin{gathered} 115 \\ 160 \\ 10^{10} \\ 12 \\ 1 \end{gathered}$ | $\begin{gathered} 2 \\ 1.6 \end{gathered}$ |  |  | * | Vrms <br> VDC <br> Vrms <br> dB <br> dB <br> $\Omega$ <br> pF $\mu$ Arms $\mu$ Arms |
| GAIN <br> Initial Error <br> Gain vs Temperature <br> Nonlinearity ${ }^{(3)}$ | $\mathrm{V}_{0}=-5 \mathrm{~V}$ to +5 V |  | $\begin{gathered} \pm 1 \\ 20 \\ 0.04 \end{gathered}$ | $\begin{gathered} \pm 2 \\ 50 \\ 0.05 \end{gathered}$ |  | $\begin{gathered} * \\ * \\ 0.015 \end{gathered}$ | $0.025$ | $\begin{gathered} \% \text { FSR }^{(2)} \\ \text { ppm of FSR } /{ }^{\circ} \mathrm{C} \\ \% \text { FSR } \end{gathered}$ |
| INPUT OFFSET VOLTAGE <br> Initial Offset vs Temperature vs Power Supply ${ }^{(4)}$ Adjustment Range | $\begin{gathered} V_{\mathbb{I N}}=0 \mathrm{~V} \\ V_{C C}=14 \mathrm{~V} \text { to } 16 \mathrm{~V} \end{gathered}$ | $\pm 20$ | $\begin{gathered} \pm 30 \pm 30 / \mathrm{G} \\ \pm 1.5 \end{gathered}$ | $\pm 10 \pm 10 / \mathrm{G}$ | * | * | $\pm 7.5 \pm 7.5 / \mathrm{G}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} / \mathrm{V} \\ \mathrm{mV} \end{gathered}$ |
| INPUT CURRENT <br> Bias <br> Offset |  |  |  | $\begin{gathered} 50 \\ 4 \end{gathered}$ |  |  | * | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| INPUT <br> Voltage Range ${ }^{(5)}$ Resistance | Rated Operation, G = 1 | $\pm 5$ | $10^{12}$ |  | * | * |  | $\begin{aligned} & V \\ & \Omega \end{aligned}$ |
| OUTPUT <br> Output Impedance Voltage Range <br> Ripple Voltage ${ }^{(6)}$ <br> Ouput Compliance | Out Hi to Out Lo <br> Min Load $=1 \mathrm{M} \Omega$ <br> $\mathrm{f}=0$ to 100 kHz <br> $\mathrm{f}=0$ to 5 kHz <br> Out Hi or Out Lo | $\pm 5$ | $\begin{gathered} 3 \\ \\ 8 \\ 0.4 \\ 7.5 \end{gathered}$ |  | * |  |  | $\begin{gathered} \mathrm{k} \Omega \\ \mathrm{~V} \\ \mathrm{mVp-p} \\ \mathrm{mVrms} \\ \mathrm{~V} \end{gathered}$ |
| FREQUENCY RESPONSE <br> Small Signal Bandwidth <br> Full Signal Bandwidth | $\begin{gathered} 1 / P=1 V p-p,-3 d B \\ G=1 \\ 1 / P=10 \mathrm{Vp}-\mathrm{p}, \\ G=1 \\ G=10(-3 \mathrm{~dB}) \end{gathered}$ |  | $\begin{gathered} 1 \\ 200 \\ 1.8 \end{gathered}$ |  |  |  |  | $\begin{gathered} \mathrm{kHz} \\ \mathrm{~Hz} \\ \mathrm{kHz} \end{gathered}$ |
| ISOLATED POWER OUTPUTS <br> Voltage Outputs $\left( \pm \mathrm{V}_{\mathrm{SS} 1}\right){ }^{(7)}$ <br> vs Temperature <br> vs Load <br> Current Output ${ }^{(7)}$ <br> (Both Loaded) <br> (One Loaded) | No Load | $\pm 7.5$ | $\begin{aligned} & \pm 8 \\ & -8 \\ & 90 \end{aligned}$ | $\begin{aligned} & 5 \\ & 8 \end{aligned}$ | * | * | * | VDC $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ $\mathrm{mV} / \mathrm{mA}$ <br> mA mA |
| POWER SUPPLIES <br> Rated Voltage Voltage Range ${ }^{(5)}$ Quiescent Current | Rated Performance <br> No Load | 11.4 | $15$ $4.3$ | $\begin{gathered} 16 \\ 7 \end{gathered}$ | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification Operating |  | $\begin{gathered} 0 \\ -25 \end{gathered}$ |  | $\begin{aligned} & +70 \\ & +85 \end{aligned}$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Same as ISO212JP.
NOTES: (1) Isolation-mode rejection is the ratio of the change in output voltage to a change in isolation barrier voltage. It is a function of frequency. (2) FSR = Full Scale Range $=10 \mathrm{~V}$. (3) Nonlinearity is the peak deviation of the output voltage from the best-fit straight line. It is expressed as the ratio of deviation to FSR. (4) Power Supply Rejection is the change in $\mathrm{V}_{\text {os }}$ Supply Change. (5) At $\mathrm{V}_{\mathrm{cc}}=+10.0 \mathrm{~V}$, input voltage range $= \pm 3.0 \mathrm{~V} \mathrm{~min}$. (6) Ripple is the residual component of the barrier carrier frequency generated internally. (7) Derated at $\mathrm{V}_{\mathrm{cc}}<+15 \mathrm{~V}$.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

PIN CONFIGURATION


## ORDERING INFORMATION

| MODEL | PACKAGE | OPERATING <br> TEMPERATURE RANGE |
| :--- | :---: | :---: |
| ISO212JP | 38 -Pin Plastic SIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ISO212KP | 38 -Pin Plastic SIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS



## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| ISO212JP | 38 -Pin Plastic SIP | 903 |
| ISO212KP | 38 -Pin Plastic SIP | 903 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}$ unless otherwise noted.



The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

E=

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise noted.







## DISCUSSION OF SPECIFICATIONS

The ISO212P is intended for applications where isolation and input signal conditioning are required. Best signal-tonoise performance is obtained when the input amplifier gain setting is such that the $f_{B}$ pin has a full scale range of $\pm 5 \mathrm{~V}$. The bandwidth is internally limited to typically 1 kHz , making the device ideal for use in conjunction with sensors that monitor slowly varying processes. To power external functions or networks, 5 mA at $\pm 8 \mathrm{~V}$ typical is available at the isolated port.

## LINEARITY PERFORMANCE

The ISO212P offers non-linearity performance compatible with 12-bit resolution systems ( $0.025 \%$ ). Note that the specification is based on a best-fit straight line.

## OPTIONAL OFFSET VOLTAGE ADJUSTMENT

In many applications, the untrimmed input offset voltage will be adequate. For situations where it is necessary to trim the offset, a potentiometer can be used. See Figure 1 for details. It is important to keep the traces to the offset adjust pins as short as practical, because noise can be injected into the input op amp via this route.

## INPUT PROTECTION

If the ISO212P is used in systems where a transducer or sensor does not derive its power from the isolated power available from the device, then some input protection must be present to prevent damage to the input op amp when the ISO212P is not powered. A resistor of $5 \mathrm{k} \Omega$ should be included to limit the output impedance of the signal source. Where the op amp is configured for an inverting gain, then $\mathrm{R}_{\mathrm{IN}}$ of the gain setting network can be used. For non-
inverting configurations, a separate resistor is required. Neglecting this point may also lead to problems when powering on the ISO212P.

## USING $\pm \mathrm{V}_{\text {sS } 1}$ TO POWER EXTERNAL CIRCUITRY

The DC/DC converter in the ISO212P runs at a switching frequency of 25 kHz . Internal rectification and filtering is sufficient for most applications at low frequencies or with no external networks connected.
The ripple on $\pm \mathrm{V}_{\text {SS1 }}$ will typically be $100 \mathrm{mVp}-\mathrm{p}$ at 25 kHz . Loading the supplies will increase the ripple unless extra filtering is added externally; a capacitor of $1 \mu \mathrm{~F}$ is normally sufficient for most applications, although in some cases $10 \mu \mathrm{~F}$ may be required. Noise introduced onto $\pm \mathrm{V}_{\mathrm{SS} 1}$ should be decoupled to prevent degraded performance.

## THEORY OF OPERATION

The ISO212P has no galvanic connection between the input and output. The analog input signal referenced to the input common (Com 1) is multiplied by the gain of the input amplifier and accurately reproduced at the output. The output section uses a differential design so either the Hi or Lo pin may be referenced to the output common (Com 2) This allows simple input signal inversion while maintaining the high impedance input configuration. A simplified diagram of the ISO212P is shown in Figure 2. The design consists of a DC/DC converter, an uncommitted input operational amplifier, a modulator circuit and a demodulator circuit. Magnetic isolation is provided by separate transformers in the power and signal paths.
The DC/DC converter provides power and synchronization signals across the isolation barrier to operate the operational amplifier and modulator circuitry. It also has sufficient capacity to power external input signal conditioning net-


FIGURE 1. Power Supply and Signal Connections Shown for Non-Inverting, Unity Gain Configuration.
works. The uncommitted operational amplifier may be configured for signal buffering or amplification, depending on the application.

The modulator converts the input signal to an amplitudemodulated AC signal that is magnetically coupled to the demodulator by a miniature transformer providing the sig-nal-path isolation. The demodulator recovers the input signal from the modulated signal using a synchronous technique to minimize noise and interference.

## ABOUT THE BARRIER

For any isolation product, barrier integrity is of paramount importance in achieving high reliability. The ISO212P uses miniature toroidal transformers designed to give maximum isolation performance when encapsulated with a high-die-lectric-strength material. The internal component layout is designed so that circuitry associated with each side of the barrier is positioned at opposite ends of the package. Areas where high electric fields can exist are positioned in the center of the package. The result is that the dielectric strength of the barrier typically exceeds 3 kVrms .

## ISOLATION VOLTAGE RATINGS

Because a long term test is impractical in a manufacturing situation, the generally accepted practice is to perform a production test at a high voltage for some shorter time. The relationship between actual test voltage and the continuous derated maximum specification is an important one. Historically, Burr-Brown has chosen a deliberately conservative one: $\mathrm{V}_{\text {TEST }}=(2 \times$ ACrms continuous rating $)+1000 \mathrm{~V}$ for ten seconds, followed by a test at rated ACrms voltage for one minute. This choice was appropriate for conditions where system transients were not well defined.

Recent improvements in high voltage stress testing have produced a more meaningful test for determining maximum permissible voltage ratings, and Burr-Brown has chosen to apply this new technology in the manufacture and testing of the ISO212P.

## PARTIAL DISCHARGE

When an insulation defect such as a void occurs within an insulation system, the defect will display localized corona or ionization during exposure to high voltage stress. This ionization requires a higher applied voltage to start the discharge and a lower voltage to extinguish it once started. The higher start voltage is known as the inception voltage and the lower voltage is called the the extinction voltage. Just as the total insulation system has an inception voltage, so do the individual voids. A voltage will build up across a void until its inception voltage is reached. At this point, the void will ionize, effectively shorting itself out. This action redistributes electrical charge within the dielectric and is known as partial discharge. If the applied voltage gradient across the device continues to rise, another partial discharge cycle begins. The importance of this phenomenon is that if the discharge does not occur, the insulation system retains its integrity. If the discharge begins and is allowed to continue, the action of the ions and electrons within the defect will eventually degrade any organic insulation system in which they occur. The measurement of partial discharge is both useful in rating the devices and in providing quality control of the manufacturing process. The inception voltage of these voids tends to be constant, so that the measurement of total charge being re-distributed within the dielectric is a very good indicator of the size of the voids and their likelihood of becoming an incipient failure.


FIGURE 2. Simplified Diagram of Isolation Amplifier.

The bulk inception voltage, on the other hand, varies with the insulation system and the number of ionization defects. This directly establishes the absolute maximum voltage (transient) that can be applied across the test device before destructive partial discharge can begin.
Measuring the bulk extinction voltage provides a lower, more conservative, voltage from which to derive a safe continuous rating. In production, it's acceptable to measure at a level somewhat below the expected inception voltage and then de-rate by a factor related to expectations about the system transients. The isolation amplifier has been extensively evaluated under a combination of high temperatures and high voltage to confirm its performance in this respect. The ISO212P is free of partial discharges at rated voltages.

## PARTIAL DISCHARGE TESTING IN PRODUCTION

Not only does this test method provide far more qualitative information about stress withstand levels than did previous stress tests, but it also provides quantitative measurements from which quality assurance and control measures can be based. Tests similar to this test have been used by some manufacturers such as those of high voltage power distribution equipment for some time, but they employed a simple measurement of RF noise to detect ionization. This method was not quantitative with regard to energy of the discharge and was not sensitive enough for small components such as isolation amplifiers. Now, however, manufacturers of HV test equipment have developed means to measure partial discharge, and VDE, the German standards group, has adopted use of this method for the testing of opto-couplers. To accommodate poorly defined transients, the part under test is exposed to a voltage that is 1.6 times the continuous rated voltage and must display $<5 \mathrm{pC}$ partial discharge level in a $100 \%$ production test.

## INSTALLATION AND OPERATING INSTRUCTIONS

## POWER SUPPLY AND SIGNAL CONNECTIONS

As with any mixed analog and digital signal component, correct decoupling and signal routing precautions must be used to optimize performance. Figure 1 shows the proper power supply and signal connections. $\mathrm{V}_{\mathrm{CC}}$ should be bypassed to Com 2 with a $0.1 \mu \mathrm{~F}$ ceramic capacitor as close to the device as possible. Short leads will minimize lead inductance. A ground plane will also reduce noise problems. If a low impedance ground plane is not used, signal common lines, and either $\mathrm{O} / \mathrm{P}$ High or $\mathrm{O} / \mathrm{P}$ Low pin should be tied directly to the ground at the supply and Com 2 returned via a separate trace to the supply ground.
To avoid gain and isolation mode (IMR) errors introduced by the external circuit, connect grounds as indicated in Figure 3. Layout practices associated with isolation amplifiers are very important. In particular, the capacitance associated with the barrier, and series resistance in the signal and reference leads, must be minimized. Any capacitance across
the barrier will increase AC leakage and, in conjunction with ground line resistance, may degrade high frequency IMR.

## VOLTAGE GAIN MODIFICATIONS

The uncommitted operational amplifier at the input can be used to provide gain, signal inversion, active filtering or current to voltage conversion. The standard design approach for any op-amp stage can be used, provided that the full scale voltage appearing on $f_{B}$ does not exceed $\pm 5 \mathrm{~V}$.
If the input op-amp is overdriven, ripple at the output will result. To prevent this, the feedback resistor should have a minimum value of $10 \mathrm{k} \Omega$.

Also, it should be noted that the current required to drive the equivalent impedance of the feedback network is supplied by the internal DC/DC converter and must be taken into account when calculating the loading added to $\pm \mathrm{V}_{\text {ss }}$.
Since gain inversion can be incorporated in either the input or output stage of the ISO212P, it is possible to use the input amplifier in a non-inverting configuration and preserve the high impedance this configuration offers. Signal inversion at the output is easily accomplished by connecting $\mathrm{O} / \mathrm{P}$ High to Com 2 instead of O/P Low.

## ISOLATED POWER OUTPUT DRIVE CAPABILITY

On the input side of the ISO212P, there are two power supplies capable of delivering 5 mA at $\pm 8 \mathrm{~V}$ to power external circuitry. When using these supplies with external loads, it is recommended that additional decoupling in the form of $10 \mu \mathrm{~F}$ tantalum bead capacitors be added to improve the voltage regulation. Loss of linearity will result if additional filtering is not used with an output load. Again, power dissipated in the feedback loop around the input op amp must be subtracted from the available power output at $\pm \mathrm{V}_{\text {SS } 1}$.
If the ISO212P is to be used in multiple applications, care should be taken in the design of the power distribution


FIGURE 3. Technique for Connecting Com 1 and Com 2.
=3 =3
network, especially when all ISO212Ps are synchronized. It is best to use a well decoupled distribution point and to take power to individual ISO212Ps from this point in a star arrangement as shown in Figure 4.

## NOISE

Output noise is generated by residual components of the 25 kHz carrier that have not been removed from the signal. This noise may be reduced by adding an output low pass filter (see Figure 8). The filter time constants should be set below the carrier frequency. The output from the ISO212P is a switched capacitor and requires a high impedance load to prevent degradation of linearity. Loads of less than $1 \mathrm{M} \Omega$ will cause an increase in noise at the carrier frequency and will appear as ripple in the output waveform. Since the output signal power is generated from the input side of the barrier, decoupling of the $\pm \mathrm{V}_{\mathrm{SS}_{1}}$ outputs will improve the signal to noise ratio.

## SYNCHRONIZATION OF THE INTERNAL OSCILLATOR

The ISO212P has an internal oscillator and associated timing components, which can be synchronized, incorporated into the design. This alleviates the requirement for an external high-power clock driver. The typical frequency of oscillation is 50 kHz . The internal clock will start when power is applied to the ISO212P and Clk In is not connected.
Because the frequencies of several ISO212Ps can be marginally different, "beat" frequencies ranging from a few Hz to a few kHz can exist in multiple amplifier applications. The design of the ISO212P accommodates "internal synchronous" noise, but a synchronous beat frequency noise will not be strongly attenuated, especially at very low frequencies if it is introduced via the power, signal, or potential grounding paths. To overcome this problem in systems where several ISO212Ps are used, the design allows synchroniztion of each oscillator in a system to one frequency. Do this by forcing the timing node on the internal oscillator with an
external driver connected to Clk In. See Figure 5. The driver may be an external component with Series 4000 CMOS characteristics, or one of the ISO212Ps in the system can be used as the master clock for the system. See Figure 6 and 7 for connections in multiple ISO212P installations.

## CHARGE ISOLATION

When more than one ISO212P is used in synchronous mode, the charge which is returned from the timing capacitor (220pF in Figure 5) on each transition of the clock becomes significant. Figure 7 illustrates a method of isolating the "Clk Out" clamp diodes (Figure 5) from this charge.
A $22 \mathrm{k} \Omega$ resistor (recommended maximum to use) together with the $39 \mathrm{k} \Omega$ internal oscillator timing resistor (Figure 5) forms a potential divider. The ratio of these resistors should be greater than 0.6 which ensures that the input voltage triggers the inverter connected to " Clk In". If using a single resistor, then account must be taken of the paralleled timing resistors. This means that the $22 \mathrm{k} \Omega$ resistor must be halved to drive two ISO212Ps, or divided by 8 if driving 8 ISO212Ps to insure that the ratio of greater than 0.6 is maintained. The series resistors shown in Figure 7 reduce the high frequency content of the power supply current.

## APPLICATIONS

The ISO212P isolation amplifier, together with a few low cost components, can isolate and accurately convert a 4-to20 mA input to a $\pm 10 \mathrm{~V}$ output with no external adjustment. Its low height ( 0.43 " (11mm) ) and small footprint ( $2.5^{\prime \prime} \mathrm{X}$ $0.33^{\prime \prime}(57 \mathrm{~mm} \times 8 \mathrm{~mm})$ ) make it the solution of choice in $0.5^{\prime \prime}$ board spacing systems and in all applications where board area savings are critical.
The ISO212P operates from a single +15 V supply and offers low power consumption and 12 -bit accuracy. On the input side, two isolated power supplies capable of supplying 5 mA at $\pm 8 \mathrm{~V}$ are available to power external circuitry.


FIGURE 5. Equivalent Circuit, Clock Input/Output. Inverters are CMOS.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 



FIGURE 6. Oscillator Connections for Synchronous Operation in Multiple ISO212P Installations.


FIGURE 7. Isolating the Clk Out Node.

## APPLICATIONS FLEXIBILITY

In Figure 8, the ISO212P's $+\mathrm{V}_{\text {ss } 1}$ isolated supply powers a REF200 to provide an accurate $100 \mu \mathrm{~A}$ current source. This current is opposed by an equal but opposite current through the $75 \mathrm{k} \Omega$ feedback resistor to establish an offset of -7.5 V at $\mathrm{I}_{\text {in }}=0 \mathrm{~mA}$. With $\mathrm{I}_{\text {in }}=4$-to- 20 mA , the output is -5 to +5 V . The ratio of the $75 \mathrm{k} \Omega$ and $3.12 \mathrm{k} \Omega$ resistors assures the correct gain.
The polarity of the output can be reversed by simply reversing the $\mathrm{O} / \mathrm{P} \mathrm{HI}$ and $\mathrm{O} / \mathrm{P}$ LO pins. This could be used in the Figure 8 circuit to change the -5 V to +5 V output to a +5 V to -5 V output range.
The primary function of the output circuitry is to add gain to produce $\mathrm{a} \pm 10 \mathrm{~V}$ output and to reduce output impedance. The addition of a few resistors and capacitors provides a low pass filter with a cut-off frequency equal to the full signal bandwidth of the ISO212P, typically 200 Hz . The filter response is flat to 1 dB and rolls off from cut off at -12 dB per octave.

The accuracy of the REF200 and external resistors eliminates the need for expensive trim pots and adjustments. The errors introduced by the external circuitry only add about $10 \%$ of the ISO212P's specified gain and offset voltage error.


FIGURE 8. Isolated 4-20mA Current Receiver with Output Filter.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 9. Instrument Bridge Isolation Amplifier.


FIGURE 10. Photodiode Isolation Amplifier.


FIGURE 11. Thermocouple Amplifier with Ground Loop Elimination, Cold Junction Compensation and Down-Scale Burn-Out.

Or, Call Customer Service at 1-800-548-6132 (USA Only)


FIGURE 12. Isolated Current Monitoring Applications.


FIGURE 13. Isolated Temperature Sensing and Amplification.

IXR100

## Isolated, Self-Powered, Temperature Sensor Conditioning 4-20mA TWO-WIRE TRANSMITTER

## FEATURES

- 1500Vrms ISOLATION
- TRUE TWO-WIRE OPERATION :

Power and Signal on One Wire Pair

- RESISTANCE OR VOLTAGE INPUT
- DUAL MATCHED CURRENT SOURCES: $400 \mu \mathrm{~A}$ at 7 V
- WIDE SUPPLY RANGE 12V TO 36V
- PT100 RTD LINEARIZATION


## DESCRIPTION

The IXR100 is an isolated 2-wire transmitter featuring loop powered operation and resistive temperature sensor conditioning (excitation and linearization). It contains a DC/DC convertor, high accuracy instrumentation amplifier with single resistor programmable span and linearization, and dual matched excitation current sources. This combination is ideally suited to a range of transducers such as thermocouples, RTDs, thermistors and strain gages. The small size makes it ideal for use in head mounted isolated temperature transmitters as well as rack and rail mounted equipment.


[^58]Tel: (602) 746-1111 . Twx: 910-952-1111 Cable: BRRCORP

## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL: All Types of Isolated Transmitters; Pt100 RTD
Thermocouple Inputs
Current Shunt (mV) Inputs
- ISOLATED DUAL CURRENT SOURCES
- AUTOMATED MANUFACTURING
- POWER PLANT/ENERGY MONITORING
- GROUND LOOP ELIMINATION

The isolated two-wire transmitter allows signal transmission and device power to be supplied on a single wire-pair by modulating the power supply current with the isolated signal source. The transmitter is resistant to voltage drops from long runs and noise from motors, relays, actuators, switches, transformers and industrial equipment.
It can be used by OEMs producing isolated transmitter modules or by data acquisition system manufacturers. The IXR100 is also useful for general purpose isolated current transmission where the elimination of ground loops is important.


Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706

## SPECIFICATIONS

## ELECTRICAL

$\mathrm{V}_{\mathrm{S}}=+24 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITIONS | IXR100 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OUTPUT AND LOAD CHARACTERISTICS <br> Output Current <br> Output Current Limit <br> Loop Supply Voltage <br> Load Resistance | Linear Operating Region | $\begin{gathered} 4 \\ 11.6 \\ \mathrm{R}_{\mathrm{LOAD}}=\left(\mathrm{V}_{\mathrm{s}}-11.6\right) / \mathrm{I}_{\mathrm{O}} \end{gathered}$ | 32 | $\begin{aligned} & 20 \\ & 36 \end{aligned}$ | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mathrm{VDC} \\ \Omega \end{gathered}$ |
| ZERO <br> Initial Error ${ }^{(1)}$ vs Temperature | $\mathrm{V}_{\mathbb{N}}=0, \mathrm{R}_{\mathrm{S}}=\infty$ |  |  | $\begin{aligned} & 300 \\ & 200 \end{aligned}$ | $\mu \mathrm{A}$ ppm FSR $/{ }^{\circ} \mathrm{C}$ |
| SPAN <br> Output Current Equation <br> Span Equation <br> Untrimmed Error vs Temperature <br> Nonlinearity : EMF Input <br> : Pt100 Input | $\mathrm{R}_{\mathrm{S}} \text { in } \Omega, \mathrm{V}_{\mathrm{IN}} \text { in } \mathrm{V}$ <br> (1) <br> Excluding TCR of $\mathrm{R}_{\mathrm{S}}$ <br> (2) <br> (3) | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=4 \mathrm{n} \\ & -2.5 \end{aligned}$ | $\begin{gathered} .016+ \\ 016+(4 \\ 50 \\ 0.01 \\ 0.1 \end{gathered}$ | $\begin{gathered} 0 \\ 100 \\ 0.025 \end{gathered}$ | A/V \% $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ \%FSR \%FSR |
| INPUT <br> Voltage Range <br> Common-Mode Range <br> Offset Voltage <br> vs Temperature vs Supply | $\mathrm{R}_{\mathrm{s}}=\infty$ <br> $\mathrm{V}_{\mathbb{N N}_{+}}, \mathrm{V}_{\mathbb{I N}^{-}}$with Respect to COM | 2 | $\begin{gathered} 1 \\ 0.5 \\ 3 \\ 100 \end{gathered}$ | $\begin{gathered} 4 \\ 2.5 \\ 5 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| CURRENT SOURCES <br> Magnitude <br> Accuracy vs Temperature <br> Match vs Temperature |  |  | $\begin{aligned} & 0.4 \\ & 50 \\ & 25 \end{aligned}$ | $\begin{gathered} 1 \\ 100 \\ 0.5 \\ 50 \end{gathered}$ | $\begin{gathered} \mathrm{mA} \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| DYNAMIC RESPONSE <br> Settling Time | To $0.1 \%$ of Span |  | 500 |  | ms |
| TEMPERATURE RANGE <br> Operating <br> Storage |  | $\begin{aligned} & -20 \\ & -40 \end{aligned}$ |  | $\begin{array}{r} +70 \\ +85 \end{array}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| ISOLATION <br> Isolation Voltage | $\begin{aligned} & V_{\text {iso }} \\ & V_{\text {iso }} \end{aligned}$ | $\begin{aligned} & 1000 \mathrm{JP} \\ & 1500 \mathrm{KP} \end{aligned}$ |  |  | Vrms <br> Vrms |

NOTES: (1) Can be adjusted to zero. (2) End point span non-linearity. (3) End point, corrected span non-linearity with a Pt100 RTD input operated from -200 ${ }^{\circ} \mathrm{C}$ to $+850^{\circ} \mathrm{C}$.

## ABSOLUTE MAXIMUM RATINGS

| Power Supply ( $+\mathrm{V}_{\text {s }}-\mathrm{I}_{\text {out }}$ ) <br> Input Voltage (Com to $V_{\text {IN }}$ ) | $\begin{aligned} & . . .40 \mathrm{~V} \\ & \ldots . . .9 \mathrm{~V} \end{aligned}$ |
| :---: | :---: |
| Storage Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering 10s) | ... $+300^{\circ} \mathrm{C}$ |
| Output Current Limit Duration | Continuous |
| Power Dissipation | . 500 mW |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| IXR100 | 2-wire Transmitter | 901 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.


## ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. BurrBrown Corporation recommends that this integrated circuit be handled and stored using appropriate ESD protection methods.

PIN CONFIGURATION


## DISCUSSION OF PERFORMANCE

The IXR100 makes the design of isolated two wire 4 to 20 mA transmitters easy and provides exceptional performance at very low cost. It combines several unique features not previously available in a single package. These include galvanic isolation, sensor excitation and linearization, excellent DC performance, and low zero and span drift. The IXR100 functions with voltages as low as 11.6 V at the device. This allows operation with power supplies at or below 15 V . When used with the RCV420 the complete 4 to 20 mA current loop requires only 13.1 V . If series diode protection is desired the minimum loop supply voltage is still only about 13.7 V . This is especially useful in systems where the available supplies are only 15 V .

## BASIC CONNECTION

The basic connection of the IXR100 is shown in Figure 1. A differential voltage applied between pins 2 and 3 will cause a current of 4 to 20 mA to circulate in the two wire output loop pins 28 and 18 . Pins 1 and 4 supply the current excitation for resistive sensors. Pins 6 and 7 are provided for the connection of an external span resistor which increases the gain. Pins 8 and 9 provide linearity correction. Pins 10, 11 and 12 adjust the output offset current.

## FUNCTIONAL DESCRIPTION

The IXR100 comprises of several functions:

- Sensor excitation
- Internal voltage regulator
- Input amplifier and V/I converter
- Linearization circuit
- DC/DC Converter


## SENSOR EXCITATION

Sensor Excitation consists of two matched 0.4 mA current sources. One is used to excite the resistive sensor and the other is used to excite the zero balance resistor $R_{z}$. When the linearity correction feature is used these current sources are modulated together so that three wire operation of a Pt100 RTD is possible.

## INTERNAL VOLTAGE REGULATOR

The circuitry within the IXR100 regulates the supply voltage to the DC/DC Converter, Input Amplifier, Linearization Amplifier and $\mathrm{V} / \mathrm{I}$ Converter and removes the normal variations in $\mathrm{V}_{\mathrm{s}}$ from these stages as the output spans from 4 to 20 mA .


FIGURE 1. Basic Connection for RTD.

## INPUT AMPLIFIER AND V/I CONVERTER

The Input Amplifier is an instrumentation amplifier whose gain is set by $R_{s}$, it drives the V/I Converter to produce a 4 to 20 mA output current. The Input Amplifier has a common mode voltage range of 2 to 4 V with respect to COM (pin 5). Normally this requirement is satisfied by returning the currents from the RTD and zero balance resistor $\mathrm{R}_{\mathrm{z}}$ to COM through a common mode resistor $\mathrm{R}_{\mathrm{CM}}$. For most applications a single value of $3.9 \mathrm{k} \Omega$ may be used. When used with RTDs having large values of resistance $\mathrm{R}_{\mathrm{CM}}$ must be chosen so that the inputs of the amplifier remain within is raied cominion mode range. $\mathrm{R}_{\mathrm{CM}}$ should be bypassed with a $0.01 \mu \mathrm{~F}$ or larger capacitor.

## LINEARIZATION CIRCUIT

The Linearity Correction Circuit is unique in several ways. A single external resistor will provide up to 50 times improvement in the basic RTD linearity. Terminal based non-linearity can be reduced to less than $\pm 0.1 \%$ for all RTD temperature spans. The Linearization circuit also contains an instrumentation amplifier internally connected to the $\pm \mathrm{V}_{\mathrm{iN}}$ pins. The gain of this stage is set by $\mathrm{R}_{\mathrm{LIN}}$. The output controls the excitation current sources to produce an increasing excitation current as $\mathrm{V}_{\mathrm{IN}}$ increases. An important feature is that the Linearity Correction is made directly to the RTD output independent of the gain of the Input Amplifier. This provides minimal interaction between $R_{s}$ and $R_{z}$. This feature can be useful at the systems level by reducing data acquisition system processor overhead previously used to linearize sensor response in software/firmware.

## DC/DC CONVERTER

The DC/DC Converter transfers power from the 2 wire current loop across the barrier to the circuitry used on the input side of the isolation barrier.

## PIN DESCRIPTIONS

## $\mathrm{I}_{\text {REF }} \mathrm{I}_{\text {REF } 2}$

These pins provide a matched pair of current sources for sensor excitation. These current sources provide excellent thermal tracking, and when the linearization feature is used, are modulated by an equal amount. Their nominal current value is 0.4 mA and their compliance voltage is:

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}+<\mathrm{V}_{\mathrm{IREF}}<(\mathrm{Com}+7 \mathrm{~V}) \\
& \mathrm{I}_{\mathrm{REF}}=400 \mu \mathrm{~A}+\frac{\mathrm{V}_{\mathrm{REF}}}{2 \mathrm{R}_{\mathrm{LIN}}}
\end{aligned}
$$

$+V_{\mathbf{I N}^{N}},-V_{\text {IN }}$
These are the inputs to both the input amplifier and the linearization amplifier. Because the IXR100 has been optimized for RTD applications, the two sets of inputs are internally connected.

## $\mathbf{R}_{\mathrm{s} 1}, \mathbf{R}_{\mathrm{s} 2}$

The resistor connected across these terminals determines the gain of the IXR100. For normal 4-20mA outputs:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{s}}=\frac{40}{0.016 /\left(\Delta \mathrm{V}_{\mathrm{IN}}\right)-0.016} \Omega \tag{1}
\end{equation*}
$$

## $\mathbf{R}_{\mathrm{L} 1}, \mathbf{R}_{\mathrm{L} 2}$

The resistor connected between these terminals determines the gain of the linearization circuit and the amount of correction applied to the RTD. Its value may be determined in several ways. Two of which are shown as follows.

1. Empirically by interactively adjusting $\mathrm{R}_{\mathrm{LI}}, \mathrm{R}_{\mathrm{s}}$ and $\mathrm{R}_{\mathrm{z}}$ to achieve best fit 4 to 20 mA output. $R_{z}$ is used to set 4 mA at minimum input, $\mathrm{R}_{\mathrm{s}}$ is adjusted for 12 mA with a half span input, and $\mathrm{R}_{\text {LIN }}$ is adjusted to give 20 mA with a full span input. This may require a few iterations but is probably the most practical method for field calibration. $\mathrm{R}_{\mathrm{LI}}$ will range between $500 \Omega$ and $1500 \Omega$ for $100 \Omega$ sensors (Pt100, D100, SAMA). Initially it may seem a little strange adjusting $\mathrm{R}_{\mathrm{s}}$ for 12 mA and $\mathrm{R}_{\mathrm{LIN}}$ for 20 mA . However, convergence is achieved much more quickly as the linearized curve passes through zero and has less effect at the mid span and the linearity trim resistor tends to adjust the transfer function more at the full span than the mid point.
2. Using Table I and linear interpolation for values of span not given in the table. This will yield very accurate results for the Pt100 sensor and acceptable results for D100 and SAMA sensors.

## ZERO ADJUST (OPTIONAL) $\mathbf{O}_{\mathbf{S} 1}, \mathbf{O}_{\mathrm{s} 2}, \mathbf{O}_{\mathbf{s} 3}$

The IXR100 has provision for adjusting the output offset current as shown in Figure 2. In many applications the already low offset will not need to be known at all. This trim effects the $\mathrm{V} / \mathrm{I}$ converter stage and does not introduce $\mathrm{V}_{\text {os }}$ drift errors that occur when the trim is performed at the input stage. If possible use $\mathrm{R}_{\mathrm{z}}$ to trim sensor output error to zero and use the offset control to trim the output to 4 mA when $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$. The offset adjustment can be made with a


FIGURE 2. Basic Connection for Zero Adjust.

|  | SPAN $\Delta T\left({ }^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{T}_{\text {MIN }}\left({ }^{\circ} \mathrm{C}\right)$ | 50 | 100 | 200 | 300 | 400 | 500 | 600 | 700 | 800 | 900 | 1000 |
|  | -200 | 573 | 653 | 839 | 995 | 1083 | 1131 | 1152 | 1159 | 1159 | 1154 | 1140 |
|  | -150 | 745 | 855 | 1059 | 1158 | 1197 | 1206 | 1205 | 1196 | 1175 | 1151 | 1127 |
|  | -100 | 983 | 1105 | 1228 | 1251 | 1249 | 1231 | 1207 | 1182 | 1156 | 1129 |  |
|  | -50 | 1233 | 1284 | 1286 | 1262 | 1236 | 1208 | 1180 | 1152 | 1125 | 1097 |  |
|  | 0 | 1302 | 1287 | 1273 | 1229 | 1201 | 1173 | 1145 | 1117 | 1089 |  |  |
|  | 50 | 1263 | 1249 | 1220 | 1192 | 1164 | 1136 | 1108 | 1081 | 1054 |  |  |
|  | 100 | 1225 | 1211 | 1183 | 1155 | 1127 | 1100 | 1073 | 1046 |  |  |  |
|  | 150 | 1188 | 1174 | 1146 | 1119 | 1091 | 1064 | 1038 | 1011 |  |  |  |
|  | 200 | 1151 | 1137 | 1110 | 1083 | 1056 | 1030 | 1003 |  |  |  |  |
|  | 250 | 1114 | 1101 | 1074 | 1048 | 1021 | 995 | 969 |  |  |  |  |
|  | 300 | 1079 | 1066 | 1039 | 1013 | 987 | 962 |  |  |  |  |  |
|  | 350 | 1044 | 1031 | 1005 | 979 | 954 | 928 |  |  |  |  |  |
|  | 400 | 1009 | 996 | 971 | 946 | 921 |  |  |  |  |  |  |
|  | 450 | 975 | 963 | 938 | 913 | 888 |  |  |  |  |  |  |
|  | 500 | 942 | 930 | 905 | 881 |  |  |  |  |  |  |  |
|  | 550 | 909 | 897 | 873 | 849 |  | ES: (1) | Linear in | nterpola | ion betw | eentw | horizontal |
|  | 600 | 877 | 865 | 841 |  |  | rtical val | lues yiel | Ids accep | ptable va | alues. (2) | ) Although |
|  | 650 | 845 | 834 | 810 |  |  | optimum | , these | values | will also | yield | acceptable |
|  | 700 | 814 | 803 |  |  |  | lts with | D100 and | and SAM | A $100 \Omega$ | nomin | al sensors. |
|  | 750 | 784 | 773 |  |  |  |  | $\mathrm{R}_{\text {LIN }}$ value |  |  |  |  |
|  | 800 | 754 |  |  |  |  |  |  |  |  |  |  |

TABLE I. $\mathrm{R}_{\mathrm{LIN}}$ Values for Pt100 Sensor.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

potentiometer connected as shown in Figures 2a and 2b. The circuit shown in Figure 2a provides more range while the circuit in Figure 2b provides better resolution. Note, it is not recommended to use this adjusting procedure for zero elevation or suppression. See the signal suppression and elevation section for the proper techniques.

## COM

This is the return for the two excitation currents $\mathrm{I}_{\text {REFI }}$ and $\mathrm{I}_{\mathrm{REF} 2}$ and is the reference point for the inputs.

## $\mathrm{V}_{\mathrm{s}}, \mathrm{I}_{\text {out }}$

These are the connections for the current loop $\mathrm{V}_{\mathrm{s}}$ being the most positive connection. For correct operation these pins should have 11.6 to 36 V between them.

## HIGH VOLTAGE TESTING

Burr-Brown Corporation has adopted a partial discharge test criterion that conforms to the German VDE0884 Optocoupler Standards. This method requires the measurement of minute current pulses ( $<5 \mathrm{pC}$ ) while applying $2400 \mathrm{rms}, 60 \mathrm{~Hz}$ highvoltage stress across every devices isolation barrier. No partial discharge may be initiated to pass this test. This criterion confirms transient overvoltage ( $1.6 \times \mathrm{V}_{\text {RATED }}$ ) protection without damage. Life-test results verify the absence of failure under continuous rated voltage and maximum temperature.

This new test method represents the "state-of-the-art" for nondestructive high voltage reliability testing. It is based on
the effects of non-uniform fields existing in heterogeneous dielectric material during barrier degradation. In the case of void non-uniformities, electric field stress begins to ionize the void region before bridging the entire high voltage barrier.
The transient conduction of charge during and after the ionization can be detected externally as a burst of $0.01 \mu \mathrm{~s}$ $0.1 \mu \mathrm{~s}$ current pulses that repeat on each AC voltage cycle. The minimum AC barrier voltage that initiates partial discharge is defined as the "inception voltage". Decreasing the barrier voltage to a lower level is required before partial discharge ceases and is defined as the "extinction voltage".
We have designed and characterized the package to yield an inception voltage in excess of 2400 Vrms so that transient overvoltages below this level will not cause any damage. The extinction voltage is above 1500 Vrms so that even overvoltage-induced partial discharge will cease once the barrier voltage is reduced to the rated level. Older high voltage test methods relied on applying a large enough overvoltage (above rating) to catastrophically break down marginal parts, but not so high as to damage good ones. Our new partial discharge testing gives us more confidence in barrier reliability than breakdown/no breakdown criteria.

## APPLYING THE IXR100

The IXR100 has been designed primarily to correct nonlinearities inherent in RTD sensors. It may also be used in other applications where its excellent performance makes it superior to other devices available. Examples are shown in the Applications Section.

# For Immediate Assistance, Contact Your Local Salesperson 

## RFI AND TRANSIENT SUPPRESSION

Radio frequency interference and transients are a common occurrence in $4-20 \mathrm{~mA}$ loops, especially when long wiring lengths are involved. RFI usually appears as a temporary change in output and results from rectification of the radio signal by one or more stages in the amplifier. For sensors which are closely coupled to the IXR100 and are contained in a common metal housing, the usual entry for RFI is via the 4-20mA loop wiring. Coaxial bypass capacitors may be used with great effectiveness to bring these leads into the transducer housing while suppressing the RFI. Values of 100 to 1000 pF are generally recommended. For sensors remote from the IXR100, coaxial capacitors can also be used to filter the excitation and signal leads. Additional low-pass filtering at the IXR100 input helps suppress RFI. The easiest way to do this is with the optional differential RC filter shown in Figure 4. Typical values for $R_{1}$ and $R_{2}$ are 100$1000 \Omega$, and for $\mathrm{C}_{1}$ are $100-1000 \mathrm{pF}$.
Transient suppression for negative voltages can be provided by the reverse-polarity protection diodes discussed later. However, positive transients cannot be handled by these diodes and do frequently occur in field-mounted loops. A shunt zener diode is of some help, but most zener diodes suffer from limited current-handling capacity and slow turnon. Both of these characteristics can lead to device failure before the zener conducts. One type of zener, called the TRANZORB and available from General Semiconductor Industries, is especially effective in protecting against highenergy transients such as those induced by lightning or motor contactors. Choose a TRANZORB with a voltage rating close to, but exceeding, the maximum $\mathrm{V}_{\mathrm{s}}$ which the IXR100 will see. In combination, the coaxial bypass capacitors and TRANZORB provide a very high level of protection against transients and RFI.


Figure 4. Optional Bandwidth-Limiting Circuitry.

## INPUT BANDWIDTH LIMITING

Filtering at the input to the IXR100 is recommended where possible and can be done as shown in Figure 4. $\mathrm{C}_{1}$ connected to pins 3 and 4 will reduce the bandwidth with a $f_{-3 d B}$ frequency given by:

$$
\mathrm{f}_{-3 \mathrm{~dB}}=0.159 /\left(\mathrm{R}_{1}+\mathrm{R}_{2}+\mathrm{RTD}+\mathrm{R}_{\mathrm{z}}\right)\left(\mathrm{C}_{1}+3 \mathrm{pF}\right)
$$

This method has the disadvantage of having $f_{-3 d B}$ vary with $R_{1}, R_{2}, R T D$, and $R_{z}$ may require large values of $R_{1}$, and $R_{2}$. $R_{1}$ and $R_{2}$ should be matched to prevent zero errors due to input bias current.

## SIGNAL SUPPRESSION AND ELEVATION

In some applications it is desired to have suppressed zero range (span elevation) or elevated zero range (span suppression). This is easily accomplished with the IXR100 by using the current sources to create the suppression/elevation voltage. The basic concept is shown in Figure 5. In this example the sensor voltage is derived from RT (a thermistor, RTD or other variable resistance element) excited by one of the 0.4 mA current sources. The other current source is used to create the elevated zero range voltage. Figures $6 a, 6 b, 6 c$ and 6 d show some of the possible circuit variations. These circuits have the desirable feature of noninteractive span and suppression/elevation adjustments.

NOTE: Use of the optional offset null (pins 10, 11, and 12) for elevation or suppression is not recommended. This trim technique is used only to trim the IXR100's output offset current.

## MAJOR POINTS TO CONSIDER WHEN USING THE IXR100

1. The leads to $R_{s}$ and $R_{\text {LIN }}$ should be kept as short as possible to reduce noise pick-up and parasitic resistance. If the linearity correction feature is not desired, the $\mathrm{R}_{\mathrm{LIN}}$ pins are left open.
2. $+\mathrm{V}_{\mathrm{s}}$ should be bypassed with a $0.01 \mu \mathrm{~F}$ capacitor as close to the unit as possible (pins 18 to 28).
3. Always keep the input voltages within their range of linear operation, +2 V to $+4 \mathrm{~V}\left( \pm \mathrm{V}_{\mathrm{IN}}\right.$ measured with respect to pin 5).


Figure 5. Elevation and Suppression Graph.

(a) Elevated Zero Range

(c) Elevated Zero Range

(b) Suppressed Zero Range

(d) Suppressed Zero Range

FIGURE 6. Elevation and Suppression Circuits.
4. The maximum input signal level $\left(\Delta \mathrm{V}_{\mathrm{IN}}\right)$ is 1 V with $\mathrm{R}_{\mathrm{S}}$ open and is less as $R_{s}$ decreases in value.
5. Always return the current references to COM (pin 5) through an appropriate value of $\mathrm{R}_{\mathrm{CM}}$ to keep $\mathrm{V}_{\mathrm{CM}}$ within its operating range. Also, operate the current sources within their rated compliance voltage:

$$
\mathrm{V}_{\mathrm{IN}}+\leq \mathrm{V}_{\mathrm{IREF}} \leq(\mathrm{Com}+7 \mathrm{~V})
$$

6. Always choose $\mathrm{R}_{\mathrm{L}}$, (including line resistance) so that the voltage between pins 18 and $28\left(+\mathrm{V}_{\mathrm{s}}\right)$ remains within the 11.6 V to 36 V range as the output changes between 4 mA and 20 mA .
7. It is recommended that a reverse polarity protection diode be used. This will prevent damage to the IXR100 caused by a transient or long-term reverse bias between pins 18 and 28 . This diode can be connected in either of the two positions shown in Figure 7, but each connection has its trade-off. The series-connected diode will add to the minimum voltage at which the IXR100 will operate but offers loop and device protection against both reverse connections and transients. The reverse-biased diode in parallel with the IXR100 preserves 11.6 V minimum operation and offers device protection, but could allow excessive current flow in the receiving instrument if the field leads are accidently reversed. This is particularly
important if the receiving equipment has particularly low resistance or uses higher voltage supplies. In general, the series diode is recommended unless 12 V operation is necessary. In either case a 1 N 4148 diode is suitable.
8. Use a layout which minimizes parasitic inductance and capacitance, especially in high gain.

## RECOMMENDED HANDLING PROCEDURES FOR INTEGRATED CIRCUITS

All semiconductor devices are vulnerable, in varying degrees, to damage from the discharge of electrostatic energy. Such damage can cause performance degradation or failure, either immediate or latent. As a general practice, we recommend the following handling procedures to reduce the risk of electrostatic damage.

1. Remove static-generating materials, such as untreated plastic, from all areas where microcircuits are handled.
2. Ground all operators, equipment, and work stations.
3. Transport and ship microcircuits, or products incorporating microcircuits, in static-free, shielded containers.
4. Connect together all leads of each device by means of a conductive material, when the device is not connected into a circuit.
5. Control relative humidity to as high a value as practical (50\% recommended).

## RTD APPLICATIONS

The IXR100 has been designed with RTD applications specifically in mind. The following information provides additional information for those applications.

## TWO- AND THREE-WIRE CONNECTIONS

The IXR100 performs well with two-wire and three-wire RTD connections commonly encountered in industrial monitoring and control.
In two-wire applications, the voltage drop between the RTD and the IXR100 can be nulled by proper adjustment of $R_{Z}$, but care must be taken that this voltage drop does not vary with ambient conditions. Such variation will appear as an apparent variation in the RTD resistance and therefore as a change in measured temperature. Also, the linearity correction will interpret this change as a variation and attempt to linearize both the actual RTD signal and the resistance changes in the signal lines. For these reasons, the line resistance between the RTD and the IXR100 should be minimized by keeping line lengths short and/or using largegauge wires. This limitation does not apply for three-wire connections.

In three-wire applications, shown in Figure 7, the RTD and $\mathrm{R}_{\mathrm{z}}$ lead arrangements set up a pseudo-Kelvin connection to the RTD. This occurs because the currents through the three wires are set up in opposing directions and cancel IR drops in the RTD leads. The current sources are both modulated
equally, so that use of the linearity correction does not affect the cancellation. This action is true so long as the three wires are of the same length and gauge. Because most RTD leads are twisted and bundled, this requirement is usually met with no difficulty. Care must be taken that intermediate connections such as screw terminals do not violate this assumption by introducing unequal line resistances.

## RTD ZERO ELEVATION AND SUPPRESSION

The IXR100 may be operated in zero-elevated and zerosuppressed ranges by simply offsetting $\mathrm{R}_{\mathrm{z}}$. It may also be used in increase-decrease applications by interchanging the physical locations of the RTD and $\mathrm{R}_{\mathrm{z}}$ as shown in Figure 8. Use the same values of $\mathrm{R}_{\mathrm{Z}}, \mathrm{R}_{\mathrm{LIN}}$ and $\mathrm{R}_{\mathrm{s}}$. Again, because the current sources are matched and are modulated equally, this connection has no effect on IXR100 performance, especially in three-wire applications.

## OPEN CIRCUIT DETECTION

In some applications of the IXR100, the RTD will be located remotely. In these cases, it is possible for open circuits to develop. The IXR100 responds in the following manner to breaks in each lead. The following connections refer to the RTD connections shown in Figure 7.

| TERMINAL OPEN | $\mathrm{I}_{\text {OUr }}{ }^{*}$ |
| :---: | :---: |
| 1 | 32 mA |
| 2 | 3.6 mA |
| 3 | 32 mA |

*approximate value


FIGURE 7. Basic 3-Wire RTD Connection for Increase-Increase Action.


FIGURE 8. Basic 3-Wire RTD Connection for Increase-Decrease Action.

## OTHER APPLICATIONS

In instances where the linearization capability of the IXR100 is not required, it can still provide improved performance in several applications. Its small size, wide compliance voltage, low zero and span drift, high PSRR, high CMRR and excellent linearity makes the IXR100 ideal for a variety of other isolated two-wire transmitter applications. It can be used by OEMs producing different types of isolated transducer transmitter modules and by data acquisition systems manufacturers who gather transducer data. Current mode transmission greatly reduces noise interference. The twowire nature of the device allows economical signal conditioning at the transducer. Thus, the IXR100 is, in general, very suitable for a wide variety of applications. Some examples, including an isolated non-linearized Pt 100 case, follow.

## EXAMPLE 1

Pt100 RTD without linearization shown in Figure 9.
Given a process with temperature limits of $+25^{\circ} \mathrm{C}$ and $+150^{\circ} \mathrm{C}$, configure the IXR100 to measure the temperature with a Pt100 RTD which produces $109.73 \Omega$ at $25^{\circ} \mathrm{C}$ and $157.31 \Omega$ at $150^{\circ} \mathrm{C}$ (obtained from standard RTD tables). Transmit 4 mA for $+25^{\circ} \mathrm{C}$ and 20 mA for $+150^{\circ} \mathrm{C}$. The change in resistance of the RTD is $47.6 \Omega$. When excited with a 0.4 mA current source $\Delta \mathrm{V}_{\mathrm{IN}}$ is $0.4 \mathrm{~mA} \times 47.6 \Omega=$ 19 mV .

$$
\begin{equation*}
\mathrm{R}_{\mathrm{s}}=\frac{40}{0.016 /\left(\Delta \mathrm{V}_{\mathrm{IN}}\right)-0.016} \Omega \tag{1}
\end{equation*}
$$

From Equation (1), $\mathrm{R}_{\mathrm{s}}=48.5 \Omega$. Span adjustment (calibration) is accomplished by trimming $R_{s}$.
In order to make the lower range limit of $25^{\circ} \mathrm{C}$ correspond to the output lower range limit at 4 mA , the input circuitry shown in Figure 9 is used. $\mathrm{V}_{\mathrm{IN}}$ must be 0 V at $25^{\circ} \mathrm{C}$ and $\mathrm{R}_{\mathrm{z}}$ is chosen to be equal to the RTD resistance at $25^{\circ} \mathrm{C}$, or 109.73 . Computing $\mathrm{R}_{\mathrm{CM}}$ and checking CMV:

At $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}+}=43.9 \mathrm{mV}$
At $+150^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }+}=62.9 \mathrm{mV}$
Since both $V_{i N+}$ and $V_{z}$ are small relative to the desired 2 V common-mode voltage, they may be ignored in computing $\mathrm{R}_{\mathrm{CM}}$ as long as the CMV is met.
$\mathrm{R}_{\mathrm{CM}}=3 \mathrm{~V} / 0.8 \mathrm{~mA}=3.75 \mathrm{k} \Omega$
$\mathrm{V}_{\mathrm{IN}+} \min =3 \mathrm{~V}+0.0439 \mathrm{~V}$
$\mathrm{V}_{\mathrm{IN}+} \max =3 \mathrm{~V}+0.0629 \mathrm{~V}$
$\mathrm{V}_{\mathrm{IN}-}=3 \mathrm{~V}+0.0439 \mathrm{~V}$

## EXAMPLE 2

Thermocouple shown in Figure 10.
Given a process with temperature $\left(\mathrm{T}_{1}\right)$ limits of $0^{\circ} \mathrm{C}$ and $+1000^{\circ} \mathrm{C}$, configure the IXR100 to measure the temperature with a Type J thermocouple that produces a 58 mV change for $1000^{\circ} \mathrm{C}$ change. Use a semiconductor diode for a cold junction compensation to make the measurement relative to $0^{\circ} \mathrm{C}$. This is accomplished by supplying a compensating voltage, equal to that normally produced by the thermocouple with its "cold junction" $\left(\mathrm{T}_{2}\right)$ at ambient. At $+25^{\circ} \mathrm{C}$ this is 1.28 mV (from thermocouple tables with reference junction at $0^{\circ} \mathrm{C}$ ). Typically, at $\mathrm{T}_{2}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{D}}=0.6 \mathrm{~V}$ and
$\Delta V_{D} / \Delta T=-2 m V /{ }^{\circ} C . R_{5}$ and $R_{6}$ form a voltage divider for the diode voltage $\mathrm{V}_{\mathrm{D}}$. The divider values are selected so that the gradient $\Delta \mathrm{V}_{\mathrm{D}} / \Delta \mathrm{T}$ equals the gradient of the thermocouple at the reference temperature. $\mathrm{At}+25^{\circ} \mathrm{C}$ this is approximately $-52 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (obtained from standard thermocouple table); therefore,

$$
\begin{align*}
& \Delta \mathrm{V}_{\mathrm{TC}} / \Delta \mathrm{T}=\left(\Delta \mathrm{V}_{\mathrm{D}} / \Delta \mathrm{T}\right)\left(\mathrm{R}_{6} /\left(\mathrm{R}_{5}+\mathrm{R}_{6}\right)\right)  \tag{2}\\
& -52 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}=\left(-2000 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)\left(\mathrm{R}_{6} /\left(\mathrm{R}_{5}+\mathrm{R}_{6}\right)\right)
\end{align*}
$$

$R_{5}$ is chosen as $3.74 \mathrm{k} \Omega$ to be much larger than the resistance of the diode. Solving for $\mathrm{R}_{6}$ yields $100 \Omega$.
Transmit 4 mA for $\mathrm{T}_{1}=0^{\circ} \mathrm{C}$ and 20 mA for $\mathrm{T}_{1}=+1000^{\circ} \mathrm{C}$. Note: $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IN}+}-\mathrm{V}_{\mathrm{IN}-}$ indicates that $\mathrm{T}_{1}$ is relative to $\mathrm{T}_{2}$. The input full scale span is $58 \mathrm{mV} . \mathrm{R}_{\mathrm{s}}$ is found from Equation (1) and equals $153.9 \Omega$.
$\mathrm{R}_{4}$ is chosen to make the output 4 mA at $\mathrm{T}_{\mathrm{TC}}=0^{\circ} \mathrm{C}\left(\mathrm{V}_{\mathrm{TC}}=\right.$ $1.28 \mathrm{mV})$ and $\mathrm{T}_{\mathrm{D}}=25^{\circ} \mathrm{C}\left(\mathrm{V}_{\mathrm{D}}=0.6 \mathrm{~V}\right)$.
$\mathrm{V}_{\mathrm{TC}}$ will be -1.28 mV when $\mathrm{T}_{\mathrm{TC}}=0^{\circ} \mathrm{C}$ and the reference junction is at $+25^{\circ} \mathrm{C} . \mathrm{V}_{4}$ must be computed for $\mathrm{T}_{\mathrm{D}}=+25^{\circ} \mathrm{C}$ to make $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$.
$\mathrm{V}_{\mathrm{D}\left(25^{\circ} \mathrm{C}\right)}=600 \mathrm{mV}$
$\mathrm{V}_{\mathrm{IN}\left(25^{\circ} \mathrm{C}\right)}=600 \mathrm{mV}(100 / 3740)=16.0 \mathrm{mV}$
$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IN}+}-\mathrm{V}_{\mathrm{IN}-}=\mathrm{V}_{\mathrm{TC}}+\mathrm{V}_{4}-\mathrm{V}_{\mathrm{IN}-}$
With $\mathrm{V}_{\mathrm{IN}}=0$ and $\mathrm{V}_{\mathrm{TC}}=-1.28 \mathrm{mV}$,
$\mathrm{V}_{4}=\mathrm{V}_{\mathrm{IN}+}-\mathrm{V}_{\mathrm{TC}}$
$\mathrm{V}_{4}=16.0 \mathrm{mV}-(-1.28 \mathrm{mV})$
$0.4 \mathrm{~mA}\left(\mathbf{R}_{4}\right)=17.28 \mathrm{mV}$
$\mathrm{R}_{4}=43.2 \Omega$

## THERMOCOUPLE BURN-OUT INDICATION

In process control applications it is desirable to detect when a thermocouple has burned out. This is typically done by forcing the two-wire transmitter current to the upper or lower limit when the thermocouple impedance goes very high. The circuits of Figures 10, 11 and 12 inherently have down scale indication. When the impedance of the thermocouple gets very large (open) the bias current flowing into the + input (large impedance) will cause $I_{0}$ to go to its lower range limit value (about 3.6 mA ). If up scale indication is desired, the circuit of Figure 13 should be used. When the $T_{C}$ opens, the output will go to its upper range limit value (about 32 mA or higher).


FIGURE 9. Pt100 RTD Without Linearization.


FIGURE 10. Thermocouple Input Circuit with Two Temperature Regions and Diode (D) Cold Junction Compensation.


FIGURE 11. Thermocouple Input with Diode Cold Junction Compensation and Down Scale Burn-out Indication.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 12. Thermocouple Input with RTD Cold Junction Compensation and Down Scale Burn-out Indication.


FIGURE 13. Thermocouple Input with RTD Cold Junction Compensation and Up Scale Burn-out Indication.


FIGURE 14. Isolated 4-20mA Instrument Loop.

Or, Call Customer Service at 1-800-548-6132 (USA Only)


NOTE: (1) Other conversions are readily achievable by changing the $R_{1}, R_{2}$, and $R_{3}$ ratios (see Burr-Brown Application Bulletin AB-031).

FIGURE $15.4-20 \mathrm{~mA}$ to $0-20 \mathrm{~mA}$ Output Converter.


# Isolated, Unregulated DC/DC CONVERTERS 

## FEATURES

- ISOLATED $\pm 7$ TO $\pm 18 V D C$ OUTPUT FROM SINGLE 7 TO 18VDC SUPPLY
- $\pm 15 \mathrm{~mA}$ OUTPUT AT RATED VOLTAGE ACCURACY
- high isolation voltage PWS725A, 1500Vrms PWS726A, 3500Vrms
- LOW LEAKAGE CAPACITANCE: 9pF
- LOW LEAKAGE CURRENT: $2 \mu \mathrm{~A}$ max, at $240 \mathrm{VAC} 50 / 60 \mathrm{~Hz}$
- HIGH RELIABILITY DESIGN
- AVAILABLE WITH OUTPUT SYNCHRONIZATION SIGNAL FOR USE WITH ISO120 AND ISO121


## DESCRIPTION

The PWS725A and PWS726A convert a single 7 to 18 VDC input to bipolar voltages of the same value as the input voltage. The converters are capable of providing $\pm 15 \mathrm{~mA}$ at rated voltage accuracy and up to $\pm 40 \mathrm{~mA}$ without damage. (See Output Current Rating.)

The PWS725A and PWS726A converters provide reliable, engineered solutions where isolated power is required in critical applications. The high isolation voltage rating is achieved through use of a speciallydesigned transformer and physical spacing. An additional high dielectric-strength, low leakage transformer coating increases the isolation rating of the PWS726A.
Reliability and performance are designed in. The bifilar wound, wirebonded transformer simultaneously provides lower output ripple than competing designs, and a higher performance/cost ratio. The soft-start oscillator/driver design assures full operation of the

## - PROTECTED AGAINST OUTPUT FAULTS <br> - COMPACT <br> - LOW COST <br> - EASY TO APPLY-FEW EXTERNAL PARTS

APPLICATIONS<br>- MEDICAL EQUIPMENT<br>- INDUSTRIAL PROCESS EQUIPMENT<br>- TEST EQUIPMENT<br>- DATA ACQUISITION

oscillator before either MOSFET driver turns on, protects the switches, and eliminates high inrush currents during turn-on. Input current sensing protects both the converter and the load from possible thermal damage during a fault condition.

Special design features make these converters especially easy to apply. The compact size allows dense circuit layout while maintaining critical isolation requirements. The Input Sync connection allows frequency synchronization of multiple converters. The Output Sync is available to synchronize ISO120 and ISO121 isolation amplifiers. The Enable input allows control over output power in instances where shutdown is desired to conserve power, such as in battery-powered equipment, or where sequencing of power turn-on/turn-off is desired.

[^59]
## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$ ceramic, $\mathrm{V}_{\mathbb{I N}}=15 \mathrm{VDC}$, operating frequency $=800 \mathrm{kHz}, \mathrm{V}_{\text {OUT }}= \pm 15 \mathrm{VDC}, \mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}$ ceramic, $\mathrm{I}_{\text {OUT }}= \pm 15 \mathrm{~mA}$, unless otherwise specified.

| PARAMETER | CONDITIONS | PWS725A |  |  | PSW726A |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT <br> Rated Voltage <br> Input Voltage Range <br> Input Current Input Current Ripple | $I_{0}= \pm 15 \mathrm{~mA}$ <br> No External Filtering <br> L-C Input Filter, $L_{N}=100 \mu \mathrm{H}, \mathrm{C}_{\mathbb{N}}=1 \mu \mathrm{~F}^{(1)}$ C Only, $\mathrm{C}_{\text {iN }}=1 \mu \mathrm{~F}$ | 7 | $\begin{gathered} 15 \\ 77 \\ 150 \\ 5 \\ 60 \end{gathered}$ | 18 | * | * | * | VDC <br> VDC mA mAp-p mAp-p mAp-p |
| ISOLATION <br> Test Voltages <br> Rated Voltage <br> Isolation Impedance <br> Leakage Current | Input to Output, 10 seconds Input to Output, 60 seconds, min Input to Output, Continuous, AC 60 Hz Input to Output, Continuous DC Input to Output Input to Output, 240Vrms, 60Hz | $\begin{aligned} & 4000 \\ & 1500 \end{aligned}$ | $\begin{gathered} 10^{12} \\| 9 \\ 1.2 \end{gathered}$ | $\begin{gathered} 1500 \\ 2121 \\ \\ 2.0 \end{gathered}$ | $\begin{aligned} & 8000 \\ & 3500 \end{aligned}$ | * | $\begin{aligned} & 3500 \\ & 4950 \end{aligned}$ | VDC <br> Vrms <br> Vrms <br> VDC <br> $\Omega \\| p F$ <br> $\mu \mathrm{A}$ |
| OUTPUT <br> Rated Output Voltage <br> Output Current <br> Load Regulation <br> Ripple Voltage ( 400 kHz ) <br> Output Switching Noise <br> Output Capacitive Load <br> Voltage Balance, $\mathrm{V}_{+}$, $\mathrm{V}-$ <br> Sensitivity to $\Delta V_{\text {IN }}$ <br> Output Voltage Temp. Coefficient <br> Output Sync Signal | Balanced Loads Single-Ended <br> Balanced Loads, $\pm 10 \mathrm{~mA}<\mathrm{I}_{\text {out }}< \pm 40 \mathrm{~mA}$ <br> No External Capacitor $\begin{gathered} L_{o}=10 \mu \mathrm{H}, \mathrm{C}_{\mathrm{o}}=1 \mu \mathrm{~F} \text { (Figure 1) } \\ \mathrm{L}_{O}=0 \mu \mathrm{H}, \mathrm{C}_{\mathrm{o}} \text { Filter Only } \\ L_{o}=10 \mu \mathrm{H}, \mathrm{C}_{\mathrm{o}}=1 \mu \mathrm{~F} \\ \mathrm{~L}_{\mathrm{o}}=100 \mu \mathrm{H}, \mathrm{C} \text { Filter } \\ \text { C Filter Only } \end{gathered}$ <br> Square Wave, 50\% Duty Cycle | 14.25 | 15 15 <br> 60 <br> 10 <br> 1 <br> 0.04 <br> 1.15 <br> 10 <br> 30 | $\begin{gathered} 15.75 \\ 40 \\ 80 \\ 0.4 \\ \\ \text { See F } \\ \\ 10 \\ 1 \end{gathered}$ | orman | ves | * | VDC $m A$ $m A$ $\% / m A$ $m V p-p$ $m V p-p$ $m V p-p$ $\mu \mathrm{~F}$ $\mu \mathrm{~F}$ $\%$ $\mathrm{~V} / \mathrm{V}$ $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ $\mathrm{Vp}-\mathrm{p}$ |
| TEMPERATURE <br> Specification Operating Storage |  | $\begin{aligned} & -25 \\ & -25 \\ & -25 \end{aligned}$ |  | $\begin{gathered} +85 \\ +85 \\ +125 \end{gathered}$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

* Specification same as PWS725A.

PIN CONFIGURATION


PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| PWS725A | 32-Pin Ceramic DIP | 210 |
| FWS72EA | 32-Pin Ceramic DIP | 210 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.





# Or, Call Customer Service at 1-800-548-6132 (USA Only) <br> TYPICAL PERFORMANCE CURVES (CONT) 

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


## THEORY OF OPERATION

The PWS725A and the PWS726A DC/DC converters consist of a free-running oscillator, control and switch driver circuitry, MOSFET switches, a transformer, a bridge rectifier, and filter capacitors together in a 32-pin DIP ( 0.900 inches nominal) package. The control circuitry consists of current limiting, soft start, frequency adjust, enable, and synchronization features. See Figure 1. In instances where several converters are used in a system, beat frequencies developed between the converters are a potential source of low frequency noise in the supply and ground paths. This noise may couple into signal paths. See Figures 2 and 3 for connection of INPUT SYNC pin. Converters can be syn-
chronized and these beat frequencies avoided. The unit with the highest natural frequency will determine the synchronized running frequency. To avoid excess stray capacitance, the INPUT SYNC pin should not be loaded with more than 50 pF . If unused, the INPUT SYNC must be left open.
Soft start circuitry protects the MOSFET switches during start up. This is accomplished by holding the gate-to-source voltage of both MOSFET switches low until the freerunning oscillator is fully operational. In addition to that soft start circuitry, input current sensing also protects the MOSFET switches. This current limiting keeps the FET



FIGURE 2. Synchronization of Multiple PWS725As or PWS726As from a Master Converter.
switches operating in their safe operating area under fault conditions or excessive loads. When either of these conditions occur, the peak input current exceeds a safe limit. The result is an approximate $5 \%$ duty cycle, $300 \mu$ s drive period to the MOSFET switches. This protects the internal MOSFET switches as well as the external load from any thermal damage. When the fault or excessive load is removed, the converter resumes normal operation. A delay period of approximately $50 \mu$ s incorporated in the current sensing circuitry allows the output filter capacitors to fully charge after a fault is removed. This delay period corresponds to a filter capacitance of no more than $1 \mu \mathrm{~F}$ at either of the output pins. This provides full protection of the MOSFET switches and also sufficiently filters the output ripple voltage (see specification table). The current sensing circuitry is designed to provide thermal protection for the MOSFET switches over the operating temperature range as well. The low thermal resistance for the package ( $\theta_{\mathrm{JC}}=10^{\circ} \mathrm{C} / \mathrm{W}$ ) ensures safe operation under rated conditions. When these rated conditions are exceeded, the unit will go into its shutdown mode.
An optional potentiometer can be connected between the two FREQUENCY ADJUST pins to trim the oscillator operating frequency $\pm 10 \%$ (see Figure 4). Care should be taken when trimming the frequency near the low frequency range. If the frequency is trimmed too low, the peak inductive currents in the primary will trip the input current sensing circuitry to protect the MOSFET switches from these peak inductive currents.
The ENABLE pin allows external control of output power. When this pin is pulled low, output power is disabled. Logic thresholds are TTL compatible. When not used, the Enable input may be left open or tied to $\mathrm{V}_{\text {IN }}(\operatorname{pin} 16)$.


FIGURE 3. Synchronization of Multiple PWS725As or PWS726As from an External TTL Signal.


FIGURE 4. Frequency Adjustment Procedure.

## OUTPUT CURRENT RATING

The total current which can be drawn from the PWS725A or PWS726A is a function of total power being drawn from both outputs (see Functional Diagram). If one output is not used, then maximum current can be drawn from the other output. If both outputs are loaded, the total current must be limited such that:

$$
\left|\mathrm{I}_{\mathrm{L}}+\left|+\left|\mathrm{I}_{\mathrm{L}}-\right| \leq 80 \mathrm{~mA}\right.\right.
$$

It should be noted that many analog circuit functions do not simultaneously draw full rated current from both the positive and negatives supplies. For example, an operational amplifier may draw 13 mA from the positive supply under

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

full load while drawing only 3 mA from the negative supply. Under these conditions, the PWS725A/726A could supply power for up to five devices ( $80 \mathrm{~mA} \div 16 \mathrm{~mA} \approx 5$ ). Thus, the PWS725A/726A can power more circuits than is at first apparent.

## ISOLATION VOLTAGE RATINGS

Because a long-term test is impractical in a manufacturing situation, the generally accepted practice is to perform a production test at a higher voltage for some shorter period of time. The relationship between actual test conditions and the continuous derated maximum specification is an important one. Burr-Brown has chosen a deliberately conservative one: $\mathrm{VDC}_{\text {TEST }}=\left(2 \times \mathrm{VACrms}_{\text {Continuous Rating }}\right)+1000 \mathrm{~V}$ for ten seconds. This choice is appropriate for conditions where system transient voltages are not well defined. ${ }^{(1)}$ Where the real voltages are well-defined or where the isolation voltage is not continuous, the user may choose a less conservative derating to establish a specification from the test voltage.

NOTE: (1) Reference National Electrical Manufacturers Association (NEMA) Standards Parts ICS I-109 and ICS I-111.

## OUTPUT SYNC SIGNAL

To allow synchronization of an ISO120 or ISO121 isolation amplifier, the PWS725A and PWS726A have an OUTPUT SYNC signal at pin 29. It should be connected as shown in Figure 5 to keep capacitive loading of pin 29 to a minimum. If output sync is not used, leave pin open.


FIGURE 5. Synchronization with ISO120 or ISO121 Isolation Amplifier.

PWS740

## Distributed Multichannel Isolated DC-TO-DC CONVERTER

## FEATURES

- ISOLATED $\pm 7$ TO $\pm 20 \mathrm{VDC}$ OUTPUTS
- BARRIER 100\% TESTED AT 1500VAC, 60 Hz
- LOWEST POSSIBLE COST PER CHANNEL
- MINIMUM PC BOARD SPACE
- 80\% EFFICIENCY (8 CHANNELS, RATED LOADS)
- FLEXIBLE USE WITH PWS745 COMPONENTS


## DESCRIPTION

The PWS740 is a multichannel, isolated DC-to-DC converter with a 1500 VAC continuous isolation rating. The outputs track the input voltage to the converter over the range of 7 to 20VDC. The converter's modular design, comprising three components, minimizes the cost of isolated multichannel power for the user.

## APPLICATIONS

## - INDUSTRIAL MEASUREMENT AND CONTROL <br> - DATA ACQUISITION SYSTEMS <br> - TEST EQUIPMENT

The PWS740-1 is a high-frequency ( 400 kHz nominal) oscillator/driver, handling up to eight channels. This part is a hybrid containing an oscillator and two power FETs. It is supplied in a TO-3 case to provide the power dissipation necessary at full load. Transformer impedance limits the maximum input current to about 700 mA at 15 V input, well within the unit's thermal limits. A TTL-compatible ENABLE pin provides output shut-down if desired. A SYNC pin allows synchronization of several PWS740-1s.

The PWS740-2 is a trifilar-wound isolation transformer using a ferrite core and is encapsulated in a plastic package, allowing a higher isolation voltage rating. The PWS740-3 is a high-speed rectifier bridge in a plastic 8 -pin mini-DIP package. One PWS740-2 and one PWS740-3 are used per isolated channel.


[^60]
# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

## SPECIFICATIONS

## ELECTRICAL

$V_{I N}=15 \mathrm{~V}$, output load on each of 8 channels $= \pm 15 \mathrm{~mA}, T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PWS740 SYSTEM |  |  |  |  |  |
| ISOLATION <br> Rated Voltage <br> Test Voltage Impedance Leakage Current | Continuous, $\mathrm{AC}, 50 / 60 \mathrm{~Hz}$ <br> Continuous, DC 10s, minimum <br> Measured from Pin 2 to Pin 5 of the PWS740-2 $240 \mathrm{VACrms}, 60 \mathrm{~Hz}$ Per Channel | 4000 | $\begin{gathered} 10^{12}\| \| 3 \\ 0.5 \end{gathered}$ | $\begin{gathered} 1500 \\ 2121 \\ \\ 1.5 \end{gathered}$ | VACrms VDC VACrms $\Omega \\| \mathrm{pF}$ $\mu \mathrm{A}$ |
| INPUT <br> Rated Voltage <br> Voltage Range <br> Current <br> Current Ripple | $\pm 30 \mathrm{~mA}$ Output Load on 8 Channels, $\mathrm{V}_{\mathrm{IN}}=15 \mathrm{~V}$ <br> Rated Output Load on 8 Channels, $\mathrm{V}_{\text {IN }}=15 \mathrm{~V}$ <br> Full Output Load on 8 Channels, $\mathrm{V}_{\mathbb{N}}=15 \mathrm{~V}$ with $\pi$ Filter on Input | 7 | $\begin{gathered} 15 \\ 520 \\ 300 \\ 1 \end{gathered}$ | 20 | VDC <br> VDC <br> mA <br> mA <br> mA |
| OUTPUT <br> Rated Voltage <br> Voltage at Min Load <br> Voltage Range <br> $\mathrm{V}_{\text {out }}$ vs Temp <br> Load Regulation <br> Tracking Regulation <br> Ripple Voltage <br> Noise Voltage <br> Current $\left\|+l_{\text {out }}\right\|+\left\|-l_{\text {out }}\right\|$ | $\pm 15 \mathrm{~mA}$ Output Load on 8 Channels $\pm 1 \mathrm{~mA} /$ Channel <br> $\pm 15 \mathrm{~mA}$ Output Load on Each Channel $\pm 15 \mathrm{~mA}$ Output Load on Each Channel $\pm 3 \mathrm{~mA}<$ Output Load $< \pm 30 \mathrm{~mA}$ $\mathrm{V}_{\mathrm{OUT}} / V_{\mathrm{IN}}$ <br> See Typical Performance Curves See Theory of Operation Each Channel | 14 <br> $\pm 7$ | $\begin{gathered} 15 \\ 30 \\ \\ \pm 0.05 \\ 0.25 \\ 1.2 \end{gathered}$ | 16 <br> $\pm 20$ <br> 60 | VDC <br> VDC <br> VDC <br> V/ ${ }^{\circ} \mathrm{C}$ <br> V/mA <br> V/V <br> mA |
| TEMPERATURE <br> Specification Operation |  | $\begin{aligned} & -25 \\ & -25 \end{aligned}$ |  | $\begin{aligned} & +85 \\ & +85 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| PWS740-1 OSCILLATOR/DRIVER |  |  |  |  |  |
| Frequency Supply Enable | $V_{\mathrm{IN}}=15 \mathrm{~V}$ <br> Drivers On <br> Drivers Off | $\begin{gathered} 350 \\ 7 \\ 2 \\ 0 \end{gathered}$ | $\begin{gathered} 400 \\ 15 \end{gathered}$ | $\begin{gathered} 470 \\ 20 \\ V_{\mathrm{S}} \\ 0.8 \end{gathered}$ | $\begin{gathered} \mathrm{kHz} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \end{gathered}$ |
| PWS740-2 ISOLATION TRANSFORMER |  |  |  |  |  |
| Isolation Test Voltage <br> Rated Isolation Voltage Isolation Impedance Isolation Leakage Primary Inductance Winding Ratio | 10s, minimum 60 s, minimum Continuous 240 VAC 400 kHz, Pin 1 to Pin 5 Primary/Secondary | $\begin{aligned} & 4000 \\ & 1500 \end{aligned}$ | $\begin{gathered} 10^{12} \\| 3 \\ 0.5 \\ 300 \\ 68 / 76 \end{gathered}$ | 1500 1.5 | VACrms <br> VACrms <br> VACrms <br> $\Omega \\| p F$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{H}$ |
| PWS740-3 DIODE BRIDGE |  |  |  |  |  |
| Reverse Recovery Reverse Breakdown Reverse Current Forward Voltage | $\begin{gathered} I_{F}=I_{R}=50 \mathrm{~mA} \\ I_{R}=100 \mu \mathrm{~A} \\ V_{R}=40 \mathrm{~V} \\ I_{F}=100 \mathrm{~mA} \end{gathered}$ | 55 | 40 | 1.5 1.6 | ns V $\mu \mathrm{A}$ V |

[^61]PIN CONFIGURATION
Top Views

(Drawings Not to Scale)

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| PWS740-1 Driver | TO-3 | 030 |
| PWS740-2 Transformer | 6-Pin Plastic DIP | 216 |
| PWS740-3 Rectifier | 8-Pin Plastic DIP | 006 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES



## ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. BurrBrown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

## PIN DESCRIPTIONS OF PWS740-1 DRIVER

$+\mathbf{V}_{\text {iN }}$, RETURN, AND GND

These are the power supply pins. The ground connection, RETURN, for the N-channel MOSFET sources is brought out separately from the ground connection for the oscillator/ driver chip. The waveform of the FETs' ground return current (and also the current in the $\mathrm{V}_{\text {DRIVE }}$ line) is an 800 kHz sawtooth. A capacitor between $+\mathrm{V}_{\text {IN }}$ and the FET ground provides a bypass for the AC portion of this current.
The power should never be instantaneously interrupted to the PWS740 system (i.e., a break in the line from V+, either accidental or by means of a series switch). Normal powerdown of the $V+$ supply is not considered instantaneous. Should a rapid break in input power occur, however, the transformers' voltage will rapidly increase to maintain current flow. Such a voltage spike may damage the PWS740-1. The bypass capacitors at the $+\mathrm{V}_{\text {in }}$ pin of the PWS740-1 and the $\mathrm{V}_{\text {DRIVE }}$ pins of the transformers provide a path for the primary current if power is interrupted; however, total protection requires some type of bidirectional 1 A voltage clamping at the $+\mathrm{V}_{\mathrm{IN}}$ pin. A low cost SA20A TransZorb ${ }^{\circledR}$ from General Semiconductor ${ }^{(1)}$ or equivalent, which will clamp the $+\mathrm{V}_{\text {IN }}$ pin between -0.6 V and +23 V , is recommended.

## $\mathrm{T}_{0}$ AND $\mathrm{T}_{\mathrm{o}}$

These pins are the drains of the N -channel MOSFET switches which drive all the transformer primaries in parallel. The signals on these pins are 400 kHz complementary square waves with twice the amplitude of the voltage at $+\mathrm{V}_{\mathrm{IN}}$. It is these lines that allow the power to be distributed to the individual high voltage isolation transformers. Without proper printed circuit board layout techniques, these lines could generate interference to analog circuits. See the next section on PCB layout.

## ENABLE

A high TTL logic level on this pin activates the MOSFET driver circuitry. A low TTL level applied to the ENABLE pin shuts down all drive to the transformers and the output voltages go to zero (only the oscillator is unaffected). For continuous operation, the ENABLE pin can be left open or tied to a voltage between +2 V and +V .

[^62]
## SYNCHRONIZATION

The SYNC pin is used to synchronize up to eight PWS7401 oscillators. Synchronization is useful to prevent beat frequencies in the supply voltages. The SYNC pins of two or more PWS740-1s are tied together to force all units to the same frequency of oscillation. The resultant frequency is slightly higher than that of the highest unsynchronized unit. If this feature is not required, leave the SYNC pin open. The SYNC pin is sensitive to capacitance loading. 150 pF or less is recommended. Also external parasitic capacitive feedback between either $T_{o}$ and the SYNC pin can cause unstable operation (commonly seen as jitter in the $\mathrm{T}_{\mathrm{o}}$ outputs). Keep SYNC connections and $T_{o}$ lines as physically isolated as possible. Avoid shorting the SYNC pin directly to ground or supply potentials; otherwise, damage may result.
Figure 1 shows a method for synchronizing a greater number of PWS740-1 drivers. One unit is chosen as the master. Its synchronization signal, buffered by a high-speed unity gain amplifier can synchronize up to 20 slave units. Pin 1 of each slave unit must be grounded to assure synchronization. Minimize capacitive coupling between the buffered sync line and the outputs of the drivers, especially at the end of long lines. Capacitance to ground is not critical, but total stray capacitance between the sync line and switching outputs should be kept below 50 pF . Where extreme line lengths are needed, such as between printed circuit boards, additional OPA633 buffers may be added to keep drive impedance at an acceptably low value. Because of temperatureinfluenced shifts in the switching levels, best operation of this circuit will occur when differences in ambient temperatures between the PWS740-1 drivers are minimized, typically within a $35^{\circ} \mathrm{C}$ range.


FIGURE 1. Master/Slave Synchronization of Multiple PWS740 Drivers.


FIGURE 2. External Synchronization of Multiple PWS740 Drivers with TTL-Level Signals.

If larger temperature gradients are likely to occur, the user may wish to consider the synchronization method shown in Figure 2. This circuit is driven from an external TTLcompatible source such as a system clock or a simple freerunning oscillator constructed of TTL gates. The output stage provides temperature compensation over the rated temperature range of the PWS740. The signal source frequency should be about 800 kHz for rated performance, but may range from 500 kHz to 2 MHz with slightly reduced performance. Precautions with regard to circuit coupling and layout are the same as for the circuit of Figure 1. Repeaters using the OPA633 may be used for long line lengths. Symmetry and good high-frequency layout practice are important in successful application of both of these synchronization techniques.

## FREQUENCY ADJUSTMENT

The FREQ ADJ pin may be connected to an external potentiometer to lower an unsynchronized PWS740-1 oscillator frequency. This may be useful if the frequency of the PWS740-1 is too close to some other signal's frequency in the system and beat interference is possible. See Typical Performance Curves. Use of this pin is not usually required; if not used, leave open for rated performance.

## THEORY OF OPERATION

## EXTERNAL FILTER COMPONENTS

Filter components are necessary to reduce the input ripple current and the output voltage noise. Without any input filtering, the sawtooth currents in the FET switches would flow in the $+V$ supply line. Since this AC current can be as great as 1A peak, voltage interference with other components using this supply line would likely occur. The input ripple current can be reduced to approximately 1 mA peak
(2) Pulse Engineering, PO Box 12235, San Diego CA 92112, 619-268-2400.
with the addition of two components-a bypass capacitor between the $+\mathrm{V}_{\text {IN }}$ pin and ground, and a series inductor in the $\mathrm{V}_{\text {DRIVE }}$ line. A $10 \mu \mathrm{~F}$ tantalum capacitor is adequate for bypass. A parallel $0.33 \mu \mathrm{~F}$ ceramic capacitor will extend the bandwidth of the tantalum. Additional bypass capacitors at each primary center-tap of the transformers are recommended. In general, the higher the capacitance, the lower the ripple, but the parasitic series inductance of the bypass capacitors will eventually be the limiting factor. The inductor value recommended is approximately $20 \mu \mathrm{H}$. Greater reduction in ripple current is achieved with values up to $100 \mu \mathrm{H}$; then physical size may become a concern. The inductor should be rated for at least 2 A and its DC resistance should be less than $0.1 \Omega$. An example of a low cost indicator is part number 51591 from Pulse Engineering ${ }^{(2)}$.
Output voltage filtering is achieved with a $0.33 \mu \mathrm{~F}$ capacitor connecting each $\mathrm{V}_{\text {out }}$ pin of the diode bridge to ground. Short leads and close placement of the capacitors to the unit provide optimum high frequency bypassing. The 800 kHz output ripple should be below 5 mV p-p. Higher frequency noise bursts are also present at the outputs. They coincide with the switch times and are approximately 20 mV in amplitude. Inductance of $10 \mu \mathrm{H}$ or less in series with the output loads will significantly reduce the noise as seen by the loads.

## PC BOARD LAYOUT CONSIDERATIONS

Multilayer printed circuit boards are recommended for PWS740 systems. Two-layer boards are certainly possible with satisfactory operation; however, three layers provide greater density and better control of interference from the FET switch signals. Should four-layer boards be required for other circuitry, the use of separate layers for power and ground planes, a layer for switching signals, and a layer for analog signals would allow the most straightforward layout for the PWS740 system. The following discussion pertains to a three- or four-layer board layout.


FIGURE 3. Low Cost Eight-Channel Isolation Amplifier Block with Channel-to-Channel Isolation.

Critical consideration should go to minimizing electromagnetic radiation from the switching signal's lines. $\mathrm{T}_{\mathrm{o}}$ and $\overline{\mathrm{T}}_{\mathrm{o}}$. You can identify the path of the switching current by starting at the $+\mathrm{V}_{\mathrm{IN}}$ pin. The dynamic component of the current is supplied primarily from the bypass capacitor. The high frequency current flows through the inductor and down the $\mathrm{V}_{\text {DRIVE }}$ line, through one side of the transformer windings, returning in the $\mathrm{T}_{\mathrm{o}}$ with the "on" FET switch, and then back up through the bypass capacitor. This current path defines a loop antenna which transmits magnetic energy. The magnetic field lines reinforce at the center of the loop, while the field lines reinforce at the center of the loop, while the field lines from opposite points of the loop oppose each other outside the loop. Cancellation of magnetic radiation occurs when the loop is collapsed to two tightly spaced parallel line segments, each carrying the same current in opposite directions. For this reason, the printed circuit traces for both $\mathrm{T}_{\mathrm{o}}$ connections should lay directly over a power plane forming the $\mathrm{V}_{\text {Drive }}$ connection. This plane need not extend much wider than $\mathrm{T}_{\mathrm{O}}$ and $\overline{\mathrm{T}}_{\mathrm{o}}$. All of the current in the plane will flow directly under the $T_{0}$ traces because this is the path of least inductance (and least radiation).

Another potential problem with the $\mathrm{T}_{0}$ lines is electric field radiation. Fortunately, the $\mathrm{V}_{\text {DRIVE }}$ plane is effective at terminating most of the field lines because of its proximity to
these lines. Additional shielding can be obtained by running ground trace(s) along the $\mathrm{T}_{\mathrm{o}}$ lines, which also facilitate minimum loop area connections for the transformer's center tap bypass capacitors.
The connections between the secondary (output side) of the transformer and the diode bridges should be kept as short as possible. Unnecessary stray capacitance on these lines could cause tuned circuit peaking to occur, resulting in a slight increase of output voltage.
The PWS740 is intended for use with the ISO102, ISO120 or ISO122 isolation amplifiers (see Figure 3). Place the PWS740-2 transformer on the $\mathrm{V}_{\text {out }}$ side of the buffer rather than on the $\mathrm{C}_{1}$ (bandwidth control) side to prevent possible pickup of switch signal by the ISO102.
The best ground connection ties the ISO102 output analog common pin to the PWS740-1 ground pin with a ground plane. This is where a four-layer board design becomes convenient. The digital ground of the ISO102 can be connected to the ground plane or closer to the $+V$ supply. If possible, you should include the analog components that the ISO102 drives on the same board. For example, if several ISO102s are multiplexed to an analog/digital converter, then having all components sharing the same ground plane will significantly simplify ground errors. Avoid connecting digi-

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

tal ground and the PWS740 ground together locally, leaving the ISO102 analog ground to be connected off of the board; the differential voltage between analog and digital ground may become too great.

## OUTPUT CURRENT RATINGS

The PWS740-1 driver contains "soft-start" driver circuitry to protect the driver FETs and eliminate high inrush currents during turn-on. Because the PWS740 can have between one and eight channels connected, it was not possible to provide a suitable internal current limit within the driver. Instead, impedance-limiting protects the driver and transformer from overload. This means that the internal impedance of each PWS740-2 transformer is high enough that, when shortcircuited at its output, it limits the current drawn from the driver to a safe value. In addition, the wire size and mass of the transformer are large enough that the transformer does not receive damage under continuous short-circuit conditions.
The PWS740-1 is capable of driving up to eight individual channels to their full current rating. The total current which can be drawn from each isolation channel is a function of total power being drawn from both $\mathrm{DC} \mathrm{V}+$ and $\mathrm{V}-$ outputs. For example, if one output is not used, then maximum current can be drawn from the other output. In all cases, the maximum total current that can be drawn from any individual channel is:

$$
1 I_{L}+I+1 I_{L}-I \leq 60 \mathrm{~mA}
$$

It should be noted that many analog circuit functions do not simultaneously draw full rated current from both the positive and negative supplies. Thus, the PWS740 can power more circuits per channel than is first apparent. For example, an operational amplifier does not draw maximum current from both supplies simultaneously. If a circuit draws 10 mA from the positive supply and 3 mA from the negative supply, the PWS740 could power $(60 \div 13)$, about four devices per channel.

## ISOLATION VOLTAGE RATINGS

Because a long-term test is impractical in a manufacturing situation, the generally accepted practice is to perform a production test at a higher voltage for some shorter period of time. The relationship between actual test conditions and the continuous derated maximum specification is an important one. Burr-Brown has chosen a deliberately conservative one: $\mathrm{V}_{\text {test }}=\left(2 \times \mathrm{V}_{\text {Continuous rating }}\right)+1000 \mathrm{~V}$. This choice is appropriate for conditions where system transient voltages are not well defined. ${ }^{(3)}$ Where the real voltages are welldefined or where the isolation voltage is not continuous, the user may choose a less conservative derating to establish a specification from the test voltage.


# Multi-Channel Isolated DC/DC CONVERTER COMPONENTS 

## FEATURES

- COMPACT SIZE
- LOW COST PER CHANNEL
- DRIVES UP TO 8 CHANNELS
- 750/1500VAC ISOLATION
- FLEXIBLE USE WITH PWS740/PWS750 COMPONENTS
- 0.4 IN. MAXIMUM MOUNTING HEIGHT


## DESCRIPTION

The PWS745 is a set of components useful in the construction of single or multi-channel isolated DC/DC converters. By themselves, or in combination with the PWS740 and PWS750 families of components, they allow compact, optimal, and low-cost solutions to many power supply problems.
The PWS745-1 DIP oscillator/driver can be used to drive up to eight channels of independently isolated power. The switching MOSFETs are built into the driver to allow simple low-cost assembly of the multichannel converter. The PWS745-1 also is capable of operating at 5 VDC and can be easily synchronized with TTL level signals. While offering the user an alternative to the TO-3 package of the PWS740, the

## APPLICATIONS

- INDUSTRIAL CONTROL
- GROUND-LOOP ELIMINATION
- PC-BASED DATA ACQUISITION
- POINT-OF-USE POWER CONVERSION
- 5V TO $\pm 15 \mathrm{~V}$ FROM DIGITAL SUPPLIES

PWS745-1 also allows the user to select varying levels of power, isolation voltage, mounting technology and system configuration by choosing among the several component families. For example, the PWS745-1 can directly drive the PWS740, PWS745, or PWS750 transformers. It also can drive the FETs of a PWS750 distributed power system. The operating frequency is compatible with the ISO120 family of isolation amplifiers and is capable of multi-channel synchronized operation to eliminate troublesome beat frequencies.

The PWS745-2 is a 15 V to $\pm 15 \mathrm{~V}$ output version, while the PWS745-4 is the 5 V to $\pm 15 \mathrm{~V}$ output version. The PWS740-3 high-speed bridge provides a convenient rectifier for the selected transformer output.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\text {IN }}=15 \mathrm{VDC}$, Output Load $= \pm 15 \mathrm{~mA}$ (PWS745-2) and $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise noted.
Or $\mathrm{V}_{\text {iN }}=5 \mathrm{VDC}$, Output Load $= \pm 12 \mathrm{~mA}$ (PWS745-4) and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.

\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER \& CONDITIONS \& MIN \& TYP \& MAX \& UNITS \\
\hline \multicolumn{6}{|l|}{PWS745-1 OSCILLATOR/DRIVER} \\
\hline \begin{tabular}{l}
Frequency: Internal OSC External OSC \\
Supply: 15V Operation \\
5 V Operation \\
Current \\
Current Ripple \\
TTL \(_{\mathbb{I N}}: \begin{aligned} \& I_{\mathbb{I H}} \\ \& \\ \& \\ \& \\ \& \\ \& V_{I N} \\ \& V_{1 H}\end{aligned}\) \\
\(V_{\text {IL }}\) \\
Frequency \\
TTL \({ }_{\text {out }}\) : \(\mathrm{I}_{\text {OL }}\) \\
Frequency \\
T, \(\bar{T}\) Drive Current \\
\(\mathrm{T}, \overline{\mathrm{T}}\) Drive Voltage: High
\end{tabular} \& \begin{tabular}{l}
\[
T T L_{\mathbb{N}}=0 \mathrm{~V}
\] \\
No Load Max Load \(C_{\text {BYPASS }}=1 \mu \mathrm{~F}\)
\end{tabular} \& \[
\begin{gathered}
550 \\
500 \\
10 \\
4.5 \\
\\
\hline 2 \\
1 \\
\hline 3
\end{gathered}
\] \& \[
\begin{gathered}
600 \\
600 \\
15 \\
5 \\
10 \\
650 \\
2.5 \\
-1 \\
\\
\hline 600
\end{gathered}
\] \& 650
1000
18
5.5

10

0.8
2
15
50
7
0.7 \& kHz
kHz
V
V
mA
mA
$\mathrm{mAp-p}$
nA
$\mu \mathrm{A}$
V
V
MHz
mA
kHz
mA
V
V <br>
\hline \multicolumn{6}{|l|}{PWS745-2} <br>

\hline | Voltage, Rated Continuous AC 60 Hz $100 \%$ Test $^{(1)}$ |
| :--- |
| Barrier Impedance |
| Leakage Current at 60 Hz | \& 60 Hz , is

$$
\mathrm{V}_{\text {ISO }}=240 \mathrm{Vrms}, 60 \mathrm{~Hz}
$$ \& \[

$$
\begin{gathered}
750 \\
1200
\end{gathered}
$$

\] \& $10^{12}| | 8$ \& 150 \& | Vrms |
| :--- |
| Vrms $\Omega \\| \mathrm{pF}$ $\mu$ Arms | <br>

\hline \multicolumn{6}{|l|}{PWS745-4} <br>

\hline | Voltage, Rated Continuous AC 60 Hz $100 \%$ Test $^{(1)}$ |
| :--- |
| Barrier Impedance |
| Leakage Current at 60 Hz | \& $60 \mathrm{~Hz}, 1 \mathrm{~s}$

$$
\mathrm{V}_{\text {ISO }}=240 \mathrm{Vrms}, 60 \mathrm{~Hz}
$$ \& \[

$$
\begin{gathered}
750 \\
1200
\end{gathered}
$$

\] \& $10^{12}| | 8$ \& 150 \& | Vrms |
| :--- |
| Vrms $\Omega \\| \mathrm{pF}$ $\mu$ Arms | <br>

\hline \multicolumn{6}{|l|}{TEMPERATURE RANGE} <br>

\hline | Specification |
| :--- |
| Operation |
| Storage | \& \& \[

$$
\begin{aligned}
& -40 \\
& -40 \\
& -40
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 85 \\
& 85 \\
& 85
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
$$
\] <br>

\hline
\end{tabular}

NOTES: (1) Tested at 1.6 rated, fail on 5pc partial discharge leakage current on five successive pulses.

## ABSOLUTE MAXIMUM RATINGS



## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| PWS745-1 | 16-Pin Plastic DIP | 129 |
| PWS745-2 | 8-Pin Plastic | 250 |
| PWS745-4 | 8-Pin Plastic | 250 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## (7) ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. BurrBrown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

PIN CONFIGURATIONS


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},+15 \mathrm{VDC}$ or +5 VDC unless otherwise specified.



18
0
0
3
3





## For Immediate Assistance, Contact Your Local Salesperson

 TYPICAL PERFORMANCE CURVES (CONT)$T_{A}=25^{\circ} \mathrm{C},+15 \mathrm{VDC}$ or +5 VDC unless otherwise specified.


DRIFT, PWS745






FIGURE 1. Typical Connections.

## BASIC OPERATION

The PWS745 components are used to build a multichannel DC/DC converter. The oscillator runs at 600 kHz nominal, making it possible to reduce the size of the transformer and lower the output ripple voltage. The PWS745-1 is a power oscillator/switch able to directly drive the primary side of an isolation transformer. The small size of the driver is achieved by using a multiple chip transfer molding process. The power components are mounted directly on the copper leadframe, utilizing two pins directly connected to each die pad to maximize heat sink area. The output of the transformer is rectified with a high speed diode bridge. The PWS740-2 is used when 1500 Vrms isolation is required. The PWS745-2 or PWS750-2 is used when 750Vrms isolation is required. With these transformers, the output voltages direcilly track the input voltage. The PWS745 4 or PWS7504 is used to step up the input voltage from 5 V to $\pm 15 \mathrm{~V}$. Operation at 5 V makes it possible to build an isolated system for powering the analog components when only a logic supply is available. Using the PWS745-2 or -4 allows the user 0.5 in . PCB spacing. The possible component combinations are summarized in Figure 1 and Tables I and II. The 600 kHz operating frequency enables direct synchronization with products such as the ISO120 and ISO121. See Figure 3. The use of synchronization makes it possible to eliminate any power-supply induced ripple in the output of the isolation amplifiers and to minimize beats falling in the signal path bandwidth.

## PIN DESCRIPTIONS

## $+\mathrm{V}_{\text {IN }}$ AND GND

The $+\mathrm{V}_{\text {IN }}$ pin supplies power to the oscillator. The GND pins are used for the return currents of the driver chip.

| TRANSFORMER | ISOLATION | CHANNELS | I/O | TECHNOLOGY |
| :---: | :---: | :---: | :---: | :---: |
| PWS745-2 | 750VAC | 8 | $1: 1$ | Thru-hole |
| PWS745-4 | 750VAC | 4 | $1: 3$ | Thru-hole |
| PWS740-2 | 1500VAC | 8 | $1: 1$ | Thru-hole |
| PWS750-2U | 750VAC | 8 | $1: 1$ | Surface-mount |
| PWS750-4U | 750VAC | 4 | $1: 3$ | Surface-mount |

TABLE I.

| DIODE BRIDGE | TECHNOLOGY |
| :---: | :---: |
| PWS740-3 | Thru-hole |
| PWS750-3U | Surface-mount |

TABLE II.
COM1, COM2
The COM pins are connected to the sources of the internal MOSFETs and each pin must be tied to ground. The current from the primary windings of the transformers flows in through the T and $\overline{\mathrm{T}}$ pins and then out through the COM
pins.

## $\mathrm{TTL}_{\mathrm{IN}}$

This pin must be tied to ground, except when it is desired to control the driver frequency with an external TTL level frequency source. The duty cycle can vary from $12 \%$ to $95 \%$ (see Typical Performance Curves). The input frequency must be twice the desired operating frequency, because an internal flip-flop is used to produce a precise $50 \%$ duty cycle signal to the drivers.

## TTL ${ }_{\text {out }}$

When multiple PWS745-1 drivers must be synchronized to minimize beat frequencies in the output, a single driver is used to synchronize with the remaining drivers. The $\mathrm{TTL}_{\text {out }}$
pin is used as the synchronizing signal from the master used to synchronize with the remaining drivers. The $\mathrm{TTL}_{\text {out }}$
pin is used as the synchronizing signal from the master controller and is connected to the $\mathrm{TTL}_{\text {in }}$ of the slave drivers. A standard open collector output is provided, therefore a

## For Immediate Assistance, Contact Your Local Salesperson

$330 \Omega$ to $3.3 \mathrm{k} \Omega$ pull-up resistor will be necessary, depending on the stray capacitance on the synchronizing line. A maximum of 8 PWS745-1s can be connected without the use of an external TTL buffer.

## ENABLE

An ENABLE pin is provided so that the DRIVE and $\overline{\text { DRIVE }}$ pins can be shut down to the low state within one cycle to minimize power use if desired. A TTL low applied to the pin will shut down the driver and a TTL high will enable the driver. The TTL $_{\text {out }}$ will still have the 1.2 MHz signal so that a master driver can be disabled without shutting down the remaining synchronized drivers. The pin can be left open for normal operation.

## DRIVE, $\overline{\text { DRIVE }}$

These pins are normally connected directly to the adjacent GATE pin and are used to drive the gates of the internally packaged MOSFETs. If desired, these pins may be used instead to drive the gates of external FETs, such as those used in the PWS750 series of power components. It is important to minimize the capacitance on these nodes to insure the rapid charging of the MOSFET gates.

## GATE, $\overline{\text { GATE }}$

These pins are normally connected directly to the adjacent DRIVE pins, which are internally connected to the gates of the MOSFETs.

## $\mathbf{T}, \overline{\mathbf{T}}$

The T and $\overline{\mathrm{T}}$ pins are the complementary transformer drive connections. The signals on these pins are 600 kHz complementary square waves with twice the amplitude of the input voltage. These lines connect MOSFET switches to the isolation transformers through the $\mathrm{T}_{\mathrm{o}}$ and $\overline{\mathrm{T}}_{\mathrm{o}}$ pins. Without proper printed circuit board layout techniques, these lines could generate interference to analog circuits. Refer to the section on layout techniques.

## $T_{0}, \bar{T}_{0}$

These pins are the primary terminals of the transformer and are connected to the T and $\overline{\mathrm{T}}$ pins of the PWS745-1.

## $V_{D}$

The center tap of the primary of the transformer is tied directly to the supply. A $0.3 \mu \mathrm{~F}$ bypass capacitor must be located as close to this pin as possible.

## AC

The output of the isolation transformer which is connected to the AC inputs on the PWS740-3 or PWS750-3 diode bridge.

## PC BOARD LAYOUT CONSIDERATIONS

Multilayer printed circuit boards are recommended for PWS745 systems. Two-layer boards are certainly possible
with satisfactory operation; however, three layers provide greater density and better control of interference from the power switching lines. Should a four-layer board be required for other circuitry, the use of separate layers for ground and power planes, a layer for switching signals and a layer for analog signals would allow the most straightforward layout of the PWS745 system. Critical consideration should go to minimizing electromagnetic radiation from the power switching lines $\mathrm{T}-\mathrm{T}_{\mathrm{o}}$ and $\mathrm{T}-\mathrm{T}_{\mathrm{o}}$. The dynamic component of the current is supplied by the bypass capacitor on the $V_{D}$ pin of the transformer. The high frequency AC current flows through the transformer, $\mathrm{T}_{\mathrm{o}}$, returning in the T pin, passing through the MOSFET and exiting through the COM pin back to the bypass capacitor. This current path defines a magnetic loop which transmits a magnetic field. The magnetic field lines reinforce at the center of the loop, while the field lines from opposite points of the loop oppose each other outside the loop. Cancellation of the magnetic radiation occurs when the loop is collapsed to two tightly spaced parallel line segments, each carrying the same current in the opposite direction. All of the current in the ground or power plane will flow directly under the $\mathrm{T}-\mathrm{T}_{\mathrm{O}}$ traces because this is the path of least inductance or impedance. Another potential problem with the $\mathrm{T}-\mathrm{T}_{\mathrm{o}}$ lines is electric field radiation. Here, the power plane is effective in terminating most of the field lines because of its proximity. Additional shielding can be obtained by running ground trace(s) along the $\mathrm{T}-\mathrm{T}_{\mathrm{O}}$ lines, facilitating a minimum loop area for the transformer's cen-ter-tap bypass capacitor.
The connection between the outputs of the transformer and the diode bridge should be kept as short as possible. Unnecessary stray capacitance on these lines could cause resonant peaking to occur, resulting in a slight increase in output voltage.

## EXTERNAL FILTER COMPONENTS

Filter components are necessary to reduce the input ripple current and output voltage noise. Without any input filtering, the sawtooth currents of the switching power lines $\mathrm{T}-\mathrm{T}_{\mathrm{O}}$ and $\overline{\mathrm{T}}-\overline{\mathrm{T}}_{\mathrm{O}}$ would flow in the supply line. Since this AC current can be as great as 1A peak, voltage interference with other components using this supply line would likely occur. Use of a pi-filter can reduce the input ripple current to about 1 mA peak. Recommended values are a $20 \mu \mathrm{H}$ inductor prior to the connection of the supply to the power plane. A $10 \mu \mathrm{~F}$ tantalum capacitor with a $0.33 \mu \mathrm{~F}$ ceramic capacitor is adequate for the input bypassing. The inductor must be rated for at least 2 A or a DC resistance of $0.1 \Omega$. An example of a low-cost inductor is part number 51591 from Pulse Engineering. Output voltage filtering is achieved with a $0.33 \mu \mathrm{~F}$ capacitor connecting each $\mathrm{V}_{\text {out }}$ pin of the diode bridge to ground. Short leads and close placement of the capacitors to the bridge provide optimum high frequency bypassing. Using correct bypassing techniques, 600 kHz ripple of less than $5 \mathrm{mVp}-\mathrm{p}$ is achievable. High frequency noise bursts coinciding with the switch times are approximately 20 mV p-p. Inductance of $20 \mu \mathrm{H}$ in series with the output loads will significantly reduce the noise seen by the loads.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## 5V OPERATION

With 5 V operation, the transformer winding ratio is 3 -to- 1 , generating much greater currents in the primary. Therefore, four channels are the maximum that can be powered directly by the PWS745-1.

## OUTPUT CURRENT RATING

The PWS745-1 driver contains "soft start" driver circuitry to protect the driver MOSFETs and eliminate high in-rush currents during turn-on. Impedance limiting by the isolation transformers provides short circuit protection on the secondary side and limits the primary side current to a safe value.
The total current which can be drawn from each isolation channel at rated voltage is a function of total power being drawn from both $V+$ and $V$ - outputs. For example, if one output is not used, then maximum current can be drawn from the other output. In all cases, the maximum total current that can be drawn from any individual channel is:

$$
\left|I_{L}+\left|+\left|I_{L}-\right|<60 \mathrm{~mA}\right.\right.
$$

It should be noted that many analog circuit functions do not simultaneously draw full rated current from both the positive and negative supplies. Thus the PWS745 system can power more circuits per channel than is first apparent. For example, if a circuit draws 10 mA from the positive supply and 3 mA from the negative supply, the PWS745 could power (60/13), or about four devices per channel.

## HIGH VOLTAGE TESTING

Burr Brown Corporation has adopted a partial discharge test criterion that conforms to the German VDE0884 optocoupler standard. This method requires that less than 5pc partial discharge crosses the isolation barrier with 1200 Vrms 60 Hz applied. This criterion confirms transient overvoltage ( 1.6 x 750 Vrms ) protection without damage to the PWS745-2 or PWS745-4. Life test results verify the absence of high voltage breakdown under continuous rated voltage and maximum temperature. The minimum AC voltage that initiates partial discharge above 5 pc is defined as the "inception voltage." Decreasing the barrier voltage to a lower level is required before partial discharge ceases and is known as "extinction voltage." We have developed a package insulation system to yield an inception voltage greater than 1200 Vrms so that transient voltages below this level will not damage the isolation barrier. The extinction voltage is above 750 Vrms so that even overvoltage induced partial discharge will cease once the barrier is reduced to the rated value. Previous high voltage test methods relied on applying a large enough overvoltage (above rated) to break down marginal units, but not so high as to permanently damage good ones. Our partial discharge testing gives us more confidence in barrier reliability than breakdown criteria.


FIGURE 2. Complete $\pm 10 \mathrm{~V}$ Signal Acquisition System Operating from a Single 5V Supply.

EB
Burr-Brown IC Data Book-Linear Products

## APPLICATIONS

The PWS745 components form part of a versatile collection of isolation power supply components from Burr-Brown.
Figures 2, 3, and 4 illustrate only a few of the many possible
combinations.


FIGURE 3. Synchronized-Multichannel Isolation System.


PWS745

FIGURE 4. Remote and Local Operation of Isolated Power Channels.

Isolated, Unregulated DC/DC CONVERTER COMPONENTS

## FEATURES

- 100\% TESTED FOR HIGH-VOLTAGE BREAKDOWN
- COMPACT-SURFACE MOUNT
- MULTICHANNEL OPERATION
- 5V OR 15V INPUT OPTIONS
- FLEXIBLE USE WITH PWS740/PWS745 COMPONENTS


## DESCRIPTION

The PWS750 consists of three building blocks for building a low cost $\mathrm{DC} / \mathrm{DC}$ converter. With them you can optimize DC/DC converter PC board layout or build a multichannel isolated DC/DC converter. All parts are surface mount, requiring minimal space to build the converter. The modular design minimizes the cost of isolated power.
The PWS750-1U is a high-frequency $(800 \mathrm{kHz}$ nominal) driver that can drive N -channel MOSFETs up to the size of a 1.3 A 2 N 7010 . The recommended MOSFET for individual transformer drivers is the 2 N 7008 . The PWS750-1U is supplied in a 16 -pin double-wide SO package.

## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL EQUIPMENT
- GROUND-LOOP ELIMINATION
- PC-BASED DATA ACQUISITION - VENDING MACHINES

The PWS750-2U and PWS750-4U are split-bobbin wound isolation transformers using a ferrite core. They are encapsulated in plastic packages, allowing a high isolation voltage rating.
The PWS750-3U is a high-speed monolithic diode bridge in a plastic 8-pin SO package.
One PWS750-1U can be used to drive up to four channels (15V nominal operation). One PWS750-2U and PWS750-3U and two 2N7002 (surface mount) or 2N7008 (TO-92) MOSFETs made by Siliconix are used per isolated channel. When a PWS750-4U is used as the transformer ( 5 V input), then two TN0604s made by Supertex must be used, due to the higher currents of the primary (lower RDS on) and the lower $\mathrm{V}_{\mathrm{GS}}$ threshold. With 5 V operation only one channel can be directly driven by the PWS750-1U (a simple FET booster circuit can be used for multichannel operation; see Figure 3).


[^63]International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 . Cable: BBRCORP . Telex: 066-6491 - FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=25^{\circ} \mathrm{C} ;+\mathrm{V}_{\mathrm{IN}}=+15 \mathrm{~V}$; and $\mathrm{I}_{\mathrm{OUT}}= \pm 15 \mathrm{~mA}$ balanced loads unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PWS750-1U OSCILLATOR |  |  |  |  |  |
| ```Frequency: Internal OSC External OSC Supply: 15 V Operation 5V Operation T, \(\overline{\mathrm{T}}\) Drive Current T, \(\overline{\mathrm{T}}\) Drive Voltage, High Low```  | $T T L_{\text {IN }}=0 \mathrm{~V}$ | $\begin{gathered} \hline 725 \\ 1 \\ 10 \\ 4.5 \\ 3 \\ \\ \\ \hline 2 \end{gathered}$ | $\begin{gathered} 800 \\ 15 \\ 5 \\ \\ 10 \\ -1 \end{gathered}$ | $\begin{gathered} \hline 875 \\ 2.5 \\ 18 \\ 5.5 \\ 50 \\ 7 \\ 0.7 \\ \\ \\ 0.8 \\ 15 \end{gathered}$ | kHz <br> MHz <br> V <br> V <br> mApk <br> V <br> V <br> nA <br> $\mu \mathrm{A}$ <br> V <br> V <br> mA |
| PWS750-2U $+\mathrm{V}_{\mathrm{IN}}$ TO $\pm \mathrm{V}_{\text {OUT }}$ ISOLATION TRANSFORMER |  |  |  |  |  |
| ISOLATION <br> Voltage Rated Continuous AC 60 Hz <br> $100 \%$ Test ${ }^{(1)}$ <br> Barrier Impedance <br> Leakage Current at 60 Hz <br> Winding Ratio | $\begin{gathered} 60 \mathrm{~Hz}, 1 \mathrm{~s},<5 \mathrm{pC} \text { PD } \\ V_{\text {Iso }}=240 \mathrm{Vrms} \\ \text { Primary/Secondary } \end{gathered}$ | $\begin{gathered} 750 \\ 1200 \end{gathered}$ | $\begin{gathered} 10^{12} \\| 8 \\ 1 \\ 48 / 48 \end{gathered}$ | 1.5 | Vrms <br> Vrms $\Omega \\| \mathrm{pF}$ $\mu$ Arms |
| PWS750-3U DIODE BRIDGE |  |  |  |  |  |
| Reverse Recovery <br> Reverse Breakdown <br> Reverse Current <br> Forward Voltage | $\begin{gathered} I_{F}=I_{R}=50 \mathrm{~mA} \\ I_{R}=100 \mu \mathrm{~A} \\ V_{R}=40 \mathrm{~V} \\ I_{F}=100 \mathrm{~mA} \end{gathered}$ | 55 | 40 | $\begin{aligned} & 1.5 \\ & 1.6 \end{aligned}$ | $\begin{gathered} \mathrm{ns} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{~V} \end{gathered}$ |
| PWS750-4U +5V ${ }_{\text {IN }}$ to $\pm 15 \mathrm{~V}_{\text {OUT }}$ ISOLATION TRANSFORMER |  |  |  |  |  |
| ISOLATION <br> Voltage Rated Continuous AC 60 Hz $100 \%$ Test ${ }^{(1)}$ <br> Barrier Impedance <br> Leakage Current at 60 Hz <br> Winding Ratio | $\begin{gathered} 60 \mathrm{~Hz}, 1 \mathrm{~s},<5 \mathrm{pC} \text { PD } \\ \mathrm{V}_{\text {Iso }}=240 \mathrm{Vrms} \\ \text { Primary/Secondary } \end{gathered}$ | $\begin{gathered} 750 \\ 1200 \end{gathered}$ | $\begin{gathered} 10^{12} \\| 8 \\ 1 \\ 24 / 70 \end{gathered}$ | 1.5 | Vrms Vrms $\Omega \\| \mathrm{pF}$ $\mu$ Arms |
| TEMPERATURE RANGE |  |  |  |  |  |
| Specification Operating Storage | Derated performance | $\begin{gathered} 0 \\ -40 \\ -40 \end{gathered}$ |  | $\begin{aligned} & +70 \\ & +85 \\ & +85 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| NOTES: (1) Tested at $1.6 \times$ rated, fail on 5pC partial discharge leakage current on five successive pulses at 60 HZ . |  |  |  |  |  |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

PIN CONFIGURATIONS


ABSOLUTE MAXIMUM RATINGS
Supply Voltage .... 18V
Junction Temperature $150^{\circ} \mathrm{C}$
Storage Temperature
Lead temperature (soldering, SOIC, 3s) ........................................ $+260^{\circ} \mathrm{C}$
Max Load Sum of Both Outputs (PWS750-2U, 4U)

ORDERING INFORMATION

| Basic Model Number |
| :--- |
| Components |
| $1 \mathrm{U}:$ High-Frequency Driver |
| $2 \mathrm{U}, 4 \mathrm{U}$ : Isolation Transformer |
| $3 \mathrm{U}:$ High-Speed Monolithic Diode Bridge |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| PWS750-1U | 16-Pin SOIC | 258 |
| PWS750-2U | 8-Pin Plastic | 226 |
| PWS750-3U | 8-Pin SO | 182 |
| PWS750-4U | 8-Pin Plastic | 226 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=15 \mathrm{VDC}, \mathrm{I}_{\text {LOAD }}= \pm 15 \mathrm{~mA}$ unless otherwise noted.






$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=15 \mathrm{VDC}, \mathrm{I}_{\mathrm{LOAD}}= \pm 15 \mathrm{~mA}$ unless otherwise noted.


## THEORY OF OPERATION

The PWS750 components are basic building blocks to be used with other standard components to build an isolated push-pull DC/DC converter. The oscillator runs at 800 kHz nominal, making it possible to reduce the size of the transformer and lower the output ripple voltage.

## PWS750-1U OSCILLATOR PIN FUNCTIONS

$\mathrm{TTL}_{\text {IN }}$ is used to control the driver frequency with an external TTL level frequency source. The input frequency must be twice the desired driver frequency, since there is an internal divide-by- 2 circuit to produce a $50 \%$ duty cycle output. The input duty cycle can vary from $12 \%$ to $95 \%$ (see Typical Performance Curves). When in the free running mode, the $\mathrm{TTL}_{\mathrm{iN}}$ pin must be tied to ground.
TTL $_{\text {out }}$ is used when it is desired to synchronize the outputs of multiple PWS750-1Us to minimize beat frequency problems. A standard open collector output is provided, therefore a $330 \Omega$ to $3.3 \mathrm{k} \Omega$ pull-up resistor will be necessary depending on stray capacitance on the sync line. A maximum of eight PWS750-1Us can be connected without the use of an external TTL buffer.
An Enable pin is provided so that the driver ( $\mathrm{T}, \overline{\mathrm{T}}$ ) can be shut down to minimize power use if required. A TTL low applied to the pin will shut down the driver within one cycle. A TTL high will enable the driver within one cycle. The TTL $_{\text {out }}$ will still have an 800 kHz signal when a master driver is disabled, so other synchronized drivers will not be shut down. The pin can be left open for normal operation.
The $+\mathrm{V}_{\mathrm{IN}}$ pin supplies power to the oscillator. The $\mathrm{V}_{\mathrm{D}}$ pin connects the power to the transformer through the internal overcurrent sense resistor. The other end of the overcurrent sense resistor is tied to $+\mathrm{V}_{\text {IN }}$. $\mathrm{A} 0.3 \mu \mathrm{~F}$ bypass capacitor must be connected to the $V_{D}$ pin to reduce the ripple current through the shunt resistor; otherwise false current limit conditions can occur due to ripple voltage peaks.

During overload conditions the output drive shuts off for approximately $80 \mu \mathrm{~s}$, then turns back on for $20 \mu \mathrm{~s}$, resulting in a $25 \%$ power up duty cycle. If the overload condition still exists, then the output will shut off again. When the fault or the excessive load is removed, the converter resumes normal operation.
The T and $\overline{\mathrm{T}}$ pins are the complementary FET drive outputs and are tied directly to the corresponding FET gate. The connection must be as short as possible. For multiple channel operation they cannot be located above any ground or power planes, because capacitive loading will not allow fast enough charging of the FET gate.

## PWS750-2U AND PWS750-4U TRANSFORMER PIN FUNCTIONS

On the primary side the $V_{D}$ pin of the PWS750-2U is tied directly to the $\mathrm{V}_{\mathrm{D}}$ pin of the PWS750-1U. Remember to place a $0.1 \mu \mathrm{~F}$ capacitor as close to the $\mathrm{PWS} 750-2 \mathrm{U} \mathrm{V}_{\mathrm{D}}$ pin as possible. The $\mathrm{T}_{\mathrm{o}}$ and $\overline{\mathrm{T}}_{\mathrm{o}}$ pins are connected to the drains of the corresponding FETs, whose sources are connected to ground. On the secondary side of the transformer, the Gnd pin is tied directly to the isolated ground. AC pins are 800 kHz square wave signals at twice the output voltage, and are connected directly to the corresponding pin on the PWS750-3U. Pins 2 and 4 can be interchanged for ease of hook up. The connection to the diode bridge must be as direct as possible to minimize radiated noise.

The winding ratio for the PWS750-2U is $1: 1$. This means that the output would normally be less than the input due to voltage drops in the FETs, transformer and diode bridge. Since the DC/DC converter is operating at 800 kHz , the transformer is starting to operate close to the resonant frequency, which causes the output to increase in magnitude.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 1. Sample PC Board Layout, 4:1.

## PWS750-3U HIGH SPEED

 DIODE BRIDGE PIN FUNCTIONSThe AC pins are tied directly to the AC pins of the PWS7502 U . The +V and -V pins are rectified output voltages. The filter capacitors must be located as close as possible to these pins to minimize series inductance and therefore noise. Bypass capacitors will be needed at each device in the circuit.

## BASIC OPERATION

## SINGLE CHANNEL OPERATION, PC BOARD LAYOUT CONSIDERATIONS

A simple two-layer board can be used on single channel applications to create a DC/DC converter with low radiated noise. A ground plane should be located directly under both the input and the output components for optimum ground return paths. The surface mount components make it easy to design with a ground plane. The output filter capacitors should be located as close to the PWS750-3U as possible. A sample layout is shown in Figure 1.
For multiple channel applications, T and $\overline{\mathrm{T}}$ traces must have minimum capacitive loading. Therefore, there should be no ground plane (or power plane) under these two traces. The driver signal is a $4-6 \mathrm{~V}$ low current 800 kHz signal, which will generate little radiated noise if the traces are kept short.

## MULTIPLE CHANNEL OPERATION

The oscillator can drive up to four-channels (eight FETs) directly when operating at $10-18 \mathrm{~V}$. A $10 \Omega$ resistor must be placed in series with T and $\overline{\mathrm{T}}$ to stabilize the FET gate charging. For more than four-channel operation, or 5 V -multiple-channel operation, the driver circuit needs a FET booster circuit, as shown in Figure 2. Large gate drive surge currents $(>100 \mathrm{~mA})$ are needed to turn on the gates.
If the total output current drawn by all the channels exceeds 250 mA , then it will be necessary to circumvent the current limit circuit by leaving the $V_{D}$ pin of the PWS750-1U open, and connect the $\mathrm{V}_{\mathrm{D}}$ pin of the PWS750-2U directly to the supply.

## 5V OPERATION

With 5 V operation, the transformer winding current ratio is $3: 1$, therefore generating much greater currents in the primary. The input ripple voltage will be larger, so an input pi filter will be necessary to isolate the converter noise from the rest of the circuit. For example, when the output is $\pm 15 \mathrm{~mA}$ the input current will be at least 120 mA .

| MOSFET | MAX DRIVE CURRENT | PACKAGE | BREAKDOWN |
| :--- | :---: | :---: | :---: |
| TN0604 | 4 A | TO-92 | 40 V |
| 2N7002 | 115 mA | SO-T23 | 60 V |
| 2N7008 | 500 mA | TO-92 | 60 V |
| 2N7010 | 1.3 A | TO-237 | 60 V |
| 2N7012 | 1.2 A | $4-P i n$ DIP | 60 V |

TABLE I. MOSFET Selector Guide.


FIGURE 2. MOSFET Driver Booster Circuits.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## OUTPUT CURRENT RATING

The PWS750-1U oscillator contains soft start circuitry to protect the FETs from high inrush currents during turn on. The internal input current limit is 250 mA peak to prevent thermal overload of the MOSFETs. The maximum output rating is $\pm 30 \mathrm{~mA}$. Total current, which can be drawn from each isolation channel, is the total of the power being drawn from both the +V and -V outputs. For example, if one output is not used, then maximum current can be drawn from the other output. In all cases the maximum current that can be drawn from any individual channel is:

$$
1+\mathrm{I}_{\mathrm{OUT}}\left|+\left|-\mathrm{I}_{\mathrm{OUT}}\right|<60 \mathrm{~mA}\right.
$$

It should be noted that many analog circuit functions do not simultaneously draw equal current from both the positive and negative supplies.

When multiple channel operation is used, the maximum current of all channels must be reduced to prevent the overcurrent limit to trip. Alternately, bypass the overcurrent by leaving the $V_{D}$ pin of the PWS750-1U open and connecting the $V_{D}$ pin of the PWS750-2U directly to the supply.

## high voltage testing

Burr-Brown Corporation has adopted a partial discharge test criterion that conforms to the German VDE0884 optocoupler standard. This method requires that less than 5 pC partial discharge crosses the isolation barrier with 1200 Vrms 60 Hz applied. This criterion confirms transient overvoltage ( $1.5 \times$ 750 Vrms ) protection without damage to the PWS750-2U or PWS750-4U. Life test results verify the absence of high voltage breakdown under continuous rated voltage and maximum temperature.


FIGURE 3. Four-Channels of $\pm 10 \mathrm{~V}$ Signal Isolation with Channel-to-Channel Isolation.

The minimum AC barrier voltage that initiates partial discharge above 5 pC is defined as the "inception voltage." Decreasing the barrier voltage to a lower level is required before partial discharge ceases; this is known as "extinction voltage." We have developed a package insulation system to yield an inception voltage greater than 1200 Vrms so that transient voltages below this level will not damage the isolation barrier. The extinction voltage is above 750 Vrms
so that even overvoltage-induced partial discharge will cease once the barrier voltage is reduced to the rated value. Previous high voltage test methods relied on applying a large enough overvoltage (above rating) to break down marginal units, but not so high as to permanently damage good ones. Our partial discharge testing gives us more confidence in barrier reliability than breakdown/no breakdown criteria.


FIGURE 4. A Complete $\pm 10 \mathrm{~V}$ Signal Acquisition System Operating From a Single 5V Supply.


FIGURE 5. A PWS750 Driver Can Be Used to Boost the Input Voltage to 15 V to Power a PWS726 From a 5V Supply.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 6. Powering the Internally Powered ISO103 Isolation Buffer From a Single 5V Supply. Two Power Channels Are Necessary to Provide the 80 mA Nominal for the +V of the íSOiu3.

ISOLATION PRODUCTS u PWS750


FIGURE 7. 1500VAC Isolation Using PWS740-2 Transformer.


FIGURE 8. FET Pair Driving Up to Eight-Channels.


FIGURE 9. Synchronized-Multichannel Isolation System.

## EMI SHIELD

## DESCRIPTION

The 100MS is an epoxy encapsulated electromagnetic/ electrostatic interference (EMI) shield for use with circuits where sensitivity to EMI is critical. It was designed to attenuate EMI by converting electromagnetic field energy into heat that is absorbed by the shield and by shunting electrostatic fields to common. The 100MS may be used in applications to either confine or exclude EMI. Its cavity was designed for $28.45 \mathrm{~mm} \times 28.45 \mathrm{~mm} \times 7.24 \mathrm{~mm}$, 20-pin hybrid packages. The shields in the cover and base plate are in two separate halves to maintain the electrical isolation between the adjacent rows of pins of the module it encloses. Because of the spacing between the shield halves and epoxy flow holes, the 100MS provides a partial, but adequate low reluctance path for electromagnetic flux. The 100MS is well suited for use with isolation modules such as the Burr-Brown 3656, 722, and 724 .

## ASSEMBLY INSTRUCTIONS

Assemble the base plate to the module by pushing the pins of the module through the beveled holes in the base plate until the base plate and bottom of the module are in contact with each other. Place the cover


FIGURE 1. Cross-Sectional Side View of 100MS.
over the module so the tabs are aligned and fit into the slots in the base plate. Bend the four wide shield soldering tabs protruding from the cover to make contact with the bare metal on the base plate. Solder these four tabs to insure the integrity of their connection to the base plate.
The 100MS and the module it contains are mounted and secured to a printed circuit board (PCB) by soldering the two narrow PCB solder tabs to the appropriate common. The PCB solder tab closest to the input side of the module should be soldered to the input common. The other tab should be soldered to the output common. Figure 2 illustrates the assembly of the 100MS.


FIGURE 2. Assembly Diagram.

[^64]SPECIFICATIONS

## ELECTRICAL

Specifications apply between solder tabs.

|  |  | 100MS |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | CONDITIONS | MIN | TYP | MAX |  |
| Isolation Voltage |  |  |  |  |  |
| Rated Continuous, DC |  |  |  |  |  |
| Rated Continuous, AC |  | 3500 |  |  |  |
| Test | 10 Seconds | 2000 |  |  |  |
| Capacitance |  | 8000 |  |  |  |
| Resistance |  |  | 5 |  |  |
| Leakage Current | $120 \mathrm{~V}, 60 \mathrm{~Hz}$ |  | $10^{10}$ | VDC |  |

NOTE: Temperature changes ( $\Delta \mathrm{T} / \Delta \mathrm{t}$ ) greater than $1^{\circ} \mathrm{C}$ per minute below $0^{\circ} \mathrm{C}$ and long term storage above $100^{\circ} \mathrm{C}$ are not recommended.

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| 100 MS | EMI Shield | 124 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## APPLICATIONS INFORMATION

## MULTIPLE DEVICE ORIENTATION

A typical application for the 100MS is shown in Figure 3. Using multiple devices within 30 mm of each other can cause them to interact by forming beat frequency interference outputs. The 100 MS can reduce this interference by as much as a factor of $200: 1$ depending on the distance between the devices and their relative orientation.

Minimum EMI results when the gaps of both shields are paralleled as in Figure 3a.


FIGURE 3a. Optimum PCB Layout. Orientation for minimum EMI.


FIGURE3b. Isolated Data Acquisition Input Circuitry. Orientation for Minimum EMI.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


## DUAL ISOLATED DC/DC CONVERTER

## FEATURES

- DUAL ISOLATED $\pm 5 \mathrm{~V}$ TO $\pm 16 \mathrm{~V}$ OUTPUTS
- HIGH BREAKDOWN VOLTAGE: 8000V Test
- LOW LEAKAGE CURRENT: $<1 \mu \mathrm{~A}$ at $240 \mathrm{~V} / 60 \mathrm{~Hz}$
- LOW COST PER ISOLATED CHANNEL
- SMALL SIZE: $27.9 \mathrm{~mm} \times 27.9 \mathrm{~mm} \times 7.6 \mathrm{~mm}$ (1.1" x $1.1^{\prime \prime} \times 0.3^{\prime \prime}$ )


## DESCRIPTION

The 722 converts a single 5VDC to 16 VDC input into a pair of bipolar output voltages of the same value as the input voltage. The converter is capable of providing a total output current of 64 mA at rated voltage accuracy and up to 200 mA without damage.

The two output channels are isolated from the input and from each other. They may be connected independently, in series for higher output voltage or in parailiei for higher output current, as a single channel isolated DC/DC converter.

## APPLICATIONS

```
- MEDICAL EQUIPMENT
- INDUSTRIAL PROCESS CONTROL
- TEST EQUIPMENT
- DATA ACQUISITION SYSTEMS
- NUCLEAR INSTRUMENTATION
```

Integrated circuit construction of the 722 reduces size and cost. High isolation breakdown voltages and low leakage currents are assured by special design and construction which includes use of a high dielectric strength, low leakage coating used on the internal assembly.
A self-contained 900 kHz oscillator drives switching circuitry, which is designed to eliminate the common problem of input current spiking due to transformer saturation or crossover switching.


[^65] Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=15 \mathrm{VDC}, \mathrm{C}=0.47 \mu \mathrm{~F}, \mathrm{R}_{1}$ selected per Typical Performance Curve.

| PARAMETER | CONDITIONS | 722 |  |  | 722BG |  |  | 722MG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT <br> Rated Input Voltage Input Voltage Range ${ }^{(1)}$ Input Current <br> Input Ripple ${ }^{(2)}$ | Total Output Current $=12 \mathrm{~mA}$ <br> Total Output Current $=64 \mathrm{~mA}$ <br> Total Output Current $=64 \mathrm{~mA}$ $\text { at } \mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ <br> Total Output Current $=160 \mathrm{~mA}$ <br> Total Output Current $=12 \mathrm{~mA}$ <br> Total Output Current $=64 \mathrm{~mA}$ <br> Total Output Current $=160 \mathrm{~mA}$ | 5 | 15 50 105 120 - 3 6 - | 16 $120$ | * | $225$ $12$ | $275$ | * |  |  | VDC <br> VDC <br> mA <br> mA <br> mA <br> mA <br> $\mathrm{mA}, \mathrm{pk}$ <br> $\mathrm{mA}, \mathrm{pk}$ <br> mA, pk |
| ISOLATION <br> Test Voltages <br> Rated Voltages <br> Isolation Impedance <br> Leakage Current ${ }^{(3)}$ | Input-to-Output, 5 seconds, min Input-to-Output, 1 minute, min Channel-to-Channel, 5 seconds, min Input-to-Output, continuous Channel-to-Channel, continuous Input-to-Output Input-to-Output, $240 \mathrm{~V}, 60 \mathrm{~Hz}$ |  | 10 \|| 6 | 8000 - 5000 3500 2000 1 | * | * |  |  | * | $2500$ | Vpk <br> Vrms <br> Vpk <br> V <br> $\mathrm{G} \Omega \\| \mathrm{pF}$ $\mu \mathrm{A}$ |
| OUTPUT <br> Rated Output Voltages ${ }^{(4)}$ <br> Output Current <br> Load Regulation <br> Ripple Voltage <br> Tracking Error between <br> Dual Outputs <br> Sensitivity to Input <br> Voltage Changes <br> Output Voltage Temperature <br> Coefficient | $I_{\text {LOAD }}=3 \mathrm{~mA}$ per Output <br> $I_{\text {LOAD }}=16 \mathrm{~mA}$ per Output <br> $\mathrm{I}_{\text {LOAD }}=40 \mathrm{~mA}$ per Output <br> Total of All Outputs <br> Any One Output ${ }^{(5)}$ <br> $\mathrm{I}_{\text {LOAD }}=3 \mathrm{~mA}$ per Output <br> $\mathrm{I}_{\text {LOAD }}=16 \mathrm{~mA}$ per Output <br> $\mathrm{I}_{\text {LOAD }}=40 \mathrm{~mA}$ per Output <br> Balanced Loads $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {SPECIFICATION RANGE }}$ | $\begin{gathered} 15.4 \\ 14.3 \\ - \\ 3 \end{gathered}$ | $\begin{gathered} (5) \\ 15 \\ 35 \\ - \\ \pm 100 \end{gathered}$ | 16.2 <br> 16.2 <br> 200 <br> 100 <br> 100 | $13.7$ | $14.2$ $50$ | $16.2$ |  |  |  | VDC <br> VDC <br> VDC <br> mA <br> mA <br> mVpk <br> mVpk <br> mVpk <br> mVDC <br> V/V $\% /{ }^{\circ} \mathrm{C}$ |
| TEMPERATURE <br> Specification <br> Storage Junction Temperature | $I_{\text {LOAD }} \leq 16 \mathrm{~mA}$ per Output $I_{\text {LOAD }} \leq 40 \mathrm{~mA}$ per Output | $\begin{aligned} & -25 \\ & -25 \\ & -55 \end{aligned}$ |  | $\begin{gathered} +85 \\ +60 \\ +125 \\ +125 \end{gathered}$ | * |  | * | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Specifications same as 722 .
NOTES: (1) For ambient temperature above $+70^{\circ} \mathrm{C}$ the input voltage is 12.5 V (max). The input voltage remains 16 V (max) if case temperature is kept below $+85^{\circ} \mathrm{C}$. (2) External capacitor across " $\mathrm{P}+$ " to " $\mathrm{V}-$ " pins and 12 " of \#24 wire to $\mathrm{V}_{\mathbb{W}}$. (3) Reference UL544, paragraph 27.5, Leakage Current. (4) See "Typical Performance Curves."
(5) A minimum output current of 3 mA at each output is recommended to maintain output voltage accuracy.

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| 722 | $20-$ Pin | $102 A$ |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE ${ }^{(1)}$ |
| :--- | :---: | :---: |
| 722 | $20-\mathrm{Pin}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 722 BG | $20-\mathrm{Pin}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 722 MG | $20-\mathrm{Pin}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

NOTE: (1) $-25^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ for $\mathrm{I}_{\text {LOAD }} \leq 40 \mathrm{~mA}$ per Output.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbb{I N}}=15 \mathrm{VDC}, \mathrm{C}=0.47 \mu \mathrm{~F}, \mathrm{R}_{1}$ selected per Typical Performance Curve.

SELECTION OF R, OR EXTERNAL VOLTAGE $\mathrm{V}_{+}$ FOR MINIMUM INTERNAL POWER DISSIPATION

|  |  | MAXIMUM OUTPUT CURRENT FROM ANY SINGLE OUTPUT |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $<16 \mathrm{~mA}$ | 16 mA to 30 mA | 30 mA |
| Input Voltage (V) | $>13$ | $1.3 \mathrm{k} \Omega$ | $820 \Omega$ | $510 \Omega$ |
|  | $\begin{gathered} \hline 11 \text { to } \\ 13 \\ \hline \end{gathered}$ | $820 \Omega$ | $510 \Omega$ | $200 \Omega$ |
|  | $\begin{gathered} \hline 9 \text { to } \\ 11 \\ \hline \end{gathered}$ | $510 \Omega$ | $200 \Omega$ | $0 \Omega$ |
|  | $\begin{gathered} 8 \text { to } \\ 9 \\ \hline \end{gathered}$ | $200 \Omega$ | $0 \Omega$ | - |
|  | $<8$ | $0 \Omega$ | - | - |
| $\overline{\mathrm{V}_{\text {EXX }^{\prime}}}$ |  | 6.5 V | 7.5 V | 9.0 V |

MAXIMUM SAFE OPERATING TEMPERATURE vs TOTAL OUTPUT CURRENT




NOTES: (1) Using a $104 \mathrm{~mm} \times 19 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ aluminum strip mounted to the bottom of the case with heat sink compound. (2) Total output current is the sum of the currents for each individual output.

## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=15 \mathrm{VDC}, \mathrm{C}=0.47 \mu \mathrm{~F} . \mathrm{R}_{1}$ selected per Typical Performance Curve.



## INSTALLATION AND OPERATING INSTRUCTIONS

Typical application connections for the 722 are shown in Figures 1 and 3. Primary power $\left(\mathrm{V}_{\mathrm{IN}}\right)$ is applied at the " $\mathrm{P}+$ " and "V-" terminals. The common or ground for $\mathrm{V}_{\text {IN }}$ may be connected to either "P+" or "V-"; the only requirement is that "P+" and "V+" must be positive with respects to "V-".
Power for the internal oscillator and switch drivers is derived from the primary power by a voltage dropping resistor, $R_{1}$. The value of $R_{1}$ as a function of $V_{\text {IN }}$ is shown in the Typical Performance Curves section. Alternately, voltage for the "V+" terminal may be obtained from a separate source. "V+" should be +5 V to +7.5 V positive with respect to "V-." If a separate source is used, the "V+" input must be applied before the " $\mathrm{P}+$ " input to avoid possible damage to the unit. "P+" and "V+" must remain positive with respect to "V-" at all times (including transients). If necessary, diode clamps should be put across these inputs.

The "E" pin enables the converter when connected to "V+" and disables it when connected to "V-."
An external capacitor, "C" $(0.47 \mu \mathrm{~F}$ ceramic $)$, is used to reduce input ripple. It should be connected as close to the "P+" and "V-" pins as practical. Input leads to these terminals should also be kept as short as possible. Since the 722 is not internally shielded, external shielding may be appropriate in applications where RFI at the 900 kHz nominal oscillator frequency is a problem.
Each output is filtered with an internal $0.22 \mu \mathrm{~F}$ capacitor. Output ripple voltage can be reduced below the specified value by adding external capacitors up to $10 \mu \mathrm{~F}$ between each output and its common.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## DISCUSSION

## OUTPUT CURRENT RATINGS

At rated output voltage accuracy, the 722 is capable of providing 64 mA divided among its four outputs ${ }^{(1)}$. A minimum average output current of 3 mA is recommended at each output to maintain voltage accuracy.
Output channels ${ }^{(2)}$ may be connected in series or parallel for higher output voltage or current.

## ISOLATION CONFIGURATIONS

The fact that the two outputs of the 722 are isolated from the input and from each other allows both two-port and threeport isolation connections.

Figure 1 shows Burr-Brown's 3650 optically coupled isolation amplifier connected in three-port configuration. One of the 722 channels provides power to the 3650 's input. The other channel supplies power to the 3650 's output. The amplifier's input and output are isolated from each other and the system's power supply common. In this configuration, the 722's channel-to-channel isolation specification applies to the amplifier input-to-output voltage.


FIGURE 1. Three-Port Isolation

Figure 3 illustrates how the 722 may provide isolated input power to the input stage of two 3650 's connected in the twoport configuration. Power for the output stage is provided by the system +15 V and -15 V supplies. Input stages are isolated from each other and from the system supply. In this situation, the 722 's input-to-output isolation specification applies to the amplifier's input-to-output voltages, while the channel-to-channel 722 specification applies to the voltage existing between "I/P Com \#1" and "I/P Com \#2."

NOTES: (1) "Output" denotes a single output terminal ( +V or -V ) and its associated common. (2) "Channel" denotes a pair of outputs ( +V and -V ) and their associated common.

## SHORT CIRCUIT PROTECTION

The circuit in Figure 2 may be added to the input of the 722 to protect it from damage in situations where too much current is demanded from the outputs-such as a short circuit from an output to its common. The circuit limits input current to approximately 150 mA for an input voltage of 15 VDC (for $\beta$ of 2 N 2219 of 50 ).


FIGURE 2. Short Circuit Protection.


FIGURE 3. Two-Port Isolation with Two 3650's.

## QUAD ISOLATED DC/DC CONVERTER

## FEATURES

- QUAD ISOLATED $\pm 8 \mathrm{~V}$ OUTPUTS
- HIGH BREAKDOWN VOLTAGE: 3000 V Test
- LOW LEAKAGE CURRENT: $<1 \mu \mathrm{~A}$ at 240V/60Hz
- LOW COST PER ISOLATED CHANNEL
- SMALL SIZE: 27.9 mm X $27.9 \mathrm{~mm} \times 6.6 \mathrm{~mm}$ (1.1" X 1.1" X 0.26")


## DESCRIPTION

The 724 converts a single 5VDC to 16 VDC input into four pairs of bipolar output voltages of approximately half the output voltage. The converter is capable of providing a total output current of 128 mA at rated voltage accuracy and up to 500 mA without damage.
The four output channels are isolated from the input and from each other. They may be connected independently, in series for higher output voltage, or in parallel for higher output current as a single channel isolated $\mathrm{DC} / \mathrm{DC}$ converter.

## APPLICATIONS

- MEDICAL EQUIPMENT
- INDUSTRIAL PROCESS CONTROL
- TEST EQUIPMENT
- DATA ACQUISITION SYSTEMS - NUCLEAR INSTRUMENTATION

Integrated circuit construction of the 724 reduces size and cost. High isolation breakdown voltages and low leakage currents are assured by special design and construction which includes use of a high dielectric strength, and low leakage coating used on the internal assembly.
A self-contained 800 kHz oscillator drives switching circuitry, which is designed to eliminate the common problem of input current spiking due to transformer saturation or crossover switching.


[^66] Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

ELECTRICAL
At $25^{\circ} \mathrm{C}$ with $\mathrm{V}_{\text {iN }}=15 \mathrm{~V}, \mathrm{R}_{1}=1.3 \mathrm{k} \Omega, \mathrm{C}=0.47 \mu \mathrm{~F}$, unless otherwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT <br> Input Voltage Input Current Input Ripple ${ }^{(1,5)}$ | $\begin{gathered} \sum I_{\text {OUT }}=24 \mathrm{~mA} \\ \sum I_{\text {OUT }}=128 \mathrm{~mA}, 25^{\circ} \mathrm{C} \\ \sum \mathrm{I}_{\text {OUT }}=128 \mathrm{~mA}, 25^{\circ} \mathrm{C} \\ \sum \mathrm{I}_{\text {OUT }}=24 \mathrm{~mA}, \mathrm{C}=0.47 \mu \mathrm{~F} \\ \sum \mathrm{I}_{\text {OUT }}=128 \mathrm{~mA}, \mathrm{C}=0.47 \mu \mathrm{~F} \end{gathered}$ | 5 | $\begin{gathered} 15 \\ 50 \\ 110 \\ 120 \\ 10 \end{gathered}$ | $\begin{array}{r} 16 \\ 125 \\ 25 \end{array}$ | $\begin{gathered} \text { VDC } \\ \mathrm{mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA}, \mathrm{pk} \\ \mathrm{~mA}, \mathrm{pk} \end{gathered}$ |
| ISOLATION <br> Test Voltage ${ }^{(2)}$ <br> Rated Voltage ${ }^{(2)}$ <br> Isolation Impedance Leakage Current | Input-to-Output, 5s min Channel-to-Channel, 5 s min Input-to-Output, Continuous Channel-to-Channel, Continuous Input-to-Output Input-to-Output, $240 \mathrm{~V} / 60 \mathrm{~Hz}$ |  | 10 \|| 6 | $\begin{aligned} & 3000 \\ & 3000 \\ & 1000 \\ & 1000 \\ & 1.0 \end{aligned}$ | $\begin{gathered} \text { VDC } \\ \text { VDC } \\ \text { VDC } \\ \text { VDC } \\ \mathrm{G} \Omega \\| \mathrm{pF} \\ \mu \mathrm{~A} \end{gathered}$ |
| OUTPUT <br> Voltage ${ }^{(3)}$ <br> Current for Rated Voltage <br> Total Safe Nondestructive Current <br> Load Regulation ${ }^{(3)}$ <br> Ripple Voltage ${ }^{(5)}$ <br> Difference of $+V_{0}$ and $-V_{0}$ <br> Sensitivity to Input Voltage Change <br> Output Voltage Change Over Temperature | At 15 V Input $I_{L}=3 \mathrm{~mA}$ $I_{L}=16 \mathrm{~mA}$ <br> Total of All Outputs Any One Output ${ }^{(4)}$ Total of All Outputs Any One Output $\begin{gathered} I_{L}=3 \mathrm{~mA} \\ I_{L}=16 \mathrm{~mA} \\ +I_{L}=-I_{L} \\ -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} 8.0 \\ 7.5 \\ 3 \end{gathered}$ | 8.5 <br> 7.9 <br> (4) <br> 35 $\begin{gathered} \pm 30 \\ 0.63 \\ 2 \end{gathered}$ | 9.0 <br> 8.3 <br> 128 <br> 500 <br> 200 <br> 200 | ```V V mA mA mA mV, pk mV, pk mV V/V %``` |
| TEMPERATURE RANGE <br> Operating <br> Storage |  | $\begin{aligned} & -25 \\ & -55 \\ & \hline \end{aligned}$ |  | $\begin{gathered} +85 \\ +125 \\ \hline \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES: (1) $0.47 \mu \mathrm{~F}$ external capacitor across " $\mathrm{P}_{+}$" to " V -" pins and 12 " of \#24 wire to $V_{\mathbb{I}}$. (2) See "Isolation Voltage Ratings" on page 5 . The input to output and channel to channel continuous AC rating is 700 Vrms . (3) See "Typical Performance Curves." (4) A minimum output current of 3 mA at each output is recommended to maintain output voltage accuracy. (5) Test bandwidth 10 MHz , max.

CONNECTION DIAGRAMS


PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| 724 | $20-\operatorname{Pin}$ | $102 A$ |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr Brown !C Data Book. no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## TYPICAL PERFORMANCE CURVES

All specifications typical at $25^{\circ} \mathrm{C}$, unless otherwise noted.


LOAD REGULATION


TEST CONDITION 1
(Balanced Load)



LOAD REGULATION


TEST CONDITION 2
(Unbalanced Load)


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## INSTALLATION AND OPERATING INSTRUCTIONS

Typical application connections for the 724 are shown in Figures 1 and 2. Primary power $\left(\mathrm{V}_{\mathrm{IN}}\right)$ is applied at the " $\mathrm{P}+$ " and " $\mathrm{V}-$ " terminals. The common or ground for $\mathrm{V}_{\text {IN }}$ may be connected to either "P+" or "V-", the only requirement is that "P+" and "V+" must be positive with respect to "V-".
Power for the internal oscillator and switch drivers is derived from the primary power by a voltage dropping resistor, $R_{1}$. The value of $R_{1}$ as a function of $V_{I N}$ is shown in the "Typical Performance Curves" section. Alternately, voltage for the " $\mathrm{V}+$ " terminal may be obtained from a separate source. "V+" should be +5 VDC to +7.5 VDC positive with respect to "V-". If a separate source is used, the $\mathrm{V}+$ input must be applied before the " $\mathrm{P}+$ " input to avoid possible damage to the unit. $\mathrm{P}+$ and $\mathrm{V}+$ must remain positive with respect to " $\mathrm{V}-$ " at all times (including transients). If necessary, diode clamps should be put across these inputs.
The "E" pin enables the converter when connected to "V+" and disables it when connected to "V-".

An external capacitor, " C " $(0.47 \mu \mathrm{~F}$ ceramic), is used to reduce input ripple. It should be connected as close to the "P+" and "V-" pins as practical. Input leads to these terminals should also be kept as short as possible. Since the 724 is not internally shielded, external shielding may be appropriate in applications where RFI at the 800 kHz nominal oscillator frequency is a problem.

Each output is filtered with an internal $0.047 \mu \mathrm{~F}$ capacitor. Output ripple voltage can be reduced below the specified value by adding external capacitors up to $10 \mu \mathrm{~F}$ between each output and its common.

## DISCUSSION

## OUTPUT CURRENT RATINGS

At rated output voltage accuracy, the 724 is capable of providing 128 mA divided among its eight outputs ${ }^{(1)}$. A minimum average output current of 3 mA is recommended at each output to maintain voltage accuracy.

Outputs channels ${ }^{(2)}$ may be connected in series or parallel for higher output voltage or current.

## ISOLATION CONFIGURATIONS

The fact that the four outputs of the 724 are isolated from the input and from each other allows both two-port and threeport isolation connections.
Figure 1 shows two 3650 optically coupled isolation amplifiers connected in three-port configuration. Two of the 724 channels provide power to the 3650 's inputs. The other channels supply power to both 3650 's outputs. Each amplifier's input and output are isolated from each other and the system's power supply common. Isolation specification applies to the amplifier input-to-output voltage isolation specification.


FIGURE 1. Three-Port Isolation.

E=3

Figure 2 illustrates how the 724 may provide isolated input power to the input stage of four 3650 s connected in the twoport configuration. Power for the four output stages is provided by the system +15 VDC and -15 VDC supplies. Input stages are isolated from each other and from the system supply. In this situation, the 724's isolation specification applies to amplifier's input-to-output voltage and to the voltage existing between any two I/P COM terminals.

## ISOLATION VOLTAGE RATINGS

Since a "continuous" test is impractical in a product manufacturing situation (implies infinite test duration), it is generally accepted practice to perform a production test at a higher voltage (i.e., higher than the continuous rating) for some shorter length of time.
The important consideration is then "what is the relationship between actual test conditions and the continuous derated maximum specification?" There are several rules of thumb used throughout the industry to establish this relationship. Burr-Brown has chosen a very conservative one: $\mathrm{V}_{\text {TEST }}=$ $\left(2 \times \mathrm{V}_{\text {continuous rating }}\right)+1000 \mathrm{~V}$. This relationship is appropriate for conditions where the system transient voltages are not well defined. ${ }^{(3)}$ Where the real voltages are well defined or where the isolation voltage is not continuous the user may choose to use a less conservative derating to establish a specification from the test voltage.

## SHORT CIRCUIT PROTECTION

The circuit in Figure 3 may be added to the input of the 724 to protect it from damage in situations where too much current is demanded from the outputs-such as a short circuit from an output to its common. The circuit limits input current to approximately 150 mA for an input voltage of 15 VDC (for $\beta$ of 2 N 2219 of 50 ).

NOTES: (1) "Output" denotes a single output terminal ( +V or -V ) and its associated common. (2) "Channel" denotes a pair of outputs (+V and -V ) and their associated common. (3) Reference National Electrical Manufacturers Association (NEMA) Standards Parts ICS 1-109 and ICS 1-111.


FIGURE 3. Short Circuit Protection.


FIGURE 2. Two-Port Isolation with Four 3650s.


## Optically-Coupled Linear ISOLATION AMPLIFIERS

## FEATURES

- BALANCED INPUT
- LARGE COMMON-MODE VOLTAGES $\pm 2000 \mathrm{~V}$ Continuous 140dB Rejection
- ULTRA LOW LEAKAGE $0.35 \mu \mathrm{~A}$ max at $240 \mathrm{~V} / 60 \mathrm{~Hz}$ 1.8pF Leakage Capacitance
- EXCELLENT GAIN ACCURACY 0.05\% Linearity
0.05\%/1000Hrs Stability
- WIDE BANDWIDTH
$15 \mathrm{kHz} \pm 3 \mathrm{~dB}$
$1.2 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate


## DESCRIPTION

The 3650 and 3652 are optically coupled integrated circuit isolation amplifiers. Prior to their introduction commercially available isolation amplifiers had been modular or rack mounted devices using transformer coupled modulation demodulation techniques. Compared to these earlier isolation amplifiers, the 3650 and 3652 have the advantage of smaller size,

## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- DATA ACQUISITION
- INTERFACE ELEMENT
- BIOMEDICAL MEASUREMENTS
- PATIENT MONITORING
- TEST EQUIPMENT
- CURRENT SHUNT MEASUREMENT
- GROUND-LOOP ELIMINATION
- SCR CONTROLS
lower cost, wider bandwidth and integrated circuit reliability. Also, because they use a DC analog modulation technique as opposed to a carrier-type technique, they avoid the problems of electromagnetic interference (both transmitted and received) that most of the modular isolation amplifiers exhibit.



## SPECIFICATIONS

At $+25^{\circ} \mathrm{C}$ and $\pm 15$ VDC supply voltages, unless otherwise specified.

| MODEL | 3650MG/HG ${ }^{(1)}$ | 3650JG | 3650KG | 3652MG/HG ${ }^{(1)}$ | 3652JG |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ISOLATION |  |  |  |  |  |
| Isolation Voltage Rated Continuous, min Tested Voltage, min, 10s Duration | $\begin{aligned} & 2000 \mathrm{Vp} \text { or VDC } \\ & 5000 \mathrm{Vp} \end{aligned}$ |  |  |  |  |
| Isolation Mode Rejection, G = 10 DC $60 \mathrm{~Hz}, 5000 \Omega$ Source Unbalance Leakage Current, $240 \mathrm{~V} / 60 \mathrm{~Hz}$ Isolation Impedance Capacitance Resistance | $\begin{array}{r} 140 \mathrm{~dB} \\ 120 \mathrm{~dB} \\ 0.35 \mu \mathrm{~A}, \mathrm{~m} \end{array}$ |  |  |  |  |
| GAIN |  |  |  |  |  |
| Gain Equation for Current Sources for Voltage Sources | $\mathrm{G}_{\mathrm{v}} 1=\frac{\mathrm{G}_{1}=10^{6} \mathrm{~V} / \mathrm{Amp}}{\mathrm{R}_{\mathrm{G} 1}+\mathrm{R}_{\mathrm{G} 2}+\mathrm{R}_{\mathrm{IN}}} \mathrm{~V} / \mathrm{V}$ |  |  | $\begin{aligned} & \mathrm{G}_{1}=1.0057 \times 10^{6} \mathrm{~V} / \mathrm{Amp}^{(2)} \\ & \frac{10^{6}}{\mathrm{R}_{\mathrm{G} 1}+\mathrm{R}_{\mathrm{G} 2}+\mathrm{R}_{\mathrm{IN}}+\mathrm{R}_{\mathrm{O}}} \mathrm{~V} / \mathrm{V} \end{aligned}$ |  |
| Input Resistance, $\mathrm{R}_{\mathrm{F}}$, max Buffer Output Impedance, $\mathrm{R}_{0}$ <br> Gain Equation Error, max ${ }^{(3)}$ Gain Nonlinearity <br> Gain vs Temperature Gain vs Time | $$ |  |  | $$ |  |
| Frequency Response Slew Rate $\pm 3 \mathrm{~dB}$ Frequency Settling Time to $\pm 0.01 \%$ to $\pm 0.1 \%$ | $0.7 \mathrm{~V} / \mu \mathrm{s} \min , 1.2 \mathrm{~V} / \mu \mathrm{s}$ typ 15 kHz |  |  |  |  |
| INPUT STAGE ${ }^{(5)}$ |  |  |  |  |  |
| Input Offset Voltage <br> at $25^{\circ} \mathrm{C}$, max ${ }^{(3)}$ <br> vs Temperature, max <br> vs Supply <br> vs Time | $\begin{gathered} \pm 5 \mathrm{mV} \\ \pm 25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \pm 1 \mathrm{mV} \\ \pm 10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ 100 \mu \mathrm{~V} / \mathrm{V} \\ 50 \mu \mathrm{~V} / 1000 \mathrm{hrs} \end{gathered}$ | $\begin{gathered} \pm 0.5 \mathrm{mV} \\ \pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{gathered}$ | $\begin{array}{cc}  \pm 5 \mathrm{mV} & \\ \pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} & \\ & \\ & 100 \mu \mathrm{~V} / 1 \end{array}$ | $\int_{\mu \mathrm{V} / \mathrm{V}}^{ \pm 2 \mathrm{mV}} \pm \mathrm{m}^{\circ} \mathrm{C}$ |
| Input Bias Current <br> at $25^{\circ} \mathrm{C}$ <br> vs Temperature <br> vs Supply |  | $\begin{gathered} 10 \mathrm{nA} \text { typ, } 40 \mathrm{nA} \text { max } \\ 0.3 \mathrm{nA} /{ }^{\circ} \mathrm{C} \\ 0.2 \mathrm{nA} / \mathrm{V} \end{gathered}$ |  | 10pA typ, Doubles Ev 1pA | 50pA max <br> very $+10^{\circ} \mathrm{C}$ <br> A/V |
| Input Offset Current vs Temperature vs Supply |  | Effects Included In Output Offset |  |  | $\begin{aligned} & \text { va } \\ & \text { A/V }+10^{\circ} \mathrm{C} \end{aligned}$ |
| Input Impedance Differential Common-Mode |  | $\text { " } \mathrm{R}_{\mathbb{N N}} "=25 \Omega \text { max } \begin{gathered} 10 \Omega \end{gathered}$ |  |  |  |
| Input Noise Voltage, 0.05 Hz to 100 Hz 10 Hz to 10 kHz |  | $4 \mu \mathrm{Vp}-\mathrm{p}$ <br> $4 \mu \mathrm{Vrms}$ |  |  |  |
| ```Input Voltage Range Common-Mode, Linear Operation, w/o damage, at +,- at +I, -1 at +I``` |  | $\begin{gathered} \pm(\|\mathrm{V}\|-5) \mathrm{V} \\ \pm \mathrm{V} \end{gathered}$ <br> Not Applicable ${ }^{(6)}$ Not Applicable ${ }^{(6)}$ |  | $\begin{array}{r}  \pm(\|\mathrm{V}\| \\ \pm \mathrm{V} \\ \pm 300 \mathrm{~V} \text { for } \\ \pm 3000 \mathrm{~V} \text { fo } \end{array}$ | $/(-5)$ <br> V <br> or $10 \mathrm{~ms}^{(7)}$ for $10 \mathrm{~ms}^{(7)}$ |
| Differential, w/o damage, at,+Differential, w/o damage, at $+\mathrm{l},-\mathrm{l}$ Differential, w/o damage, at $+I_{R}, I_{R}$ |  | $\pm V$ <br> Not Applicable <br> Not Applicable |  | $\pm 600 \mathrm{~V}$ for <br> $\pm 6000 \mathrm{~V}$ fo | V <br> or $10 \mathrm{~ms}^{(7)}$ <br> for $10 \mathrm{~ms}^{(7)}$ |
| Common-mode Rejection, 60 Hz |  | dB at $60 \mathrm{~Hz}, 5 \mathrm{k} \Omega$ Imbalan |  | 80 dB at 60 Hz , | $5 \mathrm{k} \Omega$ Imbalance |
| Power Supply (Input Stage Only) <br> Voltage (at " +V " and " -V ") <br> Current <br> Quiescent with $\pm 10 \mathrm{~V}$ Output(7) | * | $\begin{gathered} \pm 8 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ \pm 1.2 \mathrm{~mA}^{(8)} \\ +6.5 \mathrm{~mA} \text { or }-6.5 \mathrm{~mA}, \text { typ } \\ +12 \mathrm{~mA} \text { or }-12 \mathrm{~mA}, \max \end{gathered}$ |  | $\begin{array}{r}  \pm 8 \mathrm{~V} \text { to } \\ \pm 3 \mathrm{~m} \\ +8.5 \mathrm{~mA} \text { or } \\ +16 \mathrm{~mA}, \text { or } \end{array}$ | $\begin{aligned} & 0 \pm 18 \mathrm{~V} \\ & \mathrm{~mA} \\ & -8.5 \mathrm{~mA}, \operatorname{typ} \\ & -16 \mathrm{~mA}, \max \end{aligned}$ |

SPECIFICATIONS (CONT)
At $+25^{\circ} \mathrm{C}$ and $\pm 15$ VDC supply voltages, unless otherwise specified.


NOTES: (1) All electrical and mechanical specifications of the 3650MG and 3652MG are identical to the 3650 HG and 3652 HG , respectively, except that the following specifications apply to the 3650MG and 3652MG: (a) Isolation test voltage duration increased from 10 seconds minimum to 60 seconds minimum; (b) Input offset voltage at $25^{\circ} \mathrm{C}$, max: $\pm 10 \mathrm{mV}$; vs temperature max: $\pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$; (c) Output offset voltage at $25^{\circ} \mathrm{C}$, max; $\pm 50 \mathrm{mV}$; vs temperature max; $\pm 1.8 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. (2) If used as 3650 , see Installation and Operating Instructions. (3) Trimmable to zero. (4) Gain error terms specified for inputs applied through buffer amplifiers (i.e., $\pm 1$ or $\pm \mathrm{I}_{\mathrm{R}}$ pins). (5) Input stage specifications at +1 and -1 inputs for 3652 unless otherwise noted. (6) Maximum safe input current at either input is 10 mA . (7) Continuous rating is $1 / 3$ pulse rating. (8) Load current is drawn from one supply lead at a time: other supply current at quiescent level. For 3652 add $0.2 \mathrm{~mA} / \mathrm{V}$ of positive CMV . (9) $\mathrm{dT} / \mathrm{dt}<1^{\circ} \mathrm{C} / \mathrm{minute}$ below $0^{\circ} \mathrm{C}$, and long-term storage above $100^{\circ} \mathrm{C}$ is not recommended. Also limit the repeated thermal cycles to be within the $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

PIN CONFIGURATIONS


## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| 3650 | 32-Pin DIP | 77 A |
| 3652 | 32-Pin DIP | 77 A |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

For Immediate Assistance, Contaci Your Local Salesperson

## TYPICAL PERFORMANCE CURVES

Typical at $+25^{\circ} \mathrm{C}$ and $\pm 15$ VDC power supplies, unless otherwise noted.


Add 2mA typ, 4mA max for 3652
-..... at $\mathrm{V}^{-}$ at $\mathrm{V}_{+}$



$$
\frac{\mathrm{R}_{\mathrm{G} 1}}{\mathrm{R}_{\mathrm{G} 1}+\mathrm{R}_{\mathrm{G} 2}} \text { or } \frac{\mathrm{R}_{\mathrm{G} 2}}{\mathrm{R}_{\mathrm{G} 1}+\mathrm{R}_{\mathrm{G} 2}}
$$





## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

Typical at $+25^{\circ} \mathrm{C}$ and $\pm 15$ VDC power supplies, unless otherwise noted.


## DEFINITIONS

## ISOLATION-MODE VOLTAGE, $\mathbf{v}_{\text {Iso }}$

The isolation-mode voltage is the voltage which appears across the isolation barrier, i.e., between the input common and the output common. (See Figure 1.)
Two isolation voltages are given in the electrical specifications: "rated continuous" and "test voltage". Since it is impractical on a production basis to test a "continuous" voltage (infinite test time is implied), it is a generally accepted practice to test at a significantly higher voltage for some reasonable length of time. For the 3650 and 3652, the "test voltage" is equal to 1000 V plus two times the "rated continuous" voltage. Thus, for a continuous rating of 2000 V , each unit is tested at 5000 V .

## COMMON-MODE VOLTAGE, $\mathrm{V}_{\mathrm{CM}}$

The common-mode voltage is the voltage midway between the two inputs of the amplifier measured with respect to input common. It is the algebraic average of the voltage applied at the amplifiers' input terminals. In the circuit in Figure $1,\left(\mathrm{~V}_{+}+\mathrm{V}_{\mathrm{J}}\right) / 2=\mathrm{V}_{\mathrm{CM}}$. (NOTE: Many applications involve a large system "common-mode voltage." Usually in such cases the term defined here as " $\mathrm{V}_{\mathrm{Cm}}$ " is negligible and the system "common-mode voltage" is applied to the amplifier as " $\mathrm{V}_{\text {ISO }}$ " in Figure 1.)

## ISOLATION-MODE REJECTION

The isolation-mode rejection is defined by the equation in Figure 1. The isolation-mode rejection is not infinite because there is some leakage across the isolation barrier due to the isolation resistance and capacitance.


FIGURE 1. Illustration of Isolation-Mode and CommonMode Specifications.

NOTE: (1) The only effect of decreased LED output is a slight decrease in full scale swing capability. See Typical Performance Curves.

## NONLINEARITY

Nonlinearity is specified to be the peak deviation from a best straightline expressed as a percent of peak-to-peak full scale output (i.e. $\pm 10 \mathrm{mV}$ at $20 \mathrm{Vp}-\mathrm{p} \approx 0.05 \%$ ).

## THEORY OF OPERATION

Prior to the introduction of the 3650 family optical isolation had not been practical in linear circuits. A single LED and photodiode combination, while useful in a wide range of digital isolation applications, has fundamental limitationsprimarily nonlinearity and instability as a function of time and temperature.
The 3650 and 3652 use a unique technique to overcome the limitations of the single LED and photodiode isolator. Figure 2 is an elementary equivalent circuit for the 3650 , which can be used to understand the basic operation without considering the cluttering details of offset adjustment and biasing for bipolar operation.


FIGURE 2. Simplified Equivalent Circuit of Linear Isolator.
Two matched photodiodes are used-one in the input $\left(\mathrm{CR}_{3}\right)$ and one in the output stage $\left(\mathrm{CR}_{2}\right)$-to greatly reduce nonlinearities and time-temperature instabilities. Amplifier $\mathrm{A}_{1}$, LED $\mathrm{CR}_{1}$, and photodiode $\mathrm{CR}_{3}$ are used in a negative feedback configuration such that $\mathrm{I}_{1}=\mathrm{I}_{\mathrm{IN}} \mathrm{R}_{\mathrm{G}}$ (where $\mathrm{R}_{\mathrm{G}}$ is the user supplied gain setting resistor). Since $\mathrm{CR}_{2}$ and $\mathrm{CR}_{3}$ are closely matched, and since they receive equal amounts of light from the LED $\mathrm{CR}_{1}$ (i.e., $\lambda_{1}=\lambda_{2}$ ), $\mathrm{I}_{2}=\mathrm{I}_{1}=\mathrm{I}_{\mathrm{IN}}$. Amplifier $\mathrm{A}_{2}$ is connected as a current-to-voltage converter with $\mathrm{V}_{\text {out }}$ $=I_{2} R_{K}$ where $R_{K}$ is an internal $1 M \Omega$ scaling resistor. Thus the overall transfer function is:

$$
\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{IN}} \frac{10^{6}}{\mathrm{R}_{\mathrm{G}}},\left(\mathrm{R}_{\mathrm{G}} \text { in } \Omega \mathrm{s}\right)
$$

This improved isolator circuit overcomes the primary limitations of the single LED and photodiode combination. The transfer function is now virtually independent of any degradation in the LED output as long as the two photodiodes and optics are closely matched ${ }^{(1)}$. Linearity is now a
$\Longrightarrow \equiv$

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

function of the accuracy of the matching and is further enhanced by the use of negative feedback in the input stage. Advanced laser trimming techniques are used to further compensate for residual matching errors.
A model of the 3650 suitable for simple circuit analysis is shown in Figure 3. The output is a current dependent voltage source, $\mathrm{V}_{\mathrm{D}}$, whose value depends on the input current. Thus, the 3650 is a transconductance amplifier with a gain of one volt per microamp. When voltage sources are used, the input current is derived by using gain setting resistors in series with the voltage source (see Installation and Operating Instructions for details). $\mathrm{R}_{\mathrm{IN}}$ is the differential input impedance. The common-mode and isolation impedances are very high and are assumed to be infinite for this model.


FIGURE 3. Simple Model of 3650.
A simplified model of the 3652 is shown in Figure 4. The isolation and output stages are identical to the 3650 . Additional input cincuitiy consisting of FET buffer amplifiers and input protection resistors have been added to give higher differential and common-mode input impedance ( $10^{11} \Omega$ ),
lower bias currents $(50 \mathrm{pA})$ and overvoltage protection. The $+\mathrm{I}_{\mathrm{R}}$ and $-\mathrm{I}_{\mathrm{R}}$ inputs have a 10 ms pulse rating of 6000 V differential and 3000 V common-mode (see Definitions for a discussion of common-mode and isolation-mode voltages.) The addition of the buffer amplifiers also creates a voltagein voltage-out transfer function with the gain set by $R_{G 1}$ and $\mathrm{R}_{\mathrm{G} 2}$.

## INSTALLATION AND OPERATING INSTRUCTIONS

## POWER SUPPLY CONNECTIONS

The power supply connections for the 3650 and 3652 are shown in Figure 5. When a DC/DC converter is used for isolated power, it is placed in parallel with the isolation barrier of the amplifier. This can lower the isolation impedance and degrade the isolation-mode rejection of the overall circuit. Therefore, a high quality, low leakage $\mathrm{DC} / \mathrm{DC}$ converter such as the Burr-Brown Model 722 should be used.

## OFFSET VOLTAGE ADJUSTMENTS

The offset nulling circuits are identical for the 3650 and 3652 and are shown in Figure 5. The offset adjust circuitry is optional and the units will meet the stated specifications with the BAL terminals unconnected. Provisions are available to null both the input and output stage offsets. If the amplifier is operated at a fixed gain, normally only one adjustment will be used: the output stage ( $10 \mathrm{k} \Omega$ adjustment) for low gains and the input stage ( $50 \mathrm{k} \Omega$ adjustment) for high gains, (>10).
Use the following procedure if it is desired to null both input and output components. (For example, if the gain of the amplifier is to be switched). The input stage offset is first nulled ( $50 \mathrm{k} \Omega$ adjustment) with the appropriate input signal pins connected to input common and the amplifier set at its maximum gain The gain is then set to its minimum value and the output offset is nulled ( $10 \mathrm{k} \Omega$ adjustment).


FIGURE 4. Simple Model of 3652.


FIGURE 5. Power and Offset Adjust Connections.

## INPUT CONFIGURATIONS

Some possible input configurations for the 3650 and 3652 are shown in Figures 6a, 6b, 6c. Differential input sources are used in these examples. For situations with nondifferential inputs, the appropriate source term should be set to zero in the gain equations and replaced with a short in the diagrams.

Figure 6a shows the 3650 connected as a transconductance amplifier with input current sources. Voltage sources are shown in Figure 6b. In this case the voltages are converted to currents by $\mathrm{R}_{\mathrm{G} 1}$ and $\mathrm{R}_{\mathrm{G} 2}$. As shown by the equations, they perform as gain setting resistors in the voltage transfer function. When a single voltage source is used, it is recommended (but not essential) that the gain setting resistor remain split into two equal halves in order to minimize errors due to bias currents and common-mode rejection (see Typical Performance Curves).

Figure 6 c illustrates the connections for the 3652 when the FET buffer amplifiers, $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$, are used. This configuration provides an isolation amplifier with high input impedance (both common-mode and differential, and good com-mon-mode and isolation-mode rejection. It is a true isolated instrumentation amplifier which has many benefits for noise rejection when source impedance imbalances are present.
In the 3652 , the voltage gain of the buffer amplifiers is slightly less than unity, but the gain of the output stage has been raised to compensate for this so that the overall transfer function from the $\pm \mathrm{I}$ or $\pm \mathrm{I}_{\mathrm{R}}$ inputs to the output is correct. It should be noted that $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$ are buffer amplifiers. No summing can be done at the $\pm \mathrm{I}$ or $\mathrm{II}_{\mathrm{R}}$ inputs. Figure 6c shows the +I and -I inputs used. If more input voltage protection is desired, then the $+\mathrm{I}_{\mathrm{R}}$ and $-\mathrm{I}_{\mathrm{R}}$ inputs should be used. This will increase the input noise due to the contribution from the $1.6 \mathrm{M} \Omega$ resistors, but will provide additional differential and common-mode protection ( 10 ms rating of 3 kV ).


NOTE: (1) The offset adjustment circutry and power supply connections have been omitted for simplicity. Refer to Figure 5 for details. (2) IMRR here is in $\mathrm{pA} / \mathrm{V}$, typically $5 \mathrm{pA} / \mathrm{V}$ at 60 Hz and $1 \mathrm{pA} / \mathrm{V}$ at $D C$.

FIGURE 6a. 3650 with Differential Current Sources.


NOTE: (1) The offset adjustment circutry and power supply connections have been omitted for simplicity. Refer to Figure 5 for details.

FIGURE 6b. 3650 with Differential Voltage Sources.

## ERROR ANALYSIS

A model of the 3650 suitable for DC error analysis of offset voltage, voltage drift versus temperature, bias current, etc., is shown in Figure 7.
$\mathrm{A}_{1}$ and $\mathrm{A}_{2}$, the input and output stage amplifiers, are considered to be ideal. Separate external generators are used to model the offset voltages and bias currents. $\mathrm{R}_{\text {IN }}$ is assumed to be small relative to $\mathrm{R}_{\mathrm{G} 1}$ and $\mathrm{R}_{\mathrm{G} 2}$ and is therefore omitted from the gain equation. The feedback configuration, optics and component matching are such that $I_{1}=I_{2}=I_{3}=I_{4}$. A simple circuit analysis gives the following expression for the

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 6c. 3652 with Differential Voltage Sources.


FIGURE 7. DC Error Analysis Model for 3650.
total output error voltage due to offset voltages and bias currents.
$\mathrm{V}_{\text {OUT-TOTAL }}-\frac{10^{6}}{\mathrm{R}_{\mathrm{G} 1}+\mathrm{R}_{\mathrm{G} 2}}\left[\mathrm{~L}_{\mathrm{OSI}}+\left(\mathrm{I}_{\mathrm{B} 1} \mathrm{R}_{\mathrm{GI}}-\mathrm{I}_{\mathrm{B} 2} \mathrm{R}_{\mathrm{G} 2}\right)\right]+\mathrm{E}_{\mathrm{OSO}}$ (1)
Offset current is defined as the difference between the two bias currents $I_{B 1}$ and $I_{B 2}$. If $I_{B 1}=I_{B}$ and $I_{B 2}=I_{B}+I_{O S 1}$
then, for $\mathrm{R}_{\mathrm{G} 1}=\mathrm{R}_{\mathrm{G} 2}, \mathrm{~V}_{\text {OUT }}-\mathrm{I}_{\mathrm{B}}=\frac{10^{6} \mathrm{I}_{\text {os }}}{2}$
This component of error is not a function of gain and is therefore included as a part of $\mathrm{E}_{\text {oso }}$ specifications. The output errors due to the output stage bias current are also included in $\mathrm{E}_{\mathrm{oso}}$. This results in a very simple equation for the total error:

$$
\begin{equation*}
\mathrm{V}_{\text {OUT-TOTAL }}=\frac{10^{6} \mathrm{E}_{\mathrm{OSI}}}{2 \mathrm{R}_{\mathrm{G} 1}}+\mathrm{E}_{\text {OSO }}\left(\text { for } \mathrm{R}_{\mathrm{G} 1}=\mathrm{R}_{\mathrm{G} 2}\right) \tag{2}
\end{equation*}
$$

In summary, it should be noted that equation (2) should be used only when $\mathrm{R}_{\mathrm{G} 1}=\mathrm{R}_{\mathrm{G} 2}$. When $\mathrm{R}_{\mathrm{G} 1} \neq \mathrm{R}_{\mathrm{G} 2}$, equation (1) applies.

The effects of temperature may be analyzed by replacing the offset terms with their corresponding temperature gradient terms:

$$
\mathrm{V}_{\mathrm{OUT}} \rightarrow \Delta \mathrm{~V}_{\text {OUT }} / \Delta \mathrm{T}, \mathrm{E}_{\mathrm{OSI}} \rightarrow \Delta \mathrm{E}_{\mathrm{OSI}} / \Delta \mathrm{T} \text {, etc. }
$$

For a complete analysis of the effects of temperature, gain variations must also be considered.

## OUTPUT NOISE

The total output noise is given by:

$$
\mathrm{E}_{\mathrm{N}}(\mathrm{RMS})=\sqrt{\left(\mathrm{E}_{\mathrm{NI}} \mathrm{G}\right)^{2}+\left(\mathrm{E}_{\mathrm{NO}}\right)^{2}}
$$

where $\mathrm{E}_{\mathrm{N}}($ RMS $)=$ Total output noise

$$
\mathrm{E}_{\mathrm{NI}}=\text { RMS noise of the input stage }
$$

$\mathrm{E}_{\mathrm{NO}}=$ RMS noise of the output stage

$$
\mathrm{G}=10^{6} /\left(\mathrm{R}_{\mathrm{G} 1}+\mathrm{R}_{\mathrm{G} 2}\right)
$$

$\mathrm{E}_{\mathrm{No}}$ includes the noise contribution due to the optics and the noise currents of the output stage. Errors created by the noise current of the input stage are insignificant compared to otr noise sources and are therefore omitted.

## COMMON-MODE AND

## ISOLATION-MODE REJECTION

The expression for the output error due to common-mode and isolation mode voltage is:

$$
\mathrm{V}_{\mathrm{OUT}}=\mathrm{G}\left[\frac{\mathrm{~V}_{\mathrm{CM}}}{\mathrm{CMRR}}+\frac{\mathrm{V}_{\mathrm{ISO}}}{\mathrm{IMRR}}\right]
$$

## GUARDING AND PROTECTION

To preserve the excellent inherent isolation characteristics of these amplifiers, the following recommended practice should be noted.

1. Use shielded twisted pair of cable at the input as with any instrumentation amplifier.
2. Care should be taken to minimize external capacitance. A symmetrical layout of external components to achieve balanced capacitance from the input terminals to output common will preserve high IMR.
3. External components and conductor patterns should be at a distance equal to or greater than the distance between the input and output terminals to prevent HV breakdown.
4. Though not an absolute requirement, the use of laminated or conformally coated printed circuit boards is recommended.

## APPLICATIONS

Figure 8 shows a system where isolation amplifiers (3650) are used to measure the armature current and the armature voltage of a motor.
The armature current of the motor is converted to a voltage by the calibrated shunt $\mathrm{R}_{\mathrm{s}}$ and then amplifier (adjustable gain) and isolated by the 3650 .
The armature voltage is sensed by the voltage divider (adjustable) shown and then amplified and isolated by the 3650 .

The 3650 provides the advantage of accurate current measurement in the presence of high common-mode voltage. Both 3650s provide the advantage of isolating the motor ground from the control system ground. Isolated power is provided by an isolated DC/DC converter (BB Model 722 or equivalent).
The 3652 is ideally suited for patient monitoring applications as shown in Figure 9. The fact that it is a true balanced input instrumentation amplifier with very high differential and common-mode impedance means that it can greatly reduce the common-mode noise pick up due to imbalance in lead impedances that often appear in patient monitoring situations. The 3 kV and 6 kV shown in Figure 9 are the 10 ms pulse ratings of the $+I_{R}$ and $-I_{R}$ inputs for the common-mode and differential input voltages with respect to input common. The rating of the isolation barrier is 2000 Vpk continu-


FIGURE 8. Isolated Armature Current and Voltage Sensor.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

ous. The nonrecurrent pulse rating of the isolation barrier is 5000 Vpk , since each unit is factory tested at 5000 Vpk . If the isolation barrier is to be subjected to higher voltages a gas filled surge voltage protection device can be used. For multichannel operation, two 3652s can be powered by one Model 722 isolated DC/DC converter. The total leakage current for both channels at 240 V 60 Hz would still be less than $2 \mu \mathrm{~A}$.
The block diagram in Figure 10 shows the use of isolation amplifiers in SCR control application.


FIGURE 9. 3652 Used in Patient Monitoring Application (ECG, VCG, EMG Amplifier).


FIGURE 10. 3-Phase Bidirectional SCR Control with Voltage Feedback.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# Transformer Coupled ISOLATION AMPLIFIER 

## FEATURES

- INTERNAL ISOLATED POWER
- 8000V ISOLATION TEST VOLTAGE
- $0.5 \mu \mathrm{~A}$ MAX LEAKAGE AT $120 \mathrm{~V}, 60 \mathrm{~Hz}$
- 3-PORT ISOLATION
- IMR: 125dB REJECTION AT 60Hz
- 1 " $\times 1$ " $\times 0.25$ " CERAMIC PACKAGE


## DESCRIPTION

The 3656 was the first amplifier to provide a total isolation function, both signal and power isolation, in integrated circuit form. This remarkable advancement in analog signal processing capability was accomplished by use of a patented modulation technique and miniature hybrid transformer.
Versatility and performance are outstanding features of the 3656. It is capable of operating with three

## APPLICATIONS

\author{

- MEDICAL <br> Patient Monitoring and Diagnostic Instrumentation <br> - INDUSTRIAL <br> Ground Loop Elimination and <br> Off-ground Signal Measurement <br> - NUCLEAR <br> Input/Output/Power Isolation
}
completely independent grounds (three-port isolation). In addition, the isolated power generated is available to power external circuitry at either the input or output. The uncommitted op amps at the input and the output allow a wide variety of closed-loop configurations to match the requirements of many different types of isolation applications.


[^67]International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 . Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP . Telex: 066-6491 . FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $+25^{\circ} \mathrm{C}, \mathrm{V} \pm=15 \mathrm{VDC}$ and 15 VDC between $\mathrm{P}+$ and $\mathrm{P}_{-}$, unless otherwise specified.

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{3656AG, BG, HG, JG, KG} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& \\
\hline \begin{tabular}{l}
ISOLATION \\
Voltage \\
Rated Continuous \({ }^{(1)}\), DC \\
Test, \(10 \mathrm{~s}^{(1)}\) \\
Test, 60s \({ }^{(1)}\) \\
Rejection \\
DC \\
\(60 \mathrm{~Hz},<100 \Omega\) in I/P Com \({ }^{(2)}\) \\
\(60 \mathrm{~Hz}, 5 \mathrm{k} \Omega\) in \(\mathrm{I} / \mathrm{P} \mathrm{Com}{ }^{(2)}\) \\
3656 HG \\
3656AG, BG, JG, KG \\
Capacitance \({ }^{(1)}\) \\
Resistance \({ }^{(1)}\) \\
Leakage Current
\end{tabular} \& \[
\mathrm{G}_{1}=10 \mathrm{~V} / \mathrm{V}
\]
\[
120 \mathrm{~V}, 60 \mathrm{~Hz}
\] \& \[
\begin{gathered}
3500(1000) \\
8000(3000) \\
2000(700)
\end{gathered}
\]
\[
108
\]
\[
112
\] \& \[
\begin{gathered}
160 \\
125 \\
\\
\\
6(6.3) \\
10^{12}\left(10^{12}\right) \\
0.28
\end{gathered}
\] \& 0.5 \& \begin{tabular}{l}
VDC \\
VDC \\
Vrms \\
dB \\
dB \\
dB \\
dB \\
pF \\
\(\Omega\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
GAIN \\
Equations \\
Accuracy of Equations \\
Initial \({ }^{(3)}\) 3656HG \\
3656AG, JG, KG \\
3656BG \\
vs Temperature 3656 HG 3656AG, JG \\
3656BG, KG \\
vs Time \\
Nonlinearity \\
External Supplies Used at \\
Pins 12 and 16, 3656HG 3656AG, JG, KG 3656BG \\
Internal Supplies Used for Output Stage
\end{tabular} \& \begin{tabular}{l}
See Text
\[
G<100 \mathrm{~V} / \mathrm{V}
\]
\[
R_{A}+R_{F}=R_{B} \geq 2 M \Omega
\] \\
Unipolar or Bipolar Output \\
Bipolar Output Voltage Swing, Full Load \({ }^{(4)}\)
\end{tabular} \& \& \[
0.02 \text { (1 + log khrs.) }
\]
\[
\pm 0.15
\] \& \[
\begin{gathered}
1.5 \\
1 \\
0.3 \\
480 \\
120 \\
60 \\
\\
\\
\\
\pm 0.15 \\
\pm 0.1 \\
\pm 0.05
\end{gathered}
\] \& \(\%\)
\(\%\)
\(\%\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\%\)

$\%$
$\%$
$\%$
$\%$ <br>

\hline \[
$$
\begin{aligned}
& \text { OFFSET VOLTAGE }{ }^{(5)} \text {, RTI } \\
& \text { Initial }^{(3)}, \text { 3656HG } \\
& \text { 3656AG, JG } \\
& \text { 3656BG, KG } \\
& \text { vs Temperature, } 3656 \mathrm{HG} \\
& \text { 3656JG } \\
& \text { 3656AG } \\
& 3656 \mathrm{KG} \\
& 3656 \mathrm{BG} \\
& \text { vs Supply Voltage } \\
& \text { 3656HG } \\
& \text { 3656AG, BG, JG, KG } \\
& \text { vs Current } \\
& \text { vs Time }
\end{aligned}
$$

\] \& | 15 Vp between $\mathrm{P}+$ and P - |
| :--- |
| Supply between $\mathrm{P}+$ and $\mathrm{P}-$ | \& \& \[

$$
\begin{gathered}
\pm\left[0.1+\left(10 / G_{1}\right)\right] \\
\pm\left[10+\left(100 / G_{1}\right)\right] \cdot \\
(1+\log \text { khrs. })
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\pm\left[4+\left(40 / G_{1}\right)\right] \\
\pm\left[2+\left(20 / G_{1}\right)\right] \\
\pm\left[1+\left(10 / G_{1}\right)\right] \\
\pm\left[200+\left(1000 / G_{1}\right)\right] \\
\pm\left[50+\left(750 / G_{1}\right)\right] \\
\pm\left[25+\left(500 / G_{1}\right)\right] \\
\pm\left[10+\left(350 / G_{1}\right)\right] \\
\left. \pm\left[5+\left(350 / G_{1}\right)\right]\right] \\
\\
\pm\left[0.6+\left(3.5 / G_{1}\right)\right] \\
\pm\left[0.3+\left(2.1 / G_{1}\right)\right] \\
\pm\left[0.2+\left(20 / G_{1}\right)\right]
\end{gathered}
$$

\] \& | mV mV mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| :--- |
| $\mathrm{mV} / \mathrm{V}$ $\mathrm{mV} / \mathrm{V}$ $\mathrm{mV} / \mathrm{mA}$ | <br>


\hline | AMPLIFIER PARAMETERS, Apply |
| :--- |
| Bias Current ${ }^{(7)}$ |
| Initial |
| vs Temperature |
| vs Supply |
| Offset Current ${ }^{(7)}$ |
| Impedance |
| Input Noise Voltage |
| Input Voltage Range ${ }^{(8)}$ |
| Linear Operation |
| Output Current |
| Quiescent Current | \& | $A_{1}$ and $A_{2}$ |
| :--- |
| Common-Mode $\begin{aligned} f_{B} & =0.05 \mathrm{~Hz} \text { to } 100 \mathrm{~Hz} \\ f_{B} & =10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \end{aligned}$ |
| Internal Supply |
| External Supply $\mathrm{V}_{\text {OUT }}= \pm 5 \mathrm{~V}$ |
| $\pm 15 \mathrm{~V}$ External Supply Internal Supply $V_{\text {OUT }}= \pm 10 \mathrm{~V}$ |
| $\pm 15 \mathrm{~V}$ External Supply $V_{\text {out }}= \pm 2 \mathrm{~V}, \mathrm{~V}_{\mathrm{p}+, \mathrm{p}-}=8.5 \mathrm{~V}$ |
| Internal Supply | \& \[

$$
\begin{gathered}
\pm 5 \\
\pm 2.5 \\
\pm 2.5
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
0.5 \\
0.2 \\
5 \\
100 \| 5 \\
5 \\
5
\end{gathered}
$$
\]

$$
\pm 1
$$

\[
150

\] \& | 100 |
| :--- |
| 20 |
| $\pm 5$ |
| Supply -5 |
| 450 | \& | nA |
| :--- |
| $n A{ }^{\circ} \mathrm{C}$ |
| nA/V. |
| nA |
| $\mathrm{M} \Omega \\| \mathrm{pF}$ $\mu \mathrm{Vp}$-p $\mu \mathrm{Vrms}$ $\begin{gathered} V \\ V \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \end{gathered}$ | <br>

\hline
\end{tabular}

## SPECIFICATIONS

## ELECTRICAL

At $+25^{\circ} \mathrm{C}, \mathrm{V} \pm=15 \mathrm{VDC}$ and 15 VDC between $\mathrm{P}+$ and $\mathrm{P}-$, unless otherwise specified.

| PARAMETER | CONDITIONS | 3656AG, BG, HG, JG, KG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| FREQUENCY RESPONSE <br> $\pm 3 \mathrm{~dB}$ Response <br> Full Power <br> Slew Rate <br> Settling Time | Small Signal <br> Direction Measured at Output to $0.05 \%$ | $+0.1,-0.04$ | $\begin{array}{r} 30 \\ 1.3 \\ 500 \end{array}$ |  | kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| OUTPUT <br> Noise Voltage (RTI) <br> Residual Ripple ${ }^{(9)}$ | $\begin{gathered} f_{B}=0.05 \mathrm{~Hz} \text { to } 100 \mathrm{~Hz} \\ f_{B}=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \end{gathered}$ |  | $\begin{gathered} \sqrt{(5)^{2}+\left(22 / \mathrm{G}_{1}\right)^{2}} \\ \sqrt{(5)^{2}+\left(11 / \mathrm{G}_{1}\right)^{2}} \\ 5 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{Vp}-\mathrm{p} \\ & \mu \mathrm{Vrms} \\ & \mathrm{mVp-p} \end{aligned}$ |
| POWER SUPPLY IN, at P+, P- <br> Rated Performance <br> Voltage Range ${ }^{(10)}$ <br> Ripple Current ${ }^{(9)}$ <br> Quiescent Current ${ }^{(11)}$ <br> Current vs Load Current ${ }^{(12)}$ | Derated Performance <br> Average <br> vs Current from $+\mathrm{V},-\mathrm{V}, \mathrm{V}+, \mathrm{V}-$ | 8.5 | $\begin{aligned} & 15 \\ & 10 \\ & 14 \\ & 0.7 \end{aligned}$ | $\begin{aligned} & 16 \\ & 25 \\ & 18 \end{aligned}$ | VDC <br> VDC <br> mAp-p <br> mA/DC <br> $\mathrm{mA} / \mathrm{mA}$ |
| ISOLATED POWER OUT, At +V <br> Voltage, No Load <br> Voltage, Full Load <br> Voltage vs Power Supply <br> Ripple Voltage ${ }^{(9)}$ <br> No Load <br> Full Load | ```-V,V+,V-pins('13) 15V Between P+ and P- \pm15mA (10mA sum) Load(12) vs Supply Between P+ and P- \pm5mA Load``` | $\begin{gathered} 8.5 \\ 7 \end{gathered}$ | $\begin{gathered} 9 \\ 8 \\ 0.66 \\ \\ 40 \\ 80 \end{gathered}$ | 9.5 <br> 9 <br> 200 | V <br> V <br> V/N <br> mVp-p <br> $m V p-p$ |
| TEMPERATURE RANGE <br> Specification 3656AG, BG 3656HG, JG, KG <br> Operation ${ }^{(10)}$ <br> Storage ${ }^{(14)}$ |  | $\begin{gathered} -25 \\ 0 \\ -55 \\ -65 \end{gathered}$ |  | $\begin{aligned} & +85 \\ & +70 \\ & +100 \\ & +125 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES: (1) Ratings in parenthesis are between P - ( pin 20 ) and $\mathrm{O} / \mathrm{P}$ Com (pin 17). Other isolation ratings are between I/P Com and $\mathrm{O} / \mathrm{P}$ Com or $\mathrm{I} / \mathrm{P}$ Com and $\mathrm{P}-$. (2) See Performance Curves. (3) May be trimmed to zero. (4) If output swing is unipolar, or if the output is not loaded, specification same as if external supply were used. (5) Includes effects of $A_{1}$ and $A_{2}$ offset voltages and bias currents if recommended resistors used. (6) Versus the sum of all external currents drawn from $V_{+}, V-,+V$, $-V(=I S O)$. (7) Effects of $A_{1}$ and $A_{2}$ bias currents and offset currents are included in Offset Voltage specifications. (8) With respect to $I / P$ Com (pin 3) for $A_{1}$ and with respect to $\mathrm{O} / \mathrm{P} \operatorname{Com}$ (pin 17) for $\mathrm{A}_{2}$. CMR for $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$ is 100 dB , typical. (9) In configuration of Figure 3. Ripple frequency approximately 750 kHz . Measurement bandwidth is 30 kHz . (10) Decreases linearly from 16 VDC at $85^{\circ} \mathrm{C}$ to 12 VDC at $100^{\circ} \mathrm{C}$. (11) Instantaneous peak current required from pins 19 and 20 at turn-on is 100 mA for slow rising voltages ( 50 ms ) and 300 mA for fast rises ( $50 \mu \mathrm{~s}$ ). (12) Load current is sum drawn form $+\mathrm{V},-\mathrm{V}, \mathrm{V}+, \mathrm{V}-\left(=\mathrm{I}_{\mathrm{ISO}}\right)$. (13) Maximum voltage rating at pins 1 and 4 is $\pm 18 \mathrm{VDC}$; maximum voltage rating at pins 12 and 16 is $\pm 18 \mathrm{VDC}$. (14) Isolation ratings may degrade if exposed to $125^{\circ} \mathrm{C}$ for more than 1000 hours or $90^{\circ} \mathrm{C}$ for more than 50,000 hours.


## PIN DESIGNATIONS

| NO. | DESCRIPTION | NO. | DESCRIPTION |
| :---: | :--- | :---: | :--- |
| 1 | $+V$ | 11 | Output DEMOD |
| 2 | MOD Input | 12 | $\mathrm{~V}-$ |
| 3 | Input DEMOD COM | 13 | $\mathrm{~A}_{2}$ Noninverting Input |
| 4 | -V | 14 | $\mathrm{~A}_{2}$ Inverting Input |
| 5 | Balance | 15 | $\mathrm{~A}_{2}$ Output |
| 6 | $\mathrm{~A}_{1}$ Inverting Input | 16 | $\mathrm{~V}_{+}$ |
| 7 | $\mathrm{~A}_{1}$ Noninverting Input | 17 | Output DEMOD COM |
| 8 | Balance | 18 | No Pin |
| 9 | $\mathrm{~A}_{1}$ Output | 19 | $\mathrm{P}_{+}$ |
| 10 | Input DEMOD | 20 | $\mathrm{P}-$ |

## PACKAGE INFORMATION ${ }^{(1)}$

| Model | Package | Package DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| 3656 | 20-Lead ISO Omni | 102A |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ABSOLUTE MAXIMUM RATINGS



# For Immediate Assistance, Contact Your Local Salesperson TYPICAL PERFORMANCE CURVES 

All specifications typical at $+25^{\circ} \mathrm{C}$, unless otherwise specified.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
All specifications typical at $+25^{\circ} \mathrm{C}$, unless otherwise specified.

———3

## THEORY OF OPERATION

Details of the 3656 are shown in Figure 1. The external connections shown, place it in its simplest gain configuration -unity gain, noninverting. Several other amplifier gain configurations and power isolation configurations are possible. See Installation and Operating Instructions and Applications sections for details.

Isolation of both signal and power is accomplished with a single miniature toroid transformer with multiple windings. A pulse generator operating at approximately 750 kHz provides a two-part voltage waveform to transformer, $T_{1}$. One part of the waveform is rectified by diodes $D_{1}$ through $D_{4}$ to provide the isolated power to the input and output stages $(+\mathrm{V},-\mathrm{V}$ and $\mathrm{V}+, \mathrm{V}-)$. The other part of the waveform is modulated with input signal information by the modulator operating into the $\mathrm{V}_{2}$ winding of the transformer.

The modulated signal is coupled by windings $\mathrm{W}_{6}$ and $\mathrm{W}_{7}$ to two matched demodulators-one in the input stage and one in the output stage-which generate identical voltages at their outputs, pins 10 and 11 (Voltages identical with respect to their respective commons, pins 3 and 17). In the input stage the input amplifier, $\mathrm{A}_{1}$, the modulator and the input demodulator are connected in a negative feedback loop. This forces the voltage at pin 6 (connect as shown in Figure 1) to equal the input signal voltage applied at pin 7. Since the input and the output demodulators are matched and produce identical output voltages, the voltage at pin 11 (referenced to pin 17, the output common) is equal to the voltage at pin 10 (referenced to pin 3, the input common). In the output stage, output amplifier $\mathrm{A}_{2}$ is connected as a unity gain buffer, thus the output voltage at pin 15 equals the output demodulator voltage at pin 11. The end result is an isolated output voltage
at pin 15 equal to the input voltage at pin 7 with no galvanic connection between them.

Several amplifier and power connection variations are possible:

1. The input stage may be connected in various operational amplifier gain configurations.
2. The output stage may be operated at gains above unity.
3. The internally generated isolated voltages which provide power to $A_{1}$ and $A_{2}$ may be overridden and external supply voltages used instead.

Versatility and its three independent isolated grounds allow simple solutions to demanding analog signal conditioning problems. See the Installation and Operating Instructions and Applications sections for details.

## INSTALLATION AND OPERATING INSTRUCTIONS

The 3656 is a very versatile device capable of being used in a variety of isolation and amplification configurations. There are several fundamental considerations that determine configuration and component value constraints:

1. Consideration must be given to the load placed on the resistance (pin 10 and pin 11) by external circuitry. Their output resistance is $100 \mathrm{k} \Omega$ and a load resistor of $2 \mathrm{M} \Omega$ or greater is recommended to prevent a voltage divider loading effect in excess of $5 \%$.


FIGURE 1. Block Diagram.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

2. Demodulator loadings should be closely matched so their output voltages will be equal. (Unequal demodulator output voltages will produce a gain error.) At the $2 \mathrm{M} \Omega$ level, a matching error of $5 \%$ will cause an additional gain error of $0.25 \%$.
3. Voltage swings at demodulator outputs should be limited to 5 V . The output may be distorted if this limit is exceeded. This constrains the maximum allowed gains of the input and output stages. Note that the voltage swings at demodulator outputs are tested with $2 \mathrm{M} \Omega$ load for a minimum of 5 V .
4. Total current drawn from the internal isolated supplies must be limited to less than $\pm 5 \mathrm{~mA}$ per supply and limited to a total of 10 mA . In other words, the combination of external and internal current drawn from the internal circuitry which feeds the $+\mathrm{V},-\mathrm{V}, \mathrm{V}+$ and $\mathrm{V}-$ pins should be limited to 5 mA per supply (total current to $+\mathrm{V},-\mathrm{V}, \mathrm{V}+$ and V - limited to 10 mA ). The internal filter capacitors for $\pm \mathrm{V}$ are $0.01 \mu \mathrm{~F}$. If more than 0.1 mA is drawn to provide isolated power for external circuitry (see Figure 12), additional capacitors are required to provide adequate filtering. A minimum of $0.1 \mu \mathrm{~F} / \mathrm{mA}$ is recommended.
5. The input voltage at pin 7 (noninverting input to $\mathrm{A}_{1}$ ) must not exceed the voltage at pin 4 (negative supply voltage for $A_{1}$ ) in order to prevent a possible lockup condition. $A$ low leakage diode connected between pins 7 and 4, as shown in Figure 2, can be used to limit this input voltage swing.
6. Impedances seen by each amplifier's + and - input terminals should be matched to minimize offset voltages caused by amplifier input bias currents. Since the demodulators have a $100 \mathrm{k} \Omega$ output resistance, the amplifier input not connected to the demodulator should also see $100 \mathrm{k} \Omega$.
7. All external filter capacitors should be mounted as close to the respective supply pins as possible in order to prevent excessive ripple voltages on the supplies or at the output. (Optimum spacing is less than 0.5 ". Ceramic capacitors recommended.)

## POWER AND SIGNAL CONFIGURATIONS

NOTE: Figures 2, 3 and 4 are used to illustrate both signal and power connection configurations. In the circuits shown, the power and signal configurations are independent so that any power configuration could be used with any signal configuration.

## ISOLATED POWER CONFIGURATIONS

The 3656 is designed with isolation between the input, the output, and the power connections. The internally generated isolated voltages supplied to $A_{1}$ and $A_{2}$ may be overridden with external voltages greater than the internal supply volt-
ages. These two features of 3656 provide a great deal of versatility in possible isolation and power supply hook-ups. When external supplies are applied, the rectifying diodes ( $\mathrm{D}_{1}$ through $D_{4}$ ) are reverse biased and the internal voltage sources are decoupled from the amplifiers (see Figure 1). Note that when external supplies are used, they must never be lower than the internal supply voltage.

## Three-Port

The power supply connections in Figure 2 show the full three-port isolation configuration. The system has three separate grounds with no galvanic connections between them. The two external $0.47 \mu \mathrm{~F}$ capacitors at pins 12 and 16 filter the rectified isolated voltage at the output stage. Filtering on the input stage is provided by internal capacitors. In this configuration continuous isolation voltage ratings are: 3500 V between pins 3 and $17 ; 3500 \mathrm{~V}$ between pins 3 and $19 ; 1000 \mathrm{~V}$ between pins 17 and 19.

## Two-Port Bipolar Supply

Figure 3 shows two-port isolation which uses an external bipolar supply with its common connected to the output stage ground (pin 17). One of the supplies (either + or could be used) provides power to the pulse generator (pins 19 and 20). The same sort of configuration is possible with the external supplies connected to the input stage. With the connection shown, filtering at pins 12 and 16 is not required. In this configuration continuous isolation voltage rating is: 3500 VDC between pins 3 and 17; not applicable between pins 17 and $19 ; 3500 \mathrm{VDC}$ between pins 3 and 19.

## Two-Port Single Supply

Figure 4 demonstrates two-port isolation using a single polarity supply connected to the output common (pin 17). The other polarity of supply for $A_{2}$ is internally generated (thus the filtering at pin 12). This isolated power configuration could be used at the input stage as well and either polarity of supply could be employed. In this configuration continuous isolation voltage rating is: 3500 V between pins 3 and $17 ; 3500 \mathrm{~V}$ between pins 3 and 19 ; not applicable between pins 17 and 19.

## SIGNAL CONFIGURATIONS

## Unity Gain Noninverting

The signal path portion of Figure 2 shows the 3656 is its simplest gain configuration: unity gain noninverting. The two $100 \mathrm{k} \Omega$ resistors provide balanced resistances to the inverting and noninverting inputs of the amplifiers. The diode prevents latch up in case the input voltage goes more negative than the voltage at pin 4 .

## Noninverting With Gain

The signal path portion of Figure 3 demonstrates two additional gain configurations: gain in the output stage and noninverting gain in the input stage. The following equations apply:

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 2. Power: Three-Port Isolation; Signal: Unity-Gain Noninverting.


FIGURE 3. Power: Two-Port, Dual Supply; Signal: Noninverting Gain.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

Total amplifier gain:
$\mathrm{G}=\mathrm{G}_{1} \cdot \mathrm{G}_{2}=\mathrm{V}_{\mathrm{OUT}} \mathrm{V}_{\mathrm{IN}}$
Input Stage:
$\mathrm{G}_{1}=1+\left(\mathrm{R}_{\mathrm{A}} / \mathrm{F}_{\mathrm{A}}\right)$
(Select $\mathrm{G}_{1}$ to be less than $5 \mathrm{~V} /$ full scale $\mathrm{V}_{\text {IN }}$ to limit demodulator output to 5 V ).
$\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{F}} \geq 2 \mathrm{M} \Omega$
(Select to load input demodulator with at least $2 \mathrm{M} \Omega$ ).
$\mathrm{R}_{\mathrm{C}}=\mathrm{R}_{\mathrm{A}} \|\left(\mathrm{R}_{\mathrm{F}}+100 \mathrm{k} \Omega\right)=\frac{\mathrm{R}_{\mathrm{A}}\left(\mathrm{R}_{\mathrm{F}}+100 \mathrm{k} \Omega\right)}{\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{F}}+100 \mathrm{k} \Omega}$
(Balance impedances seen by the + and -inputs of $A_{1}$ to reduce input offset caused by bias current).

Output Stage:
$\mathrm{G}_{2}=1+\left(\mathrm{R}_{\mathrm{X}} / \mathrm{R}_{\mathrm{K}}\right)$
(Select ratio to obtain $\mathrm{V}_{\text {out }}$ between 5 V and 10 V full scale with $\mathrm{V}_{\mathrm{IN}}$ at its maximum).
$\mathrm{R}_{\mathrm{X}} \| \mathrm{R}_{\mathrm{K}}=100 \mathrm{k} \Omega$
(Balance impedances seen by the + and - inputs of $A_{2}$ to reduce effect of bias current on the output offset).
$R_{B}=R_{A}+R_{F}$
(Load output demodulator equal to input demodulator).

## Inverting Gain, Voltage or Current Input

The signal portion of Figure 4 shows two possible inverting input stage configurations: current and input, and voltage input.
Input Stage:
For the voltage input case:

$$
\begin{equation*}
\mathrm{G}_{1}=-\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{S}} \tag{8}
\end{equation*}
$$

(Select $G_{1}$ to be less than $5 \mathrm{~V} /$ full scale $\mathrm{V}_{\text {IN }}$ to limit the demodulator output voltage to 5 V ).

$$
\begin{equation*}
\mathrm{R}_{\mathrm{F}}=2 \mathrm{M} \Omega \tag{9}
\end{equation*}
$$

(Select to load the demodulator with at least $2 \mathrm{M} \Omega$ ).

$$
\begin{equation*}
\mathrm{R}_{\mathrm{C}}=\mathrm{R}_{\mathrm{S}} \|\left(\mathrm{R}_{1}+100 \mathrm{k} \Omega\right)=\frac{\mathrm{R}_{\mathrm{S}}\left(\mathrm{R}_{\mathrm{F}}+100 \mathrm{k} \Omega\right)}{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{F}}+100 \mathrm{k} \Omega} \tag{10}
\end{equation*}
$$

(Balance the impedances seen by the + and-inputs of $A_{1}$ ).
For the current input case:

$$
\begin{align*}
& \mathrm{V}_{\text {OUT }}=-\mathrm{I}_{\mathrm{IN}} \mathrm{R}_{\mathrm{F}} \cdot \mathrm{G}_{2}  \tag{11}\\
& \mathrm{R}_{\mathrm{C}}=\mathrm{R}_{\mathrm{F}} \tag{12}
\end{align*}
$$

$\mathrm{R}_{\mathrm{F}}$ may be made larger than $2 \mathrm{M} \Omega$ if desired. The 10 pF capacitors are used to compensate for the input capacitance of $A_{1}$ and to insure frequency stability.
Output Stage:
The output stage is the same as shown in equations (5), (6), and (7).


FIGURE 4. Power: Two-Port, Single Supply; Signal: Inverting Gains.

## Illustrative Calculations:

The maximum input voltage is 100 mV . It is desired to amplify the input signal for maximum accuracy. Noninverting output is desired.

## Input Stage:

## Step 1

$$
\mathrm{G}_{1} \max =5 \mathrm{~V} / \text { max Input Signal }=5 \mathrm{~V} 0.1 \mathrm{~V}=50 \mathrm{~V} / \mathrm{V}
$$

With the above gain of $50 \mathrm{~V} / \mathrm{V}$, if the input ever exceeds 100 mV , it would drive the output to saturation. Therefore, it is good practice to allow reasonable input overrange.
So, to allow for $25 \%$ input overrange without saturation at the output, select:

$$
\begin{align*}
& \mathrm{G}_{1}=40 \mathrm{~V} / \mathrm{V} \\
& \mathrm{G}_{1}=1+\left(\mathrm{R}_{\mathrm{F}}+\mathrm{R}_{\mathrm{A}}\right)=40 \\
& \therefore \mathrm{R}_{\mathrm{F}}+\mathrm{R}_{\mathrm{A}}=39 \tag{13}
\end{align*}
$$

## Step 2

$R_{A}+R_{F}$ forms a voltage divider with the $100 \mathrm{k} \Omega$ output resistance of the demodulator. To limit the voltage divider loading effect to no more than $5 \%, \mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{F}}$ should be chosen to be at least $2 \mathrm{M} \Omega$. For most applications, the $2 \mathrm{M} \Omega$ should be sufficiently large for $\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{F}}$. Resistances greater than $2 \mathrm{M} \Omega$ may help decrease the loading effect, but would increase the offset voltage drift.
The voltage divider with $\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{F}}=2 \mathrm{M} \Omega$ is $2 \mathrm{M} \Omega /(2 \mathrm{M} \Omega+$ $100 \mathrm{k} \Omega)=2 /(2+0.1)=95.2 \%$, i.e., the percent loading is $4.8 \%$.

Choose $R_{A}+R_{F}=2 M \Omega$

## Step 3

Solving equations (13) and (14)

$$
\mathrm{R}_{\mathrm{A}}=50 \mathrm{k} \Omega \text { and } \mathrm{R}_{\mathrm{F}}=1.95 \mathrm{M} \Omega
$$

## Step 4

The resistances seen by the + and - input terminals of the input amplifier $A_{1}$ should be closely matched in order to minimize offset voltage due to bias currents.

$$
\begin{aligned}
\therefore \mathrm{R}_{\mathrm{C}} & =\mathrm{R}_{\mathrm{A}} \|\left(\mathrm{R}_{\mathrm{F}}+100 \mathrm{k} \Omega\right) \\
& =50 \mathrm{k} \Omega \|(1.95 \mathrm{M} \Omega+100 \mathrm{k} \Omega) \\
& \approx 49 \mathrm{k} \Omega
\end{aligned}
$$

## Output Stage:

## Step 5

$$
\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {IN MAX }} \cdot \mathrm{G}_{1} \cdot \mathrm{G}_{2}
$$

As discussed in Step 1, it is good practice to provide $25 \%$ input overrange.
So we will calculate $G_{2}$ for 10 V output and $125 \%$ of the maximum input voltage.

$$
\begin{aligned}
& \therefore \mathrm{V}_{\text {OUT }}=(1.25 \cdot 0.1)\left(\mathrm{G}_{1}\right)\left(\mathrm{G}_{2}\right) \\
& \text { i.e., } 10 \mathrm{~V}=0.125 \cdot 40 \cdot \mathrm{G}_{2} \\
& \therefore \mathrm{G}_{2}=10 \mathrm{~V} / 5 \mathrm{~V}=2 \mathrm{~V} / \mathrm{V}
\end{aligned}
$$

## Step 6

$\mathrm{G}_{2}=1+\left(\mathrm{R}_{\mathrm{X}} / \mathrm{R}_{\mathrm{K}}\right)=2.0$
$\therefore \mathrm{R}_{\mathrm{X}} / \mathrm{R}_{\mathrm{K}}=1.0$
$\therefore \mathrm{R}_{\mathrm{X}}=\mathrm{R}_{\mathrm{K}}$

## Step 7

The resistance seen by the + input terminal of the output stage amplifier $\mathrm{A}_{2}$ (pin 13) is the output resistance $100 \mathrm{k} \Omega$ of the output demodulator. The resistance seen by the $(-)$ input terminal of $\mathrm{A}_{2}$ (pin 14) should be matched to the resistance seen by the + input terminal.
The resistance seen by pin 14 is the parallel combination of $\mathrm{R}_{\mathrm{X}}$ and $\mathrm{R}_{\mathrm{K}}$.

$$
\begin{align*}
& \therefore \mathrm{R}_{\mathrm{X}} \| \mathrm{R}_{\mathrm{K}}=100 \mathrm{k} \Omega \\
& \left(\mathrm{R}_{\mathrm{X}} \cdot \mathrm{R}_{\mathrm{K}} /\left(\mathrm{R}_{\mathrm{X}}+\mathrm{R}_{\mathrm{K}}\right)=100 \mathrm{k} \Omega\right. \\
& \mathrm{R}_{\mathrm{K}} /\left[1+\left(\mathrm{R}_{\mathrm{K}} / \mathrm{R}_{\mathrm{X}}\right)\right]=100 \mathrm{k} \Omega \tag{16}
\end{align*}
$$

## Step 8

Solving equations (15) and (16) $\mathrm{R}_{\mathrm{K}}=20 \mathrm{k} \Omega$ and $\mathrm{R}_{\mathrm{X}}=200 \mathrm{k} \Omega$.

## Step 9

The output demodulator must be loaded equal to the input demodulator.

$$
\therefore \mathrm{R}_{\mathrm{B}}=\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{F}}=2 \mathrm{M} \Omega
$$

(See equation (14) above in Step 2).
Use the resistor values obtained in Steps 3, 4, 8 and 9, and connect the 3656 as shown in Figure 3.

## OFFSET TRIMMING

Figure 5 shows an optional offset voltage trim circuit. It is important that $\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{F}}=\mathrm{R}_{\mathrm{B}}$.
CASE 1: Input and output stages in low gain, use output potentiometer $\left(\mathrm{R}_{2}\right)$ only. Input potentiometer $\left(\mathrm{R}_{1}\right)$ may be disconnected. For example, unity gain could be obtained by setting $R_{A}=R_{B}=20 \mathrm{M} \Omega, R_{C}$ $=100 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{F}}=0, \mathrm{R}_{\mathrm{X}}=100 \mathrm{k} \Omega$, and $\mathrm{R}_{\mathrm{K}}=\infty$.
CASE 2: Input stage in high gain and output stage in low gain, use input potentiometer ( $\mathrm{R}_{1}$ ) only. Output potentiometer ( $\mathrm{R}_{2}$ ) may be disconnected. For example, $\mathrm{G}_{\mathrm{T}}=100$ could be obtained by setting $\mathrm{R}_{\mathrm{F}}=2 \mathrm{M} \Omega, \mathrm{R}_{\mathrm{B}}=2 \mathrm{M} \Omega$ returned to pin $17, \mathrm{R}_{\mathrm{A}}=$ $20 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{X}}=100 \mathrm{k} \Omega$, and $\mathrm{R}_{\mathrm{K}}=\infty$.
CASE 3: When it is necessary to perform a two-stage precision trim (to maintain a very small offset change under conditions of changing temperature and changing gain in $A_{1}$ and $A_{2}$ ), use step 1 to adjust the input stage and step 2 for the output stage. Carbon composition resistors are acceptable, but potentiometers should be stable.
Step 1: Input stage $\operatorname{trim}\left(R_{A}=R_{C}=20 \mathrm{k} \Omega, R_{I}=R_{B}=20 \mathrm{M} \Omega\right.$. $\mathrm{R}_{\mathrm{X}}=100 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{K}}=\infty, \mathrm{R}_{2}$ disconnected); $\mathrm{A}_{1}$ high, $\mathrm{A}_{2}$ low gain. Adjust $R_{1}$ for $0 \mathrm{~V} \pm 5 \mathrm{mV}$ or desired setting at $V_{\text {out }}$, pin 15.


FIGURE 5. Optional Offset Voltage Trim.

Step 2: Output stage trim $\left(R_{A}=R_{B}=20 M \Omega, R_{C}=100 \mathrm{k} \Omega\right.$, $\mathrm{R}_{\mathrm{F}}=0, \mathrm{R}_{\mathrm{X}}=100 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{K}}=\infty, \mathrm{R}_{1}$ and $\mathrm{R}_{2}$ connected); $A_{1}$ low, $A_{2}$ low gain. Adjust $R_{2}$ for $0 V \pm 1 \mathrm{mV}$ or desired setting at $\mathrm{V}_{\text {out }}$, pin $15( \pm 110 \mathrm{mV}$ approximate total range).
NOTE: Other circuit component values can be used with valid results.

## APPLICATIONS

## ECG AMPLIFIER

Although the features of the circuit shown in Figure 6 are important in patient monitoring applications, they may also be useful in other applications. The input circuitry uses an external, low quiescent current op amp (OPA177 type) powered by the isolated power of the input stage to form a high impedance instrumentation amplifier input (true threewire input). $\mathrm{R}_{3}$ and $\mathrm{R}_{4}$ give the input stage amplifier of the 3656 a noninverting gain of 10 and an inverting gain of -9 . $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ give the external amplifier a noninverting gain of $1+1 / 9$. The inputs are applied to the noninverting inputs of the two amplifiers and the composite input stage amplifier has a gain of 10 .

The $330 \mathrm{k} \Omega, 1 \mathrm{~W}$, carbon resistors and diodes $\mathrm{D}_{1}-\mathrm{D}_{4}$ provide protection for the input amplifiers from defibrillation pulses.
The output stage in Figure 6 is configured to provide a bandpass filter with a gain of $22.7(68 \mathrm{M} \Omega / 3 \mathrm{M} \Omega)$. The high-
pass section $(0.05 \mathrm{~Hz}$ cutoff) is formed by the $1 \mu \mathrm{~F}$ capacitor and $3 \mathrm{M} \Omega$ resistor which are connected in series between the output demodulator and the inverting input of the output stage amplifier. The low-pass section ( 100 Hz cutoff) is formed by the $68 \mathrm{M} \Omega$ resistor and 22 pF capacitor located in the feedback loop of the output stage. The diodes provide for quick recovery of the high-pass filter to overvoltages at the input. The $100 \mathrm{k} \Omega$ pot and the $100 \mathrm{M} \Omega$ resistor allow the output voltage to be trimmed to compensate for increased offset voltage caused by unbalanced impedances seen by the inputs of the output stage amplifier.
In many modern electrocardiographic systems, the patient is not grounded. Instead, the right-leg electrode is connected to the output of an auxiliary operational amplifier as shown in Figure 7. In this circuit, the common-mode voltage on the body is sensed by the two averaging resistors, $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$, inverted, amplified, and fed back to the right-leg through resistor $\mathrm{R}_{4}$. This negative feedback drives the commonmode voltage to a low value. The body's displacement current $i_{d}$ does not flow to ground, but rather to the output circuit of $A_{3}$. This reduces the pickup as far as the ECG amplifier is concerned and effectively grounds the patient.
The value of $R_{4}$ should be as large as practical to isolate the patient from ground. The resistors $\mathrm{R}_{3}$ and $\mathrm{R}_{4}$ may be selected by these equations:

$$
\begin{aligned}
& \mathrm{R}_{3}=\left(\mathrm{R}_{1} / 2\right)\left(\mathrm{V}_{\mathrm{o}} / \mathrm{V}_{\mathrm{CM}}\right) \text { and } \mathrm{R}_{4}=\left(\mathrm{V}_{\mathrm{CM}}-\mathrm{V}_{\mathrm{o}}\right) / \mathrm{i}_{\mathrm{d}} \\
& \left(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{O}} \leq+10 \mathrm{~V} \text { and }-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\right)
\end{aligned}
$$



FIGURE 6. ECG Amplifier.


FIGURE 7. Driven Right-Leg Amplifier.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

where $V_{O}$ is the output voltage of $A_{3}$, and $V_{C M}$ is the common-mode voltage between the inputs $\mathrm{L}_{\mathrm{A}}$ and $\mathrm{R}_{\mathrm{A}}$ and the input common at pin 3 of the 3656.

This circuit has the added benefit of having higher commonmode rejection than the circuit in Figure 6 (approximately 10 dB improvement).

## BIPOLAR CURRENT OUTPUT

The three-port capability of the 3656 can be used to implement a current output isolation amplifier function-usually difficult to implement when grounded loads are involved. The circuit is shown in Figure 8 and the following equations apply:

$$
\begin{aligned}
& \mathrm{G}=\mathrm{I}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{IN}}=1+\frac{\mathrm{R}_{\mathrm{F}}}{\mathrm{R}_{\mathrm{A}}} \times \frac{\mathrm{R}_{2}}{\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) \cdot \mathrm{R}_{\mathrm{S}}} \\
& \mathrm{I}_{\mathrm{OUT}} \leq \pm 2.5 \mathrm{~mA} \\
& \mathrm{~V}_{1} \leq \pm 4 \mathrm{~V}(\text { compliance }) \\
& \mathrm{R}_{\mathrm{L}} \leq 1.6 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{F}}+\mathrm{R}_{\mathrm{A}}=\mathrm{R}_{1}+\mathrm{R}_{2} \leq 2 \mathrm{M} \Omega
\end{aligned}
$$

## CURRENT OUTPUTLARGER UNIPOLAR CURRENTS

A more practical version of the current output function is shown in Figure 9. If the circuit is powered from a source greater than 15 V as shown, a three-terminal regulator should
be used to provide 15 V for the pulse generator (pins 19 and 20). The input stage is configured as a unity gain buffer, although other configurations such as current input could be used. The circuit uses the isolation feature between the output stage and the primary power supply to generate the output current configuration that can work into a grounded load. Note that the output transistors can only drive positive current into the load. Bipolar current output would require a second transistor and dual supply.

## ISOLATED 4mA TO 20mA OUTPUT

Figure 10 shows the circuit of an expanded version of the isolated current output function. It allows any input voltage range to generate the 4 mA to 20 mA output excursion and is also capable of zero suppression. The "span" (gain) is adjusted by $\mathrm{R}_{2}$ and the "zero" ( 4 mA output for minimum input) is set by the $200 \mathrm{k} \Omega$ pot in the output stage. A threeterminal 5 V reference is used to provide a stable 4 mA operating point. The reference is connected to insert an adjustable bias between the demodulator output and the noninverting input of the output stage.

## DIFFERENTIAL INPUT

Figure 11 shows the proper connections for differential input configuration. The 3656 is capable of operating in this input configuration only for floating loads (i.e., the source $\mathrm{V}_{\text {IN }}$ has no connection to the ground reference established at pin 3). For this configuration the usual $2 \mathrm{M} \Omega$ resistor used in


FIGURE 8. Bipolar Current Output.


FIGURE 9. Isolated 1 to $5 \mathrm{~V}_{\text {IN }} / 4 \mathrm{~mA}$ to $20 \mathrm{~mA} \mathrm{I}_{\text {out }}$.


FIGURE 10. Isolated 4 mA to $20 \mathrm{~mA} \mathrm{I}_{\text {out }}$.


FIGURE 11. Differential Input, Floating Source.
the input stage is split into two halves, $\mathrm{R}_{\mathrm{F}}$ and $\mathrm{R}_{\mathrm{F}}$. The demodulator load (seen by pin 10 with respect to pin 3 ) is still $2 \mathrm{M} \Omega$ for the floating load as shown. Notice pin 19 is common in Figure 11 whereas pin 20 is common in previous figures.

## SERIES STRING SOURCE

Figure 12 shows a situation where a small voltage, which is part of a series string of other voltages, must be measured. The basic problem is that the small voltage to be measured is 500 V above the system ground (i.e., a system commonmode voltage of 500 V exists). The circuit converts this system CMV to an amplifier isolation mode voltage. Thus, the isolation voltage ratings and isolation-mode rejection specifications apply.

## IMPROVED INPUT CHARACTERISTICS

In situations where it is desired to have better DC input amplifier characteristics than the 3656 normally provides, it is possible to add a precision operational amplifier as shown
in Figure 13. Here the instrumentation grade OPA177 is supplied from the isolated power of the input stage. The 3656 is configured as a unity-gain buffer. The gain of the OPA177 stage must be chosen to limit its full scale output voltage to 5 V and avoid overdriving the 3656 's demodulators. Since the 3656 draws a significant amount of supply current, extra filtering or the input supply is required as shown ( $2 \times 0.47 \mu \mathrm{~F}$ ).

## ELECTROMAGNETIC RADIATION

The transformer coupling used in 3656 for isolation makes the 3656 a source of electromagnetic radiation unless it is properly shielded. Physical separation between the 3656 and sensitive components may not give sufficient attenuation by itself. In these applications, the use of an electromagnetic shield is a must. A shield, Burr-Brown 100MS, is specially designed for use with the 3656 package. Note that the offset voltage appearing at pin 15 may change by 4 mV to 12 mV with use of the shield; however, this can be trimmed (see Offset Trimming section).

[^68]For Immediate Assistance, Contact Your Local Salesperson


FIGURE 12. Series Source.


FIGURE 13. Isolator for Low-Level Signals.

## Optical Sensors

Optical Electronic Integrated Sensors (OEICs) combine the building blocks traditionally used in a transimpedance amplifier on a single monolithic die. The photodiode; low noise, low bias current FET-input operational amplifier, and feedback network are matched to optimize performance.
Our monolithic sensor/amplifier combinations free designers from the tedious design rules necessary to optimize responsivity and speed while maintaining stability and minimal gain peaking in discrete solutions. Other errors that are reduced by a monolithic solution are leakage current errors and noise.
Light falling on the photodiode section of the die is converted to a current. The op amp is connected as a transimpedance amplifier, converting the photodiode current into an output voltage which is proportional to the intensity and wavelength of the light.
Several models and package options are available to allow flexibility in configuring light measurement systems. An external resistor can be placed
in series with the internal $1 \mathrm{M} \Omega$ to increase responsivity in all packages, or placed in parallel to reduce the overall responsivity (in all packages except the SIP).
OPT101-This device was designed to operate on a single power supply of +2.7 V to +36 V , with a quiescent current of only $120 \mu \mathrm{~A}$ at dark. Response peaks at 850 nm with a response of $0.6 \mathrm{~A} / \mathrm{W}$.
OPT202-This is currently the fastest of BurrBrown's OEICs with a 50 kHz signal bandwidth. Available in clear plastic DIP and SIP packages, as well as a hermetic ceramic DIP.
OPT209-This device is available in plastic DIP, and will help to improve your signal-to-noise ratio in systems not needing the full 50 kHz bandwidth of the OPT202.
OPT301-This OEIC is packaged in a hermetic TO-99 package with a glass window, and is specified over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Offering a hermetic package and enhanced UV performance, the OPT301 has a 4 kHz signal bandwidth.


## INTEGRATED PHOTODIODE AND SINGLE-SUPPLY AMPLIFIER

## FEATURES

- SINGLE POWER SUPPLY: +2.7 to +36V
- PHOTODIODE SIZE: $0.090 \times 0.090$ inch ( $2.29 \times 2.29 \mathrm{~mm}$ )
- INTERNAL 1M $\Omega$ FEEDBACK RESISTOR
- HIGH PHOTODIODE RESPONSIVITY: 0.45A/W (650nm)
- LOW DARK ERRORS
- BANDWIDTH: 20kHz

EXCELLENT SPECTRAL CHARACTERISTICS

- LOW QUIESCENT CURRENT: $120 \mu \mathrm{~A}$
- TRANSPARENT 8-PIN DIP AND 5-PIN SIP


## APPLICATIONS

- MEDICAL INSTRUMENTATION
- LABORATORY INSTRUMENTATION
- POSITION AND PROXIMITY SENSORS
- PHOTOGRAPHIC ANALYZERS
- barcode scanners
- SMOKE DETECTORS
(Pin available on DIP only.) $\mathrm{V}_{+}$


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. •Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP • Telex: 066-6491 - FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## DESCRIPTION

The OPT101 is a monolithic photodiode with onchip transimpedance amplifier. The amplifier is designed for single or dual power suppy operation, making it ideal for battery operated equipment.
The integrated combination of photodiode and transimpedance amplifier on a single chip eliminates the problems commonly encountered in discrete designs such as leakage current errors, noise pick-up and gain peaking due to stray capacitance. The $0.09 \times 0.09$ inch photodiode is operated in the photoconductive mode for excellent linearity and low dark current.
The OPT101 operates over a wide supply range $(+2.7 \mathrm{~V}$ to $+36 \mathrm{~V})$ and supply current is only $120 \mu \mathrm{~A}$. It is packaged in a transparent plastic 8-pin DIP and 5-pin SIP, specified for the $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ temperature range.


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+2.7 \mathrm{~V}$ to $+36 \mathrm{~V}, \lambda=650 \mathrm{~nm}$, internal $1 \mathrm{M} \Omega$ feedback resistor, $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPT101P, W |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| RESPONSIVITY <br> Photodiode Current Voltage Output vs Temperature Unit to Unit Variation Nonlinearity ${ }^{(1)}$ Photodiode Area | $\begin{gathered} 650 \mathrm{~nm} \\ 650 \mathrm{~nm} \\ \\ 650 \mathrm{~nm} \\ \text { FS Output }=24 \mathrm{~V} \\ (0.090 \times 0.090) \\ (2.29 \times 2.29) \end{gathered}$ |  | $\begin{gathered} 0.45 \\ 0.45 \\ 100 \\ \pm 5 \\ 0.01 \\ 0.008 \\ 5.2 \end{gathered}$ |  | $\begin{gathered} \mathrm{A} / \mathrm{W} \\ \mathrm{~V} / \mu \mathrm{W} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \\ \% \text { of } \mathrm{FS} \\ \mathrm{in}^{2} \\ \mathrm{~mm}^{2} \end{gathered}$ |
| DARK ERRORS, RTO ${ }^{(2)}$ <br> Offset Voltage, Output vs Temperature vs Power Supply Voltage Noise, Dark | $V_{s}= \pm 2.7 \mathrm{~V} \text { to } \pm 36 \mathrm{~V}$ <br> Dark, $\mathrm{f}_{\mathrm{B}}=0.1 \mathrm{~Hz}$ to 20 kHz | +5 | $\begin{gathered} +7.5 \\ \pm 10 \\ 10 \\ 1 \end{gathered}$ | $\begin{aligned} & +10 \\ & 100 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{N} \\ \mathrm{mVrms} \end{gathered}$ |
| TRANSIMPEDANCE GAIN <br> Resistor <br> Tolerance, P <br> W <br> vs Temperature |  |  | $\begin{gathered} 1 \\ 0.5 \\ 0.5 \\ 50 \end{gathered}$ | 2 | $\begin{gathered} \mathrm{M} \Omega \\ \% \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| FREQUENCY RESPONSE <br> Bandwidth <br> Rise Time, $10 \%$ to $90 \%$ <br> Settling Time, 0.1\% <br> $1 \%$ <br> 100\% Overload Recovery, FS to Dark | $V_{0}=10 \mathrm{Vp}-\mathrm{p}$ <br> FS to Dark <br> Return to Linear Operation |  | $\begin{gathered} 20 \\ 20 \\ 140 \\ 45 \\ 50 \end{gathered}$ |  | $\begin{gathered} \mathrm{kHz} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \end{gathered}$ |
| OUTPUT <br> Voltage Output, High <br> Low <br> Capacitive Load, Stable Operation <br> Short-Circuit Current | Dark | $\left(V_{+}\right)-1.3$ | $\begin{gathered} \left(V_{+}\right)-1 \\ 7.5 \\ 10 \\ 15 \end{gathered}$ | 10 | V <br> mV <br> nF <br> mA |
| POWER SUPPLY <br> Operating Voltage Range <br> Quiescent Current | Dark $R_{L}=\infty, V_{O}=10 V$ | +2.7 | $\begin{aligned} & 120 \\ & 220 \end{aligned}$ | $\begin{aligned} & +36 \\ & 240 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operating <br> Storage <br> Thermal Resistance, $\boldsymbol{\theta}_{\mathrm{JA}}$ |  | $\begin{gathered} 0 \\ 0 \\ -25 \end{gathered}$ | 100 | $\begin{aligned} & +70 \\ & +70 \\ & +85 \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) Deviation in percent of full scale from best-fit straight line. (2) Referred to Output. Includes all error sources.
PHOTODIODE SPECIFICATIONS
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}=+2.7 \mathrm{~V}$ to 36 V unless otherwise noted.

| PARAMETER | CONDITIONS | Photodiode of OPT101P |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Photodiode Area | $\begin{aligned} & (0.090 \times 0.090 \mathrm{in}) \\ & (2.29 \times 2.29 \mathrm{~mm}) \end{aligned}$ |  | $\begin{gathered} 0.008 \\ 5.2 \end{gathered}$ |  | $\begin{gathered} \mathrm{in}^{2} \\ \mathrm{~mm}^{2} \end{gathered}$ |
| Current Responsivity | 650 nm |  | $0.45$ |  | A/W $\mu \mathrm{A} W / \mathrm{cm}^{2}$ |
| Dark Current vs Temperature |  |  | 2.5 doubles every $8^{\circ} \mathrm{C}$ |  | pA |
| Capacitance |  |  | 1200 |  | pF |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

OPT202

## PHOTODIODE WITH ON-CHIP AMPLIFIER

## FEATURES

- BANDWIDTH: 50kHz
- PHOTODIODE SIZE: $0.090 \times 0.090$ inch ( $2.29 \times 2.29 \mathrm{~mm}$ )
- $1 \mathrm{M} \Omega$ FEEDBACK RESISTOR
- HIGH RESPONSIVITY: 0.45A/W (650nm)
- LOW DARK ERRORS: 2mV
- WIDE SUPPLY RANGE: $\mathbf{\pm 2 . 2 5}$ to $\pm 18 \mathrm{~V}$
- LOW QUIESCENT CURRENT: $400 \mu \mathrm{~A}$
- TRANSPARENT 8-PIN DIP AND 5-PIN SIP
- HERMETIC 8-PIN CERAMIC DIP


## APPLICATIONS

- MEDICAL INSTRUMENTATION
- LABORATORY INSTRUMENTATION
- POSITION AND PROXIMITY SENSORS
- PHOTOGRAPHIC ANALYZERS
- SMOKE DETECTORS



## DESCRIPTION

The OPT202 is an opto-electronic integrated circuit containing a photodiode and transimpedance amplifier on a single dielectrically isolated chip. The transimpedance amplifier consists of a precision FETinput op amp and an on-chip metal film resistor. The $0.09 \times 0.09$ inch photodiode is operated at zero bias for excellent linearity and low dark current.
The integrated combination of photodiode and transimpedance amplifier on a single chip eliminates the problems commonly encountered in discrete designs such as leakage current errors, noise pick-up and gain peaking due to stray capacitance.
The OPT202 operates over a wide supply range ( $\pm 2.25$ to $\pm 18 \mathrm{~V}$ ) and supply current is only $400 \mu \mathrm{~A}$. It is packaged in a transparent plastic 8 -pin DIP or 5 -pin SIP, specified for the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range as well as a hermetic ceramic 8 -pin DIP with a glass window, specified for the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


[^69] Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \lambda=650 \mathrm{~nm}$, internal $1 \mathrm{M} \Omega$ feedback resistor, unless otherwise noted.


NOTES: (1) Deviation in percent of full scale from best-fit straight line. (2) Referred to Output. Includes all error sources.

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS | OPT202 Op Amp |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUT <br> Offset Voltage vs Temperature vs Power Supply Input Bias Current vs Temperature | $\mathrm{V}_{\mathrm{S}}= \pm 2.25 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\begin{gathered} \pm 0.5 \\ \pm 5 \\ 10 \\ 1 \\ \text { doubles every } 10^{\circ} \mathrm{O} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mathrm{pA} \end{gathered}$ |
| NOISE <br> Input Voltage Noise <br> Voltage Noise Density, $\begin{aligned} & f=10 \mathrm{~Hz} \\ & f=100 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \end{aligned}$ <br> Current Noise Density, $f=1 \mathrm{kHz}$ |  |  | $\begin{aligned} & 30 \\ & 25 \\ & 15 \\ & 0.8 \end{aligned}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\ddagger \mathrm{A} / \sqrt{\mathrm{Hz}}$ |
| INPUT VOLTAGE RANGE Common-mode Input Range Common-mode Rejection |  |  | $\begin{gathered} \pm 14.4 \\ 106 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-mode |  |  | $\begin{aligned} & 10^{12} \\| 3 \\ & 10^{12}\| \| 3 \end{aligned}$ |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| OPEN-LOOP GAIN Open-loop Voltage Gain |  |  | 120 |  | dB |
| FREQUENCY RESPONSE <br> Gain-Bandwidth Product <br> Slew Rate <br> Settling Time 0.1\% <br> 0.01\% |  |  | $\begin{gathered} 16 \\ 6 \\ 4 \\ 5 \end{gathered}$ |  | MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| OUTPUT <br> Voltage Output <br> Short-Circuit Current | $\begin{gathered} R_{\mathrm{L}}=10 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \end{gathered}$ | $\begin{gathered} (V+)-1.25 \\ \left(V_{+}\right)-2 \end{gathered}$ | $\begin{gathered} \left(V_{+}\right)-1 \\ \left(V_{+}\right)-1.5 \\ \pm 18 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current | $\mathrm{I}_{0}=0$ | $\pm 2.25$ | $\begin{gathered} \pm 15 \\ \pm 400 \end{gathered}$ | $\begin{gathered} \pm 18 \\ \pm 500 \end{gathered}$ | $\begin{gathered} V \\ V \\ \mu A \end{gathered}$ |

NOTE: (1) Op amp specifications provided for information and comparison only.

## PHOTODIODE SPECIFICATIONS

$T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITIONS | Photodiode of OPT202 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Photodiode Area | $(0.090 \times 0.090 \mathrm{in})$ |  | $0.008$ |  | $i \mathrm{n}^{2}$ |
| Current Responsivity | $\begin{gathered} (2.29 \times 2.29 \mathrm{~mm}) \\ 650 \mathrm{~nm} \end{gathered}$ |  | 5.2 0.45 |  | AW |
| Dark Current vs Temperature | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}^{(1)}$ |  | 500 doubles every $10^{\circ} \mathrm{C}$ |  | fA |
| Capacitance | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}^{(1)}$ |  | 600 |  | pF |

NOTE: (1) Voltage Across Photodiode.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


| PAD | FUNCTION |
| :---: | :---: |
| 1 | $\mathrm{~V}_{+}$ |
| 2 | -ln |
| 3 | $\mathrm{~V}-$ |
| 4 | $1 \mathrm{M} \Omega$ Feedback |
| 5 | Output |
| 6 | NC |
| 7 | NC |
| $8 \mathrm{~A}, 8 \mathrm{~B}$ | Common |

NC: No Connection. Pads 8A and 8B must both be connected to common. Substrate Bias: The substrate is electrically connected to internal circuitry. Do not make electrical connection to the substrate.
MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $154 \times 120 \pm 5$ | $3.91 \times 3.05 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.1 \times 0.1$ |
| Backing | None |  |

OPT202 DIE TOPOGRAPHY

PIN CONFIGURATIONS


## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage ........................................................................ $\pm 18 \mathrm{~V}$ |  |
| :---: | :---: |
| Input Voltage Range (Common Pin) ............................................. $\pm \mathrm{V}_{\text {s }}$ |  |
| Output Short-Circuit (to ground) $\qquad$ Continuous <br> Operating Temperature: $\mathrm{P}, \mathrm{W}$ |  |
|  |  |
|  |  |
| Storage Temperature: | P, W ..................................... $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | G ....................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature: | P, W .................................................. $+85^{\circ} \mathrm{C}$ |
|  | $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) $\qquad$ $+300^{\circ} \mathrm{C}$ (Vapor-Phase Soldering Not Recommended on Plastic Packages) |  |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPT202P | 8-Pin Plastic DIP | $006-1$ |
| OPT202W | 5-Pin Plastic SIP | 321 |
| OPT202G | 8-Pin Ceramic DIP | $161-1$ |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.


## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## (1) MOISTURE SENSITIVITY AND SOLDERING

Clear plastic does not contain the structural-enhancing fillers used in black plastic molding compound. As a result, clear plastic is more sensitive to environmental stress than black plastic. This can cause difficulties if devices have been stored in high humidity prior to soldering. The rapid heating during soldering can stress wire bonds and cause failures. Prior to soldering, it is recommended that plastic devices be baked-out at $85^{\circ} \mathrm{C}$ for 24 hours.
The fire-retardant fillers used in black plastic are not compatible with clear molding compound. The OPT202 plastic packages cannot meet flammability test, UL-94.

For Immediate Assistance, Contact Your Local Salesperson
TYPICAL PERFORMANCE CURVES
At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \lambda=650 \mathrm{~nm}$, unless otherwise noted.


VOLTAGE RESPONSIVITY vs IRRADIANCE




$\Longrightarrow=$

Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

At $T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}, \lambda=650 \mathrm{~nm}$, unless otherwise noted.


SMALL-SIGNAL RESPONSE

$10 \mu \mathrm{~s} / \mathrm{div}$

NOISE EFFECTIVE POWER
vs MEASUREMENT BANDWIDTH


OUTPUT NOISE VOLTAGE vs MEASUREMENT BANDWIDTH


## APPLICATIONS INFORMATION

Figure 1 shows the basic connections required to operate the OPT202. Applications with high-impedance power supplies may require decoupling capacitors located close to the device pins as shown. Output is zero volts with no light and increases with increasing illumination.


FIGURE 1. Basic Circuit Connections.

Photodiode current, $\mathrm{I}_{\mathrm{D}}$, is proportional to the radiant power or flux (in watts) falling on the photodiode. At a wavelength of 650 nm (visible red) the photodiode Responsivity, $\mathrm{R}_{\mathrm{I}}$, is approximately $0.45 \mathrm{~A} / \mathrm{W}$. Responsivity at other wavelengths is shown in the typical performance curve "Responsivity vs Wavelength."

The typical performance curve "Output Voltage vs Radiant Power" shows the response throughout a wide range of radiant power. The response curve "Output Voltage vs Irradiance" is based on the photodiode area of $5.23 \times 10^{-6} \mathrm{~m}^{2}$.

The OPT202's voltage output is the product of the photodiode current times the feedback resistor, $\left(\mathrm{I}_{\mathrm{D}} \mathrm{R}_{\mathrm{F}}\right)$. The internal feedback resistor is laser trimmed to $1 \mathrm{M} \Omega \pm 2 \%$. Using this resistor, the output voltage responsivity, $\mathrm{R}_{\mathrm{V}}$, is approximately $0.45 \mathrm{~V} / \mu \mathrm{W}$ at 650 nm wavelength.
An external resistor can be connected to set a different voltage responsivity. Best dynamic performance is achieved by connecting $R_{E X T}$ in series (for $R_{F}>1 M \Omega$ ), or in parallel (for $\mathrm{R}_{\mathrm{F}}<1 \mathrm{M} \Omega$ ), with the internal resistor as shown in Figure 2. Placing the external resistor in parallel with the internal resistor requires the DIP package. These connections take advantage of on-chip capacitive guarding of the internal resistor, which improves dynamic performance. For values of $R_{F}$ less than $1 M \Omega$, an external capacitor, $C_{E X T}$, should be connected in parallel with $\mathrm{R}_{\mathrm{F}}$ (see Figure 2). This capacitor eliminates gain peaking and prevents instability. The value of $\mathrm{C}_{\mathrm{EXT}}$ can be read from the table in Figure 2.

## LIGHT SOURCE POSITIONING

The OPT202 is $100 \%$ tested with a light source that uniformly illuminates the full area of the integrated circuit, including the op amp. Although all IC amplifiers are light-sensitive to some degree, the OPT202 op amp circuitry is designed to
minimize this effect. Sensitive junctions are shielded with metal, and differential stages are cross-coupled. Furthermore, the photodiode area is very large relative to the op amp input circuitry making these effects negligible.

If your light source is focused to a small area, be sure that it is properly aimed to fall on the photodiode. If a narrowly focused light source were to miss the photodiode area and fall only on the op amp circuitry, the OPT202 would not perform properly. The large ( $0.090 \times 0.090$ inch) photodiode area allows easy positioning of narrowly focused light sources. The photodiode area is easily visible-it appears very dark compared to the surrounding active circuitry.
The incident angle of the light source also affects the apparent sensitivity in uniform irradiance. For small incident angles, the loss in sensitivity is simply due to the smaller effective light gathering area of the photodiode (proportional to the cosine of the angle). At a greater incident angle, light is diffused by the side of the package. These effects are shown in the typical performance curve "Response vs Incident Angle."


FIGURE 2. Using External Feedback Resistor.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## DARK ERRORS

The dark errors in the specification table include all sources. The dominant error source is the input offset voltage of the op amp. Photodiode dark current and input bias current of the op amp are in the 2 pA range and contribute virtually no offset error at room temperature. Dark current and input bias current double for each $10^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. At $70^{\circ} \mathrm{C}$, the error current can be approximately 100 pA . This would produce a 1 mV offset with $\mathrm{R}_{\mathrm{F}}=10 \mathrm{M} \Omega$. The OPT202 is useful with feedback resistors of $100 \mathrm{M} \Omega$ or greater at room temperature. The dark output voltage can be trimmed to zero with the optional circuit shown in Figure 3.
When used with very large feedback resistors, tiny leakage currents on the circuit board can degrade the performance of the OPT202. Careful circuit board design and clean assembly procedures will help achieve best performance. A "guard ring" on the circuit board can help minimize leakage to the critical non-inverting input (pin 2). This guard ring should encircle pin 2 and connect to Common, pin 8.


FIGURE 3. Dark Error (Offset) Adjustment Circuit.

## LINEARITY PERFORMANCE

Current output of the photodiode is very linear with radiant power throughout a wide range. Nonlinearity remains below approximately $0.01 \%$ up to $100 \mu \mathrm{~A}$ photodiode current. The photodiode can produce output currents of 10 mA or greater with high radiant power, but nonlinearity increases to several percent in this region.
This very linear performance at high radiant power assumes that the full photodiode area is uniformly illuminated. If the light source is focused to a small area of the photodiode, nonlinearity will occur at lower radiant power.

## DYNAMIC RESPONSE

Using the internal $1 \mathrm{M} \Omega$ resistor, the dynamic response of the photodiode/op amp combination can be modeled as a
simple $\mathrm{R} / \mathrm{C}$ circuit with a -3 dB cutoff frequency of 50 kHz . This yields a rise time of approximately $10 \mu \mathrm{~s}$ ( $10 \%$ to $90 \%$ ). Dynamic response is not limited by op amp slew rate. This is demonstrated by the dynamic response oscilloscope photographs showing virtually identical large-signal and small-signal response.
Dynamic response will vary with feedback resistor value as shown in the typical performance curve "Voltage Output Responsivity vs Frequency." Rise time ( $10 \%$ to $90 \%$ ) will vary according to the -3 dB bandwidth produced by a given feedback resistor value-

$$
\begin{equation*}
\mathrm{t}_{\mathrm{R}} \approx \frac{0.35}{\mathrm{f}_{\mathrm{C}}} \tag{1}
\end{equation*}
$$

where:
$t_{R}$ is the rise time ( $10 \%$ to $90 \%$ )
$\mathrm{f}_{\mathrm{C}}$ is the -3 dB bandwidth

## NOISE PERFORMANCE

Noise performance of the OPT202 is determined by the op amp characteristics in conjunction with the feedback components and photodiode capacitance. The typical performance curve "Output Noise Voltage vs Measurement Bandwidth" shows how the noise varies with $\mathrm{R}_{\mathrm{F}}$ and measured bandwidth ( 1 Hz to the indicated frequency). The signal bandwidth of the OPT202 is indicated on the curves. Noise can be reduced by filtering the output with a cutoff frequency equal to the signal bandwidth.
Output noise increases in proportion to the square-root of the feedback resistance, while responsivity increases linearly with feedback resistance. So best signal-to-noise ratio is achieved with large feedback resistance. This comes with the trade-off of decreased bandwidth.

The noise performance of a photodetector is sometimes characterized by Noise Effective Power (NEP). This is the radiant power which would produce an output signal equal to the noise level. NEP has the units of radiant power (watts). The typical performance curve "Noise Effective Power vs Measurement Bandwidth" shows how NEP varies with $\mathrm{R}_{\mathrm{F}}$ and measurement bandwidth.


FIGURE 4. Responsivity (Gain) Adjustment Circuit.


FIGURE 5. "T" Feedback Network.


FIGURE 6. Current Output Circuit.

Other application circuits can be seen in the OPT209 data sheet.


FIGURE 7. Single Power Supply Operation.


FIGURE 8. DC Restoration Rejects Unwanted Steady-State Background Light.


OPT209

## PHOTODIODE WITH ON-CHIP AMPLIFIER

## FEATURES

- PHOTODIODE SIZE: $0.090 \times 0.090$ inch (2.29 x 2.29mm)
- 1M $\Omega$ FEEDBACK RESISTOR
- HIGH RESPONSIVITY: 0.45A/W (650nm)
- LOW DARK ERRORS: 2mV
- BANDWIDTH: 16kHz
- WIDE SUPPLY RANGE: $\pm 2.25$ to $\pm 18 \mathrm{~V}$
- LOW QUIESCENT CURRENT: $400 \mu \mathrm{~A}$
- TRANSPARENT 8-PIN DIP


## APPLICATIONS

- MEDICAL INSTRUMENTATION
- LABORATORY INSTRUMENTATION
- POSITION AND PROXIMITY SENSOŔS
- PHOTOGRAPHIC ANALYZERS
- SMOKE DETECTORS



## DESCRIPTION

The OPT209 is an opto-electronic integrated circuit containing a photodiode and transimpedance amplifier on a single dielectrically isolated chip. The transimpedance amplifier consists of a precision FETinput op amp and an on-chip metal film resistor. The $0.09 \times 0.09$ inch photodiode is operated at zero bias for excellent linearity and low dark current.

The integrated combination of photodiode and transimpedance amplifier on a single chip eliminates the problems commonly encountered in discrete designs such as leakage current errors, noise pick-up and gain peaking due to stray capacitance.
The OPT209 operates over a wide supply range ( $\pm 2.25$ to $\pm 18 \mathrm{~V}$ ) and supply current is only $400 \mu \mathrm{~A}$. It is packaged in a transparent plastic 8-pin DIP, specified for the $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ temperature range.

[^70] Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

$T_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \lambda=650 \mathrm{~nm}$, internal $1 \mathrm{M} \Omega$ feedback resistor, unless otherwise noted.

| PARAMETER | CONDITIONS | OPT209P |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| RESPONSIVITY <br> Photodiode Current <br> Voltage Output vs Temperature <br> Unit-to-Unit Variation Nonlinearity ${ }^{(1)}$ Photodiode Area | 650 nm 650 nm 650 nm FS Output $=10 \mathrm{~V}$ $(0.090 \times 0.090 \mathrm{in})$ $(2.29 \times 2.29 \mathrm{~mm})$ |  | $\begin{gathered} 0.45 \\ 0.45 \\ 100 \\ \pm 5 \\ 0.01 \\ 0.008 \\ 5.2 \end{gathered}$ |  | $\underset{\mathrm{V} / \mu \mathrm{W}}{\mathrm{A} W}$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ \% <br> $\%$ of FS in ${ }^{2}$ $\mathrm{mm}^{2}$ |
| DARK ERRORS, RTO ${ }^{(2)}$ <br> Offset Voltage, Output vs Temperature vs Power Supply Voltage Noise | $\mathrm{V}_{\mathrm{s}}= \pm 2.25 \mathrm{~V} \text { to } \pm 18 \mathrm{~V}$ <br> Measured $\mathrm{BW}=0.1$ to 100 kHz |  | $\begin{gathered} \pm 0.5 \\ \pm 10 \\ 10 \\ 350 \end{gathered}$ | $\begin{aligned} & \pm 2 \\ & 100 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{N} \\ \mu \mathrm{Vrms} \end{gathered}$ |
| RESISTOR-1M $\Omega$ Internal <br> Resistance <br> Tolerance vs Temperature |  |  | $\begin{gathered} 1 \\ \pm 0.5 \\ 50 \end{gathered}$ | $\pm 2$ |  |
| FREQUENCY RESPONSE <br> Bandwidth, Large or Small-Signal, -3dB <br> Rise Time, 10\% to 90\% <br> Settling Time, 1\% $\begin{gathered} 0.1 \% \\ 0.01 \% \end{gathered}$ <br> Overload Recovery Time (to 1\%) | FS to Dark FS to Dark FS to Dark $100 \%$ overdrive, $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ $100 \%$ overdrive, $\mathrm{V}_{\mathrm{s}}= \pm 5 \mathrm{~V}$ $100 \%$ overdrive, $V_{s}= \pm 2.25 \mathrm{~V}$ |  | $\begin{gathered} 16 \\ 22 \\ 60 \\ 85 \\ 100 \\ 44 \\ 100 \\ 240 \end{gathered}$ |  | kHz <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| OUTPUT <br> Voltage Output <br> Capacitive Load, Stable Operation <br> Short-Circuit Current | $\begin{aligned} \mathrm{R}_{\mathrm{L}} & =10 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{L}} & =5 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} \left(\mathrm{V}_{+}\right)-1.25 \\ \left(\mathrm{~V}_{+}\right)-2 \end{gathered}$ | $\begin{gathered} \left(\mathrm{V}_{+}\right)-1 \\ (\mathrm{~V}+)-1.5 \\ 1 \\ \pm 18 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{nF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current | $\mathrm{V}_{0}=0$ | $\pm 2.25$ | $\begin{aligned} & \pm 15 \\ & \pm 400 \end{aligned}$ | $\begin{gathered} \pm 18 \\ \pm 500 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification, Operating Storage Thermal Resistance, $\theta_{\mathrm{JA}}$ |  | $\begin{gathered} 0 \\ -25 \end{gathered}$ | 100 | $\begin{aligned} & +70 \\ & +85 \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ .^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) Deviation in percent of full scale from best-fit straight line. (2) Referred to Output. Includes all error sources.

## PHOTODIODE SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITIONS | Photodiode of OPT209 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Photodiode Area | (0.090 $\times 0.090 \mathrm{in}$ ) |  | 0.008 |  | $\mathrm{in}^{2}$ |
|  | $(2.29 \times 2.29 \mathrm{~mm})$ |  | 5.1 |  | $\mathrm{mm}^{2}$ |
| Current Responsivity | 650 nm |  | 0.45 |  | AW |
| Dark Current vs Temperature | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}^{(1)}$ |  | $\begin{gathered} 500 \\ \text { doubles every } 10^{\circ} \mathrm{C} \end{gathered}$ |  | fA |
| Capacitance | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}^{(1)}$ |  | 600 |  | pF |

NOTE: (1) Voltage Across Photodiode.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

SPECIFICATIONS (CONT)

## ELECTRICAL

Op Amp Section of OPT2091)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS | OPT209 Op Amp |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUT <br> Offset Voltage vs Temperature vs Power Supply Input Bias Current vs Temperature | $\mathrm{V}_{\mathrm{S}}= \pm 2.25 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ |  | $\pm 0.5$ $\pm 5$ 10 1 bles every 1 |  | mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} / \mathrm{V}$ pA |
| NOISE <br> Input Voltage Noise Voltage Noise Density, $\mathrm{f}=10 \mathrm{~Hz}$ $\mathrm{f}=100 \mathrm{~Hz}$ $\mathrm{f}=1 \mathrm{kHz}$ <br> Current Noise Density, $f=1 \mathrm{kHz}$ |  |  | $\begin{aligned} & 30 \\ & 25 \\ & 15 \\ & 0.8 \end{aligned}$ |  | $\begin{aligned} & n \mathrm{~V} / \sqrt{\mathrm{Hz}} \\ & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \mathrm{fA} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
| INPUT VOLTAGE RANGE <br> Common-mode Input Range Common-mode Rejection |  |  | $\begin{gathered} \pm 14.4 \\ 106 \end{gathered}$ |  | $\begin{gathered} V \\ d B \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential Common-mode |  |  | $\begin{aligned} & 10^{12}\| \| 3 \\ & 10^{12}\| \| 3 \end{aligned}$ |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| OPEN-LOOP GAIN <br> Open-loop Voltage Gain |  |  | 120 |  | dB |
| FREQUENCY RESPONSE <br> Gain-Bandwidth Product <br> Slew Rate <br> Settling Time 0.1\% $0.01 \%$ |  |  | 4 6 4 5 |  | MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| OUTPUT <br> Voltage Output <br> Short-Circuit Current | $\begin{aligned} \mathrm{R}_{\mathrm{L}} & =10 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{L}} & =5 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} \left(V_{+}\right)-1.25 \\ \left(V_{+}\right)-2 \end{gathered}$ | $\begin{gathered} \left(V_{+}\right)-1 \\ \left(V_{+}\right)-1.5 \\ \pm 18 \end{gathered}$ |  | $\begin{gathered} V \\ V \\ m A \end{gathered}$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current | $\mathrm{I}_{0}=0$ | $\pm 2.25$ | $\begin{gathered} \pm 15 \\ \pm 400 \end{gathered}$ | $\begin{gathered} \pm 18 \\ \pm 500 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS



## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| OPT209P | 8 -Pin DIP | $006-1$ |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

*ELECTROSTATIC
DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## (1) MOISTURE SENSITIVITY AND SOLDERING

Clear plastic does not contain the structural-enhancing fillers used in black plastic molding compound. As a result, clear plastic is more sensitive to environmental stress than black plastic. This can cause difficulties if devices have been stored in high humidity prior to soldering. The rapid heating during soldering can stress wire bonds and cause failures. Prior to soldering, it is recommended that devices be baked-out at $85^{\circ} \mathrm{C}$ for 24 hours.
The fire-retardant fillers used in black plastic are not compatible with clear molding compound. The OPT209 cannot meet flammability test, UL-94.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \lambda=650 \mathrm{~nm}$, unless otherwise noted.






## TYPICAL PERFORMANCE CURVES

At $T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}, \lambda=650 \mathrm{~nm}$, unless otherwise noted.




50 $\mu \mathrm{s} / \mathrm{div}$

LARGE-SIGNAL RESPONSE



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## APPLICATIONS INFORMATION

Figure 1 shows the basic connections required to operate the OPT209. Applications with high-impedance power supplies may require decoupling capacitors located close to the device pins as shown. Output is zero volts with no light and increases with increasing illumination.


FIGURE 1. Basic Circuit Connections.
Photodiode current, $\mathrm{I}_{\mathrm{D}}$, is proportional to the radiant power or flux (in watts) falling on the photodiode. At a wavelength of 650 nm (visible red) the photodiode Responsivity, $R_{\mathrm{I}}$, is approximately $0.45 \mathrm{~A} / \mathrm{W}$. Responsivity at other wavelengths is shown in the typical performance curve "Responsivity vs Wavelength."
The typical performance curve "Output Voltage vs Radiant Power" shows the response throughout a wide range of radiant power. The response curve "Output Voltage vs Irradiance" is based on the photodiode area of $5.23 \times 10^{-6} \mathrm{~m}^{2}$.
The OPT209's voltage output is the product of the photodiode current times the feedback resistor, $\left(\mathrm{I}_{\mathrm{D}} \mathrm{R}_{\mathrm{F}}\right)$. The internal feedback resistor is laser trimmed to $1 \mathrm{M} \Omega \pm 2 \%$. Using this resistor, the output voltage responsivity, $\mathrm{K}_{\mathrm{V}}$, is approximately $0.45 \mathrm{~V} / \mu \mathrm{W}$ at 650 nm wavelength.

An external resistor can be connected to set a different voltage responsivity. Best dynamic performance is achieved by connecting $\mathrm{R}_{\mathrm{ExT}}$ in series (for $\mathrm{R}_{\mathrm{F}}>1 \mathrm{M} \Omega$ ), or in parallel (for $R_{F}<1 M \Omega$ ), with the internal resistor as shown in Figure 2. These connections take advantage of on-chip capacitive guarding of the internal resistor, which improves dynamic performance. For values of $R_{F}$ less than $1 M \Omega$, an external capacitor, $\mathrm{C}_{\mathrm{EXT}}$, should be connected in parallel with $\mathrm{R}_{\mathrm{F}}$ (see Figure 2). This capacitor eliminates gain peaking and prevents instability. The value of $\mathrm{C}_{\mathrm{EXT}}$ can be read from the table in Figure 2.

## LIGHT SOURCE POSITIONING

The OPT209 is $100 \%$ tested with a light source that uniformly illuminates the full area of the integrated circuit, including the op amp. Although all IC amplifiers are light-sensitive to some degree, the OPT209 op amp circuitry is designed to minimize this effect. Sensitive junctions are shielded with
metal, and differential stages are cross-coupled. Furthermore, the photodiode area is very large relative to the op amp input circuitry making these effects negligible.
If your light source is focused to a small area, be sure that it is properly aimed to fall on the photodiode. If a narrowly focused light source were to miss the photodiode area and fall only on the op amp circuitry, the OPT209 would not perform properly. The large ( $0.090 \times 0.090$ inch $)$ photodiode area allows easy positioning of narrowly focused light sources. The photodiode area is easily visible-it appears very dark compared to the surrounding active circuitry.
The incident angle of the light source also affects the apparent sensitivity in uniform irradiance. For small incident angles, the loss in sensitivity is simply due to the smaller effective light gathering area of the photodiode (proportional to the cosine of the angle). At a greater incident angle, light is diffused by the side of the package. These effects are shown in the typical performance curve "Response vs Incident Angle."


FIGURE 2. Using External Feedback Resistor.

## DARK ERRORS

The dark errors in the specification table include all sources. The dominant error source is the input offset voltage of the op amp. Photodiode dark current and input bias current of the op amp are in the 2 pA range and contribute virtually no offset error at room temperature. Dark current and input bias current double for each $10^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. At $70^{\circ} \mathrm{C}$, the error current can be approximately 100 pA . This would produce a 1 mV offset with $\mathrm{R}_{\mathrm{F}}=10 \mathrm{M} \Omega$. The OPT209 is useful with feedback resistors of $100 \mathrm{M} \Omega$ or greater at room temperature. The dark output voltage can be trimmed to zero with the optional circuit shown in Figure 3.
When used with very large feedback resistors, tiny leakage currents on the circuit board can degrade the performance of the OPT209. Careful circuit board design and clean assembly procedures will help achieve best performance. A "guard ring" on the circuit board can help minimize leakage to the critical non-inverting input (pin 2). This guard ring should encircle pin 2 and connect to Common, pin 8.


FIGURE 3. Dark Error (Offset) Adjustment Circuit.

## LINEARITY PERFORMANCE

Current output of the photodiode is very linear with radiant power throughout a wide range. Nonlinearity remains below approximately $0.01 \%$ up to $100 \mu \mathrm{~A}$ photodiode current. The photodiode can produce output currents of 10 mA or greater with high radiant power, but nonlinearity increases to several percent in this region.
This very linear performance at high radiant power assumes that the full photodiode area is uniformly illuminated. If the light source is focused to a small area of the photodiode, nonlinearity will occur at lower radiant power.

## DYNAMIC RESPONSE

Using the internal $1 \mathrm{M} \Omega$ resistor, the dynamic response of the photodiode/op amp combination can be modeled as a
simple $\mathrm{R} / \mathrm{C}$ circuit with a -3 dB cutoff frequency of 16 kHz . This yields a rise time of approximately $22 \mu \mathrm{~s}(10 \%$ to $90 \%$ ). Dynamic response is not limited by op amp slew rate. This is demonstrated by the dynamic response oscilloscope photographs showing virtually identical large-signal and small-signal response.
Dynamic response will vary with feedback resistor value as shown in the typical performance curve "Voltage Output Responsivity vs Frequency." Rise time ( $10 \%$ to $90 \%$ ) will vary according to the -3 dB bandwidth produced by a given feedback resistor value-

$$
\begin{equation*}
\mathrm{t}_{\mathrm{R}} \approx \frac{0.35}{\mathrm{f}_{\mathrm{C}}} \tag{1}
\end{equation*}
$$

where:
$t_{R}$ is the rise time ( $10 \%$ to $90 \%$ )
$\mathrm{f}_{\mathrm{C}}$ is the -3 dB bandwidth

## NOISE PERFORMANCE

Noise performance of the OPT209 is determined by the op amp characteristics in conjunction with the feedback components and photodiode capacitance. The typical performance curve "Output Noise Voltage vs Measurement Bandwidth" shows how the noise varies with $\mathrm{R}_{\mathrm{F}}$ and measured bandwidth ( 1 Hz to the indicated frequency). The signal bandwidth of the OPT209 is indicated on the curves. Noise can be reduced by filtering the output with a cutoff frequency equal to the signal bandwidth.

Output noise increases in proportion to the square-root of the feedback resistance, while responsivity increases linearly with feedback resistance. So best signal-to-noise ratio is achieved with large feedback resistance. This comes with the trade-off of decreased bandwidth.
The noise performance of a photodetector is sometimes characterized by Noise Effective Power (NEP). This is the radiant power which would produce an output signal equal to the noise level. NEP has the units of radiant power (watts). The typical performance curve "Noise Effective Power vs Measurement Bandwidth" shows how NEP varies with $\mathrm{R}_{\mathrm{F}}$ and measurement bandwidth.


FIGURE 4. Responsivity (Gain) Adjustment Circuit.


FIGURE 5. "T" Feedback Network.


FIGURE 6. Summing Output of Two OPT209s.


FIGURE 7. Differential Light Measurement.


OPTICAL SENSORS

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 9. Single Power Supply Operation.


FIGURE 10. DC Restoration Rejects Unwanted SteadyState Background Light.


FIGURE 11. Differential Light Measurement.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 12. LED Output Regulation Circuit.


FIGURE 13. $4-20 \mathrm{~mA}$ Current-Loop Transmitter.

# INTEGRATED PHOTODIODE AND AMPLIFIER 

## FEATURES

- PHOTODIODE SIZE: $0.090 \times 0.090$ inch ( $2.29 \times 2.29 \mathrm{~mm}$ )
- 1Mת FEEDBACK RESISTOR
- HIGH RESPONSIVITY: 0.47A/W (650nm)
- IMPROVED UV RESPONSE
- LOW DARK ERRORS: 2mV
- BANDWIDTH: 4kHz
- WIDE SUPPLY RANGE: $\pm 2.25$ to $\pm 18 \mathrm{~V}$
- LOW QUIESCENT CURRENT: 400 $\mu \mathrm{A}$
- HERMETIC TO-99


## APPLICATIONS

- MEDICAL INSTRUMENTATION
- LABORATORY INSTRUMENTATION
- POSITION AND PROXIMITY SENSORS
- PHOTOGRAPHIC ANALYZERS
- SMOKE DETECTORS



## DESCRIPTION

The OPT301 is an opto-electronic integrated circuit containing a photodiode and transimpedance amplifier on a single dielectrically isolated chip. The transimpedance amplifier consists of a precision FETinput op amp and an on-chip metal film resistor. The $0.09 \times 0.09$ inch photodiode is operated at zero bias for excellent linearity and low dark current.
The integrated combination of photodiode and transimpedance amplifier on a single chip eliminates the problems commonly encountered in discrete designs such as leakage current errors, noise pick-up and gain peaking due to stray capacitance.
The OPT301 operates over a wide supply range ( $\pm 2.25$ to $\pm 18 \mathrm{~V}$ ) and supply current is only $400 \mu \mathrm{~A}$. It is packaged in a hermetic TO-99 metal package with a glass window, and is specified for the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ temperature range.


[^71] Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \lambda=650 \mathrm{~nm}$, internal $1 \mathrm{M} \Omega$ feedback resistor, unless otherwise noted.

| PARAMETER | CONDITIONS | OPT301M |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| RESPONSIVITY <br> Photodiode Current <br> Voltage Output vs Temperature Unit-to-Unit Variation Nonlinearity ${ }^{(1)}$ Photodiode Area | $\begin{gathered} 650 \mathrm{~nm} \\ 650 \mathrm{~nm} \\ \\ 650 \mathrm{~nm} \\ \text { FS Output }=10 \mathrm{~V} \\ (0.090 \times 0.090 \mathrm{in}) \\ (2.29 \times 2.29 \mathrm{~mm}) \end{gathered}$ |  | $\begin{gathered} 0.47 \\ 0.47 \\ 200 \\ \pm 5 \\ 0.01 \\ 0.008 \\ 5.2 \end{gathered}$ |  | A/W <br> $\mathrm{V} / \mu \mathrm{W}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ \% <br> \% of FS <br> $i n^{2}$ <br> $\mathrm{mm}^{2}$ |
| DARK ERRORS, RTO ${ }^{(2)}$ <br> Offset Voltage, Output vs Temperature vs Power Supply Voltage Noise | $\begin{gathered} \mathrm{V}_{\mathrm{S}}= \pm 2.25 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ \text { Measured } \mathrm{BW}=0.1 \text { to } 100 \mathrm{kHz} \end{gathered}$ |  | $\begin{gathered} \pm 0.5 \\ \pm 10 \\ 10 \\ 160 \end{gathered}$ | $\begin{gathered} \pm 2 \\ 100 \end{gathered}$ | mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} / \mathrm{V}$ $\mu \mathrm{Vrms}$ |
| RESISTOR-1M $\Omega$ Internal <br> Resistance <br> Tolerance vs Temperature |  |  | $\begin{gathered} 1 \\ \pm 0.5 \\ 50 \end{gathered}$ | $\pm 2$ | $\begin{gathered} \mathrm{M} \Omega \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| FREQUENCY RESPONSE <br> Bandwidth, Large or Small-Signal, -3dB <br> Rise Time, 10\% to 90\% <br> Settling Time, $1 \%$ $\begin{gathered} 0.1 \% \\ 0.01 \% \end{gathered}$ <br> Overload Recovery Time | FS to Dark FS to Dark FS to Dark <br> $100 \%$ overdrive, $V_{S}= \pm 15 \mathrm{~V}$ <br> $100 \%$ overdrive, $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ <br> $100 \%$ overdrive, $V_{S}= \pm 2.25 \mathrm{~V}$ |  | $\begin{gathered} 4 \\ 90 \\ 240 \\ 350 \\ 900 \\ 240 \\ 500 \\ 1000 \end{gathered}$ |  | kHz <br> $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| OUTPUT <br> Voltage Output <br> Capacitive Load, Stable Operation <br> Short-Circuit Current | $\begin{aligned} \mathrm{R}_{\mathrm{L}} & =10 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{L}} & =5 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} \left(V_{+}\right)-1.25 \\ \left(V_{+}\right)-2 \end{gathered}$ | $\begin{gathered} (\mathrm{V}+)-0.65 \\ (\mathrm{~V}+)-1 \\ 10 \\ \pm 18 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{nF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current | $\mathrm{I}_{0}=0$ | $\pm 2.25$ | $\begin{aligned} & \pm 15 \\ & \pm 0.4 \end{aligned}$ | $\begin{aligned} & \pm 18 \\ & \pm 0.5 \end{aligned}$ | $\begin{gathered} V \\ V \\ m A \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operating/Storage <br> Inermai Fesistance, $\hat{\theta}_{\mathrm{JA}}$ |  | $\begin{aligned} & -40 \\ & -55 \end{aligned}$ | 200 | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) Deviation in percent of full scale from best-fit straight line. (2) Referred to Output. Includes all error sources.

## PHOTODIODE SPECIFICATIONS

$T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITIONS | Photodiode of OPT301 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Photodiode Area | (0.090 $\times 0.090 \mathrm{in}$ ) |  | 0.008 |  | $\mathrm{in}^{2}$ |
|  | $(2.29 \times 2.29 \mathrm{~mm})$ |  | 5.1 |  | $\mathrm{mm}^{2}$ |
| Current Responsivity | 650 nm |  | 0.47 |  | A/W |
| Dark Current vs Temperature | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}^{(1)}$ |  | 500 doubles every $10^{\circ} \mathrm{C}$ |  | fA |
| Capacitance | $V_{D}=0 V^{(1)}$ |  | 4000 |  | pF |

NOTE: (1) Voltage Across Photodiode.

## SPECIFICATIONS (CONT)

## ELECTRICAL

Op Amp Section of OPT301 ${ }^{(1)}$
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS | OPT301 Op Amp |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - MIN | TYP | MAX |  |
| INPUT <br> Offset Voltage vs Temperature vs Power Supply Input Bias Current vs Temperature | $V_{S}= \pm 2.25 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\pm 0.5$$\pm 5$101doubles every $10^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mathrm{pA} \end{gathered}$ |
| NOISE <br> Input Voltage Noise Voltage Noise Density, $\mathrm{f}=10 \mathrm{~Hz}$ $\begin{aligned} & f=100 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \end{aligned}$ <br> Current Noise Density, $f=1 \mathrm{kHz}$ |  |  | $\begin{aligned} & 30 \\ & 25 \\ & 15 \\ & 0.8 \end{aligned}$ |  | $\begin{aligned} & n V / \sqrt{\mathrm{Hz}} \\ & n V / \sqrt{\mathrm{Hz}} \\ & n V / \sqrt{\mathrm{Hz}} \\ & \mathrm{fA} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
| INPUT VOLTAGE RANGE <br> Common-mode Input Range Common-mode Rejection |  |  | $\begin{gathered} \pm 14.4 \\ 106 \end{gathered}$ |  | $\begin{gathered} V \\ d B \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-mode |  |  | $\begin{aligned} & 10^{12}\| \| 3 \\ & 10^{12}\| \| 3 \end{aligned}$ |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| OPEN-LOOP GAIN <br> Open-loop Voltage Gain |  |  | 120 |  | dB |
| FREQUENCY RESPONSE <br> Gain-Bandwidth Product Slew Rate <br> Settling Time 0.1\% $0.01 \%$ |  |  | $\begin{gathered} 380 \\ 0.5 \\ 4 \\ 5 \end{gathered}$ |  | kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| OUTPUT <br> Voltage Output <br> Short-Circuit Current | $\begin{aligned} \mathrm{R}_{\mathrm{L}} & =10 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{L}} & =5 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} \left(\mathrm{V}_{+}\right)-1.25 \\ \left(\mathrm{~V}_{+}\right)-2 \end{gathered}$ | $\begin{gathered} \left(V_{+}\right)-0.65 \\ \left(V_{+}\right)-1 \\ \pm 18 \end{gathered}$ |  | $\begin{gathered} V \\ V \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Quiescent Current | $I_{0}=0$ | $\pm 2.25$ | $\begin{aligned} & \pm 15 \\ & \pm 0.4 \end{aligned}$ | $\begin{aligned} & \pm 18 \\ & \pm 0.5 \end{aligned}$ | $\begin{gathered} V \\ V \\ m A \end{gathered}$ |

NOTE: (1) Op amp specifications provided for information and comparison only.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

DICE INFORMATION


## PIN CONFIGURATION

Top View


NOTE: Metal package is internally connected to common (Pin 8).


## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE INFORMATION(1)

| MODEL | PAC̄KKĀḠ | PACKAGE DRAWING <br> NU'N:NER |
| :--- | :---: | :---: |
| OPT301M | 8-Pin TO-99 | $001-1$ |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ABSOLUTE MAXIMUM RATINGS

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## TYPICAL PERFORMANCE CURVES

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \lambda=650 \mathrm{~nm}$, unless otherwise noted.






## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES
At $T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V}, \lambda=650 \mathrm{~nm}$, unless otherwise noted.


OUTPUT NOISE VOLTAGE
vs MEASUREMENT BANDWIDTH




# For Immediate Assistance, Contact Your Local Salesperson 

## APPLICATIONS INFORMATION

Figure 1 shows the basic connections required to operate the OPT301. Applications with high-impedance power supplies may require decoupling capacitors located close to the device pins as shown. Output is zero volts with no light and increases with increasing illumination.


FIGURE 1. Basic Circuit Connections.

Photodiode current, $\mathrm{I}_{\mathrm{D}}$, is proportional to the radiant power or flux (in watts) falling on the photodiode. At a wavelength of 650 nm (visible red) the photodiode Responsivity, $\mathrm{R}_{\mathrm{I}}$, is approximately $0.45 \mathrm{~A} / \mathrm{W}$. Responsivity at other wavelengths is shown in the typical performance curve "Responsivity vs Wavelength."

The typical performance curve "Output Voltage vs Radiant Power" shows the response throughout a wide range of radiant power. The response curve "Output Voltage vs Irradiance" is based on the photodiode area of $5.23 \times 10^{-6} \mathrm{~m}^{2}$.
The OPT301's voltage output is the product of the photodiode current times the feedback resistor, ( $\mathrm{I}_{\mathrm{D}} \mathrm{R}_{\mathrm{F}}$ ). The internal feedback resistor is laser trimmed to $1 \mathrm{M} \Omega \pm 2 \%$. Using this resistor, the output voltage responsivity, $\mathrm{R}_{\mathrm{V}}$, is approximately $0.45 \mathrm{~V} / \mu \mathrm{W}$ at 650 nm wavelength.

An external resistor can be used to set a different voltage responsivity. For values of $R_{F}$ less than $1 \mathrm{M} \Omega$, an external capacitor, $\mathrm{C}_{\mathrm{EXT}}$, should be connected in parallel with $\mathrm{R}_{\mathrm{F}}$ (see Figure 2). This capacitor eliminates gain peaking and prevents instability. The value of $\mathrm{C}_{\mathrm{EXT}}$ can be read from the table in Figure 2.

## LIGHT SOURCE POSITIONING

The OPT301 is $100 \%$ tested with a light source that uniformly illuminates the full area of the integrated circuit, including the op amp. Although all IC amplifiers are light-sensitive to some degree, the OPT301 op amp circuitry is designed to minimize this effect. Sensitive junctions are shielded with metal, and differential stages are cross-coupled. Furthermore, the photodiode area is very large relative to the op amp input circuitry making these effects negligible.

If your light source is focused to a small area, be sure that it is properly aimed to fall on the photodiode. If a narrowly focused light source were to miss the photodiode area and fall only on the op amp circuitry, the OPT301 would not perform properly. The large ( $0.090 \times 0.090$ inch $)$ photodiode area allows easy positioning of narrowly focused light sources. The photodiode area is easily visible-it appears very dark compared to the surrounding active circuitry.

The incident angle of the light source also affects the apparent sensitivity in uniform irradiance. For small incident angles, the loss in sensitivity is simply due to the smaller effective light gathering area of the photodiode (proportional to the cosine of the angle). At a greater incident angle, light is reflected and scattered by the side of the package. These effects are shown in the typical performance curve "Response vs Incident Angle."

## DARK ERRORS

The dark errors in the specification table include all sources. The dominant error source is the input offset voltage of the op amp. Photodiode dark current and input bias current of the op amp are approximately 2 pA and contribute virtually no offset error at room temperature. Dark current and input bias current double for each $10^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. At $70^{\circ} \mathrm{C}$, the error current can be approximately 100 pA . This would produce a 1 mV offset with $\mathrm{R}_{\mathrm{F}}=10 \mathrm{M} \Omega$. The OPT301 is useful with feedback resistors of $100 \mathrm{M} \Omega$ or greater at room temperature. The dark output voltage can be trimmed to zero with the optional circuit shown in Figure 3.


FIGURE 2. Using External Feedback Resistor.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

When used with very large feedback resistors, tiny leakage currents on the circuit board can degrade the performance of the OPT301. Careful circuit board design and clean assembly procedures will help achieve best performance. A "guard trace" on the circuit board can help minimize leakage to the critical non-inverting input (pin 2). This guard ring should encircle pin 2 and connect to Common, pin 8.

## DYNAMIC RESPONSE

Using the internal $1 \mathrm{M} \Omega$ resistor, the dynamic response of the photodiode/op amp combination can be modeled as a simple $\mathrm{R} / \mathrm{C}$ circuit with a -3 dB cutoff frequency of 4 kHz . This yields a rise time of approximately $90 \mu \mathrm{~s}$ ( $10 \%$ to $90 \%$ ). Dynamic response is not limited by op amp slew rate. This is demonstrated by the dynamic response oscilloscope photographs showing virtually identical large-signal and small-signal response.
Dynamic response will vary with feedback resistor value as shown in the typical performance curve "Voltage Output Responsivity vs Frequency." Rise time ( $10 \%$ to $90 \%$ ) will vary according to the -3 dB bandwidth produced by a given feedback resistor value-

$$
\begin{equation*}
\mathrm{t}_{\mathrm{R}} \approx \frac{0.35}{\mathrm{f}_{\mathrm{C}}} \tag{1}
\end{equation*}
$$

where:
$t_{R}$ is the rise time ( $10 \%$ to $90 \%$ )
$\mathrm{f}_{\mathrm{C}}$ is the -3 dB bandwidth

## LINEARITY PERFORMANCE

Current output of the photodiode is very linear with radiant power throughout a wide range. Nonlinearity remains below


FIGURE 3. Dark Error (Offset) Adjustment Circuit.
approximately $0.02 \%$ up to $100 \mu \mathrm{~A}$ photodiode current. The photodiode can produce output currents of 1 mA or greater with high radiant power, but nonlinearity increases to several percent in this region.

This excellent linearity at high radiant power assumes that the full photodiode area is uniformly illuminated. If the light source is focused to a small area of the photodiode, nonlinearity will occur at lower radiant power.

## NOISE PERFORMANCE

Noise performance of the OPT301 is determined by the op amp characteristics in conjunction with the feedback components and photodiode capacitance. The typical performance curve "Output Noise Voltage vs Measurement Bandwidth" shows how the noise varies with $\mathrm{R}_{\mathrm{F}}$ and measured bandwidth ( 1 Hz to the indicated frequency). The signal bandwidth of the OPT301 is indicated on the curves. Noise can be reduced by filtering the output with a cutoff frequency equal to the signal bandwidth.
Output noise increases in proportion to the square-root of the feedback resistance, while responsivity increases linearly with feedback resistance. So best signal-to-noise ratio is achieved with large feedback resistance. This comes with the trade-off of decreased bandwidth.

The noise performance of a photodetector is sometimes characterized by Noise Effective Power (NEP). This is the radiant power which would produce an output signal equal to the noise level. NEP has the units of radiant power (watts). The typical performance curve "Noise Effective Power vs Measurement Bandwidth" shows how NEP varies with $\mathrm{R}_{\mathrm{F}}$ and measurement bandwidth.


FIGURE 4. Responsivity (Gain) Adjustment Circuit.

Burr-Brown IC Data Book-Linear Products


FIGURE 5. "T" Feedback Network.


FIGURE 6. Summing Output of Two OPT301s.


FIGURE 7. Differential Light Measurement.


FIGURE 8. Current Output Circuit.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)




FIGURE 10. Output Filter to Reduce Noise.

FIGURE 9. Single Power Supply Operation.


FIGURE 11. Differential Light Measurement.


FIGURE 12. DC Restoration Rejects Unwanted Steady-State Background Light.


FIGURE 13. 4-20mA Current-Loop Transmitter.

Or, Call Customer Service at 1-800-548-6132 (USA Only)

## 7 Special Functions

Some analog circuit functions defy classification. In this section you will find a diverse assortment of circuit functions-at least one is bound to be your hidden treasure! Consider some of the possibilities:
UAF42-Universal Analog Filter. Add only external resistors and make a wide range of lowpass, high-pass, band-pass and notch filters.
ACF2101-Dual Integrating Transimpedance Amplifier. Integrates input signal currents for a user-determined period of time. Measures tiny currents without using high value resistors.

MPY634-Analog Multiplier. Output is equal to the product of two input voltages. Useful in communications (modulation and mixing), power measurement, computation and linearization.
LOG100-Logarithmic Amplifier. Output is proportional to the logarithm of the ratio of two input currents. Useful as computational element-calculating decibels, for instance.
Explore this selection guide to find your hidden treasure-

| SPECIAL FU | JNCTION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | Model | Description | Comments | $\begin{gathered} \text { Temp } \\ \text { Range }^{(1)} \end{gathered}$ | Pkg | $\begin{gathered} \text { Page } \\ \text { No. } \end{gathered}$ |
| Multifunction Converter | 4302 | $Y(Z / X)^{m}$ <br> This function may be used to multiply, divide, raise to powers, take roots and form sine and cosine functions. | Plastic Package. | Ind | DIP | 7.110 |
| Logarithmic Amplifier | LOG100 | $\mathrm{K} \log \left(\mathrm{l}_{1} / 1 / 2\right)$ | Optimized for log ratio of current inputs. Specified over six decades of input ( 1 nA to $1 \mathrm{~mA}), 55 \mathrm{mV}$ total error, $0.25 \%$ log conformity. | Com | DIP | 7.2 |
|  | 4127 | $\mathrm{K} \log \left(11_{1} /\right.$ REF $)$ | A more versatile part that contains an internal reference and a current inverter. 1\% and $0.5 \%$ accuracy. | Com | DIP | 7.102 |
| $\sqrt{\frac{1}{\mathrm{~T}} \int_{0}^{\mathrm{T}} \mathrm{E}_{\text {IN }}^{2}(t) \mathrm{dt}}$ | 4341 | True rms-to-DC conversion based on a log-antilog proportional approach. Pin compatible with 4340 . | Some external trimming required. Lower cost in plastic package. | Ind | DIP | 7.117 |
| Switched Integrator | ACF2101 | This is a dual, integrating, transimpedance amplifier that converts an input current to an output voltage by integrating the current for a user determined period of time. Eliminates large feedback resistor of traditional I to V converters. | Includes HOLD and RESET switches and output multiplexer. $\mathrm{V}_{\text {OUT }}=-\frac{1}{\mathrm{C}} \int \mathrm{i}_{\mathrm{IN}} \mathrm{dt}$ | Ind | DIP, SOIC | 7.3 |

NOTE: (1) $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, $\operatorname{\text {Ind}}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

For Immediate Assistance, Contact Your Local Salesperson

| MULTIPLIERS/DIVIDERS |  |  |  |  |  |  | Boldface = NEW |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Model | Transfer Function | $\begin{aligned} & \text { Error at } \\ & +25^{\circ} \mathrm{C} \\ & \max (\%) \end{aligned}$ | Temp Coeff (\%/ ${ }^{\circ} \mathrm{C}$ ) | Feedthrough (mV) | Offset Voltage (mV) | $\begin{gathered} 1 \% \\ \text { BW } \\ \text { (MHz) } \end{gathered}$ | Temp Range ${ }^{(1)}$ | Pkg | Page No. |
| MPY100 | $\left[\left(X_{1}-X_{2}\right)\left(Y_{1}-Y_{2}\right) / 10\right]+Z_{2}$ | $\pm 0.5$ | 0.008 | 30 | 7 | 0.07 | Ind | TO-100 | 7.37 |
| MPY534 | $\left[\left(X_{1}-X_{2}\right)\left(Y_{1}-Y_{2}\right) / 10\right]+Z_{2}$ | $\pm 0.25$ | 0.008 | 0.05\% | 2 | 3 | Com | TO-100 | 7.49 |
| MPY600 | $\left[\left(X_{1}-X_{2}\right)\left(Y_{1}-Y_{2}\right) / 2\right]+Z_{2}$ | $\pm 0.025$ | 0.02 | 2 | 5 | 10 | Ind | DIP | 7.57 |
| MPY634 | $\left[\left(X_{1}-X_{2}\right)\left(Y_{1}-Y_{2}\right) / 10\right]+Z_{2}$ | $\pm 0.5$ | 0.015 | 0.15\% | 5 | 10 | Ind | TO-100, DIP, SOIC | 7.69 |

NOTE: (1) Com $=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Mil $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## DIVIDERS

| Model | Transfer Function | Input Range | Accuracy D $=\mathbf{2 5 0 m V}$ max (\%) | Temp Coeff (\% ${ }^{\circ} \mathrm{C}$ ) | $\begin{aligned} & 0.5 \% \\ & \text { BW } \\ & \text { (kHz) } \end{aligned}$ | Rated Output, min | Temp Range ${ }^{(1)}$ | Pkg | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIV100 | $10 \times \mathrm{N} / \mathrm{D}$ | $\begin{aligned} & 250 \mathrm{mV} \\ & \text { to } 10 \mathrm{~V} \end{aligned}$ | 0.25 | 0.2 | 15 | $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~mA}$ | Com | DIP | 7.17 |

NOTE: (1) Com $=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

| FREQUENCY PRODUCTS |  |  |  |  | Boldface $=$ NEW |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | Model | Description | Comments | Temp Range ${ }^{(1)}$ | Pkg | Page No. |
| Oscillator | 4423 | Very low cost in plastic package. Provides resistor-programmable quadrature outputs (sine and cosine wave outputs simultaneously available). | Frequency range: 0.002 Hz to 20 kHz . <br> Frequency stability: $0.01 \% /{ }^{\circ} \mathrm{C}$. <br> Quadrature phase error: $\pm 0.1 \%$. | Com | DIP | A |
| Universal Active | UAF42 | These filters provide a complex pole pair. State-variable type, | Add only resistors to determine pole location (frequency and Q). Easily | Ind | $\begin{aligned} & \text { DIP, } \\ & \text { SOIC } \end{aligned}$ | 7.96 |
| Filter | UAF41 | low-pass, high-pass, and bandpass outputs. | cascaded for complex filter responses. | Ind | DIP | A |

NOTE: (1) $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
" $A$ " indicates a product that is not included in the 1995 Data Books-contact factory for data sheet.

| DC RESTORATION CIRCUIT |  |  |  | Boldface $=$ NEW |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | Model | Description | Comments | Temp Range ${ }^{(1)}$ | Pkg | $\begin{array}{r} \text { Page } \\ \text { No. } \end{array}$ |
| DC Restoration | SHC615 | Wide Bandwidth, fast, DC-Resotration circuit for sampling or hum suppression | Bandwidth - OTA: 750kHz <br> Comparator: $\mathbf{2 8 0 M H z}$ <br> Switching Transients: $+1 /-7 \mathrm{mV}$ <br> Feedthrough Rejection: 100dB | XInd | 14-Pin DIP,SOIC | 7.77 |

NOTE: (1) $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, $\mathrm{XInd}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

# Low Noise, Dual SWITCHED INTEGRATOR 

## FEATURES

- INCLUDES INTEGRATION CAPACITOR, RESET AND HOLD SWITCHES, AND OUTPUT MULTIPLEXER
- LOW NOISE: $10 \mu \mathrm{Vrms}$
- LOW CHARGE TRANSFER: 0.1 pC
- WIDE DYNAMIC RANGE: 120dB
- LOW BIAS CURRENT: 100fA


## DESCRIPTION

The ACF2101 is a dual switched integrator for precision applications. Each channel can convert an input current to an output voltage by integration, using either an internal or external capacitor. Included on the chip are precision 100 pF integration capacitors, hold and reset switches, and output multiplexers.

As a complete circuit on a single chip, the ACF2101 eliminates many of the problems commonly encountered in discrete designs, such as leakage current errors and noise pickup. The integrating approach can provide lower noise than conventional transimpedance amplifier designs and also eliminates the need for high performance, high value feedback resistors.
The extremely low bias current and low noise of the ACF2101's Difet ${ }^{\circledR}$ amplifiers, along with active laser trimming of both offset and drift, assure precision current to voltage conversion.
Although designed for $+5 \mathrm{~V},-15 \mathrm{~V}$ supplies, the ACF2101 can be operated on supplies up to $\pm 18 \mathrm{VDC}$. It is available in both 24-pin plastic DIP and SOIC packages.

[^72]
## APPLICATIONS

- CURRENT TO VOltage CONVERSION
- PHOTODIODE INTEGRATOR
- CURRENT MEASUREMENT
- CHARGE MEASUREMENT
- CT SCANNER FRONT END
- MEDICAL, SCIENTIFIC, AND INDUSTRIAL INSTRUMENTATION


## SPECIFICATIONS

## ELECTRICAL

| PARAMETER | CONDITIONS | ACF2101BP, BU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ANALOG INPUT |  |  |  |  |  |
| INPUT RANGE <br> Input Current Range <br> Switched Input ( Sw In $\mathrm{A}, \mathrm{Sw}$ In B) Direct Input (in A, In B) |  |  |  | $\begin{aligned} & \pm 100 \\ & \pm 100 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| INPUT IMPEDANCE <br> Switched Input <br> Hold Switch OFF <br> Hold Switch ON <br> Direct Input | - |  | $\begin{array}{\|c\|}  \\ 1000 \\ 1.5 \\ \text { Virtual Ground } \end{array}$ |  | $\begin{aligned} & \mathrm{G} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| HOLD SWITCH VOLTAGE <br> Hold Switch Withstand Voltage | Hold Switch OFF | -10 |  | +0.5 | V |
| OFFSET VOLTAGE <br> Input Offset Voltage Average Drift |  |  | $\begin{gathered} \pm 0.5 \\ \pm 1 \end{gathered}$ | $\begin{aligned} & \pm 2 \\ & \pm 5 \end{aligned}$ | $\underset{\mu \mathrm{V} /{ }^{\circ} \mathrm{C}}{\mathrm{mV}}$ |
| DIGITAL INPUTS |  |  |  |  |  |
| ```Logic Family V (Logic 1 = Switch OFF) V (LL IH IL Switching Speed (All Switches) Switch ON Switch OFF``` | TTL Compatible $\begin{aligned} & \mathrm{V}_{\mathrm{iH}}=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 2 \\ -0.5 \end{gathered}$ | $\begin{gathered} 2 \\ 0 \\ 200 \\ 200 \end{gathered}$ | $\begin{aligned} & 5.5 \\ & 0.8 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> ns <br> ns |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |
| TRANSFER FUNCTION |  |  | $=-\frac{1}{\mathrm{C}_{\text {Integratio }}}$ |  | V |
| DYNAMIC CHARACTERISTICS <br> Integrate Mode <br> Slew Rate <br> Reset Mode <br> Slew Rate <br> Settling Time to $0.01 \%$ FSR $^{(1)}$ <br> Overload Recovery <br> Output Multiplexer (Select Switches) <br> Settling Time to $0.01 \%$ FSR <br> Settling Time to $0.01 \%$ FSR | 10V Step Positive or Negative $\begin{gathered} \mathrm{C}_{\text {LOAD }}<1000 \mathrm{pF} \\ \mathrm{C}_{\text {LOAD }}<100 \mathrm{pF} \end{gathered}$ | 1 | $\begin{gathered} 3 \\ 3 \\ 5 \\ 5 \\ 5 \\ 6.5 \\ 2 \end{gathered}$ | 10 | $\mathrm{V} / \mu \mathrm{s}$ <br> V/ $\mu \mathrm{s}$ $\mu s$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| INTEGRATION CAPACITOR ( $\mathrm{C}_{\text {INTERNAL }}$ ) <br> Internal Capacitor <br> Value <br> Accuracy <br> Temperature Coefficient Memory |  | - - | $\begin{gathered} 100 \\ 0.5 \\ -25 \\ 30 \end{gathered}$ | $\begin{gathered} 2 \\ 0 \\ 100 \end{gathered}$ | $\begin{gathered} \mathrm{pF} \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} \end{gathered}$ |
| RESET SWITCH <br> Impedance Reset OFF Reset ON |  | , | $\begin{gathered} 1000 \\ 1.5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{G} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| MODES OF OPERATION <br> Switch <br> Integrate Mode <br> Hold Mode <br> Reset Mode <br> (Logic $1=$ OFF, Logic $0=$ ON) | Hold Reset <br> ON OFF <br> OFF OFF <br> ON/OFF ON |  |  |  |  |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## ELECTRICAL (CONT)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$, Internal $\mathrm{C}_{\text {INTEGRATION }}=\mathrm{C}_{\text {INTERNAL }}=100 \mathrm{pF}$, unless otherwise noted.

| PARAMETER | CONDITIONS | ACF2101BP, BU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OUTPUT |  |  |  |  |  |
| Voltage Output Range (All Outputs) <br> Current Output, Direct Output (Out A, Out B) <br> Short Circuit Current <br> Direct Output <br> Switched Output (Sw Out A, Sw Out B) <br> Select Switch Withstand Voltage <br> Switched Output <br> Switched Common (Sw Com A, Sw Com B) <br> Output Impedance <br> Direct Output <br> Switched Output <br> Select Switch ON <br> Select Switch OFF <br> Leakage Current <br> Load Capacitance Stability <br> Direct Output <br> Switched Output | Select Switch OFF | $\begin{gathered} -10 \\ \pm 5 \\ \pm 2 \\ \\ -10 \\ -0.5 \end{gathered}$ | $-13.5,+1.0$ $\begin{gathered} \pm 25 \\ \pm 8 \end{gathered}$ $0.1$ $250 \\| 5$ $1000\|\mid 4$ $10$ <br> 500 <br> Any | $+0.5$ $\begin{aligned} & +0.5 \\ & +0.5 \end{aligned}$ $100$ | V mA mA mA V V $\Omega$ $\Omega \\| \mathrm{pF}$ $\mathrm{G} \Omega \\| \mathrm{pF}$ pA pF pF |
| OUTPUT ACCURACY |  |  |  |  |  |
| Nonlinearity <br> Channel Separation <br> Op Amp Bias Current <br> Value <br> Temperature Coefficient <br> Hold Mode Droop <br> Integrate Mode Droop <br> Voltage Offset ${ }^{(2)}$ <br> Value <br> Temperature Coefficient <br> Power Supply Rejection | $\mathrm{V}_{\mathrm{S}}=+4.5 \mathrm{~V}$ to $+18 \mathrm{~V},-10 \mathrm{~V}$ to -18 V | 80 | $\pm 0.005$ -80 100 bles Each + 1 1 3 5 100 | $\begin{gathered} \pm 0.01 \\ \\ 1000 \\ 10 \\ 10 \end{gathered}$ | \%FSR dB <br> fA <br> $\mathrm{nV} / \mu \mathrm{s}$ $\mathrm{nV} / \mu \mathrm{s}$ <br> mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ dB |
| OUTPUT NOISE <br> Total Output Noise ${ }^{(3)}$ Integrate Mode ${ }^{(4)}$ <br> Hold Mode Reset Mode | $\begin{aligned} \mathrm{BW} & =0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ \mathrm{BW} & =0.1 \mathrm{~Hz} \text { to } 250 \mathrm{kHz} \\ \text { BW } & =0.1 \mathrm{~Hz} \text { to } 250 \mathrm{kHz} \\ \text { BW } & =0.1 \mathrm{~Hz} \text { to } 250 \mathrm{kHz} \end{aligned}$ |  | $\begin{gathered} 2 \\ +\mathrm{C}_{\text {IN }} / \mathrm{C}_{\text {iNTEG }} \\ 10 \\ 10 \\ \hline \end{gathered}$ |  | $\mu$ Vrms <br> $\mu \mathrm{Vrms}$ <br> $\mu$ Vrms <br> $\mu$ Vrms |
| CHARGE TRANSFER ERRORS ${ }^{(5)}$ <br> Reset to Integrate Mode ${ }^{(6)}$ <br> Charge Transfer <br> Charge Transfer TC <br> Charge Offset Error <br> Charge Offset TC <br> Integrate to Hold Mode <br> Charge Transfer <br> Charge Transfer TC <br> Charge Offset Error <br> Charge Offset TC <br> Hold to Integrate Mode <br> Charge Transfer <br> Charge Transfer TC <br> Charge Offset Error <br> Charge Offset TC | $\mathrm{C}_{\mathrm{IN}}>50 \mathrm{pF}$ $\mathrm{C}_{\mathrm{IN}}>50 \mathrm{pF}$ |  | $\begin{gathered} 0.1 \\ 0.2 \\ 1 \\ 2 \\ \\ 0.2 \\ 0.4 \\ 2 \\ 4 \\ \\ 0.2 \\ 0.4 \\ 2 \\ 4 \end{gathered}$ | 0.5 <br> 5 <br> 1 <br> 10 <br> 1 <br> 10 | $\begin{gathered} \mathrm{pC} \\ \mathrm{fC} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{pC} \\ \mathrm{mC} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \\ \mathrm{pC} \\ \mathrm{fC} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |
| Specified Operating Voltage Operating Voltage Range <br> Positive Supply <br> Negative Supply <br> Current <br> Positive Supply <br> Negative Supply | For Dual For Dual | $\begin{gathered} +4.5 \\ -10 \end{gathered}$ | $+5,-15$ $\begin{aligned} & 12 \\ & 3.5 \end{aligned}$ | $\begin{gathered} +18 \\ -18 \\ \\ 15 \\ 5.2 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| TEMPERATURE RANGE |  |  |  |  |  |
| Specification <br> Operation <br> Storage <br> Thermal Resistance (both packages) | Junction to Ambient | $\begin{aligned} & -40 \\ & -40 \\ & -40 \end{aligned}$ | 100 | $\begin{gathered} +85 \\ +125 \\ +125 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

[^73]NOTES: (1) FSR is Full Scale Range $=10 \mathrm{~V}(0$ to -10 V ). (2) Includes offset errors from all modes of operation. (3) Total noise is rms total of noise for the modes of operation used. (4) $\mathrm{C}_{\mathbb{I N}}=$ capacitance of sensor connected to ACF2101 input; $\mathrm{C}_{\text {INTERGRATION }}=$ integration capacitance $=\mathrm{C}_{\text {INTERNAL }}+\mathrm{C}_{\text {EXTERNAL }}$. (5) Errors created when the internal switches are driven from one mode to another. (6) The charge transfer is 0.1 pC ; for an integration capacitance of 100 pF , the resultant charge offset voltage error is 1 mV .

## ABSOLUTE MAXIMUM RATINGS

| Supply .................................................................................. $\pm 18 \mathrm{~V}$ |  |
| :---: | :---: |
| Input Current .......................................................................... $\pm 5 \mathrm{~mA}$ |  |
| Output Short Circuit Dur | Continuous to Ground |
| Power Dissipation | 500 mW |
| Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature | $\ldots . . . .+150^{\circ} \mathrm{C}$ |
| Lead Temperature (sol | $+300^{\circ}$ |

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: |
| ACF2101BP | 24-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ACF2101BU | 24-Pin Plastic SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| ACF2101BP | 24-Pin Plastic DIP | 243 |
| ACF2101BU | 24-Pin Plastic SOIC | 239 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## PIN CONFIGURATION

DIP and SOIC package have different pinouts.


## ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. BurrBrown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

|  |  |  | ACF2101BP |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Out A <br> Gnd A | Sw Out A | 24 |  |
|  |  | Sw Com A | 23 |  |
|  | Com A | Select A | 22 |  |
|  | Cap A | Reset A | 21 |  |
|  | $\ln A$ | Hold A | 20 |  |
|  | Sw $\ln \mathrm{A}$ | V+ | 19 |  |
|  | Sw In B | V- | 18 |  |
|  | In B | Hold B | 17 |  |
|  | Cap B | Reset B | 16 |  |
|  | Com B | Select B | 15 |  |
|  | Gnd B | Sw Com B | 14 |  |
|  | Out B | Sw Out B | 13 |  |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



ACF2101 DIE TOPOGRAPHY

| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | A Out | 13 | B Switch-Out |
| 2 | A Ground | 14 | B Switch-Common |
| 3 | A Common | 15 | B Select |
| 4 | A Cap | 16 | B Reset |
| 5 | A In | 17 | B Hold |
| 6 | A Switch-In | 18 | V- |
| 7 | B Switch-In | 19 | V+ |
| 8 | B In | 20 | A Hold |
| 9 | B Cap | 21 | A Reset |
| 10 | B Common | 22 | A Select |
| 11 | B Ground | 23 | A Switch-Common |
| 12 | B Out | 24 | A Switch-Out |

Substrate Bias: Ground.

## MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $132 \times 157 \pm 5$ | $3.35 \times 3.99 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Nacking |  |  |

For Immediate Assistance, Contact Your Local Salesperson
TYPICAL PERFORMANCE CURVES
At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{+}=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{C}_{\text {INTEGRATION }}=\mathrm{C}_{\text {NTTERNAL }}=100 \mathrm{pF}$, unless otherwise noted.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## APPLICATIONS INFORMATION

## BASIC CIRCUIT CONNECTION

## Basic Layout

As with any precision circuit, careful layout will ensure best performance. Make short, direct interconnections and avoid stray wiring capacitance-especially at the analog and digital input pins.

Figures 1 a and 1 b illustrate the basic connections needed for operation. Figures 1c and 1d illustrate the addition of external integration capacitors and input guards.
Leakage currents between printed circuit board traces can easily exceed the input bias current of the ACF2101. A circuit board "guard" pattern reduces leakage effects by surrounding critical high impedance input circuitry with a low impedance circuit connection at the same potential. Leakage will flow harmlessly to the low impedance node. Figure 2 a and 2 b show printed circuit patterns that can be used to guard critical pins. Note that traces leading to these pins should also be guarded.


FIGURE 1a. Basic Circuit Connections, SOIC package.

Improper handling or cleaning may increase droop. Contamination from handling parts and circuit boards can be removed with cleaning solvents and de-ionized water.

## Pinout

The pinout for the DIP and SOIC package of the ACF2101 is different. The pinouts for the different packages are shown in several figures in this data sheet.

## Power Supplies

The ACF2101 can operate from supplies that range from +4.5 V and -10 V to $\pm 18 \mathrm{~V}$. Since the output voltage integrates negatively from ground, a positive supply of +5 V is sufficient to attain specified performance. Using +5 V and -15 V power supplies reduces power dissipation by one-half of that at $\pm 15 \mathrm{~V}$.

Power supply connections should be bypassed with good high-frequency capacitors, such as $1 \mu \mathrm{~F}$ solid tantalum capacitors, positioned close to the power supply pins.


FIGURE 1b. Basic Circuit Connections, DIP.

E——

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 1c. Circuit Connections with External Capacitors and Guarding, SOIC package.

FIGURE 2a. PC Board Layout Showing "Guard" Traces for Input, SOIC package. Both top and bottom of board should be guarded.


FIGURE 1d. Circuit Connections with External Capacitors and Guarding, DIP.


FIGURE 2b. PC Board Layout Showing "Guard" Traces for Input, DIP. Both top and bottom of board should be guarded.
\# =

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

## MODES OF OPERATION

The three basic modes of operation of each integrator are controlled by the Hold and Reset switches. In Integrate mode, the output voltage integrates negatively toward -10 V . In Hold mode, the output voltage remains at the present value, except for output droop. In Reset mode, the integration capacitor is discharged and the output voltage is driven to analog common. See Figure 4.

## SWITCHES

Each integrator includes four switches: a Hold switch, a Reset switch, and two output Select switches. See Figure 3.


FIGURE 3. Switch Control Lines on One Channel of Two in ACF2101.


FIGURE 4. Modes of Operation.

## Hold and Reset Switches

To use the Hold switch, connect the input current to the "Sw In" pin. The Hold switch disconnects the input current, and holds the output voltage at a fixed level. For direct input, connect the input current to the "In" pin that bypasses the Hold switch and connects directly to the input summing junction. If the Hold switch is not used, the switch should be in the off mode and the "Sw In" pin should be connected to analog common.
The Reset switch is used to discharge the integration capacitor before the start of a new integration period. See Typical Performance Curve showing Reset Time vs $\mathrm{C}_{\text {integration }}$.

## Select Switches

The two Select switches can be used to multiplex the outputs when multiple integrators are connected to a common bus. Figure 5 shows a number of ACF2101s multiplexed together into an $\mathrm{A} / \mathrm{D}$ converter. The output settling time is determined by the Select switch "on" resistance of $250 \Omega$ and the total output capacitance. The total output capacitance includes the ACF2101 output capacitances plus the capacitance of the interconnections to the A/D converter.


## OUTPUT VOLTAGE

The integrator output voltage range is from +0.5 V to -10 V . The output voltage ( $\mathrm{V}_{\text {out }}$ ) can be calculated as:

$$
V_{\text {OUT }}=\frac{i_{\text {iN }} \times \Delta t}{C_{\text {INT }}}
$$

$\mathrm{V}_{\text {OUT }}=$ the maximum output voltage (in volts)
$\mathrm{C}_{\mathrm{INT}}=$ the integration capacitance (in farads)
$\mathrm{i}_{\mathrm{iN}}=$ the input current (in amperes)
$\Delta \mathrm{t} \quad=$ the integration time (in seconds)

Examples of Component Values for -10V Output

| $\mathbf{i}_{\mathbf{N}}(\mu \mathbf{A})$ | $\Delta \mathbf{t}(\mathbf{s})$ | $\mathbf{C}_{\mathbf{I N T}}(\mathbf{p F})$ | $\mathbf{V}_{\text {OUT }}(\mathbf{V})$ |
| :---: | :---: | :---: | :---: |
| 0.01 | 100 m | 100 | -10 |
| 0.1 | 10 m | 100 | -10 |
| 1 | 1 m | 100 | -10 |
| 10 | $100 \mu$ | 100 | -10 |
| 100 | $10 \mu$ | 100 | -10 |
| 10 | 1 m | 1000 | -10 |
| 100 | $100 \mu$ | 1000 | -10 |

## OUTPUT OVERLOAD

When the output to the ACF2101 integrates to the negative limit, the output voltage smoothly limits at approximately 1.5 V from the negative power supply, and reset time will increase by approximately $5 \mu \mathrm{~s}$ for overload recovery. For fastest reset time avoid integrating to the negative limit.

## EXTERNAL CAPACITOR

An external integration capacitor may be used instead of or in addition to the internal 100 pF integration capacitor. Since the transfer function depends upon the characteristics of the integration capacitor, it must be carefully selected. An external integration capacitor should have low voltage coefficient, temperature coefficient, memory, and leakage current. The optimum selection depends upon the requirements of the specific application. Suitable types include NPO ceramic, polycarbonate, polystyrene, and silver mica. If the internal integration capacitor is not used, the Cap pin should be connected to common.


FIGURE 6. Capacitance of Circuit at Input of Integrator.

## NOISE

The total output noise for a specific application of the ACF2101 is the rms total of the noise in the modes used: Integrate noise ( $e_{n i}$ ), Hold noise ( $e_{n H}$ ) and Reset noise ( $e_{n R}$ ). The noise in both the Hold ( $\mathrm{e}_{\mathrm{nH}}$ ) and Reset ( $\mathrm{e}_{\mathrm{nR}}$ ) modes is $10 \mu \mathrm{Vrms}$. The noise in the Integrate mode ( $\mathrm{e}_{\mathrm{n}}$ ) is directly proportional to one plus the ratio of $\mathrm{C}_{\mathrm{IN}}$ to $\mathrm{C}_{\text {INtegration }}$, where $\mathrm{C}_{\text {IN }}$ is the capacitance of the circuit at the input of the integrator and $\mathrm{C}_{\text {INTEGRAtion }}=\mathrm{C}_{\text {INTERNAL }}+\mathrm{C}_{\text {EXTERNAL }}$ and is the integration capacitance:

Integrate output noise $\left(e_{n i}\right)=(10 \mu \mathrm{Vrms}) \times\left(1+\mathrm{C}_{\mathrm{N}} / \mathrm{C}_{\text {INTEGRation }}\right)$
Therefore, for very low $\mathrm{C}_{\mathrm{IN}}$, the Integrate noise will approach $10 \mu \mathrm{Vrms}$. The total noise when in the Hold mode after proceeding through Reset and Integrate modes is approximated as shown below.

$$
\text { Total Noise }=\sqrt{e_{\mathrm{r}}^{2}+\mathrm{e}_{\mathrm{rH}}^{2}+\mathrm{e}_{\mathrm{nR}}^{2}}
$$

See Typical Performance Curve showing Total Output Noise vs $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {integration }}$ for more accurate noise data under specific circumstances. If only the Integrate and Reset modes are used, the total noise is the rms sum of the noise of the two modes as shown below.

$$
\text { Total Noise }=\sqrt{e_{n}^{2}+e_{n R}^{2}}
$$

## DYNAMIC CHARACTERISTICS

## Frequency Response

The ACF2101 switched integrator is a sampled system controlled by the sampling frequency ( fs ), which is usually dominated by the integration time. Input signals above the Nyquist frequency ( $\mathrm{fs} / 2$ ) create errors by being aliased into the sampled frequency bandwidth. The sampled frequency bandwidth of the switched integrator has a -3 dB characteristic at $\mathrm{fs} / 2.26$ and a null at fs and harmonics $2 \mathrm{fs}, 3 \mathrm{fs}, 4 \mathrm{fs}$, etc. This characteristic is often used to eliminate known interference.


FIGURE 7. Frequency Response.

## Charge Transfer

Charge transfer is the charge that is coupled from the logic control inputs through circuit capacitance to the integration capacitor when the Hold and Reset switches change mode. Careful printed circuit layout must be used to minimize external coupling from digital to analog circuitry and the resulting charge transfer. Charge transfer results in a DC charge offset error voltage. The ACF2101 switches are compensated to reduce charge transfer errors.
Since the ACF2101 switches contribute equal and opposite charge for positive and negative logic input transitions, the total error due to charge transfer is determined by the switching sequence. For each switch, a logic transition results in a specific charge (and offset voltage) while an opposite going logic transition results in an opposite charge (and opposite offset voltage). Thus, if the Hold switch is turned on and off during one integration cycle, the total charge transfer at the end of the sequence due to the Hold switch is essentially zero.
The amount of charge transfer to the integration capacitor is constant for each switch. Therefore, the charge offset error voltage is lower for larger integration capacitors. The ACF2101's 0.1 pC charge transfer results in a 1 mV charge offset voltage when using the 100 pF internal integration capacitor. The offset voltage will change linearly with the integration capacitance. That is, 50 pF will result in a 2 mV charge offset and 200 pF in a 0.5 mV charge offset.

## Droop

Droop is the change in the output voltage over time as a result of the bias current of the amplifier, leakage of the integration capacitor and leakage of the Reset and Hold switches. Droop occurs in both the Integrate and Hold modes of operation. Careful printed circuit layout must be used to minimize external leakage currents as discussed previously.
The droop is calculated by the equation:

$$
\text { Droop }=\frac{100 f \hat{A}}{\mathrm{C}_{\text {INTEGRATION }}}
$$

where $\mathrm{C}_{\text {integration }}=\mathrm{C}_{\text {Internal }}+\mathrm{C}_{\text {external }}$ and is the integration capacitance in farads and the result is in volts per second. For the internal integration capacitance of 100 pF , the droop is calculated as:

$$
\text { Droop }=\frac{100 \times 10^{-15}}{100 \times 10^{-12}}=1 \mathrm{mV} / \mathrm{s} \text { or } 1 \mathrm{nV} / \mu \mathrm{s}
$$

Droop increases by a factor of 2 for each $10^{\circ} \mathrm{C}$ increase above $25^{\circ} \mathrm{C}$. See the typical performance curve showing Bias Current vs Temperature.

## Capacitive Loads

Any capacitive load can be safely driven through the multiplexed output of the ACF2101. As with any op amp, however, best dynamic performance of the ACF2101 can be achieved by minimizing the capacitive load. See the typical performance curve showing settling time as a function of capacitive load for more information. A large capacitive


FIGURE 8. Droop and Charge Offset Effects.
load is often useful in reducing the noise of systems not requiring the full bandwidth of the ACF2101.

## PROGRAMMABLE I TO V CONVERTER EXAMPLE

Figure 10 illustrates the use of the ACF2101 as a programmable current to voltage converter. The output of the circuit, $\mathrm{V}_{\text {our }}$, is a DC level for a constant current input. The timing diagram shown in Figure 9 shows $\mathrm{V}_{\text {out }}$ for an input current that varies from one sample to the next. This circuit offers wide dynamic range without the use of extremely large resistors. An ACF2101 and an OPA2107 op amp are configured to convert a low level input current to an output voltage. The equivalent gain of the converter is determined by the frequency of the digital input signal, $\mathrm{f}_{\mathrm{s}}$. The inherent integrating function of the ACF2101 is very useful for rejection of noise such as power line pickup.
The ACF2101 integrates the current signal for the period of $f_{\mathrm{S}}$. The magnitude of the ramp voltage at the output of the ACF2101 is a function of the frequency of $f_{s}$ and the value of the integration capacitor, $\mathrm{C}_{\text {integration }}$. The ACF2101's 100 pF internal capacitor is used for $\mathrm{C}_{\text {Integration }}$ in this example. The effect is that $f_{s}$ controls the equivalent feedback resistance of a transconductance (current-to-voltage) amplifier. The equivalent feedback resistance range can vary over a large range of at least $1 \mathrm{M} \Omega$ to $1 \mathrm{G} \Omega$ as illustrated in the accompanying table. Larger equivalent feedback resistances can be obtained if internal capacitances smaller than 100 pF are used with the ACF2101.

A simplified equation for the operation of this circuit is:

$$
V_{\text {OUT }}=I_{\text {SENSOR }} \times R_{\text {PROGRAM }}
$$

Where:
$\mathrm{V}_{\text {out }}$ is the voltage at the output of the OPA2107,
$\mathrm{I}_{\text {SENSOR }}$ is the current into the ACF2101, and
$\mathrm{R}_{\text {PROGRAM }}$ is the equivalent feedback resistance of the circuit calculated by the equation,

$$
\mathrm{R}_{\text {PROGRAM }}=1 /\left(\mathrm{f}_{\mathrm{s}} \times \mathrm{C}_{\text {INTEGRATION }}\right)=1 /\left(\mathrm{f}_{\mathrm{s}} \times 100 \mathrm{pF}\right)
$$

For $\mathrm{C}_{\text {INTEGRAtIon }}=100 \mathrm{pF}, \mathrm{R}_{\text {program }}$ is calculated below:

| $\boldsymbol{f}_{\mathbf{s}}$ | $\boldsymbol{R}_{\text {PROGRAM }}$ |
| :--- | :--- |
| 10 kHz | $1 \mathrm{M} \Omega$ |
| 1 kHz | $10 \mathrm{M} \Omega$ |
| 100 Hz | $100 \mathrm{M} \Omega$ |
| 60 Hz | $167 \mathrm{M} \Omega$ |
| 50 Hz | $200 \mathrm{M} \Omega$ |
| 10 Hz | $1 \mathrm{G} \Omega$ |

At the end of the integration cycle, the Hold switch of the ACF2101 is opened to hold a constant value at the output of the ACF2101. The constant value output voltage of the ACF2101 is transferred onto a 10 nF capacitor by closing the ACF2101's Select switch. The Select switch is then opened which holds the voltage on the 10 nF capacitor during the next integration cycle and creates a DC output. With this operation, the Select switch of the ACF2101 and the 10 nF capacitor form a Sample/Hold (S/H) circuit. The OPA2107 is used to buffer the Sample/Hold output. The charge injection of the Select switch creates a small offset voltage, of approximately 1 mV in this example. The 10 nF capacitor was chosen as a large value to minimize this offset voltage.
After the Select switch opens, the ACF2101 is reset by momentarily closing the Reset switch. The ACF2101's Hold switch is then closed to begin another integration cycle. During the period of time that the Hold switch is open, the input signal current is stored on the input capacitance of the sensor $\left(\mathrm{C}_{\mathrm{IN}}\right)$. During this time, the input signal current creates a voltage across the sensor. This voltage should be kept below 500 mV . When the Hold switch is closed, the charge that has collected on $\mathrm{C}_{\mathrm{iN}}$ will be transferred to the integration capacitor, $\mathrm{C}_{\text {integration }}$, with no loss of signal. Therefore, one integration cycle ends and the next integration cycle begins when the Hold switch is opened.
If $100 \%$ of signal acquisition is not required, or not wanted, the Hold switch may be left closed, or the direct input to the ACF2101 used. In this mode of operation, an integration cycle ends when the Select switch is opened and the next integration cycle begins when the Reset switch is opened.

Figure 11 shows a simple digital pattern generator which can be used to create the timing signals to control the ACF2101 circuit of Figure 10. This circuit creates signals to control the Select, Reset and Hold switches at a rate controlled by the frequency of $f_{s}$. Figure 9 shows the timing diagram for these circuits.

In a sampled data system, the output of the ACF2101 at the output of the Select switch can be converted to digital when the ACF2101 is in the Hold mode. In this situation, of course, the 10 nF capacitor and the OPA2107 op amp are not required.


FIGURE 9. ACF2101 Current-to-Voltage Converter Timing Diagram.


FIGURE 10. Programmable Current-to-Voltage Converter.


FIGURE 11. Timing Generator.
ated by the voltage source in series with the resistor. $\mathrm{C}_{1}$ is selected so that the maximum voltage does not exceed 0.4 V . When the Hold switch is closed again, the charge collected by $C_{1}$ is transferred to the integration capacitor. $D_{1}$ will divert the charge being generated by the voltage source and resistor to ground. When the Hold switch closes again, the charge stored on the parasitic capacitor of the diode is transferred to the integration capacitor. $\mathrm{D}_{1}$ should be selected so that the on voltage of the diode does not exceed 0.4 V .

## DEMONSTRATION BOARD AND MACROMODEL

Demonstration boards are available to speed prototyping. The demonstration board, DEM-ACF2101BP-C includes a programmable timing generator making it easy to do a quick evaluation.
A Spice-based macromodel is also available. Request AB-020 for application note and Burr-Brown's Spice Macromodel diskette.

## VOLTAGE INPUT EXAMPLE

Figure 12 illustrates the use of the ACF2101 with a voltage input. This approach is useful in applications where a constant current source is needed. For example, the ACF2101 can be configured in a bipolar mode by using the current can be configured in a bipolar mode by using the current
generated by a voltage reference as an offset current. In the example in Figure 12, a 10V reference (REF102) is used in series with a $400 \mathrm{k} \Omega$ resistor to generate a constant $+25 \mu \mathrm{~A}$ input current to the ACF2101. The ACF2101 will operate as expected in this configuration except in the Hold mode. When the Hold switch is opened, the input to the ACF2101 When the Hold switch is opened, the input to the ACF2101
becomes high impedance and consequently the Sw In node will try to go to 10 V . The Hold switch is specified to have a withstand voltage of +0.5 V . When the voltage at the Sw In node exceeds +0.5 V the Hold switch will begin to conduct again. This will not cause damage to the switch, however, the output will start to unexpectedly integrate again. The addition of either $C_{1}$ or $D_{1}$ in the circuit is critical for proper Hold mode operation. $\mathrm{C}_{1}$ will divert the charge being gener.


FIGURE 12. Using the ACF2101 with a Voltage Source.

## ANALOG DIVIDER

## FEATURES

HIGH ACCURACY: 0.25\% Maximum Error, 40:1 Denominator Range

- TWO-QUADRANT OPERATION Dedicated Log-Antilog Technique
- EASY TO USE

Laser-trimmed to Specified Accuracy No External Resistors Needed

- LOW COST
- DIP PACKAGE


## DESCRIPTION

The DIV100 is a precision two-quadrant analog divider offering superior performance over a wide range of denominator input. Its accuracy is nearly two orders of magnitude better than multipliers used for division. It consists of four operational amplifiers and logging transistors integrated into a single monolithic circuit and a laser-trimmed, thin-film resistor network. The electrical characteristics of these devices offer the user guaranteed accuracy without the need for external adjustment - the DIV100 is a complete, single package analog divider.

## APPLICATIONS

- DIVISION
- SQUARE ROOT
- RATIOMETRIC MEASUREMENT
- PERCENTAGE COMPUTATION
- TRANSDUCER AND BRIDGE LINEARIZATION
- AUTOMATIC LEVEL AND GAIN CONTROL - Voltage controlled amplifiers
- ANALOG SIMULATION

For those applications requiring higher accuracy than the DIV100 specifies, the capability for optional adjustment is provided. These adjustments allow the user to set scale factor, feedthrough, and outputreferred offsets for the lowest total divider error.

The DIV100 also gives the user a precision, tempera-ture-compensated reference voltage for external use.
Designers of industrial process control systems, analytical instruments, or biomedical instrumentation will find the DIV100 easy to use and also a low cost, but highly accurate solution to their analog divider applications.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP . Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $V_{C C}= \pm 15 \mathrm{VDC}$, unless otherwise specified.

| PARAMETER | CONDITIONS | DIV100HP |  |  | DIV100JP |  |  | DIV100KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TRANSFER FUNCTION |  | $\mathrm{V}_{0}=10 \mathrm{~N} / \mathrm{D}$ |  |  |  |  |  |  |  |  |  |
| ACCURACY <br> Total Error Initial vs Temperature <br> vs Supply <br> Warm-up TIme to Rated Performace | $\begin{gathered} R_{L} \geq 10 \mathrm{k} \Omega \\ 0.25 \mathrm{~V} \leq \mathrm{D} \leq 10 \mathrm{~V}, \mathrm{~N} \leq\|\mathrm{D}\| \\ 1 \mathrm{~V} \leq \mathrm{D} \leq 10 \mathrm{~V}, \mathrm{~N} \leq\|\mathrm{D}\| \\ 0.25 \mathrm{~V} \leq \mathrm{D} \leq 1 \mathrm{~V}, \mathrm{~N} \leq\|\mathrm{D}\| \\ 0.25 \mathrm{~V} \leq \mathrm{D} \leq 10 \mathrm{~V}, \mathrm{~N} \leq\|\mathrm{D}\| \end{gathered}$ |  | $\begin{gathered} 0.7 \\ 0.02 \\ 0.06 \\ 0.15 \\ 5 \end{gathered}$ | $\begin{gathered} 1.0 \\ 0.05^{(2)} \\ 0.2^{(2)} \end{gathered}$ |  | $0.3$ | 0.5 $*$ $*$ |  | 0.2 $*$ $*$ $*$ | $\begin{gathered} 0.25 \\ * \\ * \end{gathered}$ | \% $\mathrm{FSO}^{(1)}$ <br> $\%$ FSO $/{ }^{\circ} \mathrm{C}$ <br> $\%$ FSO $/{ }^{\circ} \mathrm{C}$ <br> \% FSO/\% <br> Minutes |
| AC PERFORMANCE <br> Small-Signal Bandwidth 0.5\% Amplitude Error <br> $0.57^{\circ}$ Vector Error <br> Full-Power Bandwidth <br> Slew Rate <br> Settling Time <br> Overload Recovery | $\begin{gathered} \mathrm{D}=+10 \mathrm{~V} \\ -3 \mathrm{~dB} \end{gathered}$ <br> Small-Signal <br> Small-Signal $\begin{aligned} \mathrm{V}_{\mathrm{O}} & = \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}= \pm 5 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{D}} & = \pm 10 \mathrm{~V}, \mathrm{I}_{0}= \pm 5 \mathrm{~mA} \\ \varepsilon & =1 \%, \Delta \mathrm{~V}_{\mathrm{O}}=20 \mathrm{~V} \end{aligned}$ <br> 50\% Output Overload |  | $\begin{gathered} 350 \\ 15 \\ 1000 \\ 30 \\ 2 \\ 15 \\ 4 \end{gathered}$ |  |  |  |  |  |  |  | kHz <br> kHz <br> Hz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| INPUT CHARACTERISTICS <br> Input Voltage Range <br> Numerator <br> Denominatior Input Resistance | $\begin{gathered} \mathrm{N} \leq\|\mathrm{D}\| \\ \mathrm{D} \geq+250 \mathrm{mV} \\ \text { Either Input } \end{gathered}$ | $\begin{aligned} & \pm 10 \\ & \pm 10 \end{aligned}$ | 25 |  | * | * |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{k} \Omega \end{gathered}$ |
| OUTPUT CHARACTERISTICS <br> Full-Scale Output <br> Rated Output <br> Voltage <br> Current <br> Current Limit <br> Positive <br> Negative | $\begin{aligned} & \mathrm{I}_{0}= \pm 5 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \pm 10 \\ \\ \pm 10 \\ \pm 5 \end{gathered}$ | $\begin{aligned} & 15 \\ & 19 \end{aligned}$ | $\begin{aligned} & 20^{(2)} \\ & 23^{(2)} \end{aligned}$ |  | * |  |  | * |  | $\begin{gathered} V \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \hline \end{gathered}$ |
| OUTPUT NOISE VOLTAGE $\begin{aligned} \mathrm{f}_{\mathrm{B}} & =10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ \mathrm{D} & =+10 \mathrm{~V} \\ \mathrm{D} & =+250 \mathrm{mV} \end{aligned}$ | $\mathrm{N}=0 \mathrm{~V}$ |  | $\begin{gathered} 370 \\ 1 \end{gathered}$ |  |  | * |  |  | * |  | $\mu$ Vrms mVrms |
| REFERENCE VOLTAGE CHARACT <br> Output Voltage <br> Initial <br> vs Supply <br> Temperature Coefficient <br> Output Resistance | ERISTICS, $R_{L} \geq 10 M \Omega$ <br> At $25^{\circ} \mathrm{C}$ | $6.5{ }^{(2)}$ | $\begin{gathered} 6.8 \\ \pm 25 \\ \pm 50 \\ 3 \end{gathered}$ | $7.1^{(2)}$ | * | ** | * | * | * | * | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{k} \Omega \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS <br> Rated Voltage Operating Range <br> Quiescent Current <br> Postive Supply <br> Negative Supply | Derated Performance | $\pm 12$ | $\pm 15$ $\begin{aligned} & 5 \\ & 8 \end{aligned}$ | $\begin{gathered} \pm 20 \\ 7^{(2)} \\ 10^{(2)} \end{gathered}$ | * |  |  | * |  | * | VDC VDC <br> mA <br> mA |
| TEMPERATURE RANGE <br> Specification Operating Temperature Storage | Derated Performance | $\begin{gathered} 0 \\ -25 \\ -40 \end{gathered}$ |  | $\begin{aligned} & +70 \\ & +85 \\ & +85 \end{aligned}$ | * |  | * | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Same as DIV100HP.
NOTES: (1) FSO is the abbreviation for Full Scale Output. (2) This parameter is untested and is not guaranteed. This specifcation is established to a $90 \%$ confidence level.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

## PIN CONFIGURATION



## ORDERING INFORMATION

| MODEL | TEMPERATURE <br> RANGE | TOTAL INITIAL <br> ERROR (\% FSO) |
| :---: | :---: | :---: |
| DIV100HP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 1.0 |
| DIV100JP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0.5 |
| DIV100KP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0.25 |

## ABSOLUTE MAXIMUM RATINGS

Supply ........................................................................................ $\pm 20 V D C$

Input Voltage Range ${ }^{(2)}$. $\pm 20 \mathrm{VDC}$
Storage Temperature Range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Operating Temperature Range $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) .. $+300^{\circ} \mathrm{C}$
Output Short-Circuit Duration ${ }^{(1,3)}$ Continuous
Junction Temperature $\ldots+175^{\circ} \mathrm{C}$
NOTES: (1) See General Information section for discussion. (2) For supply voltages less than $\pm 20 \mathrm{VDC}$, the absolute maximum input voltage is equal to the supply voltage. (3) Short-circuit may be to ground only. Rating applies to an ambient temperature of $+38^{\circ} \mathrm{C}$ at rated supply voltage.

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| DIV100HP | 14-Pin DIP | 105 |
| DIV100JP | 14-Pin DIP | 105 |
| DIV100KP | 14-Pin DIP | 105 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, V_{C C}= \pm 15 \mathrm{VDC}$, unless otherwise specified.


# For Immediate Assistance, Contact Your Local Salesperson 

TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$, unless otherwise specified.







## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$, unless otherwise specified.







## DEFINITIONS

## TRANSFER FUNCTION

The ideal transfer function for the DIV100 is:

$$
\mathrm{V}_{\mathrm{OUT}}=10 \mathrm{~N} / \mathrm{D}
$$

where: $\mathrm{N}=$ Numerator input voltage
$\mathrm{D}=$ Denominator input voltage
$10=$ Internal scale factor
Figure 1 shows the operating region over the specified numerator and denominator ranges. Note that below the minimum denominator voltage $(250 \mathrm{mV})$ operation is undefined.


FIGURE 1. Operating Region.

## ACCURACY

Accuracy is specified as a percentage of full-scale output (FSO). It is derived from the total error specification.

## TOTAL ERROR

Total error is the deviation of the actual output from the ideal quotient $10 \mathrm{~N} / \mathrm{D}$ expressed in percent of FSO $(10 \mathrm{~V})$; e.g., for the DIV100K:

$$
\mathrm{V}_{\mathrm{OUT} \text { (ACTUAL) }}=\mathrm{V}_{\text {OUT (IDEAL) }} \pm \text { total error, }
$$

where: Total error $=0.25 \%, \mathrm{FSO}=25 \mathrm{mV}$.
It represents the sum of all error terms normally associated with a divider: numerator nonlinearity, denominator nonlinearity, scale-factor error, output-referred numerator and denominator offsets, and the offset due to the output amplifier. Individual errors are not specified because it is their sum that affects the user's application.

## SMALL-SIGNAL BANDWIDTH

Small-signal bandwidth is the frequency the output drops to $70 \%(-3 \mathrm{~dB})$ of its DC value. The input signal must be low enough in amplitude to keep the divider's output from becoming slew-rate limited. A rule-of-thumb is to make the output voltage $100 \mathrm{mVp}-\mathrm{p}$, when testing this parameter. Small-signal bandwidth is directly proportional to denominator magnitude as described in the Typical Performance Curves.

## 0.5\% AMPLITUDE ERROR

At high frequencies the input-to-output relationship is a complex function that produces both a magnitude and vector error. The $0.5 \%$ amplitude error is the frequency at which the magnitude of the output drops $0.5 \%$ from its DC value.

## $0.57^{\circ}$ VECTOR ERROR

The $0.57^{\circ}$ vector error is the frequency at which a phase error of 0.01 radians occurs. This is the most sensitive measure of dynamic error of a divider.

## LINEARITY

Defining linearity for a nonlinear device may seem unnecessary; however, by keeping one input constant the output becomes a linear function of the remaining input. The denominator is the input that is held fixed with a divider. Nonlinearities in a divider add harmonic distortion to the output in the amount of:

Percent Distortion $\approx \frac{\text { Percent Nonlinearity }}{\sqrt{2}}$

## FEEDTHROUGH

Feedthrough is the signal at the output for any value of denominator within its rated range, when the numerator input is zero. Ideally, the output should be zero under this condition.

## GENERAL INFORMATION

## WIRING PRECAUTIONS

In order to prevent frequency instability due to lead inductance of the power supply lines, each power supply should be bypassed. This should be done by connecting a $10 \mu \mathrm{~F}$ tantalum capacitor in parallel with a 1000 pF ceramic capacitor from the $+\mathrm{V}_{\mathrm{CC}}$ and $-\mathrm{V}_{\mathrm{CC}}$ pins to the power supply common. The connection of these capacitors should be as close to the DIV100 as practical.

## CAPACITIVE LOADS

Stable operation is maintained with capacitive loads of up to 1000 pF , typically. Higher capacitive loads can be driven if a $22 \Omega$ carbon resistor is connected in series with the DIV100's output.

## OVERLOAD PROTECTION

The DIV100 can be protected against accidental power supply reversal by putting a diode (1N4001 type) in series with each power supply line as shown in Figure 2. This precaution is necessary only in power systems that momentarily reverse polarity during turn-on or turn-off.
If this protection circuit is used, the accuracy of the DIV100 will be degraded by the power supply sensitivity specifica-


FIGURE 2. Overload Protection Circuit.
tion. No other overload protection circuit is necessary. Inputs are internally protected against overvoltages and they are current-limited by at least a $10 \mathrm{k} \Omega$ series resistor. The output is protected against short circuits to power supply common only.

## STATIC SENSITIVITY

No special handling is required. The DIV100 does not use MOS-type transistors. Furthermore, all external leads are protected by resistors against low energy electrostatic discharge (ESD).

## INTERNAL POWER DISSIPATION

Figure 3 is the thermal model for the DIV100 where:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{DQ}} & =\text { Quiescent power dissipation } \\
& =1+\mathrm{V}_{\mathrm{CC}} / \mathrm{I}_{+\mathrm{QUIESCENT}}+1-\mathrm{V}_{\mathrm{CC}} \mid \mathrm{I}_{\text {-QUIESCENT }} \\
\mathrm{P}_{\mathrm{DX}} & =\text { Worst case power dissipation in the output } \\
& \text { transistor } \\
& =\mathrm{V}_{\mathrm{CC}} / 2 \mathrm{R}_{\mathrm{LOAD}} \text { (for normal operation) } \\
& =\mathrm{V}_{\mathrm{CC}} \mathrm{I}_{\mathrm{OUTPUT} \text { Limr }} \text { (for short-circuit) } \\
\mathrm{T}_{\mathrm{J}} & =\mathrm{Junction} \text { temperature (output loaded) } \\
\mathrm{T}_{\mathrm{J}}^{*} & =\text { Junction temperature (no load) } \\
\mathrm{T}_{\mathrm{C}} & =\text { Case temperature } \\
\mathrm{T}_{\mathrm{A}} & =\text { Ambient temperature } \\
\theta & =\text { Thermal resistance }
\end{aligned}
$$

This model is a multiple power source model to provide a more accurate simulation.

The model in Figure 3 must be used in conjunction with the DIV100's absolute maximum ratings of internal power dissipation and junction temperature to determine the derated power dissipation capability of the package.


FIGURE 3. DIV100 Thermal Model.

As an example of how to use this model, consider this problem:

Determine the highest ambient temperature at which the DIV100 may be operated with a continuous short circuit to ground. $\mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$.

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{D}(\mathrm{MAX})}=600 \mathrm{~mW} . \mathrm{T}_{\mathrm{I}(\mathrm{MAX})}=+175^{\circ} \mathrm{C} . \\
& \mathrm{T}_{\mathrm{A}}= \mathrm{T}_{\mathrm{J}(\mathrm{MAX})}-\mathrm{P}_{\mathrm{DQ}}\left(\theta_{2}+\theta_{3}\right)-\mathrm{P}_{\mathrm{DX}(\text { SHORT - CIRCUIT) }} \\
&\left(\theta_{1}+\theta_{2}+\theta_{3}\right) \\
&= 175^{\circ} \mathrm{C}-18^{\circ} \mathrm{C}-119^{\circ} \mathrm{C}=38^{\circ} \mathrm{C} \\
& \mathrm{P}_{\mathrm{D}(\text { ACTUAL })}= \mathrm{P}_{\mathrm{DQ}}+\mathrm{P}_{\mathrm{DX}(\text { SHORT }} \text { CIRCUT) } \\
& \leq \mathrm{P}_{\mathrm{D} \text { (MAX) }} \\
& 255 \mathrm{~mW}+345 \mathrm{~mW}=600 \mathrm{~mW}
\end{aligned}
$$

The conclusion is that the device will withstand a shortcircuit up to $\mathrm{T}_{\mathrm{A}}=+38^{\circ} \mathrm{C}$ without exceeding either the $175^{\circ} \mathrm{C}$ or 600 mW absolute maximum limits.

## LIMITING OUTPUT VOLTAGE SWING

The negative output voltage swing should be limited to $\pm 11 \mathrm{~V}$, maximum, to prevent polarity inversion and possible system instability. This should be done by limiting the input voltage range.

## THEORY OF OPERATION

The DIV100 is a log-antilog divider consisting of four operational amplifiers and four logging transistors integrated into a single monolithic circuit. Its basic principal of operation can be seen by an analysis of the circuit in Figure 4.

The logarithmic equation for a bipolar transistor is:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{BE}}=\mathrm{V}_{\mathrm{T}} \ln \left(\mathrm{I}_{\mathrm{C}} / \mathrm{I}_{\mathrm{S}}\right), \tag{1}
\end{equation*}
$$

where: $V_{T}=k T / q$
$\mathrm{k}=$ Boltzmann's constant $=1.381 \times 10^{-23}$
$\mathrm{T}=$ Absolute temperature in degrees Kelvin
$\mathrm{q}=$ Electron charge $=1.602 \times 10^{-19}$
$\mathrm{I}_{\mathrm{C}}=$ Collector current
$I_{S}=$ Reverse saturation current


FIGURE. 4 One-Quadrant Log-Antilog Divider.


FIGURE 5. DIV100 Two-Quadrant Log-Antilog Circuit.

Applying equation (1) to the four logging transistors gives:
For $Q_{1}$ :

$$
\mathrm{V}_{\mathrm{BE}}=\mathrm{V}_{\mathrm{B}}-\mathrm{V}_{\mathrm{E}}=\mathrm{V}_{\mathrm{T}}\left[\ln \left(\mathrm{~V}_{\mathrm{REP}} / \mathrm{R}_{\mathrm{X}}-\ln \mathrm{I}_{\mathrm{S}}\right]\right.
$$

This leads to:

$$
\mathrm{V}_{1}=-\mathrm{V}_{\mathrm{T}}\left[\ln \left(\mathrm{~V}_{\mathrm{REF}} / \mathrm{R}_{\mathrm{X}}-\ln \mathrm{I}_{\mathrm{S}}\right]\right.
$$

For $\mathrm{Q}_{2}$ :

$$
\mathrm{V}_{1}-\mathrm{V}_{2}=\mathrm{V}_{\mathrm{T}}\left[\ln \left(\mathrm{~V}_{\mathrm{N}} / \mathrm{R}_{\mathrm{N}}\right)-\ln \mathrm{I}_{\mathrm{S}}\right]
$$

For $\mathrm{Q}_{3}$ :

$$
\mathrm{V}_{3}=-\mathrm{V}_{\mathrm{T}}\left[\ln \left(\mathrm{~V}_{\mathrm{D}} / \mathrm{R}_{\mathrm{D}}\right)-\ln \mathrm{I}_{\mathrm{S}}\right]
$$

We have now taken the logarithms of the input voltage $V_{\text {REF }}$, $\mathrm{V}_{\mathrm{N}}$, and $\mathrm{V}_{\mathrm{D}}$. Applying equation (1) to $\mathrm{Q}_{4}$ gives:

$$
\mathrm{V}_{3}-\mathrm{V}_{2}=\mathrm{V}_{\mathrm{T}}\left[\ln \left(\mathrm{~V}_{\mathrm{o}} / \mathrm{R}_{\mathrm{o}}\right)-\ln \mathrm{I}_{\mathrm{S}}\right] .
$$

Assume $V_{T}$ and $I_{S}$ are the same for all four transistors (a reasonable assumption with a monolithic IC). Solving this last equation in terms of the previously defined variables and taking the antilogarithm of the result yields:

$$
\begin{equation*}
V_{o}=\frac{V_{R E F} V_{N} R_{0} R_{D}}{V_{D} R_{X} R_{N}} \tag{2}
\end{equation*}
$$

In the DIV100 $\mathrm{V}_{\text {REF }}=6.6 \mathrm{~V}, \mathrm{R}_{\mathrm{O}}=\mathrm{R}_{\mathrm{N}}=\mathrm{R}_{\mathrm{D}}$, and $\mathrm{R}_{\mathrm{X}}$ is such that the transfer function is:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{o}}=10 \mathrm{~N} / \mathrm{D} \tag{3}
\end{equation*}
$$

where: $\mathrm{N}=$ Numerator Voltage
$\mathrm{D}=$ Denominator Voltage
Figure 5 is a more detailed circuit diagram for the DIV100. In addition to the circuitry included in Figure 3, it also shows the resistors $\left(\mathrm{R}_{3}, \mathrm{R}_{4}, \mathrm{R}_{8}, \mathrm{R}_{9}\right.$, and $\left.\mathrm{R}_{10}\right)$ used for level-shifting. This converts the DIV100 to a two-quadrant divider.
The implementation of the transfer function in equation (3) is done using devices with real limitations. For example, the value of the $D$ input must always be positive. If it isn't, $Q_{3}$ will no longer conduct, $\mathrm{A}_{3}$ will become open loop, and its output and the DIV100 output will saturate. This limitation is further restricted in that if the $D$ input is less than +250 mV the errors will become substantial. It will still function, but its accuracy will be less.

Still another limitation is that the value of the N input must always be equal to or less than the absolute value of the D input. From equation (3) it can be seen that if this limitation is not met, $\mathrm{V}_{\mathrm{o}}$ will try to be greater than the 10 V output voltage limit of $\mathrm{A}_{4}$.
A limitation that may not be obvious is the effect of source resistance. If the numerator or denominator inputs are driven from a source with more than $10 \Omega$ of output resistance, the resultant voltage divider will cause a significant output error. This voltage divider is formed by the source resistance and the DIV100 input resistance. With $\mathrm{R}_{\text {source }}=10 \Omega$ and $\mathrm{R}_{\text {INPUT (Divi00) }}=25 \mathrm{k} \Omega$ an error of $0.04 \%$ results. This means that the best performance of the DIV100 is obtained by driving its inputs from operational amplifiers.
Note that the reference voltage is brought out to pins 7 and 8. This gives the user a precision, temperature-compensated reference for external use. Its open-circuit voltage is +6.8 VDC , typically. Its Thevenin equivalent resistance is $3 \mathrm{k} \Omega$. Since the output resistance is a relatively high value, an operational amplifier is necessary to buffer this source as shown in Figure 6. The external amplifier is necessary because current drawn through the $3 \mathrm{k} \Omega$ resistor will effect the DIV100 scale factor.


FIGURE 6. Buffered Precision Voltage Reference.

## OPTION ADJUSTMENTS

Figure 7 shows the connections to make to adjust the DIV100 for significantly better accuracy over its 40 -to-1 denominator range.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

The adjustment procedure is:

1. Begin with $R_{1}, R_{2}$ and $R_{3}$ set to their mid-position.
2. With $|\mathrm{N}|=\mathrm{D}=10.000 \mathrm{~V}, \pm 1 \mathrm{mV}$, adjust $\mathrm{R}_{1}$ for $\mathrm{V}_{\mathrm{O}}=+10.000 \mathrm{~V}, \pm 1 \mathrm{mV}$. This sets the scale factor.
3. Set D to the minimum expected denominator voltage. With $\mathrm{N}=-\mathrm{D}$, adjust $\mathrm{R}_{2}$ for $\mathrm{V}_{\mathrm{O}}=-10.000 \mathrm{~V}$. This adjusts the output referred denominator offset errors.
4. With D still at its minimum expected value, make $\mathrm{N}=$ D. Adjust $\mathrm{R}_{3}$ for $\mathrm{V}_{\mathrm{O}}=10.000 \mathrm{~V}$. This adjusts the output referred offset errors.
5. Repeat steps 2-4 until the best accuracy is obtained.


FIGURE 7. Connection Diagram for Optional Adjustments.

## TYPICAL APPLICATIONS

## CONNECTION DIAGRAM

Figure 8 is applicable to each application discussed in this section, except the square root mode.


FIGURE 8. Connection Diagram-Divide Mode.

## RATIOMETRIC MEASUREMENT

The DIV100 is useful for ratiometric measurements such as efficiency, elasticity, stress, strain, percent distortion, impedance magnitude, and fractional loss or gain. These ratios may be made for instantaneous, average, RMS, or peak values.

The advantage of using the DIV100 can be illustrated from the example shown in Figure 9.
The LVDT (Linear Variable Differential Transformer) weigh cell measures the force exerted on it by the weight of the material in the container. Its output is a voltage proportional to:

$$
\mathrm{W}=\frac{\mathrm{Fg}}{\mathrm{a}}
$$

where: $\mathrm{W}=$ Weight of material
F = Force
$\mathrm{g}=$ Acceleration due to gravity
$\mathrm{a}=$ Acceleration (acting on body of weight W )


FIGURE 9. Weighing System - Fractional Loss.
In a fractional loss weighting system, the initial value of the material can be determined by the volume of the container and the density of the material. If this value is then held on the D-input to the DIV100 for some time interval, the DIV100 output will be a measure of the instantaneous fractional loss:

$$
\text { Loss }(\mathrm{L})=\mathrm{W}_{\text {instantaneous }} / \mathrm{W}_{\text {inttial }}
$$

Note that by using the DIV100 in this application the common physical parameters of $g$ and a have been eliminated from the measurement, thus eliminating the need for precise system calibration.
The output from a ratiometric measuring system may also be used as a feedback signal in an adaptive process controi system. A common application in the chemical industry is in the ratio control of a gas and liquid flow as illustrated in Figure 10.

## PERCENTAGE COMPUTATION

A variation of the direct ratiometric measurements previously discussed is the need for percentage computation. In Figure 11, the DIV100 output varies as the percent deviation of the measured variable to the standard.

## time averaging

The circuit in Figure 12 overcomes the fixed averaging interval and crude approximation of more conventional time averaging schemes.

## BRIDGE LINEARIZATION

The bridge circuit in Figure 13 is fundamental to pressure, force, strain and electrical measurements. It can have one or


FIGURE 10. Ratio Control of Water to Hydrochloric Gas.
more active arms whose resistance is a function of the physical quantity, property, or condition that is being measured; e.g., force of compression. For the sake of explanation, the bridge in Figure 13 has only one active arm.
The differential output voltage $V_{B A}$ is:

$$
\mathrm{V}_{\mathrm{BA}}=\mathrm{V}_{\mathrm{B}}-\mathrm{V}_{\mathrm{A}} \frac{-\mathrm{V}_{\mathrm{EX}} \delta}{2(2+\delta)}
$$

a nonlinear function of the resistance change in the active arm. This nonlinearity limits the useful span of the bridge to perhaps $\pm 10 \%$ variation in the measured parameter.
Bridge linearization is accomplished using the circuit in Figure 14. The instrumentation amplifier converts the differential output to a single-ended voltage needed to drive the divider. The voltage-divider string makes the numerator and denominator voltages:

$$
\begin{aligned}
& \mathrm{N}=\frac{-\mathrm{V}_{\mathrm{EX}} \delta \mathrm{R}_{\mathrm{IN}}}{\left(2 \mathrm{R}_{1}+3 \mathrm{R}_{\mathrm{IN}}\right)(2+\delta)} ; \text { and }, \\
& \mathrm{D}=\frac{2 \mathrm{~V}_{\mathrm{EX}} \mathrm{R}_{\mathrm{ID}}}{\left(2 \mathrm{R}_{1}+3 \mathrm{R}_{\mathrm{ID}}\right)(2+\delta)}, \text { respectively, }
\end{aligned}
$$

where: $\quad R_{\mathrm{N}_{\mathrm{N}}}=$ DIV100 numerator input resistance

$$
\mathrm{R}_{\mathrm{ID}}=\mathrm{DIV} 100 \text { denominator input resistance }
$$

Applying these voltages to the DIV100 transfer function gives:

$$
\mathrm{V}_{\mathrm{O}}=10 \mathrm{~N} / \mathrm{D}=\frac{\left(2 \mathrm{R}_{1}+3 \mathrm{R}_{\mathrm{ID}}\right)\left(\mathrm{R}_{\mathrm{IN}} \delta\right) 10}{\left(2 \mathrm{R}_{1}+3 \mathrm{R}_{\mathrm{IN}}\right)\left(2 \mathrm{R}_{\mathrm{ID}}\right)}
$$

which reduces to:

$$
\mathrm{V}_{\mathrm{o}}=-5 \delta
$$

if the divider's input resistances are equal.


FIGURE 11. Percentage Computation.


FIGURE 12. Time Averaging Computation Circuit.


FIGURE 13. Bridge Circuit.


FIGURE 14. Bridge Linearization Circuit.

The nonlinearity of the bridge has been eliminated and the circuit output is independent of variations in the excitation voltage.

## AUTOMATIC GAIN CONTROL

A simple AGC circuit using the DIV100 is shown in Figure 15. The numerator voltage may vary both positive and negative. The divider's output is half-wave rectified and filtered by $\mathrm{D}_{1}, \mathrm{R}_{3}$, and $\mathrm{C}_{2}$. It is then compared to the DC reference voltage. If a difference exists, the integrator sends a control signal to the denominator input to maintain a constant output, thus compensating for input voltage changes.

## VOLTAGE-CONTROLLED FILTER

Figure 16 shows how to use the DIV100 in the feedback loop of an integrator to form a voltage-controlled filter. The


FIGURE 15. Automatic Gain Control Circuit.
transfer function is:

$$
\frac{\mathrm{V}_{\mathrm{OUT}}(\mathrm{~S})}{\mathrm{V}_{\mathrm{IN}}(\mathrm{~S})}=\frac{\mathrm{K}}{\tau \mathrm{~S}+1}
$$

where: $K=-R_{2} / R_{1}$

$$
\tau=\frac{10 \mathrm{R}_{3} \mathrm{C}}{\mathrm{~V}_{\mathrm{CONTROL}}}
$$

This circuit may be used as a single-pole low-pass active filter whose cutoff frequency is linearily proportional to the circuit's control voltage.


FIGURE 16. Voltage-Controlled Filter.

## SQUARE ROOT



FIGURE 17. Connection Diagram for Square Root Mode.

## Precision LOGARITHMIC AND LOG RATIO AMPLIFIER

## FEATURES

- ACCURACY
0.37\% FSO max Total Error

Over 5 Decades

- LINEARITY
0.1\% max Log Conformity

Over 5 Decades

- EASY TO USE

Pin-selectable Gains
Internal Laser-trimmed Resistors

- WIDE INPUT DYNAMIC RANGE

6 Decades, 1nA to 1 mA

- HERMETIC CERAMIC DIP


## DESCRIPTION

The LOG100 uses advanced integrated circuit technologies to achieve high accuracy, ease of use, low cost, and small size. It is the logical choice for your logarithmic-type computations. The amplifier has guaranteed maximum error specifications over the full sixdecade input range ( 1 nA to 1 mA ) and for all possible combinations of $I_{1}$ and $I_{2}$. Total error is guaranteed so that involved error computations are not necessary.
The circuit uses a specially designed compatible thinfilm monolithic integrated circuit which contains amplifiers, logging transistors, and low drift thin-film

## APPLICATIONS

- LOG, LOG RATIO AND ANTILOG COMPUTATIONS
- ABSORBANCE MEASUREMENTS
- dATA COMPRESSION
- OPTICAL DENSITY MEASUREMENTS
- DATA LINEARIZATION
- CURRENT AND VOLTAGE INPUTS
resistors. The resistors are laser-trimmed for maximum precision. FET input transistors are used for the amplifiers whose low bias currents (1pA typical) permit signal currents as low as 1nA while maintaining guaranteed total errors of $0.37 \%$ FSO maximum.
Because scaling resistors are self-contained, scale factors of $1 \mathrm{~V}, 3 \mathrm{~V}$ or 5 V per decade are obtained simply by pin selections. No other resistors are required for $\log$ ratio applications. The LOG100 will meet its guaranteed accuracy with no user trimming. Provisions are made for simple adjustments of scale factor, offset voltage, and bias current if enhanced performance is desired.


[^74] Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

ELECTRICAL
$T_{A}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{V}_{c C}= \pm 15 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | CONDITIONS | LOG100JP |  |  | UNITS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| TRANSFER FUNCTION <br> Log Conformity Error ${ }^{(1)}$ Initial <br> Over Temperature <br> K Range ${ }^{(2)}$ <br> Accuracy <br> Temperature Coefficient | Either $I_{1}$ or $I_{2}$ <br> 1 nA to $100 \mu \mathrm{~A}$ ( 5 decades) inA to 1 mA ( 6 decades) 1 nA to $100 \mu \mathrm{~A}$ ( 5 decades) 1 nA to 1 mA ( 6 decades) |  | $\begin{gathered} =\mathrm{K} \text { Log } \\ \\ 0.04 \\ 0.15 \\ 0.002 \\ 0.001 \\ 1,3,5 \\ 0.3 \\ 0.03 \end{gathered}$ | $\begin{gathered} 0.1 \\ 0.25 \end{gathered}$ | $\begin{gathered} \% \\ \% \\ \% /{ }^{\circ} \mathrm{C} \\ \% /{ }^{\circ} \mathrm{C} \\ \text { V/decade } \\ \% \\ \% /{ }^{\circ} \mathrm{C} \end{gathered}$ |  |
| ACCURACY <br> Total Error ${ }^{(3)}$ Initial <br> vs Temperature <br> vs Supply | $\mathrm{K}=1,{ }^{(4)}$ Current Input Operation |  | $\begin{gathered} \pm 0.20 \\ \pm 0.37 \\ \pm 0.28 \\ \pm 0.033 \\ \pm 0.28 \\ \pm 0.51 \\ \pm 1.26 \\ \pm 4.3 \\ \pm 1.5 \\ \pm 0.37 \\ \pm 0.11 \\ \pm 0.61 \\ \pm 0.91 \\ \pm 2.6 \end{gathered}$ | $\begin{aligned} & \pm 55 \\ & \pm 30 \\ & \pm 25 \\ & \pm 20 \\ & \pm 25 \\ & \pm 30 \\ & \pm 37 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} /{ }^{\circ} \mathrm{C} \\ & \mathrm{mV} /{ }^{\circ} \mathrm{C} \\ & \mathrm{mV} /{ }^{\circ} \mathrm{C} \\ & \mathrm{mV} /{ }^{\circ} \mathrm{C} \\ & \mathrm{mV} /{ }^{\circ} \mathrm{C} \\ & \mathrm{mV} /{ }^{\circ} \mathrm{C} \\ & \mathrm{mV} /{ }^{\circ} \mathrm{C} \\ & \mathrm{mV} / \mathrm{V} \\ & \mathrm{mV} / \mathrm{V} \\ & \mathrm{mV} / \mathrm{V} \\ & \mathrm{mV} / \mathrm{V} \\ & \mathrm{mV} / \mathrm{V} \\ & \mathrm{mV} / \mathrm{V} \\ & \mathrm{mV} / \mathrm{V} \end{aligned}$ |  |
| INPUT CHARACTERISTICS (of <br> Offset Voltage <br> Initial <br> vs Temperature <br> Bias Current Initial vs Temperature <br> Voltage Noise <br> Current Noise | and $A_{2}$ ) <br> 10 Hz to 10 kHz, RTI 10 Hz to 10 kHz, RTI |  | $\begin{array}{r}  \pm 0.7 \\ \pm 80 \end{array}$ <br> 1 <br> es Ever $\begin{gathered} 3 \\ 0.5 \\ \hline \end{gathered}$ | $\pm 5$ $5^{(5)}$ | $\begin{gathered} \begin{array}{c} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{array} \\ \mathrm{pA} \\ \mu \mathrm{Vrms} \\ \mathrm{pArms} \end{gathered}$ | 7 3 0 |
| AC PERFORMANCE <br> 3dB Response ${ }^{(6)}, I_{2}=10 \mu \mathrm{~A}$ <br> 1nA <br> $1 \mu \mathrm{~A}$ <br> $10 \mu \mathrm{~A}$ <br> 1 mA <br> Step Response ${ }^{(6)}$ <br> Increasing <br> $1 \mu \mathrm{~A}$ to 1 mA <br> 100 nA to $1 \mu \mathrm{~A}$ <br> 10 nA to 100 nA <br> Decreasing <br> 1 mA to $1 \mu \mathrm{~A}$ <br> $1 \mu \mathrm{~A}$ to 100 nA <br> 100 nA to 10 nA | $\begin{aligned} \mathrm{C}_{\mathrm{C}} & =4500 \mathrm{pF} \\ \mathrm{C}_{\mathrm{C}} & =150 \mathrm{pF} \\ \mathrm{C}_{\mathrm{c}} & =150 \mathrm{pF} \\ \mathrm{C}_{\mathrm{c}} & =50 \mathrm{pF} \end{aligned}$ $C_{c}=150 \mathrm{pF}$ $C_{c}=150 \mathrm{pF}$ |  | $\begin{gathered} 0.11 \\ 38 \\ 27 \\ 45 \\ \\ 11 \\ 7 \\ 110 \\ \\ 45 \\ 20 \\ 550 \end{gathered}$ |  | kHz <br> kHz <br> kHz <br> kHz <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ | $\begin{aligned} & \frac{2}{4} \\ & \frac{1}{4} \\ & \frac{1}{6} \\ & \hline \end{aligned}$ |
| OUTPUT CHARACTERISTICS <br> Fuil Scale Output (FSO) <br> Rated Output <br> Voltage <br> Current <br> Current Limit <br> Positive <br> Negative <br> Impedance | $\begin{aligned} & \mathrm{I}_{\text {out }}= \pm 5 \mathrm{~mA} \\ & \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \pm 10 \\ \pm 10 \\ \pm 5 \end{gathered}$ | $\begin{gathered} 12.5 \\ 15 \\ 0.05 \end{gathered}$ |  | V <br> V <br> mA <br> mA <br> mA <br> $\Omega$ |  |

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{V}_{\mathrm{cC}}= \pm 15 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | CONDITIONS | LOG100JP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| POWER SUPPLY REQUIREMENTS <br> Rated Voltage Operating Range Quiescent Current | Derated Performance | $\pm 12$ | $\begin{gathered} \pm 15 \\ \pm 7 \end{gathered}$ | $\begin{gathered} \pm 18 \\ \pm 9 \end{gathered}$ | VDC VDC mA |
| AMBIENT TEMPERATURE RANGE <br> Specification <br> Operating Range <br> Storage | Derated Performance | $\begin{gathered} 0 \\ -25 \\ -40 \end{gathered}$ |  | $\begin{aligned} & +70 \\ & +85 \\ & +85 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES: (1) Log Conformity Error is the peak deviation from the best-fit straight line of the $\mathrm{V}_{\text {out }}$ vs $\log \mathrm{I}_{\mathbb{N}}$ curve expressed as a percent of peak-to-peak full scale output. (2) May be trimmed to other values. See Applications section. (3) The worst-case Total Error for any ratio of $\mathrm{I}_{1} / \mathrm{I}_{2}$ is the largest of the two errors when $I_{1}$ and $I_{2}$ are considered separately. (4) Total Error at other values of $K$ is $K$ times Total Error for $K=1$. (5) Guaranteed by design. Not directly measurable due to amplifier's committed configuration. (6) 3 dB and transient response are a function of both the compensation capacitor and the level of input current. See Typical Performance Curves.

## ABSOLUTE MAXIMUM RATINGS



SCALE FACTOR PIN CONNECTIONS

| K, V/DECADE | CONNECTIONS |
| :---: | :---: |
| 5 | 5 to 7 |
| 3 | 4 to 7 |
| 1.9 | 4 and 5 to 7 |
| 1 | 3 to 7 |
| 0.85 | 3 and 5 to 7 |
| 0.77 | 3 and 4 to 7 |
| 0.68 | 3 and 4 and 5 to 7 |

## FREQUENCY COMPENSATION



ORDERING INFORMATION

| MODEL | PACKAGE | SPECIFIED <br> TEMPERATURE <br> RANGE |
| :--- | :---: | :---: |
| LOG100JP | 14-Pin Hermetic Ceramic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

PIN CONFIGURATION

## Bottom View



## ELECTROSTATIC DISCHARGE SENSITIVITY

Any integral circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| LOG100JP | 14-Pin Hermetic Ceramic DIP | $148^{(2)}$ |

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book. (2) During 1994, the package was changed from plastic to hermetic ceramic. Pinout, model number, and specifications remained unchanged.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$, unless otherwise noted.







## THEORY OF OPERATION

The base-emitter voltage of a bipolar transistor is

$$
\begin{equation*}
\mathrm{V}_{\mathrm{BE}}=\mathrm{V}_{\mathrm{T}} \ln \frac{\mathrm{I}_{\mathrm{C}}}{\mathrm{I}_{\mathrm{S}}} \quad \text { where: } \mathrm{V}_{\mathrm{T}}=\frac{\mathrm{KT}}{\mathrm{q}} \tag{1}
\end{equation*}
$$

$\mathrm{K}=$ Boltzman's constant $=1.381 \times 10^{-23}$
$\mathrm{T}=$ Absolute temperature in degrees Kelvin
$\mathrm{q}=$ Electron charge $=1.602 \times 10^{-19}$ Coulombs
$\mathrm{I}_{\mathrm{C}}=$ Collector current
$I_{s}=$ Reverse saturation current
From the circuit in Figure 1, we see that

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OUT}}^{\prime}=\mathrm{V}_{\mathrm{BE}_{1}}-\mathrm{V}_{\mathrm{BE}_{2}} \tag{2}
\end{equation*}
$$

Substituting (1) into (2) yields

$$
\begin{equation*}
\mathrm{V}_{\text {our }}{ }^{\prime}=\mathrm{V}_{\mathrm{T}_{1}} \ell \mathrm{n} \frac{\mathrm{I}_{1}}{\mathrm{I}_{\mathrm{S}_{1}}}-\mathrm{V}_{\mathrm{T}_{2}} \ell \mathrm{n} \frac{\mathrm{I}_{1}}{\mathrm{I}_{\mathrm{S}_{2}}} \tag{3}
\end{equation*}
$$

If the transistors are matched and isothermal and $\mathrm{V}_{\mathrm{T} 1}=\mathrm{V}_{\mathrm{T} 2}$, then (3) becomes:

$$
\begin{align*}
& \mathrm{V}_{\mathrm{OUT}}^{\prime}=\mathrm{V}_{\mathrm{T}}\left[\ell \mathrm{n} \frac{\mathrm{I}_{1}}{\mathrm{I}_{\mathrm{S}}}-\ell \mathrm{n} \frac{\mathrm{I}_{2}}{\mathrm{I}_{\mathrm{S}}}\right] \\
& \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{T}} \ell \mathrm{n} \frac{\mathrm{I}_{1}}{\mathrm{I}_{2}} \text { and since } \tag{5}
\end{align*}
$$

$\ln X=2.3 \log _{10} X$

$$
\begin{equation*}
\mathrm{V}_{\mathrm{ouT}}^{\prime}=\mathrm{n}_{\mathrm{T}} \log \frac{\mathrm{I}_{1}}{\mathrm{I}_{2}} \tag{6}
\end{equation*}
$$

where $\mathrm{n}=2.3$
also

$$
\begin{align*}
V_{\mathrm{OUT}} & =\mathrm{V}_{\mathrm{OUT}} \cdot \frac{\mathrm{R}_{1}+\mathrm{R}_{2}}{\mathrm{R}_{1}} \\
& =\frac{\mathrm{R}_{1}+\mathrm{R}_{2}}{\mathrm{R}_{1}} \mathrm{n} \mathrm{~V}_{\mathrm{T}} \log \frac{\mathrm{I}_{1}}{\mathrm{I}_{2}} \tag{10}
\end{align*}
$$

or

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OUT}}=\mathrm{K} \log \frac{\mathrm{I}_{1}}{\mathrm{I}_{2}} \tag{11}
\end{equation*}
$$



FIGURE 1. Simplified Model of Log Amplifier.

It should be noted that the temperature dependance associated with $\mathrm{V}_{\mathrm{T}}=K T / \mathrm{q}$ is compensated by making $\mathrm{R}_{1} \mathrm{a}$ temperature sensitive resistor with the required positive temperature coefficient.

## DEFINITION OF TERMS

## TRANSFER FUNCTION

TRANSFER FUNCTION
The ideal transfer function is $V_{\text {OUT }}=K \log \frac{I_{1}}{I_{2}}$
where:

$$
\begin{aligned}
& \mathrm{K}=\text { the scale factor with units of volts/decade } \\
& \mathrm{I}_{1}=\text { numerator input current } \\
& \mathrm{I}_{2}=\text { denominator input current }
\end{aligned}
$$

## ACCURACY

Accuracy considerations for a log ratio amplifier are somewhat more complicated than for other amplifiers. The reason is that the transfer function is nonlinear and has two inputs, each of which can vary over a wide dynamic range. The accuracy for any combination of inputs is determined from the total error specification.


FIGURE 2. Transfer Function with Varying K and $I_{1}$.


FIGURE 3. Transfer Function with Varying $I_{2}$ and $I_{1}$.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TOTAL ERROR

The total error is the deviation (expressed in mV ) of the actual output from the ideal output of $\mathrm{V}_{\text {out }}=\mathrm{K} \log \left(\mathrm{I}_{1} / \mathrm{I}_{2}\right)$. Thus,

$$
\mathrm{V}_{\text {OUt (ACTUAL) }}=\mathrm{V}_{\text {OUT (IDEAL) }} \pm \text { Total Error. }
$$

It represents the sum of all the individual components of error normally associated with the log amp when operated in the current input mode. The worst-case error for any given ratio of $I_{1} / I_{2}$ is the largest of the two errors when $I_{1}$ and $I_{2}$ are considered separately.
Example
$I_{1}$ varies over a range of 10 nA to $1 \mu \mathrm{~A}$ and $\mathrm{I}_{2}$ varies from 100 nA to $10 \mu \mathrm{~A}$. What is the maximum error?
Table I shows the maximum errors for each decade combination of $I_{1}$ and $I_{2}$.

|  | $I_{1}$ (maximum error)(1) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} 10 \mathrm{nA} \\ (30 \mathrm{mV}) \end{gathered}$ | $\begin{aligned} & 100 \mathrm{nA} \\ & (25 \mathrm{mV}) \end{aligned}$ | $\begin{gathered} 1 \mu \mathrm{~A} \\ (20 \mathrm{mV}) \end{gathered}$ |
|  | $\begin{gathered} 100 \mathrm{nA} \\ (25 \mathrm{mV}) \end{gathered}$ | $\begin{gathered} 0.1 \\ (30 \mathrm{mV}) \end{gathered}$ | $\begin{gathered} 1 \\ (25 \mathrm{mV}) \end{gathered}$ | $\begin{gathered} 10 \\ (25 \mathrm{mV}) \end{gathered}$ |
|  | $\begin{gathered} 1 \mu \mathrm{~A} \\ (20 \mathrm{mV}) \end{gathered}$ | $\begin{gathered} 0.01 \\ (30 \mathrm{mV}) \end{gathered}$ | $\begin{gathered} 0.1 \\ (25 \mathrm{mV}) \end{gathered}$ | $\begin{gathered} 1 \\ (20 \mathrm{mV}) \end{gathered}$ |
|  | $\begin{gathered} 10 \mu \mathrm{~A} \\ (25 \mathrm{mV}) \end{gathered}$ | $\begin{gathered} 0.001 \\ (30 \mathrm{mV}) \end{gathered}$ | $\begin{gathered} 0.01 \\ (25 \mathrm{mV}) \end{gathered}$ | $\begin{gathered} 0.1 \\ (25 \mathrm{mV}) \end{gathered}$ |

NOTE: (1) Maximum errors are in parenthesis.
TABLE I. $I_{1} / I_{2}$ and Maximum Errors.

Since the largest value of $I_{1} / I_{2}$ is 10 and the smallest is 0.001 , K is set at 3 V per decade so the output will range from +3 V to -9 V . The maximum total error occurs when $\mathrm{I}_{1}=10 \mathrm{nA}$ and is equal to $\mathrm{K} \times 30 \mathrm{mV}$. This represents a $0.75 \%$ of peak-topeak FSO error $3 \times 0.030 / 12 \times 100 \%=0.75 \%$ where the full scale output is 12 V (from +3 V to -9 V ).

## ERRORS RTO AND RTI

As with any transfer function, errors generated by the function itself may be Referred-to-Output (RTO) or Re-ferred-to-Input (RTI). In this respect, log amps have a unique property:

Given some error voltage at the log amp's output, that error corresponds to a constant percent of the input regardless of the actual input level.

Refer to: Yu Jen Wong and William E. Ott, "Function Circuits: Design \& Applications", McGraw-Hill Book, 1976.

## LOG CONFORMITY

Log conformity corresponds to linearity when $\mathrm{V}_{\text {OUT }}$ is plotted versus $I_{1} / I_{2}$ on a semilog scale. In many applications, log conformity is the most important specification. This is true because bias current errors are negligible ( 1 pA compared to input currents of 1 nA and above) and the scale factor and offset errors may be trimmed to zero or removed by system calibration. This leaves $\log$ conformity as the major source of error.

Log conformity is defined as the peak deviation from the best-fit straight line of the $\mathrm{V}_{\text {Out }}$ versus $\log \left(\mathrm{I}_{1} / I_{2}\right)$ curve. This is expressed as a percent of peak-to-peak full scale output. Thus, the nonlinearity error expressed in volts over m decades is

$$
\begin{equation*}
\mathrm{V}_{\text {OUT (NONLIN) }}=\mathrm{K} 2 \mathrm{Nm} \mathrm{~V} \tag{12}
\end{equation*}
$$

where N is the log conformity error, in percent.

## INDIVIDUAL ERROR COMPONENTS

The ideal transfer function with current input is

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OUT}}=\mathrm{K} \log \frac{\mathrm{I}_{1}}{\mathrm{I}_{2}} \tag{13}
\end{equation*}
$$

The actual transfer function with the major components of error is

$$
\begin{equation*}
V_{\text {OUT }}=K(1 \pm \Delta K) \log \frac{I_{1}-I_{B_{1}}}{I_{2}-I_{B_{2}}} \pm K 2 N m \pm V_{\text {os out }} \tag{14}
\end{equation*}
$$

The individual component of error is
$\Delta K=$ scale factor error ( $0.3 \%$, typ)
$\mathrm{I}_{\mathrm{B} 1}=$ bias current of $\mathrm{A}_{1}(1 \mathrm{pA}, \mathrm{typ})$
$\mathrm{I}_{\mathrm{B} 2}=$ bias current of $\mathrm{A}_{2}$ (1pA, typ)
$\mathrm{N}=\log$ conformity error ( $0.05 \%, 0.1 \%$, typ)
$\mathrm{V}_{\text {os out }}=$ output offset voltage ( 1 mV , typ)
$\mathrm{m}=$ number of decades over which N is specified:
$0.05 \%$ for $\mathrm{m}=5,0.1 \%$ for $\mathrm{m}=6$
Example: what is the error with $K=3$ when

$$
\begin{align*}
\mathrm{I}_{1} & =1 \mu \mathrm{~A} \text { and } \mathrm{I}_{2}=100 \mathrm{nA} \\
\mathrm{~V}_{\text {OUT }} & =3(1 \pm 0.003) \log \frac{10^{-6}-10^{-12}}{10^{-7}-10^{-12}} \pm 3(2)(0.0005) 5 \pm 1 \mathrm{mV}  \tag{15}\\
& \approx 3.009 \log \frac{10^{-6}}{10^{-7}}+0.015+0.001  \tag{16}\\
& =3.009(1)+0.015+0.001  \tag{17}\\
& =3.025 \mathrm{~V} \tag{18}
\end{align*}
$$

Since the ideal output is 3.000 V , the error as a percent of reading is

$$
\begin{equation*}
\% \text { error }=\frac{0.025}{3} \times 100 \%=0.83 \% \tag{19}
\end{equation*}
$$

For the case of voltage inputs, the actual transfer function is

$$
V_{\text {out }}=K(1 \pm \Delta K) \log \frac{\frac{V_{1}}{R_{1}}-I_{B_{1}} \pm \frac{E_{\mathrm{oS}_{1}}}{R_{1}}}{\frac{V_{2}}{R_{2}}-I_{B_{2}} \pm \frac{E_{\mathrm{os}_{2}}}{R_{2}}} \pm K 2 N m \pm V_{\text {os out }}
$$

## FREQUENCY RESPONSE

The 3 dB frequency response of the LOG100 is a function of the magnitude of the input current levels and of the value of the frequency compensation capacitor. See Typical Performance Curves for details.

## For Immediate Assistance, Contact Your Local Salesperson

The frequency response curves are shown for constant $\mathrm{DC}_{1}$ and $I_{2}$ with a small signal AC current on one of them.

The transient response of the LOG100 is different for increasing and decreasing signals. This is due to the fact that a $\log$ amp is a nonlinear gain element and has different gains at different levels of input signals. Frequency response decreases as the gain increases.

## GENERAL INFORMATION

## input current range

The stated input range of 1 nA to 1 mA is the range for specified accuracy. Smaller or larger input currents may be applied with decreased accuracy. Currents larger than 1 mA result in increased nonlinearity. The 10 mA absolute maximum is a conservative value to limit the power dissipation in the output stage of $\mathrm{A}_{1}$ and the logging transistor. Currents below 1nA will result in increased errors due to the input bias currents of $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$ (1pA typical). These errors may be nulled. See Optional Adjustments section.

## FREQUENCY COMPENSATION

Frequency compensation for the LOG100 is obtained by connecting a capacitor between pins 7 and 14 . The size of the capacitor is a function of the input currents as shown in the Typical Performance Curves. For any given application, the smallest value of the capacitor which may be used is determined by the maximum value at $\mathrm{I}_{2}$ and the minimum value of $I_{1}$. Larger values of $C_{C}$ will make the LOG100 more stable, but will reduce the frequency response.

## SETTING THE REFERENCE CURRENT

When the LOG100 is used as a straight $\log$ amplifier $\mathrm{I}_{2}$ is constant and becomes the reference current in the expression

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OUT}}=\mathrm{K} \log \frac{\mathrm{I}_{1}}{\mathrm{I}_{\mathrm{REF}}} \tag{21}
\end{equation*}
$$

$\mathrm{I}_{\text {REF }}$ can be derived from an external current source (such as shown in Figure 4), or it may be derived from a voltage source with one or more resistors.
When a single resistor is used, the value may be quite large when $I_{\text {REF }}$ is small. If $I_{\text {REF }}$ is 10 nA and +15 V is used

$$
\mathrm{R}_{\mathrm{REF}}=\frac{15 \mathrm{~V}}{10 \mathrm{nA}}=1500 \mathrm{M} \Omega
$$



FIGURE 4. Temperature-Compensated Current Reference.

A voltage divider may be used to reduce the value of the resistor. When this is done, one must be aware of possible errors caused by the amplifier's input offset voltage. This is shown in Figure 5.
In this case the voltage at pin 14 is not exactly zero, but is equal to the value of the input offset voltage of $A_{1}$, which ranges from zero to $\pm 5 \mathrm{mV}$. $\mathrm{V}_{\mathrm{T}}$ must be kept much larger than 5 mV in order to make this effect negligible. This concept also applies to pin 1.


FIGURE 5. "T" Network for Reference Current.

## OPTIONAL ADJUSTMENTS

The LOG100 will meet its specified accuracy with no user adjustments. If improved performance is desired, the following optional adjustments may be made.

## INPUT BIAS CURRENT

The circuit in Figure 6 may be used to compensate for the input bias currents of $A_{1}$ and $A_{2}$. Since the amplifiers have FET inputs with the characteristic bias current doubling every $10^{\circ} \mathrm{C}$, this nulling technique is practical only where the temperature is fairly stable.


FIGURE 6. Bias Current Nulling.

## OUTPUT OFFSET

The output offset may be nulled with the circuit in Figure 7. $I_{1}$ and $I_{2}$ are set equal at some convenient value in the range of 100 nA to $100 \mu \mathrm{~A} . \mathrm{R}_{1}$ is then adjusted for zero output voltage.


FIGURE 7. Output Offset Nulling.

## ADJUSTMENTS OF SCALE FACTOR K

The value of K may be changed by increasing or decreasing the voltage divider resistor normally connected to the output, pin 7. To increase K put resistance in series between pin 7 and the appropriate scaling resistor pin (3, 4 or 5 ). To decrease K place a parallel resistor between pin 2 and either pin 3,4 or 5.

## APPLICATION INFORMATION

 WIRING PRECAUTIONSIn order to prevent frequency instability due to lead inductance of the power supply lines, each power supply should be bypassed. This should be done by connecting a $10 \mu \mathrm{~F}$ tantalum capacitor in parallel with a 1000 pF ceramic capacitor from the $+\mathrm{V}_{\mathrm{CC}}$ and $-\mathrm{V}_{\mathrm{CC}}$ pins to the power supply common. The connection of these capacitors should be as close to the LOG100 as practical.

## CAPACITIVE LOADS

Stable operation is maintained with capacitive loads of up to 100 pF , typically. Higher capacitive loads can be driven if a $22 \Omega$ carbon resistor is connected in series with the LOG100's output. This resistor will, of course, form a voltage divider with other resistive loads.

## CIRCUIT PROTECTION

The LOG100 can be protected against accidental power supply reversal by putting a diode (1N4001 type) in series with each power supply line as shown in Figure 8. This precaution is necessary only in power systems that momentarily reverse polarity during turn-on or turn-off. If this protection circuit is used, the accuracy of the LOG100 will be degraded slightly by the voltage drops across the diodes as determined by the power supply sensitivity specification.
The LOG100 uses small geometry FET transistors to achieve the low input bias currents. Normal FET handling


FIGURE 8. Reverse Polarity Protection.
techniques should be used to avoid damage caused by low energy electrostatic discharge (ESD).

## LOG RATIO

One of the more common uses of log ratio amplifiers is to measure absorbance. A typical application is shown in Figure 9.
Absorbance of the sample is $A=\log \frac{\lambda_{1}{ }^{\prime}}{\lambda_{1}}$
If $\lambda_{2}=\lambda_{1}$ and $D_{1}$ and $D_{2}$ are matched $A \propto K \log \frac{I_{1}}{I_{2}}$.

## DATA COMPRESSION

In many applications the compressive effects of the logarithmic transfer function is useful. For example, a LOG100 preceding an 8-bit analog-to-digital converter can produce equivalent 20 -bit converter operation.

## SELECTING OPTIMUM VALUES OF $\mathrm{I}_{2}$ AND K

In straight $\log$ applications (as opposed to $\log$ ratio), both K and $\mathrm{I}_{2}$ are selected by the designer. In order to minimize errors due to output offset and noise, it is normally best to

## For Immediate Assistance, Contact Your Local Salesperson

scale the $\log \mathrm{amp}$ to use as much of the $\pm 10 \mathrm{~V}$ output range as possible. Thus, with the range of $I_{1}$ from $I_{1 \text { MiN }}$ to $\mathrm{I}_{1 \text { MAX }}$;

$$
\begin{array}{ll}
\text { For } \mathrm{I}_{1 \text { MAx }} & +10 \mathrm{~V}=\mathrm{K} \log \mathrm{I}_{1 \mathrm{MAX}} / \mathrm{I}_{2} \\
\text { For } \mathrm{I}_{1 \mathrm{MIN}} & -10 \mathrm{~V}=\mathrm{K} \log \mathrm{I}_{1 \mathrm{MIN}} / \mathrm{I}_{2} \tag{25}
\end{array}
$$

Addition of these two equations and solving for $\mathrm{I}_{2}$ shows that its optimum value, $I_{2 \text { opt }}$, is the geometric mean of $\mathrm{I}_{1 \text { MAX }}$ and $\mathrm{I}_{1 \mathrm{MIN}}$.

$$
\begin{align*}
\mathrm{I}_{2 \mathrm{OPT}} & =\sqrt{\mathrm{I}_{1 \mathrm{MAX}} \times \mathrm{I}_{1 \mathrm{MIN}}}  \tag{26}\\
\mathrm{~K}_{\mathrm{OPT}} & =\frac{10}{\log \frac{\mathrm{I}_{1 \mathrm{MAX}}}{\mathrm{I}_{2 \mathrm{OPT}}}} \tag{27}
\end{align*}
$$

Since $K$ is selectable in discrete steps, use the largest value of K available which does not exceed $\mathrm{K}_{\mathrm{oPT}}$.

## NEGATIVE INPUT CURRENTS

The LOG100 will function only with positive input currents (conventional current flow into pins 1 and 14). Some current sources (such as photomultiplier tubes) provide negative input currents. In such situations, the circuit in Figure 10 may be used. ${ }^{(1)}$

## VOLTAGE INPUTS

The LOG100 gives the best performance with current inputs. Voltage inputs may be handled directly with series resistors, but the dynamic input range is limited to approximately three decades of input voltage by voltage noise and offsets. The transfer function of equation (20) applies to this configuration.

NOTE: (1) More detailed information may be found in "Properly Designed Log Amplifiers Process Bipolar Input Signals" by Larry McDonald, EDN, 5 Oct. 80, pp 99-102.


FIGURE 10. Current Inverter.

ANTILOG CONFIGURATION (an implicit technique)


FIGURE 11. Connections for Antilog Function.


## MULTIPLIER-DIVIDER

## FEATURES

- LOW COST
- DIFFERENTIAL INPUT
- ACCURACY 100\% TESTED AND GUARANTEED
- NO EXTERNAL TRIMMING REQUIRED
- LOW NOISE: $90 \mu \mathrm{Vrms}$, 10 Hz to $\mathbf{1 0 k H z}$
- HIGHLY RELIABLE ONE-CHIP DESIGN
- DIP OR TO-100 TYPE PACKAGE
- WIDE TEMPERATURE OPERATION


## DESCRIPTION

The MPY100 multiplier-divider is a low cost precision device designed for general purpose application. In addition to four quadrant multiplication, it also performs analog square root and division without the bother of external amplifiers or potentiometers. Lasertrimmed one-chip design offers the most in highly

## APPLICATIONS

- MULTIPLICATION
- DIVISION
- SQUARING
- SQUARE ROOT
- LINEARIZATION
- POWER COMPUTATION
- ANALOG SIGNAL PROCESSING
- algebraic computation
- TRUE RMS-TO-DC CONVERSION
reliable operation with guaranteed accuracies Because of the internal reference and pretrimmed accuracies the MPY100 does not have the restrictions of other low cost multipliers. It is available in both TO-100 and DIP ceramic packages.

SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{V}_{\mathrm{S}}=15 \mathrm{VDC}$, unless otherwise specified.


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

SPECIFICATIONS (CONT)

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{V}_{\mathrm{S}}=15 \mathrm{VDC}$, unless otherwise specified.

| PARAMETER | CONDITIONS | MPY100A |  |  | MPY100B/C |  |  | MPY100S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OUTPUT NOISE VOLTAGE $X=Y=0$ <br> $f_{\mathrm{O}}=1 \mathrm{~Hz}$  <br> $\mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz}$  <br> I/f Corner Frequency  <br> $\mathrm{f}_{\mathrm{B}}=5 \mathrm{~Hz}$ to 10 kHz  <br> $\mathrm{f}_{\mathrm{B}}=5 \mathrm{~Hz}$ to 5 MHz  <br>   |  |  | $\begin{gathered} 6.2 \\ 0.6 \\ 110 \\ 60 \\ 1.3 \end{gathered}$ |  |  | $\begin{aligned} & * /^{*} \\ & * /^{*} \\ & * /{ }^{*} \\ & { }^{*} \\ & * /^{*} \end{aligned}$ |  |  | * |  | $\mu \mathrm{V} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{V} / \sqrt{\mathrm{Hz}}$ <br> Hz <br> $\mu \mathrm{Vrms}$ <br> mVrms |
| POWER SUPPLY REQU <br> Rated Voltage Operating Range Quiescent Current | IREMENTS <br> Derated Performance | $\pm 8.5$ | $\begin{aligned} & \pm 15 \\ & \pm 5.5 \end{aligned}$ | $\pm 20$ | */* | $\begin{aligned} & * / \star \\ & * /{ }^{*} \end{aligned}$ | */* | * |  | * | $\begin{gathered} \text { VDC } \\ \text { VDC } \\ \mathrm{mA} \end{gathered}$ |
| TEMPERATURE RANG <br> Specification Operating Range Storage | (Ambient) <br> Derated Performance | $\begin{aligned} & -25 \\ & -55 \\ & -65 \end{aligned}$ |  | +85 +125 +150 |  |  | $* / *$ $* * * * * * * * ~$ | $\stackrel{-55}{*}$ |  | +125 | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

* Same as MPY100A specification.
*/* B/C grades same as MPY100A specification.
NOTES: (1) Includes effects of recommended null pots. (2) $Z_{2}$ input resistance is $10 \mathrm{M} \Omega$, typical, with $V_{\text {os }}$ pin open. If $V_{\text {os }}$ pin is grounded or used for optional offset adjustment, the $Z_{2}$ input resistance may be as low as $25 \mathrm{k} \Omega$.


## PIN CONFIGURATIONS



NOTES: (1) $\mathrm{V}_{\text {os }}$ adjustment optional not normally recommended. $\mathrm{V}_{\text {os }}$ pin may be left open or grounded. (2) All unused input pins should be grounded.

## ABSOLUTE MAXIMUM RATINGS

|  <br> NOTES: (1) Package must be derated on $\theta_{\mathrm{JC}}=15^{\circ} \mathrm{C} / \mathrm{W}$ and $\theta_{\mathrm{JA}}=$ $165^{\circ} \mathrm{C} / \mathrm{W}$ for the metal package and $\theta_{\mathrm{JC}}=35^{\circ} \mathrm{C} / \mathrm{W}$ and $\theta_{\mathrm{JA}}=220^{\circ} \mathrm{C} / \mathrm{W}$ for the ceramic package. (2) For supply voltages less than $\pm 20 \mathrm{VDC}$, the absolute maximum input voltage is equal to the supply voltage. (3) Short-circuit may be to ground only. Rating applies to $+85^{\circ} \mathrm{C}$ ambient for the metal package and $+65^{\circ} \mathrm{C}$ for the ceramic package. |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |



NOTES: (1) $\mathrm{V}_{\text {os }}$ adjustment optional not normally recommended. $\mathrm{V}_{\text {os }}$ pin may be left open or grounded. (2) All unused input pins should be grounded.

ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| MPY100AG | 14-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MPY100AM | Metal TO-100 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MPY100BG | 14-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MPY100BM | Metal TO-100 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MPY100CG | 14-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MPY100CM | Metal TO-100 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MPY100SG | 14-Pin Ceramic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MPY100SM | Metal TO-100 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| MPY100AG | 14-Pin Ceramic DIP | 169 |
| MPY100AM | Metal TO-100 | 007 |
| MPY100BG | 14-Pin Ceramic DIP | 169 |
| MPY100BM | Metal TO-100 | 007 |
| MPY100CG | 14-Pin Ceramic DIP | 169 |
| MPY100CM | Metal TO-100 | 007 |
| MPY100SG | 14-Pin Ceramic DIP | 169 |
| MPY100SM | Metal TO-100 | 007 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## For Immediate Assistance, Contact Your Local Salesperson

SIMPLIFIED SCHEMATIC


## CONNECTION DIAGRAM



DICE INFORMATION


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{V}_{\mathrm{S}}=15 \mathrm{VDC}$, unless otherwise specified.



LARGE SIGNAL RESPONSE




At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{V}_{\mathrm{S}}=15 \mathrm{VDC}$, unless otherwise specified.




## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## THEORY OF OPERATION

The MPY100 is a variable transconductance multiplier consisting of three differential voltage-to-current converters, a multiplier core and an output differential amplifier as illustrated in Figure 1.
The basic principle of the transconductance multiplier can be demonstrated by the differential stage in Figure 2.
For small values of the input voltage, $\mathrm{V}_{1}$, that are much smaller than $\mathrm{V}_{\mathrm{T}}$, the transistor's thermal voltage, the differential output voltage, $\mathrm{V}_{\mathrm{o}}$, is:

$$
\mathrm{V}_{\mathrm{o}}=\mathrm{g}_{\mathrm{m}} \mathrm{R}_{\mathrm{L}} \mathrm{~V}_{1}
$$

The transconductance $g_{m}$ of the stage is given by:

$$
\mathrm{g}_{\mathrm{m}}=\mathrm{I}_{\mathrm{E}} / \mathrm{V}_{\mathrm{T}}
$$



FIGURE 1. MPY100 Functional Block Diagram.


FIGURE 2. Basic Differential Stage as a Transconductance Multiplier.
and is modulated by the voltage, $\mathrm{V}_{2}$, to give

$$
\mathrm{g}_{\mathrm{m}} \approx \mathrm{~V}_{2} / \mathrm{V}_{\mathrm{T}} \mathrm{R}_{\mathrm{E}}
$$

Substituting this into the original equation yields the overall transfer function

$$
\mathrm{V}_{\mathrm{O}}=\mathrm{g}_{\mathrm{m}} \mathrm{R}_{\mathrm{L}} \mathrm{~V}_{1}=\mathrm{V}_{1} \mathrm{~V}_{2}\left(\mathrm{R}_{\mathrm{L}} / \mathrm{V}_{\mathrm{T}} \mathrm{R}_{\mathrm{E}}\right)
$$

which shows the output voltage to be the product of the two input voltages, $V_{1}$ and $V_{2}$.
Variations in $\mathrm{I}_{\mathrm{E}}$ due to $\mathrm{V}_{2}$ cause a large common-mode voltage swing in the circuit. The errors associated with this common-mode voltage can be eliminated by using two differential stages in parallel and cross-coupling their outputs as shown in Figure 3.


FIGURE 3. Cross-Coupled Differential Stages as a VariableTransconductance Multiplier.

An analysis of the circuit in Figure 3 shows it to have the same overall transfer function as before:

$$
\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{1} \mathrm{~V}_{2}\left(\mathrm{R}_{\mathrm{L}} / \mathrm{V}_{\mathrm{T}} \mathrm{R}_{\mathrm{E}}\right)
$$

For input voltages larger than $\mathrm{V}_{\mathrm{T}}$, the voltage-to-current transfer characteristics of the differential pair $\mathrm{Q}_{1}, \mathrm{Q}_{2}$ or $\mathrm{Q}_{3}$ and $Q_{4}$ are no longer linear. Instead, their collector currents are related to the applied voltage $V_{1}$

$$
\frac{I_{1}}{I_{2}}=\frac{I_{3}}{I_{4}}=e^{\frac{\mathrm{v}_{1}}{\mathrm{v}_{\mathrm{T}}}}
$$

The resultant nonlinearity can be overcome by developing $\mathrm{V}_{1}$ logarithmically to exactly cancel the exponential relationship just derived. This is done by diodes $D_{1}$ and $D_{2}$ in Figure 4.
The emitter degeneration resistors, $\mathrm{R}_{\mathrm{X}}$ and $\mathrm{R}_{\mathrm{Y}}$, in Figure 4, provide a linear conversion of the input voltages to differential current, $\mathrm{I}_{\mathrm{X}}$ and $\mathrm{I}_{\mathrm{Y}}$, where:

# For Immediate Assistance, Contact Your Local Salesperson 

$$
I_{X}=V_{X} / R_{X} \text { and } I_{Y}=V_{Y} / R_{Y}
$$

Analysis of Figure 4 shows the voltage $\mathrm{V}_{\mathrm{A}}$ to be:

$$
V_{A}=\left(2 R_{L} / I_{1}\right)\left(I_{X} I_{Y}\right)
$$

Since $I_{X}$ and $I_{Y}$ are linearly related to the input voltages $V_{X}$ and $\mathrm{V}_{\mathrm{Y}}, \mathrm{V}_{\mathrm{A}}$ may also be written:

$$
V_{A}=K V_{X} V_{Y}
$$

where K is a scale factor. In the MPY $100, \mathrm{~K}$ is chosen to be 0.1 .

The addition of the Z input alters the voltage $\mathrm{V}_{\mathrm{A}}$ to:

$$
V_{A}=K V_{X} V_{Y}-V_{Z}
$$

Therefore, the output of the MPY100 is:

$$
V_{O}=A\left[K V_{X} V_{Y}-V_{Z}\right]
$$

where $A$ is the open-loop gain of the output amplifier. Writing this last equation in terms of the separate inputs to the MPY100 gives

$$
\mathrm{V}_{\mathrm{o}}=\mathrm{A}\left[\frac{\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right)}{10}-\left(\mathrm{Z}_{1}-\mathrm{Z}_{2}\right)\right]
$$

the transfer function of the MPY100.

## WIRING PRECAUTIONS

In order to prevent frequency instability due to lead inductance of the power supply lines, each power supply should be bypassed. This should be done by connecting a $10 \mu \mathrm{~F}$ tantalum capacitor in parallel with a 1000 pF ceramic capacitor from the $+\mathrm{V}_{\mathrm{CC}}$ and $-\mathrm{V}_{\mathrm{CC}}$ pins of the MPY100 to the power supply common. The connection of these capacitors should be as close to the MPY100 as practical.

## CAPACITIVE LOADS

Stable operation is maintained with capacitive loads to 1000 pF in all modes, except the square root mode for which 50 pF is a safe upper limit. Higher capacitive loads can be driven if a $100 \Omega$ resistor is connected in series with the MPY100's output.

## DEFINITIONS

## TOTAL ERROR (Accuracy)

Total error is the actual departure of the multiplier output voltage form the ideal product of its input voltages. It includes the sum of the effects of input and output DC offsets, gain error and nonlinearity.

## OUTPUT OFFSET

Output offset is the output voltage when both inputs $\mathrm{V}_{\mathrm{x}}$ and $\mathrm{V}_{\mathrm{Y}}$ are 0 V .

## SCALE FACTOR ERROR

Scale factor error is the difference between the actual scale factor and the ideal scale factor.

## NONLINEARITY

Nonlinearity is the maximum deviation from a best straightline (curve fitting on input-output graph) expressed as a percent of peak-to-peak full scale output.

## FEEDTHROUGH

Feedthrough is the signal at the output for any value of $V_{X}$ or $\mathrm{V}_{\mathrm{Y}}$ within the rated range, when the other input is zero.


FIGURE 4. MPY100 Simplified Circuit Diagram.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SMALL SIGNAL BANDWIDTH

Small signal bandwidth is the frequency at which the output is down 3 dB from its low-frequency value for nominal output amplitude of $10 \%$ of full scale.

## 1\% AMPLITUDE ERROR

The $1 \%$ amplitude error is the frequency the output amplitude is in error by $1 \%$, measured with an output amplitude of $10 \%$ of full scale.

## 1\% VECTOR ERROR

The $1 \%$ vector error is the frequency at which a phase error of 0.01 radians $\left(0.57^{\circ}\right)$ occurs. This is the most sensitive measure of dynamic error of a multiplier.

## TYPICAL APPLICATIONS

## MULTIPLICATION

Figure 5 shows the basic connection for four-quadrant multiplication.

The MPY100 meets all of its specifications without trimming. Accuracy can, however be improved over a limited range by nulling the output offset voltage using the $100 \Omega$ optional balance potentiometer shown in Figure 5.
AC feedthrough may be reduced to a minimum by applying an external voltage to the X or Y input as shown in Figure 6.
$\mathrm{Z}_{2}$, the optional summing input, may be used to sum a voltage into the output of the MPY100. If not used, this terminal, as well as the $X$ and $Y$ input terminals, should be grounded. All inputs should be referenced to power supply common.

Figure 7 shows how to achieve a scale factor larger than the nominal $1 / 10$. In this case, the scale factor is unity which makes the transfer function

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{O}}= K V_{\mathrm{X}} \mathrm{~V}_{\mathrm{Y}}=\mathrm{K}\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right) . \mathrm{K}=\left[\frac{1+\left(\mathrm{R}_{1} / \mathbb{R}_{2}\right)}{10}\right] \\
& 0.1 \leq \mathrm{K} \leq 1
\end{aligned}
$$

This circuit has the disadvantage of increasing the output offset voltage by a factor of 10 , which may require the use of the optional balance control as in Figure 1 for some applications. In addition, this connection reduces the small signal bandwidth to about 50 kHz .

## DIVISION

Figure 8 shows the basic connection for two-quadrant division. This configuration is a multiplier-inverted analog divider, i.e., a multiplier connected in the feedback loop of an operational amplifier. In the case of the MPY100, this operational amplifier is the output amplifier shown in Figure 1.
The divider error with a multiplier-inverted analog divider is approximately:

$$
\varepsilon_{\text {DIVIDER }}=10 \varepsilon_{\text {MULTIPLIER }} /\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)
$$

It is obvious from this error equation that divider error becomes excessively large for small values of $X_{1}-X_{2}$. A 10-to- 1 denominator range is usually the practical limit. If more accurate division is required over a wide range of denominator voltages, an externally generated voltage may be


FIGURE 5. Multiplier Connection.


FIGURE 6. Optional Trimming Configuration.


FIGURE 7. Connection for Unity Scale Factor.


FIGURE 8. Divider Connection.

# For Immediate Assistance, Contact Your Local Salesperson 

applied to the unused X-input (see Optional Trim Configuration). To trim, apply a ramp of +100 mV to +1 V at 100 Hz to both $X_{1}$ and $Z_{1}$ if $X_{2}$ is used for offset adjustment, otherwise reverse the signal polarity and adjust the trim voltage to minimize the variation in the output. An alternative to this procedure would be to use the Burr-Brown DIV100, a precision log-antilog divider.

## SQUARING



FIGURE 9. Squarer Connection.

## SQUARE ROOT

Figure 10 shows the connection for taking the square root of the voltage $\mathrm{V}_{\mathrm{z}}$. The diode prevents a latching condition which could occur if the input momentarily changed polarity. This latching condition is not a design flaw in the MPY100, but occurs when a multiplier is connected in the feedback loop of an operational amplifier to perform square root functions.
The load resistance, $\mathrm{R}_{\mathrm{L}}$, must be in the range of $10 \mathrm{k} \Omega \leq \mathrm{R}_{\mathrm{L}} \leq 1 \mathrm{M} \Omega$. This resistance must be in the circuit as it provides the current necessary to operate the diode.

## PERCENTAGE COMPUTATION

The circuit of Figure 11 has a sensitivity of $1 \mathrm{~V} / \%$ and is capable of measuring $10 \%$ deviations. Wider deviation can be measured by decreasing the ratio of $\mathrm{R}_{2} / \mathrm{R}_{1}$.

## BRIDGE LINEARIZATION

The use of the MPY100 to linearize the output from a bridge circuit makes the output $\mathrm{V}_{\mathrm{O}}$ independent of the bridge supply voltage. See Figure 12.

## TRUE RMS-TO-DC CONVERSION

The rms-to-DC conversion circuit of Figure 13 gives greater accuracy and bandwidth but with less dynamic range than most rms-to-DC converters.

## SINE FUNCTION GENERATOR

The circuit in Figure 14 uses implicit feedback to implement the following sine function approximation:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{o}} & =\left(1.5715 \mathrm{~V}_{1}-0.004317 \mathrm{~V}_{1}{ }^{3}\right) /\left(1+0.001398 \mathrm{~V}_{1}^{2}\right) \\
& =10 \sin \left(9 \mathrm{~V}_{1}\right)
\end{aligned}
$$

## MORE CIRCUITS

The theory and procedures for devleoping vitually any function generator or linearization circuit can be found in the Burr-Brown/McGraw Hill book "FUNCTION CIRCUITS Design and Applications."


FIGURE 10. Square Root Connection.


FIGURE 11. Percentage Computation.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 12. Bridge Linearization.


FIGURE 13. True RMS-to-DC Conversion.


FIGURE 14. Sine Function Generator


FIGURE 15. Single-Phase Instantaneous and Real Power Measurement.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Precision ANALOG MULTIPLIER

## FEATURES

- $\pm 0.25 \%$ max 4-QUADRANT ACCURACY
- WIDE BANDWIDTH: 1MHz min, 3MHz typ
- ADJUSTABLE SCALE FACTOR
- Stable and reliable monolithic CONSTRUCTION
- LOW COST


## APPLICATIONS

- PRECISION ANALOG SIGNAL PROCESSING
- VIDEO SIGNAL PROCESSING
- Voltage controlled filters and OSCILLATORS
- MODULATION AND DEMODULATION
- RATIO AND PERCENTAGE COMPUTATION


## DESCRIPTION

The MPY534 is a high accuracy, general purpose four-quadrant analog multiplier. Its accurately laser trimmed transfer characteristics make it easy to use in a wide variety of applications with a minimum of external parts and trimming circuitry. Its differential $\mathrm{X}, \mathrm{Y}$ and Z inputs allow configuration as multiplier, squarer, divider, square-rooter and other functions while maintaining high accuracy.
The wide bandwidth of this new design allows accurate signal processing at higher frequencies suitable for video signal processing. It is capable of performing IF and RF frequency mixing, modulation and demodulation with excellent carrier rejection and very simple feedthrough adjustment.

An accurate internal voltage reference provides precise setting of the scale factor. The differential Z input allows user selected scale factors from 0.1 to 10 using external feedback resistors.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP . Telex: 066-6491 - FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{VDC}$, unless otherwise specified.

| PARAMETER | MPY534J |  |  | MPY534K |  |  | MPY534L |  |  | MPY534S |  |  | MPY534T |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\begin{aligned} & \text { MULTIPLIER } \\ & \text { PERFORMANCE } \\ & \text { Transfer Function } \end{aligned}$ |  | * |  | ( $\mathrm{X}_{1}-{ }^{\text {- }}$ | $\frac{\left.X_{2}\right)\left(Y_{1}-Y\right.}{10 \mathrm{~V}}$ | $\left.\mathrm{Z}_{2}\right)+\mathrm{Z}_{2}$ |  | * |  |  | * |  |  | * |  |  |
| Total Error ${ }^{(1)}$ $(-10 \mathrm{~V} \leq \mathrm{X}, \mathrm{Y} \leq+10 \mathrm{~V})$ |  |  | $\pm 1.0$ |  |  | $\pm 0.5$ |  |  | $\pm 0.25$ |  |  | $\pm 1.0$ |  |  | * | \% |
|  |  | $\pm 1.5$ |  |  | $\pm 1.0$ |  |  | $\pm 0.5$ |  |  |  | $\pm 2.0$ |  |  | $\pm 1.0$ | \% |
| Total Error vs Temperature |  | $\pm 0.022$ |  |  | $\pm 0.015$ |  |  | $\pm 0.008$ |  |  |  | $\pm 0.02$ |  |  | $\pm 0.01$ | \%/ ${ }^{\circ} \mathrm{C}$ |
| Scale Factor Error $(S F=10.000 \mathrm{~V} \text { Nominal) })^{(2)}$ |  | $\pm 0.25$ |  |  | $\pm 0.1$ |  |  | * |  |  | $\pm 0.25$ |  |  | * |  | \% |
| Temperature Coefficient of Scaling Voltage |  | $\pm 0.02$ |  |  | $\pm 0.01$ |  |  | $\pm 0.005$ |  |  | $\pm 0.02$ |  |  | $\pm 0.005$ |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| Supply Rejection ( $\pm 15 \mathrm{~V} \pm 1 \mathrm{~V}$ ) |  |  |  |  | $\pm 0.01$ |  |  | + |  |  | * |  |  | ** |  | \% |
| Nonlinearity: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{X}(\mathrm{X}=20 \mathrm{Vp}-\mathrm{p}, \mathrm{Y}=10 \mathrm{~V})$ |  | $\pm 0.4$ |  |  | $\pm 0.2$ | $\pm 0.3$ |  |  | $\pm 0.12$ |  | $\pm 0.4$ |  |  | * | * | \% |
| $Y(Y=20 \mathrm{Vp}-\mathrm{p}, \mathrm{X}=10 \mathrm{~V})$ |  | * |  |  | $\pm 0.01$ | $\pm 0.1$ |  | $\pm 0.005$ | * |  | * |  |  | * | * | \% |
| Feedthrough ${ }^{(3)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $X(Y \text { Nulled, } Y=20 \mathrm{Vp}-\mathrm{p}$ $50 \mathrm{~Hz})$ |  | $\pm 0.3$ |  |  | $\pm 0.15$ | $\pm 0.3$ |  | $\pm 0.05$ | $\pm 0.12$ |  | $\pm 0.3$ |  |  | * | * | \% |
| $Y(X$ Nulled, $\mathrm{Y}=20 \mathrm{Vp}-\mathrm{p}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 50 Hz ) |  | * |  |  | $\pm 0.01$ | $\pm 0.1$ |  | $\pm 0.003$ | * |  | * |  |  | * | * | \% |
| Output Offset Voltage |  | $\pm 5$ | $\pm 30$ |  | $\pm 2$ | $\pm 15$ |  | * | $\pm 10$ |  | $\pm 5$ | $\pm 30$ |  | * |  | mV |
| Output Offset Voltage Drift |  | 200 |  |  | 100 |  |  | * |  |  |  | 500 |  |  | 300 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| DYNAMICS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Small Signal BW, $\left(\mathrm{V}_{\text {out }}=0.1 \mathrm{Vrms}\right)$ | * | * |  | 1 | 3 |  | * | * |  | * | * |  | * | * |  | MHz |
| 1\% Amplitude Error$\left(C_{\text {LOAD }}=1000 \mathrm{pF}\right)$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | * |  |  | 50 |  |  | * |  |  | * |  |  | * |  | kHz |
| Slew Rate ( $\mathrm{V}_{\text {out }}=20 \mathrm{Vp}-\mathrm{p}$ ) |  | * |  |  | 20 |  |  | * |  |  | * |  |  | * |  | $\mathrm{V} / \mathrm{\mu s}$ |
| Settling Time (to $1 \%, \Delta \mathrm{~V}_{\text {OUT }}=20 \mathrm{~V}$ ) |  |  |  |  |  |  |  |  |  |  |  |  |  | * |  | $\mu \mathrm{s}$ |
| NOISE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Noise Spectral Density:$S F=10 \mathrm{~V}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | * |  |  | 0.8 |  |  | * |  |  | * |  |  | * |  | $\mu \mathrm{V} / \sqrt{\mathrm{Hz}}$ |
| Wideband Noise: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & f=10 \mathrm{~Hz} \text { to } 5 \mathrm{MHz} \\ & f=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \end{aligned}$ |  | * |  |  | 1 |  |  | * |  |  | * |  |  | * |  | mVrms |
|  |  | * |  |  | 90 |  |  | * |  |  | * |  |  | * |  | $\mu \mathrm{Vrms}$ |
| OUTPUT <br> Output Voltage Swing Output Impedance ( $\mathrm{f} \leq 1 \mathrm{kHz}$ ) Output Short Circuit Current ( $\mathrm{R}_{\mathrm{L}}=0, \mathrm{~T}_{\mathrm{A}}=\min$ to max) Amplifier Open Loop Gain $(f=50 \mathrm{~Hz})$ | * |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | $\pm 11$ |  |  | * |  |  | * |  |  | * |  |  | V |
|  |  | * |  |  | 0.1 |  |  | * |  |  | * |  |  | * |  | $\Omega$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | * |  |  | 30 |  |  | * |  |  | * |  |  | * |  | mA |
|  |  |  |  |  | 70 |  |  |  |  |  |  |  |  | * |  | dB |
| INPUT AMPLIFIERS ( $\mathrm{X}, \mathrm{Y}$ and Z ) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Input Voltage Range Differential $\mathrm{V}_{1}\left(\mathrm{~V}_{\mathrm{cu}}=0\right)$ |  | * |  |  | $\pm 12$ |  |  | * |  |  | * |  |  | * |  | V |
| Common-Mode $\mathrm{V}_{\text {IN }}$ $\left(V_{\text {DIFF }}=0\right)$ (see Typical |  | * |  |  | $\pm 10$ |  |  | * |  |  | * |  |  | * |  | V |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Performance Curves) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Offset Voltage X, Y |  | $\pm 5$ | $\pm 20$ |  | $\pm 2$ | $\pm 10$ |  | * | * |  | $\pm 5$ | $\pm 20$ |  | * | * | mV |
| Offset Voltage Drift $\mathrm{X}, \mathrm{Y}$ |  | 100 |  |  | 50 |  |  | * |  |  | 100 |  |  | * |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Offset Voltage Z |  | $\pm 5$ | $\pm 30$ |  | $\pm 2$ | $\pm 15$ |  | * | $\pm 10$ |  | $\pm 5$ | $\pm 30$ |  | * | * | mV |
| Offset Voltage Drift Z |  | 200 |  |  | 100 |  |  | * |  |  |  | 500 |  |  | 300 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| CMRR | 60 | 80 |  | 70 | 90 |  | * | * |  | 60 | 80 |  | * | * |  | dB |
| Bias Current |  | * | * |  | 0.8 | 2.0 |  | * | * |  | * | * |  |  | * | $\mu \mathrm{A}$ |
| Offset Current |  | * |  |  | 0.1 |  |  | 0.05 | 0.2 |  | * | 2.0 |  | * | 2.0 | $\mu \mathrm{A}$ |
| Differential Resistance |  | * |  |  | 10 |  |  | * |  |  | * |  |  | * |  | $\mathrm{M} \Omega$ |
| DIVIDER PERFORMANCE <br> Transfer Function $\left(\mathrm{X}_{1}>\mathrm{X}_{2}\right)$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | * |  |  | $\left(Z_{2}-Z_{1}\right)$ |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | ( ${ }_{1}-X_{2}$ ) |  |  |  |  |  |  |  |  |  |  |  |
| Total Error ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $(\mathrm{X}=10 \mathrm{~V},-10 \mathrm{~V} \leq \mathrm{Z}$$\leq+10 \mathrm{~V})$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | $\pm 0.75$ |  |  | $\pm 0.35$ |  |  | $\pm 0.2$ |  |  | $\pm 0.75$ |  |  | * |  | \% |
| ( $\mathrm{X}-1 \mathrm{~V},-1 \mathrm{~V} \leq \mathrm{Z}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} \leq+1 V) \\ (0.1 V \leq X \leq 10 V \\ -10 V \leq Z \leq 10 V) \end{gathered}$ |  | $\pm 2.0$ |  |  | $\pm 1.0$ |  |  | $\pm 0.8$ |  |  | $\pm 2.0$ |  |  | * |  | \% |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | $\pm 2.5$ |  |  | $\pm 1.0$ |  |  | $\pm 0.8$ |  |  | $\pm 2.5$ |  |  | * |  | \% |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS (CONT)

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{VDC}$, unless otherwise specified.

| PARAMETER | MPY534J |  |  | MPY534K |  |  | MPY534L |  |  | MPY534S |  |  | MPY534T |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| SQUARE PERFORMANCE <br> Transfer Function <br> Total Error ( $-10 \mathrm{~V} \leq \mathrm{X} \leq 10 \mathrm{~V}$ ) |  | $0.6$ |  | $\begin{aligned} & \frac{\left(X_{1}-X_{2}\right)^{2}}{10 \mathrm{~V}}+\mathrm{Z}_{2} \\ & \pm 0.3 \end{aligned}$ |  |  |  | $\pm 0.2$ |  |  | $\pm 0.6$ |  |  |  |  | \% |
| SQUARE-ROOTER PERFORMANCE <br> Transfer Function $\left(Z_{1} \leq Z_{2}\right)$ <br> Total Error ${ }^{(1)}$ ( $1 \mathrm{~V} \leq \mathrm{Z} \leq 10 \mathrm{~V}$ ) |  | $\pm 1.0$ |  | $\sqrt{10 V\left(Z_{2}-Z_{1}\right)+\mathrm{X}_{2}}$ |  |  |  | $\pm 0.25$ |  |  | $\pm 1.0$ |  |  | $\pm 0.5$ |  | \% |
| POWER SUPPLY <br> Supply Voltage: <br> Rated Performance Operating <br> Supply Current, Quiescent | * |  | * | $\pm 8$ | $\begin{gathered} \pm 15 \\ 4 \end{gathered}$ | $\pm 18$ 6 | * |  | * | * |  | $\stackrel{ \pm 20}{*}$ | * | * | $\pm{ }_{*}{ }_{*}$ | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE <br> Operating <br> Storage | * |  | * | $\begin{gathered} 0 \\ -65 \end{gathered}$ |  | $\begin{gathered} +70 \\ +150 \end{gathered}$ | * |  | * | $\stackrel{-55}{*}$ |  | ${ }_{*}^{+125}$ | - ${ }_{*}$ |  | +125 | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Specifications same as for MPY534K.
NOTES: (1) Figures given are percent of full scale, $\pm 10 \mathrm{~V}$ (i.e., $0.01 \%=1 \mathrm{mV}$ ). (2) May be reduced to 3 V using external resistor between -Vs and SF. (3) Irreducible component due to nonlinearity; excludes effect of offsets.

PIN CONFIGURATIONS


ABSOLUTE MAXIMUM RATINGS

| Páraineten |  | MPV534S, T |
| :---: | :---: | :---: |
| Power Supply Voltage | $\pm 18$ | $\pm 20$ |
| Power Dissipation | 500 mW | * |
| Output Short-Circuit to Ground | Indefinite | * |
| Input Voltage (all $\mathrm{X}, \mathrm{Y}$ and Z ) | $\pm \mathrm{V}_{\text {s }}$ | * |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | * |
| Lead Temperature (soldering, 10s) | $+300^{\circ} \mathrm{C}$ | * |

*Specification same as for MPY534K.

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| MPY534JD | Ceramic DIP | 169 |
| MPY534JH | Metal TO-100 | 007 |
| MPY534KD | Ceramic DIP | 169 |
| MPY534KH | Metal TO-100 | 007 |
| MPY534LD | Ceramic DIP | 169 |
| MPY534LH | Metal TO-100 | 007 |
| MPY534SD | Ceramic DIP | 169 |
| MPY534SH | Metal TO-100 | 007 |
| MPY534TD | Ceramic DIP | 169 |
| MPY534TH | Metal TO-100 | 007 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.


ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| MPY534JD | Ceramic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MPY534JH | Metal TO-100 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MPY534KD | Ceramic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MPY534KH | Metal TO-100 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MPY534LD | Ceramic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MPY534LH | Metal TO-100 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MPY534SD | Ceramic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MPY534SH | Metal TO-100 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MPY534TD | Ceramic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| MPY534TH | Metal TO-100 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |


| PAD | FUNCTION |
| :---: | :---: |
| 1 | $Y_{1}$ |
| 2 | $Y_{2}$ |
| 3 | $-V_{s}$ |
| 4 | $Z_{2}$ |
| 5 | $Z_{1}$ |
| 6 | Output |
| 7 | $+V_{s}$ |
| 8 | $X_{1}$ |
| 9 | $X_{2}$ |
| 10 | SF (Scale Factor) |

Substrate Bias: The back of the die should not be used for the $-\mathrm{V}_{\mathrm{s}}$ connection. $\mathrm{NC}=$ No Connection.

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $100 \times 92 \pm 5$ | $2.54 \times 2.34 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing | Gold |  |

MPY534 DIE TOPOGRAPHY

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{VDC}$, unless otherwise noted.



INPUT DIFFERENTIAL-MODE/COMMON-MODE VOLTAGE

$\square B$



## THEORY OF OPERÁTIOÑ

The transfer function for the MPY534 is:

$$
\mathrm{V}_{\mathrm{OUT}}=\mathrm{A}\left[\frac{\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right)}{\mathrm{SF}}-\left(\mathrm{Z}_{1}-\mathrm{Z}_{2}\right)\right]
$$

where:
A = Open-loop gain of the output amplifier (typically 85 dB at DC).
$\mathrm{SF}=$ Scale Factor. Laser-trimmed to 10 V but adjustable over a 3 V to 10 V range using external resistor.
X, Y, A are input voltages. Full-scale input voltage is equal to the selected SF. (Max input voltage $=$ $\pm 1.25 \mathrm{SF}$.)
An intuitive understanding of transfer function can be gained by analogy to an op amp. By assuming that the open-loop gain, A , of the output amplifier is infinite, inspection of the transfer function reveals that any $\mathrm{V}_{\text {out }}$ can be created with an infinitesimally small quantity within the brackets. Then,


an application circuit can be analyzed by assigning circuit voltages for all $\mathrm{X}, \mathrm{Y}$ and Z inputs and setting the bracketed quantity equal to zero. For example, the basic multiplier connection in Figure $1, \mathrm{Z}_{1}=\mathrm{V}_{\text {OUT }}$ and $\mathrm{Z}_{2}=0$. The quantity within the brackets then reduces to:

$$
\frac{\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right)}{\mathrm{SF}}-\left(\mathrm{V}_{\text {OUT }}-0\right)=0
$$

This approach leads to a simple relationship which can be solved for $\mathrm{V}_{\text {out }}$.
The scale factor is accurately factory-adjusted to 10 V and is typically accurate to within $0.1 \%$ or less. The scale factor may be adjusted by connecting a resistor or potentiometer between pin SF and the $-\mathrm{V}_{\mathrm{S}}$ power supply. The value of the external resistor can be approximated by:

$$
\mathrm{R}_{\mathrm{SF}}=5.4 \mathrm{k} \Omega\left[\frac{\mathrm{SF}}{10-\mathrm{SF}}\right]
$$

## For Immediate Assistance, Contact Your Local Salesperson

Internal device tolerances make this relationship accurate to within approximately $25 \%$. Some applications can benefit from reduction of the SF by this technique. The reduced input bias current and drift achieved by this technique can be likened to operating the input circuitry in a higher gain, thus reducing output contributions to these effects. Adjustment of the scale factor does not affect bandwidth.
The MPY534 is fully characterized at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, but operation is possible down to $\pm 8 \mathrm{~V}$ with an attendant reduction of input and output range capability. Operation at voltages greater than $\pm 15 \mathrm{~V}$ allows greater output swing to be achieved by using an output feedback attenuator (Figure 2).

## BASIC MULTIPLIER CONNECTION

Figure 1 shows the basic connection as a multiplier. Accuracy is fully specified without any additional user trimming circuitry. Some applications can benefit from trimming one or more of the inputs. The fully differential inputs facilitate referencing the input quantities to the source voltage common terminal for maximum accuracy. They also allow use of simple offset voltage trimming circuitry as shown on the X input.
The differential Z input allows an offset to be summed in $\mathrm{V}_{\text {out }}$. In basic multiplier operation, the $\mathrm{Z}_{2}$ input serves as the output voltage reference and should be connected to the ground reference of the driven system for maximum accuracy.
A method of changing (lowering) SF by connecting to the SF pin was discussed previously. Figure 2 shows another method of changing the effective SF of the the overall circuit using an attenuator in the feedback connection to $\mathrm{Z}_{1}$. This method puts the output amplifier in a higher gain and is thus accompanied by a reduction in bandwidth and an increase in output offset voltage. The larger output offset may be reduced by applying a trimming voltage to the high impedance input $\mathrm{Z}_{2}$.
The flexibility of the differential Z inputs allows direct conversion of the output quantity to a current. Figure 3 shows the output voltage differentially-sensed across a series resistor forcing an output-controlled current. Addition of a capacitor load then creates a time integration function useful in a variety of applications such as power computation.

## SQUARER CIRCUIT

Squarer operation is achieved by paralleling the X and Y inputs of the standard multiplier circuit. Inverted output can be achieved by reversing the differential input terminals of either the X or Y input. Accuracy in the squaring mode is typically a factor of two better than the specified multiplier mode with maximum error occurring with small (less than 1V) inputs. Better accuracy can be achieved for small input voltage levels by using a reduced SF value.


FIGURE 1. Basic Multiplier Connection.


FIGURE 2. Connections for Scale-Factor of Unity.


FIGURE 3. Conversion of Output to Current.

## DIVIDER CIRCUIT

The MPY534 can be configured as a divider as shown in Figure 4. High impedance differential inputs for the numerator and denominator are achieved at the Z and X inputs, respectively. Feedback is applied to the $Y_{2}$ input, and $Y_{1}$ can be summed directly into $V_{\text {out }}$. Since the feedback connection is made to a multiplying input, the effective gain of the output op amp varies as a function of the denominator input voltage. Therefore, the bandwidth of the divider function is proportional to the denominator voltage (see Typical Performance Curves).

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

Accuracy of the divider mode typically ranges from $0.75 \%$ to $2.0 \%$ for a 10 to 1 denominator range depending on device grade. Accuracy is primarily limited by input offset voltages and can be significantly improved by trimming the offset of the X input. A trim voltage of $\pm 3.5 \mathrm{mV}$ applied to the "low side" X input ( $\mathrm{X}_{2}$ for positive input voltages on $\mathrm{X}_{1}$ ) can produce similar accuracies over a 100 to 1 denominator range. To trim, apply a signal which varies from 100 mV to 10 V at a low frequency (less than 500 Hz ) to both inputs. An offset sine wave or ramp is suitable. Since the ratio of the quantities should be constant, the ideal output would be a constant 10 V . Using AC coupling on an oscilloscope, adjust the offset control for minimum output voltage variation.


FIGURE 4. Basic Divider Connection.

## SQUARE-ROOTER

A square-rooter connection is shown in Figure 5. Input voltage is limited to one polarity (positive for the connection shown). The diode prevents circuit latch-up should the input go negative. The circuit can be configured for negative input and positive output by reversing the polarity of both the X and $Y$ inputs. The output polarity can be reversed by reversing the diode and $\mathbb{X}$ input poiarity. A load resistance of approximately $10 \mathrm{k} \Omega$ must be provided. Trimming for improved accuracy would be accomplished at the Z input.


APPLICATIONS


FIGURE 6. Difference-of-Squares.


NOTES: (1) Gain is X 10 per volt of $\mathrm{E}_{\mathrm{C}}$, zero to X 50 . (2) Wideband ( 10 Hz to 30 Hz ) output noise is 3 mVrms , typ, corresponding to a FS $\mathrm{S} / \mathrm{N}$ ratio of 70 dB . (3) Noise referred to signal input, with $\mathrm{E}_{\mathrm{C}}= \pm 5 \mathrm{~V}$, is $60 \mu \mathrm{Vrms}$, typ. (4) Bandwidth is DC to $20 \mathrm{kHz},-3 \mathrm{~dB}$, indepedent of gain.

FIGURE 7. Voltage-Controlled Amplifier.

= 三


FIGURE 9. Linear AM Modulator.


FIGURE 10. Percentage Computer.


FIGURE 11. Bridge-Linearization Function.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Wide Bandwidth SIGNAL MULTIPLIER

## FEATURES

- WIDE BANDWIDTH: 75 MHz - Current Output 30MHz - Voltage Output
- LOW NOISE
- LOW FEEDTHROUGH: -60 dB ( 5 MHz )
- GROUND-REFERRED OUTPUT
- LOW OFFSET VOLTAGE


## DESCRIPTION

## APPLICATIONS

- MODULATOR/DEMODULATOR
- VIDEO SIGNAL PROCESSING
- CRT GEOMETRY CORRECTION


## - CRT FOCUS CORRECTION

- VOLTAGE-CONTROLLED CIRCUITS
 nents. A single external resistor can be used to program the conversion gain for optimum spurious-free dynamic range. When used as a modulator, carrier feedthrough measures -60 dB at 5 MHz .
Differential $\mathrm{X}, \mathrm{Y}$ and Z inputs can be connected in a variety of useful configurations, including squarer, divider, and square-rooter circuits. The MPY600 is available in 16 -pin plastic DIP, specified for the industrial temperature range.
The MPY600 is a wide-bandwidth four-quadrant signal multiplier. Its output voltage is equal to the algebraic product of the X and Y input voltages. For signals up to 30 MHz , the on-board output op amp provides the complete multiplication function with a low-impedance voltage output. Differential current outputs extend multiplier bandwidth to 75 MHz .
The MPY600 offers improved performance compared to common semiconductor modulator or multiplier circuits. It can be used for both two-quadrant (voltagecontrolled amplifier) and four-quadrant (double-balanced) applications. While previous devices required cumbersome circuitry for trimming, balance and levelshifting, the MPY600 requires no external compo-

International Airport Industrial Park • Mailing Address: PO Box 11400 . Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

At $V_{S}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted

| SPECIFICATION | CONDITIONS | MPY600AP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUTS (X, Y, Z) <br> Full-Scale Differential Input $\begin{aligned} & X_{1}-X_{2} \\ & Y_{1}-Y_{2} \\ & Z_{-}-Z_{2} \end{aligned}$ <br> Input Voltage Range <br> Differential Input Range <br> Input Impedance <br> Input Offset Voltage <br> Drift <br> CMRR <br> PSRR <br> Input Bias Current (X, Y) <br> Z Input | $\mathrm{V}_{\mathrm{cm}}= \pm 2 \mathrm{~V}$ | $\begin{aligned} & \pm 1 \\ & \pm 2 \\ & \pm 2 \end{aligned}$ | $\pm 2.2$ $\pm 2.5$ $100 \\| 1.5$ $\pm 0.5$ 25 70 70 +15 -15 | $\pm 5$ | $\begin{gathered} V \\ V \\ V \\ V \\ V \\ \mathrm{k} \Omega \\| \mathrm{pF} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \hline \end{gathered}$ |
| VOLTAGE OUTPUT <br> Transfer Function <br> Total Multiplier Error ${ }^{(1)}$ <br> Gain Error <br> Gain Temperature Drift <br> Power Supply Rejection <br> Noise <br> Output Voltage Swing <br> Output Current <br> Short-Circuit Limit <br> Bandwidth <br> Slew Rate <br> Settling Time to $0.1 \%$ <br> Differential Gain Error <br> Differential Phase Error <br> Capacitive Load, Max <br> Feedthrough, X <br> Feedthrough, Y <br> Distortion, X <br> Distortion, Y | $\begin{aligned} & -1 V \leq X \leq 1 V,-2 V \leq Y \leq 2 V \\ & -2 V \leq X \leq 2 V,-2 V \leq Y \leq 2 V \end{aligned}$ $\mathrm{V}_{\mathrm{s}}= \pm 4 \text { to } \pm 6 \mathrm{~V}$ <br> $f=1 \mathrm{kHz}$ to 30 MHz $R_{L}=100 \Omega$ <br> Small Signal <br> 4V Step <br> $3.58 \mathrm{MHz}, 0$ to 0.7 V <br> $3.58 \mathrm{MHz}, 0$ to 0.7 V <br> Stable Operation <br> $X=0 \mathrm{dBm}, \mathrm{f}=500 \mathrm{kHz}$; Y Nulled <br> $X=0 \mathrm{dBm}, \mathrm{f}=5 \mathrm{MHz}$; Y Nulled <br> $\mathrm{Y}=0 \mathrm{dBm}, \mathrm{f}=500 \mathrm{kHz} ; \mathrm{X}$ Nulled <br> $Y=0 \mathrm{dBm}, \mathrm{f}=5 \mathrm{MHz} ; \mathrm{X}$ Nulled <br> $\mathrm{X}=0 \mathrm{dBm}, \mathrm{f}=500 \mathrm{kHz}, \mathrm{Y}=2 \mathrm{~V}$ <br> $\mathrm{X}=0 \mathrm{dBm}, \mathrm{f}=5 \mathrm{MHz}, \mathrm{Y}=2 \mathrm{~V}$ <br> $\mathrm{Y}=0 \mathrm{dBm}, \mathrm{f}=500 \mathrm{kHz}, \mathrm{X}=2 \mathrm{~V}$ <br> $\mathrm{Y}=0 \mathrm{dBm}, \mathrm{f}=5 \mathrm{MHz}, \mathrm{X}=2 \mathrm{~V}$ | $\begin{gathered} \pm 2.2 \\ \pm 22 \end{gathered}$ | $\left(X_{1}-X_{2}\right)\left(Y_{1}-Y\right.$ $\pm 15$ $\pm 25$ $\pm 1$ $\pm 200$ 70 120 $\pm 3$ $\pm 30$ 50 30 150 150 0.2 0.2 100 -65 -60 -70 -50 -60 -55 -65 -55 | $\pm 25$ | V mV mV $\%$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ dB $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ V mA mA MHz $\mathrm{V} / \mu \mathrm{s}$ ns $\%$ Degrees pF dB dB dB dB dB dB dB dB |
| CURRENT OUTPUT <br> Transter Function <br> Total Multiplier Error ${ }^{(1)}$ <br> Gain Error <br> Gain Temperature Drift <br> Power Supply Rejection <br> Noise, Output <br> Voltage Compliance Range <br> Peak Output Current <br> Noise, Input-Referred <br> Bandwidth, Small-Signal <br> Settling Time to $0.1 \%$ <br> Feedthrough, X <br> Feedthrough, Y <br> Distortion, X <br> Distortion, Y | $\begin{gathered} -1 \mathrm{~V} \leq \mathrm{X} \leq 1 \mathrm{~V},-2 \mathrm{~V} \leq \mathrm{Y} \leq 2 \mathrm{~V} \\ -2 \mathrm{~V} \leq \mathrm{X} \leq 2 \mathrm{~V},-2 \mathrm{~V} \leq \mathrm{Y} \leq 2 \mathrm{~V} \\ \\ \mathrm{~V}_{\mathrm{s}}= \pm 4 \text { to } \pm 6 \mathrm{~V} \\ \\ \\ \mathrm{f}=1 \mathrm{kHz} \text { to } 75 \mathrm{MHz} \\ 4 \mathrm{~mA} \mathrm{Step} \\ X=0 \mathrm{dBm}, \mathrm{f}=1 \mathrm{MHz} ; Y \text { Nulled } \\ \mathrm{X}=0 \mathrm{dBm}, \mathrm{f}=10 \mathrm{MHz} ; Y \text { Nulled } \\ \mathrm{Y}=0 \mathrm{dBm}, \mathrm{f}=1 \mathrm{MHz} ; \mathrm{X} \text { Nulled } \\ \mathrm{Y}=0 \mathrm{dBm}, \mathrm{f}=10 \mathrm{MHz} ; \mathrm{X} \text { Nulled } \\ \mathrm{X}=0 \mathrm{dBm}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{Y}=2 \mathrm{~V} \\ \mathrm{X}=0 \mathrm{dBm}, \mathrm{f}=10 \mathrm{MHz}, \mathrm{Y}=2 \mathrm{~V} \\ \mathrm{Y}=0 \mathrm{dBm}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{X}=2 \mathrm{~V} \\ \mathrm{Y}=0 \mathrm{dBm}, \mathrm{f}=10 \mathrm{MHz}, \mathrm{X}=2 \mathrm{~V} \end{gathered}$ |  | $\left.X_{1}-X_{2}\right)\left(Y_{1}-\right.$ $\pm 20$ $\pm 80$ $\pm 1$ $\pm 200$ 50 100 $\pm 2.5$ 5 50 75 150 -65 -45 -75 -55 -55 -50 -65 -50 | $\pm 80$ | $\begin{gathered} \mathrm{A} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ \mathrm{MHz} \\ \mathrm{~ns} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| POWER SUPPLY <br> Rated Performance Operating Current |  | $\pm 4.75$ | $\begin{gathered} \pm 5 \\ \pm 30 \end{gathered}$ | $\begin{gathered} \pm 8 \\ \pm 35 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specified Temperature Range Storage Temperature Range Thermal Resistance, $\theta_{J-A}$ |  | $\begin{aligned} & -25 \\ & -40 \end{aligned}$ | 50 | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTE: (1) Deviation from ideal transfer function referred to full scale output. Includes gain, nonlinearity and offset errors.

## ABSOLUTE MAXIMUM RATINGS



## ORDERING INFORMATION

| MODEL | PACKAGE | SPECIFIED <br> TEMPERATURE <br> RANGE |
| :--- | :---: | :---: |
| MPY600AP | 16 -Pin Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| MPY600AP | 16-Pin Plastic DIP | 180 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

PIN CONFIGURATION


## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ unless otherwise noted.





## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ unless otherwise noted.


## Or，Call Customer Service at 1－800－548－6132（USA Only）

## TYPICAL PERFORMANCE CURVES（CONT）

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 5 \mathrm{~V}$ unless otherwise noted．



OUTPUT－REFERRED DYNAMIC RANGE vs INPUT POWER



OUTPUT－REFERRED DYNAMIC RANGE


MPY600

P

## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ unless otherwise noted.



## APPLICATION INFORMATION

## POWER SUPPLIES

The MPY600 may be operated from power supplies from $\pm 4.75 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$. Operation from $\pm 5 \mathrm{~V}$ supplies is recommended. Since input and output levels are $\pm 2 \mathrm{~V}$, larger supply voltage is not required for full output voltage swing. Furthermore, power dissipation can be minimized by using lower power supply voltage. Power supplies should be bypassed with good high-frequency capacitors such as ceramic or solid tantalum.

## TRANSFER FUNCTION

The open-loop transfer function of the MPY600 is:

$$
\mathrm{V}_{\mathrm{O}}=\mathrm{A}\left[\frac{\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right) \cdot\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right)}{2 \mathrm{~V}}-\left(\mathrm{Z}_{1}-\mathrm{Z}_{2}\right)\right]
$$

where $\mathrm{A}=$ open-loop gain of the output amplifier (typically 70 dB ).
$\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ are differential input voltages- $\pm 2 \mathrm{~V}$ max.
An intuitive understanding of the transfer function can be gained by analogy to an op amp. Assuming that the openloop gain is infinite, any output voltage can be created by an infinitesimally small quantity with the brackets. An applications circuit can be analyzed by assigning circuit voltages to the $\mathrm{X}, \mathrm{Y}$ and Z inputs and setting the bracketed quantity equal to zero.

For example, in the basic multiplier connection (Figure 1), $\mathrm{Z}_{1}=\mathrm{V}_{\mathrm{o}}$ and $\mathrm{Z}_{2}=0$. Setting this equal to zero:

$$
\left[\frac{\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right) \cdot\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right)}{2 \mathrm{~V}}-\mathrm{V}_{\mathrm{O}}\right]=0
$$

Solving for $\mathrm{V}_{\mathrm{o}}$ yields the transfer function of the circuit.
The $X$ input is specified for $\pm 1 \mathrm{~V}$ full-scale differential input. X inputs up to $\pm 2 \mathrm{~V}$ provide useful operation with somewhat reduced accuracy and distortion performance. The Y input is rated for $\pm 2 \mathrm{~V}$ full-scale input. The Y input gain (and therefore its full-scale range) can be varied with an external resistor connected to the $\mathrm{R}_{\mathrm{Y}}$ terminals-see "Modulator/ Demodulator." Full-scale inputs ( $\mathrm{X}= \pm 1 \mathrm{~V}, \mathrm{Y}= \pm 2 \mathrm{~V}$ ) produce a $\pm 1 \mathrm{~V}$ output.
The differential inputs, $X_{1}, X_{2}$ and $Y_{1}, Y_{2}$, make it easy to trim offset voltage. The trim voltage is applied to the $X_{2}$ or $\mathrm{Y}_{2}$ input, which is otherwise grounded (see $\mathrm{X}_{2}$ input, Figure 5). Polarity of the input signals can be reversed by interchanging the inputs (reversing the connections $\mathrm{X}_{1}$ and $\mathrm{X}_{2}$, for instance). The unused current outputs (pins 15 and 16) must be grounded (or loaded-see discussion on current outputs).
The output amplifier is operated in unity gain. The output voltage can be increased (for small input signals) by placing the internal output op amp in higher gain (Figure 2). This reduces bandwidth and increases output offset voltage errors.


FIGURE 1. Basic Multiplier Connection.

## CURRENT OUTPUT

The current output connections of the MPY600 can achieve wider bandwidth multiplier operation (Figure 3). The current output is determined by the X and Y inputs only, so applications which use the $Z$ input to modify the transfer function (e.g., divider and square-root modes) cannot be used. A full-scale input of $\pm 1 \mathrm{~V}$ on the X and $\pm 2 \mathrm{~V}$ on the Y inputs produces a 2 mA differential current at the current outputs. This consists of approximately 2.5 mA quiescent current $\pm 1 \mathrm{~mA}$ signal current on each output. The current outputs may be used to drive any load impedance which maintains the voltage on the current outputs within their compliance range. This compliance limit is approximately 2.5 V from the power supply voltages. The current outputs and voltage output may be used simultaneously, if desired.
Output capacitance and stray capacitance at the current output terminals will limit the multiplier bandwidth. This makes large output resistors (greater than approximately $1 \mathrm{k} \Omega$ ) impractical. The current outputs can be used to drive $50 \Omega$ or $75 \Omega$ loads directly.
The circuit shown in Figure 4 uses the current outputs to drive an external OPA621 op amp configured as a currentdifference amplifier. It operates in a noise gain of 3.5. The OPA621 is stable in a noise gain of two or greater and has a 500 MHz gain-bandwidth product. It achieves the full bandwidth performance of the MPY600. $\mathrm{R}_{1}$ determines the transfer function gain. $R_{3}$ provides a proper load to optimize high-frequency effects. $R_{4}$ is made equal to the parallel combination of $\mathrm{R}_{1}$ and $\mathrm{R}_{3}$.


FIGURE 2. Adjusting the Scale Factor with Feedback.


FIGURE 3. Current Output Connection.


FIGURE 4. 75 MHz DC-Coupled Multiplier.

## MODULATOR/DEMODULATOR

The balanced modulator or demodulator shown in Figure 5 uses the basic multiplier configuration. It shows the offset of the $X$ input trimmed to null carrier feedthrough. It also illustrates the use of $\mathrm{R}_{\mathrm{Y}}$ to change the gain of the Y input. This can be used to optimize the spurious-free dynamic range for a given input level. The $Y$ input is optimized for $\pm 2 \mathrm{~V}$ inputs. For lower input signals, the Y input can be programmed for higher gain by connecting an external resistor to the $\mathrm{R}_{\mathrm{Y}}$ terminals. The conceptual diagram in Figure 6 reveals why varying the Y-channel gain can yield improved dynamic range. The $\mathrm{R}_{\mathrm{Y}}$ selection curve in Figure 5 shows the optimum value of $\mathrm{R}_{\mathrm{Y}}$ for a given Y -input signal level.

## DIVIDER OPERATION

The MPY600 can be configured as a divider as shown in Figure 7. Numerator voltage is applied to the $Z$ inputs; denominator voltage is applied to the $\mathrm{Y}_{1}$ input. Since the
feedback connection is made to a multiplying input, the effective gain of the output amplifier varies as a function of the denominator input. This causes the bandwidth to vary with denominator (see Typical Performance Curves for divider bandwidth performance). Accuracy in divider operation is approximately $3 \%$ for a $10: 1$ denominator range. Errors grow large and will eventually saturate the output as the denominator voltage approaches 0 V .

## SQUARE-ROOT CIRCUIT

The circuit in Figure 8 provides an output voltage proportional to the square-root of the input (for positive input voltages). Diode $\mathrm{D}_{1}$ prevents latch-up if the input should go negative. The circuit can be configured for negative input and positive output by reversing the polarity of both the $X$ and $Y$ differential inputs. The output polarity can be inverted by reversing the X input polarity and the diode. Accuracy can be improved by trimming the offset at the Z input.

Or, Call Customer Service at 1-800-548-6132 (USA Only)


FIGURE 7. Divider Circuit.


FIGURE 8. Square-Root Circuit.


FIGURE 10. Phase Detector.


FIGURE 9. Squaring Circuit.


FIGURE 11. Linear AM Modulator.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 12. 25 MHz Multiplier with Improved Load Driving Capability.


MPY600
FIGURE 13. Single-Supply Balanced Modulator.


FIGURE 14. CRT Focus Correction.
$=3$


FIGURE 15. CRT Geometry Correction.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# Wide Bandwidth PRECISION ANALOG MULTIPLIER 

## FEATURES

- WIDE BANDWIDTH: 10MHz typ
- $\pm 0.5 \%$ MAX FOUR-QUADRANT ACCURACY
- INTERNAL WIDE-BANDWIDTH OP AMP
- EASY TO USE
- LOW COST


## APPLICATIONS

- PRECISION ANALOG SIGNAL PROCESSING
- MODULATION AND DEMODULATION
- VOLTAGE-CONTROLLED AMPLIFIERS
- VIDEO SIGNAL PROCESSING
- Voltage-controlled filters and OSCILLATORS


## DESCRIPTION

The MPY634 is a wide bandwidth, high accuracy, four-quadrant analog multiplier. Its accurately lasertrimmed multiplier characteristics make it easy to use in a wide variety of applications with a minimum of external parts, often eliminating all external trimming. Its differential $\mathrm{X}, \mathrm{Y}$, and Z inputs allow configuration as a multiplier, squarer, divider, square-rooter, and other functions while maintaining high accuracy.
The wide bandwidth of this new design allows signal processing at IF, RF, and video frequencies. The internal output amplifier of the MPY634 reduces design complexity compared to other high frequency multipliers and balanced modulator circuits. It is capable of performing frequency mixing, balanced modulation, and demodulation with excellent carrier rejection.

An accurate internal voltage reference provides precise setting of the scale factor. The differential Z input aliows user-selected scaie factors from $\hat{0} .1$ to $1 \hat{0}$ using external feedback resistors.


International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{VDC}$, unless otherwise noted.

| MODEL | MPY634KP/KU |  |  | MPY634AM |  |  | MPY634BM |  |  | MPY634SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| MULTIPLIER <br> PERFORMANCE <br> Transfer Function Total Error ${ }^{(1)}$ $(-10 V \leq X, Y \leq+10 V)$ <br> $\mathrm{T}_{\mathrm{A}}=\min$ to $\max$ <br> Total Error vs Temperature <br> Scale Factor Error <br> $(S F=10.000 \mathrm{~V} \text { Nominal })^{(2)}$ <br> Temperature Coefficient of <br> Scaling Voltage <br> Supply Rejection $( \pm 15 \mathrm{~V} \pm 1 \mathrm{~V})$ <br> Nonlinearity $\begin{aligned} & X(X=20 \mathrm{Vp}-\mathrm{p}, \mathrm{Y}=10 \mathrm{~V}) \\ & Y(Y=20 \mathrm{Vp}-\mathrm{p}, \mathrm{X}=10 \mathrm{~V}) \end{aligned}$ <br> Feedthrough ${ }^{(3)}$ <br> $X$ (Y Nulled, $X=20 \mathrm{Vp}-\mathrm{p}, 50 \mathrm{~Hz}$ ) <br> Y (X Nulled, $\mathrm{Y}=20 \mathrm{Vp}-\mathrm{p}, 50 \mathrm{~Hz}$ ) <br> Both Inputs ( $500 \mathrm{kHz}, 1 \mathrm{Vrms}$ ) <br> Unnulled <br> Nulled <br> Output Offset Voltage <br> Output Offset Voltage Drift | $\begin{aligned} & 40^{(4)} \\ & 55^{(4)} \end{aligned}$ | $\begin{gathered} \pm 2.5 \\ \pm 0.03 \\ \pm 0.25 \\ \pm 0.02 \\ * \\ * \\ * \\ * \\ * \\ 50 \\ 60 \\ \pm 50 \end{gathered}$ | $\pm 2.0$ | $\left(X_{1}-\right.$ <br> 45 <br> 55 | $\begin{gathered} )\left(Y_{1}-Y\right. \\ 10 \mathrm{~V} \\ \pm 1.5 \\ \pm 0.022 \\ \\ \pm 0.1 \\ \pm 0.01 \\ \pm 0.01 \\ \\ \pm 0.4 \\ \pm 0.01 \\ \\ \pm 0.3 \\ \pm 0.01 \\ \\ 55 \\ 65 \\ \pm 5 \\ \pm 200 \end{gathered}$ | $+Z_{2}$ <br> $\pm 1.0$ | $\stackrel{*}{60}$ | $\begin{gathered} \pm 1.0 \\ \pm 0.015 \\ * \\ \pm 0.01 \\ * \\ 0.2 \\ * \\ \pm 0.15 \\ * \\ 60 \\ 70 \\ * \\ \pm 100 \end{gathered}$ | $\begin{aligned} & \pm 0.5 \\ & \\ & \pm 0.3 \\ & \pm 0.1 \\ & \pm 0.3 \\ & \pm 0.1 \\ & \\ & \pm 15 \end{aligned}$ | * |  | $\pm 2.0$ $\pm 0.02$ | $\begin{gathered} \% \\ \% \\ \% /{ }^{\circ} \mathrm{C} \\ \% \\ \% /{ }^{\circ} \mathrm{C} \\ \% \\ \% \\ \% \\ \% \\ \% \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| DYNAMICS <br> Small Signal BW, $\left(\mathrm{V}_{\text {OUT }}=0.1 \mathrm{Vrms}\right)$ <br> 1\% Amplitude Error $\left(C_{\text {LOAD }}=1000 \mathrm{pF}\right)$ <br> Slew Rate $\left(\mathrm{V}_{\text {out }}=20 \mathrm{Vp}-\mathrm{p}\right)$ <br> Settling Time $\text { (to } 1 \%, \Delta \mathrm{~V}_{\text {out }}=20 \mathrm{~V} \text { ) }$ | $6^{(4)}$ |  |  | 8 | 10 <br> 100 <br> 20 <br> 2 |  | * |  |  | 6 |  |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| NOISE <br> Noise Spectral Density: $S F=10 \mathrm{~V}$ <br> Wideband Noise: $\begin{aligned} & f=10 \mathrm{~Hz} \text { to } 5 \mathrm{MHz} \\ & f=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \end{aligned}$ |  |  |  |  | $\begin{gathered} 0.8 \\ 1 \\ 90 \end{gathered}$ |  |  |  |  |  | * |  | $\mu \mathrm{V} / \sqrt{\mathrm{Hz}}$ <br> mVrms <br> $\mu \mathrm{Vrms}$ |
| OUTPUT <br> Output Voltage Swing Output Impedance ( $\mathrm{f} \leq 1 \mathrm{kHz}$ ) Output Short Circuit Current ( $\mathrm{R}_{\mathrm{L}}=0, \mathrm{~T}_{\mathrm{A}}=\min$ to max) Amplifier Open Loop Gain ( $\mathrm{f}=50 \mathrm{~Hz}$ ) | * |  |  | $\pm 11$ | $\begin{aligned} & 0.1 \\ & 30 \\ & 85 \end{aligned}$ |  | * |  |  | * |  |  | V $\Omega$ <br> mA <br> dB |
| INPUT AMPLIFIERS (X, Y and Z) <br> Input Voltage Range <br> Differential $\mathrm{V}_{\text {IN }}\left(\mathrm{V}_{\mathrm{CM}}=0\right)$ <br> Common-Mode $\mathrm{V}_{\text {IN }}\left(\mathrm{V}_{\text {DIFF }}=0\right)$ <br> (see Typical Performance Curves) <br> Offset Voltage X, Y <br> Offset Voltage Drift X, Y <br> Offset Voltage Z <br> Offset Voltage Drift Z <br> CMRR <br> Bias Current <br> Offset Current <br> Differential Resistance |  | $\pm 25$ $200$ <br> $\pm 25$ | $\begin{aligned} & \pm 100 \\ & \pm 100 \end{aligned}$ | 60 | $\begin{gathered} \pm 12 \\ \pm 10 \\ \\ \pm 5 \\ 100 \\ \pm 5 \\ 200 \\ 80 \\ 0.8 \\ 0.1 \\ 10 \end{gathered}$ | $\begin{aligned} & \pm 20 \\ & \pm 30 \\ & 2.0 \end{aligned}$ | 70 | $\begin{gathered} \pm 2 \\ 50 \\ \pm 2 \\ 100 \\ 90 \end{gathered}$ | $\begin{aligned} & \pm 10 \\ & \pm 15 \end{aligned}$ | * |  | $500$ $2.0$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mathrm{M} \Omega \\ \hline \end{gathered}$ |
| DIVIDER PERFORMANCE <br> Transfer Function $\left(\mathrm{X}_{1}>\mathrm{X}_{2}\right)$ <br> Total Error ${ }^{(1)}$ untrimmed $\begin{aligned} & (X=10 V,-10 V \leq Z \leq+10 \mathrm{~V}) \\ & (X=1 V,-1 V \leq Z \leq+1 V) \\ & (0.1 V \leq X \leq 10 \mathrm{~V},-10 \mathrm{~V} \leq Z \leq 10 \mathrm{~V}) \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 4.0 \\ & 5.0 \end{aligned}$ |  |  | $\begin{gathered} \left(Z_{2}-Z_{1}\right) \\ \hline\left(X_{1}-X_{2}\right) \\ \pm 0.75 \\ \pm 2.0 \\ \pm 2.5 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \pm 0.35 \\ \pm 1.0 \\ \pm 1.0 \\ \hline \end{gathered}$ |  |  | $\pm 0.75$ |  | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \% \end{aligned}$ |
| SQUARE PERFORMANCE <br> Transfer Function <br> Total Error $(-10 \mathrm{~V} \leq \mathrm{X} \leq 10 \mathrm{~V})$ |  | $\pm 1.2$ |  |  | $\begin{gathered} \frac{\left(X_{1}-X_{2}\right)}{10 V} \\ \pm 0.6 \end{gathered}$ | $+Z_{2}$ |  | $\pm 0.3$ |  |  |  |  | \% |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

SPECIFICATIONS (CONT)

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{VDC}$, unless otherwise noted.

| MODEL | MPY634KP/KU |  |  | MPY634AM |  |  | MPY634BM |  |  | MPY634SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| SQUARE-ROOTER <br> PERFORMANCE <br> Transfer Function $\left(Z_{1} \leq Z_{2}\right)$ <br> Total Error ${ }^{(1)}$ ( $1 \mathrm{~V} \leq \mathrm{Z} \leq 10 \mathrm{~V}$ ) |  | $\pm 2.0$ |  | $\sqrt{10 \mathrm{~V}\left(\mathrm{Z}_{2}-\mathrm{Z}_{1}\right)}+\mathrm{X}_{2}$ |  |  |  | $\pm 0.5$ |  |  | * |  | \% |
| POWER SUPPLY <br> Supply Voltage: <br> Rated Performance Operating Supply Current, Quiescent | * |  | * | $\pm 8$ | $\begin{gathered} \pm 15 \\ 4 \end{gathered}$ | $\begin{gathered} \pm 18 \\ 6 \end{gathered}$ | * |  | * | * |  | $\underset{*}{ \pm}$ | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE <br> Specification <br> Storage | $\begin{gathered} *(5) \\ -40 \\ \hline \end{gathered}$ |  | $\begin{gathered} *(5) \\ +85 \\ \hline \end{gathered}$ | $\begin{aligned} & -25 \\ & -65 \\ & \hline \end{aligned}$ |  | $\begin{gathered} +85 \\ +150 \\ \hline \end{gathered}$ | * |  | * | $\stackrel{-55}{*}$ |  | +125 | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Specification same as for MPY634AM.
NOTES: (1) Figures given are percent of full scale, $\pm 10 \mathrm{~V}$ (i.e., $0.01 \%=1 \mathrm{mV}$ ). (2) May be reduced to 3 V using external resistor between $-\mathrm{V}_{\mathrm{s}}$ and SF . (3) Irreducible component due to nonlinearity; excludes effect of offsets. (4) KP grade only. (5) KP grade only. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for KU grade.

## PIN CONFIGURATIONS



* Specification same as for MPY634AM/BM.


## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| MPY634KP | 14-Pin PDIP | 010 |
| MPY634KU | 16-Pi SOIC | 211 |
| MPY634AM | TO-100 | 007 |
| MPY634BM | TO-100 | 007 |
| MPY634SM | TO-100 | 007 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

EE

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{VDC}$, unless otherwise noted.



NOISE SPECTRAL DENSITY vs FREQUENCY


$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{VDC}$, unless otherwise noted.



## THEORY OF OPERATION

The transfer function for the MPY634 is:

$$
\mathrm{V}_{\mathrm{OUT}}=\mathrm{A}\left[\frac{\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right)}{\mathrm{SF}}-\left(\mathrm{Z}_{1}-\mathrm{Z}_{2}\right)\right]
$$

where:
$\mathrm{A}=$ open-loop gain of the output amplifier (typically 85 dB at DC).
$\mathrm{SF}=$ Scale Factor. Laser-trimmed to 10 V but adjustable over a 3 V to 10 V range using external resistors.
$\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ are input voltages. Full-scale input voltage is equal to the selected SF. (Max input voltage $=$ $\pm 1.25 \mathrm{SF}$ ).
An intuitive understanding of transfer function can be gained by analogy to the op amp. By assuming that the open-loop gain, A, of the output operational amplifier is infinite,
inspection of the transfer function reveals that any $V_{\text {out }}$ can be created with an infinitesimally small quantity within the brackets. Then, an application circuit can be analyzed by assigning circuit voltages for all $\mathrm{X}, \mathrm{Y}$ and Z inputs and setting the bracketed quantity equal to zero. For example, the basic multiplier connection in Figure 1, $\mathrm{Z}_{1}=\mathrm{V}_{\text {OUT }}$ and $Z_{2}=0$. The quantity within the brackets then reduces to:

$$
\frac{\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right)}{\mathrm{SF}}-\left(\mathrm{V}_{\mathrm{OUT}}-0\right)=0
$$

This approach leads to a simple relationship which can be solved for $\mathrm{V}_{\text {out }}$ to provide the closed-loop transfer function.
The scale factor is accurately factory adjusted to 10 V and is typically accurate to within $0.1 \%$ or less. The scale factor may be adjusted by connecting a resistor or potentiometer between pin SF and the $-\mathrm{V}_{\mathrm{S}}$ power supply. The value of the external resistor can be approximated by:

$$
\mathrm{R}_{\mathrm{SF}}=5.4 \mathrm{k} \Omega\left[\frac{\mathrm{SF}}{10-\mathrm{SF}}\right]
$$

Internal device tolerances make this relationship accurate to within approximately $25 \%$. Some applications can benefit from reduction of the SF by this technique. The reduced input bias current, noise, and drift achieved by this technique can be likened to operating the input circuitry in a higher gain, thus reducing output contributions to these effects. Adjustment of the scale factor does not affect bandwidth.
The MY634 is fully characterized at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ but operation is possible down to $\pm 8 \mathrm{~V}$ with an attendant reduction of input and output range capability. Operation at voltages greater than $\pm 15 \mathrm{~V}$ allows greater output swing to be achieved by using an output feedback attenuator (Figure 1).
As with any wide bandwidth circuit, the power supplies should be bypassed with high frequency ceramic capacitors. These capacitors should be located as near as practical to the power supply connections of the MPY634. Improper bypassing can lead to instability, overshoot, and ringing in the output.


FIGURE 1. Connections for Scale-Factor of Unity.

## BASIC MULTIPLIER CONNECTION

Figure 2 shows the basic connection as a multiplier. Accuracy is fully specified without any additional user-trimming circuitry. Some applications can benefit from trimming of one or more of the inputs. The fully differential inputs facilitate referencing the input quantities to the source voltage common terminal for maximum accuracy. They also allow use of simple offset voltage trimming circuitry as shown on the $X$ input.
The differential Z input allows an offset to be summed in $\mathrm{V}_{\text {out }}$. In basic multiplier operation, the $\mathrm{Z}_{2}$ input serves as the output voltage ground reference and should be connected to the ground of the driven system for maximum accuracy.

A method of changing (lowering) SF by connecting to the SF pin was discussed previously. Figure 1 shows an alternative method of changing the effective SF of the overall circuit by using an attenuator in the feedback connection to $\mathrm{Z}_{1}$. This method puts the output amplifier in a higher gain and is thus accompanied by a reduction in bandwidth and an


FIGURE 2. Basic Multiplier Connection.
increase in output offset voltage. The larger output offset may be reduced by applying a trimming voltage to the high impedance input, $\mathrm{Z}_{2}$.
The flexibility of the differential Z inputs allows direct conversion of the output quantity to a current. Figure 3 shows the output voltage differentially-sensed across a series resistor forcing an output-controlled current. Addition of a capacitor load then creates a time integration function useful in a variety of applications such as power computation.


FIGURE 3. Conversion of Output to Current.

## SQUARER CIRCUIT (FREQUENCY DOUBLER)

Squarer, or frequency doubler, operation is achieved by paralleling the X and Y inputs of the standard multiplier circuit. Inverted output can be achieved by reversing the differential input terminals of either the X or Y input. Accuracy in the squaring mode is typically a factor of two better than the specified multiplier mode with maximum error occurring with small (less than 1 V ) inputs. Better accuracy can be achieved for small input voltage levels by reducing the scale factor, SF .

## DIVIDER OPERATION

The MPY634 can be configured as a divider as shown in Figure 4. High impedance differential inputs for the numerator and denominator are achieved at the Z and X inputs,

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

respectively. Feedback is applied to the $Y_{2}$ input, and $Y_{1}$ is normally referenced to output ground. Alternatively, as the transfer function implies, an input applied to $\mathrm{Y}_{1}$ can be summed directly into $\mathrm{V}_{\text {out }}$. Since the feedback connection is made to a multiplying input, the effective gain of the output op amp varies as a function of the denominator input voltage. Therefore, the bandwidth of the divider function is proportional to the denominator voltage (see Typical Performance Curves).


FIGURE 4. Basic Divider Connection.

Accuracy of the divider mode typically ranges from $1.0 \%$ to $2.5 \%$ for a 10 to 1 denominator range depending on device grade. Accuracy is primarily limited by input offset voltages and can be significantly improved by trimming the offset of the X input. A trim voltage of $\pm 3.5 \mathrm{mV}$ applied to the "low side" $X$ input ( $X_{2}$ for positive input voltages on $X_{1}$ ) can produce similar accuracies over 100 to 1 denominator range. To trim, apply a signal which varies from 100 mV to 10 V at a low frequency (less than 500 Hz ). An offset sine wave or ramp is suitable. Since the ratio of the quantities should be constant, the ideal output would be a constant 10 V . Using AC coupling on an oscilloscope, adjust the offset control for minimum output voltage variation.

## SQUARE-ROOTER

A square-rooter connection is shown in Figure 5. Input voltage is limited to one polarity (positive for the connection shown). The diode prevents circuit latch-up should the input go negative. The circuit can be configured for negative input and positive output by reversing the polarity of both the X and $Y$ inputs. The output polarity can be reversed by reversing the diode and X input polarity. A load resistance of approximately $10 \mathrm{k} \Omega$ must be provided. Trimming for improved accuracy would be accomplished at the Z input.


FIGURE 5. Square-Rooter Connection.

## APPLICATIONS



Multiplier connection followed by a low-pass filter forms phase detector useful in phase-locked-loop circuitry. $\mathrm{R}_{\mathbf{X}}$ is often used in PLL circuitry to provide desired loop-damping characteristics.

FIGURE 6. Phase Detector.


Minor gain adjustments are accomplished with the $1 \mathrm{k} \Omega$ variable resistor connected to the scale factor adjustment pin, SF. Bandwidth of this circuit is limited by $A_{1}$, which is operated at relatively high gain.

FIGURE 7. Voltage-Controlled Amplifier.


FIGURE 8. Sine-Function Generator.


By injecting the input carrier signal into the output through connection to the $Z_{2}$ input, conventional amplitude modulation is achieved. Amplification can be achieved by use of the SF pin, or $Z$ attenuator (at the expense of bandwidth).

FIGURE 9. Linear AM Modulator.


Squaring a sinusoidal input creates an output frequency of twice that of the input. The DC output component is removed by AC-coupling the output.


Frequency Doubler
Input Signal: $20 \mathrm{Vp}-\mathrm{p}, 200 \mathrm{kHz}$ Output Signal: $10 \mathrm{Vp}-\mathrm{p}, 400 \mathrm{kHz}$

FIGURE 10. Frequency Doubler.


The basic muliplier connection performs balanced modulation. Carrier rejection can be improved by trimming the offset voltage of the modulation input. Better carrier rejection above 2 MHz is typically achieved by interchanging the $X$ and $Y$ inputs (carrier applied to the X input).


$$
\begin{aligned}
& \text { Carrier: } f_{\mathrm{c}}=2 \mathrm{MHz} \text {, Amplitude }=1 \mathrm{Vrms} \\
& \text { Signal: } \mathrm{f}_{\mathrm{s}}=120 \mathrm{kHz} \text {, Amplitude }=10 \mathrm{~V} \text { peak }
\end{aligned}
$$

FIGURE 11. Balanced Modulator.
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# Wide-Bandwidth, DC RESTORATION CIRCUIT 

## FEATURES

- PROPAGATION DELAY: 2.2ns
- BANDWIDTH: OTA: 750MHz Comparator: $\mathbf{2 8 0 M H z}$
- LOW INPUT BIAS CURRENT: $-0.3 \mu \mathrm{~A}$
- SAMPLE/HOLD SWITCHING TRANSIENTS:+1/-7mV
- SAMPLE/HOLD FEEDTHROUGH REJECTION: 100dB
- CHARGE INJECTION: 40fC
- HOLD COMMAND DELAY TIME: 3.8ns
- TTL/CMOS HOLD CONTROL


## DESCRIPTION

The SHC615 is a complete subsystem for very fast and precise DC restoration, offset clamping, and lowfrequency hum suppression of wideband amplifiers or buffers. Although it was designed to stabilize the performance of video signals, the circuit can also be used as a sample and hold amplifier, high-speed integrator, or peak detector for nano secend pulses. A wide-band Operational Transconductance Amplifier (OTA) with a high-impedance cascode current source output and fast and precise sampling comparator set a new standard for high-speed applications. Both can be used as stand-alone circuits or combined to form a more complex signal processing stage. The selfbiased, bipolar OTA can be viewed as an ideal volt-

## APPLICATIONS <br> - BROADCAST/HDTV EQUIPMENT <br> - TELECOMMUNICATIONS EQUIPMENT <br> - HIGH-SPEED DATA ACQUISITION <br> - CAD MONITORS/CCD IMAGE PROCESSING <br> - NANO SECOND PULSE INTEGRATOR/PEAK DETECTORS <br> - PULSE CODE MODULATOR/ DEMODULATOR <br> - COMPLETE VIDEO DC LEVEL RESTORATION <br> - SAMPLE/HOLD AMPLIFIER

age-controlled current source and is optimized for low input bias current. The sampling comparator has two identical high-impedance inputs and a current source output optimized for low output bias current and offset voltage; it can be controlled by a TTLcompatible switching stage within a few nano seconds. The transconductance of the OTA and sampling comparator can be adjusted by an external resistor, allowing bandwidth, quiescent current, and gain tradeoffs to be optimized.
The SHC615 is packaged in SO-14 surface mount packages and 14-pin plastic DIPs, and is specified over the extended temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.


[^75] Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP . Telex: 066-6491 - FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

## DC SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\text {LOAD }}=100 \Omega, \mathrm{R}_{\mathrm{Q}}=300 \Omega, \mathrm{R}_{\mathrm{IN}}=150 \Omega$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | CONDITIONS | SHC615AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OTA |  |  |  |  |  |
| OFFSET VOLTAGE <br> Initial <br> vs Temperature <br> vs Supply (tracking) | $\mathrm{V}_{\mathrm{cc}}= \pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ | 50 | $\begin{gathered} 8 \\ 40 \\ 55 \\ \hline \end{gathered}$ | $\pm 40$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| B-INPUT BIAS CURRENT Initial vs Temperature | : |  | $\begin{gathered} -0.3 \\ 1 \end{gathered}$ | $\pm 0.9$ | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{nA} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| C-OUTPUT BIAS CURRENT Initial | $\cdots$ | -200 | -77 | +100 | $\mu \mathrm{A}$ |
| B-INPUT IMPEDANCE |  |  | 4.4 |  | $\mathrm{M} \Omega$ |
| INPUT NOISE <br> Voltage Noise Density, B-to-E Voltage Noise Density, B-to-C | $\begin{aligned} f_{\text {out }} & =100 \mathrm{kHz} \text { to } 100 \mathrm{MHz} \\ f_{\text {out }} & =100 \mathrm{kHz} \text { to } 100 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 2.2 \\ & 4.5 \end{aligned}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| INPUT VOLTAGE RANGE |  |  | $\pm 3.4$ |  | V |
| OUTPUT <br> Output Voltage Compliance C-Current Output E-Current Output C-Output Impedance E-Output Impedance Open-Loop Gain | * . | $\begin{aligned} & \pm 18 \\ & \pm 18 \end{aligned}$ | $\begin{gathered} \pm 3.2 \\ \pm 20 \\ \pm 20 \\ 0.5 \\ 12 \\ 96 \end{gathered}$ |  | V <br> mA <br> mA <br> $\mathrm{M} \Omega$ <br> $\Omega$ <br> dB |
| TRANSCONDUCTANCE | Small Signal, <200mV |  | 70 |  | $\mathrm{mA} / \mathrm{V}$ |

## (3) <br> ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

[^76]
## Or, Call Customer Service at 1-800-548-6132 (USA Only)

DC SPECIFICATIONS (CONT)

## ELECTRICAL

At $V_{c C}= \pm 5 \mathrm{VDC}, R_{\text {LOAD }}=1 \mathrm{k} \Omega, R_{\mathrm{O}}=300 \Omega$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | CONDITIONS | SHC615AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| COMPARATOR |  |  |  |  |  |
| INPUT BIAS CURRENT Initial vs Temperature |  |  | $\begin{gathered} 1.0 \\ -2.3 \end{gathered}$ | $\pm 5$ | $\underset{n \mathrm{n}^{\prime}{ }^{\circ} \mathrm{C}}{\mu \mathrm{~A}}$ |
| C-OUTPUT BIAS CURRENT Initial vs Temperature |  |  | $\begin{gathered} \pm 4 \\ \pm 13 \end{gathered}$ | $\pm 25$ | $\underset{n \mathrm{nA} /{ }^{\circ} \mathrm{C}}{\mu \mathrm{~A}}$ |
| INPUT IMPEDANCE Input impedance |  |  | 0.2 |  | M $\Omega$ |
| INPUT NOISE <br> Voltage Noise Density | $\mathrm{f}_{\text {OUT }}=100 \mathrm{kHz}$ to 100 MHz |  | 5 |  | $\mathrm{n} / 2 / \sqrt{\mathrm{Hz}}$ |
| INPUT VOLTAGE RANGE Input Voltage Range Common-Mode Input Range |  |  | $\begin{aligned} & \pm 3.0 \\ & \pm 4.0 \end{aligned}$ |  | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| OUTPUT <br> Output Voltage Compliance C-Current Output C-Output Impedance Open-Loop Gain |  | $\pm 3.5$ | $\begin{gathered} \pm 3.5 \\ \pm 4.0 \\ 620 \\| 2 \\ 83 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{k} \Omega \\| \mathrm{pF} \\ \mathrm{~dB} \end{gathered}$ |
| TRANSCONDUCTANCE <br> Transconductance |  |  | 22 |  | $\mathrm{mA} / \mathrm{V}$ |
| HOLD CONTROL <br> Logic 1 Voltage Logic 0 Voltage Logic 1 Current Logic 0 Current | $\checkmark$ Hold Control $=5.0 \mathrm{~V}$ <br> V Hold Control $=0.8 \mathrm{~V}$ | $\begin{gathered} +2 \\ 0 \end{gathered}$ | $\begin{gathered} 1 \\ 0.05 \end{gathered}$ | $\begin{gathered} +V_{c c}+0.6 \\ 0.8 \end{gathered}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| TRANSFER CHARACTERISTICS <br> Charge Injection Feedthrough Rejection | Track-To-Hold Hold Mode |  | $\begin{gathered} 40 \\ -100 \end{gathered}$ |  | $\begin{aligned} & \mathrm{fC} \\ & \mathrm{~dB} \end{aligned}$ |
| COMPLETE SHC615 |  |  |  |  |  |
| POWER SUPPLY <br> Rated Voltage Derated Performance Quiescent Current Rejection Rate | Programmable (Useful Range) | $\begin{gathered} \pm 4.5 \\ \pm 3 \end{gathered}$ | $\begin{gathered} \pm 5 \\ \pm 14 \\ -70 \end{gathered}$ | $\begin{aligned} & \pm 5.5 \\ & \pm 36 \end{aligned}$ | VDC <br> VDC <br> mA <br> dB |
| temiperatúne râivge <br> Operating <br> Storage |  | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ |  | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

## AC SPECIFICATIONS

## ELECTRICAL

At $V_{C C}= \pm 5 \mathrm{VDC}, R_{\text {LOAD }}=100 \Omega, R_{\text {SOURCE }}=50 \Omega, R_{Q}=300 \Omega$, and $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | CONDITIONS | SHC615AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| FREQUENCY DOMAIN |  |  |  |  |  |
| OTA |  |  |  |  |  |
| LARGE-SIGNAL BANDWIDTH (-3dB), (B-to-E) | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=5.0 \mathrm{Vp-p} \\ & \mathrm{~V}_{\text {OUT }}=2.8 \mathrm{Vp-p} \\ & \mathrm{~V}_{\text {OUT }}=1.4 \mathrm{Vp-p} \end{aligned}$ |  | $\begin{aligned} & \hline 430 \\ & 540 \\ & 620 \\ & \hline \end{aligned}$ |  | MHz <br> MHz <br> MHz |
| SMALL-SIGNAL BANDWIDTH B-TO-E | V $\quad V_{\text {out }}=0.2 \mathrm{Vpp}$ p |  | 520 |  | MHz |
| DIFFERENTIAL GAIN (B-TO-E) | $\begin{gathered} \mathrm{f}=4.43 \mathrm{MHz}, \mathrm{~V}_{\text {ouT }}=0.7 \mathrm{Vp}-\mathrm{p}, \\ \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  | $\begin{aligned} & 1.8 \\ & 0.1 \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
| DIFFERENTIAL PHASE (B-TO-E) | $\begin{gathered} \mathrm{f}=4.43 \mathrm{MHz}, \mathrm{~V}_{\text {out }}=0.7 \mathrm{Vp}-\mathrm{p}, \\ \mathrm{R}_{\mathrm{L}}=150 \Omega \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \\ \hline \end{gathered}$ |  | $\begin{aligned} & 0.07 \\ & 0.01 \end{aligned}$ |  | $\bigcirc$ |
| HARMONIC DISTORTION (B-TO-E) <br> Second Harmonic <br> Third Harmonic | $f=30 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=1.4 \mathrm{Vp}-\mathrm{p}$ |  | $\begin{aligned} & -50 \\ & -46 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBc} \\ & \mathrm{dBc} \end{aligned}$ |
| LARGE SIGNAL BANDWIDTH ( -3 dB ), (B-to-C) | $\begin{aligned} & \mathrm{V}_{\text {out }}=5.0 \mathrm{Vp-p} \\ & \mathrm{~V}_{\text {out }}=2.8 \mathrm{Vp-p} \\ & \mathrm{~V}_{\text {out }}=1.4 \mathrm{Vp}-\mathrm{p} \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 580 \\ & 750 \end{aligned}$ |  | MHz <br> MHz <br> MHz |
| SMALL SIGNAL BANDWIDTH B-to-C | $\mathrm{V}_{\text {OUT }}=0.2 \mathrm{Vp}-\mathrm{p}$ |  | 680 |  | MHz |
| COMPARATOR | Sample Mode |  |  |  |  |
| $\begin{aligned} & \text { BANDWIDTH } \\ & (-3 \mathrm{~dB}) \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\text {out }}=4 \mathrm{mAp}-\mathrm{p} \\ & \mathrm{I}_{\text {out }}=2 \mathrm{mAp}-\mathrm{p} \\ & \mathrm{I}_{\text {out }}=1 \mathrm{mAp} \mathrm{p} \end{aligned}$ | . | $\begin{aligned} & \hline 240 \\ & 270 \\ & 280 \\ & \hline \end{aligned}$ |  | MHz MHz MHz |
| TIME DOMAIN |  |  |  |  |  |
| OTA |  |  |  |  |  |
| RISE TIME | $\begin{gathered} \text { 2Vp-p Step, } 10 \% \text { to } 90 \% \\ \text { B-to-E } \\ \text { B-to-C } \end{gathered}$ |  | $\begin{aligned} & 1.1 \\ & 1.2 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| SLEW RATE | $\begin{array}{r} 2 \mathrm{Vp}-\mathrm{p}, \mathrm{~B}-\text { to-E } \\ \mathrm{B}-\text { to-C } \\ 5 \mathrm{Vp}-\mathrm{p}, \mathrm{~B}-\mathrm{to}-\mathrm{E} \\ \mathrm{~B}-\mathrm{to}-\mathrm{C} \end{array}$ |  | $\begin{aligned} & 1800 \\ & 1700 \\ & 3300 \\ & 3000 \end{aligned}$ |  | V/us <br> V/us <br> V/ $/ \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ |
| COMPARATOR |  |  |  |  |  |
| RISE TIME <br> (Sample Mode) <br> SLEW RATE <br> (Sample Mode) | $\begin{gathered} 10 \% \text { to } 90 \%, R_{L}=50 \Omega, I_{\text {OUT }}= \pm 2 \mathrm{~mA} \\ C_{\text {LOAD }}=1 \mathrm{pF} \\ 10 \% \text { to } 90 \%, R_{L}=50 \Omega, I_{\text {OUT }}= \pm 2 \mathrm{~mA} \\ C_{\text {LOAD }}=1 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} 2.5 \\ 0.95 \end{gathered}$ |  | ns <br> $\mathrm{mA} / \mathrm{ns}$ |
| DYNAMIC CHARACTERISTICS <br> Propagation Delay Time Propagation Delay Time Delay Time | $\begin{aligned} & \mathrm{t}_{\mathrm{PDH}}, \mathrm{~V}_{\mathrm{OD}}=200 \mathrm{mV} \\ & \mathrm{t}_{\mathrm{PDD}}, \mathrm{~V}_{\mathrm{OD}}=200 \mathrm{mV} \\ & \text { Sample-to-Hold } \\ & \text { Hold-to-Sample } \\ & \hline \end{aligned}$ |  | $\begin{gathered} 2.2 \\ 2.15 \\ 3.8 \\ 3.0 \\ \hline \end{gathered}$ |  | ns ns ns ns |

Or, Call Customer Service at 1-800-548-6132 (USA Only)
DICE INFORMATION


SHC615 DIE TOPOGRAPHY

| DIE PAD | FUNCTION |
| :---: | :---: |
| 1 | I $_{0}$ Adjust |
| 2 | OTA-Emitter |
| 3 | OTA-Base |
| 4 | C $_{\text {Hold }}$ |
| 5 | -5 V Supply, Analog |
| 6 | -5 V Supply, Digital |
| 7 | Hold Control |
| 8 | Ground |
| 9 | S/H In+ |
| 10 | S/H In- |
| 11 | I $_{\text {out }}$ OTA-Collector |
| 12 | +5 V Supply, Analog |
| 13 | +5 V Supply, Digital |

Substrate Bias: Negative Supply.
Wire Bonding: Gold wire bonding is recommended.

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $73 \times 81, \pm 5$ | $1.86 \times 2.06, \pm 0.13$ |
| Die Thickness | $14, \pm 1$ | $0.55, \pm 0.025$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing: Titanium | $0.02,+0.05,-0.0$ | $0.0005,+0.0013,-0.0$ |
| Gold | $0.30, \pm 0.05$ | $0.0076, \pm 0.0013$ |

## ABSOLUTE MAXIMUM RATINGS



NOTE: (1) Inputs are internally diode-clamped to $\pm \mathrm{V}_{\mathrm{cc}}$.

## PIN CONFIGURATION

| Top ViewIEmitter,AdjustBase,$\mathrm{C}_{\mathrm{HOL}}$$-\mathrm{V}_{\mathrm{C}}$N |  |  | SO/DIP |
| :---: | :---: | :---: | :---: |
|  | $\checkmark$ | 14 | NC |
|  |  | 13 | $+V_{c c}$ |
|  |  | 12 | Iout, Collector, C |
|  |  | 11 | $\mathrm{S} / \mathrm{H} \mathrm{In}-$ |
|  |  | 10 | $\mathrm{S} / \mathrm{HIn}+$ |
|  |  | 9 | Ground |
| Hold Control |  | 8 | NC |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| SHC615AP | Plastic 14-Pin DIP | 010 |
| SHC615AU | SO 14-Pin Surface Mount | 235 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

| AMODEL | DACKAGE | TEMPERATURE |
| :--- | :---: | :---: |
| SHC615AP | Plastic 14-Pin DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| SHC615AU | SO 14-Pin Surface Mount | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

BLOCK DIAGRAM


## For Immediate Assistance, Contact Your Local Salesperson

## TYPICAL PERFORMANCE CURVES

$R_{\mathrm{a}}=300 \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 5 \mathrm{~V}$ unless otherwise noted.


OPERATIONAL TRANSCONDUCTANCE AMPLIFIER










$R_{Q}=300 \Omega, T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 5 \mathrm{~V}$ unless otherwise noted.


OTA-E SMALL SIGNAL PULSE RESPONSE




# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

TYPICAL PERFORMANCE CURVES (CONT)
$R_{\mathrm{Q}}=300 \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}$ unless otherwise noted.





## SAMPLING COMPARATOR



$\mathrm{R}_{\mathrm{Q}}=300 \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}$ unless otherwise noted.







## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES (CONT)

$R_{Q}=300 \Omega, T_{A}=+25^{\circ} \mathrm{C}, V_{C C}= \pm 5 \mathrm{~V}$ unless otherwise noted.





SHC615


$R_{Q}=300 \Omega, T_{A}=+25^{\circ} \mathrm{C}, V_{C C}= \pm 5 \mathrm{~V}$ unless otherwise noted.







## DISCUSSION OF PERFORMANCE

The SHC615, which contains a wide-band Operational Transconductance Amplifier and a fast sampling comparator, represents a complete subsystem for very fast and precise DC restoration, offset clamping and correction to GND or to an adjustable reference voltage, and low frequency hum suppression of wideband operational or buffer amplifiers.
Although the IC was designed to improve or stabilize the performance of complex, wide-band video signals, it can also be used as a sample and hold amplifier, high-speed integrator, peak detector for nanosecond pulses, or demodulator or modulator for pulse code transmission systems. A wideband Operational Transconductance Amplifier (OTA) with a high-impedance cascode current source output and a fast and precise sampling comparator set a new standard for high-speed sampling applications.
Both can be used as stand-alone circuits or combined to create more complex signal processing stages like sample and hold amplifiers. The SHC615 simplifies the design of input amplifiers with high hum suppression, clamping or DC-restoration stages in professional broadcast equipment, high-resolution CAD monitors and information terminals, signal processing stages for the energy and peak value of small and fast nanoseconds pulses, and eases the design of high-speed data acquisition systems behind a CCD sensor or in front of an analog-to-digital converter.
An external resistor, $\mathrm{R}_{\mathrm{Q}}$, allows the user to set the quiescent current. $\mathrm{R}_{\mathrm{Q}}$ is connected from Pin 1 ( $\mathrm{I}_{\mathrm{Q}}$ adjust) to $-\mathrm{V}_{\mathrm{CC}}$. It determines the operating currents of both the OTA and comparator sections and controls the bandwidth and AC behavior as well as the transconductance of both sections. Besides the quiescent current setting feature, the Propor-tional-to-Absolute-Temperature (PTAT) supply increases the quiescent current vs temperature and keeps it constant over a wide range of input voltages. This variation holds the transconductance $g_{m}$ of the OTA and comparator relatively constant vs temperature. The circuit parameters listed in the specification table are measured with $\mathrm{R}_{\mathrm{Q}}$ set to $300 \Omega$, giving a nominal quiescent current at $\pm 14 \mathrm{~mA}$. The circuit can be totally switched-off with a current flowing into Pin 1.

## OPERATIONAL TRANSCONDUCTANCE AMPLIFIER (OTA)

## SECTION AND OVERVIEW

The symbol for the OTA section is similar to that of a bipolar transistor, and the self-based OTA can be viewed as a quasi-ideal transistor or as a voltage-controlled current source. Application circuits for the OTA look and operate much like transistor circuits-the bipolar transistor, also, is a voltage-controlled current source. Like a transistor, it has three terminals: a high-impedance input (base) optimized for a low input bias current of $0.3 \mu \mathrm{~A}$, a low-impedance input/
output (emitter), and the high-impedance current output (collector).
The OTA consists of a complementary buffer amplifier and a subsequent complementary current mirror. The buffer amplifier features a Darlington output stage and the current mirror has a cascoded output. The addition of this cascode circuitry increases the current source output resistance to $1 \mathrm{M} \Omega$ and the open-loop gain to typical 96 dB . Both features improve the OTAs linearity and drive capabilities. Any bipolar input voltage at the high impedance base has the same polarity and signal level at the low impedance buffer or emitter output. For the open-loop diagrams the emitter is connected to GND and then the collector current is determined by the product voltage between base and emitter times the transconductance. In application circuits (Figure 2b.), a resistor $R_{E}$ between emitter and GND is used to set the OTA transfer characteristics. The following formulas describe the most important relationships. $r_{\mathrm{E}}$ is the output impedance of the buffer amplifier (emitter) or the reciprocal of the OTA transconductance. Above $\pm 5 \mathrm{~mA}$, collector current, $I_{C}$, will be slightly less than indicated by the formula.

$$
I_{C}=\frac{V_{I N}}{r_{E}+R_{E}} \quad R_{E}=\frac{V_{I N}}{I_{C}}-r_{E}
$$

The $R_{E}$ resistor may be bypassed by a relatively large capacitor to maintain high AC gain. The parallel combination of $R_{E}$ and this large capacitor form a high pass filter enhancing the high frequency gain. Other cases may require a RC compensation network parallel to $\mathrm{R}_{\mathrm{E}}$ to optimize the high-frequency response. The full power bandwidth measured at the emitter achieves 620 MHz . The frequency response of the collector is directly related to the resistor's value between collector and GND; it decreases with increasing resistor values, because it forms a low-pass network with the OTA C-output capacitance.

Figure 1 shows a simplified block and circuit diagram of the SHC615 OTA. Both the emitter and the collector outputs offer a drive capability of $\pm 20 \mathrm{~mA}$ for driving low impedance lines or inputs. Connecting the collector to the emitter in a direct-feedback buffer configuration increases the drive capability to $\pm 40 \mathrm{~mA}$. The emitter output is not current-limited or-protected. Momentary shorts to GND should be avoided, but are unlikely to cause permanent damage.
While the OTA's function and labeling looks similar to that of transistors, it offers essential distinctive differences and improvements: 1) The collector current flows out of the C terminal for a positive B -to- E input voltage and into it for negative voltages; 2) A common emitter amplifier operates in non-inverting mode while the common base operates in inverting mode; 3) The OTA is far more linear than a bipolar transistor; 4) The transconductance can be adjusted with an external resistor; 5) Due to the PTAT biasing characteristic the quiescent current increases as shown in the typical performance curve vs temperature and keeps the AC performance constant; 6) The OTA is self-biased and bipolar; and, 7) The output current is zero for zero differential input voltages. AC inputs centered at zero produce an output current centered at zero.

(A)

(B)

FIGURE 1. a) Simplified Block; and, b) Circuit Diagram of the OTA Section.


FIGURE 2. a) Common Emitter Amplifier Using a Discrete Transistor; b) Common-E Amplifier Using the OTA Portion of the SHC615.

## BASIC APPLICATIONS CIRCUITS

Most application circuits for the OTA section consist of a few basic types which are best understood by analogy to discrete transistor circuits. Just as the transistor has three basic operating modes-common emitter, common base, and common collector-the OTA has three equivalent operating modes common-E, common-B, and common-C (See Figures 2, 3 and 4). Figure 2 shows the OTA connected as
a Common-E amplifier which is equivalent to a common emitter transistor amplifier. Input and output can be ground referenced without any biasing. Due to the sense of the output current, the amplifier is non-inverting.
Figure 4 shows the common-B amplifier. This configuration produces an inverting gain, and the input is low-impedance. When a high impedance input is needed, it can be created by inserting a buffer amplifier like BUF600 in series.


FIGURE 3. a) Common Collector Amplifier Using a Discrete Transistor; b) Common-C Amplifier Using the OTA Portion of the SHC615.

## SAMPLING COMPARATOR

The SHC615 sampling comparator features a very short 2.2 ns propagation delay and utilizes a new switching circuit architecture to achieve new levels of high-speed precision. It provides high impedance inverting and non-inverting inputs, a high-impedance current source output and a TTL-CMOS-compatible Hold Control Input.

The sampling comparator consists of an operational transconductance amplifier (OTA), a buffer amplifier, and a subsequent switching circuit. The OTA and buffer amplifier are directly tied together at the buffer outputs to provide the two identical high-impedance inputs and high open-loop transconductance. Even a small differential input voltage multiplied with the high transconductance results in an output cur-rent-positive or negative-depending upon the input polarity. This is similar to the low or high status of a convential comparator. The current source output features high output impedance, output bias compensation, and is optimized for charging a capacitor in DC restoration, ns-second integrators, peak detectors and $\mathrm{S} / \mathrm{H}$ circuits. The typical comparator output current is $\pm 4 \mathrm{~mA}$ and the output bias current is minimized to typically $4 \mu \mathrm{~A}$ in the sampling mode.
This innovative circuit achieves the slew rate representatives of an open-loop design. In addition, the acquisition slew current for a hold or storage capacitor is higher than standard diode bridge and switch configurations, removing a main contributor to the limits of maximum sampling rate and input frequency.
The switching circuits in the SHC615 use current steering (versus voltage switching) to provide improved isolation between the switch and analog sections. This results in low aperture time sensitivity to the analog input signal, reduced power supply and analog switching noise. Sample-to-hold peak switching is 40fC.


FIGURE 4. a) Common Base Amplifier Using a Discrete Transistor; b) Common-B Amplifier Using the OTA Portion of the SHC615.

The additional offset voltage or switching transient induced on a capacitor at the current source output by the switching charge can be determined by the following formula:

$$
\operatorname{Offset}(\mathrm{V})=\frac{\operatorname{Charge}(\mathrm{pC})}{\mathrm{C}_{\mathrm{H}} \operatorname{Total}(\mathrm{pF})}
$$

The switching stage input is insensitive to the low slew rate performance of the hold control command and compatible with TTL/CMOS logic levels. With a TTL logic high, the comparator is active, compares the two input voltages with each other and varies the output current accordingly. With a TTL logic low, the comparator output is switched off.

## APPLICATION INFORMATION

The SHC615 operates from $\pm 5 \mathrm{~V}$ power supplies ( $\pm 6 \mathrm{~V}$ maximum). Do not attempt to operate with larger power supply voltages or permanent damage may occur.
Inputs of the SHC615 are protected with internal diode clamps as shown in Figure 1. These protection diodes can safely conduct 10 mA , continuously ( 30 mA peak). If input voltages can exceed the power supply voltages by 0.7 V , the input signal current must be limited.

## BASIC CONNECTIONS

Figure 6 shows the basic connections required for operation. These connections are not shown in subsequent circuit diagrams. Power supply bypass capacitors should be located as close as possible to the device pins. Solid tantalum capacitors are generally best. See "Circuit Layout" at the end of the applications discussion for further suggestions on layout.

## For Immediate Assistance, Contact Your Local Salesperson

If the high speed TTL-hold command signal goes negative due to reflections for AC-coupling, the hold control input must be protected by an external reverse bias diode to. ground as shown in Figure 6.

## CIRCUIT LAYOUT

The high-frequency performance of the SHC615 can be greatly affected by the physical layout of the printed circuit board. The following tips are offered as suggestions, not as absolute requirements. Oscillations, ringing, poor bandwidth, poor settling, and peaking are all typical problems that
plague high-speed components when they are used incorrectly.

- Bypass power supplies very close to the device pins. Use tantalum chip capacitors (approximately $2.2 \mu \mathrm{~F}$ ); parallel 470 pF and/or 10 nF ceramic chip capacitors may be added if desired. Surface mount types are recommended because of their low lead inductance. Supply bypassing is extremely critical at high frequencies and when driving high current loads.
- PC board traces for power lines should be wide to reduce impedance or inductance.


FIGURE 5. a) Simplified Block Diagram; and, b) Circuit Diagram of the Sampling Comparator which Includes the Sampling Operational Transconductance Amplifier (SOTA) and the Switching Stage.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

- Make short, low-inductance traces. The entire physical circuit should be as small as possible.
- Use a low-impedance ground plane on the component side to ensure that a low-impedance ground is available throughout the layout.
- Do not extend the ground plane under high-impedance nodes sensitive to stray capacitances such as the amplifier's input terminals.
- Sockets are not recommended since they add significant inductance and parasitic capacitance. If sockets must be used, consider using zero-profile sockets.
- Use low-inductance, surface-mount components. Circuits using all surface-mount components with the SHC615 will offer the best AC performance.
- A resistor of 100 to $250 \Omega$ in series with the high-impedance inputs is recommended to reduce peaking.
- Plug-in prototype boards and wire-wrap boards will not function well. A clean layout using RF techniques is essential-there are no shortcuts.
- Terminate transmission line loads. Unterminated lines, such as box cables, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears purely resistive.
- Protect the hold control input with an external diode if necessary.


FIGURE 6. Basic Connections

## TYPICAL APPLICATIONS



FIGURE 7. Complete DC Restoration System.


FIGURE 8. DC Resotration of a Buffer Amplifier.


FIGURE 9. Clamped Video/RF Amplifier.


FIGURE 10. Sample/Hold Amplifier.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 11. Integrator for ns-Pulses.


FIGURE 12. Fast Pulse Peak Detector.


FIGURE 13. CCD Analog Front-End.


FIGURE 14. Phase Detector For Fast PLL-Systems.

## UNIVERSAL ACTIVE FILTER

## FEATURES

- VERSATILE-LOW-PASS, HIGH-PASS BAND-PASS, BAND-REJECT
- SIMPLE DESIGN PROCEDURE
- ACCURATE FREQUENCY AND Q INCLUDES ON CHIP 1000pF $\pm 0.5 \%$ CAPACITORS


## DESCRIPTION

The UAF42 is a universal active filter which can be configured for a wide range of low-pass, high-pass, and band-pass filters. It uses a classical state-variable analog architecture with an inverting amplifier and two integrators. The integrators include on-chip 1000 pF capacitors trimmed to $0.5 \%$. This solves one of the most difficult problems of active filter designobtaining tight tolerance, low-loss capacitors.
A DOS-compatible filter design program allows easy implementation of many filter types such as Butterworth, Bessel, and Chebyshev. A fourth, uncommitted FET-input op amp (identical to the other

## APPLICATIONS

- TEST EQUIPMENT
- COMMUNICATIONS EQUIPMENT
- MEDICAL INSTRUMENTATION
- DATA ACQUISITION SYSTEMS - MONOLITHIC REPLACEMENT FOR UAF41
three) can be used to form additional stages, or for special filters such as band-reject and Inverse Chebyshev.
The classical topology of the UAF42 forms a timecontinuous filter, free from the anomalies and switching noise associated with switched-capacitor filter types.
The UAF42 is available in 14-pin plastic DIP and ceramic packages, and SOL-16 surface-mount packages, specified for the $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

ELECTRICAL
At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS | UAF42AP, AU |  |  | UAF42AG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| FILTER PERFORMANCE <br> Frequency Range, fn <br> Frequency Accuracy vs Temperature <br> Maximum Q <br> Maximun (Q • Frequency) Product <br> $Q$ vs Temperature <br> Q Repeatability <br> Offset Voltage, Low-Pass Output <br> Resistor Accuracy | $f=1 \mathrm{kHz}$ $\begin{aligned} & \left(f_{0} \cdot Q\right)<10^{4} \\ & \left(f_{0} \cdot Q\right)<10^{5} \\ & \left(f_{0^{\bullet}} \cdot Q\right)<10^{5} \end{aligned}$ |  | $\begin{gathered} 0 \text { to } 100 \\ 0.01 \\ 400 \\ 500 \\ 0.01 \\ 0.025 \\ 2 \\ \\ 0.5 \\ \hline \end{gathered}$ | 1 $\begin{aligned} & \pm 5 \\ & 1 \% \end{aligned}$ |  |  | $2$ | $\begin{gathered} \mathrm{kHz} \\ \% \\ \% /{ }^{\circ} \mathrm{C} \\ - \\ \mathrm{kHz} \\ \% /{ }^{\circ} \mathrm{C} \\ \% /^{\circ} \mathrm{C} \\ \% \\ \mathrm{mV} \\ \% \end{gathered}$ |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage vs Temperature vs Power Supply | $\mathrm{V}_{\mathrm{S}}= \pm 6$ to $\pm 18 \mathrm{~V}$ | 80 | $\begin{gathered} \pm 0.5 \\ \pm 3 \\ 96 \end{gathered}$ | $\pm 5$ | * | * | * | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT BIAS CURRENT ${ }^{(1)}$ Input Bias Current Input Offset Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 10 \\ 5 \end{gathered}$ | 50 |  | * | * | pA <br> pA |
| NOISE <br> Input Voltage Noise <br> Noise Density: $\mathrm{f}=10 \mathrm{~Hz}$ $f=10 \mathrm{kHz}$ <br> Voltage Noise: BW =0.1 to 10 Hz Input Bias Current Noise <br> Noise Density: $\mathrm{f}=10 \mathrm{kHz}$ |  |  | $\begin{gathered} 25 \\ 10 \\ 2 \\ 2 \end{gathered}$ |  |  |  |  | $\begin{gathered} n V / \sqrt{\mathrm{Hz}} \\ n \mathrm{~V} / \sqrt{\mathrm{Hz}} \\ \mu \mathrm{Vp}-\mathrm{p} \\ \mathrm{f} / \mathrm{A} / \sqrt{\mathrm{Hz}} \end{gathered}$ |
| INPUT VOLTAGE RANGE ${ }^{(1)}$ Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 80 | $\begin{gathered} \pm 11.5 \\ 96 \end{gathered}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE ${ }^{(1)}$ <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13} \\| 2 \\ & 10^{13} \\| 6 \end{aligned}$ |  |  | * |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| OPEN-LOOP GAIN(1) <br> Open-Loop Voltage Gain | $\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 90 | 126 |  | * | * |  | dB |
| FREQUENCY RESPONSE ${ }^{(1)}$ <br> Slew Rate <br> Gain-Bandwidth Product Total Harmonic Distortion | $\begin{gathered} G=+1 \\ G=+1, f=1 \mathrm{kHz} \end{gathered}$ |  | $\begin{gathered} 10 \\ 4 \\ 0.0004 \end{gathered}$ |  |  | * |  | $\mathrm{V} / \mu \mathrm{s}$ <br> MHz <br> \% |
| OUTPUT ${ }^{(1)}$ <br> Voltage Output <br> Short Circuit Current | $R_{L}-2 k n$ | +11 | $\begin{gathered} +11.5 \\ \pm 25 \end{gathered}$ |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Current |  | $\pm 6$ | $\begin{aligned} & \pm 15 \\ & \pm 6 \end{aligned}$ | $\begin{gathered} \pm 18 \\ \pm 7 \end{gathered}$ | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operating <br> Storage <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -25 \\ & -25 \\ & -40 \end{aligned}$ | 100 | $\begin{gathered} +85 \\ +85 \\ +125 \end{gathered}$ | $\begin{aligned} & -55 \\ & -65 \end{aligned}$ | * | $\begin{aligned} & +125 \\ & +150 \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

[^77][^78]

## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS



## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE RANGE |
| :--- | :---: | :---: |
| UAF42AP | Plastic 14-pin DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| UAF42AG | Ceramic 14-pin DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| UAF42AU | SOL-16 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## PACKAGING INFORMATION ${ }^{(1)}$

|  |  | PACKAGE DRAWING |
| :--- | :---: | :---: |
| MODEL | PACKAGE | NUMBER |
| UAF42AP | Plastic 14-pin DIP | 010 |
| UAF42AG | Ceramic 14-pin DIP | 163 |
| UAF42AU | SOL-16 | 211 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## Or, Call Customer Service at 1-800-548-6132 (USA Only) APPLICATIONS INFORMATION

The UAF42 is a monolithic implementation of the proven state-variable analog filter topology. Pin-compatible with the popular UAF41 Analog Filter, it provides several improvements.

Slew Rate of the UAF42 has been increased to $10 \mathrm{~V} / \mu \mathrm{s}$ versus $1.6 \mathrm{~V} / \mu \mathrm{s}$ for the UAF41. Frequency $\cdot \mathrm{Q}$ product of the UAF42 has been improved, and the useful natural frequency extended by a factor of four to 100 kHz . FETinput op amps on the UAF42 provide very low input bias current. The monolithic construction of the UAF42 provides lower cost and improved reliability.

## DESIGN PROGRAM

Application Bulletin AB-035 and a computer-aided design program, available from Burr-Brown, make it easy to design and implement many kinds of active filters. The DOScompatible program guides you through the design process and automatically calculates component values.

Low-pass, high-pass, band-pass and band-reject (notch) filters can be designed. The program supports the three most commonly used all-pole filter types: Butterworth, Chebyshev and Bessel. The less-familiar Inverse Chebyshev is also supported, providing a smooth passband response with ripple in the stop-band.
With each data entry, the program automatically calculates and displays filter performance. This allows a spreadsheetlike "what if" design approach. For example, you can quickly determine, by trial and error, how many poles are required for a desired attenuation in the stopband. Gain/phase plots may be viewed for any response type.

The basic building element of the most commonly used filter types is the second-order section. This section provides a complex-conjugate pair of poles. The natural frequency, $\omega_{\mathrm{n}}$, and $Q$ of the pole pair determines the characteristic response of the section. The low-pass transfer function is

$$
\begin{equation*}
\frac{V_{o}(s)}{V_{I}(s)}=\frac{A_{L P} \omega_{n}^{2}}{s^{2}+s \omega_{n} / Q+\omega_{n}^{2}} \tag{1}
\end{equation*}
$$

The high-pass transfer function is

$$
\begin{equation*}
\frac{\mathrm{V}_{\mathrm{HP}}(\mathrm{~s})}{\mathrm{V}_{\mathrm{I}}(\mathrm{~s})}=\frac{\mathrm{A}_{\mathrm{HP}} \mathrm{~s}^{2}}{\mathrm{~s}^{2}+\mathrm{s} \omega_{\mathrm{n}} / \mathrm{Q}+\omega_{\mathrm{n}}^{2}} \tag{2}
\end{equation*}
$$

The band-pass transfer function is

$$
\begin{equation*}
\frac{\mathrm{V}_{\mathrm{BP}}(\mathrm{~s})}{\mathrm{V}_{\mathrm{I}}(\mathrm{~s})}=\frac{\mathrm{A}_{\mathrm{BP}}\left(\omega_{\mathrm{n}} / \mathrm{Q}\right) \mathrm{s}}{\mathrm{~s}^{2}+\mathrm{s} \omega_{\mathrm{n}} / \mathrm{Q}+\omega_{\mathrm{n}}^{2}} \tag{3}
\end{equation*}
$$

A band-reject response is obtained by summing the low-pass and high-pass outputs, yielding the transfer function

$$
\begin{equation*}
\frac{\mathrm{V}_{\mathrm{BR}}(\mathrm{~s})}{\mathrm{V}_{\mathrm{I}}(\mathrm{~s})}=\frac{\mathrm{A}_{\mathrm{BR}}\left(\mathrm{~s}^{2}+\omega_{\mathrm{n}}^{2}\right)}{\mathrm{s}^{2}+\mathrm{s} \omega_{\mathrm{n}} / \mathrm{Q}+\omega_{\mathrm{n}}{ }^{2}} \tag{4}
\end{equation*}
$$

The most commonly used filter types are formed with one or more cascaded second-order sections. Each section is designed for $\omega_{\mathrm{n}}$ and Q according to the filter type (Butterworth, Bessel, Chebyshev, etc.) and cutoff frequency. While tabulated data can be found in virtually any filter design text, the design program eliminates this tedious procedure.

Second-order sections may be non-inverting (Figure 1) or inverting (Figure 2). Design equations for these two basic configurations are shown for reference. The design program solves these equations, providing complete results, including component values.


FIGURE 1. Non-Inverting Pole-Pair.


## Design Equations

1. $\omega_{n}{ }^{2}=\frac{R_{2}}{R_{1} R_{F 1} R_{F 2} C_{1} C_{2}}$
2. $\mathrm{A}_{\mathrm{LP}}=\frac{\mathrm{R}_{1}}{\mathrm{R}_{\mathrm{G}}}$
3. $\mathrm{Q}=\left[1+\frac{\mathrm{R}_{4}}{\mathrm{R}_{\mathrm{Q}}}\right] \frac{1}{\left[\frac{1}{\mathrm{R}_{1}}+\frac{1}{\mathrm{R}_{2}}+\frac{1}{\mathrm{R}_{\mathrm{G}}}\right]}\left(\frac{\mathrm{R}_{\mathrm{F} 1} \mathrm{C}_{1}}{\mathrm{R}_{1} \mathrm{R}_{2} \mathrm{R}_{\mathrm{F} 2} \mathrm{C}_{2}}\right]^{1 / 2}$
4. $A_{H P}=\frac{R_{2}}{R_{1}} A_{L P}=\frac{R_{2}}{R_{G}}$
5. $\quad Q A_{L P}=Q A_{H P}\left(\frac{R_{1}}{R_{2}}\right)=A_{B P}\left(\frac{R_{1} R_{F 1} C_{1}}{R_{2} R_{F 2} C_{2}}\right)^{1 / 2}$
6. $A_{B P}=\left(1+\frac{R_{4}}{R_{Q}}\right) \frac{1}{R_{G}\left(\frac{1}{R_{1}}+\frac{1}{R_{2}}+\frac{1}{R_{G}}\right]}$

FIGURE 2. Inverting Pole-Pair.


# LOGARITHMIC AMPLIFIER 

## FEATURES

- ACCEPTS INPUT VOLTAGES OR CURRENTS OF EITHER POLARITY
- wide input dynamic range 6 Decades of Current 4 Decades of Voltage
- VERSATILE

Log, Antilog, and Log Ratio Capability

## DESCRIPTION

Packaged in a ceramic double wide DIP, the 4127 is the first hybrid logarithmic amplifier that accepts signals of either polarity from current or voltage sources. A special purpose monolithic chip, developed specifically for logarithmic conversions, functions accurately for up to six decades of input
current and four decades of input voltage. In addition, a current inverter and a precise internal reference allow pin programming of the 4127 as a logarithmic, $\log$ ratio, or antilog amplifier.
To further increase its versatility and reduce your system cost, the 4127 has an uncommitted operational amplifier in its package that can be used as a buffer, inverter, filter, or gain element.
The 4127 is available with initial accuracies (log conformity) of $0.5 \%$ and $1.0 \%$, and operates over an ambient temperature range of $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.
With its versatility and high performance, the 4127 has many applications in signal compression, transducer linearization, and phototube buffering. Manufacturers of medical equipment, analytical instruments, and process control instrumentation will find the 4127 a low cost solution to many signal processing problems.


[^79] Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 . Immediate Product Info: (800) 548-6132

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS

## ELECTRICAL

Typical Specifications at $+25^{\circ} \mathrm{C}$ with rated supplies, unless otherwise noted.

| MODEL | 4127KG | 4127JG |
| :---: | :---: | :---: |
| ACCURACY ${ }^{(1)}$, \% of FSR <br> Current Source Input: 1nA to 1 mA Voltage Input: 1 mV to 10 V | $\begin{aligned} & 0.5 \% \max \\ & 0.5 \% \max \end{aligned}$ | $1 \%$ max $1 \%$ max |
| INPUT <br> Current Source Input, Pin 4 Current Source Input, Pin 7 Reference Current Input, Pin 2 Absolute Maximum Inputs | $\begin{gathered} +1 \mathrm{nA} \text { to }+1 \mathrm{~mA} \\ -1 \mathrm{nA} \text { to }-1 \mathrm{~mA} \\ +1 \mu \mathrm{~A} \text { to }+1 \mathrm{~mA} \\ \pm 10 \mathrm{~mA} \text { or } \pm \text { Supply Volts } \end{gathered}$ |  |
| OUTPUT <br> Voltage Current Impedance | $\begin{gathered} \pm 10 \mathrm{~V} \\ \pm 5 \mathrm{~mA} \\ 10 \Omega \end{gathered}$ |  |
| FREQUENCY RESPONSE <br> -3dB Small Signal at Current Input <br> of $100 \mu \mathrm{~A}$ <br> of $10 \mu \mathrm{~A}$ <br> of $1 \mu \mathrm{~A}$ <br> of 100 nA <br> of $10 n A$ <br> Step Response to within $\pm 1 \%$ of Final Value ( $I_{\mathrm{R}}=1 \mu \mathrm{~A}, \mathrm{~A}=5$ ) | 90 kHz <br> 50 kHz <br> 5 kHz <br> 250 Hz <br> 80 Hz |  |
| STABILITY <br> Scale Factor Drift ( $\Delta \mathrm{A} /{ }^{\circ} \mathrm{C}$ ) <br> Reference Current Drift ( $\Delta \\|_{R} /{ }^{\circ} \mathrm{C}$ ) <br> Input Offset Current Drift ( $\Delta l_{\mathrm{s}}{ }^{\circ}{ }^{\circ} \mathrm{C}$ ) <br> Input Offset Voltage Drift <br> Accuracy vs Supply Variation <br> Reference Current <br> Input Offset Voltage <br> Input Noise - Current Input <br> Input Noise - Voltage Input | $\begin{gathered} \pm 0.0005 \mathrm{~A}^{\circ} \mathrm{C} \\ \pm 0.001 \mathrm{I}_{\mathrm{R}}{ }^{\circ} \mathrm{C} \text { for } \mathrm{I}_{\mathrm{R}} \geq 1 \mu \mathrm{~A} \\ \pm 0.003 \mathrm{I}_{\mathrm{R}} /{ }^{\circ} \mathrm{C} \text { for } 400 \mathrm{nA}<\mathrm{I}_{\mathrm{R}}<1 \mu \mathrm{~A} \\ 10 \mathrm{pA} \text { at }+25^{\circ} \mathrm{C}, \text { Doubles Every } 10^{\circ} \mathrm{C} \\ \pm 10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \pm 0.001 \mathrm{I}_{\mathrm{R}} / \mathrm{V} \\ \pm 300 \mu \mathrm{~V} / \mathrm{V} \\ 1 \mathrm{pA}, \mathrm{rms}, 10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ 10 \mu \mathrm{~A}, \mathrm{rms}, 10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \end{gathered}$ |  |
| UNCOMMITTED OP AMP CHARAC <br> Input Offset Voltage Input Bias Current Input Impedance Large Signal Voltage Gain Output Current | CTERISTICS |  |
| TEMPERATURE RANGE <br> Specification <br> Operating <br> Storage | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+60^{\circ} \mathrm{C} \\ -10^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| POWER SUPPLY REQUIREMENTS <br> Rated Supply Voltages <br> Supply Voltage Range <br> Supply Current Drain at Quiescent, max at Full Load, max | $\begin{gathered} \pm 15 \mathrm{VDC} \\ \pm 14 \mathrm{VDC} \text { to } \pm 16 \mathrm{VDC} \\ \\ \pm 20 \mathrm{~mA} \\ \pm 26 \mathrm{~mA} \end{gathered}$ |  |

NOTE: (1) Log conformity at $25^{\circ} \mathrm{C}$.

PIN CONFIGURATION


NOTE: (1) Pins 4 and 5 are internally connected.

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :---: | :---: | :---: |
| 4127KG | $24-$ Pin | 075 |
| 4127JG | $24-$ Pin | 075 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

[^80]

LOG RELATIONSHIP OF $\frac{\left|I_{S}\right|}{I_{R}}$ AND OUTPUT
VOLTAGE IN TERMS OF "A"


## DISCUSSION OF SPECIFICATIONS

## ACCURACY

The deviation from the ideal output voltage defined as a percent of the full scale output voltage.

## INPUT/OUTPUT RANGE

The $\log$ relationships of $-A \log \frac{I_{S}}{I_{R}}$ and $-A \log \frac{E_{S}}{I_{R} R}$ are subject to the constraints specified. The 4127 can be operated with inputs lower than those given, but the accuracy will be degraded.

## FREQUENCY RESPONSE

The small-signal frequency response varies considerably with signal level and scaling, so the frequency response is specified under several different operating conditions.


RELATIONSHIP OF $\frac{\left\|\|_{S} \mid\right.}{I_{\mathrm{R}}}$ AND OUTPUT VOLTAGE
For $I_{R}=1 \mu \mathrm{~A}$ and $\mathrm{A}=5 \mathrm{~V}$ and 10 V


## STABILITY

The use of a monolithic transistor quad and low-drift amps minimizes drift, but some drift remains in the scale-factor, reference current, and input offset. Input offset consists of a bias current plus the op amp input voltage offset divided by the signal source resistance. Also, there is some slight drift in conformity to the log function and in output amplifier offset, but this is generally negligible.

## THEORY OF OPERATION

The 4127 is a complete logarithmic amplifier that can be pin-programmed to accept input currents or voltages of either polarity. By making use of the internal current inverter, reference current generator, log ratio element, and uncommitted op amp, you can generate a variety of logarith-

## Or, Call Cusiomer Service at 1-800-548-6132 (USA Only)

mic functions, including the $\log$ ratio of two signals, the logarithm of an input signal, or the antilog of an input signal. The unique FET-input current-inverting element removes the polarity limitations present in most conventional log amplifiers.
Utilizing the inherent exponential characteristics of transistor functions, the 4127 calculates accurate log functions for input currents from 1 nA to 1 mA , or input voltages from 1 mV to 10 V . Carefully matched monolithic quad transistors and temperature sensitive gain elements are used to produce a $\log$ amplifier with excellent temperature characteristics.
A functional diagram of the 4127 circuit is shown in Figure 1. In addition to the basic log amplifier, the 4127 contains a separate internal current source, a current inverter, and an uncommitted operational amplifier. The current inverter accurately converts negative input current to a positive current of equal magnitude.
The 4127 is capable of accurately logging input current over a 120 dB range, but to use this full range, good shielding practice must be followed. A current source input is, by definition, a high impedance source and is therefore subject to electrostatic pickup.
The input op amps, $\mathrm{A}_{1}$ and $\mathrm{A}_{3}$, have FET input stages for low noise and very-low input bias current. The op amp, $A_{1}$, will make the collector current of $Q_{1}$ equal to the signal input current $I_{S}$, and the collector current of $Q_{2}$ will be the reference input current $I_{R}$.

From the semiconductor junction characteristics, the base-to-emitter voltage will be:

$$
\mathrm{V}_{\mathrm{BE}} \approx \frac{\mathrm{mKT}}{\mathrm{q}} \ln \frac{\mathrm{I}_{\mathrm{C}}}{\mathrm{I}_{\mathrm{L}}},
$$

where: $\mathrm{I}_{\mathrm{C}}=$ Collector current
$\mathrm{I}_{\mathrm{L}}=$ Reverse saturation current
q, m, K = Contstants
$\mathrm{T}=$ Absolute temperature
So $\mathrm{E}_{1}=-\frac{\mathrm{mKT}_{1}}{\mathrm{q}} \ell \mathrm{n} \frac{\mathrm{I}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{L} 1}}$ and $\mathrm{E}_{2}-\mathrm{E}_{1}=\frac{\mathrm{mKT}_{2}}{\mathrm{q}} \operatorname{\ell n} \frac{\mathrm{I}_{\mathrm{R}}}{\mathrm{I}_{\mathrm{L} 2}}$
If the transistors $Q_{1}$ and $Q_{2}$ are at the same temperature and have matched characteristics, then:

$$
\begin{aligned}
& \mathrm{E}_{2}=\frac{\mathrm{mKT}}{\mathrm{q}}\left[\ell \mathrm{n} \frac{\mathrm{I}_{\mathrm{R}}}{\mathrm{I}_{\mathrm{L}}}-\ell \mathrm{n} \frac{\mathrm{I}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{L}}}\right] \\
& \mathrm{E}_{2}=\frac{-\mathrm{mKT}}{\mathrm{q}} \ell \mathrm{n} \frac{\mathrm{I}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{R}}}
\end{aligned}
$$

The output op amp, $A_{2}$, provides a voltage gain of approximately $\left(R_{T}+R_{2}\right) / R_{T}$, and the value of (mKT)/q is about 26 mV at room temperature. Since resistor $R_{T}$ varies with temperature to compensate for gain drift, the output voltage, $\mathrm{E}_{\mathrm{O}}$, expressed as a log will be:


FIGURE 1. Functinal Diagram.

## For Immediate Assistance, Coniact Your Local Salesperson

$$
\begin{gathered}
E_{O}=-A \log _{10} \frac{I_{S}}{I_{R}}, \\
\text { where } A \approx \frac{R_{T}+R_{2}}{R_{T}}(26 \mathrm{mV}) \frac{1}{0.434}, R_{T} \approx 520 \Omega
\end{gathered}
$$

The external resistor $R_{1}$ sets the reference current $I_{R}$ and resistor $R_{2}$ sets the scale-factor "A". $R_{1}$ and $R_{2}$ must be trimmed to the desired values, but the approximate relationships are shown in Typical Performance Curves.
The relationship between the input current, $I_{S}$, and the output voltage, $\mathrm{E}_{\mathrm{O}}$, in terms of the externally adjusted parameters, $I_{R}$ and "A", is illustrated in Typical Performance Curves. This relationship is, of course, restricted to values of $I_{S}$ between 1 nA and 1 mA and output voltages of less than $\pm 10 \mathrm{~V}$.

## CHOOSING THE OPTIMUM

## SCALE FACTOR AND REFERENCE CURRENT

To minimize the effects of output offset and noise, it is usually best to use the full $\pm 10 \mathrm{~V}$ output range. Once an output range of $\pm 10 \mathrm{~V}$ has been chosen, then " $A$ " and $I_{R}$ can be determined from the $\mathrm{Min} / \mathrm{Max}$ of the input current, $\mathrm{I}_{\mathrm{S}}$.

$$
\mathrm{E}_{\mathrm{O}}=-\mathrm{A} \log \frac{\mathrm{I}_{\mathrm{s}}}{\mathrm{I}_{\mathrm{R}}}, \text { where } \mathrm{I}_{\mathrm{MIN}}<\mathrm{I}_{\mathrm{s}}<\mathrm{I}_{\mathrm{MAX}}
$$

The output range of $\pm 10 \mathrm{~V}$ for an input range of $\mathrm{I}_{\text {MIN }}$ to $\mathrm{I}_{\text {MAX }}$ means that:

$$
+10=-\mathrm{A} \log \frac{\mathrm{I}_{\mathrm{MIN}}}{\mathrm{I}_{\mathrm{R}}} \text { and }-10=-\mathrm{A} \log \frac{\mathrm{I}_{\mathrm{MAX}}}{\mathrm{I}_{\mathrm{R}}}
$$

Adding these two equations together

$$
\log \frac{\mathrm{I}_{\mathrm{MAX}}+\mathrm{I}_{\mathrm{MIN}}}{\mathrm{I}_{\mathrm{R}}{ }^{2}}=0, \text { or } \mathrm{I}_{\mathrm{R}}=\sqrt{\mathrm{I}_{\mathrm{MAX}} \mathrm{I}_{\mathrm{MIN}}}
$$

The value for A can be found from:

$$
10=\mathrm{A} \log \frac{\mathrm{I}_{\mathrm{MAX}}}{\sqrt{\mathrm{I}_{\mathrm{MAX}} \mathrm{I}_{\mathrm{MIN}}}}
$$

In terms of the input current range for $I_{S}$, the values for $I_{R}$ and A that will provide a full $\pm 10 \mathrm{~V}$ output swing are:

$$
\mathrm{I}_{\mathrm{R}}=\sqrt{\mathrm{I}_{\mathrm{MAX}} \mathrm{I}_{\mathrm{MIN}}} \text { and } \mathrm{A}=\frac{10}{\log \frac{\mathrm{I}_{\mathrm{MAX}}}{\mathrm{I}_{\mathrm{R}}}}
$$

## EXAMPLE

Assume that $\mathrm{I}_{\mathrm{MIN}}$ is +10 nA and $\mathrm{I}_{\mathrm{MAX}}$ is $+100 \mu \mathrm{~A}$.
This is an 80 dB range.

$$
\begin{gathered}
I_{R}=\sqrt{I_{M A X} I_{M I N}}= \\
\sqrt{\left(10^{-4}\right)\left(10^{-8}\right)}=10^{-6}, \text { or } 1 \mu \mathrm{~A} .
\end{gathered}
$$

$$
\begin{aligned}
\frac{I_{M A X}}{I_{R}} & =\frac{10^{-4}}{10^{-6}}=100 \\
\log \frac{I_{M A X}}{I_{R}} & =2 ; \text { So, } A=5
\end{aligned}
$$

For an $I_{R}$ of $1 \mu \mathrm{~A}$ and A of 5 ,

$$
\mathrm{E}_{\mathrm{O}}=-5 \log \frac{\mathrm{I}_{\mathrm{s}}}{1 \mu \mathrm{~A}}
$$

## CONNECTION DIAGRAMS

Transfer function is $E_{O}=-A \log \frac{I_{1}}{I_{R}}$ where $I_{1}$ is a positive input current and $I_{R}$ is the resistor-programmed internal reference current (see Figure 2).


FIGURE 2. Transfer Function When $I_{1}$ is Positive.

## ADJUSTMENT PROCEDURE

1. Refer to Choosing the Optimum Scale Factor and Reference Current.
2. Apply $\left|I_{1}\right|=I_{R}$, adjust $R_{1}$ such that $E_{O}=0$.
3. Apply $I_{1} I=I_{\text {MAX }}$, adjust $R_{2}$ for the proper output voltage.
4. Repeat steps 2 and 3 if necessary.
5. Ignore this step if $\left|\mathrm{I}_{1 \mathrm{MII}}\right| \geq 10 \mathrm{nA}$. Otherwise, apply $\left|\mathrm{I}_{1}\right|=$ 1 nA , make $\mathrm{R}_{3}=1 \mathrm{kM} \Omega$ and adjust $\mathrm{R}_{4}$ for the proper output voltage. For $R_{3}$, a single resistor is recommended. A voltage divider network is difficult to use due to amplifier offset voltage.

Transfer function is $E_{O}=-A \log \frac{I I_{1} \mid}{I_{R}}$ where $I_{1}$ is a negative input current and $I_{R}$ is the resistor-programmed internal reference current (see Figure 3).

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 3. Transfer Function When $I_{1}$ is Negative.

## ADJUSTMENT PROCEDURE

1. Refer to Choosing the Optimum Scale Factor and Reference Current.
2. Apply $I_{1} I=I_{R}$ adjust $R_{1}$ such that $E_{O}=0$.
3. Apply $I_{I} I=I_{\text {MAX }}$, adjust $R_{2}$ for the proper output voltage
4. Repeat steps 2 and 3 if necessary.
5. Ignore this step if $\mathrm{I}_{1 \mathrm{MIN}} \mid \geq 10 \mathrm{nA}$. Otherwise, apply $\left|\mathrm{I}_{1}\right|=$ 1 nA , make $R_{3}=1 \mathrm{kM} \Omega$ and adjust $R_{4}$ for the proper output voltage. For $R_{3}$, a single resistor is recommended. A voltage divider network is difficult to use due to amplifier offset voltage.

Transfer function is $E_{O}=-A \log \frac{E_{1}}{R_{4} I_{R}}$, where $E_{1}$ is a positive input voltage and $I_{R}$ is the resistor-programmed internal reference current (see Figure 4).


FIGURE 4. Transfer Function When $\mathrm{E}_{1}$ is Positive.

## ADJUSTMENT PROCEDURE

1. Refer to Choosing the Optimum Scale Factor and Reference Current.
2. Apply $\mathrm{E}_{1}=\mathrm{I}_{\mathrm{R}}(10 \mathrm{k} \Omega)$, adjust $\mathrm{R}_{1}$ such that $\mathrm{E}_{\mathrm{O}}=0$.
3. Apply $\mathrm{E}_{1}=\mathrm{E}_{\text {MAX }}$, adjust $\mathrm{R}_{2}$ for the proper output voltage.
4. Apply $\mathrm{E}_{1}=\mathrm{E}_{\text {MIN }}$, adjust $\mathrm{R}_{3}$ for the proper output.
5. Repeat steps 2 through 4 if necessary.

Transfer function is $E_{O}=-A \log \frac{\left|E_{1}\right|}{R_{4} I_{R}}$, where $E_{1}$ is a negative input voltage and $I_{R}$ is the resistor-programmed internal reference current (see Figure 5).


FIGURE 5. Transfer Function When $\mathrm{E}_{1}$ is Negative.

## ADJUSTMENT PROCEDURE

1. Refer to Choosing the Optimum Scale Factor and Reference Current.
2. Apply $\left|E_{1}\right|=I_{R}(10 k \Omega)$, adjust $R_{1}$ such that $E_{0}=0$.
3. Apply $\left|\mathrm{E}_{1}\right|=\mathrm{E}_{\mathrm{MAX}}$, adjust $\mathrm{R}_{2}$ for the proper output voltage.
4. Apply $I \mathrm{E}_{1} I=\mathrm{E}_{\text {MIN }}$, adjust $\mathrm{R}_{3}$ for the proper output.
5. Repeat steps 2 through 4 if necessary.

Transfer function is $E_{0}=-A \log \frac{I I_{1} \mid}{I_{2} \mid}$ with $I_{1}$ and $I_{2}$ negative; $\mathrm{II}_{1}\left|\geq 1 \mathrm{nA},\left|\mathrm{I}_{2}\right| \geq 1 \mu \mathrm{~A}\right.$ (see Figure 6).


FIGURE 6. Transfer Function When $I_{1}$ and $I_{2}$ are Negative.

## ADJUSTMENT PROCEDURE

1. Refer to Choosing the Optimum Scale Factor and Reference Current.
2. No further adjustment is necessary if $\mathrm{I}_{1 \mathrm{MIN}} \geq 10 \mathrm{nA}$, otherwise connect the $R_{3}$ and $R_{4}$ network, with $R_{4}=10 \mathrm{k} \Omega$ and $R_{3}=10^{\circ} \Omega$. Adjust $R_{4}$ for proper output voltage after adjusting gain errors. Since the voltage at pin 4 is in the range of $\pm 5 \mathrm{mV}$, it is not practical to use a T-network to replace $\mathrm{R}_{3}$.

Transfer function is $E_{O}=-A \log \frac{\left|I_{1}\right|}{I_{2}}$ with $I_{1}$ negative, $I_{2}$ positive; $\left|I_{1}\right| \geq 1 n A, I_{2} \geq 1 \mu \mathrm{~A}$ (see Figure 7).


FIGURE 7. Transfer Function When $I_{1}$ is Negative, $I_{2}$ is Positive.

## ADJUSTMENT PROCEDURE

1. Refer to Choosing the Optimum Scale Factor and Reference Current.
2. No further adjustment is necessary if $\left|I_{1}\right|_{\text {Min }} \geq 10 \mathrm{nA}$, otherwise connect the $R_{3}$ and $R_{4}$ network, with $R_{4}=10 \mathrm{k} \Omega$ and $R_{3}=10^{9} \Omega$. Adjust $R_{4}$ for proper output voltage after adjusting gain errors. Since the voltage at pin 4 is in the range of $\pm 5 \mathrm{mV}$, it is not practical to use a T-network to replace $\mathrm{R}_{3}$.

Transfer function is $E_{O}=-A \log \frac{I_{1}}{I_{2}}$ with $I_{1}$ and $I_{2}$ positive; $\mathrm{I}_{1} \geq 1 \mathrm{nA}, \mathrm{I}_{2} \geq 1 \mu \mathrm{~A}$ (see Figure 8 ).

## ADJUSTMENT PROCEDURE

1. Refer to Choosing the Optimum Scale Factor and Reference Current.
2. No further adjustment is necessary if $I_{1 \text { min }} \geq 10 \mathrm{nA}$, otherwise connect the $R_{3}$ and $R_{4}$ network, with $R_{4}=10 \mathrm{k} \Omega$ and $R_{3}=10^{9} \Omega$. Adjust $R_{4}$ for proper output voltage after adjusting gain errors. Since the voltage at pin 4 is in the
range of $\pm 5 \mathrm{mV}$, it is not practical to use a T-network to replace $\mathrm{R}_{3}$.


FIGURE 8. Transfer Function When $I_{1}$ and $I_{2}$ is Positive.

## ANTILOG OPERATION

The 4127 can also perform the antilog function. The output is connected through a resistor, $\mathrm{R}_{\mathrm{o}}$, into the current input, pin 4. The input signal is connected through a gain resistor to pin 19 as shown in Figure 9.


FIGURE 9. Antilog Operation.

These connections form an implicit loop for computing the antilog function. From the block diagram of Figure 1, the voltage at the inverting input of the output amplifier $\mathrm{A}_{2}$ must equal $E_{2}$, so

$$
\mathrm{E}_{2} \approx \frac{\mathrm{R}_{\mathrm{T}}}{\mathrm{R}_{\mathrm{T}}+\mathrm{R}_{2}} \mathrm{E}_{\mathrm{S}}, \mathrm{R}_{\mathrm{T}} \approx 520 \Omega
$$

Since the output is connected through $\mathrm{R}_{\mathrm{O}}$ to pin 4, the current $I_{S}$ will equal $E_{o} / R_{o}$ and $E_{2}$ will be

$$
\mathrm{E}_{2}=-\frac{\mathrm{mKT}}{\mathrm{q}} \ell \mathrm{n} \frac{\mathrm{E}_{\mathrm{O}}}{\mathrm{R}_{\mathrm{o}} \mathrm{I}_{\mathrm{R}}}
$$

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

Combining expressions for $\mathrm{E}_{2}$ gives the relationship:

$$
\begin{aligned}
\frac{R_{T}}{R_{T}+R_{2}} E_{S} & =-\frac{m K T}{q} \ell n \frac{E_{O}}{R_{O} I_{R}} \\
- & \frac{E_{S}}{A}=\log \frac{E_{O}}{R_{0} I_{R}}
\end{aligned}
$$

where:

$$
\begin{aligned}
& A \approx \frac{R_{T}+R_{2}}{R_{T}}(26 \mathrm{mV}) \frac{1}{0.434} \\
& E_{O}=R_{O} I_{R} \text { Antilog }-\frac{E_{S}}{A}
\end{aligned}
$$

Setting $R_{O}$ and $I_{R}$ will set the scale factor. For example, an $R_{O}$ of $1 \mathrm{M} \Omega$ and $I_{R}$ of $1 \mu \mathrm{~A}$ will give a scale factor of unity and $E_{O}=$ Antilog $-\frac{E_{S}}{A}$


## Low Cost <br> MULTIFUNCTION CONVERTER

## FEATURES

- VERSATILE
- SMALL PACKAGE: Dual-in-Line
- EASY TO USE


## DESCRIPTION

Burr-Brown's multifunction converter model 4302 is a low cost solution to many analog conversion needs. Much more than just a multiplier/divider, the 4302 performs many analog circuit functions with a high degree of accuracy at a low total cost.

| FUNCTIONS | ACCURACY |
| :--- | :--- |
| Multiply | $\pm 0.25 \%$ |
| Divide | $\pm 0.25 \%$ |
| Square | $\pm 0.03 \%$ |
| Square Root | $\pm 0.07 \%$ |
| Exponentiate | $\pm 0.15 \%(\mathrm{~m}=5)$ |
| Roots | $\pm 0.2 \%(\mathrm{~m}=0.2)$ |
| Sine $\theta$ | $\pm 0.5 \%$ |
| Cosine $\theta$ | $\pm 0.8 \%$ |
| Tan $-^{1}(\mathrm{Y} / \mathrm{X})$ | $\pm 0.6 \%$ |
| $\sqrt{\mathrm{X}^{2}+\mathrm{Y}^{2}}$ | $\pm 0.07 \%$ |
| Typical accuracies expressed as a \% of output full scale (+10VDC) |  |
| at $25^{\circ} \mathrm{C}$. |  |

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{VDC}$, unless otherwise noted.

| MODEL | 4302 |
| :---: | :---: |
| TRANSFER FUNCTION | $E_{o}=V_{Y}\left[\frac{V_{z}}{V_{x}}\right]^{m}$ |
| RATED OUTPUT <br> Voltage <br> Current | $\begin{gathered} +10.0 \mathrm{~V} \\ 5 \mathrm{~mA} \end{gathered}$ |
| INPUT <br> Signal Range Absolute Maximum Impedance (X/Y/Z) | $\begin{gathered} 0 \leq\left(V_{x}, V_{Y}, V_{z}\right) \leq+10 V \\ \left(V_{x}, V_{Y}, V_{z} \leq \pm 18 V\right. \\ 100 \mathrm{k} \Omega / 90 \mathrm{k} \Omega / 100 \mathrm{k} \Omega \end{gathered}$ |
| EXPONENT RANGE <br> Roots ( $0.2 \leq m<1$ ) <br> Powers $(1<m \leq 5)$ $(m=1)$ | $\begin{aligned} & m=\frac{R_{2}}{R_{1}+R_{2}} \\ & m=\frac{\text { Refer to }}{R_{1}+R_{2}} \\ & R_{2} \text { Functional } \\ & \text { Diagram } \\ & R_{1}=0 \Omega, R_{2} \text { notow. used } \end{aligned}$ |
| POWER REQUIREMENTS <br> Rated Supply <br> Range <br> Quiescent Current | $\begin{gathered} \pm 15 \mathrm{VDC} \\ \pm 12 \text { to } \pm 18 \mathrm{VDC} \\ \pm 10 \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Operating <br> Storage | $\begin{aligned} & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |

## APPLICATION INFORMATION

General specifications for the 4302 multifunction converter are presented on this page. These specifications characterize the 4302 as a versatile three input multifunction converter.

The following pages are applications intended to help you apply the 4302 to your particular circuit function need. These pages contain dedicated circuit configurations in

PIN CONFIGURATION


## PACKAGE INFORMATION(1)

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| 4302 | 14-Pin Plastic DIP | 003 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.
order to produce the functions of: multiplication, division, exponentiation, square rooting, squaring, sine, cosine, arctangent, and vector algebra.

It is the purpose of this product data sheet to enable you to apply the 4302 to your analog conversion needs quickly and efficiently.

Many of the following circuit configurations using the 4302 require a reference voltage for scaling purposes. The reference voltage is shown to be +15 VDC ( +15 VDC REF), since in most cases the +15 VDC power source for the 4302 has sufficient time and temperature related stability to achieve the specified typical accuracies. If the particular supplies which are available for powering the 4302 do not have the necessary stability for the required conversion accuracy, an additional +15 VDC precision supply may be required.

4302 Functional Diagram.

## MULTIPLIER/

DIVIDER FUNCTIONS

## MULTIPLIER

In multiplier applications, the 4302 provides high accuracy. The 4302 accepts inputs up to +10 VDC and provides a typical accuracy of $\pm 0.25 \%$ of full scale.


FIGURE 1. Multiplier Application.

| TRANSFER FUNCTION | $E_{0}=+\frac{E_{1} E_{2}}{10}$ |
| :--- | :---: |
| ACCURACY |  |
| Total Errors |  |
| Typical at $+25^{\circ} \mathrm{C}$ | $\pm 25 \mathrm{mV}$ |
| Maximum at $+25^{\circ} \mathrm{C}$ | $\pm 50 \mathrm{mV}$ |
| (for input range) | $0.03 \mathrm{~V} \leq \mathrm{E}_{1}(1) \leq 10 \mathrm{~V}$ |
| vs Temperature | $0.01 \mathrm{~V} \leq \mathrm{E}_{2} \leq 10 \mathrm{~V}$ |
| Offset Errors $\left(\mathrm{E}_{1}=\mathrm{E}_{2}=0\right)$ | $\pm 1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Output Offset $\left(\right.$ at $\left.25^{\circ} \mathrm{C}\right)$ |  |
| vs Temperature | $\pm 10 \mathrm{mV}$ |
| NOISE $(10 \mathrm{~Hz}$ to 1 kHz$)$ | $\pm 0.2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| BANDWIDTH $\left(\mathrm{E}_{1}, \mathrm{E}_{2}\right)$ | $100 \mu \mathrm{Vrms}$ |
| Small Signal $(-3 \mathrm{~dB})$ |  |
| Full Output | 500 kHz |

NOTE: (1) The input voltage may be extended below 0.03 V by connecting a $0.047 \mu \mathrm{~F}$ capacitor between pins 11 and 5 , causing a slight reduction in bandwidth. (Multiply and Divide Modes).

## DIVIDER

As a divider, the 4302 provides a typical conversion accuracy of $\pm 0.25 \%$ of full scale.


| TRANSFER FUNCTION | $\mathrm{E}_{\mathrm{o}}=+10\left(\mathrm{E}_{1} / \mathrm{E}_{3}\right)$ |
| :--- | :---: |
| ACCURACY |  |
| Total Errors |  |
| Typical at $+25^{\circ} \mathrm{C}$ | $\pm 25 \mathrm{mV}$ |
| Maximum at $+25^{\circ} \mathrm{C}$ | $\pm 50 \mathrm{mV}$ |
| (for $\mathrm{E}_{1} \leq \mathrm{E}_{3}$ ad input range) | $0.03 \mathrm{~V} \leq \mathrm{E}_{1}(1) \leq 10 \mathrm{~V}$ |
|  | $0.01 \mathrm{~V} \leq \mathrm{E}_{3} \leq 10 \mathrm{~V}$ |
| vs Temperature | $\pm 1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Offset Errors $\left(\mathrm{E}_{1}=0, \mathrm{E}_{3}=+10 \mathrm{~V}\right)$ |  |
| Output Offset (at $\left.25^{\circ} \mathrm{C}\right)$ | $\pm 10 \mathrm{mV}$ |
| vs Temperature | $\pm 1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| NOISE $(10 \mathrm{~Hz}$ to 1 kHz$)$ |  |
| $\mathrm{E}_{3}=+10 \mathrm{~V}$ | $100 \mu \mathrm{Vrms}$ |
| $\mathrm{E}_{3}=+0.1 \mathrm{~V}$ | $300 \mu \mathrm{Vrms}$ |
| BANDWIDTH $\left(\mathrm{E}_{1}, \mathrm{E}_{3}\right)$ |  |
| Small Signal $(-3 \mathrm{~dB})$ | 500 kHz |
| Full Output |  |
| ( $\mathrm{E}_{3}=+10 \mathrm{~V}$ ) | 60 kHz |

NOTE: (1) The input voltage may be extended below 0.03 V by connecting a $0.047 \mu \mathrm{~F}$ capacitor between pins 11 and 5 , causing a slight reduction in bandwidth. (Multiply and Divide Modes).

FIGURE 2. Divider Application.

[^81]
## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## EXPONENTIAL FUNCTIONS

Model 4302 may be used as exponentiator over a range of exponents from 0.2 to 5 . The exponents 0.5 and 2 , square rooting and squaring, respectively, are often used functions and are treated below. Other values of exponents (m) may be useful in terms of linearization of nonlinear functions or simply for producing the mathematical conversions. Characteristics of $m=0.2$ and $m=5$ are presented on the right. For other values of $m$, the curves presented in Figure 3 may be used to interpolate the error for a nonspecified value of m .


FIGURE 3. Exponentiator Transfer Characteristics.

| TRANSFER FUNCTION | $\mathrm{E}_{\mathrm{O}}=10\left(\frac{\mathrm{E}_{1}}{10}\right]^{\mathrm{m}}$ |
| :--- | :---: |
| Total Conversion Error (typical) |  |
| $m=0.2$ | $\pm 2 \mathrm{mVDC}$ |
| $0.5 \mathrm{VDC}<\mathrm{E}_{1} \leq 10 \mathrm{VDC}$ | $\pm 25 \mathrm{mVDC}$ |
| $0.1 \mathrm{VDC}<\mathrm{E}_{1} \leq 0.5 \mathrm{VDC}$ |  |
| $m=5$ | $\pm 15 \mathrm{mVDC}$ |
| $1 \mathrm{VDC}<\mathrm{E}_{1} \leq 10 \mathrm{VDC}$ | $0.2 \leq \mathrm{m} \leq 5$ |
| Exponent Range (continuous) | 0 to +10 VDC |
| Input Voltage Range | 0 to +10 VDC |
| Output Voltage Range |  |



NOTES: (1) Connect pins 12, 11, and 6 together. (2) Apply an input at $E_{1}$ of 10 V , adjust $R_{1}$ until the output is 10 V . (3) Connect $R_{2}$ as shown in the figure. (4) Apply an input at $E_{1}$ to give theoretical output of 10 V at $\mathrm{E}_{\mathrm{O}}$. Adjust $\mathrm{R}_{1}$ until $\mathrm{E}_{\mathrm{O}}=10 \mathrm{~V}$.
1.5VDC

REF


FIGURE 4. Exponential Functions.

## SQUARE ROOT

As a Square Rooter $(\mathrm{m}=0.5)$, the 4302 provides a typical total conversion accuracy of $\pm 0.07 \%$. Refer to Figure 5 and notes for connections and adjustments, respectively.

| TRANSFER FUNCTION | $\mathrm{E}_{\mathrm{o}}=10 \sqrt{\frac{\mathrm{E}_{1}}{10}}$ |
| :--- | :---: |
| Total Conversion Error (typical) | $\pm 7 \mathrm{mV}$ |
| $0.5 \mathrm{VDC}<\mathrm{E}_{1} \leq 10 \mathrm{VDC}$ | $\pm 55 \mathrm{mV}$ |
| $0.02 \mathrm{VDC}<\mathrm{E}_{1} \leq 0.5 \mathrm{VDC}$ | 0 to +10 VDC |
| Input Voltage Range | 0 to +10 VDC |
| Output Voltage Range |  |



NOTES: (1) Connect pins 12, 11, and 6 together. Set $R_{1}$ such that with $E_{1}=+10 \mathrm{VDC} ; \mathrm{E}_{0}=+10 \mathrm{VDC}$.
(2) Connect $100 \Omega$ resistors as shown in Figure 5.
(3) For greater conversion accuracy, $\mathrm{R}_{2}$ and $\mathrm{R}_{3}$ may be replaced by a potentiometer as shown in Figure 4.

FIGURE 5. Square Root Application.

## SQUARE

Configured as a Square Function Converter ( $\mathrm{m}=2$ ), the 4302 produces high conversion accuracies of typically $0.03 \%$. Refer to Figure 6 and accompanying notes.

| TRANSFER FUNCTION | $E_{0}=10\left[\frac{E_{1}}{10}\right]^{2}$ |
| :--- | :---: |
| Total Conversion Error (typical) | $\pm 3 \mathrm{mV}$ |
| $0.1 \mathrm{VDC} \leq \mathrm{E}_{1} \leq 10 \mathrm{VDC}$ | 0 to +10 VDC |
| Input Voltage Range | 0 to +10 VDC |
| Output Voltage Range |  |



NOTES: (1) Set $R_{1}$ such that with $E_{1}=+10 \mathrm{VDC}, \mathrm{E}_{\mathrm{O}}=+10 \mathrm{VDC}$.
(2) Connect $100 \Omega$ resistors as shown in Figure 6.
(3) For greater conversion accuracy $R_{2}$ and $R_{3}$ may be replaced by a potentiometer as shown in Figure 4.

FIGURE 6. Square Application.

## TRIGONOMETRIC FUNCTIONS

## SINE

Sine functions can be accurately generated from input voltage levels representing angular displacement from 0 to $90^{\circ} .4302$ configured as in Figure 7 will produce the sine power series approximations with modified coefficients to typically better than $\pm 0.5 \%$ of full scale. In this circuit, the 4302 is scaled so that when $\theta=0, \mathrm{E}_{\mathrm{O}}=0 \mathrm{VDC}$, and when $\theta=90, \mathrm{E}_{\mathrm{O}}=10 \mathrm{VDC}$.

| TRANSFER FUNCTION | $\mathrm{E}_{0}=10 \sin 9 \mathrm{E}_{\theta}$ |
| :---: | :---: |
| Power Series Approximation |  |
| $E_{o}=1.5708 E_{\theta}-1.5924\left(\frac{E_{\theta}}{6.366}\right)^{2.827}$ |  |
| Total Conversion Error (typical) | $\pm 50 \mathrm{mV}$ |
| Input Voltage Range ( $0 \leq \theta \leq 90^{\circ}$ ) | 0 to +10 VDC |
| Output Voltage Range ( $0 \leq \sin \theta \leq 1$ ) | 0 to +10 VDC |



NOTES: (1) Adjust $R_{4}$ if needed so that $E_{1}<1 \mathrm{mVDC}$ when $E_{\theta}=0$.
(2) Adjust $R_{2}$ so that $E_{1}=+0.8045 \mathrm{VDC}$ when $E_{\theta}=+5 \mathrm{VDC}$.
(3) Adjust $R_{3}$ so that $E_{1}=+5.709 \mathrm{VDC}$ when $E_{\theta}=+10 \mathrm{VDC}$.
(4) Repeat steps (2) and (3) as necessary.

FIGURE 7. Sine Application.

## COSINE

Connected as in Figure 2, 4302 will generate a cosine function of the input voltage. Typical accuracies of $\pm 0.8 \%$ can be expected from this configuration.

| TRANSFER FUNCTION | $\mathrm{E}_{\mathrm{o}}=10 \cos 9 \mathrm{E}_{\theta}$ |
| :--- | :---: |
| Power Series Approximation |  |
| $\mathrm{E}_{\mathrm{o}}=10+0.3652 \mathrm{E}_{\theta}-0.4276 \mathrm{E}^{1.504}$ |  |
| Total Conversion Error (typical) | $\pm 80 \mathrm{mV}$ |
| Input Voltage Range $\left(0 \leq \theta \leq 90^{\circ}\right)$ | OVDC to +10 VDC |
| Output Voltage Range $(1 \leq \cos \theta \leq 0)$ | +10 VDC to 0 VDC |



FIGURE 8. Cosine Application.

## ARCTANGENT

4302 and the associated circuitry shown below will produce the inverse tangent of a ratio. This application is particularly well suited to conversion from rectangular coordinates to polar coordinates where

$$
E_{\theta}=\tan ^{-1} \frac{E_{Y}}{E_{X}}
$$

The accuracy of conversion depends upon the levels of the iuput signals. Refer to table at right.

| TRANSFER FUNCTION | $E_{0}=\tan ^{-1}\left[\frac{\left[E_{1}\right]}{\left[E_{2}\right]}\right]$ |
| :---: | :---: |
| Power Series Approximation | $E_{0}=\frac{\left[\frac{\left[E_{1}\right]}{\left[E_{2}\right]}\right]^{1.2125}}{1+\left[\frac{\left[E_{1}\right]}{\left[E_{2}\right]}\right]^{1.2125}}\left(90^{\circ}\right)$ |
| ```Total Conversion Error \(2<\mathrm{E}_{1}, \mathrm{E}_{2} \leq 10 \mathrm{VDC}\) \(0.1<\mathrm{E}_{1}, \mathrm{E}_{2} \leq 2\) VDC \(0.03<E_{1}, E_{2} \leq 0.1\) VDC Input Voltage Range ( \(\mathrm{E}_{1}, \mathrm{E}_{2}\) ) Output Voltage Range \(0 \leq \mathrm{E}_{\theta} \leq 90^{\circ}\)``` | $\begin{gathered} \pm 55 \mathrm{mVDC} \\ \pm 65 \mathrm{mVDC} \\ \pm 340 \mathrm{mVDC} \\ +0.01 \mathrm{VDC} \text { to }+10 \mathrm{VDC} \\ \text { OVDC to }+9 \mathrm{VDC} \end{gathered}$ |

FIGURE 9. Arctangent Application.

## For Immediate Assistance, Contact Your Local Salesperson

## VECTOR MAGNITUDE FUNCTION

The 4302 will produce the square root of the sum of the squares of two inputs. This function is companion to the arctangent of a ratio for the conversion of rectangular to polar coordinates.

| TRANSFER FUNCTION | $\mathrm{E}_{0}=\sqrt{\mathrm{E}_{1}{ }^{2}+\mathrm{E}_{2}{ }^{2}}$ |
| :--- | :---: |
| Input Voltage Range $\mathrm{E}_{1}$ | 0 to +10 VDC |
| $\mathrm{E}_{2}$ | -10 VDC to +10 VDC |
| (refer to notes 1 and 2) | 0 to +10 VDC |
| Output Voltage Range | $\pm 7 \mathrm{mVDC}$ |
| Conversion Error |  |



NOTE: (1) $R s=10 \mathrm{k} \Omega \pm 0.02 \%$. (2) Figure 10 shows one practical way to implement the transfer function $E_{0}=\sqrt{E_{1}{ }^{2}+E_{2}{ }^{2}}$ using 4302 . It shows use of OPA111AM op amp. OPA111AM rated output is $\pm 10 \mathrm{~V}$. This limits the range of $E_{1}$ and $E_{2}$, such that the conditions $E_{1} \leq \sqrt{100-E_{2}}$ and $\left|E_{2}\right| \leq\left(5-E_{1}^{2} / 20\right)$ and $\sqrt{E_{1}{ }^{2}+E_{2}^{2}} \leq 10$ are always satisfied. (a) The above conditions imply, $0 \mathrm{~V} \leq \mathrm{E}_{1} \leq 10 \mathrm{~V}$ and $-5 \mathrm{~V} \leq \mathrm{E}_{2} \leq 5 \mathrm{~V}$. (b) The above conditions also imply that for applications where $E_{1}=\left|E_{2}\right|$ the range would be limited to 4.142 V max.

FIGURE 10. Implementation of Transfer Function.


NOTE: (1) Use of INA105AM as shown in Figure 11 would directly substitute the eight 10k resistors and the two OPA111AM op amps. This would reduce the number of components needed to implement vector magnitude function and reduce overall cost.

FIGURE 11. Vector Magnitude Function Application.

# Low Cost <br> TRUE RMS-TO-DC CONVERTER 

## FEATURES

- LOW COST
- HIGH ACCURACY: $\pm 0.2 \% ~ \pm 2 \mathrm{mV}$
- VERSATILE: AC and DC Inputs


## DESCRIPTION

The 4341 RMS-to-DC converter features low cost without sacrificing performance. The 4341 computes a DC voltage proportional to the true rms value of signals which may be complex waveforms, DC levels, or a combination of both.
The input and output are fully protected against overvoltages and short circuits. Provisions for the external adjustment of gain, offset voltage, DC-reversal error, and frequency response make the 4341 versatile enough to fill the majority of your applications.

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{VDC}$, unless otherwise noted.

| PARAMETER | CONDITIONS |
| :---: | :---: |
| TRANSFER FUNCTION | $E_{\mathrm{rms}}(t)=\sqrt{\frac{1}{T} \int_{0}^{T}\left[E_{\mathbb{N}}(t)\right]^{2} d t}$ |
| INPUT <br> Peak Operating Voltage Absolute Maximum Voltage Impedance | $\begin{gathered} \pm 10 \mathrm{~V} \\ \pm \text { Supply } \\ 5 \mathrm{k} \Omega \end{gathered}$ |
| OUTPUT <br> Voltage <br> Current <br> Resistance | 0 to +10 V +5 mA , min $1 \Omega$, max |
| BANDWIDTH <br> $\pm 1 \%$ of Theoretical Output <br> -3dB | $\begin{gathered} 80 \mathrm{kHz} \\ 450 \mathrm{kHz} \end{gathered}$ |
| CONVERSION ACCURACY ${ }^{(2)}$ <br> Input: 500 mVrms to 5.0 Vrms Input: DC to 10 kHz Sine Wave Input: 10 mVrms to 7 Vrms Input: DC to 20 kHz | $\pm 0.5 \%$ of Reading, $\max ^{(1)}$ <br> $\pm 2 \mathrm{mV} \pm 0.2 \%$ of Reading |
| STABILITY <br> Accuracy vs Temperature <br> Accuracy vs Supply Voltage | $\pm 0.1 \mathrm{mV} \pm 0.01 \%$ of Reading $/{ }^{\circ} \mathrm{C}$ $\pm 0.1 \mathrm{mV} \pm 0.01 \%$ of Reading/\% of Supply Voltage Change |
| TEMPERATURE RANGE <br> Operating <br> Storage | $\begin{aligned} & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |
| POWER REQUIREMENTS <br> Rated Voltage <br> Voltage Range <br> Quiescent Current | $\begin{gathered} \pm 15 \mathrm{VDC} \\ \pm 14 \mathrm{VDC} \text { to } \pm 16 \mathrm{VDC} \\ \pm 12 \mathrm{~mA}, \text { typ }, \pm 24 \mathrm{~mA}, \text { max } \end{gathered}$ |

NOTES: (1) After standard trim procedure (see below). (2) Model 4341 will convert DC inputs. Lower frequency $A C$ inputs require a large value of averaging capactior to minimize ripple at output. (see Figure 2).

## STANDARD TRIM PROCEDURE

If the 4341 is used to measure sine waves or distorted sine waves, only two trims are needed to achieve an accuracy of $\pm 0.5 \%$ of reading from 500 mVrms to 5 Vrms up to 10 kHz . Refer to Figure 1.

1. Set $\mathrm{E}_{\mathrm{IN}}=5.000 \mathrm{Vrms} \pm 0.02 \%$ and adjust $\mathrm{R}_{1}$ such that $\mathrm{E}_{\mathrm{O}}$ $=5.000 \mathrm{VDC} \pm 2 \mathrm{mV}$.
2. Set $\mathrm{E}_{\text {IN }}=500 \mathrm{mVrms} \pm 0.02 \%$ and adjust $\mathrm{R}_{2}$ such that $\mathrm{E}_{\mathrm{O}}$ $=500 \mathrm{mVDC} \pm 0.2 \mathrm{mV}$.
3. Repeat Step 1.

## THEORY OF OPERATION

The true rms value of a time-varying signal $\mathrm{E}(\mathrm{t})$ over a time period $T$ is

$$
\mathrm{E}_{\mathrm{rms}}(\mathrm{t})=\sqrt{\frac{1}{\mathrm{~T}} \int_{\mathrm{o}}^{\mathrm{T}}\left[\mathrm{E}_{\mathrm{IN}}(\mathrm{t})\right]^{2}} \mathrm{dt}
$$

The required operations are squaring, averaging and square rooting. A simplified schematic diagram of the 4341 is shown in Figure 1. The $A_{1}$ circuit produces a current, $i_{1}$, which is proportional to the rectified input voltage. The $A_{2}$ circuit is a logarithmic amplifier which produces a voltage proportional to $2 \log \mathrm{E}_{\mathrm{TN}}$ or $\log \mathrm{E}_{\mathrm{TN}}{ }^{2}$. The logarithmic gain of the $A_{2}$ circuit is derived from the inherent exponential characteristics of transistor junctions. By using proprietary


FIGURE 1. Simplified Schematic.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

monolithic components, the circuit provides an accurate log function over many decades which is relatively insensitive to temperature variations. Amplifier $\mathrm{A}_{4}$ uses the same techniques as $\mathrm{A}_{2}$ to generate $\log \mathrm{E}_{\mathrm{OUT}}$.
Transistor $Q_{1}$ produces a collector current, $i_{2}$, proportional to the antilog of its base-emitter voltage such that

$$
\begin{aligned}
& \mathrm{i}_{2} \propto \log ^{-1}\left(\log \mathrm{E}_{\mathrm{IN}}^{2}-\log \mathrm{E}_{\mathrm{OUT}}\right) \\
& =\log ^{-1}\left(\log \mathrm{E}_{\mathrm{IN}}^{2} / \mathrm{E}_{\mathrm{OUT}}\right)=\mathrm{E}_{\mathrm{IN}}^{2} / \mathrm{E}_{\mathrm{OUT}}
\end{aligned}
$$

The $\mathrm{A}_{3}$ circuit, which contains the external capacitor, takes the time average of the $i_{2}$ signal and produces $\mathrm{E}_{\text {out }}$, which is directly proportional to the rms value of $\mathrm{E}_{\mathrm{iN}}$.
Figures 2 and 3 show the effects of the external filter capacitor on ripple magnitude and response time. As the frequency of the input approaches DC, the 4341 begins to act like a full wave rectifier such that the output is the absolute value of the input. While the 4341 will accurately convert DC input voltages, the averaging capacitor must be made very large to minimize ripple at low frequencies.

## CHOOSING THE AVERAGING CAPACITOR

A single-pole low-pass RC filter provides the averaging function. The time constant is $1 / 2 \mathrm{RC}$ where R is $10 \mathrm{k} \Omega$ when the 4341 is adjusted for unity gain. To select the best value of C , make a tradeoff between output ripple and response time. Figure 2 shows the ripple magnitude vs frequency for several typical values of capacitor. Response time vs capacitor value is shown in Figure 3. (Note that rise times and fall times are different for the same value of capacitor).


FIGURE 2. Output Ripple Magnitude vs Input Signal Frequency.


FIGURE 3. Response Time vs Value of Averaging Capacitor.

While the ripple magnitude for signals other than sine waves can be analytically determined, it is tedious. The fastest method of choosing C is to apply a representative input signal and observe the output for various values of $C$. $C$ can be 100 s of microfarads, but should have a leakage current less than $0.1 \mu \mathrm{~A}$ to minimize gain errors. With very large values of C , the input signals with frequencies approaching DC level could be averaged. Since the output is always a positive voltage, C can be a polar capacitor.

## EXPANDED TRIM PROCEDURE FOR GREATER ACCURACY

If the 4341 is used in applications to measure complex waveforms, the following expanded trim procedure is recommended. (Refer to Figure 4).
First, set all potentiometers at mid turn position.

1. DC Reversal Error - Apply $+10.000 \mathrm{~V} \pm 1 \mathrm{mV}$ and $-10.000 \mathrm{~V} \pm 1 \mathrm{mV}$ to $\mathrm{E}_{\text {IN }}$ alternatively, adjust $\mathrm{R}_{5}$ such that $\mathrm{E}_{\mathrm{o}}$ readings are the same $\pm 2 \mathrm{mV}$.
2. Gain Adjustment - Apply $\mathrm{E}_{\text {IN }}=+10.000 \mathrm{VDC} \pm 1 \mathrm{mV}$, adjust $R_{1}$ such that $E_{0}=+10.000 \mathrm{VDC} \pm 1 \mathrm{mV}$.
3. Input Offset - Apply $+10.0 \mathrm{mV} \pm 0.1 \mathrm{mV}$ and -10.0 mV $\pm 0.1 \mathrm{mV}$ to $\mathrm{E}_{\mathrm{IN}}$, adjust $\mathrm{R}_{4}$ such that $\mathrm{E}_{\mathrm{O}}$ readings are the same $\pm 0.1 \mathrm{mV}$.
4. Offset - Ground $\mathrm{E}_{\mathrm{IN}}$, adjust $\mathrm{R}_{3}$ such that $\mathrm{E}_{\mathrm{O}}=0 \pm 0.1 \mathrm{mV}$. Repeat Step (3).
5. Low Level Accuracy - Apply $\mathrm{E}_{\mathrm{IN}}=+10.0 \mathrm{mV} \pm 0.1 \mathrm{mV}$, adjust $R_{2}$ such that $E_{O}=+10.0 \mathrm{mV} \pm 0.1 \mathrm{mV}$.

## NONUNITY GAINS

Gain values greater than unity can be achieved by inserting resistor $R_{x}$ between pin 5 and pin $6 . R_{X} \approx\left(A^{2}-1\right) \times 10 \mathrm{k}+$ $2 k$ where $A$ is the desired value of gain $(1<A \leq 10)$. ( $R_{X}$ is in $\Omega$ ).

## For Immediate Assistance, Contaci Your Local Salesperson



FIGURE 4. Expanded Trim Procedure (High Accuracy Applications).

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# 8 References and Regulators 

Voltage and current references are used for bridge circuits, calibration standards, D/A and A/D converter reference, sensor excitation and other applications requiring a stable voltage or current reference.
Regulators are used for battery management, distributed power, SCSI-2 termination and any other applications requiring regulated power.
Choose from our complete line of references and regulators which include:
REF1004-1.2-1.235V $\pm 4 \mathrm{mV}$ bandgap reference that will operate from as little as $10 \mu \mathrm{~A}$ in an 8 lead SOIC package.
REF1004-2.5-2.500V $\pm 20 \mathrm{mV}$ bandgap reference that will operate from as little as $20 \mu \mathrm{~A}$ in an 8 lead SOIC package.

REF02- $5.0 \mathrm{~V} \pm 5 \mathrm{mV}$ buried zener reference that will operate over an input range of 8 VDC to 40 VDC in an 8 lead SOIC, PDIP and TO- 99 packages.
REF102- $10.0 \mathrm{~V} \pm 2.5 \mathrm{mV}$ buried zener precision reference that will operate over an input range of 11.4 VDC to 36 VDC in an 8 lead SOIC, PDIP and TO-99 packages.
REF200- $100 \mu \mathrm{~A} \pm 0.5 \mu \mathrm{~A}$ dual current reference with a compliance voltage range of 2.5 VDC to 40 VDC in an 8 lead SOIC, PDIP AND TO- 99 packages.
REG1117—Positive 2.85V, 3.0V, 3.3V, and 5.0V regulators that will operate down to 1 V input to output and up to 800 mA output in an SOT-223 package.
VOLTAGE REFERENCE $\quad$ Boldface $=$ NEW

| Description | Model | Output (V) | $\underset{\text { (mA) }}{\text { Min Output }}$ | Max Drift $\pm p p m /{ }^{\circ} \mathrm{C}$ | Power Supply |  | Temp Range | Pkg | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | (V) | (mA) |  |  |  |
| +5V Precision | REF02M, G | +5.00 $\pm 0.09$ | 10 | 10 | +7/40 | 1.4 | Mil, Ind | TO-99 | 8.11 |
| Voltage Reference |  |  |  |  |  |  | Ceramic |  |  |
| Guaranteed | REF02P, U | $+5.00 \pm 0.03$ | 10 | 8.5 | +7/40 | 1.4 | Com, Ind | PDIP, SO | 8.11 |
| Long-Term | REFO5ivi | $+5.00 \pm 0.00$ | 10 | 8.5 | +7/40 | 1.4 | Mil | TO-99 | 8.19 |
| Stability$25 \pm \mathrm{ppm} / 1 \mathrm{k}$ hrs |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| +10V Precision <br> Voltage Reference | REF01M, G | $+10.00 \pm 0.025$ | 10 | 10 | +11.4/40 | 1.4 | Mil, Ind | TO-99 | 8.3 |
|  |  |  |  |  |  |  | Ceramic |  |  |
| Guaranteed | REF01P, U | $+10.00 \pm 0.020$ | 10 | 8.5 | +11.4/40 | 1.4 | Ind, Com | PDIP, SO | 8.3 |
| Long-Term | REF101 | $\pm 10.00 \pm 0.005$ | 10 | 1 | +13.5/35 | 4.5 | Com | TO-99 | 8.32 |
| Stability | REF102 | $\pm 10.00 \pm 0.0025$ | 10 | 2.5 | +11.4/36 | 1.4 | Ind, Mil | TO-99, | 8.41 |
|  |  |  |  |  |  |  | DIP, SOIC |  |  |
|  | REF10M | $+10.00 \pm 0.005$ | 10 | 1 | +13.5/35 | 4.5 | Com | TO-99 | 8.25 |
| Precision | REF1004C | $+1.235 \pm 0.002$ | 10 | $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | - | - | Com | SOIC | 8.65 |
| Micropower | REF10041 | $+1.235 \pm 0.0004$ | 10 | 20ppm/ ${ }^{\circ} \mathrm{C}$ | - | - | XInd | SOIC | 8.65 |
| VoltageReference |  |  |  |  |  |  |  |  |  |
|  | REF1004C | $+2.50 \pm 0.0009$ | 20 | 20ppm $/{ }^{\circ} \mathrm{C}$ | - | - | Com | SOIC | 8.65 |
|  | REF1004I | $+2.50 \pm .018$ | 20 | 20ppm $/{ }^{\circ} \mathrm{C}$ | - | - | XInd | SOIC | 8.65 |

NOTE: (1) Com $=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$. Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Mil}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. XInd $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| CURRENT REFERENCE |  |  |  |  |  | Boldface $=$ NEW |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Model | Output I ( $\mu \mathrm{A}$ ) | Max Compliance | $\begin{gathered} \text { Drift } \\ \text { (ppm } \left./{ }^{\circ} \mathrm{C}\right) \\ \hline \end{gathered}$ | Comments | Temp Range ${ }^{(1)}$ | Pkg | Page No. |
| REF200 | $\begin{aligned} & \text { Dual } \\ & 100 \pm 0.5 \end{aligned}$ | 2.5 V to 40V | 25 | Includes 0.5\% accurate current mirror | Ind | $\begin{aligned} & \hline \text { DIP, } \\ & \text { SO-8 } \end{aligned}$ | 8.50 |

NOTE: (1) Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| VOLTAGE REGULATORS |  |  |  |  |  |  | Boldface = NEW |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



## +10V Precision VOLTAGE REFERENCE

## FEATURES

- OUTPUT VOLTAGE: +10V $\pm 0.2 \% \max$
- EXCELLENT TEMPERATURE STABILITY: 8.5ppm $/{ }^{\circ} \mathrm{C}$ max $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ $10.0 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
- LOW NOISE: $5 \mu \mathrm{Vp}-\mathrm{p}$ typ ( 0.1 Hz to 10 Hz )
- EXCELLENT LINE REGULATION: 0.001\%/V max
- EXCELLENT LOAD REGULATION: 0.002\%/mA max
- SOURCES 10 mA , SINKS 5mA min
- LOW SUPPLY CURRENT: 1.4mA max
- SHORT-CIRCUIT PROTECTED
- WIDE SUPPLY RANGE: 11.4VDC to 40VDC
- PACKAGE OPTIONS: Hermetic TO-99, Ceramic D!P, Plastic DIP, SOIC
- EXTENDED INDUSTRIAL TEMPERATURE RANGE: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## APPLICATIONS

- PRECISION REGULATORS
- CONSTANT CURRENT SOURCE/SINK
- DIGITAL VOLTMETERS
- A/D AND D/A CONVERTERS
- PRECISION CALIBRATION STANDARD
- TEST EQUIPMENT


## DESCRIPTION

The REF01 is a high performance, low price, precision pin compatible second source voltage reference. Output accuracy of $\pm 0.2 \%$ is a $30 \%$ improvement over industry standard REF01s. Output noise is $5 \mu \mathrm{Vp}-\mathrm{p}$, which is a $75 \%$ decrease in noise over all other REF01s. Line regulation is $0.001 \% / \mathrm{V}$ max and load regulation is $0.002 \% / \mathrm{mA}$ max, which far exceeds the performance of our competitors. Quiescent current is a low 1.4 mA . REF01 provides extended supply range when compared to industry standard devices. BurrBrown's REF01 is the best choice for applications which requires improved accuracy, low noise, low power consumption, low drift, and the lowest price. Popular package options are available: TO-99, Ceramic DIP, plastic DIP, and SOIC. For guaranteed long-term drift see Burr-Brown's model REF10.

+10 V Reference with Trimmed Output

## SPECIFICATIONS

## ELECTRICAL

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ power supply unless otherwise noted.

| PARAMETER | CONDITIONS | REF01A, R |  |  | REF01B, S |  |  | REF01C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ```OUTPUT VOLTAGE ( \(\Delta \mathrm{V}_{\text {OT }}\) ) Change with Temperature \({ }^{(1,2)}\) \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)``` | $\mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}$ | 9.970 | $\begin{aligned} & 10.0 \\ & \\ & 0.11 \\ & 0.13 \end{aligned}$ | $\begin{aligned} & 10.030 \\ & \\ & 0.18 \\ & 0.22 \end{aligned}$ | 9.975 | $\begin{aligned} & 10.0 \\ & 0.06 \\ & 0.07 \end{aligned}$ | $\begin{gathered} 10.025 \\ \\ 0.11 \\ 0.12 \end{gathered}$ | 9.980 | $\begin{aligned} & 10.0 \\ & 0.04 \end{aligned}$ | $\begin{gathered} \hline 10.020 \\ 0.07 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \% \\ & \% \end{aligned}$ |
| $\begin{aligned} & \text { OUTPUT VOLTAGE DRIFT }{ }^{(3)} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\left(\mathrm{TCV}^{3}\right) \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  |  | 10 10 | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ |  | 8 8 | $\begin{aligned} & 15 \\ & 10 \end{aligned}$ |  | 3 | 8.5 | $\pm \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\pm \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| OUTPUT ADJUSTMENT RANGE | $\mathrm{R}_{\text {POT }}=10 \mathrm{k} \Omega^{(6)}$ | $\pm 3$ |  |  | $\pm 3$ |  |  | $\pm 3$ |  |  | \% |
| CHANGE IN V ${ }_{0}$ TEMP COEFFICIENT WITH OUTPUT ADJUSTMENT $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ | $\mathrm{R}_{\text {POT }}=10 \mathrm{k} \Omega$ |  | 0.5 |  |  | 0.5 |  |  | 0.5 |  | ppm/\% |
| OUTPUT VOLTAGE NOISE | 0.1 Hz to $10 \mathrm{~Hz}^{(5)}$ |  | 5 |  |  | 5 |  |  | 5 |  | $\mu \vee p$-p |
| LINE REGULATION(4) $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\text {IN }}=11.4 \mathrm{~V}$ to 36 V |  | $\begin{aligned} & 0.001 \\ & 0.002 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.003 \\ & 0.006 \\ & 0.012 \end{aligned}$ |  | $\begin{gathered} 0.0007 \\ 0.001 \\ 0.003 \end{gathered}$ | $\begin{aligned} & 0.002 \\ & 0.004 \\ & 0.008 \end{aligned}$ |  | $\begin{gathered} 0.0003 \\ 0.001 \end{gathered}$ | $\begin{aligned} & 0.001 \\ & 0.002 \end{aligned}$ | \%/V |
| LOAD REGULATION ${ }^{(4)}$ $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & I_{L}=0 \mathrm{~mA} \text { to }+10 \mathrm{~mA} \\ & I_{L}=0 \mathrm{~mA} \text { to }-5 \mathrm{~mA} \\ & I_{L}=0 \mathrm{~mA} \text { to }+10 \mathrm{~mA} \\ & I_{L}=0 \mathrm{~mA} \text { to }+10 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 0.001 \\ & 0.003 \\ & 0.005 \\ & 0.008 \end{aligned}$ | $\begin{aligned} & 0.004 \\ & 0.008 \\ & 0.016 \\ & 0.024 \end{aligned}$ |  | $\begin{aligned} & 0.001 \\ & 0.002 \\ & 0.004 \\ & 0.006 \end{aligned}$ | $\begin{aligned} & 0.003 \\ & 0.006 \\ & 0.012 \\ & 0.018 \end{aligned}$ |  | $\begin{aligned} & 0.001 \\ & 0.001 \\ & 0.003 \end{aligned}$ | $\begin{aligned} & 0.002 \\ & 0.004 \\ & 0.008 \end{aligned}$ | \%/mA |
| TURN-ON SETTLING TIME | To $\pm 0.1 \%$ of Final Value |  | 5 |  |  | 5 |  |  | 5 |  | $\mu \mathrm{s}$ |
| QUIESCENT CURRENT | No Load |  | 1.2 | 1.4 |  | 1.2 | 1.4 |  | 1.2 | 1.4 | mA |
| LOAD CURRENT |  | 10 | 21 |  | 10 | 21 |  | 10 | 21 |  | mA |
| SINK CURRENT |  | -5 | -10 |  | * | * |  | * | * |  | mA |
| SHORT-CIRCUIT CURRENT | $\mathrm{V}_{0}=0$ |  | 30 |  |  | 30 |  |  | 30 |  | mA |
| POWER DISSIPATION |  |  | 18 |  |  | 18 |  |  | 18 |  | mW |
| TEMPERATURE RANGE <br> Specification REF01A, B, C REF01R, S |  | $\begin{aligned} & -40 \\ & -55 \end{aligned}$ |  | $\begin{gathered} +85 \\ +125 \end{gathered}$ | * |  | * | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES: (1) $\Delta V_{\text {оT }}$ is defined as the absolute difference between the maximum output and the minimum output voltage over the specified temperature range expressed

by the temperature range. (4) Line and load regulation specifications include the effect of self heating. (5) Sample tested. (6) $10 \mathrm{k} \Omega$ potentiometer connected between $\mathrm{V}_{\mathrm{O}}$ and ground with wiper connected to trim pin. See Figure 3.

ORDERING INFORMATION

| MODEL | $\mathbf{V}_{\text {out }}$ AT $25^{\circ} \mathrm{C}$ | MAX DRIFT <br> (ppm $/{ }^{\circ} \mathrm{C}$ ) | TEMPERATURE | PACKAGE |
| :--- | :---: | :---: | :---: | :---: |
| REF01AG | $10 \mathrm{~V} \pm 30 \mathrm{mV}$ | $\pm 25$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin Ceramic DIP |
| REF01AU | $10 \mathrm{~V} \pm 30 \mathrm{mV}$ | $\pm 25$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC |
| REF01BU | $10 \mathrm{~V} \pm 25 \mathrm{mV}$ | $\pm 15$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin SOIC |
| REF01AP | $10 \mathrm{~V} \pm 30 \mathrm{mV}$ | $\pm 25$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Pin Plastic DIP |
| REF01BG | $10 \mathrm{~V} \pm 25 \mathrm{mV}$ | $\pm 15$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin Ceramic DIP |
| REF01BP | $10 \mathrm{~V} \pm 25 \mathrm{mV}$ | $\pm 15$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin Plastic DIP |
| REF01AM | $10 \mathrm{~V} \pm 30 \mathrm{mV}$ | $\pm 25$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Metal TO-99 |
| REF01BM | $10 \mathrm{~V} \pm 25 \mathrm{mV}$ | $\pm 15$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Metal TO-99 |
| REF01CM | $10 \mathrm{~V} \pm 20 \mathrm{mV}$ | $\pm 8.5$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Metal TO-99 |
| REF01RM | $10 \mathrm{~V} \pm 30 \mathrm{mV}$ | $\pm 20$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Metal TO-99 |
| REF01SM | $10 \mathrm{~V} \pm 25 \mathrm{mV}$ | $\pm 10$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Metal TO-99 |



REF01 DIE TOPOGRAPHY

| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 2 | $\mathrm{~V}_{\text {IN }}$ | 4 B | GND |
| 3 A | NC | 5 | Trim |
| 3 B | NC | 6 A | $\mathrm{~V}_{\text {OUT }}$ |
| 3 C | NC | 6 B | $\mathrm{~V}_{\text {OUT }}$ (Sense) |
| 4 A | GND |  |  |

Substrate Bias: Common, pad 4B.
NOTE: Both common pads must be connected and both $V_{\text {out }}$ pads must be tied together.

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |  |
| :--- | :---: | :---: | :---: |
| Die Size | $55 \times 75$ | $1.40 \times 1.91 \pm 13$ |  |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |  |
| Min. Pad Size | $5 \times 5$ | $0.10 \times 0.10$ |  |
| Gacking |  | Goid |  |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$



## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| REF01AG | 8-Pin Ceramic DIP | 161 |
| REF01AU | 8-Pin SOIC | 182 |
| REF01BU | 8-Pin SOIC | 182 |
| REF01AP | 8-Pin Plastic DIP | 006 |
| REF01BG | 8-Pin Ceramic DIP | 161 |
| REF01BP | 8-Pin Plastic DIP | 006 |
| REF01AM | Metal TO-99 | 001 |
| REF01BM | Metal TO-99 | 001 |
| REF01CM | Metal TO-99 | 001 |
| REF01RM | Metal TO-99 | 001 |
| REF01SM | Metal TO-99 | 001 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## PIN CONFIGURATIONS



## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ power supply unless otherwise noted.



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ power supply unless otherwise noted.







## For Immediate Assistance, Contact Your Local Salesperson

## OUTPUT ADJUSTMENT

The REF01 trim terminal can be used to adjust the voltage over a $10 \mathrm{~V} \pm 300 \mathrm{mV}$ range. This feature allows the system designer to trim system errors by setting the reference to a volatage other than 10 V , including 10.240 V for binary applications (see circuit on the first page).
Adjustment of the output does not significantly affect the temperature performance of the device. The temperature coefficient change is approximately $0.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ for 100 mV of output adjustment.


FIGURE 1. Burn-In Circuit.


FIGURE 2. High Resolution Output Adjustment.


FIGURE 3. Optional Output Voltage Adjustment.


FIGURE 4. $\pm 10 \mathrm{~V}$ Reference.


FIGURE 5. +2 V and +12 V Reference.

Or, Call Customer Service at 1-800-548-6132 (USA Only)


FIGURE 6. +5 V and +10 V Reference.



See AB-002 for more details and I Sink Circuit.
FIGURE 8. Precision Current Source.


FIGURE 9. -2 V and -12 V Reference.

FIGURE 7. -10V Reference Using a) Resistor or b) OPA27.


FIGURE 10. $\pm 5 \mathrm{~V}$ Reference.
NOTE: Bootstrapping and a voltage divider split a reference voltage into two output voltages of opposite polarity.

$$
\begin{aligned}
-\mathrm{O} \mathrm{~V}_{\mathrm{O} 2} & =-\mathrm{V}_{\mathrm{OUT}} / 2 \\
& =-5 \mathrm{~V}
\end{aligned}
$$

FIGURE 11. $\pm 5 \mathrm{~V}$ Reference.


FIGURE 12. Bipolar-Output Adjustable Reference.


## +5V Precision

 VOLTAGE REFERENCE
## FEATURES

- OUTPUT VOLTAGE: $+5 \mathrm{~V} \pm 0.1 \%$ max
- EXCELLENT TEMPERATURE STABILITY:
$8.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ )
8.5ppm $/{ }^{\circ} \mathrm{C}$ max $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
- LOW NOISE: $10 \mu \mathrm{Vp}-\mathrm{p} \max (0.1 \mathrm{~Hz}$ to 10 Hz )
- EXCELLENT LINE REGULATION: 0.008\%/V max
- EXCELLENT LOAD REGULATION: 0.005\%/mA max
- LOW SUPPLY CURRENT: 1.4mA max
- SHORT-CIRCUIT PROTECTED
- WIDE SUPPLY RANGE: 8 V to 40 V
- EXTENDED INDUSTRIAL TEMPERATURE RANGE: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- PACKAGE OPTIONS: Hermetic TO-99, Plastic DIP, Cerdip, SOIC


## APPLICATIONS

- PRECISION REGULATORS
- CONSTANT CURRENT SOURCE/SINK
- DIGITAL VOLTMETERS
- V/F CONVERTERS
- A/D AND D/A CONVERTERS
- PRECISION CALIBRATION STANDARD
- TEST EQUIPMENT


## DESCRIPTION

The REF02 is a precision 5 V voltage reference. The drift is laser trimmed to $8.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max over the extended industrial and military temperature range. The REF02 provides a stable 5 V output that can be externally adjusted over a $\pm 6 \%$ range with minimal effect on temperature stability. REF02 operates from a single supply with an input range of 8 V to 40 V with a very low current drain of 1 mA , and excellent temperature stability due to an improved design. Excellent line and load regulation, low noise, low power, and low cost make the REF02 the best choice whenever a 5 V voltage reference is required. All popular package options are available: hermetic TO-99, ceramic DIP, plastic DIP, and SOIC. The REF02 is an ideal choice for portable instrumentation, temperature transducers, $\mathrm{A} / \mathrm{D}$ and D/A converters, and digital voltmeter.

+5 V Reference with Trimmed Output

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{IN}}=+15 \mathrm{~V}$ power supply unless otherwise noted.


NOTES: (1) $\Delta V_{\text {OT }}$ is defined as the absolute difference between the maximum output and the minimum output voltage over the specified temperature range expressed

by the temperature range. (4) Line and load regulation specifications include the effect of self heating. (5) Sample tested. (6) $10 \mathrm{k} \Omega$ potentiometer connected between $\mathrm{V}_{\text {out }}$ and ground with wiper connected to Trim pin. See Figure on page 1. (7) Pin 3 is insensitive to capacitive loading. The temperature voltage will be modified by 7 mV for each $\mu \mathrm{A}$ of loading.

## ABSOLUTE MAXIMUM RATINGS



## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| REF02AU | SOIC | 182 |
| REF02BU | SOIC | 182 |
| REF02AP | Plastic DIP | 006 |
| REF02BP | Plastic DIP | 006 |
| REF02AG | Cerdip | 161 |
| REF02BG | Cerdip | 161 |
| REF02AM | Metal TO-99 | 001 |
| REF02BM | Metal TO-99 | 001 |
| REF02CM | Metal TO-99 | 001 |
| REF02RM | Metal TO-99 | 001 |
| REF02SM | Metal TO-99 | 001 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## PIN CONFIGURATIONS



## ORDERING INFORMATION

| MODEL | $\mathbf{V}_{\text {out }}$ AT $25^{\circ} \mathrm{C}$ | MAX DRIFT <br> (ppm $/{ }^{\circ} \mathrm{C}$ ) | TEMPERATURE | PACKAGE |
| :--- | :---: | :---: | :---: | :---: |
| REF02AU | $5 \mathrm{~V} \pm 15 \mathrm{mV}$ | $\pm 15$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOIC |
| REF02BU | $5 \mathrm{~V} \pm 10 \mathrm{mV}$ | $\pm 10$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOIC |
| REF02AP | $5 \mathrm{~V} \pm 15 \mathrm{mV}$ | $\pm 15$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Plastic DIP |
| REF02BP | $5 \mathrm{~V} \pm 10 \mathrm{mV}$ | $\pm 10$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Plastic DIP |
| REF02AG | $5 \mathrm{~V} \pm 15 \mathrm{mV}$ | $\pm 15$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Cerdip |
| REF02BG | $5 \mathrm{~V} \pm 10 \mathrm{mV}$ | $\pm 10$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Cerdip |
| REF02AM | $5 \mathrm{~V} \pm 15 \mathrm{mV}$ | $\pm 15$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Metal TO-99 |
| REFO2RM | $5 \mathrm{~V} \pm 10 \mathrm{mV} \mathrm{V}$ | $\pm 10$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Metal TO-99 |
| REF02CM | $5 \mathrm{~V} \pm 5 \mathrm{mV}$ | $\pm 8.5$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Metal TO-99 |
| REF02RM | $5 \mathrm{~V} \pm 15 \mathrm{mV}$ | $\pm 15$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Metal TO-99 |
| REF02SM | $5 \mathrm{~V} \pm 10 \mathrm{mV}$ | $\pm 8.5$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Metal TO-99 |

## For Immediate Assistance, Contact Your Local Salesperson

DICE INFORMATION


| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{~V}_{\text {IN }}$ | 5 | $\mathrm{~V}_{\text {OUT }}$ |
| 2 | Temp | 6 | NC |
| 3 | GND | 7 | NC |
| 4 | Trim | 8 | NC |

Substrate Bias: -V

## MECHANICAL INFORMATION

|  | MILS (0.001') | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $73 \times 62$ | $1.85 \times 1.57$ |
| Die Thickness | $14 \pm 3$ | $0.36 \pm 0.08$ |
| Min. Pad Size | $5 \times 5$ | $0.10 \times 0.10$ |
| Gold Backing |  |  |

[^82]
## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.







PE
$T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.






TYPICAL TEMPERATURE VOLTAGE OUTPUT vs TEMPERATURE (REF02M)


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## OUTPUT ADJUSTMENT

The REF02 trim terminal can be used to adjust the voltage over a $5 \mathrm{~V} \pm 150 \mathrm{mV}$ range. This feature allows the system designer to trim system errors by setting the reference to a voltage other than 5 V , including $5.12 \mathrm{~V}^{(1)}$ for binary applications (see circuit on page one).
Adjustment of the output does not significantly affect the temperature performance of the device. The temperature coefficient change is approximately $0.7 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ for 100 mV of output adjustment.
NOTE: (1) 20 mV LSB for 8 -bit applications.


FIGURE 1. Burn-In Circuit.
TYPICAL APPLICATIONS


FIGURE 2. $\pm 5 \mathrm{~V}$ Precision Reference.


Voltage Compliance: -25 V to +8 V

FIGURE 3. Current Source.


FIGURE 4. $\pm 2.5 \mathrm{~V}$ Precision Reference.


FIGURE 5. Current Sink.

## For Immediate Assistance, Contact Your Local Salesperson

## REFERENCE STACKING PROVIDES OUTSTANDING LINE REGULATION

By stacking two REF01s and one REF02, a systems designer can achieve $5 \mathrm{~V}, 15 \mathrm{~V}$ and 25 V outputs. One very important advantage of this circuit is the near perfect line regulation at 5 V and 15 V outputs. This circuit can accept a 27 V to 55 V change to the input with less than the noise voltage as a change to the output voltage. ( $\mathrm{R}_{\mathrm{B}}$ ), a load bypass resistor, supplies current $\left(\mathrm{I}_{\mathrm{SY}}\right)$ for the 15 V regulator.

Any number of REF01s and REF02s can be stacked in this configuration. If ten devices can be stacked in this configuration, for example, ten 5 V or five 10 V outputs are achieved. The line voltage may range from 100 V to 130 V . Care should be exercised to insure that the total load currents do not exceed the maximum usable current which is typically 21 mA .


FIGURE 6. Reference Stack.

REF05

## +5V Precision VOLTAGE REFERENCE (Guaranteed Long-Term Stability)

## FEATURES

- OUTPUT VOLTAGE: $+5 \mathrm{~V} \pm 0.1 \%$ max
- GUARANTEED LONG-TERM STABILITY: 25ppm/1000 hrs max
- EXCELLENT TEMPERATURE STABILITY: $8.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
- LOW NOISE: $10 \mu \mathrm{Vp}-\mathrm{p}$ typ ( $\mathbf{( 0 . 1 \mathrm { Hz } \text { to } 1 0 \mathrm { Hz } \text { ) } ) ~ ( 1 )}$
- EXCELLENT LINE REGULATION: 0.008\%/V max
- EXCELLENT LOAD REGULATION: 0.005\%/mA max
- LOW SUPPLY CURRENT: 1.4mA max
- SHORT-CIRCUIT PROTECTED
- WIDE SUPPI Y RANGE: \&VDC to AOVDC
- HIGH LOAD DRIVING CAPACITY: 20mA
- PACKAGE: Hermetic TO-99


## APPLICATIONS

- PRECISION REGULATORS
- CONSTANT CURRENT SOURCE/SINK
- DIGITAL VOLTMETERS
- A/D AND D/A CONVERTERS
- PRECISION CALIBRATION STANDARD
- TEST EQUIPMENT


## DESCRIPTION

The REF05 is a precision 5 V voltage reference. The drift is laser trimmed to $8.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max over the extended industrial and military temperature range. The REF05 provides a stable 5 V output that can be externally adjusted over a $\pm 6 \%$ range with minimal effect on temperature stability. REF05 operates from a single supply with an input range of 8 V to 40 V with a very low current drain of 1 mA , and excellent temperature stability due to an improved design. Excellent line and load regulation, low noise, low power, and low cost make the REF05 the best choice whenever a 5 V voltage reference is required. The REF05 is an ideal choice for portable instrumentation, temperature transducers, $\mathrm{A} / \mathrm{D}$ and $\mathrm{D} / \mathrm{A}$ converters, and digital voltmeter.


## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ power supply unless otherwise noted.

| PARAMETER | CONDITIONS | REF05R |  |  | REF05S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OUTPUT VOLTAGE ( $\Delta \mathrm{V}_{\text {OT }}$ ) <br> Change with Temperature ${ }^{(1,2)}$ $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ | $\mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}$ | 4.985 | $\begin{aligned} & 5.00 \\ & 0.05 \end{aligned}$ | $\begin{gathered} 5.015 \\ 0.27 \end{gathered}$ | 4.990 | $\begin{aligned} & 5.00 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 5.010 \\ & 0.15 \end{aligned}$ | V $\%$ |
| OUTPUT VOLTAGE DRIFT ${ }^{(3)}$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}\left(\mathrm{TCV}_{0}\right)$ |  |  | 4 | 15 |  | 4 | 8.5 | $\pm \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| LONG TERM STABILITY ${ }^{(8)}$ |  |  | 10 | 25 |  | 10 | 25 | $\pm \mathrm{ppm} / 1 \mathrm{~K}$ hrs |
| OUTPUT ADJUSTMENT RANGE | $\mathrm{R}_{\text {POT }}=10 \mathrm{k} \Omega^{(6)}$ | $\pm 3$ | $\pm 6$ |  | $\pm 3$ | $\pm 6$ |  | \% |
| CHANGE IN V $\mathrm{V}_{0}$ TEMP COEFFICIENT WITH OUTPUT ADJUSTMENT $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ | $\mathrm{R}_{\text {POT }}=10 \mathrm{k} \Omega^{(6)}$ |  | 0.7 |  |  | 0.7 |  | ppm/\% |
| OUTPUT VOLTAGE NOISE | 0.1 Hz to $10 \mathrm{~Hz}{ }^{(5)}$ |  | 4 | 10 |  | 4 | 10 | $\mu \mathrm{Vp}$-p |
| LINE REGULATION ${ }^{(4)}$ $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ | $\begin{aligned} & V_{\text {IN }}=8 \mathrm{~V} \text { to } 33 \mathrm{~V} \\ & V_{\text {IN }}=9 \mathrm{~V} \text { to } 33 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.006 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.010 \\ & 0.015 \end{aligned}$ |  | $\begin{aligned} & 0.006 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.010 \\ & 0.015 \end{aligned}$ | \%/V |
| LOAD REGULATION(4) $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ | $\begin{aligned} & I_{L}=0 \mathrm{~mA} \text { to }+10 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA} \text { to }+10 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 0.005 \\ & 0.008 \end{aligned}$ | $\begin{aligned} & 0.010 \\ & 0.015 \end{aligned}$ |  | $\begin{aligned} & 0.005 \\ & 0.008 \end{aligned}$ | $\begin{aligned} & 0.008 \\ & 0.012 \end{aligned}$ | \%/mA |
| TURN-ON SETTLING TIME | $\begin{aligned} & \text { To } \pm 0.1 \% \\ & \text { of Final Value } \end{aligned}$ |  | 5 |  |  | 5 |  | $\mu s$ |
| QUIESCENT CURRENT | No Load |  | 1.0 | 1.4 |  | 1.0 | 1.4 | mA |
| LOAD CURRENT (Source) |  | 10 | 21 |  | 10 | 21 |  | mA |
| LOAD CURRENT (Sink) |  | -0.3 | -0.5 |  | * | * |  | mA |
| SHORT-CIRCUIT CURRENT | $V_{0}=0$ |  | 30 |  |  | 30 |  | mA |
| POWER DISSIPATION | . |  | 15 | 21 |  | 15 | 21 | mW |
| TEMPERATURE VOLTAGE OUTPUT ${ }^{(7)}$ |  |  | 630 |  |  | 630 |  | mV |
| TEMPERATURE COEFFICIENT OF TEMPERATURE PIN VOLTAGE |  |  | 2.1 |  |  | 2.1 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| TEMPERATURE RANGE <br> Specification REF05R, S |  | -55 |  | +125 | * |  | * | ${ }^{\circ} \mathrm{C}$ |

NOTES: (1) $\Delta V_{O T}$ is defined as the absolute difference between the maximum output and the minimum output voltage over the specified temperature range expressed as a percentage of 5 V : $\Delta \mathrm{V}_{\mathrm{OT}}=\frac{\left|\mathrm{V}_{\text {MAX }}-\mathrm{V}_{\text {MIN }}\right|}{5 \mathrm{~V}} \times 100 \quad$ (2) $\Delta \mathrm{V}_{\mathrm{OT}}$ specification applies trimmed to +5.000 V or untrimmed. (3) $\mathrm{TCV} \mathrm{V}_{\mathrm{O}}$ is defined as $\Delta \mathrm{V}_{\mathrm{OT}}$ divided
by the temperature range. (4) Line and load regulation specifications include the effect of self heating. (5) Sample tested. (6) 10k $\Omega$ potentiometer connected between $V_{0}$ and ground with wiper connected to Trim pin. See Figure 1. (7) Pin 3 is insensitive to capacitive loading. The temperature voltage will be modified by 7 mV for each $\mu \mathrm{A}$ of loading. (8) Samples tested for long term stability are tested with continuous power applied.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$



## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING |
| :--- | :---: | :---: |
| NUMBER |  |  |
| REF05RM | Metal TO-99 | 001 |
| REF05SM | Metal TO-99 | 001 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## PIN CONFIGURATIONS

Top View


## ORDERING INFORMATION

| MODEL | $\mathbf{V}_{\text {OUT }}$ AT $25^{\circ} \mathrm{C}$ | MAX DRIFT <br> $\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$ | TEMPERATURE | PACKAGE |
| :--- | :---: | :---: | :---: | :---: |
| REF05RM | $5 \mathrm{~V} \pm 15 \mathrm{mV}$ | $\pm 15$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Metal TO-99 |
| REF05SM | $5 \mathrm{~V} \pm 10 \mathrm{mV}$ | $\pm 8.5$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Metal TO-99 |

## PONY TAIL DRIFT PLOT



## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.












TYPICAL TEMPERATURE VOLTAGE OUTPUT


For Immediate Assistance, Contact Your Local Salesperson

## OUTPUT ADJUSTMENT

The REF05 trim terminal can be used to adjust the voltage over a $5 \mathrm{~V} \pm 150 \mathrm{mV}$ range. This feature allows the system designer to trim system errors by setting the reference to a voltage other than 5 V , including $5.12 \mathrm{~V}^{(1)}$ for binary applications (see Figure 1).


FIGURE 1.


FIGURE 2. Burn-In Circuit.

## TYPICAL APPLICATIONS



FIGURE 3. $\pm 5 \mathrm{~V}$ Precision Reference.

Adjustment of the output does not significantly affect the temperature performance of the device. The temperature coefficient change is approximately $0.7 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ for 100 mV of output adjustment.

NOTE: (1) 20 mV LSB for 8-bit applications.


FIGURE 4. Current Source.


FIGURE 5. $\pm 2.5 \mathrm{~V}$ Precision Reference.


FIGURE 6. Current Sink.


## Precision VOLTAGE REFERENCE

## FEATURES

- +10.00V OUTPUT
- HIGH ACCURACY: $\pm 0.005 \mathrm{~V}$ Untrimmed
- VERY-LOW DRIFT: $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max
- EXCELLENT STABILITY: 10ppm/1000hrs typ
- LOW NOISE: $6 \mu \mathrm{Vp}-\mathrm{p}$ typ, 0.1 Hz to 10 Hz
- WIDE SUPPLY RANGE: Up to 35 V


## APPLICATIONS

- PRECISION CALIBRATED VOLTAGE STANDARD
- TRANSDUCER EXCITATION
- D/A AND A/D CONVERTER REFERENCE
- PRECISION CURRENT REFERENCE
- ACCURATE COMPARATOR THRESHOLD REFERENCE
- digitál vol tiveters
- TEST EQUIPMENT


[^83]Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}$, and $\pm 15 \mathrm{VDC}$ power supply, unless otherwise noted.

| PARAMETER | CONDITIONS | REF10JM, KM, RM, SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ```OUTPUT VOLTAGE Initial Trim Range }\mp@subsup{}{}{(1) vs Temperature}\mp@subsup{}{}{(2)}: KM JM SM RM vs Supply (line regulation) vs Output Current (load regulation) vs Time (3)``` | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=13.5 \text { to } 35 \mathrm{~V} \\ \mathrm{I}_{\mathrm{L}}=0 \text { to } \pm 10 \mathrm{~mA} \\ T_{A}=+25^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} 9.995 \\ -0.100 \end{gathered}$ | $10.000$ $\begin{gathered} 0.001 \\ 0.001 \\ 10 \end{gathered}$ | $\begin{gathered} 10.005 \\ +0.250 \\ 1 \\ 3 \\ 3 \\ 6 \\ 0.002 \\ 0.002 \\ \pm 50 \end{gathered}$ | V V $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\% / \mathrm{V}$ $\% / \mathrm{mA}$ $\mathrm{ppm} / 1000 \mathrm{hr}$ |
| NOISE | 0.1 Hz to 10 Hz |  | 6 | 25 | $\mu \mathrm{Vp}$-p |
| OUTPUT CURRENT | Source or Sink | $\pm 10$ |  |  | mA |
| INPUT VOLTAGE RANGE |  | 13.5 |  | 35 | V |
| QUIESCENT CURRENT | $\mathrm{I}_{\text {Out }}=0$ |  | 4.5 | 6 | mA |
| WARM-UP TIME | To 0.1\% |  | 10 |  | $\mu \mathrm{s}$ |
| TEMPERATURE RANGE <br> Specification: JM, KM RM, SM <br> Operating: JM, KM RM, SM <br> Storage |  | $\begin{gathered} 0 \\ -55 \\ -25 \\ -55 \\ -65 \\ \hline \end{gathered}$ |  | $\begin{gathered} +70 \\ +125 \\ +85 \\ +125 \\ +125 \\ \hline \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES: (1) Trimming the offset voltage will affect the drift slightly. See Installation and Operating Instructions for details. (2) The "box method" is used to specify output voltage drift vs temperature. See the Discussion of Performance section. (3) Sample tested with power applied continuously.

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE | MAX DRIFT <br> (ppm/ $/{ }^{\circ} \mathrm{C}$ ) |
| :--- | :---: | :---: | :---: |
| REF10JM | Metal TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 3 |
| REF10KM | Metal TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 1 |
| REF10RM | Metal TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6 |
| REF10SM | Metal TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| REF10JM | 8-Pin Metal TO-99 | 001 |
| REF10KM | 8-Pin Metal TO-99 | 001 |
| REF10RM | 8-Pin Metal TO-99 | 001 |
| REF10SM | 8-Pin Metal TO-99 | 001 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ABSOLUTE MAXIMUM RATINGS

| Input Voltage ............................................................................. 40 V |  |
| :---: | :---: |
| Power Dissipation at $+25^{\circ} \mathrm{C}$ $\qquad$ 200mV Operating Temperature |  |
|  |  |
| J, K. | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| R, S | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | ... $+300^{\circ} \mathrm{C}$ |
| Short-Circuit Protection at $+25^{\circ} \mathrm{C}$ to Common or +15 VDC | Continuous |

## PIN CONFIGURATION



NOTE: (1) Pin 3 is an unbuffered 6.3 V output. Any load will affect the output voltage and drift. A load of $1 \mu \mathrm{~A}$ on pin 3 will typically change the output voltage by $50 \mu \mathrm{~V}$ and the drift by $0.1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES
$T_{A}=+25^{\circ} \mathrm{C}$, and $\pm 15 \mathrm{VDC}$ power supply, unless otherwise noted.






## TYPICAL PERFORMANCE CURVES (cont)

$T_{A}=+25^{\circ} \mathrm{C}$, and $\pm 15 \mathrm{VDC}$ power supply, unless otherwise noted.


## THEORY OF OPERATION

The following discussion refers to the diagram on the first page.
In operation, approximately 6.3 V is applied to the noninverting input of op amp $A_{1}$ by zener diode $D_{z i}$. This voltage is amplified by $A_{1}$ to produce the 10.00 V output. The gain is determined by $R_{1}$ and $R_{2}: G=\left(R_{1}+R_{2}\right) / R_{1} . R_{1}$ and $R_{2}$ are actively laser-trimmed to produce an exact 10.00 V output. The zener operating current is derived from the regulated output voltage through $\mathrm{R}_{3}$. This feedback arrangement provides closely regulated zener current. $R_{3}$ is actively laser-trimmed to set the zener current to a level which results in low drift at the output of $\mathrm{A}_{1} . \mathrm{R}_{4}$ allows usertrimming of the output voltage by providing for a small external adjustment of amplifier gain. Since the TCR of $\mathrm{R}_{4}$ closely matches the TCR of the gain setting resistors, the voltage trim has minimal effect on the drift of the reference.

## DISCUSSION OF PERFORMANCE

The REF10 is designed for applications requiring a precision voltage reference where both the initial value at room temperature and the drift over temperature are of importance to the user. Two basic methods of specifying voltage reference drift versus temperature are in common usage in the industry-the "butterfly method" and the "box method." The REF10 is specified with the more commonly used box method. The "box" is formed by the high and low specification temperatures and a diagonal, the slope of which is equal to the maximum specified drift.
For the REF10, each J and K unit is tested at temperatures of $0^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+50^{\circ} \mathrm{C}$, and $+70^{\circ} \mathrm{C}$. Each R and S unit is tested at $-55^{\circ} \mathrm{C},-25^{\circ} \mathrm{C}, 0^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+50^{\circ} \mathrm{C},+75^{\circ} \mathrm{C},+100^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$. The minimum and maximum test voltages must meet this condition:

$$
\left[\frac{\left(\mathrm{v}_{\text {OUT MAX }}-\mathrm{v}_{\text {OUT MIN }}\right) / 10 \mathrm{~V}}{\mathrm{~T}_{\text {HIGH }}-\mathrm{T}_{\text {LOW }}}\right] \times 10^{6} \leq \underset{\text { Specification }}{\text { Drift }}
$$

This assures the user that the variations of output voltage that occur as the temperature changes within the specification range, $\mathrm{T}_{\text {Low }}$ to $\mathrm{T}_{\text {HIGH }}$, will be contained within a box whose diagonal has a slope equal to the maximum specified drift. Since the shape of the actual drift curve is not known, the vertical position of the box is not exactly known either. It is, however, bounded by $\mathrm{V}_{\text {UPPER Bound }}$ and $\mathrm{V}_{\text {LOWER bound }}$ (see Figure 1).
Figure 1 uses the REF10KM as an example. It has a drift specification of $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum and a specification temperature range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$. The "box" height $\left(\mathrm{V}_{1}\right.$ to $\mathrm{V}_{2}$ ) is $700 \mu \mathrm{~V}$, and upper bound and lower bound voltages are a maximum of $700 \mu \mathrm{~V}$ away from the voltage at $+25^{\circ} \mathrm{C}$.


FIGURE 1. REF10KM Output Voltage Drift.

## INSTALLATION AND OPERATING INSTRUCTIONS

## BASIC CIRCUIT CONNECTION

Figure 2 shows the proper connection of the REF10. To achieve the specified performance, pay careful attention to layout. A low resistance star configuration will reduce voltage errors, noise pickup, and noise coupled from the power supply. Commons should be connected as indicated being sure to minimize interconnection resistances.


FIGURE 2. REF10 Installation.

## OPTIONAL OUTPUT VOLTAGE ADJUSTMENT

Optional output voltage adjustment circuits are shown in Figures 3 and 4. Trimming the output voltage will change the voltage drift by approximately $0.01 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ per mV of trimmed voltage. In the circuit in Figure 3, any mismatch in TCR between the two sections of the potentiometer will also
= $=3$
Burr-Brown IC Data Book-Linear Products
affect drift, but the effect of the $\triangle \mathrm{TCR}$ is reduced by a factor of 40 by the internal resistor divider. A high quality potentiometer with good mechanical stability, such as a cermet, should be used. The circuit in Figure 3 has a range of approximately +250 mV to -100 mV . The circuit in Figure 4 has less range but provides higher resolution. The mismatch in TCR between $\mathrm{R}_{\mathrm{s}}$ and the internal resistors can introduce some slight drift. This effect is minimized if $R_{s}$ is kept significantly larger than the $156 \mathrm{k} \Omega$ internal resistor. A TCR of $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ is normally sufficient.


FIGURE 3. REF10 Optional Output Voltage Adjust.


FIGURE 4. REF10 Optional Output Voltage Fine Adjust.

## APPLICATION INFORMATION

High accuracy, extremely-low drift, and small size make the REF10 ideal for demanding instrumentation and system voltage reference applications. Since no heater is required, low power supply current designs are readily achievable. Also the REF10 has lower output noise and much faster warm-up times than heated references, permitting high precision without extra power or additional supplies. It should be considered that operating any integrated circuit at an elevated temperature will reduce its MTTF.

A variety of application circuits are shown in Figures 5 through 11.


FIGURE 5. Precision Reference with Filtering.


FIGURE 6. $\pm 10 \mathrm{~V}$ Reference.


FIGURE 7. Positive Precision Current Source.


FIGURE 8. Stacked References.



FIGURE $10 .+5 \mathrm{~V}$ and +10 V Reference.


FIGURE 11. +10 V Reference with Output Current Boost Using a Resistor to Drive a $600 \Omega$ Bridge.

FIGURE 9. $\pm 5$ V Reference.

REF101

## Precision VOLTAGE REFERENCE

## FEATURES

- +10.00V OUTPUT
- HIGH ACCURACY: $\pm 0.005 \mathrm{~V}$
- VERY LOW DRIFT: 1ppm $/{ }^{\circ} \mathrm{C}$ max
- EXCELLENT STABILITY: 50ppm/1000hrs
- LOW NOISE: $6 \mu \mathrm{Vp}$-p typ, 0.1 Hz to 10 Hz
- WIDE SUPPLY RANGE: Up to 35V
- LOW QUIESCENT CURRENT: 6mA max
- USEFUL MATCHED RESISTOR PAIR INCLUDED


## DESCRIPTION

The REF101 is a precision voltage reference which provides a +10.00 V output. The drift is laser-trimmed to $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max$ (KM grade) over the full specification range. This is in contrast to some references which guarantee drift over a limited portion of their specification temperature range. The REF101 achieves its precision without a heater. This results in low quiescent current ( 4.5 mA typ), fast warm-up ( 1 ms to $0.1 \%$ ), excellent stability ( $50 \mathrm{ppm} / 1000 \mathrm{hrs}$ typ), and low noise $(25 \mu \mathrm{Vp}-\mathrm{p} \max , 0.1 \mathrm{~Hz}$ to 10 Hz ).
The output can be adjusted with minimal effect on drift or stability. Additionally, the REF101 contains a matched pair of user-accessible precision $20 \mathrm{k} \Omega$ resistors which are useful in a variety of applications. Single supply operation over 13.5 V to 35 V supply range and excellent overall specifications make the REF101 an ideal choice for the most demanding applications such as precision system standards, D/A and $A / D$ references, transducer excitation etc.

## APPLICATIONS

## - PRECISION CALIBRATED VOLTAGE STANDARD <br> - TRANSDUCER EXCITATION <br> - D/A AND A/D CONVERTER REFERENCE <br> - PRECISION CURRENT REFERENCE <br> - ACCURATE COMPARATOR THRESHOLD REFERENCE <br> - DIGITAL VOLTMETERS <br> - TEST EQUIPMENT



# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and +15 VDC power supply, unless otherwise noted.

| PARAMETER | CONDITIONS | REF101JM, KM, RM, SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OUTPUT VOLTAGE <br> Initial <br> Trim Range ${ }^{(1)}$ <br> vs Temperature ${ }^{(2)}$ <br> KM <br> JM <br> SM <br> RM <br> vs Supply (line regulation) <br> vs Output Current (load regulation) <br> vs Time | $\begin{gathered} T_{A}=+25^{\circ} \mathrm{C} \\ \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=13.5 \text { to } 35 \mathrm{~V} \\ \mathrm{~L}_{\mathrm{L}}=0 \text { to } \pm 10 \mathrm{~mA} \\ \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} 9.995 \\ -0.100 \end{gathered}$ | $\begin{gathered} 10.000 \\ \\ 0.001 \\ 0.001 \\ 50 \end{gathered}$ | $\begin{gathered} 10.005 \\ +0.250 \\ 1 \\ 2 \\ 3 \\ 6 \\ 0.002 \\ \\ 0.002 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% / \mathrm{V} \\ \\ \% / \mathrm{mA} \\ \mathrm{ppm} / 1000 \mathrm{hrs} \end{gathered}$ |
| NOISE | 0.1 Hz to 10 Hz |  | 6 | 25 | $\mu \mathrm{Vp}$-p |
| OUTPUT CURRENT | Source or Sink | $\pm 10$ |  |  | mA |
| INPUT VOLTAGE RANGE |  | 13.5 |  | 35 | V |
| QUIESCENT CURRENT | $\mathrm{l}_{\text {OUT }}=0$ |  | 4.5 | 6 | mA |
| WARM-UP TIME | To 0.1\% |  | 10 |  | $\mu \mathrm{s}$ |
| UNCOMMITTED RESISTORS <br> Resistance <br> Match <br> TCR <br> TCR Tracking |  |  | $\begin{gathered} 20 \\ \pm 0.01 \\ 50 \\ 2 \\ \hline \end{gathered}$ | $\pm 0.05$ | $\begin{gathered} \mathrm{k} \Omega \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> JM, KM <br> RM, SM <br> Operating <br> JM, KM <br> RM, SM <br> Storage |  | $\begin{gathered} 0 \\ -55 \\ -25 \\ -55 \\ -55 \\ -65 \end{gathered}$ |  | $\begin{gathered} +70 \\ +125 \\ +85 \\ +85 \\ +125 \\ +125 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES : (1) Triming the offset voltage will affect the drift slightly. See Installation and Operating Instructions for details. (2) The "box method" is used to specify output voltage drift vs temperature. See the Discussion of Performance section.

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE | MAX DRIFT <br> (ppm/ ${ }^{\circ} \mathrm{C}$ ) |
| :---: | :---: | :---: | :---: |
| REF101JM | Metal TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 2 |
| REF101KM! | Meta! TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 1 |
| REF101RM | Metal TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6 |
| REF101SM | Metal TO- 99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 |

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| REF101JM | Metal TO-99 | 001 |
| REF101KM | Metal TO-99 | 001 |
| REF101RM | Metal TO-99 | 001 |
| REF101SM | Metal TO-99 | 001 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ABSOLUTE MAXIMUM RATINGS



PIN CONFIGURATION


NOISE TEST CIRCUIT


OPTIONAL OUTPUT VOLTAGE FINE ADJUSTMENT CIRCUIT


## TYPICAL PERFORMANCE CURVES

At $T_{A}=+25^{\circ} \mathrm{C}$ and +15 VDC power supply, unless otherwise noted.


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES (CONT)
At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and +15 VDC power supply, unless otherwise noted.





## REF101




## THEORY OF OPERATION

The following discussion refers to the diagram on the first page.
In operation, approximately 6.3 V is applied to the noninverting input of op amp $\mathrm{A}_{1}$ by zener diode DZ . This voltage is amplified by $A_{1}$ to produce the 10.00 V output. The gain is determined by $R_{1}$ and $R_{2}: G=\left(R_{1}+R_{2}\right) / R_{1}$. $R_{1}$ and $R_{2}$ are actively laser-trimmed to produce an exact 10.00 V output. The zener operating current is derived from the regulated output voltage through $\mathrm{R}_{3}$. This feedback arrangement provides closely regulated zener current. $\mathbf{R}_{3}$ is actively laser-trimmed to set the zener current to a level which results in low drift at the output of $A_{1}$. The adjustment of output voltage and zener current is interactive and several iterations may be used to achieve the desired results. $\mathrm{R}_{4}$ allows user-trimming of the output voltage by providing for a small external adjustment of amplifier gain. Since the TCR of $R_{4}$ closely matches the TCR of the gain setting resistors, the voltage trim has minimal effect on the drift of the reference.

## DISCUSSION OF PERFORMANCE

The REF101 is designed for applications requiring a precision voltage reference where both the initial value at room temperature and the drift over temperature are of importance to the user. Two basic methods of specifying voltage reference drift versus temperature are in common usage in the industry-the "butterfly method" and the "box method". Neither of these methods is entirely satisfactory in cases where the drift versus temperature is relatively nonlinear as is the case with most voltage references. The REF101 is specified with the more commonly used box method. The "box" is formed by the high and low specification temperatures and a diagonal, the slope of which is equal to the maximum specified drift.
For the REF101, each J and K unit is tested at temperatures of $0^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+50^{\circ} \mathrm{C}$, and $+70^{\circ} \mathrm{C}$, and each R and S unit is tested at $-55^{\circ} \mathrm{C},-25^{\circ} \mathrm{C}, 0^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+50^{\circ} \mathrm{C},+75^{\circ} \mathrm{C},+100^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$. The minimum and maximum test voltages must meet this condition.

$$
\left[\frac{\left(\mathrm{V}_{\text {out max }}-\mathrm{V}_{\text {out min }}\right) / 10 \mathrm{~V}}{\mathrm{~T}_{\text {HIGH }}-\mathrm{T}_{\text {LOW }}}\right] \times 10^{6} \leq \text { drift specification }
$$

This assures the user that the variations of output voltage that occur as the temperature changes within the specification range $\mathrm{T}_{\text {Low }}$ to $\mathrm{T}_{\text {HIGH }}$ will be contained within a box whose diagonal has a slope equal to the maximum specified drift. Since the shape of the actual drift curve is not known, the vertical position of the box is not exactly known either. It is, however, bounded by $\mathrm{V}_{\text {UPPER bound }}$ and $\mathrm{V}_{\text {LOwer bound }}$ (see Figure 1).
Figure 1 uses the REF101KM as an example. It has a drift specification of $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum and a specification
temperature range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$. The "box" height $\left(\mathrm{V}_{1}\right.$ to $\mathrm{V}_{2}$ ) is $700 \mu \mathrm{~V}$ and upper bound and lower bound voltages are a maximum of $700 \mu \mathrm{~V}$ away from the voltage at $+25^{\circ} \mathrm{C}$.


FIGURE 1. REF101KM Output Voltage Drift.

## INSTALLATION AND OPERATING INSTRUCTIONS

## BASIC CIRCUIT CONNECTION

Figure 2 shows the proper connection of the REF101. To achieve the specified performance, pay careful attention to layout. A low resistance star configuration will reduce voltage errors, noise pickup, and noise coupled from the power supply. Commons should be connected as indicated being sure to minimize interconnection resistances.


NOTES: (1) Lead resistance here of up to a few $\Omega$ s have negligible effect on performance. (2) A relatively constant current of approximately 2 mA at $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ flows in this lead. $1 \Omega$ in this lead would introduce about 2 mV error (adjustable to zero) with about $0.1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ drift at the output. (3) A resistance of $0.1 \Omega$ in series with these leads will cause a 1 mV error when the load current is at its maximum of 10 mA . This results in a $0.01 \%$ error of 10 V .

FIGURE 2. REF101 Basic Circuit Connection.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## OPTIONAL OUTPUT VOLTAGE ADJUSTMENT

Optional output voltage adjustment circuits are shown in Figures 3 and 4. Trimming the output voltage will change the voltage drift by approximately $0.01 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ per mV of trimmed voltage. In the circuit in Figure 3, any mismatch in TCR between the two sections of the potentiometer will also affect drift, but the effect of the $\triangle$ TCR is reduced by a factor of 40 by the internal resistor divider. A high quality potentiometer, with good mechanical stability, such as a cermet, should be used. The circuit in Figure 3 has a range of approximately +250 mV to -100 mV . The circuit in Figure 4 has less range but provides higher resolution. The mismatch in TCR between $\mathrm{R}_{S}$ and the internal resistors can introduce some slight drift. This effect is minimized if $R_{s}$ is kept significantly larger than the $165 \mathrm{k} \Omega$ internal resistor. A TCR of $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ is normally sufficient.


Maximum range $(+2.5 \%,-1 \%)$ and minimal degradation of drift.

FIGURE 3. REF101 Optional Output Voltage Adjustment.


FIGURE 4. REF101 Optional Output Voltage Fine Adjust.

## APPLICATION INFORMATION

High accuracy, extremely-low drift, and small size make the REF101 ideal for demanding instrumentation and system voltage reference applications. Since no heater is required, low power supply current designs are readily achievable. Also the REF101 has lower output noise and much faster warm-up times ( 1 ms to $0.1 \%$ ) than heated references, permitting high precision without extra power from additional supplies. It should be considered that operating any integrated circuit at an elevated temperature will reduce its MTTF.
A variety of application circuits are shown in Figures 5 through 19.


FIGURE 5. Precision Reference with Filtering.


FIGURE 6. $\pm 10 \mathrm{~V}$ Reference.


FIGURE 7. +10 V and +5 V Reference.


FIGURE 8. Stacked References.


FIGURE 9. Digitally-Controlled Bipolar Precision Reference.


FIGURE 10. +10V Reference with Boosted Output Current to 100 mA .


FIGURE 11. +10 V Reference with Input Voltage Boost for 48 V Operation.


FIGURE 12. Positive Precision 1mA Current Source.


FIGURE 13. 4 mA to 20 mA Precision Current Transmitter.


REFERENCES AND REGULATOR $\$ \quad \infty \quad$ REF101

For Immediate Assistance, Contact Your Local Salesperson



FIGURE 17. $\pm 5 \mathrm{~V}$ Reference.


FIGURE 18. +10 V and +20 V Reference.


FIGURE 19. Biploar Input Voltage-to-Frequency Converter.

## Precision VOLTAGE REFERENCE

## FEATURES

- +10V $\pm 0.0025 \mathrm{~V}$ OUTPUT
- VERY LOW DRIFT: 2.5ppm $/{ }^{\circ} \mathrm{C}$ max
- EXCELLENT STABILITY: 5ppm/1000hr typ
- EXCELLENT LINE REGULATION: 1ppm/V max
- EXCELLENT LOAD REGULATION: 10ppm/mA max
- LOW NOISE: $5 \mu \mathrm{Vp}-\mathrm{p}$ typ, 0.1 Hz to 10 Hz
- WIDE SUPPLY RANGE: 11.4VDC to 36VDC
- LOW QUIESCENT CURRENT: 1.4mA max
- PACKAGE OPTIONS: HERMETIC TO-99, PLASTIC DIP, SOIC


## DESCRIPTION

The REF102 is a precision 10 V voltage reterence. The drift is laser-trimmed to $2.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max ( CM grade) over the industrial temperature range and $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\max$ (SM grade) over the military temperature range. The REF102 achieves its precision without a heater. This results in low-power, fast warm-up, excellent stability, and low noise. The output voltage is extremely insensitive to both line and load variations and can be externally adjusted with minimal effect on drift and stability. Single supply operation from 11.4 V to 36 V and excellent overall specifications make the REF102 an ideal choice for demanding instrumentation and system reference applications.

## APPLICATIONS

- PRECISION-CALIBRATED VOLTAGE STANDARD
- D/A AND A/D CONVERTER REFERENCE
- PRECISION CURRENT REFERENCE
- ACCURATE COMPARATOR THRESHOLD REFERENCE
- DIGITAL VOLTMETERS
- TEST EQUIPMENT
- PC-BASED INSTRUMENTATION



## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ power supply unless otherwise noted.

| PARAMETER | CONDITIONS | REF102A, R |  |  | REF102B, S |  |  | REF102C, M |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OUTPUT VOLTAGE <br> Initial vs Temperature ${ }^{(1)}$ vs Supply <br> (Line Regulation) vs Output Current (Load Regulation) <br> vs Time <br> M Package <br> P, U Packages ${ }^{(2)}$ <br> Trim Range ${ }^{(3)}$ <br> Capacitive Load, max | $\begin{gathered} \mathrm{T}_{A}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{S}}=11.4 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ \mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA} \text { to }+10 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA} \text { to }-5 \mathrm{~mA} \\ \mathrm{~T}_{A}=25^{\circ} \end{gathered}$ | $9.99$ | $\begin{gathered} 5 \\ 20 \\ 1000 \end{gathered}$ | $\begin{gathered} 10.01 \\ 10 \\ 2 \\ \\ 20 \\ 40 \end{gathered}$ | $9.995$ |  | $\begin{gathered} 10.005 \\ 5 \\ 1 \\ \\ 10 \\ 20 \end{gathered}$ | $9.9975$ | * | $\begin{gathered} 10.0025 \\ 2.5 \\ \\ 1 \\ \\ 10 \\ 20 \end{gathered}$ | V $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\mathrm{ppm} / \mathrm{V}$ $\mathrm{ppm} / \mathrm{mA}$ $\mathrm{ppm} / \mathrm{mA}$ $\mathrm{ppm} / 1000 \mathrm{hr}$ $\mathrm{ppm} / 1000 \mathrm{hr}$ $\%$ pF |
| NOISE | $(0.1 \mathrm{~Hz}$ to 10 Hz$)$ |  | 5 |  |  | * |  |  | * |  | $\mu \mathrm{Vp-p}$ |
| OUTPUT CURRENT |  | +10,-5 |  |  | * |  |  | * |  |  | mA |
| INPUT VOLTAGE RANGE |  | +11.4 |  | +36 | * |  | * | * |  | * | V |
| QUIESCENT CURRENT | $\left(1_{\text {OUT }}=0\right)$ |  |  | +1.4 |  |  | * |  |  | * | mA |
| WARM-UP TIME ${ }^{(4)}$ | (To 0.1\%) |  | 15 |  |  | * |  |  | * |  | $\mu \mathrm{s}$ |
| TEMPERATURE RANGE <br> Specification REF102A, B, C REF102R, S |  | $\begin{aligned} & -25 \\ & -55 \end{aligned}$ |  | $\begin{gathered} +85 \\ +125 \end{gathered}$ | * |  | * | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Specifications same as REF102A/R.
NOTES: (1) The "box" method is used to specify output voltage drift vs temperature. See the Discussion of Performance section. (2) Typically $5 \mathrm{ppm} / 1000 \mathrm{hrs}$ after 168 hr powered stabilization. (3) Trimming the offset voltage affects drift slightly. See Installation and Operating Instructions for details. (4) With noise reduction pin floating. See Typical Performance Curves for details. without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

Or, Call Customer Service at 1-800-548-6132 (USA Only)
ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE | MAX INITIAL <br> ERROR (mV) | MAX DRIFT <br> (ppm/ $/ \mathrm{C})$ |
| :--- | :---: | :---: | :---: | :---: |
| REF102AU | 8-Pin SOIC | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 10$ | $\pm 10$ |
| REF102AP | 8-Pin Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| REF102BP | 8-Pin Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 10$ | $\pm 10$ |
| REF102AM | Metal TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 5$ | $\pm 5$ |
| REF102BM | Metal TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 10$ | $\pm 5$ |
| REF102CM | Metal TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 5$ |  |
| REF102RM | Metal TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 5$ |  |
| REF102SM | Metal TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 2.5$ | $\pm 2.5$ |

PIN CONFIGURATIONS


## ABSOLUTE MAXIMUM RATINGS



PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| REF102AU | 8-Pin SOIC | 182 |
| REF102AP | 8-Pin Plastic DIP | 006 |
| REF102BP | 8-Pin Plastic DIP | 006 |
| REF102AM | Metal-TO-99 | 001 |
| REF102BM | Metal-TO-99 | 001 |
| REF102CM | Metal-TO-99 | 001 |
| REF102RM | Metal-TO-99 | 001 |
| REF102SM | Metal-TO-99 | 001 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.


REF102 DIE TOPOGRAPHY

| PAD | FUNCTION |
| :---: | :---: |
| 2 | $V_{\text {CC }}$ |
| $3 A$ | NC |
| 3B | NC |
| $3 C$ | NC |
| $4 A$ | Common (Sense) |
| $4 B$ | Common (Force) |
| 5 | Trim |
| $6 A$ | $V_{\text {OUT }}$ |
| $6 B$ | $V_{\text {OUT }}$ (Feedback) |
| 8 | Noise Reduction |

Substrate Bias: $-V_{C C}$.
MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $55 \times 75 \pm 5$ | $1.40 \times 1.91 \pm 13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing | Gold |  |

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ unless otherwise noted.




TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ unless otherwise noted.




Low Frequency Noise (1s /div)
(See Noise Test Circuit)

## THEORY OF OPERATION

Refer to the diagram on the first page of this data sheet. The 10 V output is derived from a compensated buried zener diode $\mathrm{DZ}_{1}$, op amp $\mathrm{A}_{1}$, and resistor network $\mathrm{R}_{1}-\mathrm{R}_{6}$.
Approximately 8.2 V is applied to the non-inverting input of $A_{1}$ by $D Z_{1} . R_{1}, R_{2}$, and $R_{3}$ are laser-trimmed to produce an exact 10 V output. The zener bias current is established from the regulated output voltage through $\mathrm{R}_{4} \cdot \mathrm{R}_{5}$ allows usertrimming of the output voltage by providing for small external adjustment of the amplifier gain. Because the TCR of $R_{5}$ closely matches the TCR of $R_{1}, R_{2}$ and $R_{3}$, the voltage trim has minimal effect on the reference drift. The output voltage noise of the REF102 is dominated by the noise of the zener diode. A capacitor can be connected between the Noise Reduction pin and ground to form a low-pass filter with $R_{6}$ and roll off the high-frequency noise of the zener.

## DISCUSSION <br> OF PERFORMANCE

The REF102 is designed for applications requiring a precision voltage reference where both the initial value at room temperature and the drift over temperature are of importance to the user. Two basic methods of specifying voltage reference drift versus temperature are in common usage in the industry-the "butterfly method" and the "box method." The REF102 is specified with the more commonly used "box method." The "box" is formed by the high and low specification temperatures and a diagonal, the slope of which is equal to the maximum specified drift.
Since the shape of the actual drift curve is not known, the vertical position of the box is not exactly known either. It is, however, bounded by $\mathrm{V}_{\text {UPPER bound }}$ and $\mathrm{V}_{\text {Lower bound }}$ (see Figure 1). Figure 1 uses the REF102CM as an example. It has a drift specification of $2.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum and a specification temperature range of $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The "box" height, $\mathrm{V}_{1}$ to $\mathrm{V}_{2}$, is 2.75 mV .


FIGURE 1. REF102CM Output Voltage Drift.

INSTALLATION AND OPERATING INSTRUCTIONS

## BASIC CIRCUIT CONNECTION

Figure 2 shows the proper connection of the REF102. To achieve the specified performance, pay careful attention to layout. A low resistance star configuration will reduce voltage errors, noise pickup, and noise coupled from the powersupply. Commons should be connected as indicated being sure to minimize interconnection resistances.


NOTES: (1) Lead resistances here of up to a few ohms have negligible effect on performance. (2) A resistance of $0.1 \Omega$ in series with these leads will cause a 1 mV error when the load current is at its maximum of 10 mA . This results in a $0.01 \%$ error of 10 V .

FIGURE 2. REF102 Installation.

## OPTIONAL OUTPUT VOLTAGE ADJUSTMENT

Optional output voltage adjustment circuits are shown in Figures 3 and 4. Trimming the output voltage will change the voltage drift by approximately $0.008 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ per mV of trimmed voltage. In the circuit in Figure 3, any mismatch in TCR between the two sections of the potentiometer will also affect drift, but the effect of the $\triangle T C R$ is reduced by a factor of five by the internal resistor divider. A high quality potentiometer, with good mechanical stability, such as a cermet, should be used. The circuit in Figure 3 has a minimum trim range of $\pm 300 \mathrm{mV}$. The circuit in Figure 4 has less range but provides higher resolution. The mismatch in TCR between $\mathrm{R}_{\mathrm{s}}$ and the internal resistors can introduce some slight drift. This effect is minimized if $R_{s}$ is kept significantly larger than the $50 \mathrm{k} \Omega$ internal resistor. A TCR of $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ is normally sufficient.


FIGURE 3. REF102 Optional Output Voltage Adjust.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 4. REF102 Optional Output Voltage Fine Adjust.

## OPTIONAL NOISE REDUCTION

The high-frequency noise of the REF102 is dominated by the zener diode noise. This noise can be greatly reduced by connecting a capacitor between the Noise Reduction pin and ground. The capacitor forms a low pass filter with $\mathrm{R}_{6}$ (refer to the figure on the first page of the data sheet) and attenuates the high-frequency noise generated by the zener. Figure 5 shows the effect of a $1 \mu \mathrm{~F}$ noise reduction capacitor on the high frequency noise of the REF102. $\mathrm{R}_{6}$ is typically $7 \mathrm{k} \Omega$ so the filter has a -3 dB frequency of about 22 Hz . The result is a reduction in noise from about $800 \mu \mathrm{Vp}$-p to under $200 \mu$ Vp -p. If further noise reduction is required, use the circuit in Figure 14.


FIGURE 5. Effect of $1 \mu$ F Noise Reduction Capacitor on Broadband Noise ( $\mathrm{f}_{-3 \mathrm{~dB}}=1 \mathrm{MHz}$ ).

APPLICATIONS INFORMATION
High accuracy, extremely low drift, outstanding stability, and low cost make the REF102 an ideal choice for all instrumentation and system reference applications. Figures 6 through 14 show a variety of useful application circuits.


FIGURE 6. -10V Reference Using a) Resistor or b) OPA27.

For Immediate Assistance, Conitaci Your Local Salesperson


FIGURE 7. +10 V Reference With Output Current Boosted to: a) $\pm 20 \mathrm{~mA}, \mathrm{~b})+100 \mathrm{~mA}$, and c) $I_{L(T Y P)}+10 \mathrm{~mA},-5 \mathrm{~A}$.


FIGURE 8. Strain Gauge Conditioner for $350 \Omega$ Bridge.


FIGURE 9. $\pm 10 \mathrm{~V}$ Reference.


NOTES: (1) REF102s can be stacked to obtain voltages in multiples of 10 V . (2) The supply voltage should be between $10 n+1.4$ and $10 n+26$ where $n$ is the number of REF102s. (3) Output current of each REF102 must not exceed its rated output current of $+10,-5 \mathrm{~mA}$. This includes the current delivered to the lower REF102.

FIGURE 11. Stacked References.


FIGURE 12. $\pm 5 \mathrm{~V}$ Reference.


FIGURE 13. +5 V and +10 V Reference.


FIGURE 14. Precision Voltage Reference with Extremely Low Noise.

## REF102

EB

## DUAL CURRENT SOURCE/CURRENT SINK

## FEATURES

- COMPLETELY FLOATING:

No Power Supply or Ground Connections

- HIGH ACCURACY: $100 \mu \mathrm{~A} \pm 0.5 \%$
- LOW TEMPERATURE COEFFICIENT: $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
- WIDE VOLTAGE COMPLIANCE: 2.5 V to 40 V
- ALSO INCLUDES CURRENT MIRROR


## DESCRIPTION

The REF200 combines three circuit building-blocks on a single monolithic chip-two $100 \mu \mathrm{~A}$ current sources and a current mirror. The sections are dielectrically isolated, making them completely independent. Also, since the current sources are two-terminal devices, they can be used equally well as current sinks. The performance of each section is individually measured and laser-trimmed to achieve high accuracy at low cost.
The sections can be pin-strapped for currents of $50 \mu \mathrm{~A}$, $100 \mu \mathrm{~A}, 200 \mu \mathrm{~A}, 300 \mu \mathrm{~A}$ or $400 \mu \mathrm{~A}$. External circuitry can be used to obtain virtually any current. These and many other circuit techniques are shown in the Applications section of this Data Sheet.
The REF200 is available in plastic 8-pin mini-DIP and SOIC packages.

## APPLICATIONS

- SENSOR EXCITATION
- BIASING CIRCUITRY
- OFFSETTING CURRENT LOOPS
- LOW Voltage references
- CHARGE-PUMP CIRCUITRY
- HYBRID MICROCIRCUITS



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITION | REF200AP, AU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| CURRENT SOURCES <br> Current Accuracy <br> Current Match <br> Temperature Drift <br> Output Impedance <br> Noise <br> Voltage Compliance (1\%) <br> Capacitance | $\begin{gathered} \text { Specified Temp Range } \\ 2.5 \mathrm{~V} \text { to } 40 \mathrm{~V} \\ 3.5 \mathrm{~V} \text { to } 30 \mathrm{~V} \\ \mathrm{BW}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ f=10 \mathrm{kHz} \\ \mathrm{~T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \end{gathered}$ | $\begin{gathered} 20 \\ 200 \end{gathered}$ | $\pm 0.25$ $\pm 0.25$ 25 100 500 1 20 See Curves 10 | $\begin{aligned} & \pm 1 \\ & \pm 1 \end{aligned}$ | \% \% $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ M $\Omega$ $M \Omega$ nAp-p $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> pF |
| CURRENT MIRROR <br> Gain <br> Temperature Drift <br> Impedance (output) <br> Nonlinearity <br> Input Voltage <br> Output Compliance Voltage <br> Frequency Response ( -3 dB ) | I $=100 \mu \mathrm{~A}$ Unless Otherwise Noted <br> 2 V to 40 V $\mathrm{I}=0 \mu \mathrm{~A}$ to $250 \mu \mathrm{~A}$ <br> Transfer | 0.995 40 | 1 25 100 0.05 1.4 See Curves 5 | 1.005 | $\begin{gathered} \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{M} \Omega \\ \% \\ \mathrm{~V} \\ \mathrm{MHz} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification Operating Storage |  | $\begin{aligned} & -25 \\ & -40 \\ & -40 \end{aligned}$ |  | $\begin{array}{r} +85 \\ +85 \\ +125 \end{array}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

## PIN CONFIGURATION



ORDERING INFORMATION

| MODEL | (1) | TEMPERATURE <br> PACKAGE |
| :--- | :---: | :---: |

NOTE: (1) Grade designation " $A$ " may not be marked. Absence of grade designation indicates A grade.

## ABSOLUTE MAXIMUM RATINGS

| Applied Voltage ............................................................ 6 V to +40V |  |
| :---: | :---: |
| Reverse Current ................................................................. -350رA |  |
| Voltage Between Any Two Sections .......................................... $\pm 80 \mathrm{~V}$ |  |
| Operating Temperature ............................................. $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Storage Temperature .............................................. $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering, 10s) ............................................. $+300^{\circ} \mathrm{C}$ <br> (SOIC 3s) $\qquad$ $+260^{\circ} \mathrm{C}$ |  |
|  |  |

## PACKAGE INFORMATION ${ }^{(1)}$

|  |  | PACKAGF DRAWING |
| :--- | :---: | :---: |
| MODEL | PACKAGE | NUMBER |
| REF200AP | 8-Pin Plastic DIP | 006 |
| REF200AU | 8-Pin SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant

For Immediate Assistance, Contact Your Local Salesperson
DICE INFORMATION


| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{I}_{1}$ Low | 6 | Substrate |
| 2 | $\mathrm{I}_{2}$ Low | 7 A | $\mathrm{I}_{2}$ High |
| 3 | Mirror Common | 7 B | $\mathrm{I}_{2}$ High |
| 4 | Mirror Output | 8 A | $\mathrm{I}_{1}$ High |
| 5 | Mirror Input | 8 B | $\mathrm{I}_{1}$ High |

Substrate Bias: $-\mathrm{V}_{\mathrm{Cc}}$.

MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $48 \times 72 \pm 5$ | $1.22 \times 1.83 \pm 13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Backing | None |  |

## REF200 DIE TOPOGRAPHY

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ unless otherwise noted.

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ unless otherwise noted.




REFERENCES AND REGULATORS

## APPLICATIONS INFORMATION

The three circuit sections of the REF200 are electrically isolated from one another using a dielectrically isolated fabrication process. A substrate connection is provided (pin 6 ), which is isolated from all circuitry. This pin should be connected to a defined circuit potential to assure rated DC performance. The preferred connection is to the most negative constant potential in your system. In most analog systems this would be $-V_{s}$. For best AC performance, leave pin 6 open and leave unused sections unconnected.
Drift performance is specified by the "box method," as illustrated in the Current vs Temperature plot of the typical performance curves. The upper and lower current extremes measured over temperature define the top and bottom of the box. The sides are determined by the specified temperature range of the device. The drift of the unit is the slope of the diagonal-typically $25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ from $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
If the current sources are subjected to reverse voltage, a protection diode may be required. A reverse voltage circuit model of the REF200 is shown in the Reverse Current vs Reverse Voltage curve. If reverse voltage is limited to less than 6 V or reverse current is limited to less than $350 \mu \mathrm{~A}$, no protection circuitry is required. A parallel diode (Figure 2a) will protect the device by limiting the reverse voltage across the current source to approximately 0.7 V . In some applications, a series diode may be preferable (Figure 2b) because it allows no reverse current. This will, however, reduce the compliance voltage range by one diode drop.
Applications for the REF200 are limitless. Application guide AN-165 shows additional REF200 circuits as well as other related current source techniques. A collection of circuits is shown to illustrate some techniques. Also, see AN-165A.


FIGURE 1. Simplified Circuit Diagram.


FIGURE 2. Reverse Voltage Protection.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 3. $50 \mu \mathrm{~A}$ Current Source.


FIGURE 4. $200 \mu \mathrm{~A}, 300 \mu \mathrm{~A}$, and $400 \mu \mathrm{~A}$ Floating Current Sources.


FIGURE 5. $50 \mu \mathrm{~A}$ Current Sinks.


FIGURE 6. Improved Low-Voltage Compliance.


FIGURE 7. $100 \mu \mathrm{~A}$ Current Source-80V Compliance.


FIGURE 8. FET Cascode Circuits.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



NOTE: (1) For N Op Amps, use Potentiometer Resistance $=\mathrm{N} \cdot 100 \Omega$.

FIGURE 9. Op Amp Offset Adjustment Circuits.

(a)
NOTE: (1) Burr Brown ${ }^{\circledR}$ OPA602 or OPA128

## ES

| $\mathbf{R}_{\mathbf{1}}$ | $\mathbf{R}_{\mathbf{2}}$ | $\mathbf{I}_{\text {out }}$ |
| :---: | :---: | :---: |
| $100 \Omega$ | $10 \mathrm{M} \Omega$ | 1 nA |
| $10 \mathrm{k} \Omega$ | $1 \mathrm{M} \Omega$ | $1 \mu \mathrm{~A}$ |
| $10 \mathrm{k} \Omega$ | $1 \mathrm{k} \Omega$ | 1 mA |$\rightarrow$ Use OPA128

(b)

FEATURES:
(1) Zero volts shunt compliance.
(2) Adjustable only to values above reference value.

NOTE:
Current source/sink swing to the "Load Return" rail is limited only by the op amp's input common mode range and output swing capability. Voltage drop across " R " can be tailored for any amplifier to allow swing to zero volts from rail.

EXAMPLES

| $\mathbf{R}$ | $\mathbf{N R}$ | $\mathbf{I}_{\text {out }}$ |
| :---: | :---: | :---: |
| $1 \mathrm{k} \Omega$ | $4 \mathrm{k} \Omega$ | $500 \mu \mathrm{~A}$ |
| $1 \mathrm{k} \Omega$ | $9 \mathrm{k} \Omega$ | 1 mA |
| $100 \mathrm{k} \Omega$ | $9.9 \mathrm{k} \Omega$ | 10 mA |

(c)

(d)

(e)

FIGURE 10. Adjustable CurrentSources.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 11. RTD Excitation With Three Wire Lead Resistance Compensation.


Frequency $=1 / 4 \mathrm{RC}(\mathrm{Hz})$
Frequency $=25 / \mathrm{C}(\mathrm{Hz})$
( C is in $\mu \mathrm{F}$ and $\mathrm{R}=10 \mathrm{k} \Omega$ )


FIGURE 12. Precision Triangle Waveform Generator.


FIGURE 13. Precision Duty-Cycle Modulator.


FIGURE 14. Low Noise Current Sink.

ecision Duty-Cycle Modulator.

FIGURE 15. Low Noise Current Sink with Compliance
Below Ground. Below Ground.


Bew Groun.

(a) Regulation ( 15 V to $30 \mathrm{~V}=0.00003 \% / \mathrm{V}(10 \mathrm{G} \Omega$ )

(a) Regulation ( 15 V to $30 \mathrm{~V}=0.000025 \% / \mathrm{V}(10 \mathrm{G} \Omega)$

FIGURE 16. Floating $300 \mu \mathrm{~A}$ and $400 \mu \mathrm{~A}$ Cascoded Current Sources.


FIGURE 17. Rate Limiter.


FIGURE 18. 25mA Floating Current Source.

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 19. Dead-Band Circuit.


FIGURE 20. Double Dead-Band Circuit.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 21. Low-Voltage Reference.


FIGURE 22. Voltage Reference.


REF200


FIGURE 24. Limiting Circuit.
FIGURE 23. Bipolar Limiting Circuit.

For Immediate Assistance, Contact Your Local Salesperson
 (2) Programs center of threshold voltage. (3) Programs window voltage.

FIGURE 25. Window Comparator.


FIGURE 26. Instrumentation Amplifier with Compliance to $-\mathrm{V}_{\mathrm{S}}$.

### 1.2V and 2.5V Micropower VOLTAGE REFERENCE

## FEATURES

- INITIAL ACCURACY:

REF1004-1.2 $\pm 4 \mathrm{mV}$
REF1004-2.5 $\pm 20 \mathrm{mV}$

- MINIMUM OPERATING CURRENT: REF1004-1.2 10 $\mu \mathrm{A}$
REF1004-2.5 20 $\mu \mathrm{A}$
- EXCELLENT LONG TERM TEMPERATURE STABILITY
- VERY LOW DYNAMIC IMPEDANCE
- OPERATES UP TO 20 mA
- PACKAGE: 8-Lead SOIC


## APPLICATIONS

- BATTERY POWERED TEST EQUIPMENT
- PORTABLE MEDICAL INETSTRUUNEENTTATIONN
- PORTABLE COMMUNICATIONS DEVICES
- A/D AND D/A CONVERTERS
- NOTEBOOK AND PALMTOP COMPUTERS


## DESCRIPTION

The REF1004-1.2 and REF1004-2.5 are two terminal bandgap reference diodes designed for high accuracy with outstanding temperature characteristics at low operating currents. Prior to the introduction of the REF1004 Micropower Voltage References, accuracy and stability specifications could only be attained by expensive screening of standard devices. The REF1004 is a cost effective solution when reference voltage accuracy, low power, and long term temperature stability are required.
REF1004 is a drop-in replacement for the LT1004 as well as an upgraded replacement of the LM185/385 series references. The REF1004C is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ and the REF1004I is characterized for operation from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
The REF1004 is offered in an 8-lead Plastic SOIC package and sinipped in anti-staiic railis oi tape ẫủ reel.


International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | REF1004-1.2 |  |  | REF1004-2.5 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| REFERENCE VOLTAGE REF1004C ${ }^{(1)}$ REF1004\|(2) | $\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}$ | $\begin{aligned} & 1.231 \\ & 1.229 \\ & 1.225 \end{aligned}$ | $\begin{aligned} & 1.235 \\ & 1.235 \\ & 1.235 \end{aligned}$ | $\begin{aligned} & 1.239 \\ & 1.239 \\ & 1.239 \end{aligned}$ | $\begin{aligned} & 2.490 \\ & 2.487 \\ & 2.480 \end{aligned}$ | $\begin{aligned} & 2.500 \\ & 2.500 \\ & 2.500 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.511 \\ & 2.511 \\ & 2.511 \end{aligned}$ | V |
| AVERAGE TEMPERATURE COEFFICIENT | $\mathrm{I}_{\text {MIN }} \leq \mathrm{I}_{\mathrm{R}} \leq 20 \mathrm{~mA}$ |  | 20 |  |  | 20 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| MINIMUM OPERATION CURRENT ${ }^{(3)}$ |  |  | 8 | 10 |  | 12 | 20 | $\mu \mathrm{A}$ |
| REVERSE BREAKDOWN VOLTAGE CHANGE WITH CURRENT | $\begin{aligned} & I_{\text {MIN }} \leq I_{\mathrm{R}} \leq 1 \mathrm{~mA} \\ & 1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{R}} \leq 20 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{gathered} 1 \\ 1.5^{(3)} \\ 10 \\ 20^{(3)} \end{gathered}$ |  |  | $\begin{gathered} 1 \\ 1.5^{(3)} \\ 10 \\ 20^{(3)} \end{gathered}$ | mV |
| REVERSE DYNAMIC IMPEDANCE ${ }^{(3)}$ | $I_{R}=100 \mu \mathrm{~A}$ |  | 0.2 | 0.6 |  | 0.2 | 0.6 | $\Omega$ |
| WIDE BAND NOISE (RMS) $10 \mathrm{~Hz} \leq \mathrm{I}_{\mathrm{R}} \leq 10 \mathrm{kHz}$ | $\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}$ |  | 60 |  |  | 120 |  | $\mu \mathrm{V}$ |
| LONG TERM STABILITY $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \pm 0.1^{\circ} \mathrm{C}$ | $\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}$ |  | 20 |  |  | 20 |  | ppm/KHr |

NOTES: (1) This specification applies over the full operating temperature range of $0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}$. (2) This specification applies over the full operating temperature range of $40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$. (3) Denotes the specifications which apply over the full operating temperature range.

## ORDERING INFORMATION

| MODEL | $\mathbf{T}_{\mathbf{A}}$ | $\mathbf{V}_{\mathbf{z}}$ | PACKAGE |
| :--- | :---: | :---: | :---: |
| REF1004C-1.2 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 1.2 V | 8-Lead SOIC |
| REF1004C-2.5 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 2.5 V | 8-Lead SOIC |
| REF1004I-1.2 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.2 V | 8-Lead SOIC |
| REF1004I-2.5 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.5 V | 8-Lead SOIC |

NOTE: Available in Tape and Reel, Add -TR to Model Number.

## ABSOLUTE MAXIMUM RATINGS



## ORDERING INFORMATION

| MODEL | PART MARKING |
| :--- | :---: |
| REF1004C-1.2 | BBREF0412 |
| REF1004C-2.5 | BBREF0425 |
| REF1004I-1.2 | BBREF0412 |
| REF1004I-2.5 | BBREF0425 |

## PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| REF1004C-1.2 | 8-Pin SOIC | 182 |
| REF1004C-2.5 | 8-Pin SOIC | 182 |
| REF1004I-1.2 | 8-Pin SOIC | 182 |
| REF1004I-2.5 | 8-Pin SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES 1.2V
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.





## REF1004




## TYPICAL PERFORMANCE CURVES 1.2 V (cont)

$T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.




## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVES 2.5V
$T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.







## For Immediate Assistance, Contact Your Local Salesperson

TYPICAL PERFORMANCE CURVES 2.5 V (CONT)
$T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.




Or, Call Customer Service at 1-800-548-6132 (USA Only)


FIGURE 1. Low-Noise Reference.


FIGURE 2. Micropower Reference from 9V Battery.


FIGURE 3. 1.2V Reference from 1.5V Battery.


FIGURE 4. 2.5V Reference.


NOTE: (1) $R_{1}$ sets trip point, $60.4 \mathrm{k} \Omega$ per cell for 1.8 V per cell.

FIGURE 5. Lead-Acid Low-Battery-Voltage Detector.

# For Immediate Assistance, Contact Your Local Salesperson 

REG1117

## 800mA Low Dropout Positive Regulator 2.85V, 3V, 3.3V, 5V, and Adjustable

## FEATURES

- 2.85V, 3V, 3.3V, 5V, and ADJUSTABLE VERSIONS
- 2.85V MODEL FOR SCSI-2 ACTIVE TERMINATION
- OUTPUT CURRENT: 800mA max
- OUTPUT TOLERANCE: $\pm 1 \%$ max
- TOTAL OUTPUT VARIATION: $\pm 2 \%$
- 1.2V max DROPOUT VOLTAGE AT $I_{0}=800 \mathrm{~mA}$
- INTERNAL CURRENT LIMIT
- THERMAL OVERLOAD PROTECTION
- SOT-223 SURFACE MOUNT PACKAGE


## DESCRIPTION

The REG1117 is a family of three-terminal voltage regulators capable of up to 800 mA output. Fixed output models include $2.85 \mathrm{~V}, 3 \mathrm{~V}, 3.3 \mathrm{~V}$ and 5 V versions. Output voltage of the adjustable version is set with two external resistors. The REG1117's low dropout voltage allows its use with as little as 1 V input-output voltage differential.

Laser trimming assures excellent output voltage accuracy without adjustment. An NPN output stage allows output stage drive to contribute to the load current for maximum efficiency.
REG1117 is packaged in an SOT-223 surfacemount package, suitable for reflow soldering techniques.

## APPLICATIONS

- SCSI-2 ACTIVE TERMINATION
- HAND-HELD DATA COLLECTION DEVICES
- HIGH EFFICIENCY LINEAR REGULATORS
- 5V LINEAR REGULATORS
- BATTERY POWERED INSTRUMENTATION
- BATTERY MANAGEMENT CIRCUITS FOR NOTEBOOK AND PALMTOP PCs


SPECIFICATIONS
$\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT VOLTAGE <br> REG1117-2.85 <br> REG1117-3 <br> REG1117-3.3 <br> REG1117-5 <br> REFERENCE VOLTAGE <br> REG1117 (Adjustable) | Note 1 <br> Note 1 <br> Note 1 <br> Note 1 <br> Note 1 | $\begin{gathered} \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathbb{N}}=4.85 \mathrm{~V} \\ \mathrm{I}_{\mathrm{O}}=0 \text { to } 800 \mathrm{~mA}, \mathrm{~V}_{\mathbb{N}}=4.05 \text { to } 10 \mathrm{~V} \\ \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathbb{I N}}=5 \mathrm{~V} \\ \mathrm{I}_{\mathrm{O}}=0 \text { to } 800 \mathrm{~mA}, V_{\mathbb{I N}}=4.5 \text { to } 10 \mathrm{~V} \\ \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}, V_{\mathbb{I N}}=5.3 \mathrm{~V} \\ \mathrm{I}_{\mathrm{O}}=0 \text { to } 800 \mathrm{~mA}, V_{\mathbb{I N}}=4.8 \text { to } 10 \mathrm{~V} \\ \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}, V_{\mathbb{N}}=7 \mathrm{~V} \\ \mathrm{I}_{\mathrm{O}}=0 \text { to } 800 \mathrm{~mA}, V_{\mathbb{I N}}=6.5 \text { to } 10 \mathrm{~V} \\ \\ \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}, V_{\mathbb{N}}=3.25 \mathrm{~V} \\ \mathrm{I}_{\mathrm{O}}=10 \text { to } 800 \mathrm{~mA}, V_{\mathbb{N}}-V_{0}=1.4 \text { to } 10 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 2.82 \\ & 2.79 \\ & 2.97 \\ & 2.94 \\ & 3.27 \\ & 3.24 \\ & 4.95 \\ & 4.90 \\ & \\ & 1.238 \\ & 1.225 \end{aligned}$ | $\begin{aligned} & 2.85 \\ & 2.85 \\ & 3.00 \\ & 3.00 \\ & 3.30 \\ & 3.30 \\ & 5.00 \\ & 5.00 \\ & \\ & 1.250 \\ & 1.250 \end{aligned}$ | $\begin{aligned} & 2.88 \\ & 2.91 \\ & 3.03 \\ & 3.06 \\ & 3.33 \\ & 3.36 \\ & 5.05 \\ & 5.10 \\ & \\ & 1.262 \\ & 1.280 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
|  | Note 1 <br> Note 1 <br> Note 1 <br> Note 1 <br> Note 1 | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=0, \mathrm{~V}_{\mathbb{I N}}=4.25 \text { to } 10 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=0, \mathrm{~V}_{\mathbb{I N}}=4.5 \text { to } 10 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=0, \mathrm{~V}_{\text {IN }}=4.8 \text { to } 10 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=0, \mathrm{~V}_{\text {IN }}=6.5 \text { to } 15 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathbb{N}}-\mathrm{V}_{\mathrm{O}}=1.5 \text { to } 13.75 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 1 \\ 2 \\ 2 \\ 2 \\ 3 \\ 0.1 \\ \hline \end{gathered}$ | $\begin{gathered} 7 \\ 7 \\ 7 \\ 10 \\ 0.4 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mathrm{mV} \\ \mathrm{mV} \\ \mathrm{mV} \\ \% \end{gathered}$ |
| LOAD REGULATION <br> REG1117-2.85 <br> REG1117-3 <br> REG1117-3.3 <br> REG1117-5 <br> REG1117 ${ }^{(2)}$ (Adjustable) | Note 1 <br> Note 1 <br> Note 1 <br> Note 1 <br> Note 1 | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=0 \text { to } 800 \mathrm{~mA}, \mathrm{~V}_{\mathbb{I N}}=4.25 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=0 \text { to } 800 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=0 \text { to } 800 \mathrm{~mA}, \mathrm{~V}_{\mathbb{I N}}=4.8 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=0 \text { to } 800 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=6.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=10 \text { to } 800 \mathrm{~mA}, \mathrm{~V}_{\mathbb{I N}}-\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 2 \\ 2 \\ 3 \\ 3 \\ 0.1 \end{gathered}$ | $\begin{aligned} & 10 \\ & 12 \\ & 12 \\ & 15 \\ & 0.4 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mathrm{mV} \\ \mathrm{mV} \\ \mathrm{mV} \\ \% \end{gathered}$ |
| DROPOUT VOLTAGE ${ }^{(3)}$ All Models | Note 1 <br> Note 1 <br> Note 1 | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=500 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=800 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 1.00 \\ & 1.05 \\ & 1.10 \end{aligned}$ | $\begin{aligned} & 1.10 \\ & 1.15 \\ & 1.20 \\ & \hline \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \end{aligned}$ |
| CURRENT LIMIT All Models |  | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}$ | 800 | 950 | 1200 | mA |
| MINIMUM LOAD CURRENT REG1117 (Adjustable) | Note 1 | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{O}}=13.75 \mathrm{~V}$ |  | 1.7 | 5 | mA |
| QUIESCENT CURRENT <br> Fixed-Voltage Models REG1117 Adjust Pin Current ${ }^{(2)}$ vs Load Current | Note 1 <br> Note 1 <br> Note 1 | $\begin{gathered} V_{\text {IN }}-V_{O}=5 \mathrm{~V} \\ I_{0}=10 \mathrm{~mA} \text { to } 800 \mathrm{~mA}, V_{I N}-V_{O}=1.4 \text { to } 10 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} 4 \\ 50 \\ 0.5 \end{gathered}$ | $\begin{gathered} 10 \\ 120 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| THERMAL REGULATION ${ }^{(4)}$ All Models |  | 30ms Pulse |  | 0.01 | 0.1 | \%/W |
| RIPPLE REJECTION <br> All Models |  | $f=120 \mathrm{~Hz}, \mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\text {Our }}=3 \mathrm{~V}+1 \mathrm{~V}_{\mathrm{PP}}$ Ripple |  | 62 |  | dB |
| TEMPERATURE DRIFT <br> Fixed-Voltage Models REG1117 (Adjustable) |  | $\begin{aligned} & \mathrm{T}_{\mathrm{J}}=0^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{J}}=0^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} 0.5 \\ 2 \end{gathered}$ |  | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
| LONG-TERM STABILITY All Models |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}, 1000 \mathrm{Hr}$ |  | 0.3 |  | \% |
| OUTPUT NOISE RMS noise All Models |  | $f=10 \mathrm{~Hz}$ to 10 kHz |  | 0.003 |  | \% |
| THERMAL RESISTANCE $\theta_{\mathrm{Jc}}$ All Models |  | (Junction-to-Case at Tab) |  | 15 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) Specification applies over the full operating Junction temperature range, $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. (2) REG1117 adjustable version requires a minimum load current for $\pm 2 \%$ load regulation. (3) Dropout voltage is the Input voltage minus output voltage that produces a $1 \%$ decrease in output voltage. (4) Percentage change in unioaded output voltage before vs after a 30 ms power pulse of $\mathrm{I}_{\mathrm{O}}=800 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O}}=1.4 \mathrm{~V}$.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## For Immediate Assistance, Conitact Your Local Salesperson

## ABSOLUTE MAXIMUM RATINGS

| Power Dissipation $\qquad$ Internally Limited Input Voltage $\qquad$ |  |
| :---: | :---: |
| Operating Junction Temperature Rang | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) ${ }^{(1)}$ | .. $+300^{\circ} \mathrm{C}$ |

NOTE: (1) See "Soldering Methods."
ORDERING INFORMATION

| MODEL $^{(1)}$ | PART MARKING | PACKAGE |
| :--- | :---: | :---: |
| REG1117-2.85 | BB11172 | Plastic SOT-223 |
| REG1117-3 | BB11173 | Plastic SOT-223 |
| REG1117-3.3 | BB11174 | Plastic SOT-223 |
| REG1117-5 | BB11175 | Plastic SOT-223 |
| REG1117 | BB1117 | Plastic SOT-223 |

NOTE: (1) Available in Tape and Reel, add -TR to Model Number.

## CONNECTION DIAGRAM

Front View SOT-223


Ground $\mathrm{V}_{\text {OUT }} \quad \mathrm{V}_{\mathrm{IN}}$
(Adj.) ${ }^{(1)}$
Plastic SOT-223
NOTE: (1) Adjustable-Voltage Model.

PACKAGE INFORMATION ${ }^{(1)}$

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| REG1117-2.85 | Plastic SOT-223 | 311 |
| REG1117-3 | Plastic SOT-223 | 311 |
| REG1117-3.3 | Plastic SOT-223 | 311 |
| REG1117-5 | Plastic SOT-223 | 311 |
| REG1117 | Plastic SOT-223 | 311 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## SIMPLIFIED SCHEMATIC



## Or, Call Customer Service at 1-800-548-6132 (USA Only)

TYPICAL PERFORMANCE CURVE
$\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$, unless otherwise specified.




$\stackrel{N}{\top}$
$\underset{\sim}{c}$
$\underset{\sim}{\amalg}$
8



$T_{J}=+25^{\circ} \mathrm{C}$, unless otherwise specified.



## APPLICATIONS INFORMATION

Figure 1 shows the basic hookup diagram for fixed-voltage models. All models require an output capacitor for proper operation and to improve high frequency load regulation. A $10 \mu \mathrm{~F}$ tantalum capacitor is recommended. Aluminum electrolytic types of $50 \mu \mathrm{~F}$ or greater can also be used. A high quality capacitor should be used to assure that the ESR (effective series resistance) is less than $0.5 \Omega$.
Figure 2 shows a the hookup diagram for the adjustable voltage model. Resistor values are shown for some commonly used output voltages. Values for other voltages can be calculated from the equation shown in Figure 2. For best load regulation, connect $\mathrm{R}_{1}$ close to the output pin and $\mathrm{R}_{2}$ close to the ground side of the load as shown.


FIGURE 1. Fixed-Voltage Model-Basic Connections.


## THERMAL CONSIDERATIONS

The REG1117 has current limit and thermal shutdown circuits that protect it from overload. The thermal shutdown activates at approximately $\mathrm{T}_{\mathrm{J}}=165^{\circ} \mathrm{C}$. For continuous operation, however, the junction temperature should not be allowed to exceed $125^{\circ} \mathrm{C}$. Any tendency to activate the thermal shutdown in normal use is an indication of an inadequate heat sink or excessive power dissipation. The power dissipation is equal to:

$$
P_{D}=\left(V_{\text {IN }}-V_{\text {OUT }}\right) I_{\text {OUT }}
$$

The junction temperature can be calculated by:

$$
\begin{aligned}
& T_{J}=T_{A}+P_{D}\left(\theta_{J A}\right) \\
& \text { where } T_{A} \text { is the ambient temperature, and }
\end{aligned}
$$ $\theta_{\mathrm{JA}}$ is the junction-to-ambient thermal resistance The REG1117 derives heat sinking from conduction through its copper leads, especially the large mounting tab. These must be soldered to a circuit board with a substantial amount of copper remaining (see Figure 3). Circuit board traces connecting to the tab and the leads should be made as large as practical. Other nearby circuit traces, including those on the back side of the circuit board, help conduct heat away



NOTE: (1) $\mathrm{C}_{3}$ optional. Improves high-frequency line rejection. (2) Resistors are standard $1 \%$ values.
FIGURE 2. Adjustable-Voltage Model-Basic Connections.

## Or, Call Customer Service at 1-800-548-6132 (USA Only)



FIGURE 3. Circuit Board Layout Example.
from the device, even though they are not electrically connected. Make all nearby copper traces as wide as possible and leave only narrow gaps between traces.

Table I shows approximate values of $\theta_{\mathrm{JA}}$ for various circuit board and copper areas. Nearby heat dissipating components, circuit board mounting conditions and ventilation can dramatically affect the actual $\theta_{\mathrm{JA}}$.
A simple experiment will determine whether the maximum recommended junction temperature is exceeded in an actual circuit board and mounting configuration: Increase the ambient temperature above that expected in normal operation until the device's thermal shutdown is activated. If this occurs at more than $40^{\circ} \mathrm{C}$ above the maximum expected ambient temperature, then the $\mathrm{T}_{\mathrm{J}}$ will be less than $125^{\circ} \mathrm{C}$ during normal operation.

## SOLDERING METHODS

The REG1117 package is suitable for infrared reflow and vapor-phase reflow soldering techniques. The high rate of temperature change that occurs with wave soldering, or hand soldering can damage the REG1117.

| TOTAL PC BOARD <br> AREA | TOPSIDE <br> COPPER <br> AREA | BACKSIDE <br> COPPER <br> AREA | THERMAL RESISTANCE <br> JUNCTION-TO-AMBIENT |
| :---: | :---: | :---: | :---: |
| $2500 \mathrm{~mm}^{2}$ | $2500 \mathrm{~mm}^{2}$ | $2500 \mathrm{~mm}^{2}$ | $46^{\circ} \mathrm{C} / \mathrm{W}$ |
| $2500 \mathrm{~mm}^{2}$ | $1250 \mathrm{~mm}^{2}$ | $2500 \mathrm{~mm}^{2}$ | $47^{\circ} \mathrm{C} / \mathrm{W}$ |
| $2500 \mathrm{~mm}^{2}$ | $950 \mathrm{~mm}^{2}$ | $2500 \mathrm{~mm}^{2}$ | $49^{\circ} \mathrm{C} / \mathrm{W}$ |
| $2500 \mathrm{~mm}^{2}$ | $2500 \mathrm{~mm}^{2}$ | 0 | $51^{\circ} \mathrm{C} / \mathrm{W}$ |
| $2500 \mathrm{~mm}^{2}$ | $1800 \mathrm{~mm}^{2}$ | 0 | $53^{\circ} \mathrm{C} / \mathrm{W}$ |
| $1600 \mathrm{~mm}^{2}$ | $600 \mathrm{~mm}^{2}$ | $1600 \mathrm{~mm}^{2}$ | $55^{\circ} \mathrm{C} / \mathrm{W}$ |
| $2500 \mathrm{~mm}^{2}$ | $1250 \mathrm{~mm}^{2}$ | 0 | $58^{\circ} \mathrm{C} / \mathrm{W}$ |
| $2500 \mathrm{~mm}^{2}$ | $915 \mathrm{~mm}^{2}$ | 0 | $59^{\circ} \mathrm{C} / \mathrm{W}$ |
| $1600 \mathrm{~mm}^{2}$ | $600 \mathrm{~mm}^{2}$ | 0 | $67^{\circ} \mathrm{C} / \mathrm{W}$ |
| $900 \mathrm{~mm}^{2}$ | $340 \mathrm{~mm}^{2}$ | $900 \mathrm{~mm}^{2}$ | $72^{\circ} \mathrm{C} / \mathrm{W}$ |
| $900 \mathrm{~mm}^{2}$ | $340 \mathrm{~mm}^{2}$ | 0 | $85^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTE: (1) Tab is attached to the topside copper
TABLE I.

INSPEC Abstract Number: B91007604, C91012627
Kelly, E.G. "Thermal Characteristics of Surface 5WK9 Packages." The Proceedings of SMTCON. Surface Mount Technology Conference and Exposition: Competitive Surface Mount Technology, April 3-6, 1990, Atlantic City, NJ, USA. Abstract Publisher: IC Manage, 1990, Chicago, IL, USA.


FIGURE 6. Regulator with Reference.
——三


FIGURE 7. Battery Backed Up Regulated Supply.


FIGURE 8. Low Dropout Negative Supply.

REG5601

## SCSI 18－LINE ACTIVE TERMINATOR

## FEATURES

－FULLY COMPLIANT WITH SCSI－2 SPECIFICATIONS
－ACTIVE 18－LINE TERMINATOR
－INTERNAL 2．9V REGULATOR
－ON－CHIP TERMINATION RESISTORS
－DISCONNECT ALL TERMINATION RESISTORS WITH A SINGLE LOGIC COMMAND
－POWER－DOWN MODE：150 1 A max
－OUTPUT CAPACITANCE IN DISCONNECT MODE：10pF typ
－CURRENT LIMIT AND THERMAL SHUT－ DOWN PROTECTION
－28－Lead SOIC PACKAGE
－SECOND SOURCE FOR UC5601DWP

## DESCRIPTION

The REG5601 is an 18 －line active terminator for SCSI－2（Small Computer Systems Interface）circuitry． On－chip resistors and 2.9 V regulator provide the pre－ scribed $110 \Omega$ termination for low power dissipation and high speed data transmission．
All line connections can be disconnected from the bus with a single logic control line to reduce standby power consumption．Output lines remain high imped－ ance without power applied．Each line is individually clamped at ground to dissipate negative－going glitches． The 2.9 V regulator is current－limited and thermally protected．Regulated output is available for external circuitry．
The REG5601 is packaged in a 28 －lead surface－mount package and is specified for operation over the 0 to $70^{\circ} \mathrm{C}$ temperature range．

SPECIFICATIONS

## ELECTRICAL

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Termpwr $=4.75 \mathrm{~V}$, Disconnect $=0 \mathrm{~V}$, unless otherwise specified.

| PARAMETERS | CONDITIONS | REG5601U |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| POWER SUPPLY <br> Termpwr Supply Voltage Termpwr Supply Current <br> Power-Down Mode | All Termination Lines $=$ Open <br> All $\mathrm{V}_{\text {TERM }}=0.5 \mathrm{~V}$ <br> Disconnect = Open (High) | 4.0 | $\begin{gathered} 14 \\ 385 \\ 100 \end{gathered}$ | $\begin{gathered} 5.25 \\ 25 \\ 430 \\ 150 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \end{gathered}$ |
| TERMINATION LINES <br> Termination Impedance Output High Voltage Maximum Output Current <br> Output Clamp Level <br> Output Leakage <br> Output Capacitance | $\begin{gathered} \Delta l_{\text {TERM }}=5 \mathrm{~mA} \text { to } 15 \mathrm{~mA} \\ \text { Termpwr }=4 \mathrm{~V}, \text { Note } 1 \\ \mathrm{~V}_{\text {TEAM }}=0.5 \mathrm{~V} \\ \mathrm{~V}_{\text {TERM }}=0.5 \mathrm{~V}, \text { Termpwr }=4 \mathrm{~V}, \text { Note } 1 \\ \mathrm{I}_{\text {TERM }}=-30 \mathrm{~mA} \\ \therefore \text { Disconnect }=\text { Open } \text { High }), \text { Tempwr }=0 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \\ \text { Disconnect }=\text { Open }(\text { High }) \end{gathered}$ | $\begin{gathered} 107 \\ 2.65 \\ 20.5 \\ 19.4 \\ -0.2 \end{gathered}$ | $\begin{gathered} 110 \\ 2.8 \\ 21.7 \\ 21 \\ -0.05 \\ 20 \\ 10 \end{gathered}$ | $\begin{gathered} 115 \\ \\ 22.4 \\ 22.4 \\ 0.1 \\ 400 \end{gathered}$ | $\begin{gathered} \Omega \\ \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~V} \\ \mathrm{nA} \\ \mathrm{pF} \end{gathered}$ |
| REGULATOR <br> Regulator Output Voltage Line Regulation <br> Load Regulation <br> Drop-Out Voltage <br> Short-Circuit Current <br> Current Sink <br> Thermal Shutdown | $\begin{gathered} \text { Termpwr }=4 \mathrm{~V} \text { to } 6 \mathrm{~V} \\ \mathrm{I}_{\text {REG }}=0 \text { to } 400 \mathrm{~mA} \\ \text { All } \mathrm{V}_{\text {TERM }}=0.5 \mathrm{~V}, \Delta \mathrm{~V} \text { REG }=100 \mathrm{mV} \\ \mathrm{~V}_{\text {REG }}=0 \mathrm{~V} \\ \mathrm{~V}_{\text {REG }}=3.5 \mathrm{~V} \end{gathered}$ | $2.8$ $\begin{gathered} 450 \\ 8 \end{gathered}$ | $\begin{gathered} 2.9 \\ 6 \\ 20 \\ 1.0 \\ 1350 \\ 11 \\ 170 \end{gathered}$ | $\begin{gathered} 3.0 \\ 20 \\ 50 \\ 1.2 \\ 1650 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{mV} \\ \mathrm{mV} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ { }^{\circ} \mathrm{C} \end{gathered}$ |
| DISCONNECT LOGIC INPUT <br> Disconnect Threshold <br> Threshold Hysterisis Input Current (Internal Pull-Up) | Disconnect $=0 \mathrm{~V}$ | 0.8 | $\begin{gathered} 1.6 \\ 200 \\ 6 \end{gathered}$ | $\begin{aligned} & 2.0 \\ & 15 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{mV} \\ \mu \mathrm{~A} \end{gathered}$ |
| TEMPERATURE RANGE <br> Operating <br> Storage <br> $\theta_{\mathrm{JL}}$ (junction-to-lead) <br> $\theta_{\mathrm{JA}}$ (junction-to-ambient) | * | $\begin{gathered} 0 \\ -40 \end{gathered}$ | $\begin{aligned} & 18 \\ & 38 \end{aligned}$ | $\begin{gathered} 70 \\ 150 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTE: (1) Measurement of each termination line while the other 17 lines are held low ( 0.5 V ).

## CONNECTION DIAGRAM

| Top View |  |  |  | SOIC |
| :---: | :---: | :---: | :---: | :---: |
| Disconnect | 1 | $\bigcirc$ | 28 | GND |
| Termination Line 1 | 2 |  | 27 | Termination Line 18 |
| Termination Line 2 | 3 |  | 26 | Termination Line 17 |
| Termination Line 3 | 4 |  | 25 | Termination Line 16 |
| Termination Line 4 | 5 |  | 24 | Termination Line 15 |
| Termination Line 5 | 6 |  | 23 | Termination Line 14 |
| (Thermal) GND | 7 |  | 22 | GND (Thermal) |
| (Thermal) GND | 8 |  | 21 | GND (Thermal) |
| (Thermal) GND | 9 |  | 20 | GND (Thermal) |
| Termination Line 6 | 10 |  | 19 | Termination Line 13 |
| Termination Line 7 | 11 |  | 18 | Termination Line 12 |
| Termination Line 8 | 12 |  | 17 | Termination Line 11 |
| Termination Line 9 | 13 |  | 16 | Termination Line 10 |
| Termpwr | 14 |  | 15 | Reg Out |
| NOTE: Pin 28 is electrical ground. Connect pins $7,8,9,20,21,22$ to ground or other large circuit traces to provide improved heat sinking. |  |  |  |  |

## ABSOLUTE MAXIMUM RATINGS



## ORDERING INFORMATION

| MODEL | PART MARKING | PACKAGE |
| :--- | :---: | :---: |
| REG5601U | REG5601U | 28-Lead SOIC |
| REG5601U-TR | REG5601U | 28-Lead SOIC on Tape \& Reel |

NOTE: Tape and reel conforms to EIA-481 standards. Reel diameter is 360 mm , tape width is 24 mm , part pitch is 16 . Standard quantity is 1000 per reel.

## PACKAGING INFORMATION

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER |
| :--- | :---: | :---: |
| REG5601U | Plastic 28 -Lead SOIC | 217 |



## Appendix A

## Demonstration Boards

Burr-Brown offers a wide variety of demonstration boards for both its Linear and Data Conversion Products. New boards for new products are continually being added to the selection- contact the factory your local salesperson for availability.

NOTE: All evaluation fixtures whose model number ends with a ' $C$ ' include the product or products mentioned. All other do not include the product, except where specifically noted.

| MODEL | PRODUCT | DESCRIPTION |
| :---: | :---: | :---: |
| DEM-ACF2101BP-C | ACF2101BP | Evaluation Fixture with Programmable Timing Generator |
| DEM-ADC614-E | ADC603/614 | Evaluation Fixture-Digital/Analog Output (Formerly DEM 1123) |
| DEM-ADC701-E | ADC701/SHC702 | Evaluation Fixture-Digital/Analog Output (Formerly DEM 1113) |
| DEM-ADS7804/05C | ADS7804/05 | Evaluation Fixture-Analog Input and Digital Output |
| DEM-ADS7806/07C | ADS7806/07 | Evaluation Fixture-Analog Input and Digital Output |
| DEM-ADS7808/09C | ADS7808/09 | Evaluation Fixture-Analog Input and Digital Output |
| DEM-ADS7810/19C | ADS7810/19 | Evaluation Fixture-Analog Input and Digital Output |
| DEM-BUF600-1GC | BUF600AP | Evaluation Fixture-900MHz Buffer Amplifier |
| DEM-BUF601-1GC | BUF601AP | Evaluation Fixture-650MHz Buffer Amplifier |
| DEM-DAC600-E | DAC600 | Evaluation Fixture-SMA Digital Inputs and Analog SMA Output (an external reference can be provided via a BNC input). The fixture provides a socket for the DAC600, which must be ordered separately. |
| DEM-DAC650J-E | DAC650.II | Evaluation Fixture-Digital Input and Analog Output (all SMA connectors). The part is included and soldered to the board. |
| DEM-DAC650K-E | DAC650KL | Evaluation Fixture-Digital Input and Analog Output (all SMA connectors). The part is included and soldered to the board. |
| DEM-DDC101P-C | DDC101P | Evaluation Fixture, includes the DDC101 board, interface board to connect to parallel PC-port and software. Supports all DDC101 options plus FFT. |
| DEM-DSP102/202C | DSP102/202 | Evaluation Fixture-DSP Interface with Programmable Timing Generator |
| DEM-ISC300-SC | ISC300 | Evaluation Fixture-Universal Precision Isolated Measurement Channel. |
| DEM-ISO212-8-GC | ISO212 | Evaluation Fixture-8 Input Channels, Tri-port isolation |
| DEM-IXR100-SC | IXR100 | Evaluation Fixture-Isolated, self-powered $4-20 \mathrm{~mA}$ twowire transmitter |

플

| MODEL | PRODUCT | DESCRIPTION |
| :---: | :---: | :---: |
| DEM-MPC100-1GC | MPC100AU | Evaluation Fixture-4 to 1 High Speed Multiplexer and Output Buffer BUF601AU |
| DEM-MPC102-1GC | MPC102AU | Evaluation Fixture-Dual 2 to 1 High Speed Multiplexer and optional output buffer, BUF601AU |
| DEM-OPA620G/P-C | OPA620/621 | Evaluation Fixture Kit for DIP packages-Generic Op Amp Configurations (Formerly DEM 1135) |
| DEM-OPA622-1GC | OPA622AP | Evaluation Fixture-For voltage and current feedback configuration |
| DEM-OPA623-1GC | OPA623AP | Evaluation Fixture-High Speed current feedback Op Amp |
| DEM-OPA628AP-C | OPA628AP | Evaluation Fixture-User selectable configuration for the DIP package |
| DEM-OPA628AU-C | OPA628AU | Evaluation Fixture-User selectable configuration for the SOIC package |
| DEM-OPA64XP-Y | OPA64XP | Evaluation Fixture-Three boards are offered for the DIP package of the OPA64X series of operational amplifiers. DEM-OPA64XP-F: follower configuration; DEM-OPA64XP-N: noninverting configuration; DEM-OPA64XPI : inverting configuration. (Note: each board will operate with any OPA64XP series op-amp. No component is included-it must be ordered separately.) |
| DEM-OPA64XU-Y | OPA64XU | Evaluation Fixture-Three boards are offered for the SOIC package of the OPA64X series of operational amplifiers. DEM-OPA64XU-F: follower configuration; DEM-OPA64XU-N: noninverting configuration; DEM-OPA64XUN : noninverting configuration; DEM-OPA64XU-I: inverting configuration. (Note: each board will operate with any OPA64XU series op-amp. No component is included-it must be ordered separately.) |
| DEM-OPA660-XXX | OPA660 | Evaluation Fixture-Five boards are offered for five different configurations. DEM-OPA660-1GC: Diamond transistor and buffer; DEM-OPA660-2GC: Current-feedback operational amplifier; DEM-OPA660-3GC: Direct-feedback amplifier; DEM-OPA660-4G: Layouts for all applications using SOIC (unassembled); DEM-OPA660-5G: Layouts for all applications using DIP packages (unassembled) |
| DEM-OPA2662-1GC | OPA2662 | Evaluation Fixture-High speed voltage controlled current source |
| DEM-PCM1700P-C | PCM1700 | Evaluation Fixture-Serial/SPDIF Inputs (Formerly DEM1143). Includes product. |
| DEM-PCM1702 | PCM1702 | Evaluation Fixture-Serial digital input, 8X digital interpolator (NPC5842), and analog output. A PCM1702P is included. The board will interface directly to the DEM1760. The fixture does not accept SPDIF input. |
| DEM-PCM1710 | PCM1710U | Evaluation Fixture-Serial Digital Audio In. Left and Right channel analog out. |


| MODEL | PRODUCT | DESCRIPTION |
| :--- | :--- | :--- |
| DEM-DAI1710 | PCM1710U | Evaluation Fixture-Includes Digital Audio Interface (DAI) <br> receiver chip and dual 2nd-order lowpass output filters |
| DEM-PCM1715 | PCM1715U | Evaluation Fixture-Serial digital audio in. Left and right <br> channel analog out <br> Evaluation Fixture-Serial/Parallel Output, SPDF Out (For- <br> merly DEM 1133). Includes product. |
| DEM-PCM1750P-C | PCM1750 | PCM1760/DF1760 |
| Evaluation Fixture-Analog input and serial digital output. |  |  |
| A PCM1760P and DF1760P are included. The board will |  |  |
| interface directly to the DEM-1702. The fixture does not |  |  |
| provide SPDIF output. |  |  |

## Appendix B <br> Cross Reference Guide

not pin for pin. $\mathrm{C} / \mathrm{P}=$ Closest Part. Similar function and performance, but with significant differences.

| Competitor and Part Number |  | Burr-Brown <br> Part Number | Pin <br> Compatibility | Competitor and Part Number |  | Burr-Brown <br> Part Number | Pin <br> Compatibility |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1480 | Teledyne-Philbrick | 3583JM | P/P | AD204 | Analog Devices | ISO212JP | C/P |
| 175 | Calex | INA101AM | F/E | AD208 | Analog Devices | ISO212.JP | C/P |
| 175L | Calex | INA101AM | F/E | AD210 | Analog Devices | 3656 | F/E |
| 176J | Calex | INA101AM | F/E | AD210 | Analog Devices | ISO103 | C/P |
| 176K | Calex | INA101AM | F/E | AD2700 | Analog Devices | REF10JM | C/P |
| 176L | Calex | INA101AM | F/E | AD2701 | Analog Devices | REF101JM | C/P |
| 178 | Calex | INA101AM | F/E | AD2702 | Analog Devices | REF101JM | C/P |
| 286J | Analog Devices | 3656 | F/E | AD2710 | Analog Devices | REF10JM | C/P |
| 290A | Analog Devices | ISO122P | C/P | AD2712 | Analog Devices | REF101JM | F/E |
| 433 | Analog Devices | 4302 | F/E | AD289 | Analog Devices | ISO102 | C/P |
| 436 | Analog Devices | MPY100AG | F/E | AD293 | Analog Devices | ISO102 | C/P |
| 6M4314 | Gennum | MPC100AP | C/P | AD294 | Analog Devices | ISO102 | C/P |
| 6M8108 | Gennum | MPC100AP | C/P | AD295 | Analog Devices | 3656MG | F/E |
| 6 X 414 A | Gennum | MPC100AP | F/E | AD346 | Analog Devices | SHC5320 | F/E |
| $6 \times 4201$ | Gennum | MPC100AP | C/P | AD346 | Analog Devices | SHC804BM | F/E |
| 6X4304 | Gennum | MPC100AP | C/P | AD3554 | Analog Devices | 3554AM | C/P |
| 6X434 | Gennum | MPC100AP | F/E | AD363 | Analog Devices | SDM872JH | C/P |
| 757 | Analog Devices | LOG100JP | F/E | AD364 | Analog Devices | SDM873JH | C/P |
| 7580 | Beckman | DAC80-CBI-V | P/P | AD376 | Analog Devices | ADC76JG | P/P |
| 877-80 | Beckman | DAC80-CBI-V | P/P | AD380 | Analog Devices | OPA605AM | C/P |
| 877-85 | Beckman | DAC85H-CBI-V | P/P | AD380 | Analog Devices | OPA654 | F/E |
| AD OP-27 | Analog Devices | OPA27 | P/P | AD381 | Analog Devices | OPA606KM | P/P |
| AD OP-37 | Analog Devices | OPA37 | P/P | AD382 | Analog Devices | OPA605AM | C/P |
| AD101A | Analog Devices | 3507J | C/P | AD3860 | Analog Devices | DAC811AH | P/P |
| AD101 | Intersil (Harris) | 3507J | C/P | AD386 | Analog Devices | SHC702 | F/E |
| ADE1i39 | Anialug Devices | DAC720 | F/E | AD386 | Analng Devices. | SHC76 | F/E |
| AD1145 | Analog Devices | DAC709KH | F/E | AD389 | Analog Devices | SHC76KM | P/P |
| AD1147 | Analog Devices | DAC729JH | C/P | AD390 | Analog Devices | DAC4813 | F/E |
| AD1148 | Analog Devices | DAC729JH | C/P | AD503 | Analog Devices | OPA121KM | P/P |
| AD1154 | Analog Devices | SHC702JM | F/E | AD503 | Intersil (Harris) | OPA101 | P/E |
| AD1201 | Intech | ADC601JG | F/E | AD504 | Analog Devices | OPA27GJ | F/E |
| AD1341 | Analog Devices | SDM862 | F/E | AD506 | Analog Devices | OPA121KM | P/P |
| AD1376 | Analog Devices | ADC76JG | P/P | AD507 | Analog Devices | 3507J | P/P |
| AD1376 | Analog Devices | PCM75 | P/P | AD509 | Analog Devices | 3507J | P/P |
| AD1380 | Analog Devices | ADC700JH | C/P | AD510 | Analog Devices | OPA27GJ | P/P |
| AD1674 | Analog Devices | ADS774JP | F/E | AD515 | Analog Devices | AD515JH | P/P |
| AD1678 | Analog Devices | ADS7800AH | F/E | AD517 | Analog Devices | OPA27GJ | F/E |
| AD171 | Analog Devices | 3582J | C/P | AD518 | Analog Devices | 3507J | F/E |
| AD1856 | Analog Devices | PCM56P | P/P | AD521 | Analog Devices | INA101AG | F/E |
| AD1860 | Analog Devices | PCM61P | P/P | AD522 | Analog Devices | INA101AM | F/E |
| AD1862 | Analog Devices | PCM63P | F/E | AD5240 | Analog Devices | ADC84KG-12 | P/P |
| AD1864 | Analog Devices | PCM1700P | F/E | AD5240 | Analog Devices | ADC85 | P/P |
| AD1865 | Analog Devices | PCM1700P | F/E | AD524 | Analog Devices | INA110AG | F/E |
| AD1876 | Analog Devices | PCM78P | F/E | AD526 | Analog Devices | PGA102 | F/E |
| AD202 | Analog Devices | ISO212JP | C/P | AD526 | Analog Devices | PGA203KP | C/P |
| AD203 | Analog Devices | ISO103 | C/P | AD532 | Analog Devices | MPY100AM | P/P |
| AD203N | Analog Devices | ISO103 | F/E | AD533 | Analog Devices | MPY100AM | F/E |

Definitions of pin compatibility: $\mathrm{P} / \mathrm{P}=\mathrm{Pin}$ for Pin . A true second source. $\mathrm{F} / \mathrm{E}=$ Functional Equivalent. Very similar function and performance, but

For Immediate Assistance, Contact Your Local Salesperson

| Competitor and Part Number |  | Burr-Brown Part Number | Pin <br> Compatibility | Competitor and Part Number |  | Burr-Brown Part Number | Pin <br> Compatibility |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD534 | Analog Devices | MPY534JD | P/P | AD650 | Analog Devices | VFC110AP | C/P |
| AD535 | Analog Devices | MPY534JD | F/E | AD651 | Analog Devices | VFC100AG | P/P |
| AD536 | Analog Devices | 4341 | F/E | AD652 | Analog Devices | VFC101N | P/P |
| AD537 | Analog Devices | VFC32BM | C/P | AD654 | Analog Devices | VFC121AP | C/P |
| AD538 | Analog Devices | 4302 | F/E | AD662 | Analog Devices | DAC667JP | C/P |
| AD539 | Analog Devices | MPY634AM | C/P | AD667 | Analog Devices | DAC667JP | P/P |
| AD542 | Analog Devices | OPA121KM | F/E | AD671 | Analog Devices | ADC601JG | F/E |
| AD544 | Analog Devices | OPA606KM | F/E | AD671 | Analog Devices | ADS602 | F/E |
| AD545A | Analog Devices | OPA111 | P/P | AD671 | Analog Devices | ADS7800 | F/E |
| AD545 | Analog Devices | OPA111AM | P/P | AD674A | Analog Devices | ADC674AJH | P/P |
| AD546 | Analog Devices | OPA121KM | P/P | AD676 | Analog Devices | ADS7805 | C/P |
| AD547 | Analog Devices | OPA111AM | F/E | AD677 | Analog Devices | ADS7809 | C/P |
| AD548 | Analog Devices | OPA111AM | F/E | AD678 | Analog Devices | ADS7800AH | F/E |
| AD549 | Analog Devices | OPA128JM | F/E | AD679 | Analog Devices | ADC700KH | F/E |
| AD5539 | Analog Devices | OPA621KP | F/E | AD683 | Analog Devices | SHC804BM | F/E |
| AD562 | Analog Devices | DAC80-CBI-V | C/P | AD693 | Analog Devices | XTR101AG | F/E |
| AD562 | Analog Devices | DAC85 | C/P | AD694 | Analog Devices | XTR110KP | F/E |
| AD563 | Analog Devices | DAC80-CBI-V | C/P | AD704 | Analog Devices | OPA404KP | C/P |
| AD563 | Analog Devices | DAC85 | C/P | AD705 | Analog Devices | OPA177GP | C/P |
| AD565A | Analog Devices | DAC80-CBI-I | C/P | AD706 | Analog Devices | OPA2111KP | C/P |
| AD565A | Analog Devices | DAC85 | C/P | AD707 | Analog Devices | OPA177EZ | P/P |
| AD565 | Analog Devices | DAC65 | C/P | AD708 | Analog Devices | OPA1013AM | C/P |
| AD565 | Analog Devices | DAC80-CBI-I | C/P | AD711 | Analog Devices | OPA602AM | P/P |
| AD565 | Maxim | DAC80-CBI-I | C/P | AD711 | Analog Devices | OPA604AP | P/P |
| AD566A | Analog Devices | DAC80-CBI-I | C/P | AD712 | Analog Devices | OPA2107AM | C/P |
| AD566A | Analog Devices | DAC85 | C/P | AD712 | Analog Devices | OPA2604AP | C/P |
| AD566 | Analog Devices | DAC80-CBI-I | C/P | AD713 | Analog Devices | OPA404KP | P/P |
| AD567 | Analog Devices | DAC811AH | F/E | AD7245 | Analog Devices | DAC667JP | C/P |
| AD568 | Analog Devices | DAC812BM | F/E | AD7247 | Analog Devices | DAC2815 | C/P |
| AD569 | Analog Devices | DAC709KH | C/P | AD7248 | Analog Devices | DAC667JP | C/P |
| AD572 | Analog Devices | ADC84KG-12 | F/E | AD734 | Analog Devices | MPY600AP | C/P |
| AD573 | Analog Devices | ADC574AJH | C/P | AD736 | Analog Devices | 4341 | C/P |
| AD573 | Analog Devices | ADS574 | C/P | AD737 | Analog Devices | 4341 | C/P |
| AD574 | Analog Devices | ADC574AJH | P/P | AD741 | Analog Devices | OPA177GP | P/P |
| AD578 | Analog Devices | ADC80AG-12 | F/E | AD743 | Analog Devices | OPA627AP | F/E |
| AD579 | Analog Devices | ADC601JG | C/P | AD744 | Analog Devices | OPA602 | F/E |
| AD581 | Analog Devices | REF102AM | C/P | AD744 | Analog Devices | OPA606 | F/E |
| AD582 | Analog Devices | SHC298AM | C/P | AD744 | Analog Devices | OPA627AP | C/P |
| AD583 | Analog Devices | SHC5320KH | F/E | AD745 | Analog Devices | OPA637 | P/E |
| AD584 | Analog Devices | REF101JM | C/P | AD746 | Analog Devices | OPA2107AP | P/P |
| AD585 | Analog Devices | SHC5320KH | F/E | AD871 | Analog Devices | ADS605 | C/P |
| AD587 | Analog Devices | REF102BM | P/P | AD872 | Analog Devices | ADS605 | C/P |
| AD588 | Analog Devices | REF101JM | C/P | AD7501 | Analog Devices | MPC508 | F/E |
| AD600 | Analog Devices | VCA610 | C/P | AD7501 | Analog Devices | MPC508 | F/E |
| AD6012 | Analog Devices | DAC80-CBI-V | C/P | AD7502 | Analog Devices | MPC509 | F/E |
| AD602 | Analog Devices | VCA610 | C/P | AD7502 | Analog Devices | MPC509 | F/E |
| AD606 | Analog Devices | INA101AM | F/E | AD7503 | Analog Devices | MPC508 | C/P |
| AD611 | Analog Devices | OPA121KM | F/E | AD7503 | Analog Devices | MPC508 | F/E |
| AD612 | Analog Devices | PGA200AG | F/E | AD7503 | Analog Devices | MPC508 | C/P |
| AD614 | Analog Devices | PGA200AG | F/E | AD7506 | Analog Devices | MPC16 | P/P |
| AD620 | Analog Devices | INA114 | P/E | AD7506 | Analog Devices | MPC506 | P/P |
| AD621 | Analog Devices | INA131 | C/P | AD7506 | Analog Devices | MPC506 | P/P |
| AD624 | Analog Devices | INA110AG | P/P | AD7507 | Analog Devices | MPC507 | P/P |
| AD625 | Analog Devices | INA103KP | F/E | AD7507 | Analog Devices | MPC507 | P/P |
| AD632 | Analog Devices | MPY534 | P/E | AD7507 | Analog Devices | MPC8 | P/P |
| AD633 | Analog Devices | MPY634AM | C/P | AD7521 | Analog Devices | DAC7541AJP | P/P |
| AD642 | Analog Devices | OPA2111AM | C/P | AD7521 | Intersil (Harris) | DAC7541AJP | P/P |
| AD644 | Analog Devices | OPA2111AM | C/P | AD7521 | Maxim | DAC7541AJP | P/P |
| AD645 | Analog Devices | OPA111BM | P/P | AD7521 | National Semiconductor | DAC7541AJP | P/P |
| AD645 | Analog Devices | OPA627 | F/E | AD7524 | Analog Devices | DAC7801 | C/P |
| AD647 | Analog Devices | OPA2111AM | F/E | AD7528 | Analog Devices | DAC7528 | P/P |
| AD648 | Analog Devices | OPA2107AM | F/E | AD7531 | Analog Devices | DAC7541AJP | P/P |


| Competito and Part |  | Burr-Brown Part Number | Pin <br> Compatibility | Competitor and Part Nu |  | Burr-Brown Part Number | Pin <br> Compatibility |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD7531 | Intersil (Harris) | DAC7541AJP | P/P | ADA160Q | Zeltex | DAC729JH | F/E |
| AD7531 | Maxim | DAC7541AJP | P/P | ADADC80 | Analog Devices | ADC80AG-12 | P/P |
| AD7531 | National Semiconductor | DAC7541AJP | P/P | ADADC84 | Analog Devices | ADC84KG-12 | P/P |
| AD7537 | Analog Devices | DAC7801KP | F/E | ADADC85 | Analog Devices | ADC85H-12 | P/P |
| AD7538 | Analog Devices | DAC702 | C/P | ADC-EH12B3 | Datel | ADC80AG-12 | C/P |
| AD7541A | Analog Devices | DAC7541AJP | P/P | ADC-HX12B | Datel | ADC84KG-12 | P/P |
| AD7541A | Maxim | DAC7541AJP | P/P | ADC00401 | DDC | ADC80AG-12 | F/E |
| AD7541 | Analog Devices | DAC7541AJP | P/P | ADC00403 | DDC | ADC80AG-12 | F/E |
| AD7541 | Intersil (Harris) | DAC7541AJP | P/P | ADC1080 | National Semiconductor | ADC80AG-12 | P/P |
| AD7541 | Maxim | DAC7541AJP | P/P | ADC1103 | Analog Devices | ADC80AG-12 | F/E |
| AD7542 | Analog Devices | DAC811AH | C/P | ADC1130 | Analog Devices | ADC71JG | C/P |
| AD7543 | Analog Devices | DAC7800KP | C/P | ADC1131 | Analog Devices | ADC71JG | C/P |
| AD7545A | Analog Devices | DAC7545AH | P/P | ADC1140 | Analog Devices | ADC71JG | C/P |
| AD7545 | Analog Devices | DAC7545AH | P/P | ADC1280 | National Semiconductor | ADC80AG-12 | P/P |
| AD7545 | Maxim | DAC7545AH | P/P | ADC386 | National Semiconductor | SHC702JM | F/E |
| AD7546 | Analog Devices | DAC707KH | F/E | ADC4450 | DDC | ADC80AG-12 | F/E |
| AD7547 | Analog Devices | DAC7802KP | F/E | ADC511 | Datel | ADC601JG | F/E |
| AD7548 | Analog Devices | DAC811AH | C/P | ADC810 | Datel | ADC80AG-12 | F/E |
| AD7549 | Analog Devices | DAC7802KP | F/E | ADC811 | Datel | ADC80AG-12 | F/E |
| AD7572 | Analog Devices | ADC774JH | F/E | ADC817 | Datel | ADC80AG-12 | F/E |
| AD7572 | Analog Devices | ADS774 | F/E | ADC827 | Datel | ADC80AG-12 | F/E |
| AD7578 | Analog Devices | ADC7802BP | C/P | ADC910 | PMI (Analog Devices) | ADS7800 | C/P |
| AD7579 | Analog Devices | ADS574JP | C/P | ADC912 | PMI (Analog Devices) | ADS774 | C/P |
| AD7580 | Analog Devices | ADS574JP | C/P | ADC922 | PMI (Analog Devices) | ADS7800 | C/P |
| AD7582 | Analog Devices | ADC7802BP | F/E | ADCHX12 | Datel | ADC84 | P/P |
| AD759 | Analog Devices | LOG100 | C/P | ADDAC71 | Analog Devices | DAC71-COB-V | P/P |
| AD766 | Analog Devices | PCM56P | F/E | ADDAC72 | Analog Devices | DAC72BH-COB-V | $V \quad \mathrm{P} / \mathrm{P}$ |
| AD7672 | Analog Devices | ADS7800.JP | F/E | ADDAC80 | Analog Devices | DAC80-CBI-V | P/P |
| AD767 | Analog Devices | DAC667JP | F/E | ADDAC85 | Analog Devices | DAC85H-CBI-V | P/P |
| AD767 | Analog Devices | DAC811 | F/E | ADDAC87 | Analog Devices | DAC87H-CBI-V | P/P |
| AD795 | Analog Devices | OPA124 | P/P | ADG506A | Analog Devices | MPC506 | C/P |
| AD7772 | Analog Devices | ADC804BH | C/P | ADG506A | Analog Devices | MPC506 | C/P |
| AD7845 | Analog Devices | DAC667JP | C/P | ADG507A | Analog Devices | MPC507 | C/P |
| AD7848 | Analog Devices | DAC667JP | C/P | ADG507A | Analog Devices | MPC507 | C/P |
| AD7870 | Analog Devices | ADS774JP | F/E | ADG508A | Analog Devices | MPC508 | C/P |
| AD7878 | Analog Devices | ADS774JP | F/E | ADG508A | Analog Devices | MPC508 | C/P |
| AD811 | Analog Devices | BUF634 | C/P | ADG509A | Analog Devices | MPC509 | C/P |
| AD829 | Analog Devices | OPA620KP | F/E | ADG509A | Analog Devices | MPC509 | C/P |
| AD829 | Analog Devices | OPA621 | F/E | ADH-051 | DDC | ADC80AG-12 | C/P |
| AD834 | Analog Devices | MPY600AP | C/P | ADH8516 | DDC | ADC80AG-12 | F/E |
| AD840 | Analog Devices | OPA621KP | C/P | ADH8585 | DDC | ADC85 ${ }^{\text {- }}$-12 | PiF |
| AD841 | Analog Devices | OPA620KP | F/E | ADH8586 | DDC | ADC85H-12 | F/E |
| AD842 | Analog Devices | OPA621KP | F/E | ADLH0032 | Analog Devices | OPA605AM | C/P |
| AD843 | Analog Devices | OPA671AP | F/E | ADLH0033 | Analog Devices | OPA633KP | F/E |
| AD844 | Analog Devices | 3554AM | C/P | ADOP-07 | Analog Devices | OPA177GZ | F/E |
| AD844 | Analog Devices | OPA603 | C/P | ADOP-27 | Analog Devices | OPA27GJ | P/P |
| AD845 | Analog Devices | OPA637AP | F/E | ADOP-37 | Analog Devices | OPA37GJ | P/P |
| AD846 | Analog Devices | OPA603AP | F/E | ADREF01 | Analog Devices | REF102AP | P/P |
| AD847 | Analog Devices | OPA671 | C/P | ADS130 | Datel | ADC603JH | F/E |
| AD848 | Analog Devices | OPA620 | C/P | ADVFC32 | Analog Devices | VFC32BM | P/P |
| AD849 | Analog Devices | OPA621 | C/P | AM6012 | Maxim | DAC80-CBI-V | C/P |
| AD9003 | Analog Devices | ADS602JG | F/E | AMP-01 | PMI (Analog Devices) | INA101AM | F/E |
| AD9005 | Analog Devices | ADC603JH | F/E | AMP-01 | PMI (Analog Devices) | INA104 | F/E |
| AD9300 | Analog Devices | MPC100AP | C/P | AMP-02 | PMI (Analog Devices) | INA103KP | C/P |
| AD9610 | Analog Devices | OPA600 | C/P | AMP-02 | PMI (Analog Devices) | INA111 | P/P |
| AD9617 | Analog Devices | OPA603AP | F/E | AMP-02 | PMI (Analog Devices) | INA114 | P/P |
| AD9617 | Analog Devices | OPA644 | P/P | AMP-02 | PMI (Analog Devices) | INA114 | P/E |
| AD9618 | Analog Devices | OPA603AP | F/E | AMP-03 | PMI (Analog Devices) | INA105KP | P/E |
| AD9620 | Analog Devices | OPA633KP | C/P | AMP-05 | PMI (Analog Devices) | INA110AG | F/E |
| AD9630 | Analog Devices | BUF601 | P/E | BB3553 | Maxim | 3553AM | P/P |
| AD9712 | Analog Devices | DAC65JP | F/E | BB3554 | Maxim | 3554AM | P/P |
| AD9713 | Analog Devices | DAC65 | F/E | BT104 | Brooktree | DAC65JP | C/P |

## CROSS REFERENCE GUIDE

| Competitor and Part Nu |  | Burr-Brown <br> Part Number | Pin <br> Compatibility | Competitor and Part Nu |  | Burr-Brown <br> Part Number | Pin <br> Compatibility |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BT105 | Brooktree | DAC65JP | C/P | DAC377 | Sipex | DAC729JH | C/P |
| BUF-03 | PMI (Analog Devices) | BUF634 | C/P | DAC391 | Hybrid | DAC812BM | C/P |
| BUF-03 | PMI (Analog Devices) | OPA633 |  | DAC612 | Datel | DAC811AH | C/P |
| CAV1210 | Analog Devices | ADC603JH | C/P | DAC7528 | Analog Devices | DAC7528 | P/P |
| CLC400 | Comlinear | OPA620KG | C/P | DAC8043 | Analog Devices | DAC8043 | P/P |
| CLC401 | Comlinear | OPA620KG | C/P | DAC8221 | PMI (Analog Devices) | DAC7802KP | F/E |
| CLC404 | Comlinear | OPA623 | C/P | DAC8222 | PMI (Analog Devices) | DAC7802KP | F/E |
| CLC409 | Comlinear | OPA623 | P/E | DAC87 | DDC | DAC87H-CBI-V | P/P |
| CLC411 | Comlinear | OPA623 | C/P | DAC9332-16 | Hybrid | DAC709KH | F/E |
| CLC500 | Comlinear | OPA620KG | F/E | DAC9349 | Hybrid | DAC80-CBI-V | C/P |
| CLC501 | Comlinear | OPA620KG | F/E | DAC9377 | Hybrid | DAC707KH | F/E |
| CLC520 | Comlinear | VCA610 | C/P | DACHK | Micro Networks | DAC811AH | F/E |
| CLC912 | Comlinear | DAC65JP | F/E | DACHP16 | Datel | DAC701 | P/P |
| CLC925 | Comlinear | ADC603 | C/P | DACHP16 | Datel | DAC703 | P/P |
| CLC925 | Comlinear | ADC603JH | F/E | DACHZ12 | Datel | DAC85 | P/P |
| CLC926 | Comlinear | ADC603JH | F/E | DAS1128 | Analog Devices | SDM873JH | F/E |
| CS5102A | Crystal | ADS7807 | C/P | DG506A | Maxim | MPC506 | P/E |
| CS5101A | Crystal | ADS7809 | C/P | DG506 | Silconix | MPC506 | P/P |
| CS5326 | Crystal Semiconductor | PCM1750P | C/P | DG506 | Siliconix | MPC16 | P/P |
| CS5327 | Crystal Semiconductor | PCM1750P | C/P | DG506 | Siliconix | MPC506 | P/P |
| CS5328 | Crystal Semiconductor | PCM1750P | C/P | DG507A | Maxim | MPC507 | P/E |
| CS5329 | Crystal Semiconductor | PCM1750P | C/P | DG507 | Silconix | MPC507 | P/P |
| CS5336 | Crystal Semiconductor | PCM1750P | C/P | DG507 | Silconix | MPC507 | P/P |
| CS5337 | Crystal Semiconductor | PCM1750P | C/P | DG507 | Siliconix | MPC8 | P/P |
| CS5338 | Crystal Semiconductor | PCM1750P | C/P | DG508A | Maxim | MPC508 | P/E |
| CS533P | Crystal Semiconductor | PCM1750P | C/P | DG508 | Silconix | MPC508 | P/P |
| D6534 | Siliconix | MPC100AP | C/P | DG508 | Silconix | MPC508 | P/P |
| D6538 | Siliconix | MPC100AP | C/P | DG508 | Siliconix | MPC8 | P/P |
| D6884 | Siliconix | MPC100AP | C/P | DG509A | Maxim | MPC509 | P/E |
| D6894 | Siliconix | MPC100AP | C/P | DG509 | Silconix | MPC509 | P/P |
| DAC-01 | PMI (Analog Devices) | NONE |  | DG509 | Silconix | MPC509 | P/P |
| DAC-02 | PMI (Analog Devices) | NONE |  | DG509 | Siliconix | MPC4 | P/P |
| DAC-03 | PMI (Analog Devices) | NONE |  | EL2001 | Élantec | BUF634 | C/P |
| DAC-08 | PMI (Analog Devices) | NONE |  | EL2002 | Elantec | BUF634 | C/P |
| DAC-10 | PMI (Analog Devices) | NONE |  | EL2003 | Elantek | OPA633KP | P/P |
| DAC-20 | PMI (Analog Devices) | NONE |  | EL2007 | Elantek | OPA541AM | C/P |
| DAC-71 | Datel | DAC71-COB-V | P/P | EL2008 | Elantec | BUF634 | C/P |
| DAC-72 | Datel | DAC72BH-COB-V | $V \quad P / P$ | EL2009 | Elantec | BUF634 | C/P |
| DAC-86 | PMI (Analog Devices) | NONE |  | EL2020 | Elantek | OPA603AP | C/P |
| DAC-HF12B | Datel | DAC812BM | C/P | EL2030 | Elantek | OPA603AP | C/P |
| DAC-HF12 | Datel | DAC65JP | F/E | EL2072 | Elantec | BUF601 | P/P |
| DAC-HK12B | Datel | DAC811AH | F/E | GX434 | Gennum | MPC100 | C/P |
| DAC-HP16 | Datel | DAC71-COB-V | P/P | HA-2400 | Harris | OPA676JG | F/E |
| DAC-HY12 | Datel | DAC80-CBI-V | P/P | HA-2420 | Harris | SHC5320KH | C/P |
| DAC-HZ12B | Datel | DAC85H-CBI-V | P/P | HA-2425 | Harris | SHC5320KH | C/P |
| DAC-S | DDC | DAC85H-CBI-V | P/P | HA-2500 | Harris | 3507J | F/E |
| DAC-SL | DDC | DAC811AH | F/E | HA-2505 | Harris | OPA602 | P/E |
| DAC02701 | DDC | DAC811AH | F/E | HA-2510 | Harris | 3507J | F/E |
| DAC1136 | Analog Devices | DAC729JH | P/P | HA-2520 | Harris | 3507J | P/P |
| DAC1138 | Analog Devices | DAC729KH | F/E | HA-2525 | Harris | 3507 | P/P |
| DAC1208 | National Semiconductor | DAC811AH | F/E | HA-2539 | Harris | OPA605AM | C/P |
| DAC1218 | National Semiconductor | DAC7541AJP | F/E | HA-2540 | Harris | OPA605AM | C/P |
| DAC1219 | National Semiconductor | DAC7541AJP | F/E | HA-2541 | Harris | OPA605AM | C/P |
| DAC1230 | National Semiconductor | DAC811AH | F/E | HA-2542 | Harris | OPA605AM | C/P |
| DAC1280 | National Semiconductor | DAC80-CBI-V | P/P | HA-2546 | Harris | MPY600AP | C/P |
| DAC1285 | National Semiconductor | DAC85H-CBI-V | P/P | HA-2547 | Harris | MPY600AP | C/P |
| DAC1286 | National Semiconductor | DAC80-CBI-V | P/P | HA-2600 | Harris | 3507J | C/P |
| DAC1287 | National Semiconductor | DAC87H-CBI-V | P/P | HA-2605 | Harris | 3507 | P/E |
| DAC331 | Hybrid | DAC7541AJP | F/E | HA-2620 | Harris | 3507J | P/P |
| DAC336-12 | Hybrid | DAC811AH | F/E | HA-2625 | Harris | 3507 | P/E |
| DAC347 | Hybrid | DAC7541AJP | F/E | HA-2630 | Harris | 3553AM | C/P |
| DAC377 | Hybrid | DAC729JH | C/P | HA-2640 | Harris | OPA445M | P/E |

Or, Call Customer Service at 1-800-548-6132 (USA Only)

| Competitor and Part Number |  | Burr-Brown <br> Part Number | Pin <br> Compatibility | Competitor and Part Number |  | Burr-Brown Part Number | Pin <br> Compatibility |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HA-2645 | Harris | OPA445AP | P/E | H1-547-5 | Harris | MPC8D | P/P |
| HA-2645 | Harris | OPA445BM | C/P | H1-548-5 | Harris | MPC8S | P/P |
| HA-2650 | Harris | OPA2111AM | C/P | H1-549-5 | Harris | MPC4D | P/P |
| HA-4156 | Harris | OPA404AG | C/P | HI-5660 | Harris | DAC80-CBI-V | C/P |
| HA-4741 | Harris | OPA404AG | C/P | HI-5680 | Harris | DAC80-CBI-V | P/P |
| HA-5002 | Harris | OPA633KP | C/P | HI-5685 | Harris | DAC85H-CBI-V | P/P |
| HA-5004 | Harris | OPA603AP | C/P | H1-5687 | Harris | DAC87H-CBI-V | P/P |
| HA-5033 | Harris | OPA633KP | P/P | HI-5690 | Harris | DAC80-CBI-V | C/P |
| HA-5062 | Harris | OPA2111AM | C/P | HI-5695 | Harris | DAC85H-CBI-V | C/P |
| HA-5064 | Harris | OPA404AG | F/E | H-574A | Harris | ADC574AJH | P/P |
| HA-5082 | Harris | OPA2111AM | F/E | HI-5811 | Harris | DAC811AH | P/P |
| HA-5084 | Harris | OPA404AG | F/E | H1-674A | Harris | ADC674A | P/P |
| HA-5100 | Harris | OPA606KM | C/P | H1-774A | Harris | ADC774JP | P/P |
| HA-5102 | Harris | OPA2111AM | C/P | H1-774 | Harris | ADC774JP | P/P |
| HA-5104 | Harris | OPA404AG | F/E | HI-DAC16 | Harris | DAC71-COB-V | F/E |
| HA-5110 | Harris | 3551J | F/E | H1518 | Harris | MPC801 | P/P |
| HA-5112 | Harris | OPA2111AM | C/P | H1574 | Harris | ADC574 | P/P |
| HA-5114 | Harris | OPA404AG | F/E | H1674 | Harris | ADC674 | P/P |
| HA-5130 | Harris | OPA27GJ | F/E | HOS-050 | Analog Devices | 3554AM | C/P |
| HA-5135 | Harris | OPA27GJ | F/E | HOS-060 | Analog Devices | 3554AM | C/P |
| HA-5142 | Harris | OPA2111AM | C/P | HOS-100 | Analog Devices | OPA633KP | P/P |
| HA-5144 | Harris | OPA404AG | C/P | HOS-200 | Analog Devices | OPA633KP | F/E |
| HA-5147 | Harris | OPA37GJ | F/E | HS3120 | Hybrid | DAC811AH | F/E |
| HA-5160 | Harris | OPA602AM | F/E | HS3160 | Hybrid | DAC703KH | C/P |
| HA-5170 | Harris | OPA111AM | F/E | HS346 | Hybrid | SHC5320KH | C/P |
| HA-5180 | Harris | OPA111AM | P/P | HS3860 | Hybrid | DAC811AH | F/E |
| HA-5190 | Harris | OPA605AM | C/P | HS7541 | Hybrid | DAC7541AJP | P/P |
| HA-5320 | Harris | SHC5320KH | P/P | HS7545 | Hybrid | DAC7545AH | P/P |
| HA-5330 | Harris | SHC803BM | C/P | HS9338 | Hybrid | DAC811AH | F/E |
| HA-OP07 | Harris | OPA177GZ | P/P | HS9377 | Hybrid | DAC707KH | F/E |
| HA-OP27 | Harris | OPA27GJ | P/P | HS9378 | Hybrid | DAC707KH | F/E |
| HA-OP37 | Harris | OPA37GJ | P/P | HS9393 | Hybrid | DAC65JP | F/E |
| HA6033 | Harris | BUF634 | C/P | HS9394 | Hybrid | DAC65JP | F/E |
| HAS-050 | Analog Devices | 3554AM | C/P | HS9410 | Hybrid | SDM872JH | C/P |
| HAS-1202A | Analog Devices | ADC80AG-12 | C/P | HS9576 | Hybrid | ADC76JG | P/P |
| HAS-1202 | Analog Devices | ADC80AG-12 | F/E | HSDAC80 | Hybrid | DAC80-CBI-V | P/P |
| HDAS-16 | Datel | SDM857JG | F/E | HSDAC87 | Hybrid | DAC87H-CBI-V | P/P |
| HDAS-8 | Datel | SDM857JG | F/E | HT0025 | Analog Devices | SHC600BH | F/E |
| HDS1240 | Analog Devices | DAC65JP | F/E | HTC0300 | Analog Devices | SHC804BM | P/P |
| HFA1100 | Harris | BUF600 | C/P | HTS0010 | Analog Devices | SHC600BH | F/E |
| HFA1100 | Harris | OPA623 | C/P | HY6110 | Hytek | PGȦZOOAAG | O/f |
| HFA1112 | Harris | BUF601 | C/P | ICH8515 | Intersil (Harris) | OPA541AM | C/P |
| HFA1120 | Harris | OPA623 | C/P | ICL7134 | Intersil (Harris) | DAC709KH | C/P |
| HFA5033 | Harris | BUF600 | C/P | ICL7145 | Intersil (Harris) | DAC707KH | C/P |
| H1-0508 | Maxim | MPC508 | P/P | ICL7146 | Intersil (Harris) | DAC811AH | C/P |
| H1-0508 | Maxim | MPC508 | P/P | ICL7605 | Intersil (Harris) | INA101AM | F/E |
| H1-0509 | Maxim | MPC509 | P/P | ICL7606 | Intersil (Harris) | INA101AM | F/E |
| H1-0509 | Maxim | MPC509 | P/P | ICL8013 | Intersil (Harris) | MPY100 | F/E |
| HI-506 | Harris Semiconductor | MPC16 | P/P | IH5108 | Harris | MPC8 | P/P |
| HI-506 | Harris | MPC506 | P/P | 1H5108 | Harris | MPC801 | P/P |
| Hl-507 | Harris | MPC507 | P/P | H5108 | Intersil (Harris) | MPC508 | P/P |
| HI-507 | Harris | MPC8 | P/P | IH5110-15 | Intersil (Harris) | SHC298AM | C/P |
| Hl-508 | Harris | MPC508 | P/P | IH5208 | Harris | MPC4 | P/P |
| HI-508 | Harris | MPC8 | P/P | 1H5208 | Harris | MPC801 | P/P |
| HI-508 | Maxim | MPC508 | P/P | IH5208 | Intersil (Harris) | MPC507 | P/P |
| H-509 | Harris | MPC509 | P/P | 1H6108 | Harris | MPC8 | P/P |
| H1-5127 | Harris | OPA27 | P/E | 1H6108 | Harris | MPC801 | P/P |
| H-5137 | Harris | OPA37 | P/E | IH6108 | Intersil (Harris) | MPC508 | P/P |
| HI-516 | Harris | MPC800 | P/P | 1H6116 | Harris | MPC800 | P/P |
| Hl-516 | Harris | MPC800KG | P/P | IH6116 | Intersil (Harris) | MPC506 | P/P |
| H-518 | Harris | MPC801KG | P/P | IH6216 | Harris | MPC8 | P/P |
| H1-546-5 | Harris | MPC16S | P/P | IH6216 | Intersil (Harris) | MPC507 | P/P |

EBe

For Immediate Assistance, Contact Your Local Salesperson

| Competitor and Part Number |  | Burr-Brown Part Number | Pin <br> Compatibility | Competitor and Part Number |  | Burr-Brown Part Number | Pin <br> Compatibility |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LF11508 | National Semiconductor | MPC508 | P/P | LH740A | National Semiconductor | OPA121KM | P/P |
| LF11509 | National Semiconductor | MPC509 | P/P | LM101A | LTC | OPA27GJ | C/P |
| LF13741 | National Semiconductor | OPA121KM | P/P | LM101A | National Semiconductor | OPA27GJ | C/P |
| LF155A | LTC | OPA606KM | F/E | LM107 | LTC | OPA177GP | C/P |
| LF155A | National Semiconductor | OPA606KM | F/E | LM107 | National Semiconductor | OPA177GP | C/P |
| LF156A | LTC | OPA606KM | F/E | LM112 | LTC | OPA27EJ | C/P |
| LF156A | National Semiconductor | OPA606KM | F/E | LM112 | National Semiconductor | OPA27EJ | C/P |
| LF157A | National Semiconductor | OPA606KM | F/E | LM118 | Harris | 3507J | C/P |
| LF198 | National Semiconductor | SHC298AM | P/P | LM118 | LTC | 3507 | C/P |
| LF198 | Texas Instruments | SHC298 | P/P | LM118 | National Semiconductor | 3507J | C/P |
| LF298 | National Semiconductor | SHC298 | P/P | LM11C | Motorola | OPA602 | P/E |
| LF351 | Motorola | OPA604 | P/E | LM12 | National Semiconductor | OPA541AM | C/P |
| LF351 | Motorola | OPA604 | P/E | LM131 | National Semiconductor | VFC32BM | C/P |
| LF351 | National Semiconductor | OPA156AM | P/P | LM143 | National Semiconductor | OPA445BM | C/P |
| LF353 | Harris | OPA2111AM | P/P | LM144 | National Semiconductor | OPA445BM | C/P |
| LF353 | Motorola | OPA2111 | P/P | LM1558 | National Semiconductor | OPA2111AM | C/P |
| LF353 | National Semiconductor | OPA2111AM | P/P | LM158A | National Semiconductor | OPA2111AM | C/P |
| LF355 | LTC | OPA121 | P/E | LM163 | National Semiconductor | INA101AM | F/E |
| LF356 | LTC | OPA121 | P/E | LM185 | LTC | REF1004 | F/E |
| LF356 | Motorola | OPA602 | P/E | LM208 | Intersil (Harris) | ISO212JP | C/P |
| LF357 | Motorola | OPA637 | C/P | LM2904 | National Semiconductor | OPA2111AM | C/P |
| LF398A | National Semiconductor | SHC298AM | P/P | LM307 | Motorola | OPA77 | P/P |
| LF398 | National Semiconductor | SHC298AM | P/P | LM318 | LTC | 3507 | C/P |
| LF398 | Texas Instruments | SHC298 | P/P | LM324 | National Semiconductor | OPA1013 | C/P |
| LF400C | National Semiconductor | OPA606KM | F/E | LM331 | National Semiconductor | VFC32BM | C/P |
| LF411 | National Semiconductor | OPA602AM | P/P | LM334 | National Semiconductor | REF200AM | C/P |
| LF412A | National Semiconductor | OPA2111AM | F/E | LM343 | National Semiconductor | OPA445BM | C/P |
| LF412 | National Semiconductor | OPA2111 | P/P | LM358 | Motorola | OPA1013 | C/P |
| LF441 | Motorola | OPA606 | P/E | LM358 | National Semiconductor | OPA2111AM | C/P |
| LF442A | National Semiconductor | OPA2111AM | F/E | LM363 | National Semiconductor | INA101HP | F/E |
| LF444A | National Semiconductor | OPA404AG | P/P | LM607 | National Semiconductor | OPA27GJ | C/P |
| LH0002 | National Semiconductor | 3553AM | C/P | LM6125 | National Semiconductor | BUF634 | C/P |
| LH0003 | National Semiconductor | 3507J | C/P | LM627 | National Semiconductor | OPA627 | P/P |
| LH0004 | National Semiconductor | 3580J | C/P | LM6361 | National Semiconductor | 3507 | F/E |
| LH0005 | National Semiconductor | OPA605AM | C/P | LM637 | National Semiconductor | OPA637 | P/P |
| LH0021 | National Semiconductor | 3571 | C/P | LM675 | National Semiconductor | OPA511AM | C/P |
| LH0022 | National Semiconductor | OPA121KM | P/P | LM709A | National Semiconductor | 3507J | C/P |
| LH0023 | National Semiconductor | SHC298AM | C/P | LM725A | National Semiconductor | OPA27EJ | C/P |
| LH0024 | National Semiconductor | 3551 J | F/E | LM747A | National Semiconductor | OPA2111AM | C/P |
| LH0032 | National Semiconductor | OPA605AM | C/P | LM748 | National Semiconductor | OPA27EJ | C/P |
| LH0033 | National Semiconductor | OPA633KP | F/E | LM833 | Motorola | OPA2107 | C/P |
| LH0036 | National Semiconductor | INA114 | C/P | LM837 | National Semiconductor | OPA404AG | C/P |
| LH0038 | National Semiconductor | INA114 | C/P | LMC660 | National Semiconductor | OPA404AG | C/P |
| LH0042 | National Semiconductor | OPA121KM | P/P | LT1001CN8 | LTC | OPA177GP | P/P |
| LH0043 | National Semiconductor | SHC298AM | C/P | LT1001 | LTC | OPA27GJ | F/E |
| LH0044 | National Semiconductor | OPA27GJ | F/E | LT1002 | LTC | OPA2111AM | C/P |
| LH0052 | National Semiconductor | OPA111AM | P/P | LT1004 | LTC | REF1004 | P/P |
| LH0053 | National Semiconductor | SHC5320KH | C/P | LT1007 | LTC | OPA27GJ | P/P |
| LH0053 | National Semiconductor | SHC85 | C/P | LT1010 | Linear Technology | BUF634 | C/P |
| LH0063 | National Semiconductor | 3553AM | F/E | LT1010 | LTC | OPA633KP | C/P |
| LH0070 | LTC | REF10 | C/P | LT1013 | LTC | OPA1013ACH | P/P |
| LH0084 | National Semiconductor | PGA200AG | F/E | LT1013 | Texas Instruments | OPA1013 | P/P |
| LH0086 | National Semiconductor | PGA102AG | F/E | LT1014 | LTC | OPA404AG | C/P |
| LH0091 | National Semiconductor | 4341 | C/P | LT1019 | LTC | REF10JM | C/P |
| LH0094 | National Semiconductor | 4302 | F/E | LT1021 | LTC | REF102AM | P/P |
| LH0101 | Maxim | OPA541AM | C/P | LT1022 | LTC | OPA606KM | P/P |
| LH0101 | National Semiconductor | OPA541AM | C/P | LT1023 | LTC | OPA606KM | C/P |
| LH2011 | National Semiconductor | OPA2111AM | C/P | LT1024 | LTC | OPA2111AM | C/P |
| LH2101A | National Semiconductor | OPA2111AM | C/P | LT1025 | LTC | OPA603 | C/P |
| LH2108A | LTC | OPA2111AM | C/P | LT1027 | LTC | REF02 | C/P |
| LH2108A | National Semiconductor | OPA2111AM | C/P | LT1028 | LTC | OPA27GJ | C/P |
| LH4001 | National Semiconductor | OPA633KP | C/P | LT1031 | LTC | REF10 | C/P |


| Competitor and Part Number |  | Burr-Brown <br> Part Number | Pin <br> Compatibility | Competitor and Part Number |  | Burr-Brown Part Number | Pin <br> Compatibility |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LT1037 | LTC | OPA37GJ | P/P | MN5291 | Micro Networks | ADC76JG | C/P |
| LT1055 | LTC | OPA606KM | P/P | M ${ }^{\text {56 }} 10$ | Micro Networks | ADC84KG-12 | F/E |
| LT1056 | LTC | OPA606KM | P/P | MN574A | Micro Networks | ADC574AJH | P/P |
| LT1057 | LTC | OPA2111AM | C/P | MN7100 | Micro Networks | SDM872JH | F/E |
| LT1058 | LTC | OPA404AG | F/E | MN7130 | Micro Networks | SDM862JH | F/E |
| LT1117 | LTC | REG1117 | P/P | MN7150 | Micro Networks | SDM873JH | F/E |
| LT118A | LTC | 3507J | F/E | MNADC80 | Micro Networks | ADC80AG-12 | P/P |
| LT1223 | LTC | OPA623 | C/P | MNADC84 | Micro Networks | ADC84KG-12 | P/P |
| LT581 | LTC | REF10 | C/P | MNADC85 | Micro Networks | ADC85H-12 | P/P |
| LTC1272 | LTC | ADS7800 | C/P | MNADC87 | Micro Networks | ADC87H-12 | P/P |
| LTC1278 | LTC | ADS7810 | C/P | MNDAC80 | Micro Networks | DAC80-CBI-V | P/P |
| MAX195 | Maxim | ADS7809 | C/P | MNDAC85 | Micro Networks | DAC85H-CBI-V | P/P |
| MAX310 | Maxim | MPC100AP | C/P | MNDAC87 | Micro Networks | DAC87H-CBI-V | P/P |
| MAX311 | Maxim | MPC100AP | C/P | MNDAC88 | Micro Networks | DAC811AH | F/E |
| MAX358 | Maxim | MPC508 | P/P | MP574 | Micro Power Systems | ADC574AJH | P/P |
| MAX359 | Maxim | MPC509 | P/P | MP6812 | Analogic | SDM863JH | F/E |
| MAX450 | Maxim | MPC100AP | C/P | MP7506 | Micro Power Systems | MPC16 | P/P |
| MAX453 | Maxim | MPC100AP | C/P | MP7506 | Micro Power Systems | MPC506 | P/P |
| MAX454 | Maxim | MPC100AP | F/E | MP7507 | Micro Power Devices | MPC8 | P/P |
| MAX456 | Maxim | MPC100AP | C/P | MP7507 | Micro Power Systems | MPC507 | P/P |
| MAX543 | Maxim | DAC8043 | P/P | MP7508 | Micro Power Devices | MPC8 | P/P |
| MAX7528 | Maxim | DAC7528 | P/P | MP7508 | Micro Power Systems | MPC508 | P/P |
| MAX7537 | Maxim | DAC7801KP | F/E | MP7509 | Micro Power Devices | MPC4 | P/P |
| MAX7547 | Maxim | DAC7802KP | F/E | MP7509 | Micro Power Systems | MPC509 | P/P |
| MC1456 | Motorola | OPA2604 | C/P | MP7531 | Micro Power Systems | DAC7541AJP | P/P |
| MC1458 | Motorola | OPA2604 | C/P | MP7541A | Micro Power Systems | DAC7541AJP | P/P |
| MC1595 | Motorola | MPY600AP | C/P | MP7542 | Micro Power Systems | DAC7545AH | C/P |
| MC1596 | Motorola | MPY600AP | C/P | MP7545 | Micro Power Systems | DAC7541AJP | P/P |
| MC1741 | Motorola | OPA177 | P/P | MP7616 | Micro Power Systems | DAC703KH | C/P |
| MC1747 | Motorola | OPA1013 | C/P | MP7621 | Micro Power Systems | DAC7541AJP | P/P |
| MC34001 | Motorola | OPA602 | P/P | MP7622 | Micro Power Systems | DAC7545AH | C/P |
| MC34002 | Motorola | OPA2604 | C/P | MP7623 | Micro Power Systems | DAC7541AJP | P/P |
| MC34080 | Motorola | OPA602 | C/P | MP8014 | Analogic | ADC76JG | F/E |
| MC34080 | Motorola | OPA606 | C/P | MP8016 | Analogic | ADC76JG | F/E |
| MC34081 | Motorola | OPA602 | P/P | MP8116 | Analogic | DAC729.JH | F/E |
| MC34082 | Motorola | OPA2604 | C/P | MP9331-16 | Micro Power Systems | DAC709KH | F/E |
| MC34083 | Motorola | OPA2107 | P/P | MP9377-16 | Micro Power Systems | DAC707KH | F/E |
| MC34181 | Motorola | OPA111 | F/E | MP1814 | Analogic | DAC70BH-COB-I | F/E |
| MC34182 | Motorola | OPA2111 | C/P | MP1914 | Analogic | DAC70BH-COB-I | F/E |
| MC3458 | Motorola | OPA1013 | C/P | MUX08 | Analog Devices | MPC8 | C/P |
| MC4558 | Motorola | OPA2604 | C/P | MUX08 | PMI (Analog Devices) | M MPC50̂ | fir |
| MDAS-16 | Datel | SDM872JG | C/P | MUX16 | Analog Devices | MPC16 | P/P |
| MDAS-8D | Datel | SDM873JH | F/E | MUX16 | PMI (Analog Devices) | MPC506 | P/P |
| MN0300A | Micro Networks | SHC804BM | F/E | MUX24 | PMI (Analog Devices) | MPC4 | P/P |
| M 22020 | Micro Networks | PGA102AG | C/P | MUX24 | PMI (Analog Devices) | MPC509 | P/P |
| M 3210 | Micro Networks | DAC71-COB-V | P/P | MUX28 | Analog Devices | MPC8 | C/P |
| MN3300 | Micro Networks | DAC71-COB-V | P/P | MUX28 | PMI (Analog Devices) | MPC507 | P/P |
| M N3310 | Micro Networks | DAC703KH | P/P | MX-1606 | Datel | MPC506 | P/P |
| M 36660 | Micro Networks | DAC811AH | C/P | MX-808 | Datel | MPC508 | P/P |
| MN375 | Micro Networks | SHC804BM | F/E | MX-818 | Datel | MPC801KG | P/P |
| MN376 | Micro Networks | SHC804BM | F/E | MX1606 | Datel | MPC16 | P/P |
| MN379 | Micro Networks | SHC600BH | F/E | MX1616 | Datel | MPC800 | P/P |
| MN3850 | Micro Networks | DAC85H-CBI-V | P/P | MX1616 | Datel | MPC800KG | P/P |
| MN3860 | Micro Networks | DAC811AH | F/E | MX808 | Datel | MPC508 | P/P |
| MN5200 | Micro Networks | ADC84KG-12 | FIE | MX808 | Datel | MPC8S | P/P |
| M ${ }^{\text {5 } 210-14 ~}$ | Micro Networks | ADC84KG-12 | F/E | MX818 | Datel | MPC801 | P/P |
| MN5245 | Micro Networks | ADC80AG-12 | F/E | MXD-409 | Datel | MPC509 | P/P |
| M N5246 | Micro Networks | ADC601JG | F/E | MXD-807 | Datel | MPC507 | P/P |
| M ${ }^{\text {5248 }}$ | Micro Networks | ADC601 | P/P | MXD409 | Datel | MPC4 | P/P |
| MN5280 | Micro Networks | ADC71JG | C/P | MXD409 | Datel | MPC509 | P/P |
| MN5282 | Micro Networks | ADC71JG | C/P | MXD807 | Datel | MPC507 | P/P |
| M 55290 | Micro Networks | ADC76JG | C/P | MXD807 | Datel | MPC8 | P/P |


| Competitor and Part Number |  | Burr-Brown <br> Part Number | Pin <br> Compatibility | Competitor and Part Number |  | Burr-Brown <br> Part Number | Pin <br> Compatibility |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NE5532 | Signetics | OPA2604 | P/P | OP-420 | PMI (Analog Devices) | OPA404AG | C/P |
| NE5534 | Signetics | OPA604 | P/P | OP-421 | PMI (Analog Devices) | OPA404AG | C/P |
| OMA2541 | Omnirel | OPA2541 | P/P | OP-42 | PMI (Analog Devices) | OPA101 | C/P |
| OMA501 | Omnirel | OPA501 | P/P | OP-42 | PMI (Analog Devices) | OPA602AM | F/E |
| OMA502 | Omnirel | OPA502 | P/P | OP-43 | PMI (Analog Devices) | OPA111AM | F/E |
| OMA511 | Omnirel | OPA511 | P/P | OP-44 | PMI (Analog Devices) | OPA602AM | C/P |
| OMA512 | Omnirel | OPA512 | P/P | OP-470 | PMI (Analog Devices) | OPA404AG | C/P |
| OMA541 | Omnirel | OPA541M | P/P | OP-47 | Raytheon | OPA37GJ | F/E |
| MP7610AN | MicroPower Systems | DAC7610P | P/P | OP-50 | PMI (Analog Devices) | OPA27GJ | C/P |
| MP7610AS | MicroPower Systems | DAC7610U | P/P | OP-77 | PMI (Analog Devices) | OPA77EZ | P/P |
| MP7610BN | MicroPower Systems | DAC7610PB | P/P | OP-80 | PMI (Analog Devices) | OPA128JM | F/E |
| MP7610BS | MicroPower Systems | DAC7610UB | P/P | OP-80 | PMI (Analog Devices) | OPA128JM | F/E |
| MP7611AE | MicroPower Systems | DAC7611U | P/P | OP07 | LTC | OPA177 | P/E |
| MP7611BE | MicroPower Systems | DAC7611UB | P/P | OP471 | PMI (Analog Devices) | OPA404 | F/E |
| MP7612AN | MicroPower Systems | DAC7612P | P/P | PA01 | Apex | OPA511AM | P/P |
| MP7612AS | MicroPower Systems | DAC7612U | P/P | PA02 | Apex | OPA541AM | C/P |
| MP7612BN | MicroPower Systems | DAC7612PB | P/P | PA07 | Apex | OPA512BM | C/P |
| MP7612BS | MicroPower Systems | DAC7612UB | P/P | PA08 | Apex | 3583JM | C/P |
| MP7613AE | MicroPower Systems | DAC7613U | P/P | PA10 | Apex | OPA512BM | F/E |
| MP7613BE | MicroPower Systems | DAC7613UB | P/P | PA11 | Apex | OPA511AM | P/P |
| OP-01 | PMI (Analog Devices) | OPA606KM | C/P | PA12A | Apex | OPA512SM | P/P |
| OP-04 | PMI (Analog Devices) | OPA2111AM | C/P | PA12 | Apex | OPA502 | P/P |
| OP-05 | LTC | OPA27GJ | F/E | PA12 | Apex | OPA512BM | P/P |
| OP-05 | PMI (Analog Devices) | OPA27GJ | F/E | PA25 | Apex | OPA2541 | C/P |
| OP-05 | Raytheon/LTC | OPA27GJ | F/E | PA51 | Apex | OPA501AM | P/P |
| OP-05 | Raytheon | OPA27GJ | F/E | PA61 | Apex | OPA512BM | C/P |
| OP-06 | PMI (Analog Devices) | OPA37GJ | C/P | PA73 | Apex | 3573AM | P/P |
| OP-07 | LTC | OPA177GZ | P/P | PA80 | Apex | 3580J | P/P |
| OP-07 | PMI (Analog Devices) | OPA177GZ | P/P | PA81 | Apex | 3581J | P/P |
| OP-07 | Raytheon/LTC | OPA177GZ | P/P | PA82 | Apex | 3582J | P/P |
| OP-07 | Raytheon | OPA177GZ | P/P | PA83 | Apex | 3583JM | P/P |
| OP-08 | PMI (Analog Devices) | OPA111AM | C/P | PA84 | Apex | 3584JM | P/P |
| OP-10 | PMI (Analog Devices) | OPA2111AM | C/P | PM155A | PMI (Analog Devices) | OPA156AM | P/P |
| OP-111 | PMI (Analog Devices) | OPA111AM | P/P | PM156A | PMI (Analog Devices) | OPA156AM | P/P |
| OP-14 | PMI (Analog Devices) | OPA2111AM | C/P | PM157A | PMI (Analog Devices) | OPA606KM | F/E |
| OP-15 | LTC | OPA606KM | P/P | PM2108A | PMI (Analog Devices) | OPA2111AM | C/P |
| OP-15 | PMI (Analog Devices) | OPA606KM | P/P | PM725 | PMI (Analog Devices) | OPA27GJ | F/E |
| OP-16 | LTC | OPA606KM | P/P | PM747 | PMI (Analog Devices) | OPA2111AM | C/P |
| OP-16 | PMI (Analog Devices) | OPA606KM | P/P | PM7541 | PMI (Analog Devices) | DAC7541AJP | P/P |
| OP-177 | PMI (Analog Devices) | OPA177GP | P/P | PM7545 | PMI (Analog Devices) | DAC7545AH | P/P |
| OP-17 | LTC | OPA606KM | F/E | PM8012 | PMI (Analog Devices) | DAC7545AH | F/E |
| OP-17 | PMI (Analog Devices) | OPA606KM | F/E | RC1458 | Raytheon | OPA2111AM | C/P |
| OP-200 | PMI (Analog Devices) | OPA1013 | C/P | RC2041 | Raytheon | OPA2111AM | C/P |
| OP-207 | PMI (Analog Devices) | OPA2111AM | C/P | RC2043 | Raytheon | OPA2111AM | C/P |
| OP-215 | PMI (Analog Devices) | OPA2111AM | C/P | RC4136 | Raytheon | OPA404AG | C/P |
| OP-220 | PMI (Analog Devices) | OPA1013 | C/P | RC4153 | Raytheon | VFC320BM | C/P |
| OP-220 | PMI (Analog Devices) | OPA2111AM | C/P | RC4156 | Raytheon | OPA404AG | C/P |
| OP-221 | PMI (Analog Devices) | OPA2111AM | C/P | RC4558 | Raytheon | OPA2111AM | C/P |
| OP-227 | LTC | OPA2111AM | C/P | RC4559 | Raytheon | OPA2111AM | C/P |
| OP-227 | PMI (Analog Devices) | OPA2111AM | C/P | RC4560 | Raytheon | OPA2111AM | C/P |
| OP-237 | LTC | OPA2111AM | C/P | RC4562 | Raytheon | OPA2111AM | C/P |
| OP-260 | PMI (Analog Devices) | OPA603AP | C/P | RC4739 | Raytheon | OPA2111AM | C/P |
| OP-275 | PMI (Analog Devices) | OPA2604 | F/E | RC5532 | Raytheon | OPA2111AM | C/P |
| OP-27 | PMI (Analog Devices) | OPA27GJ | P/P | RC5534 | Raytheon | OPA37GJ | F/E |
| OP-27 | Raytheon | OPA27GJ | P/P | RC714 | Raytheon | OPA27GJ | P/P |
| OP-285 | PMI (Analog Devices) | OPA2107 | F/E | RC747 | Raytheon | OPA2111AM | C/P |
| OP-297 | PMI (Analog Devices) | OPA1013 | C/P | REF-01 | LTC | REF102AM | F/E |
| OP-37 | PMI (Analog Devices) | OPA37GJ | P/P | REF01 | Maxim | REF102AM | P/P |
| OP-37 | Raytheon | OPA37GJ | P/P | REF01 | PMI (Analog Devices) | REF102AM | P/P |
| OP-400 | PMI (Analog Devices) | OPA404AG | C/P | REF02AH | LTC | REF02RM | P/P |
| OP-41 | PMI (Analog Devices) | OPA103 | F/E | REF02AJ | Analog Devices | REF02RM | P/P |
| OP-41 | PMI (Analog Devices) | OPA111AM | F/E | REF02AJ | Maxim | REF02RM | P/P |


| Competitor and Part Number |  | Burr-Brown Part Number | Pin <br> Compatibility | Competitor and Part Number |  | Burr-Brown Part Number | Pin <br> Compatibility |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REF02CCSA | Maxim | REF02AU | P/P | SMP-10 | PMI (Analog Devices) | SHC298AM | F/E |
| REF02CH | LTC | REF02AM | P/P | SMP-11 | PMI (Analog Devices) | SHC298AM | F/E |
| REF02CJ8 | LTC | REF02AG | P/P | SMP-81 | PMI (Analog Devices) | SHC5320KH | C/P |
| REF02CJ | Analog Devices | REF02AM | P/P | SP9345 | Sipex | DAC4813 | F/E |
| REF02CJ | Analog Devices | REF02AM | P/P | SP7920 | SPT | ADS605 | C/P |
| REF02CJ | Maxim | REF02AM | P/P | SSM-2015 | PMI (Analog Devices) | INA103AG | F/E |
| REF02CN8 | LTC | REF02AP | P/P | SSM-2016 | PMI (Analog Devices) | INA103AG | F/E |
| REF02CP | Analog Devices | REF02BP | P/P | SSM-2017 | PMI (Analog Devices) | INA103AG | F/E |
| REF02CP | Maxim | REF02BP | P/P | SSM-2141 | Analog Devices | INA105 | P/P |
| REF02CS | Analog Devices | REF02BU | P/P | TDC1012 | PMI (Analog Devices) | DAC65JP | F/E |
| REF02CZ | Analog Devices | REF02AG | P/P | TEA2114 | Thomson | MPC100AP | C/P |
| REF02CZ | Maxim | REF02AG | P/P | TEA6415 | Thomson | MPC100AP | C/P |
| REF02DCSA | Maxim | REF02AU | P/P | THA-0523 | DDC | SHC804BM | P/P |
| REF02DH | LTC | REF02AM | P/P | THC1201 | TRW | ADC603JH | F/E |
| REF02DJ8 | LTC | REF02AG | P/P | TL071 | Texas Instruments | OPA604 | P/E |
| REF02DJ | Analog Devices | REF02AM | P/P | TL072 | Texas instruments | OPA2604 | P/E |
| REF02DJ | Maxim | REF02AM | P/P | TL072 | Texas Instruments | OPA2604 | P/E |
| REF02DN8 | LTC | REF02AP | P/P | TL081 | Motorola | OPA604 | P/P |
| REFO2DP | Analog Devices | REF02AP | P/P | TL082 | Texas Instruments | OPA2604 | P/P |
| REF02DP | Maxim | REF02AP | P/P | TL084 | Texas Instruments | OPA404KP | P/P |
| REFO2DZ | Analog Devices | REF02AG | P/P | TL087 | Texas Instruments | OPA604 | F/E |
| REF02DZ | Maxim | REF02AG | P/P | TL088 | Texas Instruments | OPA604 | F/E |
| REF02EH | LTC | REF02CM | P/P | TLO71 | Motorola | OPA604 | P/P |
| REF02EH | LTC | REF02CM | P/P | TLO72 | Motorola | OPA2107 | C/P |
| REF02EJ8 | LTC | REF02BG | P/P | TP4002 | Teledyne-Philbrick | DAC71-COB-V | F/E |
| REF02EJ | Analog Devices | REF02CM | P/P | TP4855 | Teledyne-Philbrick | SHC803BM | F/E |
| REF02EJ | Maxim | REF02CM | P/P | TP4860 | Teledyne-Philbrick | SHC804BM | P/P |
| REF02EN8 | LTC | REF02BP | P/P | TPADC85 | Teledyne-Philbrick | ADC85H-12 | P/P |
| REF02EZ | Analog Devices | REF02BG | P/P | TPADC87 | Teledyne-Philbrick | ADC87H-12 | P/P |
| REF02EZ | Maxim | REF02BG | P/P | VA033 | VTC | OPA633KP | P/P |
| REF02HCSA | Maxim | REF02BU | P/P | VLN-3755 | Sprague | OPA2541AM | C/P |
| REF02HH | LTC | REF02BM | P/P | ZAD354 | Zeltex | DAC71-C0B-V | F/E |
| REF02HJ8 | LTC | REF02BG | P/P | ZAD7100 | Zeltex | ADC80AG-12 | F/E |
| REF02HJ | Analog Devices | REF02BM | P/P | ZAD7400 | Zeltex | ADC76JG | F/E |
| REF02HJ | Analog Devices | REF02BM | P/P | ZAD8000 | Zeltex | DAC70BH-COB-I | F/E |
| REF02HJ | Maxim | REF02BM | P/P | ZD354 | Zeltex | DAC71-COB-V | F/E |
| REF02H | LTC | REF02SM | P/P | ZD364 | Zeltex | DAC71-COB-V | F/E |
| REF02HN8 | LTC | REF02BP | P/P | ZD384 | Zeltex | DAC71-C0B-V | F/E |
| REF02HP | Analog Devices | REF02BP | P/P | ZD394 | Zeltex | DAC71-COB-V | F/E |
| REFORHP | Maxim | REF02BP | P/P | ZDA160 | Zeltex | DAC729.JH | F/E |
| REF02HZ | Analog Devices | REF02BG | P/P | VC5601DWP | Unitrode | REG5601 | P/P |
| REF02HZ | Maxim | REF02BG | P/P |  |  |  |  |
| REF02J | Analog Devices | REF02SM | P/P |  |  |  |  |
| REF02J | Maxim | REF02SM | P/P |  |  |  |  |
| REF02 |  | REF02 | P/P |  |  |  |  |
| REF05 |  | REF05 | P/P |  |  |  |  |
| REF10 | Micro Power Systems | REF10KM | P/P |  |  |  |  |
| REF10 | PMI (Analog Devices) | REF10KM | P/P |  |  |  |  |
| SHA1A | Analog Devices | SHC85 | F/E |  |  |  |  |
| SHA21 | Analog Devices | SHC803BM | F/E |  |  |  |  |
| SHA2A-5A | Analog Devices | SHC804BM | F/E |  |  |  |  |
| SHC85 | Analog Devices | SHC85 | P/P |  |  |  |  |
| SHM-20 | Datel | SHC5320KH | P/P |  |  |  |  |
| SHM-4860 | Datel | SHC804BM | P/P |  |  |  |  |
| SHM-6 | Datel | SHC5320KH | C/P |  |  |  |  |
| SHM-9 | Datel | SHC5320KH | C/P |  |  |  |  |
| SHM-HU | Datel | SHC804BM | C/P |  |  |  |  |
| SHM-IC-1 | Datel | SHC298AM | C/P |  |  |  |  |
| SHM-LM-2 | Datel | SHC298AM | P/P |  |  |  |  |
| SHM360 | Datel | SHC600 | F/E |  |  |  |  |
| SHM361 | Datel | SHC601BH | F/E |  |  |  |  |
| SM5813 | NPC | DF1700 | P/P |  |  |  |  |

## Appendix C

Tape and Reel Specifications

For users of automatic pick and place equipment, surface mount devices are available in embossed carrier tape and reel.
Burr-Brown uses the highest quality materials available in its Tape and Reel packaging. The documented packaging process meets EIA481-A requirements.
The following illustrates tape sizes, mechanical orientation (polarization), quantity per 13 " reel and reel dimensions.
Use Table I to determine tape and reel sizes and quantities.

| PACKAGE <br> NUMBER <br>  <br> PU $^{\prime}$ | TAPE WIDTH <br> W (mm) | PART PITCH <br> P (mm) | DEVICES PER <br> $\mathbf{1 3}^{\prime \prime}$ Reel |
| :---: | :---: | :---: | :---: |
| 178 | 24 | 16 | 1000 |
| 182 | 12 | 8 | 2500 |
| 211 | 16 | 12 | 1000 |
| 217 | 24 | 12 | 1000 |
| 219 | 24 | 16 | 1000 |
| 221 | 24 | 12 | 1000 |
| 235 | 16 | 8 | 2500 |
| 239 | 24 | 12 | 1000 |
| 248 | 24 | 12 | 1000 |
| 311 | 12 | 8 | 2500 |

NOTE: (1) Package number for any Burr-Brown product can be found in each product data sheet in the table titled, "Package Information".
TABLE I.


FIGURE 1.

= $=$

For Immediate Assistance, Contact Your Local Salesperson


FIGURE 3.


FIGURE 4.

| TAPE SIZE | A MAX | B MAX | C | D MIN | N MIN | G | T MAX |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 mm | 330 mm | 1.5 mm | $13.0 \pm 0.20 \mathrm{~mm}$ | 20.2 mm | 50 mm | $12.4+1.0$ <br> $(-0.0 \mathrm{~mm})$ | 18.4 mm |
| 16 mm | 360 mm | 1.5 mm | $13.0 \pm 0.20 \mathrm{~mm}$ | 20.2 mm | 50 mm | $16.4+1.0$ <br> $(-0.08 \mathrm{~mm})$ | 22.4 mm |
| 24 mm |  |  |  |  | 50.2 mm | 50 mm | $24.4+1.0$ |
| $(-0.00 \mathrm{~mm})$ | 30.4 mm |  |  |  |  |  |  |

TABLE II.

## Appendix D

Package Drawings (Mechanicals)



## Package Number 003 - 14-Pin



|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| A | .790 | .810 | 20.07 | 20.57 |  |
| B | .490 | .510 | 12.45 | 12.95 |  |
| C | .190 | .260 | 4.83 | 6.60 |  |
| D | .018 | .021 | 0.46 | 0.53 |  |
| G | 100 BASIC |  | 2.54 BASIC |  |  |
| H | .080 | .115 | 2.03 |  | 2.92 |
| K | .130 | .300 | 3.30 |  | 7.62 |
| L | .300 BASIC |  | 7.62 BASIC |  |  |
| R | .080 | .115 | 2.03 |  | 2.92 |

NOTE: Leads in true position within 0.10" (. 25 mm ) R @ MMC at seating plane.
Pin numbers shown for reference only. Numbers may not be marked on package.



Package Number 006-2 - 8-Pin Plastic Single-Wide DIP with Gull Wing Leads


Or, Call Customer Service at 1-800-548-6132 (USA Only)

Package Number 006-3 - 8-Pin Plastic Single-Wide DIP


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| $A^{(3)}$ | - | . 210 | - | 5.33 |
| $\mathrm{A}_{1}{ }^{(3)}$ | . 015 | - | 0.38 | - |
| $\mathrm{A}_{2}$ | . 115 | . 195 | 2.92 | 4.95 |
| B | . 014 | . 025 | 0.36 | 0.635 |
| B1 | . 045 | . 070 | 1.14 | 1.78 |
| C | . 008 | . 015 | 0.20 | 0.38 |
| $D^{(4)}$ | . 348 | . 430 | 8.84 | 10.92 |
| D1 | . 005 | - | 0.13 | - |
| $\mathrm{E}^{(5)}$ | . 300 | . 325 | 7.62 | 8.26 |
| $\mathrm{E}_{1}{ }^{(4)}$ | . 240 | 280 | 6.10 | 7.11 |
| e | . 100 BASIC |  | 2.54 BASIC |  |
| $e^{(5)}$ | . 300 BASIC |  | 7.63 BASIC |  |
| $\mathrm{eB}^{(6)}$ | - | . 430 | - | 10.92 |
| $L^{(3)}$ | . 115 | . 160 | 2.92 | 4.06 |
| $\mathrm{N}^{(7)}$ | 8 |  | 8 |  |

NOTES: (1) Controlling dimension: Inch. In case of conflict between the English and metric dimensions, the inch dimensions control.
(2) Dimensioning and tolerancing per ANSI Y14.5M-1982.
(3) Dimensions $\mathrm{A}, \mathrm{A} 1$, and L are measured with the package seated in JEDEC seating plane gauge GS-3.
(4) D and E1 dimensions for plastic packages do not include moldflash or protrusions. Mold flash or protrusions shall not exceed .010 inch ( 0.25 mm ).
(5) E and eA measured with the leads constrained to be perpendicular to plane $T$.
(6) eB is measured at the lead tips with the leads unconstrained.
(7) N is the maximum number of terminal positions.
(8) Corner leads ( $1,4,5$, and 8 ) may be configured as shown in Figure 2.
(9) For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package center-lines.

Package Number 007 - TO-100 Package


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | .335 | .370 | 8.51 | 9.40 |
| B | .305 | .335 | 7.75 | 8.51 |
| C | .165 | .185 | 4.19 | 4.70 |
| D | .016 | .021 | 0.41 | 0.53 |
| E | .010 | .040 | 0.25 | 1.02 |
| F | .010 | .040 | 0.25 | 1.02 |
| G | .230 BASIC | 5.84 BASIC |  |  |
| H | .028 | .034 | 0.71 | 0.86 |
| J | .029 | .045 | 0.74 | 1.14 |
| K | .500 | - | 12.70 | - |
| L | .120 | .160 | 3.05 | 4.06 |
| M | $36^{\circ}$ BASIC | $36^{\circ}$ BASIC |  |  |
| N | .110 | .120 | 2.79 |  |

NOTE: Leads in true position within 0.01 " $(0.25 \mathrm{~mm}) R$ at MMC at seating plane. Pin numbers shown for reference only.

Package Number 010 - 14-Pin Plastic Single Wide DIP


|  | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{A}^{(3)}$ | - | .210 | - | 5.33 |  |  |
| $\mathrm{~A}_{1}(3)$ | .015 | - | 0.38 | - |  |  |
| $\mathrm{A}_{2}$ | .115 | .195 | 2.92 | 4.95 |  |  |
| $B$ | .014 | .022 | 0.36 | 0.56 |  |  |
| $\mathrm{~B}_{1}$ | .045 | .070 | 1.14 | 1.78 |  |  |
| $C$ | .008 | .015 | 0.20 | 0.38 |  |  |
| $\mathrm{D}^{(4)}$ | .725 | .795 | 18.42 | 20.19 |  |  |
| $\mathrm{D}_{1}$ | .005 | - | 0.13 | - |  |  |
| $\mathrm{E}^{(5)}$ | .300 | .325 | 7.62 | 8.26 |  |  |
| $\mathrm{E}_{1} 1^{(4)}$ | .240 | .280 | 6.10 | 7.11 |  |  |
| $e$ | .100 BASIC | 2.54 BASIC |  |  |  |  |
| $\mathrm{eA}^{(5)}$ | .300 BASIC | 7.63 BASIC |  |  |  |  |
| $\mathrm{eB}^{(6)}$ | - | .430 | - | 10.92 |  |  |
| $\mathrm{~L}^{(3)}$ | .115 | .160 | 2.92 |  |  |  |
| $\mathrm{~N}^{(7)}$ | 14 |  |  | 14 |  |  |

NOTES: (1) Controlling dimension: Inch. Incase of conflict between the English and metric dimensions, the inch dimensions control.
(2) Dimensioning and tolerancing per ANSI Y14.5M-1982.
(3) Dimensions $\mathrm{A}, \mathrm{A} \mathrm{t}$, and L are measuredwith the package seated in JEDEC seating plane gauge GS-3.
(4) D and E dimensions for plastic packages do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 inch $(0.25 \mathrm{~mm})$.
(5) E and ea measured with the leads constrained to be perpendicular to plane $T$.
(6) ев and ec are measured at the lead tips with the leads unconstrained. ec must be zero or greater.
(7) N is the maximum number of terminal positions.
(8) For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package center-lines.


Package Number 075 - 24-Pin


|  | INCHES |  | MILIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| A | 1.310 | 1.360 | 33.27 | 34.54 |  |
| B | .770 | .810 | 19.56 | 20.57 |  |
| C | .150 | .210 | 3.81 | 5.33 |  |
| D | .018 | .021 | 0.46 | 0.53 |  |
| F | .035 | .050 | 0.89 | 1.27 |  |
| G | .100 |  | BASIC | 2.54 BASIC |  |
| H | .110 | .130 | 2.79 | 3.30 |  |
| K | .150 | .250 | 3.81 |  | 6.35 |
| L | .600 BASIC |  | 15.24 BASIC |  |  |
| N | .002 | .010 | 0.05 | 0.25 |  |
| R | .085 | .105 | 2.16 | 2.67 |  |

NOTE: Leads in true position within .010" $(0.25 \mathrm{~mm})$ R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.

Package Number 077-32-Pin Omnipak


|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| A | 1.700 | 1.760 | 43.18 | 44.70 |  |
| B | 1.120 | 1.160 | 28.45 | 29.46 |  |
| C | .170 | .230 | 4.32 | 5.84 |  |
| D | .018 | .021 | 0.46 | 0.53 |  |
| F | .035 | .050 | 0.89 |  | 1.27 |
| G | 100 BASIC |  | 2.54 BASIC |  |  |
| H | .110 | .130 | 2.79 |  | 3.30 |
| K | .160 | .180 | 4.06 | 4.57 |  |
| L | .900 |  | BASIC | 22.86 BASIC |  |
| N | .002 | .010 | 0.05 | 0.25 |  |
| R | .110 | .130 | 2.79 | 3.30 |  |

NOTES: (1) Leads in true position within $.010^{\prime \prime}$ $(0.25 \mathrm{~mm}) R$ at MMC at seating plane.
(2) Pin numbers shown for reference only. Numbers may not be marked on package.

## Package Number 102 - 20-Lead ISO Omni




|  | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 1.080 | 1.120 | 27.43 | 28.45 |  |  |
| B | 1.080 | 1.120 | 27.43 | 28.45 |  |  |
| C | .235 | .285 | 5.97 | 7.24 |  |  |
| D | .018 | .021 | 0.46 | 0.53 |  |  |
| F | .035 | .050 | 0.89 |  |  |  |
| G | .100 BASIC | 2.54 BASIC |  |  |  |  |
| H | .100 BASIC |  | 2.54 BASIC |  |  |  |
| K | .150 | .350 | 3.81 |  |  |  |
| L | .900 BASIC |  | 82.86 BASIC |  |  |  |
| N | 002 |  | .010 | 0.05 |  | 0.25 |
| R | .100 BASIC | 2.54 BASIC |  |  |  |  |

NOTE: Leads in true position within 0.01 " ( 0.25 mm ) R at MMC at seating plane.Pin numbers shown for reference only. Numbers may not be marked on package.

Package Number 105 - 14-Pin DIP


|  | INCHES |  | MILIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| A | .790 | .810 | 20.07 | 20.57 |  |
| B | .490 | .510 | 12.45 | 12.95 |  |
| C | .190 | .260 | 4.83 | 6.60 |  |
| D | .018 | .021 | 0.46 |  | 0.53 |
| G | 100 |  | BASIC | 2.54 |  |
| BASIC |  |  |  |  |  |
| H | .080 | .115 | 2.03 |  | 2.92 |
| K | .230 | .300 | 30 |  | 7.62 |
| L | .300 |  | BASIC | 7.62 BASIC |  |
| R | .080 | .115 | 2.03 |  | 2.92 |

NOTE: Leads in true position within $.010^{\prime \prime}$ (. 25 mm ) R at MMC at seating plane.
Pin numbers shown for reference only. Numbers may not be marked on package.

Package Number 109-16-Lead, Ceramic Side-Braze DIP, 300 Row Spacing Hermetic DIP


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | . 105 | . 175 | 2.68 | 4.45 |
| A 1 | . 025 | . 055 | 0.64 | 1.40 |
| B | . 015 | . 021 | 0.38 | 0.53 |
| B1 | . 038 | . 060 | 0.97 | 1.52 |
| C | . 008 | . 012 | 0.20 | 0.30 |
| D | . 770 | . 830 | 19.56 | 21.08 |
| E | . 290 | . 325 | 7.37 | 8.26 |
| $E_{1} 1^{(6)}$ | 280 | . 310 | 7.11 | 7.87 |
| $e^{1(2)}$ | . 100 TYPICAL |  | 2.54 TYPICAL |  |
| $\mathrm{ea}^{(2)}$ | . 300 TYPICAL |  | 7.62 TYPICAL |  |
| L | 125 | . 175 | 3.18 | 4.45 |
| $\mathrm{N}^{(4)}$ | 16 |  | 16 |  |
| Q1 | . 010 | - | 0.25 | - |
| s | . 020 | . 065 | 0.51 | 1.65 |
| $\alpha^{(3)}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |

NOTES: (1) Dimensioning and tolerancing per ANSI Y14.51973.
(2) Leads within. 13 mm (.005in) radius of true position (TP) with maximum material condition. (3) $\alpha$ applies to spread leads prior to installation.
(4) $N$ is the number of terminal positions.
(5) Outlines on which the seating plane is coincident with the base plane ( $A_{1}=0$ ), terminals ead standoffs are not required, and $B_{1}$ may equal $B$ along any part of the lead above the seating/base plane.
(6) Et does not include particles of packing materials. (7) Controlling dimension: Inch.

For Immediate Assistance, Contact Your Local Salesperson


Package Number 129-16-Pin Ceramic DIP


|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| A | .753 | .885 | 19.30 | 22.48 |  |
| B | .280 | .295 | 7.11 | 7.50 |  |
| C | - | .200 | - | 5.08 |  |
| D | .015 | .023 | 0.38 | 0.58 |  |
| F | .030 | .070 | 0.76 | 1.78 |  |
| G | 100 BASIC |  | 2.54 BASIC |  |  |
| H | .030 | .095 | 0.76 | 2.41 |  |
| J | .008 | .015 | 0.20 | 0.38 |  |
| K | .100 | - | 2.54 |  | - |
| L | .300 |  | BASIC | 7.62 BASIC |  |
| M | - | $15^{\circ}$ | - | $15^{\circ}$ |  |
| N | .020 | .050 | 0.51 |  | 1.27 |

NOTE: Leads in true position within 0.01 " $(0.25 \mathrm{~mm}) R$ at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on the package.

## Package Number 142 - 16-Pin



|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | .963 | .980 | 24.46 | 24.89 |
| B | .760 | .805 | 19.30 | 20.45 |
| C | .175 | .190 | 4.45 | 4.83 |
| D | .014 | .022 | 0.36 | 0.56 |
| G | .100 BASIC |  | 2.54 BASIC |  |
| H | .135 | .155 | 3.43 | 3.94 |
| K | .230 | .270 | 5.84 | 6.86 |
| L | .600 BASIC |  | 15.24 BASIC |  |
| R | .095 | .115 | 2.41 | 2.92 |

NOTE: Leads in true position within $0.01^{\prime \prime}$ ( 0.25 mm ) R at MMC at seating plane.
Pin numbers shown for reference only.

| $1 \rightarrow$ | $1-\mathrm{H}$ |
| :---: | :---: |
| 4 | $1 \cdots \cdots{ }_{8}$ |
| $L_{R}$ |  |
|  | 16. . . . . . 9 |

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

## Package Number 148-14-Pin



|  | INCHES |  | MILIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| A | .770 | .810 | 19.56 | 20.57 |  |
| B | .480 | .500 | 12.19 | 12.70 |  |
| C | .155 | .215 | 3.94 | 5.46 |  |
| D | .016 | .020 | 0.41 | 0.51 |  |
| G | 100 |  | BASIC | 2.54 |  |
| BASIC |  |  |  |  |  |
| H | .080 | .110 | 2.03 | 2.79 |  |
| J | .009 | .012 | 0.23 | 0.30 |  |
| K | .150 | .210 | 3.81 |  | 5.33 |
| L | .300 BASIC |  | 7.62 BASIC |  |  |
| N | .015 | .035 | 0.38 |  | 0.89 |

NOTE: Leads in true position within $0.10^{\prime \prime}$ (. 25 mm ) R at MMC at seating plane.

Package Number 157 - 8-Pin Ceramic Side-Braze DIP


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | . 105 | . 175 | 2.67 | 4.45 |
| $A_{1}$ | . 025 | . 055 | 0.64 | 1.40 |
| B | . 015 | . 021 | 0.38 | 0.53 |
| B1 | . 038 | . 060 | 0.97 | 1.52 |
| C | . 008 | . 012 | 0.20 | 0.30 |
| D | . 380 | . 550 | 9.65 | 13.97 |
| E | . 290 | . 325 | 7.37 | 8.26 |
| $E_{1}{ }^{(6)}$ | . 280 | . 310 | 7.11 | 7.87 |
| $\mathrm{el}^{(2)^{(2)}}$ | . 100 TYP |  | 2.54 TYP |  |
| e $A^{(2)}$ | . 300 TYP |  | 7.62 TYP |  |
| L | . 125 | . 175 | 3.18 | 4.45 |
| $\mathrm{N}^{(4)}$ | 8 |  | 8 |  |
| Q1 | . 010 | - | 2.54 | - |
| S | . 030 | . 120 | 0.76 | 3.05 |
| $\alpha^{(3)}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |

## NOTES:

1. Dimensioning and tolerancing per ANSI Y14.5-1973.
2. Leads within $0.13 \mathrm{~mm}(0.005)$ radius of true position (TP) with maximum material condition
3. $\alpha$ applies to spread leads prior to installation.
4. $N$ is the number of terminal positions.
5. Outlines on which the seating plane is coincident with the base plane ( $\mathrm{A}_{1}=$ 0 ). Terminals lead standoffs are not required, and $B_{1}$ may equal $B$ along any part of the lead above the seating base plane.
6. $E_{1}$ does not include particles of package materials.
7. Controlling dimension: inch.

Package Number 158 - 18-Lead, Ceramic Side-Braze DIP, .300 Row Spacing


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MiN | MAX | MIN | MAX |
| A | . 105 | . 175 | 2.68 | 4.45 |
| A 1 | . 025 | . 055 | 0.64 | 1.40 |
| B | . 015 | . 021 | 0.38 | 0.53 |
| B1 | . 038 | . 060 | 0.97 | 1.52 |
| C | . 008 | . 012 | 0.20 | 0.30 |
| D | . 880 | . 930 | 22.35 | 23.62 |
| E | . 290 | . 325 | 7.37 | 8.26 |
| E1 | . 280 | . 310 | 7.11 | 7.87 |
| $\mathrm{e}_{1}$ | . 100 TYPICAL |  | 2.54 TYPICAL |  |
| ea | . 300 TYPICAL |  | 7.62 TYPICAL |  |
| L | . 125 | . 175 | 3.18 | 4.45 |
| N | 18 |  | 18 |  |
| Q1 | . 010 | - | 0.25 | - |
| S | . 030 | . 065 | 0.76 | 1.65 |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |

NOTE: (1) Dimensioning and tolerancing per ANSI Y14.51973.
(2)Leads within. 13 mm (.005in) radius of true position (TP) with maximum material condition. (3) $\alpha$ applies to spread leads prior to instaliation. (4) N is the number of terminal positions.
(5) Outlines on which the seating plane is coincident with the base plane ( $A_{1}=0$ ), terminals lead standoffs are not required, and $B_{1}$ may equal $B$ along any part of the lead above the seating/base plane.
(6) E1 does not include particles of packing material. (7) Controlling dimension: Inch.

## Package Number 161 - 8-Pin Ceramic



|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | .375 | .405 | 9.53 | 10.28 |
| B | .280 | .295 | 7.11 | 7.50 |
| C | .140 | .170 | 3.56 | 4.32 |
| D | .015 | .021 | 0.38 | 0.53 |
| F | .045 | .060 | 1.14 | 1.52 |
| G | .100 BASIC | 2.54 BASIC |  |  |
| H | - | .098 | - | 2.49 |
| J | .008 | .012 | 0.20 | 0.30 |
| K | .150 | - | 3.80 | - |
| L | .290 | .320 | 7.37 | 8.13 |
| M | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| N | .009 | .060 | 0.23 | 1.52 |
| R | .125 | .175 | 3.18 | 4.45 |

NOTE: Leads in true position within $0.01^{\prime \prime}$ $(0.25 \mathrm{~mm}) \mathrm{R}$ at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on the package.

Package Number 163-14-Pin Side-Braze Ceramic


|  | INCHES |  | MILLIMETERS |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | .753 | .767 | 19.13 | 19.48 |
| B | .280 | .295 | 7.12 | 7.50 |
| C | .140 | .170 | 3.56 | 4.32 |
| D | .015 | .021 | 0.38 | 0.53 |
| F | .045 | .060 | 1.14 | 1.52 |
| G | .100 BASIC | 2.54 BASIC |  |  |
| H | - | .085 | - | 2.16 |
| J | .008 | .012 | 0.20 | 0.30 |
| K | .150 | - | 3.80 | - |
| L | .290 | .320 | 7.37 | 8.13 |
| M | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| N | .009 | .060 | 0.23 | 1.52 |
| R | .125 | .175 | 3.18 | 4.45 |

NOTES: (1) Leads intrue position within $0.01^{1 "}$ $(0.25 \mathrm{~mm}) R$ at MMC at seating plane.
(2) Pin numbers shown for reference only. May not be marked on the package.

Package Number 169 - 14-Pin Ceramic Side Leaded DIP, 300 Row Spacing


NOTES: (1) Dimensioning and tolerancing per ANSI Y14.5-1973. (2) Leads within 0.13 mm (.005in) radius of true position (TP) with maximum material condition. (3) $\alpha$ applies to spread leads prior to installation.
(4) $N$ is the number of terminal positions.
(5) Outlines on which the seating plane is coincident with the plane ( $\mathrm{A}_{1}=0$ ), terminals lead standoffs are not required, and $\mathrm{B}_{1}$ may equal B along any part of the lead above the seating/base plane.
(6) E1 does not include particles of packing materials.
(7) Controlling dimension: Inch.

Or, Call Customer Service at 1-800-548-6132 (USA Only)

| Package Number 180 - 16-Pin Plastic, Single-Wide DIP |  | INCHES |  | MILLIMETERS |  |  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DIM | MIN | MAX | MIN | MAX | DIM | MIN | MAX | MIN | MAX |
|  | $\mathrm{A}^{(1)}$ | - | . 210 | - | 5.33 | $L^{(1)}$ | . 115 | . 160 | 2.92 | 4.06 |
| Mrrurrmorr | $\mathrm{Al}_{1}{ }^{(1)}$ | . 015 | - | 0.38 | - | $\mathrm{N}^{(5)}$ | 1 |  | 1 |  |
| 16 Index 9 | $\mathrm{A}_{2}$ | . 115 | . 195 | 2.92 | 4.95 | (1) Dimensions $A, A_{1}$, and L are measured with |  |  |  |  |
|  | B | . 014 | . 022 | 0.36 | 0.56 | the package seated in JEDEC seating plane gauge GS-3. |  |  |  |  |
| Area | $\mathrm{B}_{1}$ | . 045 | . 070 | 1.14 | 1.78 |  |  |  |  |  |
| - 8 | C | . 008 | . 015 | 0.20 | 0.38 | (2) D and $\mathrm{E}_{1}$ dimensions for plastic packages |  |  |  |  |
|  | $D^{(2)}$ | . 745 | . 840 | 18.92 | 21.34 | do not include mold flash or protursions. Mold |  |  |  |  |
| Pin 1 Base | D1 | . 005 | - | 0.13 | - | flash or protrusions shall not exceed .010 inch $(0.25 \mathrm{~mm})$. |  |  |  |  |
| $\mathrm{B}_{1}-1 \rightarrow \begin{gathered}\text { Base } \\ \text { Plane }\end{gathered}$ | $E^{(3)}$ | . 300 | . 325 | 7.62 | 8.26 |  |  |  |  |  |
| Plane | $\mathrm{E}_{1}{ }^{(2)}$ | . 240 | . 280 | 6.10 | 7.11 | (3) $E$ and $e_{A}$ are measured with the leads constrained to be perpendicular to plane $T$. |  |  |  |  |
|  | e | . 100 BASIC |  | 2.54 BASIC |  |  |  |  |  |  |
|  | e $A^{(3)}$ | . 300 BASIC |  | 7.62 BASIC |  | (4) $e_{B}$ ande $e_{C}$ are measured at the lead tips with |  |  |  |  |
|  | eB ${ }^{(4)}$ | - | . 430 | - | 10.92 | the leads unconstrained. $e_{c}$ must be zero or greater. <br> (5) N is the maximum number of terminal positions. |  |  |  |  |
| $\underset{\mathrm{B} \rightarrow-}{\substack{\text { Seating } \\ \text { Plane }}} \quad-\mathrm{e}-$ |  |  |  |  |  | NOTE: Leads in true position within $0.01^{\prime \prime}$ $(0.25 \mathrm{~mm}) \mathrm{R}$ at MMC at seating plane. |  |  |  |  |

## Package Number 182 - 8-Pin SO-8 Surface Mount



|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN |  | MAX |
| A | .054 | .068 | 1.37 | 1.73 |  |
| A $_{1}$ | .004 | .009 | 0.10 | 0.23 |  |
| B | .014 | .019 | 0.36 | 0.48 |  |
| C | .008 | .0098 | 0.20 | 0.25 |  |
| D | .189 | .196 | 4.80 | 4.98 |  |
| E | .150 | .157 | 3.81 | 3.99 |  |
| e | .050 BASIC |  | 1.27 BASIC |  |  |
| H | .229 | .244 | 5.82 | 6.20 |  |
| h | .010 | .019 | 0.25 | 0.48 |  |
| L | .016 | .050 | 0.41 | 1.27 |  |
| N | 8 |  |  | 8 |  |
| $\alpha$ | $0^{\circ}$ |  | $8^{\circ}$ | $0^{\circ}$ |  |

NOTES:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. " $D$ " and " $E$ " are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm (. 086 in .)
3. The chamfer on the body is optional. If it is not present, a visual indexfeature must be located within the cross-hatched area.
4. " $L$ " is the length of the terminal for soldering to a substrate.
5. " $N$ " is the number of terminal positions.


Package Number 208-24-Pin Double-Wide Hermetic DIP


NOTE: Leads in true position within 0.01" $(0.25 \mathrm{~mm}) \mathrm{R}$ at MMC at seating plane. Pin numbers shown for reference only.
Numbers may not be marked on package.

Package Number 210-16-Lead Ceramic DIP


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 1.590 | 1.630 | 40.39 | 41.40 |
| B | .910 | .930 | 23.11 | 23.62 |
| C | .310 | .370 | 7.87 | 9.40 |
| D | .016 | .020 | 0.41 | 0.51 |
| F | .040 TYPICAL | 1.02 TYPICAL |  |  |
| G | .100 BASIC | 2.54 BASIC |  |  |
| H | .044 | .056 | 1.12 | 1.42 |
| J | .009 | .012 | 0.23 | 0.30 |
| K | .125 | .180 | 3.18 | 4.57 |
| L | .900 | .920 | 22.86 | 23.37 |
| N | .040 | .060 | 1.02 | 1.52 |

NOTE: (1) Leads in true position within $.010^{\prime \prime}(0.25 \mathrm{~mm}) \mathrm{R}$ at MMC at seating plane.
(2) Pin numbers shown for reference only. Numbers may not be marked on package.


# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

Package Number 211 - 16-Lead SOIC


## Package Number 216-6-Pin Distributed Power Transformer



|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 0.54 | 0.64 | 13.72 | 16.26 |
| $\mathrm{~B}_{1}$ | 0.39 | 0.49 | 9.91 | 12.45 |
| $\mathrm{~B}_{2}$ | 0.54 | 0.64 | 13.72 | 16.26 |
| $\mathrm{C}_{1}$ | 0.39 | 0.52 | 9.91 | 13.21 |
| $\mathrm{C}_{2}$ | 0.29 | 0.44 | 7.37 | 11.18 |
| D | .020 | .030 | 0.50 | 0.76 |
| G | .177 | .217 | 4.50 | 5.12 |
| K | 0.11 | 0.21 | 2.79 | 5.33 |
| L | .375 | .425 | 9.53 | 10.80 |

NOTE: Leads in true position within $0.01^{\prime \prime}$ ( 0.25 mm ) R at MMC at seating plane.

Package Number 217 - 28-Lead SOIC

$\rightarrow$ el $B \rightarrow L-L A_{1}^{-}$Seating Plane



Package Number 217-1 - 28-Lead SOIC, ISO Package


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | . 093 | . 104 | 2.36 | 2.64 |
| A1 | . 004 | . 011 | 0.10 | 0.28 |
| B | . 014 | . 019 | 0.36 | 0.48 |
| C | . 0095 | . 012 | 0.24 | 0.30 |
| $\mathrm{D}^{(2)}$ | . 697 | . 712 | 17.70 | 18.08 |
| $E^{(2)}$ | . 292 | . 299 | 7.42 | 7.59 |
| e | . 050 BASIC |  | 1.27 BASIC |  |
| H | . 394 | . 419 | 10.01 | 10.64 |
| $\mathrm{h}^{(3)}$ | . 010 | . 029 | 0.25 | 0.74 |
| $L^{(4)}$ | . 016 | . 050 | 0.41 | 1.27 |
| $\mathrm{N}^{(5)}$ | 8 |  | 8 |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

NOTES: (1) Dimensioning and tolerancing per ANSI Y14.5M1982.
(2) "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm (. 086 in ).
(3) The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
(4) " $L$ " is the length of terminal
for soldering to a substrate.
(5) " $N$ " is the number of terminal positions.
(6) Lead to lead coplanarity shall be less than .004 inches from the seating plane.

## Package Number 217-2 - 28-Lead SOIC



|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| A | .093 | .104 | 2.36 | 2.64 |  |
| $\mathrm{~A}_{1}$ | .004 | .011 | 0.10 | 0.28 |  |
| B | .014 | .019 | 0.36 | 0.48 |  |
| C | .0095 | .012 | 0.24 | 0.30 |  |
| $\mathrm{D}^{(2)}$ | .697 | .712 | 17.70 | 18.08 |  |
| $\mathrm{D}_{1}$ | .426 | .441 | 10.82 | 11.20 |  |
| $\mathrm{E}^{(2)}$ | .292 | .299 | 7.42 | 7.59 |  |
| e | .050 BASIC |  | 1.27 |  | BASIC |
| H | .394 | .419 | 10.01 | 10.64 |  |
| $\mathrm{~h}^{(3)}$ | .010 | .029 | 0.25 | 0.74 |  |
| $\mathrm{~L}^{(4)}$ | .016 | .050 | 0.41 | 1.27 |  |
| $\mathrm{~N}^{(5)}$ | 12 |  |  | 12 |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ |  | $8^{\circ}$ |
|  |  |  |  |  |  |

NOTES: (1) Dimensioning and tolerancing per ANSI Y14.5M1982.
(2) "D" and " $E$ " do not include moldflashorprotrusions. Mold flash or protrusions shall not exceed $0.15 \mathrm{~mm}(.006 \mathrm{in})$.
3. The chamfer on the body is optional. If it is not present, a visual index feature must be located withinthe crosshatched area.
4. "L" is the length of terminal for soldering to a substrate. 5. " N " is the number ofterminal positions.
6. Lead to lead coplanarity shall be less than . 004 inches from the seating plane.


|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| $\mathrm{A}^{(3)}$ | - | .210 | - | 5.33 |  |
| $\mathrm{~A}_{1}{ }^{(3)}$ | .015 | - | 0.38 | - |  |
| $\mathrm{A}_{2}$ | .115 | .195 | 2.92 | 4.95 |  |
| $B$ | .014 | .022 | 0.36 | 0.56 |  |
| $\mathrm{~B}_{1}$ | .045 | .070 | 1.14 | 1.78 |  |
| C | .008 | .015 | 0.20 | 0.38 |  |
| $\mathrm{D}^{(4)}$ | .845 | .925 | 21.46 | 23.50 |  |
| $\mathrm{D}_{1}$ | .005 | - | 0.13 | - |  |
| $\mathrm{E}^{(5)}$ | .300 | .325 | 7.62 | 8.26 |  |
| $\mathrm{E}_{1}{ }^{(4)}$ | .240 | .280 | 6.10 | 7.11 |  |
| e | .100 BASIC | 2.54 BASIC |  |  |  |
| $\mathrm{eA}^{(5)}$ | .300 BASIC | 7.63 BASIC |  |  |  |
| $\mathrm{eB}^{(6)}$ | - | .430 | - | 10.92 |  |
| $\mathrm{~L}^{(3)}$ | .115 | .160 | 2.92 | 4.06 |  |
| $\mathrm{~N}^{(7)}$ | 18 |  |  | 18 |  |

NOTES: (1) Controlling Dimension: Inch. In case of conflict between the English and metric dimensions, the inch dimensions control.
(2) Dimensioning and tolerancing per

ANSI Y14.5M-1982.
(3) Dimensions A, A1, and L are measured with the package seated in

JEDEC seating plane gauge GS-3.
(4) $D$ and $E_{1}$ dimensions for plastic packages do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 inch $(0.25 \mathrm{~mm})$.
(5) E and ea measured with the leads constrained to be perpendicular to plane $T$. (6) ев and ec are measured at the lead tips with the leads unconstrained. ec must be zero or greater.
(7) N is the maximum number of terminal positions.
(8) Corner leads ( $1,9,10$, and 18) may be configured as shown in Figure 2.
(9) For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package center-lines

## Or, Call Customer Service at 1-800-548-6132 (USA Only)

Package Number 220 - 18-Pin Bottom-Braze DIP


NOTE: Leads in true position within $0.10^{\prime \prime}$ (. 25 mm ) R at MMC at seating plane.
Pin numbers shown for reference only. Numbers may not be marked on package.

Package Number 225 - 24-Pin Single-Wide Hermetic Dip


Package Number 226 - 8-Pin Plastic DIP


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | .620 | .640 | 15.78 | 16.26 |
| B | .465 | .485 | 11.81 | 12.32 |
| C | .350 | .370 | 8.89 | 9.40 |
| F | .165 | .185 | 4.19 | 4.70 |
| G | .200 BASIC | 2.54 BASIC |  |  |
| H | .025 SQ |  | 635 SQ |  |
| K | .370 | .390 | 9.40 | 9.91 |
| L1 | .280 | .300 | 7.11 | 7.62 |
| L2 | .465 | .485 | 11.81 | 12.32 |

NOTE: Leads in true position within 0.01" ( 0.25 mm ) R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.

Package Number 231 - 24-Pin Ceramic DIP


NOTE: Leads in true position within $0.01^{\prime \prime}$ $(0.25 \mathrm{~mm}) \mathrm{R}$ at MMC at seating plane. Pin numbers shown for reference only.
Numbers may not be marked on package.

Package Number 235-14-Lead SOIC


|  | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | .054 | .068 | 1.37 | 1.73 |  |  |
| $\mathrm{~A}_{1}$ | .004 | .009 | 0.10 | 0.23 |  |  |
| B | .014 | .019 | 0.36 | 0.48 |  |  |
| C | .008 | .0098 | 0.20 | 0.25 |  |  |
| $\mathrm{D}^{(2)}$ | .337 | .344 | 8.56 | 8.74 |  |  |
| $\mathrm{E}^{(2)}$ | .150 | .157 | 3.81 | 3.99 |  |  |
| e | .050 BASIC | 1.27 BASIC |  |  |  |  |
| H | .229 | .244 | 5.82 |  |  |  |
| $h^{(3)}$ | .010 | .019 | 0.20 |  |  |  |
| $L^{(4)}$ | .016 | .050 | 0.41 | 1.27 |  |  |
| $\mathrm{~N}^{(5)}$ | 14 |  | 14 |  |  |  |
| $\alpha$ | $0^{\circ}$ |  | $8^{\circ}$ | $0^{\circ}$ |  | $8^{\circ}$ |


$h \times 45^{\circ} \rightarrow$


NOTES:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm (. 086 in .)
3. The chamfer on the body is optional. If it is not present, a visual indexfeature mustbe located within the shaded area.
4. $L$ is the length of the terminal for soldering to a substrate.
5. N is the number of terminal positions.
6. Lead to lead coplanarity shall be less than 0.004 inches from the seating plane.

Package Number 238 - 16-Pin Single Wide DIP, ISO Package



|  | .01 | (.25) | M | T | $\mathrm{E}_{1}$ | D (S |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| $A^{(3)}$ | - | . 210 | - | 5.33 |
| $\mathrm{Al}_{1}{ }^{(3)}$ | . 015 | - | 0.38 | - |
| $A_{2}$ | . 115 | . 195 | 2.92 | 4.95 |
| B | . 014 | . 022 | 0.36 | 0.56 |
| B1 | . 045 | . 070 | 1.14 | 1.78 |
| C | . 008 | . 015 | 0.20 | 0.38 |
| $D^{(4)}$ | . 745 | . 840 | 18.92 | 21.34 |
| D1 | . 005 | - | 0.13 | - |
| $E^{(5)}$ | . 300 | . 325 | 7.62 | 8.26 |
| $E_{1}{ }^{(4)}$ | . 240 | . 280 | 6.10 | 7.11 |
| e | . 100 BASIC |  | 2.54 BASIC |  |
| $\mathrm{eA}^{(5)}$ | . 300 BASIC |  | 7.63 BASIC |  |
| e8 $8^{(6)}$ | - | . 430 | - | 10.92 |
| $L^{(3)}$ | . 115 | . 160 | 2.92 | 4.06 |
| $\mathrm{N}^{(7)}$ | 8 |  | 8 |  |

NOTES: (1) Controlling Dimension: Inch. In case of conflict between the English and metric dimensions, the inch dimensions control.
(2) Dimensioning and tolerancing per ANSI Y14.5M-1982.
(3) Dimensions $A, A_{1}$, and $L$ are measured with the package seated in JEDEC seating plane gauge GS-3.
(4) D and $E_{1}$ dimensions for plastic packages do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 inch $(0.25 \mathrm{~mm})$.
(5) $E$ and $e_{A}$ measured with the leads constrained to be perpendicular to plane $T$.
(6) $e_{\mathrm{B}}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. $e_{c}$ must be zero or greater.
(7) $N$ is the maximum number of terminal positions.
(8) Corner leads (1, 8, 9, and 16) may be configured as shown in Figure 2.
(9) For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package center-lines.

# Or, Call Customer Service at 1-800-548-6132 (USA Only) 

Package Number 239 - 24-Lead SOIC


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | .093 | .104 | 2.36 | 2.64 |
| $\mathrm{~A}_{1}$ | .0040 | .0118 | 0.10 | 0.30 |
| B | .014 | .019 | 0.36 | 0.48 |
| C | .009 | .012 | 0.23 | 0.30 |
| $\mathrm{D}^{(2)}$ | .5985 | .6140 | 15.20 | 15.60 |
| $\mathrm{E}^{(2)}$ | .292 | .299 | 7.42 | 7.59 |
| $e$ | .050 BASIC | 1.27 BASIC |  |  |
| $H$ | .395 | .418 | 10.03 | 10.62 |
| $\mathrm{~h}^{(3)}$ | .010 | .029 | 0.25 | 0.74 |
| $\mathrm{~L}^{(4)}$ | .016 | .050 | 0.41 |  |
| $\mathrm{~N}^{(5)}$ | 24 |  | 1.27 |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | 24 |  |
| $0^{\circ}$ |  |  |  |  |

NOTES: (1) Dimensioning and tolerancing per ANSI Y14.5M-1982.
(2) D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm (.086in).
(3) The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
(4) L is the length of terminal for soldering to a substrate. (5) $N$ is the number of terminal positions.
(6) Lead to lead coplanarity shall be less than .004 inches from the seating plane.

## Package Number 242-11-Pin Plastic SIP



|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | . 172 | . 182 | 4.37 | 4.62 |
| B | . 035 | . 041 | 0.89 | 1.04 |
| C | . 014 | . 024 | 0.36 | 0.61 |
| D | . 778 | . 798 | 19.76 | 20.27 |
| E | . 684 | . 694 | 17.37 | 17.63 |
| E1 | . 416 | . 426 | 10.57 | 10.82 |
| E2 | . 110 BASIC |  | 2.79 BASIC |  |
| e | .067 BASIC |  | 1.70 BASIC |  |
| $\mathrm{el}_{1}$ | .200 BASIC |  | 5.08 BASIC |  |
| e2 | . 169 BASIC |  | 4.29 BASIC |  |
| e3 | . 670 BASIC |  | 17.02 BASIC |  |
| F | . 057 | . 063 | 1.45 | 1.60 |
| L | . 150 | . 176 | 3.81 | 4.47 |
| L1 | . 690 | . 710 | 17.53 | 18.03 |
| $\mathrm{N}^{(3)}$ | 11 |  | 11 |  |
| P | . 148 | . 152 | 3.76 | 3.86 |
| R1 | . 065 | . 080 | 1.65 | 2.03 |

NOTES: (1) Dimensioning and tolerancing per ANSI Y14.5-1982.
(2) Controlling Dimension: Inch. (3) N is the maximum quantity of lead positions.

Package Number 243 - 24-Pin Plastic Single Wide DIP


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| $A^{(3)}$ | - | 210 | - | 5.33 |
| $\mathrm{A}_{1} \mathrm{~A}^{(3)}$ | . 015 | - | 0.38 | - |
| $\mathrm{A}_{2}$ | . 115 | . 195 | 2.92 | 4.95 |
| B | . 014 | . 022 | 0.36 | 0.56 |
| B1 | . 045 | . 070 | 1.14 | 1.78 |
| C | . 008 | . 015 | 0.20 | 0.38 |
| $D^{(4)}$ | 1.125 | 1.275 | 28.58 | 32.39 |
| D1 | . 005 | - | 0.13 | - |
| $\mathrm{E}^{(5)}$ | . 300 | . 325 | 7.62 | 8.26 |
| $E_{1} 1^{(4)}$ | . 240 | . 280 | 6.10 | 7.11 |
| e | . 100 BASIC |  | 2.54 BASIC |  |
| ${ }_{\text {e }} \mathrm{A}^{(5)}$ | . 300 BASIC |  | 7.63 BASIC |  |
| ${ }_{\text {e8 }} 8^{(6)}$ | - | . 430 | - | 10.92 |
| $L^{(3)}$ | 115 | . 160 | 2.92 | 4.06 |
| $\mathrm{N}^{(7)}$ | 24 |  | 24 |  |

NOTES: (1) Controlling Dimension: Inch. In case of conflict between the English and metric dimensions, the inch dimensions control. in JFDEC seating plane gauge GS-3.
(4) D and $E_{1}$ dimensions for plastic packages do not include mold flash or protrusions. Moid flash or protrusions shall not exceed .010 inch ( 0.25 mm ).
(5) E and $\mathrm{e}_{\mathrm{A}}$ measured with the leads constrained to be perpendicular to plane $T$
(6) $e_{\mathrm{B}}$ and $e_{c}$ are measured at the lead tips with the leads unconstrained. $e_{c}$ must be zero or greater.
(7) $N$ is the maximum number of terminal positions.
(8) Corner leads (1, 12, 13, and 24) may be configured as shown in Figure 2.
(9) For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package center-lines.
=3

## Package Number 243-1-24-Lead Single-Wide PDIP



|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| $\mathrm{A}^{(3)}$ | - | . 210 | - | 5.33 |
| $A_{1}{ }^{(3)}$ | . 015 | - | 0.38 | - |
| $A_{2}$ | . 115 | . 195 | 2.92 | 4.95 |
| B | . 014 | . 022 | 0.36 | 0.56 |
| $\mathrm{B}_{1}$ | . 045 | . 070 | 1.14 | 1.78 |
| C | . 008 | . 015 | 0.20 | 0.38 |
| $D^{(4)}$ | 1.125 | 1.275 | 28.58 | 32.39 |
| $\mathrm{D}_{1}$ | . 005 | - | 0.13 | - |
| $\mathrm{D}_{2}$ | . 630 | . 655 | 16.00 | 16.64 |
| $E^{(5)}$ | . 300 | . 325 | 7.62 | 8.26 |
| $E_{1}{ }^{(4)}$ | . 240 | . 280 | 6.10 | 7.11 |
| e | .100 BASIC |  | 2.54 BASIC |  |
| $e^{(6)}$ | . 300 BASIC |  | 7.62 BASIC |  |
| $\mathrm{eB}^{(6)}$ | - | . 430 | - | 10.92 |
| $L^{(3)}$ | . 115 | . 160 | 2.92 | 4.06 |
| $\mathrm{N}^{(7)}$ | 12 |  | 12 |  |

NOTES: (1) Controlling dimension: Inch. Incase of conflict between the English and metric dimensions, the inch dimensions control. (2) Dimensioning and tolerancing per ANSI Y14.5M-1982.
(3) Dimensions $\mathrm{A}, \mathrm{A}_{1}$, and L are measured with the package seated in JEDEC seating plane gauge GS-3.
(4) D and EI dimensions for plastic packages do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 inch ( 0.25 mm ).
(5) $E$ and ea measured with the leads constrained to be perpendicular to plane T. (6) eb and ec are measured at the lead tips with the leads unconstrained. ec must be zero or greater.
(7) N is the maximum number of terminal positions.
(8) For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package center-lines.


## Or, Call Customer Service at 1-800-548-6132 (USA Only)

Package Number 258 - 16-Lead SOIC


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | .400 | .415 | 10.16 | 10.54 |
| $\mathrm{~A}_{1}$ | .395 | .400 | 10.03 | 10.16 |
| B | .205 | .214 | 5.21 | 5.44 |
| C | - | .090 | - | 2.29 |
| D | .012 | .020 | 0.30 | 0.51 |
| G | .044 | .055 | 1.12 | 1.40 |
| H | .020 | .031 | 0.51 | 0.79 |
| J | .005 | .008 | 0.13 | 0.20 |
| L | .300 | .324 | 7.62 | 8.23 |
| N | .004 | .008 | 0.10 | 0.20 |
| Z | .012 | .036 | 0.30 | 0.91 |

NOTE: Leads in true position within $0.010^{\prime \prime}$ ( 0.25 mm ) R at MMC at seating plane.

Package Number 311 - 4LD SOT


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | . 060 | . 067 | 1.50 | 1.70 |
| $A_{1}$ | . 0008 | . 004 | 0.02 | 0.10 |
| B | . 116 | . 124 | 2.95 | 3.15 |
| B1 | . 026 | . 033 | 0.66 | 0.73 |
| C | . 010 | . 014 | 0.25 | 0.35 |
| D | . 248 | . 264 | 6.30 | 6.70 |
| E | . 130 | . 146 | 3.30 | 3.70 |
| E1 | . 012 MIN |  | 0.30 MIN |  |
| e | . 0905 NOM |  | 2.30 NOM |  |
| $\mathrm{e}_{1}$ | 181 NOM |  | 4.60 NOM |  |
| H | . 264 | . 287 | 6.70 | 7.30 |
| S | . 033 | . 041 | 0.85 | 1.05 |
| t | . 043 | . 051 | 1.10 | 1.30 |
| $\theta$ | $10^{\circ} \mathrm{MAX}$ |  | $10^{\circ} \mathrm{MAX}$ |  |
| $\theta_{1}$ | $10^{\circ}$ | $16^{\circ}$ | $10^{\circ}$ | $16^{\circ}$ |
| $\theta 2$ | $10^{\circ}$ | $16^{\circ}$ | $10^{\circ}$ | $16^{\circ}$ |



Package Number 315 - TO-220, 5-Lead


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | .160 | .190 | 4.06 | 4.83 |
| b | .025 | .040 | 0.63 | 1.02 |
| $\mathrm{C}_{1}$ | .014 | .022 | 0.36 | 0.56 |
| D | .560 | .590 | 14.22 | 14.99 |
| E | .385 | .415 | 9.78 | 10.54 |
| e | .062 | .072 | 1.57 | 1.83 |
| $\mathrm{e}_{1}$ | .263 | .273 | 6.68 | 6.93 |
| $\mathrm{e}_{3}$ | .030 | .040 | 0.76 | 1.02 |
| F | .045 | .055 | 1.14 | 1.40 |
| $\mathrm{H}_{1}$ | .234 | .258 | 5.94 | 6.55 |
| $\mathrm{~J}_{1}$ | .090 | .115 | 2.29 | 2.92 |
| $\varnothing \mathrm{P}$ | .146 | .156 | 3.71 | 3.96 |
| Q | .103 | .113 | 2.62 | 2.87 |
| L | .540 | .560 | 13.72 | 14.22 |
| $\alpha$ | $3^{\circ}$ | $7^{\circ}$ | $3^{\circ}$ | $7^{\circ}$ |

For Immediate Assistance, Contact Your Local Salesperson

Package Number 321 - 5-Pin Clear Plastic SIP


|  | INCHES |  | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{DIM}_{1}$ | MIN | MAX | MIN | MAX |  |
| $\mathrm{A}^{(3)}$ | - | .360 | - | 9.14 |  |
| $\mathrm{~A}_{1}(3)$ | .070 | - | 1.78 | - |  |
| $\mathrm{A}_{2}$ | .115 | .195 | 2.92 | 4.95 |  |
| $\mathrm{~B}^{(2)}$ | .014 | .022 | .036 | .056 |  |
| $\mathrm{~B}_{1}$ | .040 | .050 | 1.02 | 1.27 |  |
| C | .008 | .015 | .020 | .038 |  |
| $\mathrm{D}^{(4)}$ | .348 | .430 | 8.84 | 10.92 |  |
| $\mathrm{D}_{1}$ | .005 | - | 0.13 | - |  |
| $\mathrm{E}_{1} 1^{(4)}$ | .240 | .280 | 6.10 | 7.11 |  |
| e | .075 BASIC | 1.91 BASIC |  |  |  |
| F | .025 | .035 | 0.64 | 0.89 |  |
| $\mathrm{~L}^{(3)}$ | .140 | .180 | 3.56 | 4.57 |  |
| $\mathrm{~N}^{(5)}$ | 5 |  |  | 5 |  |

NOTES:(1) Controlling dimension: Inch. In case of conflict between the English and metric dimensions, the inch dimensions control.
(2) Dimensioning and tolerancing per ANSI

Y14.5M-1982.
(3) Dimensions $A, A_{1}$, and $L$ are measured with
the package seated in JEDEC seating plane gauge GS-3. (4) D and $E_{1}$ dimensions for plastic packages do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 inch $(0.25 \mathrm{~mm})$.
(5) $N$ is the maximum number of terminal positions.
(6) Center of photodiode must be within. 01 " of center of photodiode area.

Package Number 900


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 2.998 | 3.010 | 76.15 | 76.45 |
| B | .994 | 1.006 | 25.25 | 25.55 |
| C | .327 | .350 | 8.30 | 8.90 |
| D | .093 | .106 | 2.35 | 2.70 |
| E | .146 | .158 | 3.71 | 4.01 |
| F | 1.693 | 1.707 | 43.00 | 43.35 |
| G | .019 | .021 | 0.48 | 0.53 |
| H | .163 | .175 | 4.15 | 4.45 |
| J | .120 | .160 | 3.05 | 4.06 |
| K | .009 | .011 | 0.23 | 0.28 |
| L | .014 | .026 | 0.35 | 0.65 |

Package Number 901


|  | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| DIM | TYP | TYP |
| A | 40.00 | 1.58 |
| B | 22.00 | 0.87 |
| C | 22.60 | 0.89 |
| D | 2.54 | 0.10 |
| E | 3.49 | 0.14 |
| F | 0.58 | .023 |
| G | 0.25 | .011 |
| H | 3.38 | 0.13 |
| J | 15.24 | 0.60 |
| K | 3.81 | 0.15 |
| L | 20.00 | 0.79 |
| M | 11.30 | 0.44 |
| N | 6.00 | 0.24 |
| P | 0.60 | 0.024 |

Or, Call Customer Service at 1-800-548-6132 (USA Only)

## Package Number 902 - 24-Pin Plastic



|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN |  |
| MAX |  |  |  |  |
| A | 2.505 | 63.63 |  |  |
| B | .681 | 17.30 |  |  |
| C | 1.306 | 33.17 |  |  |
| D | .024 | 0.60 |  |  |
| E | .202 | 5.14 |  |  |
| F | .200 | 5.08 |  |  |
| G | 1.302 | 33.08 |  |  |
| H | .203 | 5.15 |  |  |
| I | .153 | 3.885 |  |  |
| J | .153 | 3.885 |  |  |
| K | 1.000 | 25.40 |  |  |
| L | .256 | 6.50 |  |  |
| M | .700 | 17.78 |  |  |
| N | .200 | 5.08 |  |  |
| O | 1.300 | 33.02 |  |  |
| P | .025 | 0.64 |  |  |
| Q | .025 | 0.64 |  |  |

Package Number 903-38-Lead Plastic SIP


|  | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 2.220 | 2.246 | 56.39 | 57.05 |  |  |
| B | .415 | .463 | 10.54 | 11.76 |  |  |
| C | .295 | .325 | 7.49 | 8.26 |  |  |
| D | .050 TYPICAL | 1.27 TYPICAL |  |  |  |  |
| E | .195 TYPICAL | 4.95 TYPICAL |  |  |  |  |
| F | 1.500 TYPICAL | 38.10 TYPICAL |  |  |  |  |
| G | .188 TYPICAL | 4.78 TYPICAL |  |  |  |  |
| H | .100 TYPICAL | 2.54 TYPICAL |  |  |  |  |
| J | .100 TYPICAL | 2.54 TYPICAL |  |  |  |  |
| K | .125 TYPICAL | 3.18 TYPICAL |  |  |  |  |
| L | .018 TYPICAL | 0.46 TYPICAL |  |  |  |  |
| M | .010 TYPICAL | 0.25 TYPICAL |  |  |  |  |
| N | .080 |  | - | 2.03 |  | - |

BURR-BROWN CORPORATION
International Sales
PO Box 11400
Tucson, AZ 85734
Telephone (1) 602-746-1111
Fax (1) 602-741-3895
Telex 066-6491 BURRBROWN ATU

## AUSTRALIA

Kenelec Pty. Ltd.
Victoria (61) 38782700

## BRAZIL

Aplicacoes Electronicas

## Artimar Ltda.

Sao Paulo (55) 11 231-0277

## CANADA

Dynasty Components
Ottawa, Ontario
613-596-9800

## CHILE

Coasin Instrumentacion y Controles
Santiago (56) 22251848

## CHINA

Schmidt \& Co. (H.K.) Ltd.
Wanchai (852) 5070222

## COLOMBIA

Instrumentacion Ltda.
Bogota (57) 16121313

## DENMARK

Ditz Schweitzer
Broendby (45) 42453044

## FINLAND

Bexab Finland Oy
Espoo (358) 05023200

## FRANCE

Burr-Brown International S.A. Le Chesnay (33) 139543558 Lyon (33) 78348833 Toulouse (33) 61400306

## GERMANY

Burr-Brown Int. GmbH
Filderstadt (49) 71177040
Bremen (49) 421253931
Düsseldorf (49) 21548583
Erlangen (49) 913124036
Frankfurt (49) 615482081
München (49) 89617737
GREECE
Peter Caritato and Assoc. S.A.
Athens (301) 9020115

## HONG KONG

Jetronic Technology Ltd.
Kowloon (852) 763-6806

## HUNGARY

Siex Elektronikelemente
Zirndorf, Germany (49) 911 60-7014

## INDIA

Oriole Electronics
Bombay (91) 225119940

## ISRAEL

Gallium Electronics (1986) Lid.
Ramat-Hasharon
(972) 35402242

## ITALY

Burr-Brown Int. S.r.I.
Milano (02) 58010504

## JAPAN

Burr-Brown Japan Ltd.
Atsugi (81) 462484695
Osaka (81) 63053287
Nagoya (81) 527756761
Tokyo (81) 335868141

## MALAYSIA

Serial System Pte. Ltd.
Singapore (65) 280-0200

## MEXICO

Borcla, S.A. de C.V.
Mexico City
(52) 57030885

## NETHERLANDS

Burr-Brown International B.V.
Maarssen (31) 346550204

## NEW ZEALAND

Enertec Services Ltd.
Auckland (64) 9479-2377

## NORWAY

Nordcomp Norway AS
Skedsmokorset (47) 63879330

## POLAND

Delta Tech
Warsaw (48) 22465370

## PORTUGAL

Ibertronics, LDA
Amadora (34) 1542504

## PUERTO RICO

Marathon Technical Assoc.
Mayaguez (809) 831-4050

## SINGAPORE

Serial System Pte. Ltd.
Singapore (65) 280-0200

## SLOVENIA

I \& R Electronic
Ljubljana (38) 61222007

## SOUTH AFRICA

Advanced Semiconductor
Devices (Pty) Ltd.
Johannesburg (27) 11 444-2333
SOUTH KOREA
KML Corporation
Seoul (82) 2 595-9101

## SPAIN

Unitronics, S.A.
Madrid (34) 15425204

## SWEDEN

Bexab Sweden AB
Taeby (46) 86308800

## SWITZERLAND

Burr-Brown AG
Rueschlikon (ZH) (41) 17240928

## TAIWAN

Alpha Precision
Instrumentation Corp.
Taipei (886) 2 508-3066
New Mercury Industrial Corp.
Taipei (886) 2 768-5771

## TURKEY

Inter Muhendislik,
Danismanlik ve Ticaret A.S.
Istanbul (90) 13499400
UNITED KINGDOM
Burr-Brown Int. Ltd.
Watford (44) 1923233837
Abacus Electronics
Newbury (44) 1635362222
VENEZUELA
Autotrol Tecnologia C.A.
Caracas (58) 2 241-6214

# Burr-Brown North American Sales Offices and Sales Representatives 

BURR-BROWN CORPORATION
PO Box 11400
Tucson, AZ 85734
Telephone: 602-746-1111
Fast Product Info:
800-548-6132
Fax: 602-741-3895

## ALABAMA

Rep, Inc.
205-881-9270 Huntsville, AL

## ALASKA

Wilson Electronics Sales Team 206-946-8016 Federal Way, WA

## ARIZONA

Summit Sales
602-998-4850 Scottsdale, AZ

## ARKANSAS

Burr-Brown Corporation 214-783-4555 Dallas, TX

CALIFORNIA
I Squared, Inc.
408-988-3400 Santa Clara, CA
Burr-Brown Corporation 818-991-8544 Agoura Hills, CA
Quest-Rep Inc.
619-622-5040 San Diego, CA

## COLORADO

Sales Technology, Inc. 303-530-9409 Fort Collins, CO

## CONNECTICUT

Burr-Brown Corporation
617-229-0300 Burlington, MA

## DELAWARE

Delta Technical Sales
215-957-0600 Hatboro, PA

## FLORIDA

Marathon Technical Assoc. 305-785-0072 Pompano, FL 813-725-3199 Clearwater, FL 407-872-5775 Orlando, FL

## GEORGIA

Rep, Inc.
404-938-4358 Tucker, GA

## HAWAII

Burr-Brown Corporation 818-991-8544 Agoura Hills, CA

## IDAHO

Wilson Electronics Sales Team 206-946-8016 Federal Way, WA

## ILLINOIS

Sumer, Inc.
708-991-8500
Rolling Meadows, IL
Hitec Central, Inc.
314-291-5920 Bridgeton, MO
Rep Associates Corporation 319-373-0152 Cedar Rapids, IA

INDIANA
LM Devoe Co.
317-842-3245
Indianapolis, IN
IOWA
Rep Associates Corporation
319-373-0152 Cedar Rapids, IA

## KANSAS

Hitec Central, Inc.
816-796-6684
Independence, MO
KENTUCKY
LM Devoe Co.
317-842-3245
Indianapolis, IN
LOUISIANA
Burr-Brown Corporation
214-783-4555 Dallas, TX
Development Technical
Sales, Inc.
713-988-6546 Houston, TX

## MAINE

Burr-Brown Corporation
617-229-0300 Burlington, MA

## MARYLAND

Marktron, Inc.
301-251-8990 Rockville, MD
MASSACHUSETTS
Burr-Brown Corporation
617-229-0300 Burlington, MA

## MICHIGAN

A.P. Associates

810-229-6550 Brighton, MI

## minnesota

Electronic Sales Agency, Inc. 612-884-8291 Bloomington, MN

## MISSISSIPPI

Rep, Inc.
205-881-9270 Huntsville, AL

## MISSOURI

Hitec Central, Inc.
314-291-5920 Bridgeton, MO
816-796-6684
Independence, MO

## MONTANA

Front Range Marketing
801-288-2500 Murray, UT

## NEBRASKA

Hitec Central, Inc.
816-796-6684
Independence, MO

## NEVADA

I Squared, Inc.
408-988-3400 Santa Clara, CA
Summit Sales
602-998-4850 Scottsdale, AZ

## NEW HAMPSHIRE

Burr-Brown Corporation
617-229-0300 Burlington, MA
NEW JERSEY
$J$-Square Marketing
516-935-3200 Hicksville, NY
Delta Technical Sales
215-957-0600 Hatboro, PA

## NEW MEXICO

Summit Sales
602-998-4850 Scottsdale, AZ
NEW YORK (METRO AREA)
J -Square Marketing
516-935-3200 Hicksville, NY
NEW YORK (UPSTATE)
Elcom Sales Inc.
716-385-1400 Pittsford, NY
315-685-8967 Syracuse, NY
NORTH CAROLINA
REP, Inc.
919-469-9997 Morrisville, NC
615-475-4105 Jefferson City, TN

## NORTH DAKOTA

Electronic Sales Agency, Inc.
612-884-8291 Bloomington, MN
OHIO
Versatron Inc.
216-944-0082 Willoughby Hills, OH

## OKLAHOMA

Burr-Brown Corporation
214-783-4555 Dallas, TX

## OREGON

Wilson Electronics Sales Team 206-946-8016 Federal Way, WA

## PENNSYLVANIA

Delta Technical Sales
215-957-0600 Hatboro, PA
Versatron Inc.
216-944-0082 Willoughby Hills, OH
RHODE ISLAND
Burr-Brown Corporation
617-229-0300 Burlington, MA
SOUTH CAROLINA
REP, Inc.
615-475-4105 Jefferson City, TN

## SOUTH DAKOTA

Electronic Sales Agency, Inc. 612-884-8291 Bloomington, MN

## TENNESSEE

Rep, Inc.
615-475-4105 Jefferson City, TN
Rep, Inc.
205-881-9270 Huntsville, AL

## TEXAS

Burr-Brown Corporation 214-783-4555 Dallas, TX
Development Technical
Sales, Inc.
713-988-6546 Houston, TX
UTAH
Front Range Marketing 801-288-2500 Murray, UT

## VERMONT

Burr-Brown Corporation 617-229-0300 Burlington, MA

## VIRGINIA

Marktron, Inc.
301-251-8990 Rockville, MD
WASHINGTON
Wilson Electronics Sales Team 206-946-8016 Federal Way, WA
WASHINGTON, D.C.
Marktron, Inc.
301-251-8990 Rockville, MD

## WEST VIRGINIA

Versatron Inc.
216-944-0082 Willoughby Hills, OH

## WISCONSIN

Sumer, Inc.
414-784-6641 Brookfield, WI.
Electronic Sales Agency, Inc. 612-884-8291 Bloomington, MN

## WYOMING

Front Range Marketing
801-288-2500 Murray, UT

## CANADA

Dynasty Components
Ottawa, Ontario
613-596-9800
Vancouver, B̄ritish Coiombia
604-657-4433
Calgary, Alberta
403-560-1212
Toronto, Ontario
416-672-5977
Montreal, Quebec
514-843-1879

# Burr-Brown North American Distributor Sales Offices 

ALABAMA
Insight Electronics
Huntsville, AL
205-830-1222
800-677-7716
Sager Electronics
Norcross, GA
404-446-0085
800-SAGER800

## ARIZONA

Insight Electronics
Tempe, AZ
602-829-1800
800-677-7716
ARKANSAS
Insight Electronics
Richardson, TX
214-783-0800
800-677-7716
Sager Electronics
Richardson, TX
214-783-1133
800-SAGER800

## CALIFORNIA

Insight Electronics
Sunnyvale, CA
408-720-9222
Westlake Village, CA
818-707-2101
Irvine, CA
714-727-3291
San Diego, CA
619-587-1100
800-677-7716
J.I.T. Supply

Brea, CA
714-256-9100
800-246-9000
COLORADO
Insight Electronics
Englewood, CO
303-649-1800
800-677-7716
CONNETICUT
Sager Electronics
Wallingford, CT
203-265-4600
800-SAGER800

## FLORIDA

Insight Electronics
Clearwater, FL
813-524-8850
Boca Raton, FL
407-997-2540
Altamonte Springs
407-834-6310
800-677-7716

GEORGIA
Insight Electronics
Duluth, GA
404-717-8566
800-677-7716
Sager Electronics
Norcross, GA
404-446-0085
800-SAGER800

## IDAHO

Insight Electronics
Kirkland, WA
206-820-8100
800-677-7716

## ILLINOIS

Insight Electronics Schaumburg, IL
708-885-9700
800-677-7716

## INDIANA

Insight Electronics Schaumburg, IL
708-885-9700
800-677-7716
Sager Electronics
Dayton, OH
513-298-5555
800-SAGER800

## LOUISIANA

Insight Electronics
Richardson, TX
214-783-0800
800-677-7716
Sager Electronics
Richardson, TX
214-783-1133
800-SAGER800

## MAINE

Insight Electronics Burlington, MA 617-270-9400 800-677-7716
Sager Electronics
Wilmington, MA
508-657-5155
800-SAGER800
MARYLAND
Insight Electronics
Columbia, MD
410-381-3131
800-677-7716
Sager Electronics
Columbia, MD
410-995-4900 800-SAGER800

MASSACHUSETTS
Insight Electronics
Burlington, MA
617-270-9400
800-677-7716
Sager Electronics
Wilmington, MA
508-657-5155
Hingham, MA
617-749-6700
800-SAGER800
MICHIGAN
Insight Electronics
Northfield, OH
216-467-2522
800-677-7716
MINNESOTA
Insight Electronics
St. Louis Park, MN
612-525-9999
800-677-7716
MISSISSIPPI
Insight Electronics
Huntsville, AL
205-830-1222
800-677-7716
Sager Electronics
Norcross, GA
404-446-0085
800-SAGER800
MONTANA
Insight Electronics
Kirkland, WA
206-820-8100
800-677-7716
NEW HAMPSHIRE
Insight Electronics
Burlington, MA
617-270-9400
800-677-7716
Sager Electronics
Salem, NH
603-898-1348
800-SAGER800
NEVADA
Insight Electronics
Sunnyvale, CA
408-720-9222
San Diego, CA
619-587-1100
800-677-7716
J.I.T. Supply

Brea, CA
714-256-9100
800-246-9000
NEW JERSEY
Insight Electronics
Marlton, NJ
609-985-5556
800-677-7716

Sager Electronics
Hauppauge, NY
516-348-1300
800-SAGER800
NEW MEXICO
Insight Electronics
Tempe, AZ
602-829-1800
800-677-7716
NEW YORK (Metro Area)
Sager Electronics
Hauppauge, NY
516-348-1300
800-SAGER800
NEW YORK (Upstate)
Sager Electronics
Wilmington, MA
508-657-5155
800-SAGER800

## NORTH CAROLINA

Sager Electronics
Raleigh, NC
919-850-9550
800-SAGER800

## OHIO

Insight Electronics
Northfield, OH
216-467-2522
800-677-7716
Sager Electronics
Dayton, OH
513-298-5555
Akron, OH
216-864-2111
800-SAGER800
OKLAHOMA
Insight Electronics
Richardson, TX
214-783-0800
800-677-7716
Sager Electronics
Richardson, TX
214-783-1133
800-SAGER800

## OREGON

Insight Electronics
Beaverton, OR
503-626-3031
800-677-7716
PENNSYLVANIA
Insight Electronics
Marlton, NJ
609-985-5556
Northfield, OH
216-467-2522
800-677-7716

## Burr-Brown North American Distributor Sales Offices

PENNSYLVANIA (cont)
Sager Electronics
Langhorne, PA
215-750-7778
Cranberry Township, PA
412-772-2233
800-SAGER800
RHODE ISLAND
Insight Electronics
Burlington, MA
617-270-9400
800-677-7716
Sager Electronics
Wilmington, MA
508-657-5156
800-SAGER800
SOUTH CAROLINA
Sager Electronics
Raleigh, NC
919-850-9550
800-SAGER800

## TENNESSEE

Sager Electronics
Raleigh, NC
919-850-9550
Norcross, GA
404-446-0085
800-SAGER800
TEXAS
Insight Electronics
Austin, TX
512-719-3090
Richardson, TX
214-783-0800
Alvin, TX
713-388-0703
800-677-7716
Sager Electronics
Richardson, TX
214-783-1133
800-SAGER800

UTAH
Insight Electronics
Salt Lake City, UT
800-677-7716
WASHINGTON
Insight Electronics
Kirkland, WA
206-820-8100
800-677-7716
WISCONSIN
Insight Electronics
Wauwatosa, WI
414-258-5338
800-677-7716

## WYOMING

Insight Electronics
Kirkland, WA
206-820-8100
800-677-7716

CANADA
SEMAD
Burnaby, British Colombia
604-451-3444
Calgary, Alberta
403-252-5664
Markham, Ontario
905-475-3922
Pointe Claire, Quebec
514-694-0860
Ottawa, Ontario 613-526-4866


## Please Print

Product Model(s) $\qquad$ This Burr-Brown Literature Will Be Mailed To You
Sample[s] $\qquad$
Mr__Ms__Name $\qquad$
Title $\qquad$
Company $\qquad$
Address $\qquad$
Mail Stop $\qquad$
City $\qquad$ State Zip $\qquad$
Telephone $\qquad$
Fax $\qquad$
Fax This Request To: (602) 741-3895


## Document Catalog

## Version 3.11

## Non-Faxable Items

Due to the page count, or media type of the items listed to the right, they are not available through the Burr-Brown FAXLINE. In order to receive a copy of any of these items, please put a check on the line beside the item and fax this page back to us at (602) 741-3895. Remember to fill out the address block below so that the information can be mailed to you.

Attn: $\qquad$
Company $\qquad$
Street $\qquad$
City/State/Zip or $\qquad$
City/Country $\qquad$
Telephone $\qquad$ FAX $\qquad$

## CATALOGS/BROCHURES

| 1994 Applications Handbook | 59 |
| :---: | :---: |
| 1994 Data Conversion Databook | LI-431 |
| 1994 Linear Databook | LI-432 |
| 1994 Product Guide | LI-461 |
| Corporate Capabilities | LI-456 |
| Customer Design Evaluation Center | LI-409 |
| High Performance D/A Converters | LI-352 |
| Industrial Modem | LI-346 |
| Instrumentation Amplifiers | LI-336 |
| 0804MC 8-Pin To Socket | LI-414 |
| Operational Amplifiers | LI-338 |
| Power Amplifiers. | LI-320 |
| Surface Mount Packages | LI-347 |
| DISKS |  |
| Filter Pro™ .............................. A | E-035 |
| High Performance Eleotronics Selection | E-386 |
| Spice Macromodels | E-020 |

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

## PRODUCT DATA SHEETS

8ADC76 16-Bit Analog-to-Digital Converter1106398
## PRODUCT DATA SHEETS (CONT)

| Doc \# | Pgs |
| :---: | :---: |
| 10694 | 8 |
| 10351 | 8 |
| 10714 | 8 |
| 10355 | 8 |
| 10550 | 11 |
| 10867 | 15 |
| 10865 | 7 |
| 11085 | 15 |
| 10551 | 10 |
| 10856 | 12 |
| 10877 | 16 |
| 11139 | 11 |
| 10835 | 11 |
| 10493 | 12 |
| 11050 | 14 |
| 11104 | 15 |
| 11054 | 8 |
| 11160 | 16 |
| 11182 | 16 |
| 11109 | 16 |
| 10855 | 13 |
| 11018 | 12 |
| 11126 | 14 |
| 11156 | 7 |
| 11157 | 7 |
| 11158 | 19 |
| 11159 | 20 |
| 11155 | 11 |
| 11154 | 11 |
| 11138 | 7 |
| 11193 | 7 |
| 11128 | 15 |
| 11206 | 10 |
| 11075 | 11 |
| 11231 | 6 |
| 10439 | 8 |
| 10866 | 12 |
| 10626 | 8 |
| 10613 | 7 |
| 10671 | 6 |
| 10643 | 9 |
| 10681 | 8 |
| 11153 | 13 |
| 11130 | 12 |
| 11091 | 9 |
| 10494 | 10 |
| 10912 | 3 |
| 11003 | 4 |
| 10557 | 14 |
| 10546 | 7 |
| 11164 | 11 |
| 10757 | 8 |
| 10749 | 10 |
| 10440 | 7 |
| 10503 | 9 |


| PRODUCT <br> Model | DATA SHEETS (CONT) Description | Doc \# | Pgs |
| :---: | :---: | :---: | :---: |
| DAC811L | LCC Microprocessor-Compatible 12-Bit Digital-to-Analog Converter | 11002 | 4 |
| DAC812 | Ultra-High Speed Digital-to-Analog Converter | 10509 | 6 |
| DAC813 | Microprocessor-Compatible 12-Bit D/A Converter | 11077 | 12 |
| DAC1201KP-V | Monolithic Microprocessor-Compatible 12-Bit Res. A/D Converter | 10621 | 5 |
| DAC1600 | Monolithic 16-Bit Resolution Digital-to-Analog Converter | 10622 | 4 |
| DAC2813 | Dual 12-Bit Digital-To-Analog Converter (12-Bit Port Interface) | 11147 | 10 |
| DAC2814 | Dual 12-Bit Digital-toAnalog Converter (Serial Interface) | 11103 | 11 |
| DAC2815 | Dual 12-Bit Digital-to-Analog Converter (8-Bit Port Interface) | 11110 | 11 |
| DAC4813 | Quad 12-Bit Digital-to-Analog Converter (12-bit port interface) | 11148 | 9 |
| DAC4814 | Quad 12-Bit Digital-to-Analog Converter (Serial Interface) | 11111 | 13 |
| DAC4815 | Quad 12-Bit Digital-to-Analog Converter (8-Bit Port Interface) | 11112 | 11 |
| DAC7528 | CMOS Dual 8-Bit Buffered Multiplying Digital-to-Analog Converter | 11219 | 9 |
| DAC7541A | Low Cost 12-Bit CMOS Four-Quadrant Multiplying D/A Converter | 10639 | 9 |
| DAC7545 | CMOS 12-Bit Multiplying D/A Converter, Microprocessor Compat. | 10747 | 8 |
| DAC7700 DIE | Current Output 16-Bit Digital-to-Analog Converter Die | 10611 | 5 |
| DAC7701 DIE | Voltage Output 16-Bit Digital-to-Analog Converter Die | 10612 | 5 |
| DAC7800/01/02 | Dual Monolithic CMOS 12-Bit Multiplying Digital-to-Analog Converter | 11079 | 14 |
| DAC8043 | CMOS 12-Bit Serial Input Mulitplying Digital-to-Analog Converter | 11197 | 8 |
| DDC101 | 20-Bit Analog-to-Digital Converter | 11211 | 28 |
| DF1700 | Dual Channel, 8x Oversampling Digital Filter | 11093 | 11 |
| DF1750 | Dual Channal Digital Decimation Filter | 11092 | 14 |
| DIV100 | Analog Divider | 10427 | 12 |
| DSP101/102 | DSP-Compatible Sampling Single/Dual Analog-to-Digital Converters | 11068 | 23 |
| DSP201/202 | DSP-Compatible Single/Dual Digital-to-Analog Converter | 11067 | 19 |
| INA101 | Very High Accuracy Instrumentation Amplifier | 10454 | 8 |
| INA102 | Low Power, High Accuracy Instrumentation Amplifier | 10523 | 11 |
| INA102 DIE | Low Power High Accuracy Instrumentation Amplifier Die | 10603 | 2 |
| INA102L | Low-Power, High Accuracy LCC Instrumentation Amplifier | 10796 | 4 |
| INA103 | Low Noise, Low Distortion Instrumentation Amplifier | 11016 | 13 |
| INA104 | Very-High Accuracy Instrumentation Amplifier | 10488 | 11 |
| INA105 | Precision Unity Gain Differential Amplifier | 10617 | 13 |
| INA105 DIE | Precision Unity-Gain Differential Amplifier | 10703 | 2 |
| INA105L | Precision Unity-Gain Differential Amplifier | 10812 | 4 |
| INA106 | Precision Fixed-Gain Differential Amplifier | 10729 | 8 |
| INA106 DIE | Precision Fixed-Gain Differential Amplifier | 10928 | 2 |
| INA110 | Fast-Settling FET-Input Very High Accuracy Instrumentation Amp | 10645 | 12 |
| INA110 DIE | Fast-Settling FET-Input Very High Accuracy Instrumentation Amp | 10702 | 2 |
| INA111 | High Speed HET-input instrumentaiun Amplifier | 11143 | 12 |
| INA114 | Precision Instrumentaion Amplifier | 11142 | 13 |
| INA115 | Presision Instrumentation Amplifier | 11169 | 12 |
| INA117 | Precision High Common-Mode Voltage, Unity Gain Differ. Amp | 10748 | 15 |
| INA117 DIE | Precision High Common-Mode Voltage, Unity Gain Differ. Amp Die | 10927 | 3 |
| INA118 | Precision, Low Power Intrumentation Amplifier | 11199 | 12 |
| INA120 | Precision Instrumentation Amplifier | 11071 | 10 |
| INA131 | Precision G=100 Instrumentation Amplifier | 11144 | 11 |
| ISC300 | Universal Precision Isolated Measurement Channel | 11135 | 11 |
| ISO100 | Miniature Low-Drift, Wide-Bandwidth Isolation Amplifier | 10456 | 12 |
| IS0102/106 | Low Cost, High Voltage, Wide Bandwidth Standard Hermetic DIP Signal Isolation Buffer Amplifiers | 10716 | 16 |
| IS0103 | Low-Cost, Internally Powered Isolation Amplifier | 11004 | 8 |
| ISO107 | High-Voltage, Internally Powered Isolation Amplifier | 10898 | 8 |
| ISO113 | Low-Cost, High Voltage, Internally Powered Output Isolation Amp | 10844 | 8 |
| ISO120/121 | Precision Low Cost Isolation Amplifier | 10820 | 15 |
| ISO122P | Precision Lowest Cost Isolation Amplifier | 10857 | 14 |
| ISO130 | High IMR, Low Cost Isolation Amplifier | 11234 | 12 |

## ISO485

IS0150AP
ISO212P
IXR100
LOG100
MPC4D/8S
MPC8D/16S
MPC100
MPC102
MPC104
MPC506/507
MPC508/509
MPC800
MPC8O1
MPY100
MPY534
MPY534 DIE
MPY534L
MPY600
MPY634
OPA27/37
OPA27 DIE
OPA27L/37L
OPA77/177
OPA101/102
OPA103
OPA104
OPA111
OPA111 DIE
OPA121
OPA121 DIE
OPA124
OPA128
OPA128L
OPA129
OPA131/2131/4131
OPA404
OPA404 DIE
OPA404L
OPA445
OPA501
OPA502
OPA511
OPA512
OPA541
OPA541AD DIE
OPA544
OPA600
OPA602
opa602AD
OPA603
OPA604
OPA606

Isolated RS-485 Differential Bus Transceiver
11280
Dual, Isolated, Bi-Directional Digital Coupler
Low Cost, Two-Port Isolated, Low-Profile Isolation Amplifier
Isolated, Self-Powered, Temperature Sensor Conditioning
Precision Logarithmic and Log Ratio Amplifier
CMOS Analog Multiplexers
CMOS Analog Multiplexers
Wide Bandwidth 4X1 Video Multiplexer
Wide-Bandwidth Dual $2 \times 1$ Video Multiplexer
Wide-Bandwidth $2 \times 1$ Video Multiplexer
Single-Ended 16-Channel/Differential 8-Channel CMOS
Analog Multiplexers
Single-Ended 8-Channel/Differential 4-Channel CMOS
Analog Multiplexers
High-Speed CMOS Analog Multiplexer
High-Speed CMOS Analog Multiplexer
Multiplier/Divider
Precision Analog Multiplier
Precision Analog Multiplier Die
LCC Precision Analog Multiplier
Wide Bandwidth Signal Multiplier
Wide Bandwidth Precision Analog Multiplier
Ultra-Low-Noise Precision Operational Amplifier
Ultra-Low Noise Precision Operational Amplifier Die
LCC Ultra-Low Noise Precision Operational Amplifers
Precision Operational Amplifier
Low Noise-Wideband Precision JFET Input Operational Amplifier
Low Drift-Low Bias Current FET Input Operational Amplifier
Ultra-Low Bias Current Low Drift FET Input Operational Amplifier
Low-Noise Precision FET Operational Amplifier
Precision Dielectrically Isolated FET Difet Operational Amplifier Die
Low Cost Precision Difet ${ }^{\star}$ Operational Amplifier
Low-Power Precision Operational Amplifier
Low Noise Precision Difet ${ }^{\oplus}$ Operational Amplifier
Difet ${ }^{\otimes}$ Electrometer-Grade Operational Amplifier
LCC Difet Electrometer-Grade Operational Amplifier
Ultra-Low Bias Current Difet Operational Amplifier
11213 13
$10881 \quad 12$
11141 15
10437 10
103568
103157
1113316
1120216
$11230 \quad 16$
1077412
1077511
104638
104648
104128
106148
107112
10794 4
1101913
1063610
$10466 \quad 11$
105532
107984
110819
$10434 \quad 12$
10444 4
104514
1052612
105332
$10539 \quad 6$
107892
112039
1065310
108014
111958
112569
1067710
107102
108024
107546
104907
1116611
105996
106007
107378
11086 2
$11250 \quad 8$
106728
1075310
10875 2
11026 . 13
$11161 \quad 13$
10598 8

OPA606 DIE OPA620 OPA620 DIE OPA621 OPA621 DIE 0PA622
OPA623
OPA627/637
OPA628
0РА633 OPA633 DIE
OPA640
OPA641
OPA642
OPA643
OPA644
OPA646
OPA648
OPA650
OPA654
OPA658
OPA660
OPA671
OPA675/676
OPA678
OPA1013
OPA2107
OPA2111
OPA2111 DIE
OPA2111L
OPA2541
OPA2544
OPA2604
OPA2650
OPA2658
OPA2662
OPA4658
OPT101
OPT201
OPT202
OPT209
OPT211
OPTЗ01
PCM51JG
PCM53JP, KP
PCM54/55
PCM56P
PCM58P
PCM61
PCM64P
PCM66P
PCM67/69
PCM63P
PCM75
PCM78P

Wide-Bandwidth Difet ${ }^{*}$ Operational Amplifier Die
Wideband Precision Operational Amplifier
Wideband Precision Operational Amplifier Die
Wideband Precision Operational Amplifier
Wideband Precision Operational Amplifier Die
Wide-Bandwidth Operational Amplifier
Wide Bandwidth, Current-Feedback Operational Apmlifier
Precision High-Speed Difet ${ }^{\oplus}$ Operational Amplifier
Low Distortion Wideband Operational Amplifier
High Speed Buffer Amplifier
High Speed Buffer Amplifier Die
Wideband Voltage Feedback Operational Amplifier
Wideband Voltage Feedback Operational Amplifier
Wideband Low Distortion Operational Amplifier
Wideband Low Distortion Operational Amplifier
Low Distoration Current Feedback Operational Amplifier
Low Power, Wide Bandwidth Operational Amplifier
Ultra-Wideband Current Feedback Operational Amplifier
Wideband, Low Power Voltage Feedback Operational Amplifier
Wide Bandwidth, High Output Current Op Amp Difet ${ }^{\text {B }}$
Wideband, Low Power Current Feedback Operational Amplifier
Wide Bandwidth Operational Transconductance Amp and Buffer
Wide Bandwidth, Fast Setting Difet Operational Amplifier
Wideband Switched-Input Operational Amplifier
Wideband Switched-Input Operational Amplifier
Precision, Single-Supply Dual Operational Amplifier
Precision Dual Difet ${ }^{\text {º }}$ Operational Amplifier
Dual Low-Noise Difet ${ }^{\text {O }}$ Operational Amplifier
Precision Dielectrically-Isolated FET Difet Dual Operational Amp Die LCC Low-Noise Precision Difet Operational Amplifier
Dual High Power Operational Amplifier
High-Voltage, High-Current Dual Operational Amplifier
Dual FET-Input, Audio Operational Amplifier
Dual Wideband, Low Power Voltage Feedback Operational Amplifier Dual Wideband, Low Power, Current Feedback Op Amp
Wide Bandwidth, Dual, Power Operational Transconductance
Quad Wideband, Low Power Current Feedback Op Amp
Monolithic Photodiode and Single-Supply Transimpedance Amp Integrated Photodiode and Amplifier
Photodiode with On-Chip Amplifier
Photodiode with On-Chip Amplifier
Monolithic Photodiode and Amplifier
Integrated Photodiode and Amplifier
16-Bit Digital-to-Analog Converter
16-Bit Monolithic Digital-to-Analog Converter
16-Bit Monolithic Digital-to-Analog Converter
Series Input 16-Bit Monolithic Digital-to-Analog Converter
Precision 18-Bit Monolithic Audio D/A Converter
18-Bit Monolithic Audio D/A Converter
18-Bit Audio Digital-to-Analog Converter
16-Bit Digital-to-Analog Converter
Advanced 1-Bit BiCMOS Dual 18-Bit Digital-to-Analog Converter ColinearTM 20-Bit Monolithic Audio D/A Converter
16-Bit Hybrid Analog-to-Digital Converter
16-Bit Audio Analog-to-Digital Converter
$10660 \quad 2$

11073 2
1093916
11090 2
$11131 \quad 19$

1113217
1099814
1120416
1069910
109262
1117914
1118914
$11190 \quad 16$
$11191 \quad 14$
1118714
1119214
1125312
1126412
110989
1126814
1107219
$11120 \quad 7$
1086413
1113615
1105910
10863 - 8
$10540 \quad 10$
10578 2
108034
107688
112499
1106913
1126613
$11269 \quad 14$
1112920
1127015
11257 12
$11180 \quad 12$
$11200 \quad 10$
1123212
1125810
1122812
104628
1057512
106198
107009
108686
109725
107864
110518
11168 13
1108310
106249
1098918

## PRODUCT DATA SHEETS (CONT)

Model
Description
Doc \# Pgs
PCM1700P
PCM1702
PCM1710U
Dual 18-Bit Monolithic Audio Digital-to-Analog Converter
11035
BiCMOS Advanced Sign Magnitude 20-Bit D/A Converter
11175
9
Dual Voltage Output CMOS Delta-Sigma Digital-to-Analog Converter
11217
10
PCM1715U
Dual Voltage Output CMOS Delta-Sigma Digital-to-Analog Converter
11217
PCM1750P/1750U
PCM1760/DF1760
PGA100
PGA102
PGA102 DIE
PGA103
PGA200/201
PGA202/203
PGA204/205
PWS725/726
PWS727/728
PWS740
PWS745
PWS750
RCV420
REFO1
REFO2
REFO5
REF10
REF10L
REF101
REF102
REF200
REF1004
REG1117
REG5601
SDM854
SDM856/857
SDM862/863
872/873
SHC76
SHC85/85ET
SHC298AM
SHC6OOBH
SHCEO1BH
SHC6O5
SHC615
SHC8O3/804
SHC5320
UAF11/21
UAF41
UAF42
VCA610
VFC32
VFC32 DIE
VFC42/52
VFC62
VFC62L

Dual CMOS 18-Bit Monolithic Audio A/D Converter 11084
Multi-Bit Enhanced Noise Shaping 20-Bit A/D Conversion System
Digitally-Controlled Programmable Gain/Multiplexed Input Opamp
High Speed Programmable Gain Amplifier
Digitally-Controlled Programmable Gain/Fast Settling Amplifier
Programmable Gain Amplifier
Digitally Controlled Programmable-Gain Instrumentation Amp
Digitally Controlled Programmable-Gain Instrumentation Amp
Digitally Programmable Gain Instrumentation Amp
isolated, Unregulated DC/DC Converter
Isolated, Unregulated DC/DC Converters
Distributed Multichannel Isolated DC-to-DC Converter
Multi-Channel DC/DC Converter Components
Isolated, Unregulated DC/DC Converter Components
Precision 4mA to 20 mA Current Loop Receiver
+10 V Precision Voltage Reference
+5V Precision Voltage Reference
11084
11174
18
10457
15
8
$10579 \quad 9$
10709 2
11208 8
105226
$11006 \quad 11$
$11176 \quad 14$
107364
10987 7
10758 7
$11095 \quad 9$
$10838 \quad 11$
$10837 \quad 12$
$11171 \quad 10$
+5V Precision Voltage Reference [Guaranteed Long-Term Stability]
Precision Voltage Reference
11177
10

LCC Precision Voltage Reference
Precision Voltage Reference
Precision Voltage Reference
Dual Current Source
Micropower Voltage Reference
800mA Low Dropout Positive Regulator Fixed 2.85V, 3V, 3.3V, 5 V , and Adjustable
SCSI 18-Line Active Terminator
Hybrid Data Acquisition System
Hybrid Data Acquisition System
16 Single Ended/8 Differential Input 12-Bit Data Acq. Systems
Sample/Hold Amplifier
Fast IC Sample/Hold Amplifiers 10321
Low-Cost Monolithic IC Sample/Hold
Ultra-High Speed Sample/Hold Amplifier
Ultra-High Speed Sample/Hold Amplifier
High-Speed Operational Track-And-Hold Amplifier
Wide-Bandwidth, DC Restoration Circuit
Ultra-High Speed Sample/Hold Amplifier
Bipolar Monolithic Sample/Hold Amplifier
Universal Active Filters
Universal Active Filters
Universal Action Filter
Wideband Voltage Controlled Amplifier
Voltage-to-Frequency and Frequency-to-Voltage Converter
Voltage-to-Frequency and Frequency-to-Voltage Converter Die
Voltage-to-Frequency and Frequency-to-Voltage Converter
Voltage-to-Frequency and Frequency-to-Voltage Converter
LCC Voltage-to-Frequency and Frequency-to-Voltage Converter

111787
10528 8
10804 4
104858
$10900 \quad 9$
$10851 \quad 16$
111728
111628
$11216 \quad 4$
1042316
$10402 \quad 19$
1068627
106414
103214
103737
106443
$10784 \quad 4$
$11165 \quad 15$
1121420
105126
1058512
102958
$10359 \quad 12$
110707
$11140 \quad 13$
103728
10604 2
10390 6
104848
10807 4

| PRODUGT <br> Model | DATA SHEETS (CONT) Description | Doc \# | Pgs |
| :---: | :---: | :---: | :---: |
| VFC100 | Synchronized Voltage-to-Frequency Converter | 10547 | 14 |
| VFC100L | LCC Synchronized Voltage-to-Frequency Converter | 10808 | 4 |
| VFC101 | Synchronized Voltage-to-Frequency Converter | 10779 | 11 |
| VFC110 | High Frequency Voltage-to-Frequency Converter | 10861 | 10 |
| VFC121 | Precision Single Power Supply Voltage-to-Frequency Converter | 10971 | 8 |
| VFC320 | Voltage-to-Frequency and Frequency-to-Voltage Converter | 10483 | 8 |
| VFC320L | LCC Voltage-to-Frequency and Frequency-to-Voltage Converter | 10805 | 4 |
| XTR101 | Precision, Low-Drift 4mA to 20mA Two-Wire Transmitter | 10627 | 14 |
| XTR101 DIE | Precision, Low-Drift 4mA to 20mA Two-Wire Transmitter Die | 10708 | 2 |
| XTR101L | LCC Precision, Low-Drift 4mA to 20mA Two-Wire Transmitter | 10811 | 4 |
| XTR103 | 4-20mA Current Transmitter/RTD Excitation And Linearization | 11145 | 11 |
| XTR104 | 4-20mA Current Transmitter/Bridge Excitation And Linearization | 11146 | 11 |
| XTR110 | Precision Voltage-to-Current Converter/Transmitter | 10555 | 10 |
| XTR110 DIE | Precision Voltage-to-Current Converter/Transmitter Die | 10605 | 2 |
| XTR501 | High Current Bridge Driver and 4-20mA Transmitter | 11212 | 2 |
| 100MS | Magnetic Shield | 10421 | 2 |
| 722 | Dual-lsolated DC/DC Converter | 10398 | 6 |
| 724 | Quad-Isolated DC/DC Converter | 10405 | 4 |
| 0729 | DAC729 to DAC73 or DAC736 Pinout Adapter | 10893 | 3 |
| 3507J | Fast-Slewing Operational Amplifier | 10297 | 4 |
| 3528 | Ultra Low Bias Current FET Operational Amplifier | 10389 | 6 |
| 3550 SERIES | Fast-Settling FET Operational Amplifiers | 10302 | 4 |
| 3551 SERIES | Wideband and Fast-Settling FET Operational Amplifiers | 10301 | 4 |
| 3553 | Wideband - Fast-Settling Buffer Amplifier | 10329 | 4 |
| 3554 | Wideband Fast-Settling Operational Amplifier | 10331 | 8 |
| 3573 | High Current - High Power Operational Amplifier | 10393 | 4 |
| 3580/3581/3582 | High Voltage Operational Amplifiers | 10313 | 4 |
| 3583 | High-Voltage, High-Current Operational Amplifier | 10343 | 4 |
| 3584 | High-Voltage Operational Amplifier | 10376 | 4 |
| 3606 | Digitally Controlled Programmable Gain Instrumentation Amplifier | 10388 | 8 |
| 3627 | High Accuracy Unity-Gain Differential Amplifier | 10364 | 4 |
| 3650/3652 | Optically Coupled Linear Isolation Amplifier | 10342 | 8 |
| 3656 | IC Transformer-Coupled Isolation Amplifier | 10403 | 17 |
| 4127 | Logarithmic Amplifier | 10346 | 8 |
| 4204/4206 | Analog Multiplier-Divider | 10675 | 6 |
| 4302 | Multifunction Converter | 10326 | 6 |
| 4340 | True REM-to-DC Converter | 10304 | 4 |
| 4341 | True rms-to-DC Converter | 10323 | 4 |
| 4423 | Precision Quadrature Oscillator | 10365 | 4 |


| APPLICATION BULLETINS |  |  |
| :--- | :---: | :---: |
| Description | Doc | \# |
| Increasing INA117 Differential Input Range | 20001 | 2 |
| Make A Precision Current Source or Current Sink | 20002 | 2 |
| Voltage-Reference Filters | 20003 | 2 |
| Make A Precision -10V Reference | 20004 | 2 |
| Make A Precision $\pm 10 V$ Reference | 20005 | 2 |
| Make A -10V to +10V Adjustable Voltage Source | 20006 | 2 |
| Composite Op Amp Gives You The Best of Both Worlds | 20007 | 2 |
| AC Coupling Instrumentation and Difference Amplifiers | 20008 | 3 |
| Single-Supply Operation of Isolation Amplifiers | 20009 | 4 |
| $\pm 200 V$ Difference Amplifier with Common-Mode Voltage Monitor | 20010 | 2 |
| Low Power Supply Voltage Operation of REF102 10.OV Precision Voltage Reference | 20011 | 2 |

## APPLICATION BULLETINS (CONT)

| Boost ISO120 Bandwidth to More Than 100kHz Increasing ADC603 Input Range | $\begin{aligned} & 20012 \\ & 20013 \end{aligned}$ | 3 |
| :---: | :---: | :---: |
| Input Overload Protection for the RCV420 4-20mA Current-Loop Receiver | 20014 | 3 |
| Extending the Common-Mode Range of Difference Amplifiers | 20015 | 5 |
| Boost Amplifier Output Swing With Simple Modification | 20016 | 2 |
| Low-Pass Active Filter Design Program | 20017 | 6 |
| 0 To 20 mA Reciver Using RCV420 | 20018 | 2 |
| Using The ADS7800 12-Bit ADC With Unipolar Input Signals | 20019 | 2 |
| Burr-Brown Spice Based Macromodels, Rev. F | 20020 | 36 |
| Synchronization Of IS0120/121 Isolation Amplifier | 20021 | 2 |
| Fast Setting Low-Pass Filter | 20022 | 3 |
| Simple Output Filter Eliminates ISO Amp Output Ripple And Keeps Full Bandwidth | 20023 | 2 |
| Very Low Cost Analog Isolation With Power | 20024 | 4 |
| Boost Instrument Amp CMR With Common-Mode Driven Supplies | 20025 | 8 |
| A Low Noise, Low Distortion Design For Antialiasing And Anti-lmaging Filters | 20026 | 7 |
| High Speed Data Conversion | 20027 | 41 |
| Feedback Plots Define Op Amp AC Performance | 20028 | 13 |
| Input Filtering The INA117 $\pm$ 200V Difference Amplifier | 20029 | 4 |
| Thermal And Electrical Properties Of Selected Packaging Materials | 20030 | 2 |
| 4-20mA To O-20mA Converter And Current Summing | 20031 | 4 |
| IC Building Blocks Form Complete Isolated 4-20mA Current-Loop | 20032 | 9 |
| Single-Supply, Low-Power Measurements Of Bridge Networks | 20033 | 2 |
| MFB Low-Pass Filter Design Program | 20034 | 8 |
| Filter Design Program For The UAF42 Universal Active Filter | 20035 | 14 |
| Diode-Based Temperature Measurement | 20036 | 6 |
| Mounting Consideration For TO-3 Packages | 20037 | 8 |
| Heat Sinking- TO-3 Thermal Model | 20038 | 1 |
| Power Amplifier Stress and Power Handling Limitations | 20039 | 6 |
| Frequency-To-Voltage Conversion | 20040 | 7 |
| Single Supply 4-20mA Current Loop Receiver | 20041 | 2 |
| Programmable-Gain Instrumentation Amplifiers | 20042 | 4 |
| Use Low-Impedance Bridges on 4-20mA Current Loop | 20043 | 2 |
| Improved Device Noise Performance For the 3650 Isolation Amplifier | 20044 | 2 |
| Op Amp Performance Analysis | 20045 | 8 |
| Operational Amplifier Macromodels: A Comparison | 20046 | 4 |
| Noise Sources In Applications Using Capacitive Coupled Isolated Amplifier | 20047 | 8 |
| The ACF2101 Used as a Bipolar Switched Integrator | 20048 | 2 |
| The MPC100 Analog Multiplexer Improves RF Signal Distribution | 20049 | 2 |
| Compensate Transimpedance Amplifier Intuitively | 20050 | 2 |
| Double The Ouptput Current To A Load With The Dual OPA2604 Audio Op Amp | 20051 | 1 |
| OPA660 Drives Magnetic Recording Head | 20052 | 3 |
| Improved Noise Performance of the ACF2101 Switched Integrator | 20053 | 4 |
| Clamping Amplifier Tracks Power Supplies | 20054 | 2 |
| Precision IA Swings Rail-to-Rail on Single 5V Supply | 20056 | 2 |
| Comparison of Noise Performance Between a FET Transimpedence Amplifier and a Switched Integrator | 20057 | 7 |
| Simple Filter Turns Square Waves into Sine Waves | 20058 | 2 |
| MTTF, Failrate, Reliability and Life Testing | 20059 | 5 |
| Careful Layout Tames Sample-Hold Pedestal Errors | 20060 | 2 |
| OPT201 Photodiode-Amplifier Rejects Ambient Light | 20061 | 1 |
| Digitally Programmable, Time-Continuous Active Filter | 20062 | 3 |
| Photodiode Monitoring with Op Amps | 20075 | 10 |
| Hybrid Isolation Amplifiers Zap Price and Voltage Barriers | 20080 | 4 |
| DC-to-DC Converters | 20081 | 5 |
| Principles of Data Acquisition and Conversion | 20082 | 5 |


| APPLICATION BULLETINS (CONT) Description | Doc \# | Pgs |
| :---: | :---: | :---: |
| 10MHz Analog Multiplier Carries Output Amp Breaks Bandwidth Ba | 20083 | 5 |
| Analog-to-Digital Converter Grounding Practices Effect System Performance | 20084 | 2 |
| Simple Circuit Delivers 38Vp-p at 5A from 28V Unipolar Supply | 20085 | 2 |
| Switch Gains Accurately with the INA120 | 20086 | 2 |
| Level Shifting Signals with Differential Amplifiers | 20087 | 1 |
| Improved Voltage Filter has Several Advantages | 20088 | 2 |
| A Clarification of Use High-Speed S/H to Improve Sampling ADC Performance | 20089 | 2 |
| Feedback Circuit Clamps Precisely | 20090 | 2 |
| Voltage-Feedback Amps vs Current-Feedback Amps: Bandwidth \& Distortion Considerations | 20091 | 2 |
| SWOP Amplifiers Simplify RF Signal Processing | 20092 | 2 |
| Isolation Amplifiers Hike Accuracy and Reliability | 20093 | 6 |
| Tame Photodiodes with Operational Amplifier Bootstrap | 20094 | 1 |
| Build a Three Phase Sine Wave Generator with the UAF42 | 20096 | 2 |
| DDC101 Evaluation Fixture PC Interface Board | 20097 | 15 |
| Voltage-to-Frequency Converters Offer Useful Options in Analog-to-Digital Conversion | 20130 | 4 |
| An Error Analysis of the ISO1O2 in a Small Signal Measuring Application | 20161 | 2 |
| Partial Discharge Testing: What it is and What It Means | 20163 | 2 |
| Implementation and Applications of Current Sources and Current Receivers | 20165 | 29 |
| Effective Number of Bits | 20166 | 1 |
| Coding Schemes Used with Data Converters | 20175 | 5 |
| CDAC Architecture Plus Resistor Divider Gives ADC574 Pinout with Sampling, Low Power, New Input Ranges | 20178 | 5 |
| Video Operational Amplifier | 20179 | 8 |
| Ultra High Speed ICs | 20180 | 4 |
| Diamond Transistor OPA660 | 20181 | 7 |
| New Ultra High-Speed Circuit Techniques with Analog ICs | 20183 | 17 |
| Driving Video Output Stages with Monolithic Integrated Amps | 20184 | 7 |
| Automatic Gain Control (AGC) Using the Diamond Transistor OPA660 | 20185 | 10 |
| Current or Voltage Feedback: The Choice is Yours with the New, Flexible, Wide-Band Operational Amplifier OPA622 | 20186 | 10 |
| External Open-Loop Gain Adjustment: Check It Out with the Demo Boards for the OPA623 and OPA622 | 20187 | 9 |
| Building a 400 MHz Wide-Band Differential Amp: Its a Breeze with the Diamond Transistor OPA660 | 20188 | 4 |
| Macromodels for RF Operational Amplifiers are a Powerful Design Tool | 20189 | 7 |
| Designing Active Filters with the Diamond Transistor OPA660 | 20190 | 12 |
| There's a World of Line Drivers to Choose From | 20191 | 5 |
| Fiber Optic Transmission | 20192 | 8 |
| The Current-Feedback Operational Amplifier: A High-Speed Building Block | 20193 | 12 |
| Intermodulation Distortion (IMD) | 20194 | 8 |


| DENIO BOARDS |  |  |
| :--- | :---: | :---: |
| Description | Doc \# | Pgs |
| DEM-ACF2101BP | 40415 | 12 |
| DEM-ADS605HB | 40455 | 6 |
| DEM-ADS7804/O5C | 40448 | 12 |
| DEM-ADS7806/07C | 40447 | 12 |
| DEM-ADS7808/09C | 40457 | 13 |
| DEM-ADS7810/19C | 40454 | 12 |
| DEM-DAC600-E | 40425 | 8 |
| DEM-DAC650J-E, K-E | 40441 | 8 |
| DEM-DAI1710 | 40463 | 4 |
| DEM-DDC101P-E | 40439 | 20 |


| DEMO BOARDS (CONT) |  |  |
| :--- | :---: | :---: | :---: |
| Description | Doc $\#$ | Pgs |
| DEM-DSP101/202 | 40408 | 24 |
| DEM-OPA628 | 40452 | 3 |
| DEM-OPA64X | 40445 | 8 |
| DEM-OPA660-1GC | 40407 | 3 |
| DEM-OPA660-2GC | 40406 | 3 |
| DEM-OPA660-3GC | 40405 | 2 |
| DEM-OPA660-4G | 40418 | 6 |
| DEM-OPA660-5G | 40417 | 6 |
| DEM-PCM1702 | 40429 | 6 |
| DEM-PCM1710 | 40442 | 4 |
| DEM-PCM1760 | 40428 | 6 |
| DEM-VCA610AP-C | 40430 | 6 |



International Literature Request Form

## Please Print

Product Model(s) $\qquad$
This Burr-Brown Literature Will Be Mailed To You
Sample(s)
Mr Ms $\qquad$ Name $\qquad$
Title $\qquad$
Company $\qquad$
Address $\qquad$
Mail Stop $\qquad$
City $\qquad$ State $\qquad$ Zip

Telephone $\qquad$
Fax $\qquad$
Fax This Request To: (602) 741-3895

## Data Conversion Products IC Data Book

## Burr-Brown Corporation

Street Address:
6730 S. Tucson Blvd.
Tucson, AZ 85706
Mailing Address:
P.O. Box 11400

Tucson, AZ 85734-1400
Tel: (602) 746-1111*
Worldwide Fax (602) 889-1510*
Burr-Brown FAXLine
(USA and Canada Only): (800) 548-6133
Cable: BBRCORP
For immediate product information, or technical assistance, call (800) 548-6132 in the USA and Canada.
*Note: As of March 19, 1995, the area code for Arizona (except for the metropolitan Phoenix area) will be changed from 602 to 520 , please dial your operator for further assistance.

## BURR - BROWN®




[^0]:    NOTES: 1 ) Ind

[^1]:    BIFET $^{\oplus}$ National Semiconductor Corp., Difet ${ }^{\oplus}$ Burr-Brown Corp.

[^2]:    Teflon ${ }^{\text {TM }}$ E.I. du Pont de Nemours \& Co.

[^3]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^4]:    Dife ${ }^{\oplus}$, Burr-Brown Corp.
    BIFET $^{\text {® }}$, National Semiconductor Corp.

[^5]:    Difet Burr-Brown Corp.

[^6]:    Teflon ${ }^{\otimes}$ E. I. Du Pont de Nemours \& Co.

[^7]:    * Select $J_{1}, J_{2}$ and $R_{1}, R_{2}$ to set inputstage currentfor optimum

[^8]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes

[^9]:    Teflon ${ }^{\circledR}$ E. I. Du Pont de Nemours \& Co.

[^10]:    International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

[^11]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP . Telex: 066-6491 • FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

[^12]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^13]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^14]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

[^15]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^16]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

[^17]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^18]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^19]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^20]:    NOTES: (1) An asterisk (*) specifies the same value as the grade to the left.

[^21]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^22]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706

[^23]:    * Same specifications as for JG.

[^24]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^25]:    International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

[^26]:    The information provided herein is believed to be reliable; however, BURRBROWN assumes no responsibility for inaccuracies or omissions. BURRBROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURRBROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^27]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^28]:    International Airport Industrial Park . Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 066-6491 - FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

[^29]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706

[^30]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product tor use in life support devices and/or systems.

[^31]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^32]:    " A " indicates a product that is still available but not included in the 1995 Data Books-contact factory for data sheet.

[^33]:    The information provided herein is believed to be reliable; however, BURRBROWN assumes no responsibility for inaccuracies or omissions. BURRBROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^34]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^35]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^36]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 • Cable: BBRCORP - Telex: 066-6491 - FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

[^37]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP . Telex: 066-6491 - FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

[^38]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP . Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

[^39]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

[^40]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^41]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes

[^42]:    International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706

[^43]:    International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706

[^44]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^45]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^46]:    * Specification same as PGA206P or PGA207P.

[^47]:    International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP . Telex: 066-6491 • FAX: (602) 741-4395 • Immediate Product Info: (800) 548-6132

[^48]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP . Telex: 066-6491 - FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

[^49]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^50]:    Covered by patent number $4,748,419$ and others pending.

[^51]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706

[^52]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^53]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^54]:    International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706

[^55]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

[^56]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant

[^57]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 - Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

[^58]:    International Airport Industrial Park • Mailing Address: PO Box 11400

[^59]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 066-6491 - FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

[^60]:    International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 - Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

[^61]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^62]:    (1) General Semiconductor Industries Inc., 2001 W. 10th Place, Tempe AZ 85281, 602-968-3101.
    TransZorb ${ }^{\text {® }}$ General Semiconductor Industries Inc.

[^63]:    NOTES: (1) User option. (2) Use TN0604 for 5 V to $\pm 15 \mathrm{~V}$ operation. (3) Multichannel Operation.

[^64]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP - Telex: 066-6491 • FAX: (602) 889-1510 - Immediate Product Info: (800) 548-6132

[^65]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706

[^66]:    International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

[^67]:    This product is covered by the following United States patents: $4,066,974 ; 4,103,267 ; 4,082,908$. Other patents pending may also apply upon the allowance and issuance of patents thereon. The product may also be covered in other countries by one or more international patents corresponding to the above-identified U.S. patents.

[^68]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^69]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

[^70]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

[^71]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

[^72]:    Difet Burr-Brown Corp.

[^73]:    v ACF2101

[^74]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706

[^75]:    International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

[^76]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^77]:    *Same as specification for UAF42AP.
    NOTES: (1) Specifications apply to uncommitted op amp, $\mathrm{A}_{4}$. The three op amps forming the filter are identical to $\mathrm{A}_{4}$ but are tested as a complete filter.

[^78]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^79]:    International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

[^80]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^81]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

[^82]:    REF02 DIE TOPOGRAPHY

[^83]:    International Airport Industrial Park - Mailing Address: PO Box 11400

