

CBT Bus Switches Crossbar Technology

-

CBT Bus Switches Crossbar Technology

1995

1995

Advanced System Logic Products

Data Book

General Information	1
CBT Octals	2
CBT Octals With Integrated Diodes	3
CBT Widebus™	4
Application Note	5
Mechanical Data	6

CBT Bus Switches Crossbar Technology Data Book



•

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated

Printed in U.S.A. by Custom Printing Company Owensville, Missouri

INTRODUCTION

Digital electronics are performing at ever higher speeds; therefore, every barrier to system performance must be removed. High-speed microprocessors, synchronous DRAMs, and new bus architectures require supporting logic that keeps data moving fast.

This edition of the Texas Instruments 1995 CBT Bus Switches Crossbar Technology Data Book includes the industry's most comprehensive line of integrated bus switches. With propagation delays of 250 ps, these high-speed bus switches bring greater system speed and reduced power consumption to today's advanced electronic equipment. These n-channel MOS transistors provide isolation (3-state) when the switch is open and near-zero propagation delay when the switch is closed. CBT switches also function as 5-V to 3.3-V level translators, helping designers mix low-cost DRAMs with high-performance 3-V processors.

The CBT family of bus switches consists of 4-, 8-, 10-, 16-, 18-, and 24-bit-wide switches, exchangers, and multiplexers. With pin-for-pin compatible devices, the migration from existing logic devices is easy. These products are offered in the industry's most extensive line of packaging including the world's smallest octal package and the distributed power and ground Widebus™ package.

Most of the products in this data book are available in production quantities. Please contact your local authorized distributor or Texas Instruments representative for details on any of these devices. Some of the devices in this data book are not yet available in production quantities; information on these devices is included as Advanced Information or Product Preview. For more information on these products including availability dates, pricing, and final timing specifications, please contact your local Texas Instruments representative, authorized distributor, or call the Advanced System Logic hotline at (903) 868-5202.

We hope that you agree that Texas Instruments has the most complete line of bus-switch products in the industry. We also hope that these products meet your system and design needs.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT STAGE STATEMENTS

Product stage statements are used on Texas Instruments data sheets to indicate the development stage(s) of the product(s) specified in the data sheets.

If all products specified in a data sheet are at the same development stage, the appropriate statement from the following list is placed in the lower left corner of the first page of the data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If not all products specified in a data sheet are at the PRODUCTION DATA stage, then the first statement below is placed in the lower left corner of the first page of the data sheet. Subsequent pages of the data sheet containing PRODUCT PREVIEW information or ADVANCE INFORMATION are then marked in the lower left-hand corner with the appropriate statement given below:

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

General Information	1
CBT Octals	2
CBT Octals With Integrated Diodes	3
CBT Widebus™	4
Application Note	5
Mechanical Data	6

.

Contents

	Page
Alphanumeric Index	. 1-3
Cross-Reference Guide	. 1-5
Glossary	. 1-7
Thermal Information	. 1-11

DEVICE

CBT Octals

BT Octals	
SN74CBT31252	-3
SN74CBT31262	-7
SN74CBT3244	11
SN74CBT3245 2-	15
SN74CBT3251 2-	19
SN74CBT3253 2-2	23
SN74CBT3257 2-2	27
SN74CBT3306 2-3	31
SN74CBT3345 2-3	35
SN54/74CBT3383 2-3	39
SN74CBT3384A 2-4	43
SN74CBT3386 2-4	47

PAGE

DEVICE	PAGE
SN74CBT3388	2-51
SN74CBT6800	2-55
CBT Octals With Integrated Diodes	
SN74CBTD3384	. 3-3
SN74CBTS3384	3-7
CBT Widebus	
SN54/74CBT16209	4-3
SN74CBT16211	4 -7
SN74CBT16212	4-11
SN74CBT16213	4-15
SN74CBT16214	4-19
SN74CBT16232	4-23
SN74CBT16233	4-27



•

1-4

INTRODUCTION

Replacements are based on similarity of electrical and mechanical characteristics shown in currently published data. Interchangeability in particular applications is not ensured. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and the buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained herein.

TEXAS INSTRUMENTS QUALITY PERICOM SN74CBT3125 QS3125 PI5C3125 SN74CBT3126[†] PI5C3126 SN74CBT3244 QS3244 PI5C3244 SN74CBT3245 QS3245 PI5C3245 SN74CBT3251[†] QS3251 PI5C3251 SN74CBT3253[†] QS3253 PI5C3253 SN74CBT3257 QS3257 PI5C3257 SN74CBT3306 ----------SN74CBT3345 SN74CBT3383 QS3383, QS3L383 PI5C3383 SN74CBT3384A QS3384, QS3L384 PI5C3384 SN74CBT3386[†] QS3386 _ SN74CBT3388[†] QS3388 _ SN74CBT6800 QS3800 -

CBT octal function cross-reference guide

[†] Please contact the Advanced System Logic hotline at (903) 868-5202 to learn more about plans for these devices.

package cross-reference guide

TEXAS INSTRUMENTS	QUALITY	PERICOM
D	S1	W
DB		—
DW	SO	S
PW‡		L

[‡]Smallest CBT package



1-6

INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

OPERATING CONDITIONS AND CHARACTERISTICS (IN SEQUENCE BY LETTER SYMBOLS)

C_i Input capacitance

The internal capacitance at an input of the device

Co Output capacitance

The internal capacitance at an output of the device

C_{pd} Power dissipation capacitance

Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages): $P_D = C_{pd} V_{CC}^2 f + I_{CC} V_{CC}$.

f_{max} Maximum clock frequency

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification

I_{CC} Supply current

The current into* the V_{CC} supply terminal of an integrated circuit

△I_{CC} Supply current change

The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}

ICEX Output high leakage current

The maximum leakage current into the collector of the pulldown output transistor when the output is high and the output forcing condition V_{O} = 5.5 V

Input hold current

Input current that holds the input at the previous state when the driving device goes to a high-impedance state

I_{IH} High-level input current

The current into* an input when a high-level voltage is applied to that input

IIL Low-level input current

The current into* an input when a low-level voltage is applied to that input

Input/output power-off leakage current

The maximum leakage current into/out of the input/output transistors when forcing the input/output to 4.5 V and V_{CC} = 0 V

I_{OH} High-level output current

The current into* an output with input conditions applied that, according to the product specification, establish a high level at the output

IOL Low-level output current

The current into* an output with input conditions applied that, according to the product specification, establish a low level at the output

*Current out of a terminal is given as a negative value.



GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

loz	Off-state (high-impedance-state) output current (of a 3-state output)			
		rent flowing into* an output having 3-state capability with input conditions established that, ig to the product specification, establish the high-impedance state at the output		
ta	Access			
	The time at an ou	e interval between the application of a specified input pulse and the availability of valid signals tput		
t _{dis}	Disable	time (of a 3-state or open-collector output)		
		bagation time between the specified reference points on the input and output voltage waveforms output changing from either of the defined active levels (high or low) to a high-impedance (off)		
	NOTE:	For 3-state outputs, $t_{dis} = t_{PHZ}$ or t_{PLZ} . Open-collector outputs change only if they are low at the time of disabling so $t_{dis} = t_{PLH}$.		
t _{en}	Enable	time (of a 3-state or open-collector output)		
		bagation time between the specified reference points on the input and output voltage waveforms output changing from a high-impedance (off) state to either of the defined active levels (high or		
	NOTE:	In the case of memories, this is the access time from an enable input (e.g., \overline{OE}). For 3-state outputs, $t_{en} = t_{PZH}$ or t_{PZL} . Open-collector outputs change only if they are responding to data that would cause the output to go low so, for them $t_{en} = t_{PHL}$.		
t _h	Hold tin	ne		
		e interval during which a signal is retained at a specified input terminal after an active transition at another specified input terminal.		
	NOTES:	1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is to be expected.		
		2. The hold time may have a negative value, in which case, the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is to be expected.		
t _{pd}	Propaga	ation delay time		
		e between the specified reference points on the input and output voltage waveforms with the hanging from one defined level (high or low) to the other defined level ($t_{pd} = t_{PHL}$ or t_{PLH})		
t _{PHL}	Propaga	ation delay time, high-to-low level output		
		e between the specified reference points on the input and output voltage waveforms with the hanging from the defined high level to the defined low level		
^t PHZ		time (of a 3-state output) from high level		
		e interval between the specified reference points on the input and the output voltage waveforms 3-state output changing from the defined high level to a high-impedance (off) state		
t _{PLH}	Propaga	ation delay time, low-to-high level output		
		e between the specified reference points on the input and output voltage waveforms with the hanging from the defined low level to the defined high level		
t _{PLZ}	Disable	time (of a 3-state output) from low level		
		e interval between the specified reference points on the input and the output voltage waveforms 3-state output changing from the defined low level to a high-impedance (off) state		



t_{PZH} Enable time (of a 3-state output) to high level

The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to the defined high level

tpzL Enable time (of a 3-state output) to low level

The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to the defined low level

tsk(o) Output skew

The difference between any two propagation delay times when a single switching input or multiple inputs switching simultaneously cause multiple outputs to switch, as observed across all switching outputs. This parameter is used to describe the fanout capability of a clock driver and is of concern when making decisions on clock buffering and distribution networks.

t_{su} Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

- NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
 - 2. The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

tw Pulse duration (width)

The time interval between specified reference points on the leading and trailing edges of the pulse waveform

VIH High-level input voltage

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is to be expected.

V_{IL} Low-level input voltage

An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is to be expected.

V_{OH} High-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, establish a high level at the output

V_{OL} Low-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, establish a low level at the output

V_{T+} Positive-going threshold level

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_{T-}

V_T____ Negative-going threshold level

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V_{T+}



1-10

•

In digital-system design, consideration must be given to thermal management of components. The small size of the small-outline package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures for the CBT family. In general, the junction temperature for any device can be calculated using the following equation:

$$T_{J} = R_{\Theta JA} \times P_{T} + T_{A}$$

Where:

T_J = virtual junction temperature

 $R_{\theta JA}$ = thermal resistance, junction to ambient

 P_T = total power dissipation of the device

 T_A = free-air temperature





Figure 1

Figures 2 through 5 show power dissipation derating for the 8-, 16,-20-, and 24-pin DB packages.





DERATING CURVES FOR 210-MIL SHRINK SMALL-OUTLINE PACKAGE (DB)



General Information	1
CBT Octals	2
CBT Octals With Integrated Diodes	3
CBT Widebus™	4
Application Note	5
Mechanical Data	6

Contents

•	2
	СВТ
	Ō
	ctals

		Page
'CBT3125	Quadruple Bus Switch	2-3
'CBT3126	Quadruple Bus Switch	2-7
'CBT3244	Octal Bus Switch	2-11
'CBT3245	Octal Bus Switch	2-15
'CBT3251	8-Bit to 1-Bit FET Multiplexer/Demultiplexer	2-19
'CBT3253	Dual 4-Bit to 1-Bit FET Multiplexer/Demultiplexer	2-23
'CBT3257	Quadruple 2-Bit to 1-Bit FET Multiplexer/Demultiplexer	2-27
'CBT3306	Dual Bus Switch	2-31
'CBT3345	8-Bit Bus Switch	2-35
'CBT3383	10-Bit Bus-Exchange Switch	2-39
'CBT3384A	10-Bit Bus Switch	2-43
'CBT3386	10-Bit Bus-Exchange Switch With Extended Voltage Range	2-47
'CBT3388	10-Bit Bus-Exchange Switch With Bus Hold	2-51
'CBT6800	10-Bit Bus Switch With Precharged Outputs for Live Insertion	2-55

SN74CBT3125 QUADRUPLE BUS SWITCH

D, DB, OR PW PACKAGE

(TOP VIEW)

14 Vcc

13 4 OE

12 4A

11 1 4B

10 30E 9 3A

8**]** 3B

1OE

1A 2

1B 🛛 3

2A 🛛 5

2B**1**6

GND 7

20E 4

1

SCDS021 - MAY 1995

- Standard '125-Type Pinout
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

description


The SN74CBT3125 quadruple bus switch features independent line switches. Each switch is disabled when the associated output-enable (\overline{OE}) input is high.

The SN74CBT3125 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74CBT3125 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE		
	INPUTS/ OUTPUTS	
ŬE	A, B	
L	A = B	
н	z	

logic diagram (positive logic)



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

SN74CBT3125 QUADRUPLE BUS SWITCH

SCDS021 - MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

$ \begin{array}{llllllllllllllllllllllllllllllllllll$	/ to 7 V 128 mA -50 mA 1.25 W 0.5 W 0.5 W
Storage temperature range, T _{stg}	› 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2	,	V
VIL	Low-level control input voltage		0.8	v
TA	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITION	ONS	MIN	TYP‡	MAX	UNIT
VIK		$V_{CC} = 4 V,$	lı = – 18 mA				-1.2	V
4		$V_{CC} = 5.5 V,$	VI = 5.5 V to GND				±1	μA
ICC		V _{CC} = 5.5 V,	lO = 0,	VI = V _{CC} or GND			3	μA
∆lCC§	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			2.5	mA
Ci	Control pins	VI = 3 V or 0				3		pF
Cio(OFF	F)	V _O = 3 V or 0,	OE = V _{CC}			4		pF
		$V_{CC} = 4 V,$	V _I = 2.4 V,	lj = 15 mA		16	22	
ron¶			V ₁ = 0,	lj = 64 mA		5	7	Ω
'on "		V _{CC} = 4.5 V	V ₁ = 0,	lj = 30 mA		5	7	22
			V ₁ = 2.4 V,	lj = 15 mA		10	15	

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

I Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




SN74CBT3125 **QUADRUPLE BUS SWITCH**

SCDS021 - MAY 1995

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} : ± 0.	$V_{CC} = 5 V$ ± 0.5 V	V _{CC} = 5 V ± 0.5 V V _{CC} =		V _{CC} = 4 V	
	(INPOT)	(001901)	MIN	MAX	MIN	MAX		
t _{pd} †	A or B	B or A		0.25		0.25	ns	
ten	ŌĒ	A or B	1.6	5.4		6	ns	
^t dis	ŌĒ	A or B	1	4.7		5.1	ns	

† This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



PARAMETER MEASUREMENT INFORMATION

- - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.





SN74CBT3126 QUADRUPLE BUS SWITCH

D, DB, OR PW PACKAGE (TOP VIEW)

10E

1A 🛛 2

1B**[**]3

2A 🛛 5

2B 🛛 6

GND 7

20E 🛛 4

14 🛛 V_{CC}

13 🛛 40E

12**0**4A

11 🛛 4B

10 30E

9 🛛 3A

8**П** 3B

SCDS020 - MAY 1995

- Standard '126-Type Pinout
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

description


The SN74CBT3126 quadruple bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low.

The SN74CBT3126 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74CBT3126 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE		
INPUT OUTPUTS		
UE	A, B	
н	A = B	
L	z	

logic diagram (positive logic)



PRODUCT PREVIEW

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



SN74CBT3126 QUADRUPLE BUS SWITCH

SCDS020 - MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Continuous channel current	
Input clamp current, I _K (V _{I/O} < 0)	
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): D package	
DB package	0.5 W
PW package	0.5 W
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		v
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITIO	ONS	MIN	TYP‡	MAX	UNIT
VIK		$V_{CC} = 4 V,$	lj =18 mA				-1.2	V
4		V _{CC} = 5.5 V,	VI = 5.5 V to GND				±5	μA
lcc		V _{CC} = 5.5 V,	l _O = 0,	VI = V _{CC} or GND			3	μA
∆ICC§	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	Control pins	VI = 3 V or 0				3		рF
Cio(OFF	F)	V _O = 3 V or 0,	OE = V _{CC}			6		pF
		$V_{CC} = 4 V,$	V ₁ = 2.4 V,	lj = 15 mA				
ron¶			V ₁ = 0,	lj = 64 mA		5	7	Ω
'on "		V _{CC} = 4.5 V	V ₁ = 0,	lı = 30 mA		5	7	22
			V _I = 2.4 V,	lj = 15 mA		10	15	

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

I Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.



SN74CBT3126 QUADRUPLE BUS SWITCH


SCDS020 - MAY 1995

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
^t pd [†]	A or B	B or A	0.25	ns

[†] This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH andtPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCDS001C - NOVEMBER 1992 - REVISED MAY 1995

 Functionally Equivalent to QS3244 Standard '244-Type Pinout 	DB, DW, OR PW PACKAGE (TOP VIEW)
 5-Ω Switch Connection Between Two Ports TTL-Compatible Control Input Levels 	10E 1 20 V _{CC} 1A1 2 19 20E
 Package Options Include Plastic Shrink Small-Outline (DB), Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages 	2B4 [] 3 18] 1B1 1A2 [] 4 17] 2A4 2B3 [] 5 16] 1B2 1A3 [] 6 15] 2A3
description	2B2 7 14 1B3
The SN74CBT3244 provides eight bits of high-speed TTL-compatible bus switching in a standard '244 device pinout. The low on-state	1A4 [] 8 13 [] 2A2 2B1 [] 9 12 [] 1B4 GND [] 10 11 [] 2A1

The device is organized as two 4-bit low-impedance switches with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the switch is on and data can flow from port A to port B, or vice versa. When \overline{OE} is high, the switch is open and a high-impedance state exists between the two ports.

The SN74CBT3244 is characterized for operation from 0°C to 70 °C.

resistance of the switch allows connections to be

made with minimal propagation delay.

INF	UTS	INPUTS/	OUTPUTS		
10E	20E	1A, 1B 2A, 2B			
L	L	1A= 1B	2A = 2B		
L	н	1A= 1B	z		
н	L	z	2A = 2B		
н	н	z	Z		


FUNCTION TABLE



SN74CBT3244 OCTAL BUS SWITCH

SCDS001C - NOVEMBER 1992 - REVISED MAY 1995

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	to 7 V
nput voltage range, V _I (see Note 1)	
Continuous channel current	
Clamp current, I _K (V _{I/O} < 0)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DB package	
DW package	1.6 W
PW package	
Storage temperature range, T _{stg} 65°C to	150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	0	70	°C



SN74CBT3244 OCTAL BUS SWITCH

SCDS001C - NOVEMBER 1992 - REVISED MAY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITI	ONS	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj =18 mA				-1.2	V
l <u>μ</u>		V _{CC} = 5.5 V,	VI = 5.5 V to GND				±5	μA
ICC		V _{CC} = 5.5 V,	I _O = 0,	VI = V _{CC} or GND			50	μA
∆lcc [‡]	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			3.5	mA
Ci	Control pins	V ₁ = 3 V or 0				3		рF
Cio(OFF	F)	V _O = 3 V or 0,	OE = V _{CC}			6		pF
			V ₁ = 0,	lj = 64 mA		5	7	
r _{on} §		V _{CC} = 4.5 V	V ₁ = 0,	lj = 30 mA		5	7	Ω
			V ₁ = 2.4 V,	lj = 15 mA		10	15	

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[±]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

S Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
tpd¶	A or B	B or A		0.25	ns
ten	ŌĒ	A or B	1	8.9	ns
tdis	ŌĒ	A or B	1	7.4	ns

This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



SN74CBT3244 OCTAL BUS SWITCH

SCDS001C - NOVEMBER 1992 - REVISED MAY 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH andtpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCDS002C - NOVEMBER 1992 - REVISED MAY 1995

 Functionally Equivalent to QS3245 Standard '245-Type Pinout 	DB, DW, OR PW PACKAGE (TOP VIEW)
 5-Ω Switch Connection Between Two Ports TTL-Compatible Control Input Levels 	NC $\begin{bmatrix} 1 & 20 \end{bmatrix}$ V _{CC} A1 $\begin{bmatrix} 2 & 19 \end{bmatrix}$ OE
 Package Options Include Shrink Small-Outline (DB), Plastic Small-Outline (DW), and Thin Shrink Small-Outline (PW) 	A2 [] 3 18]] B1 A3 [] 4 17]] B2 A4 [] 5 16]] B3
Packages	A5 6 15 B4 A6 7 14 B5
description	A7 8 13 B6
The SN74CBT3245 provides eight bits of high-speed TTL-compatible bus switching in a	A8 0 9 12 B7 GND 0 10 11 B8


The SN/4CB13245 provides eight bits of high-speed TTL-compatible bus switching in a standard '245 device pinout. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as one 8-bit switch. When output enable (\overline{OE}) is low, the switch is on and port A is connected to port B. When \overline{OE} is high, the switch is open and a high-impedance state exists between the two ports.

The SN74CBT3245 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE						
	INPUTS/ OUTPUTS					
ŌĒ	A, B					
L	A = B					
н	Z					

logic diagram



ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



SN74CBT3245 OCTAL BUS SWITCH

SCDS002C - NOVEMBER 1992 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

$ \begin{array}{llllllllllllllllllllllllllllllllllll$
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITIO	ONS	MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = – 18 mA				-1.2	V
1		V _{CC} = 5.5 V,	VI = 5.5 V or GND				±5	μA
ICC		V _{CC} = 5.5 V,	i _O = 0,	VI = V _{CC} or GND			50	μA
∆ICC§	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			3.5	mA
Ci	Control pins	VI = 3 V or 0				3		pF
Cio(OFF	-)	V _O = 3 V or 0,	OE = V _{CC}			6	6 p	
		$V_{CC} = 4 V,$	V _I = 2.4 V,	lj = 15 mA				
ron¶			V _I = 0,	lj = 64 mA		5	7	Ω
'on "		V _{CC} = 4.5 V	V _I = 0,	lj = 30 mA		5	7	52
			V _I = 2.4 V,	lj = 15 mA		10	15	

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

Image: Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




SN74CBT3245 **OCTAL BUS SWITCH**

SCDS002C - NOVEMBER 1992 - REVISED MAY 1995

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
tpd [†]	A or B	B or A	0.25	ns
^t en	ŌĒ	A or B		ns
^t dis	ŌĒ	A or B		ns

[†] This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns, C.
- The outputs are measured one at a time with one transition per measurement. D.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



B4 🛛

B3 🛛 2

B2 **[**]3

B1 []4

OE 17

GND 8

D, DB, OR PW PACKAGE (TOP VIEW)

16 VCC

15 B5

14 🛛 B6

13 B7

12 B8

11 SO

10 I S1

9] S2

SCDS019 - MAY 1995

- Functionally Equivalent to QS3251
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Control Input Levels
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

description

The SN74CBT3251 is an 8-bit to 1-bit high-speed TTL-compatible FET multiplexer/ demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

When output enable (\overline{OE}) is low, the SN74CBT3251 is enabled. S0, S1, and S2 select one of the B outputs for the A-input data.

The SN74CBT3251 is characterized for operation from -40°C to 85°C.


		FUN	CTION T	ABLE
S2	S1	S0	ŌĒ	FUNCTION
Х	Х	Х	н	Disconnect
L	L	L	L	A to B1
L	L	н	L	A to B2
L	н	L	L	A to B3
L	н	н	L	A to B4
н	L	L	L	A to B5
н	L	н	L	A to B6
н	н	L	L	A to B7
н	н	н	L	A to B8

PRODUCT PREVIEW



SCDS019 - MAY 1995

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Continuous channel current	
Input clamp current, I _K (V _{I/O} < 0)	–50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): D package	1.3 W
	0.55 W
	0.5 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.



SCDS019 - MAY 1995

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYPT	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lj = - 18 mA				-1.2	v
4		V _{CC} = 5.5 V,	Vi = 5.5 V to GND				±5	μA
ICC		V _{CC} = 5.5 V,	lO = 0,	VI = V _{CC} or GND			3	μA
∆lCC [‡]	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	Control pins	V ₁ = 3 V or 0				3		pF
0	A port	N 01/10						рF
Cio(OFF)	B port	V _O = 3 V or 0,	$\overline{OE} = V_{CC}$			6		рг
		$V_{CC} = 4 V,$	V _I = 2.4 V,	lj = 15 mA				
r _{on} §			V ₁ = 0,	lj = 64 mA (optional)		5	7	Ω
		V _{CC} = 4.5 V	V ₁ = 0,	lj = 30 mA		5	7	52
			V ₁ = 2.4 V,	lj = 15 mA		10	15	

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

S Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
^t pd [¶]	A or B	B or A		0.25	ns

[¶] This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



SCDS019 - MAY 1995



PARAMETER MEASUREMENT INFORMATION

PRODUCT PREVIEW

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCDS018 - MAY 1995

- Functionally Equivalent to QS3253
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Control Input Levels
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

description

The SN74CBT3253 is a dual 4-bit to 1-bit high-speed TTL-compatible FET multiplexer/ demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

D, DB, OR PW PACKAGE (TOP VIEW)				
OE1 [1	16 V _{CC}		
S1 [2	15 0E2		
1B4 [14 🛛 S0		
1B3 [4	13] 2B4		
1B2 [5	12 🛛 2B3		
1B1 [6	11 🛛 2B2		
1A [10] 2B1		
GND [8	9] 2A		
	L			

OE1, OE2, S0, and S1 select the appropriate B output for the A-input data.

The SN74CBT3253 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE						
S1	S0	0 OE1 OE2 FUNCTION		FUNCTION		
X	х	х	н	Disconnect 1A		
x	х	н	х	Disconnect 2A		
L	L	L	L	1A to 1B1 and 2A to 2B1		
L	н	L	L	1A to 1B2 and 2A to 2B2		
н	L	L	L	1A to 1B3 and 2A to 2B3		
н	н	L	L	1A to 1B4 and 2A to 2B4		


PRODUCT PREVIEW



Copyright © 1995, Texas Instruments Incorporated

SCDS018 - MAY 1995

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Continuous channel current	
Input clamp current, I _K (V _{I/O} < 0)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2)): D package 1.3 W
	DB package 0.55 W
	PW package 0.5 W
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.



SCDS018 - MAY 1995

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS			TYPT	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lı = – 18 mA				-1.2	v
ų		V _{CC} = 5 V,	VI = 5.5 V to GND				±5	μA
ICC		V _{CC} = 5.5 V,	lO = 0,	VI = V _{CC} or GND			3	μA
∆lCC‡	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			2.5	mA
Ci	Control pins	V _I = 3 V or 0				3		pF
0	A port							pF
Cio(OFF)	B port	V _O = 3 V or 0,	$\overline{OE} = V_{CC}$					p۴
		$V_{CC} = 4 V,$	V ₁ = 2.4 V,	lj = 15 mA		_		
r _{on} §			V ₁ = 0,	lı = 64 mA (optional)		5	7	Ω
'on ³		V _{CC} = 4.5 V	V ₁ = 0,	lj = 30 mA		5	7	52
			V ₁ = 2.4 V,	lj = 15 mA		10	15	

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

⁺ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.
§ Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
t _{pd} ¶	A or B	B or A	0.25	ns

This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



SCDS018 - MAY 1995



PARAMETER MEASUREMENT INFORMATION

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tod.

Figure 1. Load Circuit and Voltage Waveforms




PRODUCT PREVIEW

SCDS017 - MAY 1995

- Functionally Equivalent to QS3257
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Control Input Levels
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

description

The SN74CBT3257 is a quadruple 2-bit to 1-bit high-speed TTL-compatible FET multiplexer/ demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.



OE and S select the appropriate B1 and B2 outputs for the A-input data.


The SN74CBT3257 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE					
S	ŌĒ	FUNCTION			
Х	н	Disconnect			
L	L	1A to 1B1, 2A to 2B1, 3A to 3B1 and 4B to 4B1			
н	L	1A to 1B2, 2A to 2B2, 3A to 3B2 and 4A to 4B2			



SCDS017 - MAY 1995

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Continuous channel current	128 mA
Input clamp current, I_{K} ($V_{I/O} < 0$)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note	2): D package 1.3 W
	DB package 0.55 W
	PW package 0.5 W
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.



SCDS017 - MAY 1995

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER		TEST CONDITIONS		MIN	TYPT	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj =18 mA				-1.2	V
(j		V _{CC} = 5.5 V,	VI = 5.5 V to GND				±5	μA
ICC		V _{CC} = 5.5 V,	I _O = 0,	VI = V _{CC} or GND			3	μA
∆lCC [‡]	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			2.5	mA
Ci	Control pins	V _I = 3 V or 0				3		pF
C _{io(OFF)}	A port B port	V _O = 3 V or 0,	OE = V _{CC}			6		pF
		V _{CC} = 4 V,	VI = 2.4 V,	lj = 15 mA				
r _{on} §			V ₁ = 0,	lı = 64 mA (optional)		5	7	0
		V _{CC} = 4.5 V	V _I = 0,	lj = 30 mA		5	7	Ω
			V _I = 2.4 V,	lj = 15 mA		10	15	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
^t pd [¶]	A or B	B or A		0.25	ns
ten	S	A or B			ns
^t en	ŌĒ	A or B			ns
^t dis	ŌĒ	A or B			ns

This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



SCDS017 - MAY 1995



PARAMETER MEASUREMENT INFORMATION

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

E. tpLZ and tpHZ are the same as tdis.

F. tpzL and tpzH are the same as ten.

G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

STRUMENTS

POST OFFICE BOX 655303
 DALLAS, TEXAS 75265



SN74CBT3306 DUAL BUS SWITCH

SCDS016 - MAY 1995

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Control Input Levels
- Package Options Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages

D OR PW PACKAGE (TOP VIEW) 10E 1 8 V_{CC} 1A 2 7 20E 1B 3 6 2B GND 4 5 2A

description


The SN74CBT3306 dual bus switch features independent line switches. Each switch is disabled when the associated output-enable (\overline{OE}) input is high.

The SN74CBT3306 is available in TI's plastic small-outline package (D) and thin shrink small-outline package (PW).

The SN74CBT3306 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE			
	INPUTS/ OUTPUTS		
UE	A, B		
L	A = B		
н	Z		

logic diagram (positive logic)



ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



Copyright © 1995, Texas Instruments Incorporated

SN74CBT3306 DUAL BUS SWITCH

SCDS016 - MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Continuous channel current	128 mA
Input clamp current, I _K (V _{I/O} < 0)	
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): D package	0.8 W
PW package	
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = 18 mA				-1.2	V
ų		V _{CC} = 5.5 V,	Vi = 5.5 V to GND				±5	μA
lcc		V _{CC} = 5.5 V,	lO = 0,	VI = V _{CC} or GND			3	μA
∆ICC§	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			2.5	mA
Ci	Control pins	VI = 3 V or 0				3		рF
Cio(OFF	=)	$V_{O} = 3 V \text{ or } 0,$	$\overline{OE} = V_{CC}$			6		pF
		$V_{CC} = 4 V,$	V ₁ = 2.4 V,	lj = 15 mA				
ron¶			VI = 0,	lı = 64 mA (optional)		5	7	Ω
'on "		V _{CC} = 4.5 V	V ₁ = 0,	lj = 30 mA		5	7	52
			V ₁ = 2.4 V,	lj = 15 mA		10	15	

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

¶ Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




SCDS016 - MAY 1995

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
^t pd [†]	A or B	B or A		0.25	ns
ten	ŌĒ	A or B			ns
^t dis	ŌĒ	A or B			ns

[†] This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- D. The outputs are measured one at a time
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SN74CBT3345 8-BIT BUS SWITCH

SCDS027 - MAY 1995


 Standard '245-Type Pinout 5-Ω Switch Connection Between Two Ports DB, DW, OR PW P (TOP VIEW) 	
TTL-Compatible Control Input Levels	
Package Options Include Plastic Shrink	A1 [2 19] OE
Small-Outline (DB), Small-Outline (DW), and	A2 3 18 B1
Thin Shrink Small-Outline (PW) Packages	A3 4 17 B2 A4 5 16 B3
description	A5 6 15 B4
The SN74CBT3345 provides eight bits of	A6 7 14 B5
high-speed TTL-compatible bus switching in a	A7 8 13 B6 A8 9 12 B7
standard '245 device pinout. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.	A8 9 12 B7 GND 10 11 B8

The device is organized as one 8-bit switch bank with dual output-enable (OE and \overline{OE}) inputs. When \overline{OE} is low or OE is high, the switch is on and port A is connected to port B. When \overline{OE} is high and OE is low, the switch is open and a high-impedance state exists between the two ports.

The SN74CBT3345 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE				
INP	UTS	INPUT/ OUTPUTS		
OE	ŌĒ	A, B		
Х	L	A = B		
н	Х	A = B		
L	н	z		

logic diagram



PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

SN74CBT3345 8-BIT BUS SWITCH

SCDS027 - MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

$ \begin{array}{llllllllllllllllllllllllllllllllllll$
PW package 0.7 W Storage temperature range, T _{stg} 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level control input voltage	2		v
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	ER TEST CONDITIONS			MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = 4.5 V,	iı = – 18 mA				-1.2	V
4		V _{CC} = 5.5 V,	VI = 5.5 V or GND				±5	μA
lcc		V _{CC} = 5.5 V,	l _O = 0,	VI = V _{CC} or GND			50	μA
∆ICC§	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			3.5	mA
Ci	Control pins	VI = 3 V or 0				3		pF
Cio(OFF	=)	V _O = 3 V or 0,	$\overline{OE} = V_{CC} \text{ or } OE = O$	AND		6		pF
			V ₁ = 0,	lj = 64 mA		5	7	
ron¶		V _{CC} = 4.5 V	V _I = 0,	lj = 30 mA		5	7	Ω
			VI = 2.4 V,	lj = 15 mA		10	15	

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

 \S This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

I Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




SN74CBT3345 8-BIT BUS SWITCH

SCDS027 - MAY 1995

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	PARAMETER FROM TO (INPUT) (OUTPUT)		MIN	МАХ	UNIT
tpd [†]	A or B	B or A		0.25	ns
ten	OE or OE	A or B	1	9.1	ns
^t dis	OE or OE	A or B	1	8.7	ns

[†] This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tPZL and tPZH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SN54CBT3383, SN74CBT3383 10-BIT BUS-EXCHANGE SWITCH

SCDS003C - NOVEMBER 1992 - REVISED MAY 1995

SN54CBT3383 . . . JT OR W PACKAGE

SN74CBT3383 ... DB, DW, OR PW PACKAGE

(TOP VIEW)

24**]** V_{CC}

23 5B2

22 5A2

21 🛛 5A1

20 5B1

19 4B2

18 4A2

16 4B1

15 3B2

14 3A2

13 BX

BE

1B1 🛙

1A1 🛛 3

1A2 🛛

2B1 6

1B2 🛛 5

2A1 🛛 7

2A2 8

2B2 🛛 9

3B1 10

3A1 🚺 11

GND 12

2

4

- Functionally Equivalent to QS3383 and QS3L383
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Shrink Small-Outline (DB), Small-Outline (DW), Thin Shrink Small-Outline (PW), Ceramic DIPs (JT), and Ceramic Flat (W) Packages

description

The 'CBT3383 provide ten bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.


The devices operate as a 10-bit bus switch or a 5-bit bus exchanger, which provides swapping of the A and B
pairs of signals. The bus-exchange function is selected when BX is high. The switches are connected when BE
is low.

The SN54CBT3383 is characterized for operation from -55°C to 125°C. The SN74CBT3383 is characterized for operation from 0°C to 70°C.

F	UN	ICI	101	T V	AB	LE
•	Ψ.					

BE	вх	1A1-5A1	1A2-5A2
L	L	1B1-5B1	1B2-5B2
L	н	1B2-5B2	1B1-5B1
н	х	Z	Z

logic diagram



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

SN54CBT3383, SN74CBT3383 10-BIT BUS-EXCHANGE SWITCH

SCDS003C - NOVEMBER 1992 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Continuous channel current	128 mA
Input clamp current, I _{IK} (V _{I/O} < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DB package	
DW package	1.6 W
PW package	0.7 W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions

		SN54CE	SN54CBT3383 SN74CB MIN MAX MIN		SN74CBT3383		
		MIN			MAX		
VCC	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level control input voltage	2		2		V	
VIL	Low-level control input voltage		0.8		0.8	V	
TA	Operating free-air temperature	-55	125	0	70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETED	TEST CONDITIONS		SN	54CBT33	383	SN	74CBT33	83	UNIT	
PARAMETER			STCONDITION	15	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = MIN§,	li = - 18 mA				-1.2			-1.2	V
4		V _{CC} = MAX§,	VI = VCC MA	X or GND			±5			±5	μA
ICC		V _{CC} = MAX§, V _I = V _{CC} or GND	l _O = 0,	<u> </u>			50			50	μA
∆ICC¶	Control pins	V _{CC} = MAX§, Other inputs at V _{CC}	V _{CC} = MAX\$, One input at 3.4 V, Other inputs at V _{CC} or GND				2.5			2.5	mA
0	Control pins	V _I = 3 V or 0							3		рF
Ci	Control pins	VI = 2.5 V					5				рг
0	-	V _O = 3 V or 0,	BE = V _{CC}						6		pF
Cio(OFF	-)	V _O = 2.5 V	BE = V _{CC}				6				рг
		V _{CC} = MIN§,	V ₁ = 0,	lj = 64 mA		5	9.2		5	7	
ron#		V _{CC} = MIN§,	V _I = 0,	lj = 30 mA					5	7	Ω
		V _{CC} = MIN\$,	Vj = 2.4 V,	lj = 15 mA		10	17		10	15	

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ For conditions shown as MIN or MAX use the appropriate values under recommended operating conditions.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

Measured by the voltage drop between the input terminal and the output terminal at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two terminals.




SN54CBT3383, SN74CBT3383 **10-BIT BUS-EXCHANGE SWITCH**

SCDS003C - NOVEMBER 1992 - REVISED MAY 1995

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM TO		SN54CBT3383		SN74CE	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
t _{pd} †	A or B	B or A		1.5		0.25	ns
ten	BX	A or B	1	10.2	1	9.2	ns
ten	BE	A or B	1	10.8	1	8.6	ns
tdis	BE	A or B	1	8.2	1	7.5	ns

[†] This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



PARAMETER MEASUREMENT INFORMATION

- - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.





SCDS004C - NOVEMBER 1992 - REVISED JULY 1995

- Functionally Equivalent to QS3384 and QS3L384
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Shrink Small-Outline (DB), Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

description

The SN74CBT3384A provides ten bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

DB, DW, OR PW PACKAGE (TOP VIEW)						
10E 1B1 1A1 1A2 1B2 1B3 1A3 1A4		U 24 23 22 21 20 19 18 17	V _{CC} 2B5 2A5 2A4 2B4 2B3 2A3 2A3			
1B4	H9	16	2B2			
1B5 1A5			2B1 2A1			
GND			20E			

The device is organized as two 5-bit switches with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the switch is on and port A is connected to port B. When \overline{OE} is high, the switch is open and a high-impedance state exists between the two ports.

The SN74CBT3384A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE


1 OE	20E	1B1 – 1B5	2B1-2B5
L	L	1A1 – 1A5	2A1-2A5
L	н	1A1 – 1A5	Z
н	L	z	2A1-2A5
н	н	Z	Z



SN74CBT3384A 10-BIT BUS SWITCH

SCDS004C - NOVEMBER 1992 - REVISED JULY 1995

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Continuous channel current	
Input clamp current, I _{IK} (V _{I/O} < 0)	
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DB package	
DW package	
PW package	0.7 W
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C



SN74CBT3384A 10-BIT BUS SWITCH

SCDS004C - NOVEMBER 1992 - REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER TEST CONDITIONS			MIN	TYPT	MAX	UNIT		
VIK		V _{CC} = 4.5 V,	lj =18 mA				-1.2	V
կ		V _{CC} = 5.5 V,	V _I = 5.5 V or GND				±1	μA
ICC		V _{CC} = 5.5 V,	l _O = 0,	VI = V _{CC} or GND			3	μA
∆lCC‡	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	Control pins	VI = 3 V or 0				4		pF
Cio(OFF	=)	$V_{O} = 3 V \text{ or } 0,$	OE ≈ VCC			4.5		pF
		$V_{CC} = 4 V,$	V _I = 2.4 V,	lj = 15 mA		14	20	
r _{on} §			V ₁ = 0,	lj = 64 mA		5	7	Ω
		V _{CC} = 4.5 V	V ₁ = 0,	lı = 30 mA		5	7	22
			Vj = 2.4 V,	lj = 15 mA		10	15	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.		V _{CC} :	= 4 V	UNIT
	(INPOT)	(001401)	MIN	MAX	MIN	MAX	
^t pd [¶]	A or B	B or A		0.25		0.25	ns
^t en	ŌĒ	A or B	1.9	5.7		6.2	ns
^t dis	ŌĒ	A or B	2.1	5.2		5.5	ns

This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



SN74CBT3384A 10-BIT BUS SWITCH

SCDS004C - NOVEMBER 1992 - REVISED JULY 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SN74CBT3386 **10-BIT BUS-EXCHANGE SWITCH** WITH EXTENDED VOLTAGE RANGE SCDS022 - MAY 1995

- Functionally Equivalent to QS3386
- 5-Ω Switch Connection Between Two Ports
- **TTL-Compatible Input and Output Levels** ۰
- **Package Options Include Plastic** Small-Outline (DB), Shrink Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages
- Uses V_{CC} of 5 V and V_{DD} of -2 V

description

The SN74CBT3386 provides ten bits of high-speed TTL-compatible bus switching or exchanging. The input signals can range from -2 V to 5 V. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

(TOP VIEW)						
BE [1	υ	24	b	vcc	
1B1 🛛	2		23	þ	5B2	
1A1 🛛	3		22	1	5A2	
1A2 🕻	4		21	þ	5A1	
1B2 🛛	5		20	þ	5B1	
2B1 [6		19	þ	4B2	
2A1 [7		18		4A2	
2A2 [8		17	þ	4A1	
2B2 🕻	9		16	þ	4B1	
3B1 [10		15		3B2	
3A1 [11		14		3A2	
v _{dd} [12		13	þ	BX	

DB, DW, OR PW PACKAGE


The device operates as a 10-bit bus switch or a 5-bit bus exchanger, which allows swapping of the A and B pairs of signals. The bus-exchange function is selected when BX is high. The switches are disconnected when BE is high.

The SN74CBT3386 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

BE	BX	1A1-5A1	1A2-5A2
L	L	1B1-5B1	1B2-5B2
L	н	1B2-5B2	1B1-5B1
н	х	z	z

logic diagram



PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



Copyright © 1995, Texas Instruments Incorporated

SN74CBT3386 10-BIT BUS-EXCHANGE SWITCH WITH EXTENDED VOLTAGE RANGE SCDS022 - MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} to V _{DD}	
Input voltage range, VI (see Note 1) VDD - 0.5 V to VD	_D + 7.5 V
Continuous channel current	. 128 mA
Input clamp current, I_{IK} (V _{I/O} < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range, T _{stg} 65°C	to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDIT	IONS	MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = 18 mA			١	V _{DD} 1.2	V
4		V _{CC} = 5.5 V,	VI = 5.5 V or GND				±5	μA
ICC		V _{CC} = 5.5 V,	IO = 0,	VI = V _{CC} or GND			3	μA
∆ICC§	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			5	mA
Ci	Control pins	VI = 3 V or 0				3		pF
Cio(OFF)	V _O = 3 V or 0,	BE = V _{CC}	,		6		pF
		V _{CC} = 4.75 V,	V _I = 0,	lı = 64 mA (optional)		7	9	
ron¶		V _{CC} = 4.75 V,	Vį = 0,	lı = 30 mA		7	9	Ω
		V _{CC} = 4.75 V,	V ₁ = 2.4 V,	lj = 15 mA		12	17	

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

¶ Measured by the voltage drop between the input terminal and the output terminal at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two terminals.




SN74CBT3386 **10-BIT BUS-EXCHANGE SWITCH** WITH EXTENDED VOLTAGE RANGE SCDS022 - MAY 1995

switching characteristics over recommended operating free-air temperature range, $C_1 = 50 \text{ pF}$ (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
tpd [†]	A or B	B or A		0.25	ns
ten	BX	A or B			ns
ten	BE	A or B			ns
tdis	BE	A or B			ns

[†] This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



PARAMETER MEASUREMENT INFORMATION

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
- The outputs are measured one at a time with one transition per measurement. D.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



2-50

SN74CBT3388 10-BIT BUS-EXCHANGE SWITCH WITH BUS HOLD SCD5023 - MAY 1995

- Functionally Equivalent to QS3388
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Bus Hold on I/O Pins
- Package Options Include Plastic Small-Outline (DB), Shrink Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

description

The SN74CBT3388 provides ten bits of high-speed TTL-compatible bus switching or exchanging with bus hold on all I/Os. The low on-state resistance of the switch allows connection to be made with minimal propagation delay. When the switch is turned off, the bus-hold

circuit pulls all I/Os to V_{CC} or to GND, depending on the last-known state of the pin. The bus-hold feature holds unused buses in a known TTL state, away from threshold. The bus-hold circuit can hold the bus in the last-known state as long as its leakage does not exceed 100 μ A. If the leakage on the bus exceeds this value, the bus hold switches states. The bus-hold feature is active only when the SN74CBT3388 I/Os are in the high-impedance state.

The device operates as a 10-bit bus switch or a 5-bit bus exchanger, which provides swapping of the A and B pairs of signals. The bus-exchange function is selected when BE is low. The switches are open when BX is high.

The SN74CBT3388 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE								
BE	ΒХ	1A1-5A1	1A2-5A2					
L	L	1B1-5B1	1B2-5B2					
L	н	1B2-5B2	1B1-5B1					
н	x	z	z					

FUNCTION TABLE


PRODUCT PREVIEW

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



SN74CBT3388 10-BIT BUS-EXCHANGE SWITCH WITH BUS HOLD SCD5023-MAY 1995

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} to V _{DD}
Continuous channel current
Input clamp current, I _{IK} (V _{I/O} < 0)
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DB package
DW package 1.6 W
PW package 0.7 W
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITI	ONS	MIN TYPT MAX		UNIT	
VIK V(V _{CC} = 4.5 V,	lj = 18 mA				-1.2	v
lj –		V _{CC} = 5.5 V,	VI = 5.5 V or GND				±5	μA
I(hold)		V _{CC} = 4.5 V,	VI = 2 V or 0.8 V		100		500	μA
ICC		V _{CC} = 5.5 V,	io = 0,	VI = V _{CC} or GND			3	μA
∆lcc‡	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	Control pins	VI = 3 V or 0				3		pF
Cio(OFF)		V _O = 3 V or 0,	BE = V _{CC}			6		pF
r _{on} §		V _{CC} = 4.5 V,	V ₁ = 0,	lj = 64 mA		5	7	
		V _{CC} = 4.5 V,	V _I = 0,	lj = 30 mA		5	7	Ω
		$V_{CC} = 4.5 V,$	V ₁ = 2.4 V,	lj = 15 mA		10	15	

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


§ Measured by the voltage drop between the input terminal and the output terminal at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two terminals.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
^t pd [¶]	A or B	B or A	0.25	ns

This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.





PARAMETER MEASUREMENT INFORMATION

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

E. tpLZ and tpHZ are the same as tdis.

F. tpzL and tpzH are the same as ten.

G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

FRUMENTS

SN74CBT6800 10-BIT BUS SWITCH WITH PRECHARGED OUTPUTS FOR LIVE INSERTION SCDS005C - MARCH 1993 - REVISED MAY 1995

- 5-Ω Switch Connection Between Two Ports
- Near-Zero Propagation Delay
- TTL-Compatible Input and Output Levels
- Outputs Are Precharged by Bias Voltage to Minimize Signal Distortion During Live Insertion
- Package Options Include Plastic Small-Outline (DB), Plastic Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

description

The SN74CBT6800 provides ten bits of highspeed TTL-compatible bus switching. The low on-state resistance of the switch allows bidirectional connections to be made while adding near-zero propagation delay. The device also precharges the B port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.

DB, DW, OR PW PACKAGE (TOP VIEW)						
ON	1	U ₂₄	v _{cc}			
A1	2	23] B1			
A2	3	22	B 2			
A3	4	21] вз			
A4	5	20	B 4			
A5	6	19	B 5			
A6	7	18] B6			
A7	8	17] B7			
A8	9	16] в8			
A9	10	15	B 9			
A10	11	14] B10			
GND	12	13	BIASV			

The SN74CBT6800 is organized as one 10-bit switch with a single enable (\overline{ON}) input. When \overline{ON} is low, the switch is on and port A is connected to port B. When \overline{ON} is high, the switch between port A and port B is open and the B port is precharged to BIASV through the equivalent of a 10-k Ω resistor.

The SN74CBT6800 is characterized for operation from -40°C to 85°C.


FUN	CTIC	DN T	AB	LΕ

ON	B1-B10	FUNCTION
L	A1-A10	Connect
Н	BIASV	Precharge



SN74CBT6800 10-BIT BUS SWITCH WITH PRECHARGED OUTPUTS FOR LIVE INSERTION SCD5005C - MARCH 1993 - REVISED MAY 1995

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	–0.5 V to 7 V
Bias voltage range, BIASV	
Input voltage range, VI (see Note 1)	
Continuous channel current	128 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DB package	0.6 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range, T _{stg}	·65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	v
BIASV	Supply voltage	1.3	VCC	V
VIH	High-level input voltage	2		v
VIL	Low-level input voltage		0.8	v
TA	Operating free-air temperature	-40	85	°C



SN74CBT6800 **10-BIT BUS SWITCH** WITH PRECHARGED OUTPUTS FOR LIVE INSERTION SCDS005C - MARCH 1993 - REVISED MAY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			MIN	TYPT	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = – 18 mA				-1.2	٧
1	V _{CC} = 5.5 V,	V _I = 5.5 V or GND				±5	μA
1 <u>0</u>	V _{CC} = 4.5 V,	BIASV = 2.4 V,	V _O = 0	0.25			mA
ICC	V _{CC} = 5.5 V,	IO = 0,	VI = V _{CC} or GND			50	mA
∆ICC [‡]	V _{CC} = 3.6 V,	One input at 2.7 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci Control pins	V _I = 3 V or 0				3.5		pF
C ₀ (OFF)	V _O = 3 V or 0,	Switch off			4.5		pF
	$V_{CC} = 4 V,$	V ₁ = 2.4 V,	lj = 15 mA		14	20	
- 6		V ₁ = 0,	lį = 30 mA		5	7	Ω
r _{on} §	V _{CC} = 4.5 V	V _I = 0,	lj = 64 mA		5	7	Ω
		$V_1 = 2.4 V_2$	lj = 15 mA		10	15	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.	V _{CC} = 5 V ± 0.5 V		V _{CC} = 4 V	
	(INFOT)	(001901)	MIN	MAX	MIN	MAX	
tpd¶	A or B	B or A		0.25		0.25	ns
^t PZH [#]	ŌN	A or B	3.1	8.1		9.1	
^t PZL ^{II}		AOLP	3.6	8.6		9.6	ns
^t PHZ [#]	ŌN	A or B	2.7	6.1		5.9	
tPLZ ^{II}	ON	AUB	3	7.3		6.4	ns


[¶] This parameter is characterized but not tested. This propagation delay is due to the RC time constant of the on-state resistance of the switch and the load capacitance.

BIASV = GND

II BIASV = 3 V



SN74CBT6800 **10-BIT BUS SWITCH** WITH PRECHARGED OUTPUTS FOR LIVE INSERTION SCDS005C - MARCH 1993 - REVISED MAY 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



General Information	1.
CBT Octals	2
CBT Octals With Integrated Diodes	3
CBT Widebus™	4
Application Note	5
Mechanical Data	6.

Contents

		Page
'CBTD3384	10-Bit Bus Switch With Level Shifting	3-3
'CBTS3384	10-Bit Bus Switch	3-7

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Designed to Be Used in Level-Shifting Applications
- Package Options Include Plastic Small-Outline (DB), Shrink Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

description

The SN74CBTD3384 provides ten bits of high-speed TTL-compatible bus switching with a diode to V_{CC} . The diode enables the bus switch to be used for level translation between a 5-V system and a 3.3-V system with minimal propagation delay.

DB, DW, OR PW PACKAGE (TOP VIEW)					
	,		,		
1 0E		U	24	þ	V _{CC}
1B1	[2		23		2B5
1A1	[] 3		22		2A5
1A2	4		21		2A4
1B2	5		20		2B4
1B3	6		19		2B3
1A3	[7		18		2A3
1A4	8]]		17		2A2
1B4	[9		16		2B2
1B5	[10		15		2B1
1A5	[11		14		2A1
GND	[12		13	þ	2 0E
	-				

The device is organized as two 5-bit bus switches with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the switch is on, and port A is connected to port B. When \overline{OE} is high, the switch is open and a high-impedance state exists between the two ports.

The SN74CBTD3384 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE						
1 0E	2ÖE	1B1-1B5	2B1-2B5			
L	L	1A1-1A5	2A1-2A5			
L	н	1A1-1A5	z			
н	L	z	2A1-2A5			
н	н	Z	z			

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



SN74CBTD3384 10-BIT BUS SWITCH WITH LEVEL SHIFTING SCDS025 - MAY 1995

logic diagram



ADVANCE INFORMATION

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Continuous channel current	128 mA
Input clamp current, I_{IK} ($V_{I/O} < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Not	e 2): DB package 0.6 W
	DW package 1.6 W
	PW package 0.7 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYPT	MAX	UNIT
VIK	$V_{CC} \approx 4.5 \text{ V}, \qquad I_{I} = -18 \text{ mA}$					-1.2	٧	
		V _{CC} = 4.5 V,	VI = VCC					
Vон		V _{CC} = 5 V,	VI = VCC					V
		V _{CC} = 5.5 V,	VI = VCC					
lį.		V _{CC} = 5.5 V,	VI = 5.5 V or GND				±5	μA
los		$V_{CC} = 4.5 V,$	$V_{I(A)} = 0,$	V _{I(B)} = 4.5 V		250		mA
ICC		V _{CC} = 5.5 V,	l _O = 0,	VI = V _{CC} or GND			1.5	μA
∆lcc [‡]	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	Control pins	V ₁ = 3 V or 0				3		pF
Cio(OFF	F)	V _O = 3 V or 0,	OE = V _{CC}			6		pF
			V ₁ = 0,	lj = 64 mA		5	7	
r _{on} §		V _{CC} = 4.5 V	V ₁ = 0,	lj = 30 mA		5	7	Ω
			V _I = 2.4 V,	lj = 15 mA		10	15	

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
^t pd [¶]	A or B	B or A		0.25	ns
ten	ŌE	A or B			ns
tdis	ŌĒ	A or B			ns

This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.





PARAMETER MEASUREMENT INFORMATION

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

E. tpLZ and tpHZ are the same as tdis.

F. tpzL and tpzH are the same as ten.

G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





SCDS024 - MAY 1995

 Functionally Equivalent to QS3384 5-Ω Switch Connection Between Two Ports 	DB, DW, OR PW PACKAGE (TOP VIEW)
TTL-Compatible Input and Output Levels	
Package Options Include Plastic	1B1 2 23 2B5
Small-Outline (DB), Shrink Small-Outline	1A1 🚺 3 22 🗍 2A5
(DW), and Thin Shrink Small-Outline (PW)	1A2 🚺 4 21 🗍 2A4
Packages	1B2 🛛 5 20 🗍 2B4
	1B3 🛛 6 19 🖬 2B3
description	1A3 🛛 7 18 🖸 2A3
The SN74CBTS3384 provides ten bits of	1A4 🛛 8 17 🖸 2A2
high-speed TTL-compatible bus switching with	1B4 🛛 9 16 🖸 2B2
Schottky diodes on the I/Os to clamp undershoot.	1B5 🛛 10 15 🖸 2B1
The low on-state resistance of the switch allows	1A5 [11 14 [2A1
connections to be made with minimal propagation	GND 12 13 20E

The device is organized as two 5-bit bus switches with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the switch is on and port A is connected to port B. When \overline{OE} is high, the switch is open and a high-impedance state exists between the two ports.

The SN74CBTS3384 is characterized for operation from -40°C to 85°C.

10E	20E	1B1-1B5	2B1-2B5			
L	L	1A1-1A5	2A1-2A5			
L	н	1A1-1A5	Z			
н	L	z	2A1-2A5			
н	н	z	Z			

EUNCTION TABLE

ADVANCE INFORMATION

delay.




Copyright © 1995, Texas Instruments Incorporated

SN74CBTS3384 10-BIT BUS SWITCH

SCDS024 - MAY 1995

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Continuous channel current	
Input clamp current, IIK (VI/O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2	
	DW package 1.6 W
	PW package 0.7 W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	8 5	°C



SN74CBTS3384 10-BIT BUS SWITCH

SCDS024 - MAY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		RAMETER TEST CONDITIONS		MIN	TYPT	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lj =18 mA					٧
1.	μL	V _{CC} = 5.5 V,	VI = 5.5 V or GND				±5	μA
ų	Чн	V _{CC} = 5.5 V,	V ₁ = 5.5 V or GND					μA
los		V _{CC} = 4.5 V,	$V_{I(A)} = 0,$	VI(B) = 4.5 V		250		mA
lcc	<u></u>	V _{CC} = 5.5 V,	IO = 0,	VI = V _{CC} or GND			3	μA
∆lCC‡	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	Control pins	V _I = 3 V or 0						pF
Cio(OFF	F)	V _O = 3 V or 0,	OE = V _{CC}					pF
			V ₁ = 0,	lı = 64 mA (optional)		5	7	
r _{on} §		V _{CC} = 4.5 V	V _I = 0,	lj = 30 mA		5	7	Ω
			V _I = 2.4 V,	lj = 15 mA		10	15	

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

S Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	PARAMETER FROM TO (INPUT) (OUTPUT)		MIN MAX	UNIT
tpd¶	A or B	B or A	0.25	ns
^t en	ŌĒ	A or B		ns
tdis	ŌĒ	A or B		ns

This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



SN74CBTS3384 10-BIT BUS SWITCH

SCDS024 - MAY 1995



PARAMETER MEASUREMENT INFORMATION

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



General Information	1
CBT Octals	2
CBT Octals With Integrated Diodes	3
CBT Widebus™	4
CBT Widebus™ Application Note	4 5

Contents

		Page
'CBT16209	18-Bit Bus-Exchange Switch	. 4-3
'CBT16211	24-Bit Bus-Exchange Switch	. 4-7
'CBT16212	24-Bit Bus-Exchange Switch	. 4-11
'CBT16213	24-Bit Bus-Exchange Switch	. 4-15
'CBT16214	3-to-1 Bus-Select Switch	. 4-19
'CBT16232	Synchronous 16-Bit to 32-Bit FET Multiplexer/Demultiplexer	. 4-23
'CBT16233	16-Bit to 32-Bit FET Multiplexer/Demultiplexer	. 4-27

.

SCDS006D - NOVEMBER 1992 - REVISED MAY 1995

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), 300-mil Shrink Small-Outline (DL), and 380-mil Fine-Pitch Ceramic Flat (WD) Packages

description

The 'CBT16209 provide 18 bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The devices operate as an 18-bit bus switch or a 9-bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0-S2) terminals.

The SN54CBT16209 is characterized for operation form -55° C to 125° C. The SN74CBT16209 is characterized for operation from -40° C to 85° C.

S2	S1	S0	A1	A2	FUNCTION		
L	L	L	Z	Z	Disconnect		
L	L	н	B1	z	A1 to B1		
L	н	L	B2	Z	A1 to B2		
L	н	н	Z	B1	A2 to B1		
н	L	L	Z	B2	A2 to B2		
н	L	н	Z	z	Disconnect		
н	н	L	B1	B2	A1 to B1, A2 to B2		
н	н	н	B2	B1	A1 to B2, A2 to B1		


FUNCTION TABLE

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SN54CBT16209 WD PACKAGE SN74CBT16209 DGG OR DL PACKAGE (TOP VIEW)								
9A2 🛛 24 25 🗍 9B2	1A1 1A2 GND 2A1 2A2 V _{CC} 3A1 3A2 GND 4A1 4A2 5A1 5A2 GND 6A1 6A2 GND 6A1 7A1 6A2 GND 8A1 8A2 9A1	3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	47 5 46 181 45 182 44 281 43 282 44 388 44 388 44 388 44 388 44 388 48 40 38 48 38 48 48 38 48 48 38 48 48 48 48 38 48 48 48 48 48 48 48 48 48 4						



SCDS006D - NOVEMBER 1992 - REVISED MAY 1995

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, VI (see Note 1)	
Continuous channel current	128 mA
Input clamp current, I _{IK} (VI < 0)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DGG package	0.85 W
DL package	1.2 W
Storage temperature range, T _{stg}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

		SN54CB	T16209	SN74CB	UNIT	
		MIN	MAX	MIN	MAX	UNI
Vcc	Supply voltage	4	5.5	4	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
TA	Operating free-air temperature	-55	125	-40	85	°C



SCDS006D - NOVEMBER 1992 - REVISED MAY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

1	PARAMETER		TEST CONDITIC	TEST CONDITIONS			MAX	UNIT
ViK		V _{CC} = 4.5 V,	lj =18 mA				-1.2	V
1.		V _{CC} = 0,	Vj = 5.5 V				10	
li li		V _{CC} = 5.5 V,	VI = 5.5 V or GND	V _I = 5.5 V or GND			±1	μA
ICC		V _{CC} = 5.5 V,	l _O = 0,	VI = V _{CC} or GND			3	μA
∆ICC	¢	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	Control pins	VI = 3 V or 0				4		pF
Cio(O	FF)	V _O = 3 V or 0,	S0, S1, or S2 = V _{CC}			7.5		рF
			VI. 0	lj = 64 mA		4	8	
r _{on} §		V _{CC} = 4.5 V	$V_{I} = 0$	lı = 30 mA		4	8	Ω
			Vj = 2.4 V,	lj = 15 mA		6	15	

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN54CB	T16209			SN74CB	T16209		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} : ± 0.		VCC	= 4 V	V _{CC} : ± 0.4		V _{CC} :	= 4 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd [¶]	A or B	P er A		0.8				0.25		0.25	
^t pd	S	B or A	2	13.1		14	2.6	10.2		11.3	ns
^t en	S	A or B	1.7	15.3		16	2.7	10.6		11.5	ns
^t dis	S	A or B	1	13.2		14.5	1.2	11.3		12.1	ns

This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



SCDS006D - NOVEMBER 1992 - REVISED MAY 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCDS028 - JULY 1995

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Packaged in Plastic Thin Shrink Small-Outline (DGG) and 300-mil Shrink Small-Outline (DL) Packages

description

The SN74CBT16211 provides 24 bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 12- or 24-bit bus exchange switch. When $1\overline{OE}$ is low, 1A is connected to 1B. When $2\overline{OE}$ is low, 2A is connected to 2B.

The SN74CBT16211 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE

10E	20E	1A, 1B	2A, 2B
L	L	1A = 1B	2A = 2B
L	н	1A = 1B	Z
н	L L	z	2A = 2B
н	н	Z	Z


DGG OR DL PACKAGE (TOP VIEW)							
NC [1A1 [1A2] 1A2 [1A3 [1A4 [1A5 [1A5 [1A7] 1A8 [1A9] 1A10 [TOP VII 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	56 55 54 52 51 50 49 48 47 46 43 42 41 40 38 37 36 35 34 33	AGE 1 OE 2 OE 1 B1 1 B2 1 B3 1 B4 1 B5] GND 1 B6 1 B7 1 B8 1 B9 1 B10 1 B11 1 B12 2 B1 2 B2 2 B3] GND 2 B4 2 2 B5] 2 B6] 2 B7] 2 B8] 2 B9] 2 B9				
2A10	26 27	30	2B10 2B11				
2A12 [28	29]2B12				

PRODUCT PREVIEW



SCDS028 - JULY 1995

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, VI (see Note 1)	
Continuous channel current	128 mA
Input clamp current, I _{IK} (VI < 0)	–50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DGG package	1 W
DL package	1.4 W
Storage temperature range, T _{stg}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C



SCDS028 - JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER	1	TEST CONDITIONS			TYPT	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = 18 mA				-1.2	v
ı.		$V_{CC} = 0 V,$	V ₁ = 5.5 V				10	
14		$V_{CC} = 5.5 V,$	Vi = 5.5 V or GND				±1	μA
Icc‡		V _{CC} = 5.5 V,	l _O = 0,	V _I = V _{CC} or GND			3	μA
∆ICC		V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	Control pins	VI = 3 V or 0				4		pF
Cio(OF	F)	$V_{O} = 3 V \text{ or } 0,$	OE = V _{CC}			6		рF
r _{on} §		Vac AEV	VI = 0,	lj = 64 mA		5	6	Ω
ons		V _{CC} = 4.5 V	V _I = 2.4 V,	lj = 15 mA			12	52

 [†] All typical values are at V_{CC} = 5 V, T_A = 25°C.
 [‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.
 § Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.



4-10

SCDS007D - NOVEMBER 1992 - REVISED MAY 1995

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and 300-mil Shrink Small-Outline (DL) Packages

description

The SN74CBT16212 provides 24 bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 24-bit bus switch or a 12-bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0-S2) terminals.

The SN74CBT16212 is characterized for operation from -40° C to 85° C.


FUNCTION TABLE

S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	н	B1	Z	A1 to B1
L	н	L	B2	Z	A1 to B2
L	н	н	z	B1	A2 to B1
н	L	L	z	B2	A2 to B2
н	L	н	z	Z	Disconnect
н	н	L	B1	B2	A1 to B1, A2 to B2
н	н	н	B2	B1	A1 to B2, A2 to B1



SCDS007D - NOVEMBER 1992 - REVISED MAY 1995

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, VI (see Note 1)	
Continuous channel current	128 mA
Input clamp current, I _{IK} (V _I < 0)	
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DGG package	1 W
DL package	
Storage temperature range, T _{sta}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C



SCDS007D - NOVEMBER 1992 - REVISED MAY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

1	PARAMETER TEST CONDITIONS			MIN	TYPT	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lj ≈ –18 mA			_	-1.2	v
1.		V _{CC} = 0,	V _I = 5.5 V				10	
1		V _{CC} = 5.5 V,	VI = 5.5 V or GND				±1	μA
ICC		V _{CC} = 5.5 V,	IO = 0,	VI = V _{CC} or GND			3	μA
∆ICC	‡	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	Control pins	VI = 3 V or 0				4		рF
Cio(C	PFF)	V _O = 3 V or 0,	S0, S1, or S2 = V _{CC}			7.5		pF
			N/- 0	lj = 64 mA		4	7	
r _{on} §		V _{CC} = 4.5 V	$V_{\rm CC} = 4.5 \rm V \qquad \qquad V_{\rm I} = 0$	lj = 30 mA		4	7	Ω
			V _I = 2.4 V,	lj = 15 mA		6	12	

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

 \pm This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V ± 0.5 V		V _{CC} = 4 V		UNIT
	(INPOT)	(001901)	MIN	MAX	MIN	MAX	
^t pd [¶]	A or B	D A		0.25		0.25	
^t pd	S	B or A	2.6	10.2		11.3	ns
ten	S	A or B	2.7	10.6		11.5	ns
^t dis	S	A or B	1.2	11.3		12.1	ns

This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



SCDS007D - NOVEMBER 1992 - REVISED MAY 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCDS026 - MAY 1995

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and 300-mil Shrink Small-Outline (DL) Packages

description

The SN74CBT16213 provides 24 bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 24-bit bus switch or a 12-bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0-S2) terminals.

The SN74CBT16213 is characterized for operation from -40°C to 85°C.

	FUNCTION TABLE								
S	2	S1	S0	A1	A2	FUNCTION			
L		L	L	Z	Z	Disconnect			
L		L	н	B1	Z	A1 to B1			
L		н	L	B2	Z	A1 to B2			
1 1		н	н	Z	B1	A2 to B1			
н		L	L	Z	B2	A2 to B2			
н		L	н	A2 and B2	Z	A1 to A2 and B2			
Н		н	L	B1	B2	A1 to B1, A2 to B2			
Н		н	н	B2	B1	A1 to B2, A2 to B1			

FUNCTION 1	TABLE
------------	-------

	-					
DGG OR DL PACKAGE (TOP VIEW)						
						
S0 [1	• ₅₆] S1			
1A1 [2	55] S2			
1A2		54	1 1B1			
2A1 [4	53] 1B2			
2A2		52	2B1			
3A1 🛛	6	51	2B2			
3A2] 3B1			
GND	8		GND			
4A1 [3 B2			
4A2	10	47	4B1			
5A1 [4 B2			
5A2	12		5B1			
6A1 [44	5 B2			
6A2 [6 B1			
7A1	15	42	6B2			
7A2 [16	41	7B1			
V _{CC}	17	40	7 82			
8A1 [18		8B1			
GND [GND			
8A2 [8B2			
9A1 [21		9B1			
9A2 [9 B2			
10A1 [10B1			
10A2			0 10B2			
11A1 [] 11B1			
11A2		31	11B2			
12A1] 12B1			
12A2 [28	29] 12B2			

1


1

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



SCDS026 - MAY 1995

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, VI (see Note 1)	
Continuous channel current	128 mA
Input clamp current, I _{IK} (VI < 0)	–50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DGG package	1 W
DL package	1.4 W
Storage temperature range, T _{sto}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
ТА	Operating free-air temperature	-40	85	°C



SCDS026 - MAY 1995

PARAMETER		PARAMETER TEST CONDITIONS			MIN	TYPT	MAX	UNIT
VIK		V _{CC} = 4.5 V,	l _l = –18 mA				-1.2	v
1.		$V_{CC} = 0,$	V _I = 5.5 V				10	
4		V _{CC} = 5.5 V,	Vj = 5.5 V or GND				±1	μA
ICC		V _{CC} = 5.5 V,	lO = 0,	V _I = V _{CC} or GND			3	μA
∆lcc [‡]		V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	Control pins	Vi = 3 V or 0				4		pF
Cio(OF	F)	V _O = 3 V or 0,	S0, S1, or S2 = V _{CC}			7.5		pF
		$V_{CC} = 4 V \qquad \qquad V_{I} = 0$	14. 0	II = 30 mA				
			vi = 0	lj = 64 mA				
			V _I = 2.4	lı = 15 mA				0
	A to B	$V_{CC} = 4.5 V \qquad \frac{V_1}{V_1}$	14. 0	l _l = 30 mA		4	7	Ω
			VI=0	lı = 64 mA		4	7	
. 6			Vi = 2.4 V,	lj = 15 mA		6	12	
r _{on} §				lj = 30 mA				
		$V_{CC} = 4 V$	V ₁ = 0	lj = 64 mA				
			V ₁ = 2.4 V,	lj = 15 mA				0
	A1 to A2		14. 0	lı = 30 mA				Ω
		V _{CC} = 4.5 V	VI = 0	lj = 64 mA				
			V _I = 2.4 V,	lı = 15 mA				

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	то (оитрит)	V _{CC} = 5 V ± 0.5 V		UNIT
	(INPOT)	(001-01)	MIN	MAX	
^t pd [¶]	A or B	B or A		0.25	
. .	A1	A2			ns
^t pd	S	B or A			
^t en	S	A or B			ns
^t dis	S	A or B			ns

This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



PRODUCT PREVIEW

SCDS026 - MAY 1995




PARAMETER MEASUREMENT INFORMATION

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

E. tpLz and tpHz are the same as tdis.

F. tpzL and tpzH are the same as ten.

G. tPLH and tPHL are the same as tpd.





PRODUCT PREVIEW

SN74CBT16214 3-TO-1 BUS-SELECT SWITCH

DGG OR DL PACKAGE (TOP VIEW)

S0 🛛 1

1A**[]**2

1B3 🛙 3

2A 🛛 4

3A 🛛 6

2B3 🛙 5

3B3 🛙 7

GND 8

4A 🛙 9

4B3 1 10

5A 11

5B3 **1** 12

6B3 **[** 14

6A 🛙 13

7A 🛛 15

7B3 🚺 16

V_{CC} [] 17

GND [] 19

8B3 20 9A 21

9B3 I 22

10A 🛛 23

11A 25

10B3 🛛 24

11B3 **1**26

12A 🛛 27

12B3 28

8A 🛛 18

₅₆[]S1

55 🛛 S2

54 11B1 53 11B2

52 2B1

51 2B2

50 3B1

49 GND

48 🛛 3B2

47 4B1

45 5B1

44 5B2

43 6B1

42 6B2

41 7B1

40 7B2

39 8B1 38 GND

37 8B2

36 9B1

35 9B2

34 1 10B1

33 10B2

32 11B1

31 11B2

30 12B1

29 12B2

SCDS008C - MAY 1993 - REVISED MAY 1995

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and 300-mil Shrink Small-Outline (DL) Packages

description

The SN74CBT16214 provides 12 bits of highspeed TTL-compatible bus switching between three separate ports. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.


The SN74CBT16214 operates as a 12-bit bus-select switch via the data-select (S0-S2) terminals.

The SN74CBT16214 is characterized for operation from -40°C to 85°C.

ELINICTION TABLE

FUNCTION TABLE								
S2	S1	S0	Α	FUNCTION				
L	L	L	Z	Disconnect				
L	L	н	B1	A to B1				
L	н	L	B2	A to B2				
L	н	н	z	Disconnect				
н	L	L	Z	Disconnect				
н	L	н	B3	A to B3				
н	н	L	B1	A to B1				
н	н	н	B2	A to B2				

logic diagram



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

SN74CBT16214 3-TO-1 BUS-SELECT SWITCH

SCDS008C - MAY 1993 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Continuous channel current	128 mA
Input clamp current, IIK (VI < 0)	
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DGG package	
DL package	1.4 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS			MIN	TYP‡	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lj = 18 mA				-1.2	V	
1.		$V_{CC} = 0,$	V = 5.5 V				10		
1		V _{CC} = 5.5 V,	VI = 5.5 V or GND				±1	μA	
ICC		V _{CC} = 5.5 V,	lO = 0,	V _I = V _{CC} or GND			3	μA	
∆ICC§		V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA	
Ci	Control pins	VI = 3 V or 0				4		pF	
Cio(OF	F)	V _O = 3 V or 0,	A = Z			7.5		pF	
r _{on} ¶		V _{CC} = 4.5 V	V ₁ = 0,	lj = 64 mA		4	7		
			v] = 0,	lj = 30 mA		4	7	Ω	
			V ₁ = 2.4 V,	lı = 15 mA		6	12		

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

S This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




SN74CBT16214 3-TO-1 BUS-SELECT SWITCH

SCDS008C - MAY 1993 - REVISED MAY 1995

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	то (оитрит)	V _{CC} = ± 0.9	V _{CC} = 5 V ± 0.5 V		V _{CC} = 4 V	
	(INPOT)		MIN	MAX	MIN	MAX	
tpd [†]	A or B	B or A		0.25		0.25	
^t pd	S	D OF A	5.5	13.9		15.3	ns
ten	S	A or B	5.1	14.5		16	ns
^t dis	S	A or B	3.6	11.7		12.1	ns

[†] This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tod.

Figure 1. Load Circuit and Voltage Waveforms



SN74CBT16232 SYNCHRONOUS 16-BIT TO 32-BIT FET MULTIPLEXER/DEMULTIPLEXER

SCDS009 - MAY 1995

- 5-Ω Switch Connection Between Two Ports
- 0.25-ns Maximum Propagation Delay
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and 300-mil Shrink Small-Outline (DL) Packages

description

The SN74CBT16232 is a 16-bit to 32-bit synchronous switch used in applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single path.

Two select inputs (S0 and S1) control the data flow. A clock (CLK) and a clock enable ($\overline{\text{CLKEN}}$) synchronize the device operation. When $\overline{\text{CLKEN}}$ is high, the bus switch remains in the last clocked function.

The SN74CBT16232 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE

S1	S0	CLK	CLKEN	FUNCTION
Х	Х	х	н	Last state
L	L	↑	L	Disconnect
L	н	↑	L	A to B1 and A to B2
н	L	↑	L	A to B1 or B1 to A
н	н	↑	L	A to B2 or B2 to A


DGG	OR DL F	PACI	KAGE
	(TOP VI	EW)	
1A [56	11B1
2B1			1B2
2B2		54]2A
3A [3B1
4B1 🕻	5		3B2
4B2 🛛	6	51]4A
5A [7	50]5B1
6B1 [8	49]5B2
6B2 [9	48]6A
7A []7B1
8B1 []7B2
8B2 [] 8A
GND			GND
Vcc [14		Vcc
9A [9B1
10B1 [41	9B2
10B2 [10A
11A [1] 11B1
12B1			11B2
12B2] 12A
13A [36	13B1
14B1 [13B2
14B2			E
15A [33	
16B1		32	µ
16B2		31] 16A
		30 29	<u> </u>
CLKEN [20	29]S1



SN74CBT16232 SYNCHRONOUS 16-BIT TO 32-BIT FET MULTIPLEXER/DEMULTIPLEXER

SCDS009 - MAY 1995

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Continuous channel current	
Input clamp current, IIK (VI < 0)	
Maximum power package dissipation at $T_A = 55^{\circ}C$ (in still air):	DGG package 1 W
	DL package 1.4 W
Storage temperature range, T _{stg}	

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4		5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	v
ТА	Operating free-air temperature	- 40		85	°C



SCDS009 - MAY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER		TEST CO	ONDITIONS	MIN	TYP [†]	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lı = –18 mA				-1.2	٧
4		V _{CC} = 5.5 V,	Vi = 5.5 V or GND				±5	μA
ICC		V _{CC} = 5.5 V,	lO = 0,	V _I = V _{CC} or GND			3	μA
∆lcc [‡]	Control pins	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
CI	Control pins	VI = 3 V or 0				4.5		pF
CioOFF	:	V _O = 3 V or 0				4		рF
		$V_{CC} = 4 V,$	V _I = 2.4 V,	lj = 15 mA				
- 6			V _I = 0,	lj = 64 mA				Ω
r _{on} §		V _{CC} = 4.5 V	Vj = 0,	lj = 32 mA				52
			V ₁ = 2.4 V,	lj = 15 mA				

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

S Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	ТҮР	МАХ	UNIT
^t pd [¶]	A or B	B or A			0.25	ns
^t en	CLK	B or A				ns
^t dis	CLK	B or A				ns

[¶] This parameter is characterized but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.



SN74CBT16232 SYNCHRONOUS 16-BIT TO 32-BIT FET MULTIPLEXER/DEMULTIPLEXER

SCDS009 - MAY 1995



PARAMETER MEASUREMENT INFORMATION

D. The outputs are measured one at a time with one transition per measurement.

E. tpLZ and tpHZ are the same as tdis.

F. tpzL and tpzH are the same as ten.

G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





SCDS010 - MAY 1995

- 5-Ω Switch Connection Between Two Ports
- 0.25-ns Maximum Propagation Delay
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and 300-mil Shrink Small-Outline (DL) Packages

description

The SN74CBT16233 is a 16-bit to 32-bit switch used in applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single path. This device can be used for memory interleaving, where two different banks of memory need to be addressed simultaneously. The SN74CBT16233 can be used as two 8-bit to 16-bit multiplexers or as one 16-bit to 32-bit multiplexer.

Two select inputs (SEL0 and SEL1) control the data flow. When the TEST inputs are asserted, the A port is connected to both the 1B and the 2B ports. SEL0, SEL1, and the TEST inputs can be driven with a 5-V CMOS, a 5-V TTL, or a low-voltage TTL driver.

The SN74CBT16233 is specified by design not to have through current when switching directions.

The SN74CBT16233 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

SEL0,1	TEST 0,1	FUNCTION
L	L	A to 1B or 1B to A
н	L	A to 2B or 2B to A
x	н	A to 1B and A to 2B


DGG	or dl p Top VII		AGE
0A1 [1B2] 2B2] 0A3] 1B4] 2B4] 0A5] 1B6] 2B6] 0A7] 1B8]	1 2 3 4 5 6 7 8 9 10 11 12 13 14	56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39	1B1 2B1 0A2 1B3 2B3 0A4 1B5 2B5 0A6 1B7 2B7 0A8 GND VCC 1B9 2B9 1A10 1B11 2B11 1A12 1B13 2B13 1A14
1B16 2B16 TEST0 TEST1	25 26 27 28	32 31 30 29	2B15 1A16 SEL0 SEL1

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCDS010 - MAY 1995

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, VI (see Note 1)	
Continuous channel current	128 mA
Input clamp current, IIK (VI < 0)	–50 mA
Maximum power package dissipation at T _A = 55°C (in still air) (see Note	e 2): DGG package 1 W
	DL package 1.4 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.



SCDS010 - MAY 1995

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75		5.25	v
VIH	High-level control input voltage	2			v
VIL	Low-level control input voltage			0.8	V
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIO	ONS	MIN	TYPT	MAX	UNIT
VIK	V _{CC} = 4.75 V,	lj = −18 mA				-1.2	v
l.	$V_{CC} = 0$	V _I = 5.25 V				10	μA
IJ	V _{CC} = 5.25 V,	Vi = 5.25 V or GND				±1	μA
ICC	V _{CC} = 5.25 V,	l _O = 0,	VI = V _{CC} or GND			3	μA
ΔlCC [‡]	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			2.5	mA
Cl Control pins	V ₁ = 3 V or 0				4.5		pF
COFF	V _O = 3 V or 0				4		pF
r _{on} §	V _{CC} = 4.75 V,	V _I = 0,	lj = 12 mA		5	7	Ω
rona	V _{CC} = 4.75 V,	V _I = 2.4 V,	lj = 8 mA		10	15	22

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A, B) terminals.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	ГРОМ ТО		T _A = 0°C to 70°C			
PANAMETER	(INPUT)	(OUTPUT)	MIN	TYPT	MAX 0.25 5.3 5.2	UNIT	
^t pd [¶]	A or B	B or A			0.25	ns	
^t pd	SEL0, SEL1	A	1.6	3.6	5.3	ns	
t _{en}	TEST0, TEST1 OR SEL0, SEL1	В	1.3	3.6	5.2	ns	
t _{dis}	TESTO, TESTT OR SELO, SELT	D	0.5	3.9	5.3	115	

[†]All typical values are at V_{CC} = 5 V, T_A = 25°C.

This parameter is characterized but not tested. This propagation delay is due to the RC time constant of the typical on-state resistance of the switch and a 50-pF load capacitance.



SCDS010 - MAY 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.





General Information	1
CBT Octals	2
CBT Octals With Integrated Diodes	3
CBT Widebus™	4
Application Note	5
Mechanical Data	6



Texas Instruments Crossbar Switches

Ramzi Ammar Advanced System Logic – Semiconductor Group

SCDA001A



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated

Contents

What Are Texas Instruments Crossbar Switches?	5-7
Bus Switches Provide 5-V to 3-V Translation When 3-V Supply Line Is Not Provided	5-9
Bus Switches Can Be Used to Replace Drivers and Transceivers in Bus Applications	5-9
Bus Switches Convert TTL Logic to Hot-Card Insertion Capability	5-10
Conclusion	5-11

List of Illustrations

Figure		Page
1	Output Voltage Versus Supply Voltage	. 5-7
2	Output Voltage Versus Input Voltage	. 5-7
3	On-State Resistance Versus Input Voltage	. 5-8
4	5-V TTL to 3-V TTL Translator System	. 5-9
5	ACL Direction of Current Flow When $V_{CC} = 0 V$	5-10
6	No ABT Current Flow When $V_{CC} = 0 V$	5-10
7	Hot-Card Insertion Application	5-11
8	Power-Up High-Impedance State With CBT	5-11

Page

What Are Texas Instruments Crossbar Switches?

Crossbar switches are high-speed bus-connect devices. Each switch consists of an N-channel MOS transistor driven by a CMOS gate. When enabled, the N-channel transistor gate is pulled to V_{CC} and the switch is on. These devices have an on-state resistance of approximately 5 Ω and a propagation delay of 250 ps. They are capable of conducting a current of 64 mA each. The transistor clamps the output at ≈ 1 V less than the gate potential, regardless of the level at the input pin. This is one of the N-channel transistor characteristics (see Figures 1 and 2). Note the ≈ 1 -V difference between the gate (V_{CC}) and the source (V_O) at any point on the graph.




Figure 1. Output Voltage Versus Supply Voltage




Figure 2. Output Voltage Versus Input Voltage

The on-state resistance (r_{on}) increases gradually with V_I until V_I approaches $V_{CC} - 1$ V, where r_{on} rapidly increases, clamping V_O at $V_{CC} - 1$ V (see Figure 3). Also, by the nature of the N-channel transistor design, the input and output terminals are fully isolated when the transistor is off. Leakage and capacitance are to ground and not between input and output, which minimizes feedthrough when the transistor is off.




Figure 3. On-State Resistance Versus Input Voltage

Bus Switches Provide 5-V to 3-V Translation When 3-V Supply Line Is Not Provided

These devices also can provide bidirectional 5-V to 3-V translation with minimal propagation delay or direction control, using only a 5-V supply line and a diode. Figure 4 illustrates this application. A 4.3-V V_{CC} can be created by placing a diode between V_{CC} and the switch. This causes gate voltage of 4.3 V due to the diode drop of approximately 0.7 V. This drop, coupled with the gate-to-source drop of 1 V, brings V_O to a maximum 3.3-V level that can be used to drive a signal in a 3-V environment.

These devices consume very little current ($I_{CC} = 3 \mu A$). This current is not satisfactory for the diode to operate. Using a resistor from the cathode of the diode to GND allows more current from the supply voltage, causing the diode to operate and to clamp at the specified 4.3 V (see Figure 4). The recommended value of the resistor is 1 K Ω or less.




Figure 4. 5-V TTL to 3-V TTL Translator System

Bus Switches Can Be Used to Replace Drivers and Transceivers in Bus Applications

Bus switches introduce near-zero propagation delay. They can replace drivers and transceivers in systems in which signal buffering is not required. They can be used in a multiprocessor system as a fast bus connect, or they can be used as a bus-exchange switch for crossbar systems, ping-pong memory connect, or bus-byte swap. These devices also can replace relays that are used in automated test equipment (ATE) to connect or disconnect load resistors in negligible time with the same low on-state resistance and without relay-reliability problems.

Bus Switches Convert TTL Logic to Hot-Card Insertion Capability

This application is used mostly in systems that require hot-card insertion or removal of cards without disturbing or loading down the bus. These systems are designed to run continuously and cannot be shut down for any reason, such as telephone switches, manufacturing controls, real-time transaction systems, and airline-reservation networks. These systems/cards use some logic families like ACL, HCMOS, etc., which do not provide isolation from the bus when power is partially removed, causing system error. Also, connectors are designed so that the ground pins are connected first, followed by the signal pins, then V_{CC} last. In this condition, the existing logic must ensure that the I/O signals do not disturb or load down the bus. This assurance cannot be achieved using CMOS logic since it contains P-channel transistors that provide an inherent diode between the I/O pins and V_{CC} . The diode is forward biased when driven above V_{CC} (see Figure 5). In a situation where V_{CC} is disconnected, these diodes are capable of pulling the system bus to approximately one diode drop above ground, leaving the bus disturbed.




Figure 5. ACL Direction of Current Flow When V_{CC} = 0 V

Another issue to consider is that, when V_{CC} is ramping but still below the device-operating voltage, the logic should ensure that the outputs are in the high-impedance state and that the bus is totally isolated until the card is ready for operation. Finally, the capacitance of the card must be seen by the system bus as low as possible so that when the card is inserted and the capacitance is charged up, disturbance or bus error does not occur.

There are two solutions to this problem; one is to use Texas Instruments BiCMOS technology (BCT) or advanced BiCMOS technology (ABT) families, since both ensure the input and output to be off when V_{CC} is removed due to the absence of the clamping diodes to V_{CC} (see Figure 6). They also provide an active circuit that ensures the output to be in the high-impedance state during part of the V_{CC} power up or power down.






Figure 6. No ABT Current Flow When V_{CC} = 0 V

The second solution is to use the Texas Instruments CBT family. This can be done by placing the switch between the card logic and the connector to serve as an isolator when power is removed. The switch uses an n channel that prevents the current from flowing into the switch when powered down (see Figure 7). One device in particular, the SN74CBT6800, is designed specifically for hot-card insertion. It has a built-in channel pullup tied to a bias voltage (BIASV) that is provided to ensure power up with the buses not connected. Other devices can be used in the same manner, however, to ensure the high-impedance state during power up or power down. The enable pins of the switch should be tied to V_{CC} through a pullup resistor. The minimum value of the resistor is determined by the current-sinking capability of the driver (see Figure 8).







[†] IOL > IR, so the control signal can override the pullup resistor.

Figure 8. Power-Up High-Impedance State With CBT

Conclusion

Texas Instruments crossbar switches can be used in several applications. Although they are simple N-channel transistors, they are capable of providing several important bus functions, such as hot-card insertion, near-zero-delay communication, 5-V to 3-V translation, and memory management in multiprocessor environments.

General Information	1
CBT Octals	2
CBT Octals With Integrated Diodes	3
CBT Widebus™	4
Application Note	5
Mechanical Data	6

Contents

P	age
Ordering Instructions	6-3
lechanical Data	6-5
D (R-PDSO-G**)	6-5
DB (R-PDSO-G**)	6-6
DGG (R-PDSO-G**)	6-7
DL (R-PDSO-G**)	6-8
DW (R-PDSO-G**)	6-9
JT (R-GDIP-T**)	-10
PW (R-PDSO-G**)	j -11
W (R-GDFP-F24)	-12
WD (R-GDFP-F**)	-13

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this data book should include a three-part type number as explained in the following example.

	EXAMPLE:	SN	74CBT3245	PW	LE
Prefix		/			
MUST CONTAIN TWO TO FOUR LETTERS				/ /	/
SN = Standard prefix SNJ = MIL-STD-883 processed and screened per JEDEC Standard 101		/			
Unique Circuit Description		_			
MUST CONTAIN SIX TO TWELVE CHARACTERS		,			
Examples: 74CBT3125 74CBT16233					
Package		Γ,	/		
MUST CONTAIN ONE TO THREE LETTERS					
D, DW = plastic small-outline package DB, DL = plastic shrink small-outline package DGG, PW = plastic thin shrink small-outline package JT = ceramic dual-in-line package W, WD = ceramic flat package (from pin-connection diagram on individual data sheet)					
Tape and Reel Packaging	/				

Valid for surface-mount packages only. All orders for tape and reel must be for whole reels. MUST CONTAIN ONE TO TWO LETTERS

- LE = Left-embossed tape and reel (required for DB and PW packages)
- R = Standard tape and reel (required for DGG; optional for D, DW, and DL packages)




100 million 11

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**)

14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Four center pins are connected to die mount pad.
- E. Falls within JEDEC MS-012




MECHANICAL DATA

DB (R-PDSO-G**)

28 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-150



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.



DL (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).



PLASTIC SMALL-OUTLINE PACKAGE

DW (R-PDSO-G**) 16 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013



JT (R-GDIP-T**) 24 PIN SHOWN

CERAMIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP-T24 and GDIP-T28 and JEDEC MO-058AA and MO-058AB



PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN

PW (R-PDSO-G**)



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.



W (R-GDFP-F24)

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. This package can be hermetically sealed with a ceramic lid using glass frit.

- D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
- E. Index point is provided on cap for terminal identification only.



CERAMIC DUAL FLATPACK

WD (R-GDFP-F**)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for pin identification only.
- E. Falls within MIL-STD-1835: GDFP1-F48 and JEDEC MO-146AA
 - GDFP1-F56 and JEDEC MO-146AB



6-14

and the second sec

NOTES

TI Worldwide Sales and Representative Offices

AUSTRALIA / NEW ZEALAND: Texas Instruments Australia Ltd.: Sydney [61] 2-910-3100, Fax 2-805-1186; Melbourne 3-696-1211, Fax 3-696-4446. BELGIUM: Texas Instruments Belgium S.A./N.V.: Brussels [32] (02) 726-75-80, Fax (02) 726 72 76.

BRAZIL: Texas Instrumentos Electronicos do Brasil Ltda.: Sao Paulo [55] 11-535-5133.

CANADA: Texas Instruments Canada Ltd.: Montreal (514) 335-8392; Ottawa (613) 726-3201; Toronto (416) 884-9181.

DENMARK: Texas Instruments A/S: Ballerup [45] (44) 68 74 00. FINLAND: Texas Instruments/OY: Espoo [358] (0) 43 54 20 33, Fax (0) 46 73 23.

FRANCE: Texas Instruments France: Velizy-Villacoublay Cedex [33] (1) 30 70 10 01, Fax (1) 30 70 10 54.

GERMANY: Texas Instruments Deutschland GmbH.: Freising [49] (08161) 80-0, Fax (08161) 80 45 16; Hannover (0511) 90 49 60, Fax (0511) 64 90 331; Ostfildern (0711) 34 03 0, Fax (0711) 34 032 57. HONG KONG: Texas Instruments Hong Kong Ltd.: Kowloon [852] 2956-7288, Fax 2965-2200.

HUNGARY: Texas Instruments Representation: Budapest [36] (1) 269 8310, Fax (1) 267 1357.

IRELAND: Texas Instruments Ireland Ltd.: Dublin [353] (01) 475 52 33, Fax (01) 478 14 63.

ITALY: Texas Instruments Italia S.p.A.: Agrate Brianza [39] (039) 68 42.1, Fax (039) 68 42.912; Rome (06) 657 26 51.

JAPAN: Texas Instruments Japan Ltd.: Tokyo [81] 03-769-8700, Fax 03-3457-6777; Osaka 06-204-1881, Fax 06-204-1895; Nagoya 052-583-8691, Fax 052-583-8696; Ishikawa 0762-23-5471, Fax 0762-23-1583; Nagano 0263-33-1060, Fax 0263-35-1025; Kanagawa 045-338-1220, Fax 045-338-1255; Kyoto 075-341-7713, Fax 075-341-7724; Saltama 0485-22-

Fax 0425-23-5787; Olta 0977-73-1557, Fax 0977-73-1583.

KOREA: Texas Instruments Korea Ltd.: Seoul [82] 2-551-2800, Fax 2-551-2828.

MALAYSIA: Texas Instruments Malaysia Sdn Bhd: Kuala Lumpur [60] 3-208-6001, Fax 3-230-6605.

MEXICO: Texas Instruments de Mexico S.A. de C.V.: Colonia del Valle [52] 5-639-9740.

NORWAY: Texas Instruments Norge A/S: Oslo [47] (02) 264 75 70.

MAINLAND CHINA: Texas Instruments China Inc.: Beijing [86] 1-500-2255, Ext. 3750. Fax 1-500-2705.

PHILIPPINES: Texas Instruments Asia Ltd.: Metro Manila [63] 2-817-6031, Fax 2-817-6096.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal) LDA.: Maia [351] (2) 948 10 03, Fax (2) 948 19 29.

SINGAPORE (& INDIA, INDONESIA, THAILAND): Texas Instruments Singapore (PTE) Ltd.: Singapore [65] 390-7100, Fax 390-7062.

SPAIN: Texas Instruments España S.A.: Madrid [34] (1) 372 80 51, Fax (1) 372 82 66; Barcelona (3) 31 791 80.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen): Kista [46] (08) 752 58 00, Fax (08) 751 97 15. SWITZERLAND: Texas Instruments Switzerland AG: Dietikon [41] 886-2-3771450.

TAIWAN: Texas Instruments Taiwan Limited: Taipei [886] (2) 378-6800, Fax 2-377-2718.

UNITED KINGDOM: Texas Instruments Ltd.: Northampton [44] (0234) 270 111, Fax (0234) 223 459.

UNITED STATES: Texas Instruments Incorporated: ALABAMA: Huntsville (205) 430-0114; ARIZONA: Phoenix (602) 224-7800; CALIFORNIA: Irvine (714) 660-1200; San Diego (619) 278-9600; San Jose (408) 894-9000; Woodland Hills (818) 704-8100; COLORADO: Denver (303) 488-9300; CONNECTICUT: Wallingford (203) 265-3807; FLORIDA: Orlando (407) 667-5300; Fort Lauderdale (305) 425-7820; Tampa (813) 882-0017; GEORGIA: Atlanta (404) 662-7967; ILLINOIS: Arlington Heights (708) 640-2925; INDIANA: Indianapolis (317) 573-6400; KANSAS: Kansas City (913) 451-4511; MARYLAND: Columbia (410) 312-7900; MASSACHUSETTS: Boston (617) 895-9100; MICHIGAN: Detroit (313) 553-1500; MINNESOTA: Minneapolis (612) 828-9300; NEW JERSEY: Edison (908) 906-0033; NEW MEXICO: Albuquerque (505) 345-2555; NEW YORK: Poughkeepsie (914) 897-2900; Long Island (516) 454-6601; Rochester (716) 385-6770; NORTH CAROLINA: Charlotte (704) 522-5487; Raleigh (919) 876-2725; OHIO: Cleveland (216) 765-7258; Dayton (513) 427-6200; OREGON: Portland (503) 643-6758; PENNSYLVANIA: Philadelphia (215) 825-9500: PUERTO RICO: Hato Rev (809) 753-8700: TEXAS: Austin (512) 250-6769; Dallas (214) 917-1264; Houston (713) 778-6592; WISCONSIN: Milwaukee (414) 798-1001.

North American Authorized Distributors

COMMERCIAL	
Almac / Arrow	800-426-1410 / 800-452-9185 Oregon only
Anthem Electronics	800-826-8436
Arrow / Schweber	800-777-2776
Future Electronics (Canada)	800-388-8731
Hamilton Hallmark	800-332-8638
Marshall Industries	800-522-0084 or www.marshall.com
Wyle	800-414-4144
OBSOLETE PRODUCTS	
Rochester Electronics	508-462-9332
MILITARY	
Alliance Electronics Inc	800-608-9494
Future Electronics (Canada)	800-388-8731
Hamilton Hallmark	800-332-8638
Zeus, An Arrow Company	800-524-4735
CATALOG	
Allied Electronics	800-433-5700
Arrow Advantage	800-777-2776
Newark Electonics	800-367-3573

For Distributors outside North America, contact your local Sales Office.

A040395

Important Notice: Texas Instruments (TI) reserves the right to make changes to or to discontinue any product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant Information verify, before placing orders, that the information being relied upon is current. Please be advised that TI warrants its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. TI assumes no liability for applications assistance, osftware performance, or third-party product information, or for infringement of patents or services described in this publication. TI assumes no responsibility for customers' applications or product designs.

© 1995 Texas Instruments Incorporated Printed in the USA







