




Using Cross-Point Arrays to Achieve Fast Write Speeds

Christophe Chevaller


Rambus Inc.

August 22, 2012

True Cross Point Arrays, without a transistor per cell, are necessary to achieve high density memories. Can they be fast too?




Typical RRAM cell has a transistor as select device




RRAM cell in a cross point for very high density

True Cross Point Arrays, without a transistor per cell, are necessary to achieve high density memories. Can they be fast too?




Typical RRAM cell has a transistor as select device




RRAM cell in a cross point for very high density

True Cross Point Arrays, without a transistor per cell, are necessary to achieve high density memories. Can they be fast too?



Typical RRAM cell has a transistor as select device




RRAM cell in a cross point for very high density


Cross Point Arrays can achieve high read and write bandwidth in high density memories

- **Techniques:**
 - Hierarchical Bit Line structure
 - IR drop compensation
 - Low current cell
 - Gain Stage Sensing
 - Parallelism
- **Impact:**
 - Improved read / write throughput
 - Improved read latency

Local Bitline Architecture




Row IR Drop with ΔV and location compensation, plus counter bias




- Adjust Driver voltage depending on location of cells being programmed
- Added bias on unselected Word Lines will bias unselected Bit Lines
- Total Word Line current around 100 μA

Latency - constrained by sensing
 Small array → shorter latency
 Low current → longer latency




Gain Stage Sensing

- 1) Isolates Local Bit Line from Global Bit Line capacitance
- 2) Amplifies LBL signal
- 3) Bypass for write access
- 4) V_t offset compensation
- 5) Reduced Latency from 50 μ s to under 5 μ s.



Power and Speed: Single Block Throughput


Read 16 rows in 1 Block to fill page buffer
 $16 \times 50 \mu\text{S} = 800 \mu\text{S} \rightarrow 10 \text{MB/sec}$



 = 4096b sub-word read from Tile in one 50us sensing cycle

Power and Speed: Single Block Throughput


Read 16 rows in 1 Block to fill page buffer
 $16 \times 50 \mu\text{S} = 800 \mu\text{S} \rightarrow 10 \text{MB/sec}$



 = 4096b sub-word read from Tile in one 50us sensing cycle

Power and Speed: Single Block Throughput


Read 16 rows in 1 Block to fill page buffer
 $16 \times 50 \mu\text{S} = 800 \mu\text{S} \rightarrow 10 \text{MB/sec}$



 = 4096b sub-word read from Tile in one 50us sensing cycle

Power and Speed: 16 Block Throughput


Read 1 row in 16 Blocks to fill page buffer
 $1 \times 50\mu\text{S} = 50\mu\text{S} \rightarrow 160\text{MB/sec}$



 = 4096b sub-word read from Tile in one 50us sensing cycle

Power and Speed: 16 Block Throughput


Read 1 row in 16 Blocks to fill page buffer
 $1 \times 50 \mu\text{S} = 50 \mu\text{S} \rightarrow 160 \text{MB/sec}$



 = 4096b sub-word read from Tile in one 50us sensing cycle

Power and Speed: 16 Block Throughput


Read 1 row in 16 Blocks to fill page buffer
 $1 \times 50\mu\text{S} = 50\mu\text{S} \rightarrow 160\text{MB/sec}$



+ Page Erase /
Simplified block
management

 = 4096b sub-word read from Tile in one 50us sensing cycle

512Gb/1Tb Storage Chip with Multi-Plane Architecture



Conclusion from RRAM Cell to System



Conclusion from RRAM Cell to System




Low Current Cell


Vertical
Processing

Self-select
(no select transistor)


Conclusion from RRAM Cell to System



Conclusion from RRAM Cell to System



Conclusion from RRAM Cell to System



Conclusion from RRAM Cell to System

