

M46-100 CRT INSTRUCTION MANUAL

CONSISTS OF:

**Installation Specification
Programming Specification
Schematic**

**02-310A20
02-310R01A22
02-310B08**

**INTERDATA®**

2 Crescent Place, Oceanport, New Jersey 07757

© INTERDATA INC., 1973
All Rights Reserved
Printed In U.S.A.
May 1974

M46-100 CRT (LOW END) INSTALLATION SPECIFICATION

1. GENERAL

The low-end CRT has two Marketing Numbers; M46-100 for the 115V/60 Hz version and M46-101 for 240V/50 Hz. Each product consists of the desk-top CRT with keyboard. No other hardware is included. The cables and interfaces which are required may be purchased separately. Table 1 relates Marketing and hardware numbers. The interconnections are shown in Figures 1 and 2.

TABLE 1. CRT MARKETING/HARDWARE NUMBERS

MARKETING NUMBER	HARDWARE NUMBER	DESCRIPTION
M46-100	27-053F00	CRT-TTY Replacement, 115V, 60 Hz
M46-101	27-053F01	CRT-TTY Replacement, 240V, 50 Hz
M46-106	17-272	CABLE, CRT-PASLA, 25 Ft.
M46-104	17-273	CABLE, CRT-TTY INF, 25 Ft.
M46-107	02-324	CRT/TTY 7" INF, 1200 Baud
M46-102	02-279	PASLA 7" INF, RS-232
	29-327	CRT VENDOR's Manual




Figure 1. PASLA-CRT Connection.




Figure 2. TTY Interface-CRT Connection

2. INSTALLATION

The CRT Terminal has been carefully packed to insure its arrival in operating condition; however, use the following procedures to establish the mechanical integrity of the unit and prepare it for operation.

2.1 Unpacking

Inspect the shipping carton for external damage. As the equipment is unpacked, check for signs of damage or missing parts.

2.2 Equipment Placement

The CRT Terminals are self-contained and include an attractive enclosure and non-scuffing rubber feet for protection of desk and table tops. Connectors are provided for power (2-wire plus ground), detachable keyboard, video output for remote TV monitor, and communication line (telephone modem or direct connection to Processor.) Clearance is required for convection cooling of the electronics.

2.3 Options

Optional features are normally enabled at the factory. If the features are specified at time of order, they are pre-set at the factory. If, however, the CRT is not purchased with an interface or if the customer does not specify options, it is necessary to inspect the PC boards in the CRT and adjust the option switches for the individual requirement. In order to do this, proceed as follows:

1. Release the three 1/4 turn fasteners on the back panel, pull back the two slide latches (at the bottom rear corners), and push forward and upward (enclosure rotates from the bottom front).
2. Remove the FUNCTION CONTROL (Position 5) and TTY INTERFACE (Position 6) printed circuit boards from the card cage.
3. Check the vendor manual, 29-327, for each switch identification and implement the required options. See Section 4.1 and 4.2.
4. Replace the two PC boards and check the remaining PCs for socket engagement.
5. Verify that the AC power switch on the top cross-member in the housing is set properly for 115 or 240V operation. Note that this switch selects AC input for the high voltage power supply only.

2.4 115/240V, 50/60 Options

The 50/60 Hz option is implemented by changing the switch position on the TIMING GENERATOR board. With the P C component side up, card edge connector to the right, adjust the switch \odot for 60 Hz and \ominus for 50 Hz.

The 115/240 V option is implemented by adjusting the switch at the left of the POWER switch UP for 240 V and DOWN for 115V.

3. APPLYING POWER

Before connecting power to the Terminal:

1. Turn the POWER switch on the back panel to OFF.
2. Plug the keyboard cable into KB-J3 on the back panel. Insure that the slide locks on the connector are securely fastened.
3. Attach the appropriate interface cable to J1 and fasten securely with the two 4-40 screws.
4. Attach the power cord to the POWER CONNECTOR on the back panel and to a standard 115VAC, 60 Hz, 3 wire grounded outlet (or to 240VAC if so ordered).

WARNING

CUTTING THE SAFETY GROUND PIN ON THE POWER CORD FOR USE WITH A 2-HOLE SOCKET WILL PRESENT A SHOCK HAZARD. USE A 3 PRONG ADAPTER WITH SAFETY GROUND PROPERLY CONNECTED.

5. Turn the POWER switch to ON. When power is applied to the unit, the POWER switch is illuminated. If the switch fails to light, check the 2 amp fuse on the back panel.
6. Allow approximately one minute for the CRT filament to warm up. The blinking cursor should appear in the lower left corner of the screen. If it does not, adjust the BRIGHTNESS control on the front panel below the screen. If the cursor still does not appear, a malfunction is indicated.
7. Set the 80/72 switch to 80; the FDX/HDX switch to FDX and SEL/TTY to SEL. The 06-146 CRT Test Program may now be executed.

4. INTERFACE CONNECTIONS

The CRT may be interfaced to an INTERDATA Processor through the PASLA or any of the TTY interfaces (Model 70 or 80 built-in or the 7 inch TTY interface), or with the 7 inch CRT/TTY interface (M46-107). The latter is a 7 inch TTY interface (M48-010) which is modified to run at 1200 baud.

4.1 PASLA Interconnect

The PASLA contains the hardware to receive and transmit most of the normal RS-232C lines in an asynchronous mode. These lines include: RING, DSRDY, CARRIER, DTR, RQ2S, CL2S, TDATA, RDATA, REV CHAN REC, and REV CHAN TRANS.

When connecting the PASLA to a CRT (or most other local terminals), it is necessary to disable (force to zero) the RS-232 status bits which are not equipped on the terminal. The PASLA has wire-wrap stakes equipped for this purpose. The following is a summary of PASLA straps required for operation with the M46-100 or M46-101 CRT.

STRAP	FUNCTION
7-8 (Add)	FDX option
CF-GO (Add)	Force CARR Status = 0
CB-G3 (Add)	Force CL2S active
HD-G4 (REMOVE)	FDX Option

In addition, the straps A1-K1 must be equipped to select the required baud rate. This may be in the range of 75 to 9600 baud and is described in the PASLA Instruction Manual, Publication Number 29-301, which is included with the PASLA. Note that the character format/baud rate of PASLA is programmable. The CRT must be strapped to match these programmed characteristics.

4.2 TTY Interface Connect

The CRT contains the current loop interface required to connect to any of the INTERDATA TTY Interfaces. The TTY Interfaces have a fixed character format/baud rate and the switches in the CRT must be implemented to match these characteristics. The following is a summary of required switch-implemented options in the CRT.

RECEIVER SPEED	110/1200*
TRANSMITTER SPEED	110/1200*
PARITY	EVEN
STOP BITS	10 BITS/CHARACTER (1 STOP BIT)
INTERFACE	CURRENT LOOP
AUTO-CARRIAGE RETURN	LOCAL ONLY

* 1200 Baud for M46-107 only.

M46-100 CRT PROGRAMMING SPECIFICATION

1. INTRODUCTION

This specification contains a description of the CRT and the information necessary to program the system. The CRT interfaces to the Multiplexor Bus or Selector Channel Bus through the M46-102 Programmable Asynchronous Single Line Adapter (PASLA) or any of the TTY interfaces (Model 70 or 80 built-in or a 7 inch TTY Interface or a 7 inch CRT/TTY Interface).

The PASLA comprises one full duplex interface with an even device address for the Receive side and an odd address for the Transmit side. There is an Interrupt flip-flop associated with each side.

2. CONFIGURATION

The CRT can be used on any Model 50, 70, 74, 80, 85 Processor or equivalent.

3. OPERATING PROCEDURES

3.1 Power

Before applying power to the terminal, turn the POWER Switch on the back panel to OFF. See Figure 1. Plug the keyboard cable into the KB-J3 Connector on the back panel. Attach the power cord to the POWER CONNECTOR on the back panel and to a standard 115 VAC, 60 Hz grounded outlet.




Figure 1. Back Panel

3.2 Keyboard

The CRT terminal uses the basic keyboard arrangement of a Teletypewriter. Figure 2 shows the keyboard layout. As displayable keys are depressed, the characters appear above the cursor on the bottom line of the screen and the cursor is moved right one position. Near the end of a line, the bell in the keyboard rings. The cursor remains at the end of the line until a Carriage Return is received.




Figure 2. Keyboard Arrangement

Refer to Table 1 for the ASCII codes generated for each key.

The codes in Columns 0 and 1 of Table 1 are generated by use of the CTRL key plus the corresponding keys in Columns 4 and 5 respectively. Codes in brackets in Column 0 are used within the Terminal. Codes in parenthesis in Columns 0 and 1 are also generated directly on the keyboard. All other codes in Columns 0 and 1 are ignored by the Terminal.

TABLE 1. TERMINAL CODE CHART

BITS					Column				Row				
					4	5	6	7	0	1	2	3	4
0	0	0	0	0	0	0	0	0	0	1	1	1	1
0	0	0	1	0	0	0	1	0	1	0	1	0	1
0	0	1	0	0	0	1	0	1	0	0	1	1	0
0	0	1	1	0	0	1	1	0	1	0	1	0	1
0	1	0	0	0	0	0	0	1	0	1	0	1	0
0	1	0	1	0	0	0	1	0	1	0	1	0	1
0	1	1	0	0	0	0	1	0	1	0	1	0	1
0	1	1	1	0	0	0	1	0	1	0	1	0	1
1	0	0	0	0	0	0	0	1	0	1	0	1	0
1	0	0	1	0	0	0	0	1	0	1	0	1	0
1	0	1	0	0	0	0	0	1	0	1	0	1	0
1	0	1	1	0	0	0	0	1	0	1	0	1	0
1	1	0	0	0	0	0	0	1	0	1	0	1	0
1	1	0	1	0	0	0	0	1	0	1	0	1	0
1	1	1	0	0	0	0	0	1	0	1	0	1	0
1	1	1	1	0	0	0	0	1	0	1	0	1	0
1	1	1	1	1	0	0	0	1	0	1	0	1	0

4. DATA FORMAT

The PASLA may be programmed to accommodate a variety of character formats and baud rates. See the PASLA Programming Specification, 02-270A22, in the 29-301 PASLA Instruction Manual. The TTY Interface operates at 110 baud or 1200 baud for M46-107 with a fixed character format. The Programming Specification, 02-262A22, in the 29-288 TTY Interface Instruction Manual contains TTY Programming information. In addition, the CRT has switch options to select parity, number of stop bits, and baud rate. This information is in Manual 29-327 which is included with the CRT.

The following lists the standard characteristics:

	PASLA	TTY
BAUD RATE	9600	*110
DATA BITS	7	7
PARITY	EVEN	EVEN
STOP BITS	1	1

*1200 baud for M46-107.

Figure 3 shows the Character Format:




Figure 3. Character Format

5. PROGRAMMING INSTRUCTIONS

The Processor I/O instructions are used to communicate with the CRT Terminal through the PASLA/TTY. The following paragraphs describe how Processor I/O instructions may be used with the system.

5.1 Program Instructions

5.1.1 Sense Status (SS or SSR). The Sense Status instruction is used to determine if character transfers are complete and correct.

5.1.2 Output Command (OC or OCR). The Output Command instruction is used to set the PASLA to the Receive or Transmit Mode and to select character format. Two command bytes are required to perform these functions with PASLA. If TTY, only one Output Command is required to establish read or write mode.

5.1.3 Write Data (WD or WDR). The Write Data instruction is used to output characters to the CRT terminal screen.

5.1.4 Read Data (RD or RDR). The Read Data instruction is used to input characters from the CRT terminal keyboard.

5.1.5 Acknowledge Interrupt (AI or AIR). The Acknowledge Interrupt instruction is used to service interrupts. Execution of this instruction returns the address and status of the interrupting line.

5.1.6 Communications Instructions (PASLA only). The PASLA accommodates the Communication Instructions in the Communications Processors.

5.2 Status and Command Bytes

Table 2 contains the PASLA and TTY Interface Status and Command Byte Data applicable to the CRT Terminal.

TABLE 2. STATUS AND COMMAND BYTE DATA

BIT NUMBER		0	1	2	3	4	5	6	7
PASLA	STATUS (REC)	OV	PF	FR ERR	0	BSY	EX	0	0
	STATUS (TRANS)	0	0	0	0	BSY	0	0	0
	COMMAND 1	DIS	EN	DTR	ECHO- PLEX	0	TRANS. LB	WRT/ RD	1
	COMMAND 2	0	CLK	← DATA BITS →	STOP BITS	← PARITY →			0
TTY	STATUS	OV	0	LINE BREAK	0	BSY	EX	0	DU
	COMMAND	DIS	EN	UN- BLOCK	BLOCK	WRT	READ	0	0

STATUS

- *OV The Overflow status bit is set if the previously received character is not read before the present character is assembled. Overflow is reset at the end of the next Read Data only if the failure condition disappears (i. e. a Read Data is issued).
- *PF This bit is set when the received parity disagrees with the programmed parity (EVEN parity). The PF status is reset at the end of the next character if the failure condition disappears. The PASLA is normally programmed for no parity checking (Bits 5 and 6 of Command 2 = 00) so PF will never set.
- *FRERR This bit is set to indicate that the received character has no stop bits. If the assembled character is zero, then a line break sequence is indicated. This occurs when the Break key is depressed. This bit will reset only when a valid character with stop bits is received.
- *BRK This bit is set whenever the serial data line remains at zero for longer than one character time. This occurs when the Break Key is depressed.
- BSY When this bit is inactive, the device is ready to transfer data. This bit is forced active if the CRT Terminal is Off-Line. In the Read Mode, BSY is active when a character is not assembled; in the Write Mode, BSY is active if the CRT Terminal has not yet accepted a character. If enabled, an interrupt is generated when BSY goes inactive. In the Read Mode, when an OV occurs and the BSY status bit is zero, a Read Data instruction must be issued to set the BSY bit to its correct (ONE) state.
- EX This bit is set whenever OV, PF, FRERR or BRK is set on the Receive side. This bit is always zero on the Transmit side.
- DU This bit is set whenever the CRT Terminal is Off-Line or Powered Down. An interrupt is generated, if enabled, when DU goes active.

With PASLA, to determine whether the CRT Terminal is On-Line or not, the status of the Receive side must be examined. If the status byte is 'OC' (BUSY and EX), a Device Unavailable condition is indicated.

*These status bits are set at End of Character time when the BUSY drops. Since the resetting of BUSY causes an interrupt (if enabled), these bits do not generate individual interrupts. At this point a Read Data instruction must be issued to set the Busy bit to its correct (ONE) state.

COMMANDS

In the PASLA Command 1, the ETR, ECHOPLEX, and WRT/RD bits are shared by the Transmitter and Receiver, however, the EN/DIS bits are separate for Transmit and Receive. In FDX operation, the EN/DIS must be independently programmed as follows. To change EN/DIS on the Receive side, issue a Command with the WRT/RD bit = 0. To change the EN/DIS on the Transmit side, issue a Command with the WRT/RD bit = 1.

CLK Setting this bit selects the highest strapped clock rate. Resetting this bit selects the lowest strapped clock rate.

DATA BITS These two command bits select the number of data bits transferred per character as follows:

BIT 2	3	
0	0	5 Data Bits
0	1	6 Data Bits
1	0	7 Data Bits
1	1	8 Data Bits

STOP BITS This command bit selects the number of stop bits transferred per character.

BIT 4	
0	1 Stop Bit
1	2 Stop Bits

PARITY These two command bits select the parity checking logic in the PASLA.

BIT 5	6	
0	0	None
0	1	None
1	0	Odd
1	1	Even

The second PASLA command is shared by both the Transmit and Receive Sides, and consequently may be issued to either device number. The second command has the preferred value of X'66' that conditions the PASLA to the following:

1. Highest strapped baud rate (9600 baud standard)
2. 8 data bits per character
3. Even Parity
4. Two stop bits

<u>DISABLE</u>	<u>ENABLE</u>	
0	0	No change
0	1	Enable
1	0	Disable (Interrupt queued)
1	1	Complement (Change state)

TRANS LB Transmits a continuous space (zero) to the Terminal. This bit should always be a zero.

DTR This bit must always be a one to enable character transfers between PASLA and the CRT.

ECHO-PLEX When this bit is active, it causes data received from the CRT Keyboard to be transmitted back to the CRT on the TRANSMITTED DATA (BA) line. The PASLA also assembles the character as in the normal data mode. This feature is normally used to provide visual verification of the data received by the CRT. This command must not be issued while transmitting a character. When this bit is inactive, characters read from the Keyboard are not displayed.

UNBLOCK	Setting this bit causes characters read from the keyboard to be displayed on the CRT screen in addition to being assembled by the TTY Interface.
BLOCK	Setting this bit prevents characters read from the keyboard from being displayed. These characters, however, are assembled by the TTY Interface.
WRT/RD	Setting this bit places the PASLA in the Write Mode. Clearing this bit places the PASLA in the Read Mode. This bit should always be set in FDX except as noted in commands above.
WRITE	Setting this bit places the interface in the Write Mode, allowing data to be output from the Processor to the CRT.
READ	Setting this bit places the interface in the Read Mode, allowing data to be transferred from the CRT to the Processor.

6. PROGRAMMING SEQUENCES

6.1 Table 3 shows a sample program for transferring data from the CRT keyboard using PASLA.

6.2 Table 4 shows a sample program for transferring data to the CRT screen using PASLA.

7. INTERRUPTS

An interrupt will occur, if enabled, when BSY → 0 for either the PASLA or TTY Interface. In addition, the TTY Interface generates an interrupt when DU changes state.

8. INITIALIZATION

When the Initialize Switch on the Display Panel is engaged (or power failure restart sequence), the PASLA is placed in the Disable Mode. The OV, PF, and BRK status bits cannot be guaranteed. Because of this, the programmer should take precautions to ignore these bits on the first interrupt. A Read Data (RD or RDR) should be issued to insure that BUSY is equal to a one (1).

TABLE 3. SAMPLE PROGRAM FOR DATA INPUT FROM THE KEYBOARD

*INPUT VIA PASLA			
*			
*			
*A BYTE WILL BE INPUT TO R4 FROM THE KEYBOARD.			
*REGISTERS R3, R4 AND R15 WILL BE USED.			
*CALLING SEQUENCE IS BAL, R15, INPUT			
*			
*			
*INPUT	LHI	R3, DEVNO	LOAD DEVICE NUMBER
	OC	R3, COMND	SET UP
	OC	R3, COMND+1	PASLA MODE
SENS	SSR	R3, R4	TEST STATUS
	BTBS	15, 1	LOOP
	RDR	R3, R4	INPUT BYTE
	BR	R15	RETURN
*			
R3	EQU	3	REGISTER ASSIGNMENTS
R4	EQU	4	
R15	EQU	15	
DEVNO	EQU	10	PASLA DEVICE NUMBER
*			
COMND	DC	X'9366'	
	END		

TABLE 4. SAMPLE PROGRAM FOR DATA OUTPUT TO THE CRT SCREEN

```

*OUTPUT VIA PASLA
*
*
*A BYTE WILL BE OUTPUT FROM R4 TO THE CRT
*REGISTERS R3, R4, R5, R15 WILL BE USED
*CALLING SEQUENCE IS BAL R15, OUTPUT
*
*
*
OUTPUT    LHI      R3, DEVN0+1      LOAD DEVICE NUMBER
          OC       R3, COMND      SET UP
          OC       R3, COMND+1    PASLA MODE
SENS      SSR      R3, R5        TEST STATUS
          BTBS     15, 1          LOOP
          WDR      R3, R4        OUTPUT BYTE
          BR       R15          RETURN

*
R3        EQU      3            REGISTER ASSIGNMENTS
R4        EQU      4
R5        EQU      5
R15       EQU      15
DEVN0     EQU      10          PASLA DEVICE NUMBER
*
COMND     DC       X'9166'
          END

```

9. DEVICE NUMBER

The PASLA is normally strapped for addresses X'10' and X'11'. The even address is for the Receive side and the odd address is for the Transmit side.

10. SAMPLE PROGRAMS

See Section 6.

11. TESTING

The PASLA is tested independently at INTERDATA using the PASLA OFF-LINE TEST PROGRAM, 06-127. The PASLA and CRT Terminal are then tested together using the CRT TEST PROGRAM, 06-146.

INTERDATA

990038

REVISIONS				
REV	DESCRIPTION	DCN	APPD	DATE
A	RELEASED			3/10/73

1-6	+5V	1	2	+5V	1-6
1-6	-5V	3	4	-10V	1-6
1-6	+15V	5	6	-15V	1-6
		7	8		
		9	10		
		11	12		
		13	14		
		15	16		
		17	18		
		19	20		
		21	22		
		23	24		
		25	26		
		27	28		
		29	30		
1-6		31	32		1-6
1-6		33	34		1-6
1-6		35	36		1-6
1-6		37	38	LMLOAD	1-4
1-4		39	40		1-2
		41	42		1-6
		43	44		
		45	46		
		47	48		
1-3	RPT 1	49	50	RPT 2	1-3
1-2	SCCT 1	51	52	SCCT 2	1-2
1-2	SCCT 3	53	54	SCCT 4	1-2
1-6		55	56		1-2
1-4		57	58	PUCLR	1-6
1-2	ENAB72	59	60	ENAB80	1-6
1-6	DOT A	61	62	DOT B	1-6
1-6	DOT C	63	64	DOT D	1-6
1-6	DOT E	65	66	DOT F	1-6
1-6	SCAN A	67	68	SCAN B	1-6
1-6	SCAN X	69	70	ROWEN	1-6
1-6	DOT 1	71	72	DOT 2	1-6
1-6	DOT 3	73	74	DOT 4	1-6
1-6	DOT 5	75	76	DOT 6	1-6
1-6	DOT 7	77	78	DCRST	1-6
1-6	ESYNC	79	80	72-80	1-6
1-6	HSYNC	81	82	VSYNC	1-6
	24MHZ	83	84	12MHZ	1-4
1-6	GND	85	86	GND	1-6

P1
TIMING GENERATOR

1-6	+5V	1	2	+5V	1-6
1-6	-5V	3	4	-10V	1-6
1-6	+15V	5	6	-15V	1-6
		7	8		
		9	10		
2-6	SPACE 2	9	10	INHDSF	2-6
2-3	DBLM 1	11	12	DBLM 2	2-3
2-3	DBLM 3	13	14	DBLM 4	2-3
2-3	DBLM 5	15	16	DBLM 6	2-3
2-3	DBLM 7	17	18	CHDET	2-6
		19	20		
		21	22	CVVIDEO	Y1
Z5	HDRIVE	23	24	SGND	Y2
Z1	SGND	25	26	NVIDEO	Z7
Z9	VDRIVE	27	28	SGND	
Z10	SGND	29	30	LMCLK	2-4
1-6		31	32		1-6
1-6		33	34		1-6
1-6		35	36		1-6
1-6		37	38	LMLOAD	1-4
1-4		39	40		1-2
2-6	CA-1	41	42		1-6
2-6	CA+1	43	44	DECPRA	2-6
2-6	LFCOL	45	46	ST2448	2-6
2-6	OPRBL	47	48	SETLMC	2-6
1-3	RPT 1	49	50	RPT 2	1-3
1-2	SCCT 1	51	52	SCCT 2	1-2
1-2	SCCT 3	53	54	SCCT 4	1-2
1-6		55	56		1-2
1-4		57	58	PUCLR	1-6
1-2	ENAB72	59	60	ENAB80	1-6
1-6	DOT A	61	62	DOT B	1-6
1-6	DOT C	63	64	DOT D	1-6
1-6	DOT E	65	66	DOT F	1-6
1-6	SCAN A	67	68	SCAN B	1-6
1-6	SCAN X	69	70	ROWEN	1-6
1-6	DOT 1	71	72	DOT 2	1-6
1-6	DOT 3	73	74	DOT 4	1-6
1-6	DOT 5	75	76	DOT 6	1-6
1-6	DOT 7	77	78	DCRST	1-6
1-6	ESYNC	79	80	72-80	1-6
1-6	HSYNC	81	82	VSYNC	1-6
		83	84	12MHZ	1-4
1-6	GND	85	86	GND	1-6

P2
LINE MEM - CHAR GEN

1-6	+5V	1	2	+5V	1-6
1-6	-5V	3	4	-10V	1-6
1-6	+15V	5	6	-15V	1-6
		7	8		
3-6	SPACE 1	7	8	EXCSPG	3-6
2-6	SPACE 2	9	10	INHDSF	2-6
2-3	DBLM 1	11	12	DBLM 2	2-3
2-3	DBLM 3	13	14	DBLM 4	2-3
2-3	DBLM 5	15	16	DBLM 6	2-3
2-3	DBLM 7	17	18	CHDET	2-6
3-6	CLRSCN	19	20	PGSTOP	3-6
3-6	DBPM 1	21	22	DBPM 2	3-6
3-6	DBPM 3	23	24	DBPM 4	3-6
3-6	DBPM 5	25	26	DBPM 6	3-6
3-6	DBPM 7	27	28		3-6
3-6		29	30	LMCLK	2-4
1-6		31	32		1-6
1-6		33	34		1-6
1-6		35	36		1-6
1-6		37	38	LMLOAD	1-4
1-4		39	40	PMLOAD	3-6
2-6	CA-1	41	42		1-6
2-6	CA+1	43	44	DECPRA	2-6
2-6	LFCOL	45	46	ST2448	2-6
2-6	OPRBL	47	48	SETLMC	2-6
1-3	RPT 1	49	50	RPT 2	1-3
3-4	LSBCCT	51	52	NSBCCT	3-4
3-4		53	54		3-4
1-6		55	56	PGCLKA	3-4
1-4		57	58	PUCLR	1-6
3-6		59	60	ENAB80	1-6
1-6	DOT A	61	62	DOT B	1-6
1-6	DOT C	63	64	DOT D	1-6
1-6	DOT E	65	66	DOT F	1-6
1-6	SCAN A	67	68	SCAN B	1-6
1-6	SCAN X	69	70	ROWEN	1-6
1-6	DOT 1	71	72	DOT 2	1-6
1-6	DOT 3	73	74	DOT 4	1-6
1-6	DOT 5	75	76	DOT 6	1-6
1-6	DOT 7	77	78	DCRST	1-6
1-6	ESYNC	79	80	72-80	1-6
1-6	HSYNC	81	82	VSYNC	1-6
		83	84	12MHZ	1-4
1-6	GND	85	86	GND	1-6

P3
PAGE MEMORY

1-6	+5V	1	2	+5V	1-6
1-6	-5V	3	4	-10V	1-6
1-6	+15V	5	6	-15V	1-6
		7	8		
3-6	SPACE 1	7	8	EXCSPG	3-6
2-6	SPACE 2	9	10	INHDSF	2-6
4-6	TWOMHZ	11	12	LOC-REM	4-6
4-6	FRCFDP	13	14	FRCTTY	4-6
4-6	TENBIT	15	16	SLSPDX	4-6
4-6		17	18	CHDET	2-6
3-6	CLRSCN	19	20	PGSTOP	3-6
3-6	DBPM 1	21	22	DBPM 2	3-6
3-6	DBPM 3	23	24	DBPM 4	3-6
3-6	DBPM 5	25	26	DBPM 6	3-6
3-6	DBPM 7	27	28		3-6
3-6		29	30	LMCLK	2-4
1-6		31	32		1-6
1-6		33	34		1-6
1-6		35	36		1-6
1-6		37	38	LMLOAD	1-4
1-4		39	40	PMLOAD	3-6
2-6	CA-1	41	42		1-6
2-6	CA+1	43	44	DECPRA	2-6
2-6	LFCOL	45	46	ST2448	2-6
2-6	OPRBL	47	48	SETLMC	2-6
4-6	CRSOVR	49	50	XRRNST	4-6
3-4	LSBCCT	51	52	NSBCCT	3-4
3-4		53	54		3-4
1-6		55	56	PGCLKA	3-4
1-4		57	58	PUCLR	1-6
3-6		59	60	ENAB80	1-6
1-6	DOT A	61	62	DOT B	1-6
1-6	DOT C	63	64	DOT D	1-6
1-6	DOT E	65	66	DOT F	1-6
1-6	SCAN A	67	68	SCAN B	1-6
1-6	SCAN X	69	70	ROWEN	1-6
1-6	DOT 1	71	72	DOT 2	1-6
1-6	DOT 3	73	74	DOT 4	1-6
1-6	DOT 5	75	76	DOT 6	1-6
1-6	DOT 7	77	78	DCRST	1-6
1-6	ESYNC	79	80	72-80	1-6
1-6	HSYNC	81	82	VSYNC	1-6
		83	84	12MHZ	1-4
1-6	GND	85	86	GND	1-6

P4
PAGE CONTROL

1-6	+5V	1	2	+5V	1-6
1-6	-5V	3	4	-10V	1-6
1-6	+15V	5	6	-15V	1-6
		7	8		
3-6	SPACE 1	7	8	EXCSPG	3-6
2-6	SPACE 2	9	10	INHDSF	2-6
4-6	TWOMHZ	11	12	LOC-REM	4-6
4-6	FRCFDP	13	14	FRCTTY	4-6
4-6	TENBIT	15	16	SLSPDX	4-6
4-6		17	18	CHDET	2-6
3-6	CLRSCN	19	20	PGSTOP	3-6
3-6	DBPM 1	21	22	DBPM 2	3-6
3-6	DBPM 3	23	24	DBPM 4	3-6
3-6	DBPM 5	25	26	DBPM 6	3-6
3-6	DBPM 7	27	28		3-6
3-6		29	30	LMCLK	2-4
1-6		31	32		1-6
1-6		33	34		1-6
1-6		35	36		1-6
1-6		37	38	LMLOAD	1-4
1-4		39	40	PMLOAD	3-6
2-6	CA-1	41	42		1-6
2-6	CA+1	43	44	DECPRA	2-6
2-6	LFCOL	45	46	ST2448	2-6
2-6	OPRBL	47	48	SETLMC	2-6
4-6	CRSOVR	49	50	XRRNST	4-6
5-6		51	52	XSRCLK	5-6
5-6	RSDATA	53	54	XRNSTP	5-6
1-6		55	56		5-6
5-6	BELL	57	58	PUCLR	1-6
3-6		59	60	ENAB80	1-6
1-6	DOT A	61	62	DOT B	1-6
1-6	DOT C	63	64	DOT D	1-6
1-6	DOT E	65	66	DOT F	1-6
1-6	SCAN A	67	68	SCAN B	1-6
1-6	SCAN X	69	70	ROWEN	1-6
1-6	DOT 1	71	72	DOT 2	1-6
1-6	DOT 3	73	74	DOT 4	1-6
1-6	DOT 5	75	76	DOT 6	1-6
1-6	DOT 7	77	78	DCRST	1-6
1-6	ESYNC	79	80	72-80	1-6
1-6	HSYNC	81	82	VSYNC	1-6
		83	84		
1-6	GND	85	86	GND	1-6


P5
FUNCTION CONTROL

1-6	+5V	1	2	+5V	1-6
1-6	-5V	3	4	-10V	1-6
1-6	+15V	5	6	-15V	1-6
		7	8		
3-6	SPACE 1	7	8	EXCSPG	3-6
2-6	SPACE 2	9	10	INHDSF	2-6
4-6	TWOMHZ	11	12	LOC-REM	4-6
4-6	FRCFDP	13	14	FRCTTY	4-6
4-6	TENBIT	15	16	SLSPDX	4-6
4-6		17	18	CHDET	2-6
3-6	CLRSCN	19	20	PGSTOP	3-6
3-6	DBPM 1	21	22	DBPM 2	3-6
3-6	DBPM 3	23	24	DBPM 4	3-6
3-6	DBPM 5	25	26	DBPM 6	3-6
3-6	DBPM 7	27	28		3-6
3-6		29	30		5-6
1-6		31	32		1-6
1-6		33	34		1-6
1-6		35	36		1-6
1-6		37	38		5-6
5-6		39	40	PMLOAD	3-6
2-6	CA-1	41	42		1-6
2-6	CA+1	43	44	DECPRA	2-6
2-6	LFCOL	45	46	ST2448	2-6
2-6	OPRBL	47	48	SETLMC	2-6
4-6					


990055

REV.	1	DATE	
DESIGNER		APPROVED	
A RELEASED			


- PIN**
- 1- GND
 - 2- 150V (WHT)
 - 3- BRT. CRT. LUG (YEL)
 - 4- OPEN
 - 5- HOR. SYNC. (YEL/BLU)
 - 6- OPEN
 - 7- VIDEO INPUT
 - 8- GND
 - 9- V. SYNC. (RED/GRN.)
 - 10- GND




VIDEO AMP




HORIZONTAL



POWER SUPPLY




VERTICAL



INTERDATA

T-990050-000

REVISIONS			
REV.	DESCRIPTION	ISS.	APPRO. DATE
A	RELEASED		
B	REV PER DCN	0165	
C	REV PER DCN	0206	
D	REV PER DCN	0208	
E	REV PER DCN	0212	
F	REV PER DCN	0265	
G	B/M CHG ONLY	0403	
G1	B/M CHG ONLY	0423	
H	NO CHG - SEE DCN	0531	



- NOTES:
1. UNLESS OTHERWISE SPECIFIED, ALL RESISTORS ARE 1/4W, 5%.
 2. DIODES D1 THRU D8 ARE IN4003.
 3. LAST DESIGNATION USED: R22, C12, Q4, D81, D8.
 4. Q1-Q4: 2N3741 MAY BE SUBSTITUTED FOR 2N3740.


SHEET 1 OF 1

DO NOT SCALE DIMENSIONS			TITLE SCHEMATIC- POWER SUPPLY
033069-000 NEXT ASSY. PARTIAL	440 FIRST LEGD PROBAB		

INTERDATA

T-933069-000

REVISIONS				
REV	DESCRIPTION	DCN	APPD	DATE
A	RELEASED			2-22-71
B	REV PER DCN	8165		13 MAY 71
C	REV PER DCN	8206		16 FEB 72
D	REV PER DCN	8205		16 FEB 72
E	REV PER DCN	8212		17 MAR 72
F	REV PER DCN	8265		15 SEP 72
G	B/M CHG ONLY	8403		19/1/73
G1	B/M CHG ONLY	8423		21/1/73
H	REV PER DCN	8531		21/1/73



NOTES

1. APPLICABLE DASH NUMBER AND REVISION LEVEL TO BE MARKED ON BOARD AT ASSEMBLY
2. INSERT GRIPLETS IN HOLES WITH SQUARE LAND AREA BEFORE COMPONENT INSERTION
3. SOLDER COMPONENTS TO CIRCUIT SIDE OF BOARD PER PARAGRAPH 4.3.2 OF TEC WORKMANSHIP MANUAL.
4. .050 MAX SOLDER OR LEAD PROJECTION ON CIRCUIT SIDE OF BOARD
5. Q1-Q4: 2N3741 MAY BE SUBSTITUTED FOR 2N3740.

PARTS LIST ISSUED

SHT 1 OF 1

440	X	I	TITLE P.W. ASSY- POWER SUPPLY	
			SIZE D	DRAWING NO. 02-310
REV H	SCALE 2/1	SHEET 5 OF 32		

992408

INTERDATA


REV		
A	RELEASED	8:84
B	NO CHG	8:84
C	NO CHG	8:220
D	REV PER DCN	8498
E	NO CHG SEE DCN	

- NOTES
- UNLESS OTHERWISE SPECIFIED
 - ALL DIODES ARE TEC-102
 - ALL RESISTORS ARE 1/4 W, 0%
 - INDICATES NO CONNECTION

UNUSED ELEMENTS



CHIP TYPE	DESIGNATION
7400	IC7
7402	IC8, IC9
7408	IC5, IC6
7493	IC3, IC4
74123	IC10
74151	IC1
74154	IC2



Y OUT (A)
W OUT (F)

5HT 1 OF 2


933183		272462	
NEXT ASSY	FIRST REL		
FINISH			

TITLE		SCHEMATIC - KEYBOARD, TTY RFL EKA-9100	
1371	2	DRAWING NO	D 02-310 E
21	2	MATERIAL	NONE
32	2	DATE	6 32

INTERDATA

992408


REV	DESCRIPTION	DCN	APPO	DATE
A	RELEASED			
B	NO CHG	8184		
C	NO CHG	8184		
D	REV PER DCN	8220		
E	NO CHG SEE DCN	8498		



SHT 2 OF 2

SCHEMATIC -
KEYBOARD, TTY, RPL
EKA-9100

933183	272462
MATERIAL	
FINISH	



1-3-71		
2-1-72	D 02-310	E
NONE	7	32


INTERDATA

933183

B	RELEASED	
C	MOVED BELL TO THIS SIDE ADJUST DCR D.M	
D	REV 8 REDRAWN	8220
E	REV PER DCN	8498

NOTES:

1. ALL RESISTORS AND DIODES ARE ON 400 CENTERS.
2. ALL DIODES ARE TEC-102.
3. COMPONENTS MUST BE INSTALLED SO THEY LAY FLAT ON PRINTED CIRCUIT BOARD.
4. INSERT GRIPLETS IN HOLES WITH SQUARE LAND AREA BEFORE COMPONENT INSERTION.
5. SOLDER COMPONENTS TO CIRCUIT SIDE OF PCB PER PARAGRAPH 4.3.2 OF TEC WORKMANSHIP MANUAL.
6. .050 MAX SOLDER OR LEAD PROJECTION ON CIRCUIT SIDE OF BOARD.



PARTS LIST ISSUED *SHT 10F1*

933184		440 TTY		DO NOT SCALE DRAWING			TITLE PCB ASSY —		
NEXT ASSY		FIRST /SEC		UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND TOLERANCES ARE			KEY BOARD		
MATERIAL		FINISH		FRACTIONS DECIMALS ONE PLACE TWO PLACE THREE PLACE ANGLER			EKA 9100		
FINISH		REMOVE ALL BURRS BREAK ALL EDGES AND SHARP CORNERS		REMOVE ALL BURRS BREAK ALL EDGES AND SHARP CORNERS			DRAWING NO. 02-310		
						REV. 2/1		REV. 8	
								32	


INTERDATA

990038

REVISIONS			
REV	DESCRIPTION	DCN	APPL
A	RELEASED		
B	REV PER DCN	8223	
C	REV PER DCN	8264	
D	NO CHG SEE DCN	8448	


- NOTES:
- UNLESS OTHERWISE SPECIFIED, ALL RESISTORS ARE 1/4W, 5%.
 - LAST REFERENCE DESIGNATION USED R2, C19, Y1, T119, T232, T314.

UNUSED ELEMENTS



CHIP TYPE	LOCATIONS
7400	A64, 71, 74, 84, 94
7402	A92
7404	A82
7410	A81
7420	A42, 43, 80
7430	A41
7474	A51, 53, 73, 81, 82, 83, 91, 93, 103
74177	A40, 50, 53, 54, 60, 62, 70, A72
74H04	A102
74H74	A104

1	+5V	1	2	+5V	1
	-5V	3	4	-10V	
	+15V	5	6	-15V	
		7	8		
		9	10		
		11	12		
		13	14		
		15	16		
		17	18		
		19	20		
		21	22		
		23	24		
		25	26		
		27	28		
		29	30		
		31	32		
		33	34		
		35	36		
		37	38	LMLOAD	
		39	40		
		41	42		
		43	44		
		45	46		
		47	48		
3	RPT 1	49	50	RPT 2	3
1	SCCT 1	51	52	SCCT 2	1
1	SCCT 3	53	54	SCCT 4	1
		55	56		
		57	58	PUCLR	
1	ENAB72	59	60	ENAB80	1
2	DOT A	61	62	DOT B	2
2	DOT C	63	64	DOT D	2
2	DOT E	65	66	DOT F	2
1	SCAN A	67	68	SCAN B	1
1	SCAN X	69	70	ROWEN	1
2	DOT 1	71	72	DOT 2	2
2	DOT 3	73	74	DOT 4	2
2	DOT 5	75	76	DOT 6	2
2	DOT 7	77	78	DCRST	2
3	ESYNC	79	80	72-80	1
3	HYSNC	81	82	VSYNC	3
2	24MHZ	83	84	12MHZ	2
	GND	85	86	GND	
PG	NAME	PIN	NAME	PG	



SHT 10F3


BD. 1

	TITLE	SCHEMATIC-TIMING GENERATOR	
	NO.	DRAWING NO.	
	D	02-310	D
	NONE	9	32

INTERDATA

990039

A	RELEASED	
B	REV PER DCN	8223
C	REV PER DCN	8264
D	NO CHG SEE DCN	8448



SHT 2 OF 3 BD-1

SCHMATIC—
TIMING GENERATOR

DRAWING NO.	D 02-310 D
NONE	10 OF 32

8

7

6

5

4

AIO2

3


2

1

INTERDATA


990039

REV	DESCRIPTION	DATE	BY
A	RELEASED		
B	REV PER DCN	8223	
C	REV PER DCN	8264	
D	NO CHG SEE DCN	8448	



SHT 3 OF 3 BD-1

933037	440
NEXT ASSY	FIRST ASSY
FINISH	



TITLE	
SCHEMATIC - TIMING GENERATOR	
SIZE	DRAWING NO
D	02-310
SCALE	NONE
SHEET	17
TOTAL SHEETS	32

8

7

6

5

4

3

2

1

933037


A	RELEASED		
B	REV PER DCN	8223	
C	REV PER DCN	8264	
D	REV PER DCN	8448	

D
C
B
A

5

5

COMPONENTS NOT ADDED AT TIME OF ASSEMBLY



NOTES:

1. APPLICABLE DASH NUMBER AND REVISION LEVEL TO BE MARKED ON BOARD AT ASSEMBLY
 2. INSERT GRIPLETS IN HOLES WITH SQUARE LAND AREA BEFORE COMPONENT INSERTION
 3. SOLDER COMPONENTS TO CIRCUIT SIDE OF BOARD PER PARAGRAPH 4.32 OF TEC WORKMANSHIP MANUAL
 4. 050 MAX SOLDER OR LEAD PROJECTION ON CIRCUIT SIDE OF BOARD
- ⚠️ CEMENT CRYSTAL TO BOARD USING S-254 RESIWELD
- ⚠️ POSITION SWITCH AS SHOWN TO SELECT 60 HZ.

PARTS LIST ISSUED


5HT 1 OF 1

		PC B ASSY -
		TIMING GENERATOR TTY
		D 02-310 D
		12 32

INTERDATA

990041



A	RELEASED		
B	REV PER DCN	8222	
C	REV PER DCN	8254	
D	REV PER DCN	8496	



+5V	1	2	+5V	
-5V	3	4	-10V	
+15V	5	6	-15V	
	7	8		
1	SPACE 2	9	10	INHOSP 2
1	DBLM 1	11	12	DBLM 2 1
1	DBLM 3	13	14	DBLM 4 1
1	DBLM 5	15	16	DBLM 6 1
1	DBLM 7	17	18	CHDET 2
		19	20	
		21	22	CVIDEO 2
2	HDRIVE	23	24	SGND
	SGND	25	26	NVIDEO 2
2	VDRIVE	27	28	SGND
	SGND	29	30	LMCLK 1
		31	32	
		33	34	
		35	36	
		37	38	LMLOAD
		39	40	
	CA-1	41	42	
	CA+1	43	44	DECPRA
	LFCOL	45	46	ST2448
	OPRBL	47	48	SETLMC
	RPT 1	49	50	RPT 2 2
	SCCT 1	51	52	SCCT 2 2
	SCCT 3	53	54	SCCT 4 2
		55	56	
		57	58	PVCLR
2	ENAB72	59	60	ENAB80 2
	DOT A	61	62	DOT B
	DOT C	63	64	DOT D
	DOT E	65	66	DOT F
2	SCAN A	67	68	SCAN B 2
2	SCAN X	69	70	ROWEN 2
	DOT 1	71	72	DOT 2 1
1	DOT 3	73	74	DOT 4
	DOT 5	75	76	DOT 6
2	DOT 7	77	78	CHDET
	ESYNC	79	80	TR-80 2
2	HRYNC	81	82	VRYNC 2
		83	84	12 MHZ 2
	GND	85	86	GND
PG	NAME	PIN	NAME	PG

NOTES:
 1. UNLESS OTHERWISE SPECIFIED, ALL RESISTORS ARE 1/4W, 5%.
 2. LAST REFERENCE DESIGNATION USED: C9, R27, Q1, LI27, L238

UNUSED ELEMENTS



CHIP TYPE	LOCATION
7400	A93, 102, 84
7402	A74, 103
7404	A64
7406	A43
7407	A44
7408	A24, 34, 63, 73
7410	A92
7474	A82, 83, 94
7496	A72
74HO4	A54
MK1007	A23, 33
MK2102	A42


SHT 1 OF 2 BD. 2

DO NOT SCALE DRAWING			TITLE SCHEMATIC - LINE MEMORY & CHAR. GENERATOR	
(272392)			SIZE D	DRAWING NO. 02-310
933061	440	SCALE NONE		SHEET 13 OF 32
NEXT ASSY	FIRST USED	REMOVE ALL BURRS BREAK ALL EDGES AND SHARP CORNERS		

INTERDATA


990041

A	RELEASED	
B	REV PER DCN	8222
C	REV PER DCN	8254
D	REV PER DCN	8496



* (2) CAPACITORS: SELECTED FOR CABLE MATCHING (LONG COAX RUNS-USERS OPTION.)

93306	(272392)
440	
NEXT ASSY	FIRST USED
MATERIAL	
FINISH	



DO NOT SCALE DRAWING
UNLESS OTHERWISE SPECIFIED
DIMENSIONS ARE IN INCHES
FRACTIONS
DECIMALS
TWO PLACES
THREE PLACES
ANGLES
REMOVED ALL DIMENSIONS
BREAK AND LEAVE OPEN
SHARP POINTS

JHT 2 OF 2

BD-2

TITLE SCHEMATIC -
LINE MEMORY &
CHAR. GENERATOR


D 02-310 D
NONE 14 OF 32

INTERDATA

933061

B	REV B REDRAWN	8222	
C	REV PER DCN	8254	
D	REV PER DCN	8496	

LM & CG TTY
SN XXXXXXXXXX 933061



NOTES:

1. APPLICABLE DASH NUMBER AND REVISION LEVEL TO BE MARKED ON BOARD AT ASSEMBLY.
2. INSERT GRIPLETS IN HOLES WITH SQUARE LAND AREA BEFORE COMPONENT INSERTION.
3. SOLDER COMPONENTS TO CIRCUIT SIDE OF BOARD PER PARAGRAPH 4.3.2 OF TEC WORKMANSHIP MANUAL.
4. .050 MAX SOLDER OR LEAD PROJECTION ON CIRCUIT SIDE OF BOARD.
5. ALL TRANSISTOR CANS TO HAVE SPACERS UNDERNEATH.

PARTS LIST ISSUED

5HT 1 OF 1

2 CAPACITORS -
SELECTED FOR CABLE MATCHING
(LONG COAX RUNS - USERS OPTION)


NEXT ASSY		FIRST USE			TITLE P.C.B. ASSY - LINE MEM & CHAR GEN - TTY	
DRAWING NO D 02-310		REV D			SHEET 15 OF 32	

INTERDATA

990042


A	RELEASED	
B	REV PER DCN	8224
C	NO CHG - SEE DCN	8414
D	REV PER DCN	8497

NOTES
 UNLESS OTHERWISE SPECIFIED, ALL
 RESISTORS ARE 1/4W 5%
 2 LAST REFERENCE DESIGNATION USED
 C3, R29, Q4, CR4, P2, P24




+5V	1	2	+5V
-5V	3	4	-10V
+15V	5	6	-15V
2 SPACE 1	7	8	EXCSPG
SPACE 2	9	10	INHDSF
2 DBLM 1	11	12	DBLM 2 2
2 DBLM 3	13	14	DBLM 4 2
2 DBLM 5	15	16	DBLM 6 2
2 DBLM 7	17	18	CHDET
CLRSCN	19	20	PGSTOP
2 DBPM 1	21	22	DBPM 2 2
2 DBPM 3	23	24	DBPM 4 2
2 DBPM 5	25	26	DBPM 6 2
2 DBPM 7	27	28	
	29	30	LMCLK
	31	32	
	33	34	
	35	36	
	37	38	LMLoad
	39	40	PMLOAD 1
CA-1	41	42	
CA+1	43	44	DECRA
LFCOL	45	46	ST2448
OPRBEL	47	48	SETLMC
	49	50	
1 LSBCT	51	52	NSBCT 1
	53	54	
	55	56	PGCLKA 1
	57	58	PUCLR
	59	60	ENABBO
DOT A	61	62	DOT B
DOT C	63	64	DOT D
DOT E	65	66	DOT F
SCAN A	67	68	SCAN B
SCAN X	69	70	ROWEN
DOT 1	71	72	DOT 2
DOT 3	73	74	DOT 4
DOT 5	75	76	DOT 6
DOT 7	77	78	DCRST
ESYNC	79	80	72-80
HSYNC	81	82	VSYNC
	83	84	12 MHZ
	85	86	GND
PG NAME	PIN	NAME	PG

UNUSED ELEMENTS



CHIP TYPE	LOCATION
7400	A03, 13, 23, 43, 53
7408	A73
7451	A02, 22, 42, (A62)
74H00	A12, 52
74H04	A72
74H74	A64, 74
0009	A70, 71
1404	A00, 01, 10, 11, 20, 21, 30, 31, A40, 41, 50, 51, (A60, 61)




SHT 101 ? BD. 3

SCHEMATIC - PAGE MEMORY

D 02-310 D
 NONE 16 of 32

990042

REVISIONS				
REV	DESCRIPTION	DCN	APPD	DATE
A	RELEASED			
B	REV PER DCN	8224		12/14/62
C	NO CHG - SEE DCN	8414		12/15/62
D	REV PER DCN	8497		12/15/62




INTERDATA

* NORMAL CONFIGURATION: A60, A61, A62 NOT USED
 JUMPER (NEAR A52 PIN 7) IS USED
 R7, R20, R21 NOT USED.

SHT 2 OF 2

BD-3


(272393)	
933062	440
REV	REV
SCALE	17 OF 32



TITLE		
SCHEMATIC - PAGE MEMORY		
SIZE	DRAWING NO.	REV
	02-310	D
SCALE	17 OF 32	

A	RELEASED		
B	REV PER DCN	8224	02-310-71
C	REV PER DCN	8418	02-310-71
D	REV PER DCN	8497	11-610-02-310-71

COMPONENTS A60, A61, A62, R7, R20 & R21
ARE NOT USED FOR NORMAL CONFIGURATION.




NOTES

- 1. APPLICABLE DASH NUMBER AND REVISION LEVEL TO BE MARKED ON BOARD AT ASSEMBLY
- 2. INSERT GRIPLETS IN HOLES WITH SQUARE LAND AREA BEFORE COMPONENT INSERTION
- 3. SOLDER COMPONENTS TO CIRCUIT SIDE OF BOARD PER PARAGRAPH 4.32 OF TEC WORKMANSHIP MANUAL
- 4. .050 MAX SOLDER REF. LEAD PROJECTION ON CIRCUIT SIDE OF BOARD
- 5. ALL TRANSISTOR CANS TO HAVE SPACERS UNDERNEATH
- 6. HEAT SINK 740025 TO BE INSTALLED ON ALL 1404 UNITS. (12)

NORMAL CONFIGURATION: JUMPER INSTALLED.

PARTS LIST ISSUED

SHT 1 OF 1



TITLE P.W. ASSY-
PAGE MEMORY
TTY

3-12-71	SIZE	DRAWING NO	REV
D	2/1	02-310	D
		18	32


INTERDATA

990043


REVISION			
REV	DESCRIPTION	DATE	BY
A	RELEASED PROTO LAYOUT		
B	REVISED PER DCN	8225	
C	REV PER DCN	8253	
D	B/M CHG ONLY	8413	BAW/xyz

- NOTES:
- UNLESS OTHERWISE SPECIFIED, ALL RESISTORS ARE 1/4 W, 10%.
 - UNLESS OTHERWISE SPECIFIED, ALL DIODES ARE TEC 102.
 - LAST REFERENCE DESIGNATIONS USED: C10, R5, C140, C242, C358.


PG	NAME	PIN	NAME	PG
	+5V	1	+5V	
	-5V	3	-10V	
	+15V	5	-15V	
	SPACE 1	7	EXCSPG 2	
	SPACE 2	9	MMNSP	
		11		
		13		
		15		
		17		
		19	CHDET 2	
		21	PGSTOP 1	
		23	DBPM 2	
		25	DBPM 4	
		27	DBPM 6	
		29	LMCLK 3	
		31		
		33		
		35		
		37		
		39	PMLOAD	
		41		
		43		
		45		
		47		
		49		
		51		
		53		
		55		
		57		
		59		
		61		
		63		
		65		
		67		
		69		
		71		
		73		
		75		
		77		
		79		
		81		
		83		
		85		
		86		



CHIP TYPE	LOCATION
7400	A41, A53, A63, A82
7402	A10, A51, A84
7404	A11, A42, A54
7408	A81, A83, A94
7420	A12, A32
7430	A50
7453	A80
7474	A21, A61, A71, A72, A93
7486	A23, A30, A40, A60
74123	A14
74177	A31
74193	A20, A22, A33, A52, A62
74H00	A34, A43, A70, A74
74H04	A13, A73
74H74	A24, A44



933063 (272394)		DO NOT SCALE DRAWING		TITLE SCHMATIC - PAGE CONTROL						
NEXT ASSY	FIRST USED	UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES AND TOLERANCES ARE: FRACTIONS: ONE PLACE (±0.1) DECIMALS: ONE PLACE (±0.1) TWO PLACE (±0.01) THREE PLACE (±0.001) ANGLES: SHARP CORNERS								
MATERIAL		REMOVE ALL BURRS, BREAK ALL EDGES AND SHARP CORNERS		<table border="1"> <tr><td>REV</td><td>D</td><td>DRAWING NO</td><td>02-310</td><td>DATE</td><td>19 32</td></tr> </table>	REV	D	DRAWING NO	02-310	DATE	19 32
REV	D	DRAWING NO	02-310	DATE	19 32					




INTERDATA

A	RELEASED, PROTO LAYOUT	8225
B	REVISED PER DCN	8253
C	REV PER DCN	8213
D	B/M CHG ONLY	

990043

DFCPRA P4-43



SHT 2 OF 3 BD.4

933063	(272394)		SCHEMATIC - PAGE CONTROL
440	440		
D 02-310 D		20 OF 32	

INTERDATA

933063

A	RELEASED		
B	REV PER DCN	8225	
C	REV PER DCN	8253	2-0 1/1/72
D	B/M CHG ONLY	8413	2-0 1/2/72


933063

PAGE CONTROL TTY

94C

SN

2723



NOTES

- APPLICABLE DASH NUMBER AND REVISION LEVEL TO BE MARKED ON BOARD AT ASSEMBLY
- INSERT GRIPLETS IN HOLES WITH SQUARE LAND AREA BEFORE COMPONENT INSERTION
- SOLDER COMPONENTS TO CIRCUIT SIDE OF BOARD PER PARAGRAPH 4.32 OF TEC WORKMANSHIP MANUAL.
- .050 MAX SOLDER OR LEAD PROJECTION ON CIRCUIT SIDE OF BOARD

PARTS LIST ISSUED


SHT 1 OF 1

TITLE P.C.B. ASSY- PAGE CONTROL TTY	
SIZE D	DRAWING NO 02-310
SCALE 2/1	SHEET 22 OF 32

INTERDATA

T-990044

REVISIONS			
REV	DESCRIPTION	DCN	DATE
B	REVISED, REDRAWN	8227	1/10/68
C	B/M CHG ONLY	8408	1/10/68
D	REV PER DCN	8498	1/10/68
E	REV PER DCN	8534	1/10/68




RS0A14
F304

SHT 2 OF 4

BD.5

(272741)
933067 440
FINISH




SCHEMATIC - FUNCTION CONTROL		
SIZE	DRAWN: NC	REV
D	02-310	E
SCALE	SHEET 24 OF 32	

INTERDATA



T-990044

B	REVISED, REDRAWN	8227
C	B/M CHG ONLY	8408
D	REV PER DCN	8496
E	REV PER DCN	8534



SHT 3 OF 4

BD.5




SCHMATIC-FUNCTION CONTROL

D 02-310 E
25 of 32

INTERDATA

T-990044


B	REVISED, REDRAWN	8227	1/20/72
C	B/M CHG ONLY	8405	1/20/72
D	REV PER DCN	8495	1/20/72
E	REV PER DCN	8534	1/20/72



SHT 4 OF 4

BD.5

(272741)
933067 440



SCHEMATIC-FUNCTION CONTROL


D02-310 E

26.5 32

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

T-933067

REVISIONS			
REV.	DESCRIPTION	DCN	APPD DATE
B	REV A REDRAWN	8227	12/10/72
C	B/M CHG ONLY	8405	12/1/72
D	REV PER DCN	8495	12/1/72
E	REV PER DCN	8534	12/1/72



- NOTES:
- 1. APPLICABLE DASH NUMBER AND REVISION LEVEL TO BE MARKED ON BOARD AT ASSEMBLY.
 - 2. INSERT GRIPLETS IN HOLES WITH SQUARE LAND AREA BEFORE COMPONENT INSERTION.
 - 3. SOLDER COMPONENTS TO CIRCUIT SIDE OF BOARD PER PARAGRAPH 4.3.2 OF TEC WORKMANSHIP MANUAL.
 - 4. .050 MAX SOLDER OR LEAD PROJECTION ON CIRCUIT SIDE OF BOARD.
 - 5. CEMENT CRYSTAL TO BOARD USING S-254 RESIWELD.
 - 6. ALL TRANSISTOR CANS TO HAVE SPACERS UNDERNEATH.

PARTS LIST ISSUED

SHT 1 OF 1


		THE P.C.B. ASSY— FUNCTION CONTROL TTY	
52472 2/1 27	D 02-310 E	8495 12/1/72	8534 12/1/72

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

990045

DESCRIPTION	
A	RELEASED, PROTO LAYOUT
B	REVISED PER DCN 8226
C	REVISED PER DCN 8255
D	NO CHG-SEE DCN 8414

INTERDATA




+5V	1	2	+5V
-5VDC	3	4	-10VDC
+15VDC	5	6	-15VDC
1	7	8	EXCSPG
SPACE 2	9	10	INHDSF
3	11	12	LOC-REM
FRCFDP	13	14	FRCTTY
2	15	16	SLSPDX
	17	18	CHDET
1	19	20	POSTOP
DBPM 1	21	22	DBPM 2
DBPM 3	23	24	DBPM 4
DBPM 5	25	26	DBPM 6
DBPM 7	27	28	
	29	30	
	31	32	
	33	34	
	35	36	
	37	38	
	39	40	PMLOAD
	41	42	
	43	44	DECPRA
	45	46	ST2448
	47	48	SETLMC
2	49	50	XRNST
	51	52	XBRCLK
1	53	54	XRNSTP
	55	56	
1	57	58	PUCLR
	59	60	ENAB80
	61	62	DOT A
	63	64	DOT B
	65	66	DOT C
	67	68	DOT D
	69	70	DOT E
	71	72	DOT F
	73	74	DOT 3
	75	76	DOT 4
	77	78	DOT 5
	79	80	DOT 6
	81	82	DOT 7
	83	84	DOT 8
	85	86	DOT 9
	87	88	DOT 10
	89	90	DOT 11
	91	92	DOT 12
	93	94	DOT 13
	95	96	DOT 14
	97	98	DOT 15
	99	100	DOT 16
	101	102	DOT 17
	103	104	DOT 18
	105	106	DOT 19
	107	108	DOT 20
	109	110	DOT 21
	111	112	DOT 22
	113	114	DOT 23
	115	116	DOT 24
	117	118	DOT 25
	119	120	DOT 26
	121	122	DOT 27
	123	124	DOT 28
	125	126	DOT 29
	127	128	DOT 30
	129	130	DOT 31
	131	132	DOT 32
	133	134	DOT 33
	135	136	DOT 34
	137	138	DOT 35
	139	140	DOT 36
	141	142	DOT 37
	143	144	DOT 38
	145	146	DOT 39
	147	148	DOT 40
	149	150	DOT 41
	151	152	DOT 42
	153	154	DOT 43
	155	156	DOT 44
	157	158	DOT 45
	159	160	DOT 46
	161	162	DOT 47
	163	164	DOT 48
	165	166	DOT 49
	167	168	DOT 50
	169	170	DOT 51
	171	172	DOT 52
	173	174	DOT 53
	175	176	DOT 54
	177	178	DOT 55
	179	180	DOT 56
	181	182	DOT 57
	183	184	DOT 58
	185	186	DOT 59
	187	188	DOT 60
	189	190	DOT 61
	191	192	DOT 62
	193	194	DOT 63
	195	196	DOT 64
	197	198	DOT 65
	199	200	DOT 66
	201	202	DOT 67
	203	204	DOT 68
	205	206	DOT 69
	207	208	DOT 70
	209	210	DOT 71
	211	212	DOT 72
	213	214	DOT 73
	215	216	DOT 74
	217	218	DOT 75
	219	220	DOT 76
	221	222	DOT 77
	223	224	DOT 78
	225	226	DOT 79
	227	228	DOT 80
	229	230	DOT 81
	231	232	DOT 82
	233	234	DOT 83
	235	236	DOT 84
	237	238	DOT 85
	239	240	DOT 86
	241	242	DOT 87
	243	244	DOT 88
	245	246	DOT 89
	247	248	DOT 90
	249	250	DOT 91
	251	252	DOT 92
	253	254	DOT 93
	255	256	DOT 94
	257	258	DOT 95
	259	260	DOT 96
	261	262	DOT 97
	263	264	DOT 98
	265	266	DOT 99
	267	268	DOT 100
	269	270	DOT 101
	271	272	DOT 102
	273	274	DOT 103
	275	276	DOT 104
	277	278	DOT 105
	279	280	DOT 106
	281	282	DOT 107
	283	284	DOT 108
	285	286	DOT 109
	287	288	DOT 110
	289	290	DOT 111
	291	292	DOT 112
	293	294	DOT 113
	295	296	DOT 114
	297	298	DOT 115
	299	300	DOT 116
	301	302	DOT 117
	303	304	DOT 118
	305	306	DOT 119
	307	308	DOT 120
	309	310	DOT 121
	311	312	DOT 122
	313	314	DOT 123
	315	316	DOT 124
	317	318	DOT 125
	319	320	DOT 126
	321	322	DOT 127
	323	324	DOT 128
	325	326	DOT 129
	327	328	DOT 130
	329	330	DOT 131
	331	332	DOT 132
	333	334	DOT 133
	335	336	DOT 134
	337	338	DOT 135
	339	340	DOT 136
	341	342	DOT 137
	343	344	DOT 138
	345	346	DOT 139
	347	348	DOT 140
	349	350	DOT 141
	351	352	DOT 142
	353	354	DOT 143
	355	356	DOT 144
	357	358	DOT 145
	359	360	DOT 146
	361	362	DOT 147
	363	364	DOT 148
	365	366	DOT 149
	367	368	DOT 150
	369	370	DOT 151
	371	372	DOT 152
	373	374	DOT 153
	375	376	DOT 154
	377	378	DOT 155
	379	380	DOT 156
	381	382	DOT 157
	383	384	DOT 158
	385	386	DOT 159
	387	388	DOT 160
	389	390	DOT 161
	391	392	DOT 162
	393	394	DOT 163
	395	396	DOT 164
	397	398	DOT 165
	399	400	DOT 166
	401	402	DOT 167
	403	404	DOT 168
	405	406	DOT 169
	407	408	DOT 170
	409	410	DOT 171
	411	412	DOT 172
	413	414	DOT 173
	415	416	DOT 174
	417	418	DOT 175
	419	420	DOT 176
	421	422	DOT 177
	423	424	DOT 178
	425	426	DOT 179
	427	428	DOT 180
	429	430	DOT 181
	431	432	DOT 182
	433	434	DOT 183
	435	436	DOT 184
	437	438	DOT 185
	439	440	DOT 186
	441	442	DOT 187
	443	444	DOT 188
	445	446	DOT 189
	447	448	DOT 190
	449	450	DOT 191
	451	452	DOT 192
	453	454	DOT 193
	455	456	DOT 194
	457	458	DOT 195
	459	460	DOT 196
	461	462	DOT 197
	463	464	DOT 198
	465	466	DOT 199
	467	468	DOT 200
	469	470	DOT 201
	471	472	DOT 202
	473	474	DOT 203
	475	476	DOT 204
	477	478	DOT 205
	479	480	DOT 206
	481	482	DOT 207
	483	484	DOT 208
	485	486	DOT 209
	487	488	DOT 210
	489	490	DOT 211
	491	492	DOT 212
	493	494	DOT 213
	495	496	DOT 214
	497	498	DOT 215
	499	500	DOT 216
	501	502	DOT 217
	503	504	DOT 218
	505	506	DOT 219
	507	508	DOT 220
	509	510	DOT 221
	511	512	DOT 222
	513	514	DOT 223
	515	516	DOT 224
	517	518	DOT 225
	519	520	DOT 226
	521	522	DOT 227
	523	524	DOT 228
	525	526	DOT 229
	527	528	DOT 230
	529	530	DOT 231
	531	532	DOT 232
	533	534	DOT 233
	535	536	DOT 234
	537	538	DOT 235
	539	540	DOT 236
	541	542	DOT 237
	543	544	DOT 238
	545	546	DOT 239
	547	548	DOT 240
	549	550	DOT 241
	551	552	DOT 242
	553	554	DOT 243
	555	556	DOT 244
	557	558	DOT 245
	559	560	DOT 246
	561	562	DOT 247
	563	564	DOT 248
	565	566	DOT 249
	567	568	DOT 250
	569	570	DOT 251
	571	572	DOT 252
	573	574	DOT 253
	575	576	DOT 254
	577	578	DOT 255
	579	580	DOT 256
	581	582	DOT 257
	583	584	DOT 258
	585	586	DOT 259
	587	588	DOT 260
	589	590	DOT 261
	591	592	DOT 262
	593	594	DOT 263
	595	596	DOT 264
	597	598	DOT 265
	599	600	DOT 266
	601	602	DOT 267
	603	604	DOT 268
	605	606	DOT 269
	607	608	DOT 270
	609	610	DOT 271
	611	612	DOT 272
	613	614	DOT 273
	615	616	DOT 274
	617	618	DOT 275
	619	620	DOT 276
	621	622	DOT 277
	623	624	DOT 278
	625	626	DOT 279
	627	628	DOT 280
	629	630	DOT 281
	631	632	DOT 282
	633	634	DOT 283
	635	636	DOT 284
	637	638	DOT 285
	639	640	DOT 286
	641	642	DOT 287
	643	644	DOT 288
	645	646	DOT 289
	647	648	DOT 290
	649	650	DOT 291
	651	652	DOT 292
	653	654	DOT 293
	655	656	DOT 294
	657	658	DOT 295
	659	660	DOT 296
	661	662	DOT 297
	663	664	DOT 298
	665	666	DOT 299
	667	668	DOT 300
	669	670	DOT 301
	671	672	DOT 302
	673	674	DOT 303
	675	676	DOT 304
	677	678</	

INTERDATA

990045

REV	DESCRIPTION	DCN	DATE
A	RELEASED, PROTO. LAYOUT		
B	REVISED PER DCN	8226	11/14/72
C	REVISED PER DCN	8255	12/1/72
D	NO CHG - SEE DCN	8414	1/16/73
D1	NO CHG - SEE DCN	8425	1/18/73
E	CHG ON B/M ONLY	8490	2/21/73



SHT 2 OF 3 BD.6

DO NOT SCALE DRAWING UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND TOLERANCES ARE			TITLE SCHMATIC - TTY INTERFACE
933068 NEXT ASSY. FINISH	(272742) 440 FIRST USED		
FRACTIONS 1/16 DECIMALS .10 ONE PLACE .1 TWO PLACE .01 THREE PLACE .001 ANGLES		SIZE D	DRAWING NO. 02-310
REMOVE ALL BURRS BREAK ALL EDGES AND SHARP CORNERS		SCALE 1	REV E


8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

INTERDATA

930073


REVISIONS			
REV	DESCRIPTION	DATE	APPL
A	RELEASED		

D
C
B
A



- NOTES:
- APPLICABLE DASH NUMBER AND REVISION LEVEL TO BE MARKED ON BOARD AT ASSEMBLY.
 - SOLDER COMPONENTS TO CIRCUIT SIDE OF BOARD PER PARAGRAPH 4.32 OF TEC WORKMANSHIP MANUAL.

5HT 1 OF 1

DO NOT SCALE DRAWING			TITLE P.C.B. ASSY. MOTHERBOARD, 27-053 CRT	
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND TOLERANCES ARE			FRACTIONS DECIMALS ONE PLACE .01 TWO PLACE .001 THREE PLACE .0001 ANGLES	SIZE D DRAWING NO. 02-310 SCALE 2/1 SHEET 32 OF 32

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1