CONTROL DATA[®] 1750 DATA AND CONTROL TERMINAL (DCT)

GENERAL DESCRIPTION OPERATION AND PROGRAMMING THEORY OF OPERATION MAINTENANCE DIAGRAMS AND PARTS LIST WIRE LIST



HARDWARE REFERENCE/ CUSTOMER ENGINEERING MANUAL

1750 DATA AND CONTROL TERMINAL (DCT)

HARDWARE REFERENCE/ CUSTOMER ENGINEERING MANUAL

Publication No. 39072900

November 1970

CONTROL DATA CORPORATION LA JOLLA SYSTEMS DIVISION La Jolla, California

	REVISION RECORD
REVISION	DESCRIPTION
A	Manual released
(9/66)	
В	Manual revised
(2/68)	
C	Manual revised with the following ECO/FCOs for Equipment No. 38924100 -
(9/69)	Revision F: DS11116, DS11228, DS11264, DS11277, DS11304, DS11305,
	DS11316, DS11417, DS11451, DS11455, DS11457, DS11463, DS11484,
	DS11536, DS11554, DS11560, DS11594, DS11597, DS11625, DS11660,
	DS11676, DS11688, DS11696, DS11764, DS11775, DS11796, DS11807,
	DS11920, DS12034, DS12086, DS12107, DS12304, DS12463, DS12473,
	DS12519, DS12569, DS12574, DS12579, DS12591, DS12596, DS12622,
	DS12756, and DS12805.
D	Manual revised with the following ECO/FCOs for Equipment No. 38924100 -
(11/70)	Revision G: DS12988 and DS12932
· · · · · · · · · · · · · · · · · · ·	
PUBLICATION NO. 39072900	

ADDITIONAL COPIES OF THIS MANUAL MAY BE OBTAINED FROM THE NEAREST CONTROL DATA CORPORATION SALES OFFICE.

ADDRESS COMMENTS CONCERNING THIS MANUAL TO:

CONTROL DATA CORPORATION LA JOLLA SYSTEMS DIVISION 4455 EASTGATE MALL LA JOLLA, CALIFORNIA

PRINTED IN THE UNITED STATES OF AMERICA

OR USE COMMENT SHEET IN THE BACK OF THIS MANUAL.

TABLE OF CONTENTS

INTRODUCTION .		•				•		•					xi

Section One

GENERAL DESCRIPTION

1.1	GENERAL	1.1
1.2	OPERATIONAL DESCRIPTION	1.1
1.2.1	Connect/Addressing Requirements	1.3
1.2.2	Addressing	1.11
1.2.3	Interrupt Lines	1.14
1.2.4	Program Protect	1.14
1.3	OPTIONS	1.16
1.3.1	1574 Sequential Addressing Unit	1.16
1.3.2	1572 Programmable Sample Rate Unit	1.16
1.3.3	1573 Line Synchronized Timing Generator	1.17
1.3.4	1577 Stall Alarm	1.17
1.4	SYSTEM OPTIONS	1.17
1.5	PHYSICAL DESCRIPTION	1.18
1.5.1	General	1.18
1.5.2	Dimensions	1.20
1.5.3	Cooling	1.20
1.6	ELECTRICAL REQUIREMENTS	1.20
1.6.1	Power	1.20
1.6.2	Logic Levels	1.20

Section Two

OPERATION AND PROGRAMMING

2.1	GENERAL	2.1
2.2	DATA TRANSFER OPERATIONS	2.1
2.2.1	Digital Output	2.1
2.2.2	Digital Input	2.1
2.2.3	Analog Output	2.2
2.2.4	Analog Input	2.2
2.3	COMMAND FORMATS	2.2
2.3.1	Connect/Function Commands	2.4
2.3.2	Status and Connect	2.8
2.3.3	Data Transfer Commands . <t< td=""><td>. 10</td></t<>	. 10
2.3.4	Sequential Operation Commands	. 13
2.4	INTERRUPTS USAGE	. 15

Section Three

THEORY OF OPERATION

GLOSSARY	OF TERMS	3.2
3.1	GENERAL	3.4
3.2	TYPICAL DATA AND CONTROL BUS INPUT AND OUTPUT CONFIGURATION	3.4
3.2.1	Input Configuration	3.4
3.2.2	Output Configuration	3.4
3.3	FUNCTIONAL DESCRIPTION	3.7
3.3.1	A-Register Interface	3.7
3.3.2	Q-Register Receivers	3.7
3.3.3	PROTECT and EQUIPMENT NUMBER Switches	3.7

3.3.4	Response Control Logic	3.7
3.3.5	Function Control Logic	3.7
3.3.6	Interrupt Interface	3.8
3.3.7	A-Write Line Drivers	3.8
3.3.8	A-Read and Status Terminators	3.8
3.3.9	C/S Line Drivers	3.8
3.3.10	End of Sequence	3.8
3.3.11	Control Line Drivers	3.8
3.3.12	Address Decoder	3.8
3.3.13	1574 Sequential Addressing Unit	3.8
3.4	DATA AND CONTROL BUS	3.10
3.5	PROGRAM PROTECT AND EQUIPMENT NUMBER	
	SWITCH LOGIC (CARD 7)	3.19
3.5.1	EQUIPMENT NUMBER Switch	3.19
3.5.2	PROTECT Switch	3.19
3.5.3	Clear and Master Clear	3.19
3.6	A-WRITE LINE DRIVERS (CARD 8)	3.22
3.7	LINE TERMINATORS (CARD 9)	3.24
3.7.1	A-Read Lines · · · · · · · · · · · · · · · · · · ·	3.24
3.7.2	Status Lines	3.24
3.7.3	Interrupt Lines · · · · · · · · · · · · · · · · · · ·	3.24
3.7.4	Q-Register Receivers	3.24
3.7.5	Miscellaneous Logic Elements (Card 9) · · · · · · · · · · ·	3.24
3.7.6	Miscellaneous Logic Elements (Card 11)	3.26
3.7.7	Miscellaneous Logic Elements (Card 13)	3.28
3.7.8	Miscellaneous Logic Elements (Card 15)	3.30
3.8	A-REGISTER INTERFACE · · · · · · · · · · · · · · · · · · ·	3.32

v

PAGE

3.8.1	Receivers	3.32
3.8.2	Transmitters	3.32
3.9	FUNCTION CONTROL LOGIC (CARD 17)	3.38
3.9.1	Local Station False (LSTAF)	3.38
3.9.2	Station Addresses "0" and "1"	3.38
3.10	RESPONSE CONTROL LOGIC (CARD 18)	3.43
3.10.1	Basic Response Timing	3.43
3.10.2	Command Formats	3.44
3.10.3	Normal Response Sequence	3.45
3.10.4	Device Protect Sequence	3.46
3.10.5	Internal Reject Sequence	3.48
3.10.6	Device Rejects Execution Command Sequence	3.49
3.10.7	Device Here But Not Ready Sequence	3.50
3.11	ADDRESS CONTROL LOGIC (CARD 19)	3.52
3.11.1	No-Address (NAD)	3.52
3.11.2	Station Address (STAT)	3.52
3.11.3	Channel Address (CHLT)	3.52
3.11.4	Write Ready (WRYF).	3.52
3.11.5	Q07A	3.52
3.11.6	Q15F	3.52
3.11.7	Read Execute (REXT) and Write Execute (WEXT)	3.53
3.11.8	Q00A and Q00B • • • • • • • • • • • • • • • • • •	3.53
3.11.9	Simulate Response	3.53
3.11.10	Sequential Address Setup or Status (SASS).	3.53
3.11.11	SAM1T and SAM2T \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots	3.53
3.11.12	Random Address and Lockup (RAL)	3.53
3.11.13	ADD1A and ADD1B \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots	3.54

LONG-LINE DRIVERS (CARDS 20 AND 21)

ADDRESS DECODER (CARD 22).

Enable Data Transfer.

Random Access Lockup

Section Four

	MAINTENANCE
4.1	GENERAL
4.2	PREVENTIVE MAINTENANCE PROCEDURES
4.3	TROUBLE SHOOTING PROCEDURES
4.4	PREVENTIVE MAINTENANCE INDEX
	Section Five
	DIAGRAMS AND PARTS LIST
5.1	GENERAL
	Section Six

WIRE LIST

6.1	GENERAL .	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	6.	. 1

APPENDIX A INTERRUPT USAGE IN THE 1700 OPERATING SYSTEM

3.12

3.13

3.13.1

3.13.2

3.13.3

3.13.4

PAGE

3.56

3.60

3.60

3.60

3.60

3.60

4.1

4.1

4.1

4.2

5.1

. .

. . . .

LIST OF ILLUSTRATIONS

FIGURE		PAGE
1.1	SYSTEM BLOCK DIAGRAM	1.2
1.2	RESPONSE TIMING DIAGRAM	1.13
3.1	TYPICAL DCB INPUT CONFIGURATION	3.5
3.2	TYPICAL DCB OUTPUT CONFIGURATION	3.5
3.3	DATA AND CONTROL TERMINAL BLOCK DIAGRAM	3.9
3.4	DCT CABLING	3.11
3.5	DATA AND CONTROL BUS	3.12
3.6	DCB CONNECTOR (CARD POSITION 2)	3.13
3.7	DCB CONNECTOR (CARD POSITION 3)	3.14
3.8	DCB CONNECTOR (CARD POSITION 4)	3.15
3.9	DCB CONNECTOR (CARD POSITION 5)	3.16
3.10	DCB CONNECTOR (CARD POSITION 6)	3.17
3.11	PROTECT AND EQUIPMENT NUMBER SWITCH LOGIC (CARD 7)	3.21
3.12	A-WRITE LINE DRIVERS (CARD 8)	3.23
3.13	DATA AND CONTROL BUS, INTERFACE 1 (CARD 9)	3.25
3.14	DATA AND CONTROL BUS, INTERFACE 2 (CARD 11).	3.27
3.15	DATA AND CONTROL BUS, INTERFACE 3 (CARD 13).	3.29
3.16	DATA AND CONTROL BUS, INTERFACE 4 (CARD 15).	3.31
3.17	A-REGISTER INTERFACE: BITS 12-15 (CARD 10)	3.33
3.18	A-REGISTER INTERFACE: BITS 8-11 (CARD 12)	3.34
3.19	A-REGISTER INTERFACE: BITS 4-7 (CARD 14)	3.35
3.20	A-REGISTER INTERFACE: BITS 0-3 (CARD 16) · · · · · · ·	3.36
3.21	FUNCTION CONTROL LOGIC (CARD 17)	3.41
3.22	RESPONSE TIMING DIAGRAM · · · · · · · · · · · · · · · · · · ·	3.43
3.23	NORMAL RESPONSE CYCLE · · · · · · · · · · · · · · · · · · ·	3.47
3.24	DEVICE PROTECT CYCLE	3.47

LIST OF ILLUSTRATIONS (Continued)

FIGURE		PAGE
3, 25	INTERNAL REJECT CYCLE	3.48
3.26	DEVICE REJECT CYCLE	3.49
3.27	DEVICE HERE BUT NOT READY CYCLE	3.50
3.28	RESPONSE CONTROL LOGIC (CARD 18)	3.51
3. 29	ADDRESS CONTROL LOGIC (CARD 19)	3.55
3.30	LONG-LINE DRIVERS (CARD 20)	3.57
3.31	LONG-LINE DRIVERS (CARD 21)	3.59
3.32	ADDRESS DECODER (CARD 22)	3.61
5.1	BALANCED LINE INTERFACE (AV) CARD, BOARD LAYOUT	5.2
5.2	RESPONSE CONTROL (BB) CARD, BOARD LAYOUT	5.4
5.3	ADDRESS DECODER (BE) CARD, BOARD LAYOUT	5.6
5.4	PROTECT AND EQUIPMENT SELECT (BG) CARD, PANEL ASSEMBLY	5.8
5.5	PROTECT AND EQUIPMENT SELECT (BG) CARD, BOARD	
	LAYOUT	5.10
5.6	ADDRESS CONTROL (BH) CARD, BOARD LAYOUT	5.12
5.7	DATA AND CONTROL BUS INTERFACE (BJ) CARD, BOARD LAYOUT	5.14
5.8	LONG-LINE DRIVERS (BM) CARD, BOARD LAYOUT	5.16
5.9	FUNCTION CONTROL (BN) CARD, BOARD LAYOUT	5.18

LIST OF TABLES

NUMBER

1,1	EQUIPMENT CODE ASSIGNMENTS	1.4
1.2	DCT STATION ADDRESSES	1.5
1.3	CHANNEL ADDRESSES	1.8
1.4	MAXIMUM DCT STATION AND CHANNEL ASSIGNMENTS	1.10
1.5	RESPONSE CONDITIONS	1.12

1. N. M. A.

LIST OF TABLES (Continued)

NUMBER		PAGE
1.6	INTERRUPT LINE ASSIGNMENTS	1.15
2.1	DCT COMMAND STRUCTURE	2.16
3.1	DCT SIGNAL AND PIN ASSIGNMENTS	3.10
3.2	RESPONSE CONTROL LOGIC (CARD 18)	3.43
3.3	TYPICAL TRUTH TABLES	3.60
5.1	PARTS LIST – BALANCED LINE INTERFACE (AV) CARD	5,3
5.2	PARTS LIST - RESPONSE CONTROL (BB) CARD	5.5
5.3	PARTS LIST - ADDRESS DECODER (BE) CARD	5.7
5.4	PARTS LIST - PROTECT AND EQUIPMENT SELECT (BG) PANEL ASSEMBLY	5.9
5.5	PARTS LIST - PROTECT AND EQUIPMENT SELECT	5.11
5.6	PARTS LIST - ADDRESS CONTROL (BH) CARD	5.13
5.7	PARTS LIST - DATA AND CONTROL BUS INTERFACE (BJ)	
	CARD	5.15
5.8	PARTS LIST - LONG-LINE DRIVERS (BM) CARD	5.17
5.9	PARTS LIST - FUNCTION CONTROL (BN) CARD	5.19
5.10	MODULE ASSEMBLY PARTS LIST	5,20

INTRODUCTION

This manual contains logic diagrams, circuit descriptions, and programming information for the CONTROL DATA[®] * 1750 Data and Control Terminal (DCT). References are made in the text to Control Data manuals which describe invididual equipments in greater detail. Following is a list of Control Data publications that are applicable to the DCT.

1700 MAIN FRAME MANUALS

																			P	ublication NO.
Input/Output Specification Manual	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	60165800
Computer Reference Manual	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	60153100
System Manual	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	60152900

1500 SERIES/MISCELLANEOUS PERIPHERAL MANUALS

1572 Programmable Sample Rate Generator	•••	•	•	•	. 39070900
1573 Line Synchronized Timing Generator		•	•	•	. 39071000
1574 Sequential Addressing Unit	•••	•	•	•	. 39073200
1577 Stall Alarm	•••	•	•	•	. 84781600
DTL Intebrid [®] Logic \ldots \ldots \ldots \ldots \ldots \ldots \ldots	•••	•	•	•	. 84785000

2

^{*}Registered trademark of Control Data Corporation

Section One GENERAL DESCRIPTION

1.1 GENERAL

The CONTROL DATA 1750 Data and Control Terminal (DCT) provides the control and interface to allow communication between the computer and CONTROL DATA[®] 1500 Series I/O Peripheral Equipment. If optional devices, such as the CONTROL DATA[®] 1574 Sequential Addressing Unit, 1572 Programmable Sample Rate Unit, 1573 Line Synchronized Timing Generator, and the 1577 Stall Alarm are used in the system, they are contained in the DCT module rack. Following are brief functional descriptions of these optional devices. Complete descriptions of the optional equipment can be found in their respective manuals. The remainder of this manual describes the DCT in detail.

1.2 OPERATIONAL DESCRIPTION

The Data and Control Terminal connects to a CONTROL DATA[®] 1705 Interrupt/Data Channel and provides a specialized interface for attaching industrial control and data acquisition equipment (see Figure 1.1). The DCT simplifies the logical decoding task of all devices attached to it by providing the following features which are time shared by all devices attached to the Data and Control Bus (DCB).

a. Computer Interface. The DCT provides party-line transmitters and receivers for all lines to the 1705 Interrupt/Data Channel, including transmitters for all 15 interrupt lines. (Refer to publication NO. 84785000 for details on party lines.)

b. Responses. All responses to Read and Write signals from the computer are predetermined by the DCT. No response is sent (resulting in an internal reject within the computer after a preset delay time of 4 microseconds) if the addressed device is not in the system or if it is too slow in acknowledging a data transfer. A Reject is sent if the addressed device is not ready. A Reply is sent only when the operation has been executed successfully.




FIGURE 1.1. SYSTEM BLOCK DIAGRAM

1.2.1 Connect/Addressing Requirements

The DCT must be assigned an equipment number, usually Equipment NO. 8 or NO. 9. Equipment NO. 8 is for DCT NO. 1; Equipment NO. 9 is for DCT NO. 2. The DCT is also assigned station addresses (0 and 1). Each device attached to the DCT is assigned a station address and/or channel addresses. A Connect command, which includes the equipment number and a station address, must be sent by the computer. A Continue command is sent for channel addresses. Following are brief descriptions of an equipment, station, channel, Connect command, and Continue command.

a. Equipment. An equipment is any device which occupies a position on the 1705 from the CONTROL DATA[®] 1700 Computer. A maximum of eight equipments can be attached. A maximum of 16 addresses (0 through F) are available. (Refer to Table 1.1 for recommended equipment codes.)

b. Station. A station is contained within an equipment. Up to 128 station addresses are possible within the DCT. (Refer to Table 1.2 for recommended station assignments.)

c. Channel. A channel is contained within an equipment. (Refer to Table 1.3 for channel assignments.)

d. Connect command. Execution of the Connect command allows addressing of a specific equipment and a station within that equipment.

e. Continue command. Execution of Continue commands allows channel Read and Write instructions to be issued to channels within a specific equipment. (Refer to Section Two for Connect and Continue command formats.)

NOTE

The station and channel assignments in the following tables are recommended only.

The standard addresses listed in Tables 1.2 and 1.3 allow for a system equal to or less than the maximum listed in Table 1.4. Hardware restrictions may prevent these maximums from being realized. For systems exceeding the maximum in one or more areas, it is

1.3

HEXADECIMAL DESCRIPTION EQUIPMENT CODES 0 Unassigned 1 Low-Speed I/O Equipment (e.g., 1711, 1713, 1721, 1729) 2 1731 Magnetic Tape Controller 3 1751 Drum Interface/1738 Disk Pack Controller 1742 Line Printer 4 1749 Communications Terminal Controller 5 Remote I/O Controller NO. 2 6 Remote I/O Controller NO. 1 7 DCT NO. 1 8 9 DCT NO. 2 Α в С D Е \mathbf{F}

TABLE 1.1.EQUIPMENT CODE ASSIGNMENTS

TABLE 1.2. DCT STATION ADDRESSES

STATION ADDRESS	EQUIPMENT ASSIGNED	INPUT COMMAND	OUTPUT COMMAND
00)	DCT	1750 Status	1750 Function
01	DCT	System Status	Acknowledge Interrup
Fixed Address			from 1573
02	1572 Programmable Sample Rate Unit 1 device		
03	1572 Programmable Sample Rate Unit		
04			· ·
05			
06			
07			
08			
09	1577 Stall Alarm	Status	Function
0A	1575 Limit Comparison Unit		
0B	1575 Limit Comparison Unit		
0C	1575 Limit Comparison Unit		[
0D	1575 Limit Comparison Unit		· ·
0E			
0F			
10	1549 Interrupt Interface NO. 1 (00-15)	Status	Acknowledge Interru
11	1549 Interrupt Interface NO. 2 (00-15)	Status	Acknowledge Interru
12	1549 Interrupt Interface NO. 3 (00-15)	Status	Acknowledge Interru
13	1549 Interrupt Interface NO. 4 (00-15)	Status	Acknowledge Interru
14	1549 Interrupt Interface NO. 1 (00-15)		Set Mask
15	1549 Interrupt Interface NO. 2 (00-15)		Set Mask
16	1549 Interrupt Interface NO. 3 (00-15)		Set Mask
17	1549 Interrupt Interface NO. 4 (00-15)		Set Mask
18	1549 Interrupt Interface NO. 5 (00-15)	Status	Acknowledge Interru
19	1549 Interrupt Interface NO. 6 (00-15)	Status	Acknowledge Interru
1A	1549 Interrupt Interface NO. 7 (00-15)	Status	Acknowledge Interru
1B	1549 Interrupt Interface NO. 8 (00-15)	Status	Acknowledge Interrup
1C	1549 Interrupt Interface NO. 5 (00-15)		Set Mask
1D	1549 Interrupt Interface NO. 6 (00-15)		Set Mask
1E	1549 Interrupt Interface NO. 7 (00-15)		Set Mask
1F	1549 Interrupt Interface NO. 8 (00-15)		Set Mask
20	1547 Event Counter Interface NO. 1 (0-F)	Status	Acknowledge Interrug
21	1547 Event Counter Interface NO. 1 (0-F)		Set Mask
22	1547 Event Counter Interface NO. 2 (0-F)	Status	Acknowledge Interru Set Mask
23	1547 Event Counter Interface NO. 2 (0-F)		1
24	1547 Event Counter Interface NO. 3 (0-F)	Status	Acknowledge Interru
25	1547 Event Counter Interface NO. 3 (0-F)		Set Mask
26	1547 Event Counter Interface NO. 4 (0-F)	Status	Acknowledge Interru
27	1547 Event Counter Interface NO. 4 (0-F)		Set Mask
28	1547 Event Counter Interface NO. 5 (0-F)	Status	Acknowledge Interru
29	1547 Event Counter Interface NO. 5 (0-F)		Set Mask

TABLE 1.2. DCT STATION ADDRESSES (Continued)

STATION ADDRESS	EQUIPMENT ASSIGNED	INPUT COMMAND	OUTPUT COMMAND
2A	1547 Event Counter Interface NO. 6 (0-F)	Status	Acknowledge Interrupt
2B	1547 Event Counter Interface NO. 6 (0-F)		Set Mask
2C	1547 Event Counter Interface NO. 7 (0-F)	Status	Acknowledge Interrupt
2D	1547 Event Counter Interface NO. 7 (0-F)		Set Mask
2E	1547 Event Counter Interface NO. 8 (0-F)	Status	Acknowledge Interrupt
2F	1547 Event Counter Interface NO. 8 (0-F)		Set Mask
30	1581/1583 Typewriter Interface NO. 1	Data	Data
31	1581/1583 Typewriter Interface NO. 1	Status	Function
32	1581/1583 Typewriter Interface NO. 2	Data	Data
33	1581/1583 Typewriter Interface NO. 2	Status	Function
34	1581/1583 Typewriter Interface NO. 3	Data	Data
35	1581/1583 Typewriter Interface NO. 3	Status	Function
36	1581/1583 Typewriter Interface NO. 4	Data	Data
37	1581/1583 Typewriter Interface NO. 4	Status	Function
38	1581/1583 Typewriter Interface NO. 5	Data	Data
39	1581/1583 Typewriter Interface NO. 5	Status	Function
3A	1581/1583 Typewriter Interface NO. 6	Data	Data
3B	1581/1583 Typewriter Interface NO. 6	Status	Function
3C	1581/1583 Typewriter Interface NO. 7	Data	Data
3D .	1581/1583 Typewriter Interface NO. 7	Status	Function
3E	1581/1583 Typewriter Interface NO. 8	Data	Data
3F	1581/1583 Typewriter Interface NO. 8	Status	Function
40	1581/1583 Typewriter Interface NO. 9	Data	Data
41	1581/1583 Typewriter Interface NO. 9	Status	Function
42	1581/1583 Typewriter Interface NO. 10	Data	Data
43	1581/1583 Typewriter Interface NO. 10	Status	Function
44	1581/1583 Typewriter Interface NO. 11	Data	Data
45	1581/1583 Typewriter Interface NO. 11	Status	Function
46	1581/1583 Typewriter Interface NO. 12	Data	Data
47	1581/1583 Typewriter Interface NO. 12	Status	Function
48	1558 Latching Relay Output Interface (1024)	Status	Function
49	1558 Latching Relay Output Interface (1024)	Status	Function
4A	1558 Latching Relay Output Interface (1024)	Status	Function
4B	1558 Latching Relay Output Interface (1024)	Status	Function
4C	1558 Latching Relay Output Interface (1024)	Status	Function
4D	1558 Latching Relay Output Interface (1024)	Status	Function
4E	1538 High-Speed, High-Level Analog Input Interface NO. 1	Status	Function
4F	1538 High-Speed, High-Level Analog Input Interface NO. 2	Status	Function

TABLE 1.2. DCT STATION ADDRESSES (Continued)

STATION ADDRESS	EQUIPMENT ASSIGNED	INPUT COMMAND	OUTPUT COMMAND
50	1538 High-Speed, High-Level Analog Input Interface NO. 3	Status	Function
51	1538 High-Speed, High-Level Analog Input Interface NO. 4	Status	Function
52	1561 High-Speed Analog Output Interface NO. 1	Status	Function
53	1561 High-Speed Analog Output Interface NO. 2	Status	Function
54	1561 High-Speed Analog Output Interface NO. 3	Status	Function
55	1561 High-Speed Analog Output Interface NO. 4	Status	Function
56	1530A, 1530B, or 1534 NO. 1 Analog Input Interface (1024/256)	Status	Function
57	1530A, 1530B, or 1534 NO. 2 Analog Input Interface (1024/256)	Status	Function
58	1530A, 1530B, or 1534 NO. 3 Analog Input Interface (1024/256)	Status	Function
59	1530A, 1530B, or 1534 NO. 3 Analog Input Interface (1024/256)	Status	Function
5A	160A I/O Channel NO. 1	Status	Function
5B	160A I/O Channel NO. 2	Status	Function
5C			
5D			
5E			
5F			
60	1797 Buffered I/O Interface NO. 1	Status	Start
61	1797 Buffered I/O Interface NO. 2	Status	Start
62	1797 Buffered I/O Interface NO. 3	Status	Start
63	1797 Buffered I/O Interface NO. 4	Status	Start
64	1797 Buffered I/O Interface NO. 5	Status	Start
65	1797 Buffered I/O Interface NO. 6	Status	Start
66	1797 Buffered I/O Interface NO. 7	Status	Start
67	1797 Buffered I/O Interface NO. 8	Status	Start
68	1797 Buffered I/O Interface NO. 1	Next Address	Function
69	1797 Buffered I/O Interface NO 2	Next Address	Function
6A	1797 Buffered I/O Interface NO. 3	Next Address	Function
6B	1797 Buffered I/O Interface NO. 4	Next Address	Function
6C	1797 Buffered I/O Interface NO. 5	Next Address	Function
6D	1797 Buffered I/O Interface NO. 6	Next Address	Function
6E	1797 Buffered I/O Interface NO. 7	Next Address	Function
6 F	1797 Buffered I/O Interface NO. 8	Next Address	Function
70	No Address Commands		
7F	No Address Commands		

CHANNEL ADDRESS	EQUIPMENT ASSIGNED
	DIGITAL
000-OFF (R)	1544 Digital Input Interface: 256 words (16 controllers with 16 words each) = 4096 bits
000-07F (W)	1553 External Register Output Interface: 128 words (8 words per controller) = 128 DAC's or 2048 contact closure outputs less 2 words for each digital display
080-1FF (W)	 1558 Latching Relay Output Interface: 384 words (64 words per controller) = 384 DAC's or 6144 contact closure outputs. Each DAC relay module (16 DAC's) requires 16 words, and each contact closure relay module (128 contact closures) requires 8 words even if the modules are partially filled. Assign the least significant addresses to the DAC's.
200-27F (R & W)	1547 Event Counter Interface: 16 counters per controller for 8 controllers = 128 counters
3FE	Not Assigned
3FF (R & W)	160A I/O Channel
100-1FF (R)	Not Assigned (256)
280-3FD (R & W)	Not Assigned (382)

TABLE 1.3. CHANNEL ADDRESSES

CHANNEL ADDRESS	EQUIPMENT ASSIGNED
	LOW-SPEED ANALOG
800-BFF C00-FFF	 1530A, 1530B, or 1534 Analog Input Interface NO. 1: (1024 points) 256 or 1024 per controller 1530A, 1530B, or 1534 Analog Input Interface NO. 2: (1024 points) 256 or 1024 per controller
	HIGH-SPEED ANALOG
400-7FF (R) 400-7FF (W)	 1538 High-Speed, High-Level Analog Input Interface: (1024 points) 256 per controller 1561 High-Speed Analog Output Interface: (1024 points) 256 per controller for 4 controllers = 1024

TABLE 1.3. CHANNEL ADDRESSES (Continued)

39072900/28B

TABLE 1.4. MAXIMUM DCT STATION AND CHANNEL ASSIGNMENTS

QUANTITY	EQUIPMENT
4096	Digital inputs
6144	Latching contact closure outputs or 384 latching DAC outputs or a combination
2048	External register relay outputs or 128 DAC outputs less two words/digital display or a combination
128	Event counters
128	External interrupts
12	I/O typewriters
2048	Analog input relay multiplexer channels
1024	1538 High-Speed, High-Level Analog Input Interface channels
1024	1561 High-Speed DAC Output Interfaces
1	1577 Stall Alarm
1	1573 Limit Comparison Unit (optional)
1	1572 Programmable Sample Rate Unit (optional)
1	1797 Buffered I/O Interface
2	160A I/O Channels
10	Unassigned station addresses
382	Unassigned channel addresses

recommended that additional devices be assigned in the unassigned areas, even though addresses for a particular class of equipment may not be contiguous.

All responses to Read or Write signals from the computer through the 1705/DCT interface are controlled by the response control logic of the DCT. Conditions existing either at the DCT or at devices connected to the Data and Control Bus (DCB), determine the response to the Read or Write signal. The response conditions are arranged in Table 1.5 in order of precedence. The condition with the highest order of precedence determines the response, and all lower precedence conditions are ignored.

A device must be installed in the system (Here) and available (Ready) at the time of receipt of a Read or Write command. If either of these conditions is not established at the start of a Read or Write pulse or if a protect fault exists, the command is not executed. The device acknowledges receipt of the Read or Write execute signal from the DCT by dropping its ready line. If the ready line does not drop within 2 microseconds after the leading edge of the Read or Write pulse, no response is sent to the computer.

If the computer receives a Reply or a Reject or if no response has been received prior to the end of the Internal Reject delay time, the computer drops the Read or Write Ready input to the DCT and the response logic is cleared allowing the response control logic of the DCT to reset to the Ready state for the next input/output command. Timing of responses is determined by fixed delays with the response control logic. The basic response timing is summarized in Figure 1.2.

1.2.2 <u>Addressing</u>

All addresses are partially decoded in the DCT for easy recognition by connected devices. The Address Decoder is designed to decode the least significant bits (Q0 through Q11) of the address; this is done by binary decoding of the bits, two at a time, to form four addressing signals for each two bits. If the 1574 Sequential Addressing Unit is installed, the Address Decoder (Card 22) must be removed. The 1574 can be instructed to increment the address

PRECEDENCE	CONDITION	RESPONSE
1	Not connected and not a Connect command	None
2a	Unprotected command and PROTECT switch in position 2	Reject
2b	Unprotected command and PROTECT switch in position 3	Reply and Interrupt
3a	Addressed device Here and Ready:	
	Generate REX or WEX and wait 2 μ sec from leading edge of Read or Write, then:	
	If Ready drops in time and RJT is false	Reply
	If Ready drops in time and RJT is true	Reject
	If Ready does not drop in time	None
3b	Addressed device Here but not Ready	Reject
3c	Addressed device not Here	None
4	1574 Sequential Addressing Unit not in system:	
	Sequential Setup or Sequential Status command	None
	Random Address command in mode 2 or 3	Reject
	Any No-Address command	Reject
5a	Station Address 00 and Write (set DCT functions)	Reply
5b	Station Address 00 and Read (present DCT status)	Reply
5c	Station Address 01 and Write (1573 Line Synchronized Timing Generator):	
	If 1573 not in system	None
	If 1573 interrupt sent	Reply
	If 1573 interrupt not sent	Reject
5d	Station Address 01 and Read (present system status)	Reply

TABLE 1.5RESPONSE CONDITIONS

FIGURE 1.2. RESPONSE TIMING DIAGRAM


1-1347B

NO RESPONSE IS SENT IF THE ADDRESSED DEVICE IS NOT HERE. NO RESPONSE IS SENT IF READY DOES NOT DROP IN TIME (WITHIN 4.0 μ SEC OF READ OR WRITE). ADDRESS BEING INCREMENTED FOR SEQUENTIAL OPERATION (NO-ADDRESS COMMAND ONLY).

A REJECT IS SENT INSTEAD OF AN EXECUTE IF THE ADDRESSED DEVICE IS HERE AND NOT READY.

A REJECT IS SENT INSTEAD OF A REPLY IF RJT IS TRUE WHEN READY DROPS.

NOTES:



after each data transfer and to cycle repeatedly between programmed first and last addresses. The CONTROL DATA[®] 1797 Buffered I/O Interface/1571 Chaining Buffer Channel system (optional equipment) contains its own incrementing logic. A brief description of these options can be found at the end of this section.

1.2.3 <u>Interrupt Lines</u>

Fifteen interrupt lines are available for use by the DCT and all devices connected to the DCB. The priority of the interrupt lines is controlled by the computer program by use of the interrupt mask. The interrupt line(s) of any device can be connected to any interrupt line (01 through 15) by proper installation of jumpers on the interrupt plugboard of the device. No control or inhibit of the interrupts from devices connected to the DCB is maintained by the DCT, except for the interrupt status of the DCT. Provision for jumpering interrupts from options housed in the DCT module (refer to Section Three) is available on card position 5.

The basic 1705 Interrupt/Data Channel transfers the address information to the DCT on the Q-register lines and inputs or outputs data on the A-register lines. Data is input or output upon Read or Write commands issued by the computer on the A-Read or A-Write lines, respectively.

Table 1.6 lists the recommended line assignments. These assignments may be changed to meet particular system requirements.

1.2.4 Program Protect

The DCT and all other devices connected to the DCT contain a three-position PROTECT switch. The switch positions are labeled and function as follows:

a. OFF (Position 1). The Program Protect bit is ignored, no protect faults are recognized, and the Program Protect status bit is false.

b. REJECT (Position 2). A Reject signal is transmitted if the command is not protected, and the faulting command is not executed.

INTERRUPT LINE NUMBER	EQUIPMENT
0	Memory Protect/Parity
1	Low-Speed I/O
2	1573 Line Synchronized Timing Generator
3	1731 Magnetic Tape Controller
4	1751 Drum Interface/1738 Disk Pack Controller
5	1749 Communications Terminal Controller
6	1584 I/O Typewriter
7	1545 Digital Input Sync Unit
8	1530/1534 Analog Input Interface
9	1558 Latching Relay Output Interface
10	1547 Event Counter Interface
11	Unassigned
12	Unassigned
13	Unassigned
.14	Unassigned
15	Unassigned

TABLE 1.6. INTERRUPT LINE ASSIGNMENTS

c. INTERRUPT (Position 3). A Reply signal is transmitted if the command is not protected, but the faulting command is not executed, and the interrupt output becomes true.

1.3 OPTIONS

The DCT module provides space for the addition of up to three optional units. While these do not form a part of the DCT itself, they occupy the same module as the DCT. The units are the 1574 Sequential Addressing Unit, 1572 Programmable Sample Rate Unit, 1573 Line Synchronized Timing Generator, and the 1577 Stall Alarm.

1.3.1 <u>1574 Sequential Addressing Unit</u>

This unit provides automatic scanning of channel addressing and is an alternate replacement unit for the Address Decoder. The 1574 and the Address Decoder are controlled by common signals and perform similar, but not identical, functions; they cannot both be used with the same DCT. The 1574 must be provided with a first channel address (FCA) and a last channel address plus one (LCA), which are specified by the program. A counter in the 1574 starts at the first channel address and is successively incremented until the last channel address is reached. The counter then recycles, starting again at the first channel address.

Random Address commands can be executed to sample a single address without disturbing the sequence, and a sequence can be modified to skip or repeat a group of channels at any time under the program control.

1.3.2 <u>1572 Programmable Sample Rate Unit</u>

The 1572 Programmable Sample Rate Unit can be operated either as an elapsed-time accumulator or as an interval generator. In the Elapsed-Time mode, it accumulates counts from a time base, and the counter is examined under program control. In the Interval mode, the program specifies a count value, and the 1572 accumulates the time base until the specified count value is reached; at this point an interrupt is generated.

A timing signal is also generated and distributed to the peripherals via the DCB. The 1572 obtains its time base from the 1573 Line Synchronized Timing Generator, a self-contained oscillator, or an external source.

1.3.3 1573 Line Synchronized Timing Generator

The 1573 Line Synchronized Timing Generator provides a timing pulse output and interrupts at selectable frequencies between 60 Hz and 7680 Hz that are multiples of and synchronous with the 60 Hz power line. The interrupt can be used to initiate computer programs. The timing pulse can be used by the 1572 Programmable Sample Rate Unit or by other peripheral devices.

1.3.4 <u>1577 Stall Alarm</u>

The 1577 Stall Alarm detects system malfunctions caused by nonterminating loops or similar errors in the computer program; it also detects power failures. The stall alarm contains a "watchdog timer" that must be periodically reset by the computer program by means of a function command. If the program fails to reset the timer within a given period, the 1577 produces a Stall condition. A Stall condition causes a computer interrupt, actuates an audible alarm, produces a contact closure for controlling external equipment, and may inhibit further data transfers to some of the I/O systems. In the case of a power failure, the 1577 causes an interrupt to inform the computer of the failure.

1.4 SYSTEM OPTIONS

The 1571 Chaining Buffer Channel is a system option that is used in conjunction with the 1797 Buffered I/O Interface. The 1571 is similar to the 1574 Sequential Addressing Unit in that it also provides automatic sequential channel addressing. The 1571, however, can be operated in a Buffered or Nonbuffered mode. The Buffered mode is via the Direct Storage Access (DSA) bus, and the Nonbuffered mode is via the A/Q channel and the DCB. If a 1571 is used in the system, a 1574 is not used.

1.5 PHYSICAL DESCRIPTION

1.5.1 <u>General</u>

The DCT is contained within a standard Control Data 19-inch module. The module provides connectors and card guides for the DCT and for the following additional logic units (see Figure 1.3 for a card position diagram):

- a. Address Decoder (standard for the DCT).
- b. 1572 Programmable Sample Rate Unit.
- c. 1573 Line Synchronized Timing Generator.
- d. 1574 Sequential Addressing Unit.
- e. 1577 Stall Alarm.

The card connectors are numbered from left to right, 01-42, as viewed from the front of the module. The connector pins are numbered from top to bottom, 01-50. Assignment and wiring of the connectors for the units listed above are as follows:

a.	Connectors 02, 04, 06	Used as cable connectors for the DCT (DCB).
b.	Connector 05	Used to jumper interrupts from within DCT
		module to desired interrupt lines.
c.	Connectors 07-21	Contain the DCT logic cards.
d.	Connector 22	Contains the Address Decoder card (if used).
e.	Connectors 23-28	Contain the 1574 Sequential Addressing Unit
		(if used).
f.	Connectors 29-31	Spare connectors.
g.	Connectors 32-33	Contain the 1573 Line Synchronized Timing
		Generator (if used).
h.	Connectors 34-39	Contain the 1572 Programmable Sample Rate
		Unit (if used).
i.	Connector 40	Spare connector.
j.	Connector 41	Oscillator card (1572).
k.	Connector 42	Contains stall alarm logic.

		רר	
01	-	4	
		-1 (
03	1577 Stall Alarm Jumpers		СВ
04	Option Interrupt Jumpers	- 1	
05			
06	Protect and Equipment Select (BG) Card	┨┥	
07	Long-Line Driver (BM) Card	-11	
08	Data and Control Bus, Interface 1 (BJ) Card	11	
10	Balanced Line Interface (AV) Card	11	
10	Data and Control Bus, Interface 2 (BJ) Card	41.	
12	Balanced Line Interface (AV) Card	11	
13	Data and Control Bus, Interface 3 (BJ) Card	1	
14	Balanced Line Interface (AV) Card	11	
	Data and Control Bus, Interface 4 (BJ) Card		T
15	Balanced Line Interface (AV) Card		
16	Function Control (BN) Card	11	
17	Response Control (BB) Card	11	
18	Address Control (BH) Card	11	
. 19	Long-Line Driver (BM) Card	11	
20 21	Long-Line Driver (BM) Card	11	
- 22	Address Decoder (BE) Card*	1)	
23	Sequence Control (BP) Card	15	
24	Counter (BQ) Card	11	
25	Counter (BQ) Card	\ 15'	74
26	Counter (BQ) Card] ((or	otional)
27	Counter (BQ) Card] [
28	Counter (BQ) Card	IJ	
29]	
30			
31			
32	Oscillator (CA) Card] 157	73
1 33	Counter (CB) Card) (op	tional)
34	Counter and Comparator (CM) Card])	
35	Counter and Comparator (CM) Card] [
36	Counter and Comparator (CM) Card		
37	Counter and Comparator (CM) Card		
38	Control No. 2 Timer (DY) Card	((op	otional)
39	Control No. 1 Timer (DX) Card	41	
40	· · · · · · · · · · · · · · · · · · ·	41	
	Oscillator (PA) Card	Υ	•
(42	1577 Stall Alarm (HP) Card (optional)		

* Remove Card 22 before installing a 1574 unit.

FIGURE 1.3. CARD LOCATION DIAGRAM

1.5.2 <u>Dimensions</u>

Width	Standard 19-inch RETMA relay rack mounting
Height	Standard 7-inch RETMA relay panel
Depth	16 inches
Weight	35 pounds

1.5.3 Cooling

Cooling for the module is provided by fans mounted in the rack. All operating specifications are met with an ambient air temperature of 40° F. to 120° F. and a relative humidity of 0 percent to 95 percent excluding conditions where condensation takes place in and on the equipment in the form of water and/or frost.

1.6 ELECTRICAL REQUIREMENTS

1.6.1 <u>Power</u>

Two integral power supplies are included in the module. Primary power to these supplies is 208V, 3-phase, 400-Hz which is provided by a self-contained MG set or is customer supplied. Power supplied to the printed circuit cards is ground, +6 volts, and -6 volts. The +6 VDC and ground lines are distributed by bus bars. The -6 VDC is wired from connector to connector using wire-wrap techniques. The back plane (chassis) is also used for ground, and pins 2 and 50 of each connector are connected directly to the ground plane. Supplied by a cable from the computer is ±20 volt terminator power for the computer interface.

1.6.2 Logic Levels

Logic levels within the DCT are as follows:

False or "0" = +0.9 to +1.1 VDC True or "1" = +1.8 to +3.0 VDC (nominal)

Section Two OPERATION AND PROGRAMMING

2.1 GENERAL

The Data and Control Terminal is programmed using the Input-to-A and Output-from-A commands. For the programming descriptions following, it is assumed that the programmer is familiar with CONTROL DATA 1700 Computer System programming formats and all general 1700 programming procedures. For further information on programming, refer to the CONTROL DATA 1700 Computer Reference Manual and System Manual.

2.2 DATA TRANSFER OPERATIONS

There are four types of data transfer operations: digital output, digital input, analog output, and analog input. Any of these can be executed using Random Address commands or, if the 1574 Sequential Addressing Unit is present, No Address commands can be used.

2.2.1 Digital Output

A digital output consists of transferring one 16-bit word which can be used as a binary quantity, in the form of 16 discrete "0" or "1" values or any combination thereof. The combination is determined only by the output's use by equipment external to this system. The 16 bits are usually stored in flip-flops or relays in a digital output unit or in external equipment.

2.2.2 Digital Input

A digital input can be any combination of binary values and discrete bits making up the 16-bit word. Each bit or group of bits meaning is determined only by the source of information.

2.2.3 Analog Output


An analog output is similar to a digital output, except that the significant bits are stored in the holding register of a digital-to-analog converter. The command is rejected if a conversion is in progress at the time.

2.2.4 Analog Input


Analog input operations require more sophisticated programming techniques because an analog-to-digital (A/D) conversion takes longer than the 4 microseconds allowed by the computer. The data transferred when an analog input command is executed is the result of the previous A/D conversion. The command is rejected if a conversion is in progress at the time. Another A/D conversion is started at the specified address except when the input command is a Random Address command with mode equal to "0" or a No-Address command with a "1" in bit 0.

2.3 COMMAND FORMATS


In general, command formats recognized by the DCT are analogous to those used by other equipments connected to the computer (refer to the Computer Reference Manual). Accordingly, four command formats are possible on the A/Q channel, i.e., Connect/Function, Status and Connect, Data Transfer, and Sequential Operations. The function and status bit assignments for the DCT and associated equipment are summarized below.



FUNCTION WORD BIT ASSIGNMENTS (STATION 00 OUTPUT)




STATUS WORD BIT ASSIGNMENTS (STATION 00 INPUT)



STATUS WORD BIT ASSIGNMENTS (STATION 01 INPUT)

2.3.1 <u>Connect/Function Commands</u>

When the contents of the Q-register conform to the format for a Connect command as shown below, the contents of the A-register control the functions of the DCT. For Function and Connect commands, the W-field must be "0", and the station address must be "0" to address the DCT. The E-field must contain the equipment number of the DCT. The DCT contains a thumbwheel switch for setting the equipment number (usually set to equipment NO. 8 for DCT NO. 1 and equipment NO. 9 for DCT NO. 2). When an Output-from-A command is executed under these conditions, Function and Connect command is executed.



CONNECT/FUNCTION COMMAND FORMAT

When the Connect/Function command is executed, the equipment number in the E-field sets the Connect flip-flop in the DCT and connects the DCT to the computer. A data transfer cannot take place unless the DCT is connected. The Connect flip-flop stays set regardless of the number of new Connect commands as long as the E-field contains the equipment number of the DCT (8 or 9) and the station address is for the DCT or one of the attached devices. The Connect flip-flop is reset by any Connect command addressed to an equipment other than the DCT. The Connect flip-flop is not reset by a clear function.

When the computer executes the Output-from-A instruction, the bits in the A-register control the functions of the addressed station. Refer to the appropriate module manuals for function bit assignments.

STATION ADDRESSES

Bits 0 through 6 of a Connect command are defined as a station address. Station addresses are used to communicate with subsystem interfaces and other devices connected directly to the DCT. Station address 00 is reserved for commands (function and status) directed to the DCT itself.

Execution of an input to station 01 is used to input status from the 1572 and 1577. Execution of an output to station address 01 is used to acknowledge an interrupt from the 1573. The A-register is not used for this operation. No response is sent if the 1573 is not present. A Reply is sent if the 1573 is present, has sent an interrupt, and the interrupt is reset. A Reject is sent if the 1573 is present but has not sent an interrupt.

Station addresses 02 and 03 are reserved for use by the 1572 option within the DCT module. Station addresses 60 through 6F (hexadecimal) are reserved for use by devices connected to the 1797 Buffered I/O Interface.

The values 70 through 7F are not allowed as station addresses because of the restriction that a command with a "1" in bits 4, 5, and 6 is a No Address Data Transfer command.

2.5

The remaining 92 station addresses, 04 through 5F (hexadecimal), are reserved for assignment to individual stations connected to the DCT.

FUNCTION CODES

Clear DCT Analog-to-Digital Subsystems Controller (A0 = "1")

This code clears all interrupt selections and signals, error indications, and other clearable conditions. It cannot be used in conjunction with other function codes. This is the same as a Master Clear, except that the DCT is connected.

Clear Protect Fault Interrupt (A1 = "1")

This code clears the interrupt signal generated by a protect fault. The code can be used in conjunction with other function codes. This interrupt can also be reset by clearing the controller or by a Master Clear.

Clear End-of-Sequence Interrupt (A2 = "1")

This code clears the interrupt signal generated by the completion of a sequential addressing operation by the 1574 option. This interrupt can also be reset by clearing the controller or by a Master Clear.

Clear External Sync Interrupt (A3 = "1")

This code clears the interrupt received from an external synchronizing source.

Disable End-of-Sequence Interrupt (A4 = ''1'')

This code disables the interrupt sent by the 1574 upon completion of an addressing sequence. The interrupt is prevented from reaching the computer, but bit 8 of the DCT status is set by End of Sequence. Enable End-of-Sequence Interrupt (A5 = "1")

This code enables the interrupt sent by the 1574 at the end of a sequence. The interrupt is sent to the computer, and bits 2 and 8 of the DCT status are set.

Disable External Synchronizing Interrupt (A6 = "1")

This code disables the interrupt sent by an external synchronizing source. The interrupt is prevented from reaching the computer, but bit 3 of the DCT status is set.

Enable External Synchronizing Interrupt (A7 = "1")

This code enables the interrupt generated by an external synchronizing source. The interrupt is sent to the computer, bit 3 of the DCT status is set, and a signal may or may not be sent on the SYNC2 line of the DCB depending on whether or not that signal is enabled or disabled.

Disable External SYNC from SYNC2 Line (A10 = "1")

This code prevents the transmission of a signal received from an external synchronizing source to the SYNC2 line of the DCB.

Enable External SYNC to SYNC2 Line (A11 = "1")

This code enables an external sync signal to be transmitted on the SYNC2 line of the DCB.

Disable 1573 Output from SYNC1 Line (A12 = "1")

This code prevents the transmission of a signal received from a 1573 Line Synchronized Timing Generator to the SYNC1 line of the DCB.

Enable 1573 Output to SYNC1 Line (A13 = "1")

This code enables the signal from a 1573 to be transmitted on the SYNC1 line of the DCB.

Disable 1573 Interrupt (A14 = "1")

This code disables the interrupt sent by the 1573. The interrupt is prevented from reaching the computer, but bit 4 of the DCT status is set.

Enable 1573 Interrupt (A15 = "1")

This code enables the interrupt sent by the 1573. The interrupt is sent to the computer, and bit 4 of the DCT status is set.

2.3.2 Status and Connect

When the contents of the Q-register conform to the format for Function and Connect commands, the status of the DCT is loaded into the A-register when an Input-to-A command is executed. For Status and Connect commands, the W-field must be 00, the station must be 00, and the E-field must contain the equipment number of the DCT.

Execution of this command connects the DCT to the computer.

If station address bits are present when the computer executes the Input-to-A instruction, the status of the addressed station is loaded into the A-register. Refer to the appropriate manuals for status word bit assignments for particular units (stations).

STATUS CODES (STATION 00)

DCT Ready (A0 = "1")

The DCT is always Ready, i.e., any allowable operation can be performed on request, except while being reset by a Master Clear. Thus, this bit is always set in the status word except when the MASTER CLEAR button on the DCT is depressed.

Protect Fault Interrupt (A1 = "1")

Bit A1 is set whenever an unprotected I/O command is received by the DCT and the PROTECT switch is in position 3. An interrupt is generated and a Reply is sent; however, no other action is taken. This bit is cleared when the interrupt signal is cleared.

End-of-Sequence Interrupt (A2 = "1")

Bit A2 is set when the 1574 has generated an interrupt upon completion of an addressing sequence, the interrupt was enabled, and the interrupt has not been acknowledged.

External Sync Interrupt (A3 = "1")

Bit A3 is set when a synchronizing interrupt has been received by the DCT from an external sync source. Bits in the station 00 function word enable an external sync signal to cause an interrupt and/or cause the signal to be transmitted on the SYNC2 line of the DCB. The station 00 function word is also used to reset these interrupts.

Line Synchronized Timing Interrupt (A4 = "1")

Bit A4 is set when a synchronizing interrupt has been received by the DCT from the 1573 Line Synchronized Timing Generator. Bits in the DCT station 00 function word enable the 1573 to send interrupts and/or send a signal on the SYNC1 line of the DCB. A Write command at DCT station address 01 is used to acknowledge an interrupt from the 1573. (Bit A4 is present as a status bit regardless of whether the interrupt is enabled or disabled.)

1574 in the System (A5 = "1")

Bit A5 is set whenever a 1574 is connected to the DCT.

1573 in the System (A6 = "1")

Bit A6 is set whenever a 1573 is connected to the DCT.

39072900/28B

Protected (A7 = ''1'')

This bit is set whenever the DCT's PROTECT switch is in position 2 or 3.

End of Sequence (A8 = "1")

Bit A8 is set when the 1574 is precisely at the end of an addressing sequence.

External Sync Enabled to SYNC2 Line (A9 = "1")

Bit A9 is set when the external synchronizing input has been connected to the SYNC2 line of the DCB. This bit is reset when the external sync is disabled from the SYNC2 line.

2.3.3 Data Transfer Commands

Data Transfer commands are used for Read or Write operations at specified channel addresses. The channel address may be specified in the command (Random Address) or it may have been previously set up (No Address commands) if a 1574 Sequential Addressing Unit is in the system.

DATA TRANSFER COMMAND FORMAT

The general format for data transfer commands is shown below. In Data Transfer command the Q-register contains a "1" in bit 15 and an Input-to-A or Output-from-A command is executed indicating the "connected" flip-flop of the DCT is set. If a Connect command has not been previously executed, the DCT does not respond and the computer generates an Internal Reject.

	$\underline{15} \underline{14} \underline{13} \underline{12} \underline{11}$		0
Q-Register	1 Mode	Channel Address	
	_15		0
A-Register		Data	

CHANNEL DATA TRANSFER COMMAND FORMAT

RANDOM ADDRESS COMMANDS

Random Address commands are Data Transfer commands with a "0" in bit 14. The channel address is always specified by bits 0 through 11 of the Q-register. Bits 12 and 13 specify 1 of 4 operating modes as follows:

a. Random Address Read Only (Mode = 00). This mode causes data to be read from the indicated channel without starting another conversion. The sequence of a sequential operation using the 1574 is not affected. No execute signal is generated in this mode.


b. Random Address Execute (Mode = 01). This mode causes a data transfer to be executed at the specified channel. The sequence of a sequential operation using the 1574 is not affected.

c. Random Address and Lockup (Mode = 02). This mode is rejected if the 1574 is not present in the system. A data transfer is executed at the specified channel address and the next address in the sequence is set equal to the specified address.

d. Random Address and Increment (Mode = 03). This mode is rejected if the 1574 is not present in the system. A data transfer is executed at the specified channel address and the next address in the sequence is set equal to one greater than the specified address.

CHANNEL ADDRESSES

Bits 0 through 11 of a Data Transfer command are defined as a channel address. Channel addresses are used to communicate with units connected to the stations. Bits 10 and 11 of the channel address select the type of unit to be addressed as illustrated below.




CHANNEL ADDRESS UNIT TYPE BIT ASSIGNMENTS

Unique channel addresses (bits 0-9) must be assigned to all channels connected to stations of the same typé.

NO ADDRESS COMMANDS

As No Address command is a command with "1's" in bits 4, 5, and 6 as shown below.

	15	11	10	7	6	5	4	3	2	1	0
Q-Register	W = ''	0''	E = DCT		1	1	1	x	A	S	N



N = Inhibit Read Execute Signal

NO ADDRESS DATA TRANSFER COMMAND FORMAT

A = Analog/Digital

39072900/28B

Bits 0 through 3 specify special operating conditions. The channel address for sequential operations is controlled by the 1574 Sequential Addressing Unit; No Address commands are rejected if the 1574 is not in the system.

Bits 2 and 3 can be used to change from an analog channel to a digital channel of the same address or vice versa. No change is made if bit 3 is "0;" however, if bit 3 is "1," bit 2 is temporarily substituted for bit 10 of the address previously set up if bit 11 of that address is "0."

A "1" in bit 1 causes the channel address to be incremented after the data transfer.

Bit 0 indicates that the Read Execute signal should be inhibited. A No Address input command with a "1" in bit 0 may be used to read the result of an analog-to-digital conversion without starting another conversion. No response is sent to a No Address output command with a "1" in bit 0.

2.3.4 <u>Sequential Operation Commands</u>

Sequential addressing operations are made possible by the 1574 Sequential Addressing Unit or the 1571 Chaining Buffer Channel. A reject is sent from the DCT when Sequential Operation commands are executed if a 1574 or 1571 is not in the system. The A-register is used for addresses instead of for function or status bits when Sequential Address commands are executed.


Sequential operations for data transfer are executed in the Direct mode using No Address commands (1574 only). The channel address may be incremented (for the 1574) on each data transfer or at selected times as desired. Incrementing of channel addresses using the 1571 is automatic after initial setup. Bits 10 and 11 of the channel address are never incremented since they are used to select the type of unit instead of for channel selection.

Random Address operations can be executed in modes zero or one without disturbing the sequence of a sequential operation. Random Address operations in modes two or three are used only by the 1574 and can be used to change the sequence at any time.

39072900/28B

SEQUENTIAL SETUP


The A- and Q-register formats for Sequential Operation Setup commands are shown below. Sequential setup is accomplished when bit 14 and bit 15 are "1's," the registers are loaded as indicated, and the computer executes an Output-from-A command. Bit 15 indicates the channel address; bit 14 indicates a sequential address setup. Since setup commands are in the form of a Data Transfer command, the DCT must have been connected previously.



SEQUENTIAL OPERATION SETUP COMMAND FORMATS

SEQUENTIAL STATUS

The A- and Q-register formats for Sequential Operation Status commands are shown below. When the Q-register is loaded as indicated and the computer executes an Input-to-A command, the A-register receives the next channel address from the 1574 in bits 0 through 11. The same word as used for a Sequential Setup may be left in the Q-register, since bits 0 through 11 are ignored. This status command can be executed while a sequential operation is in progress to determine how much of a block has been transferred.



SEQUENTIAL OPERATION STATUS COMMAND FORMATS

Table 2.1 summarizes all allowable DCT commands.

2.4 INTERRUPTS USAGE

Refer to Appendix A for a discussion of DCT interrupts usage.

TABLE 2.1. DCT COMMAND STRUCTURE

		INPUT	то	FROM A-REGIST	ER				FROM	Q-REC	SISTE	R			
	OPERATION	OR OUTPUT	15 14 13 12 11 10	9876	5 4 3	2 1 0	15 14 13	3 12 11	10 9	8 7	6	5 4	3	2 1	ı
1	Function	Out		Functions						Е _с		Station Address*			
2	Device Status	In		Device Status					E =	Е _с		Station Address*			
3	Start**	Out	Start	ing Memory Addre	SS			W = '	'0''			Statio	n Add	ress*	*
4	Next Memory Address**	In	Ne	t Memory Address	5			W = '	'0''			Statio	n Add	ress*	¥.
5	Direct I/O No Address	I/O		Data					E = 1	E _c		1 1 1	\sim	** . S N	
6	Random Address Read Only	In		Data					Channel Address						
7	Random Address Execute	I/O		Data					Channel Address						
8	Random Address Lock Up	I/O		Data						Char	nnel A	ddress			
9	Random Address Increment	I/O		Data			1011		Channel Address						
10	Sequential Setup	Out 1574B		Last Cha	innel Addres	s	1100		First Channel Address						
11	Sequential Setup	Out 1571 (1)		Last Cha	innel Addres	s	1 1 0 1		First Channel Address						
12	Sequential Status	In 1571 (1)		Next Channel	l Address		1101		Ignored						
13	Sequential Setup	Out 1571 (2)		Last Cha	nnel Addres	s	1110		First Channel Address						
14	Sequential Status	In 1571 (2)		Next Channel Address			1110				Ignor	ed			
15	Sequential Setup	Out 1571 (3)		Last Cha	innel Addres	is	1111			First (Channe	el Addr	ess		
16	Sequential Status	In 1571 (3)		Next Channel Address			1111		Ignored						

** Used by buffered devices connected to 1797.

*** Definitions: X = enable A; A = analog/digital: S = step address counter after data transfer: N = inhibit execute signal. No Address commands apply only to modules with sequential channel addressing capability (1574 or 1571).

2.16

Section Three

THEORY OF OPERATION

GLOSSARY OF TERMS

SIGNAL NAME	INPUT/OUTPUT	DE FINITION				
	INPUT SIGNALS TO	DCT FROM 1705				
Q0-Q15	7,9,11,13,15,18,19	Q-Register Inputs				
A0-A15	10,12,14,16	A-Register Inputs				
WEZ	7	W-Field Equals Zero				
MCL	7	Master Clear				
PRO	7	Program Protect Bit				
READ	18	Read Command				
WRITE	18	Write Command				
	OUTPUT SIGNALS TO) 1705 FROM DCT				
	15	Character Input				
RPY	18	Reply				
RJT	18	Reject				
NT01-NT15 9,11,13,15		Interrupt Lines 01-15				
A00-A15	10,12,14,16	A-Register Outputs				
S 1771		1573 Grounds This Signal				
S17 85	23-28	1574 Grounds This Signal				
S17 88		1572 Grounds This Signal				
Q00A-Q15B	$ \left\{ \begin{matrix} 7,9,11,13,15,\\ 19,22,25,26,28 \end{matrix} \right. $	Condition Q-Register Bits				
ADD1A	19	Add "1" to 1574 Register				
		(Q12 · Q14 · Q15)				
WHR	19	Write Here				
SYN1	9, 13	Sync Source NO. 1				
SYN2	9, 17	Sync Source NO. 2				
FNCT	7,20	Function				
PRØT	2, 7, 42	Protect				
MCL	7	Master Clear				
REX	19	Read Execute				

SIGNAL NAME	INPUT/OUTPUT	DEFINITION						
IN	ITERNAL CONTROL S	IGNALS (Continued)						
WEX	17, 19	Write Execute						
ADD1B	9,19	Add "1" to 1574 Register (No						
		Address · Q01)						
NAD	19	No Address						
SRS	19	Status Read						
PRØ2	7, 18	PROTECT Switch in Position 2						
PRØ3	7, 18	PROTECT Switch in Position 3						
CNCT	7	Connect						
CØNR 7		Reset						
ADDRESS DECODER SIGNALS								
CSA0-CSA3	20, 22	Decoded Address Bits 8,9						
CSB0-CSB3	8, 17, 21, 22	Decoded Address Bits 6,7						
CSC0-CSC3	8, 17, 21, 22	Decoded Address Bits 4,5						
CSD0-CSD3	8, 17, 21, 22	Decoded Address Bits 2,3						
CSE0-CSE3	8, 17, 21, 22	Decoded Address Bits 0,1						
DIGT	22	Digital Input or Output						
		(Address 0XX)						
ANA1	22	Analog 1 (Address 4XX)						
ANA2	22	Analog 2 (Address 8XX)						
ANA3	22	Analog 3 (Address CXX)						
EØS	22	End of Sequence (Grounded by						
		This Card)						
DDT	18, 22	Disable Data Transfer						
		EDT (NAD + RAL)						
RDT	22	Reject Data Transfer						
		EDT (NAD + RAL)						
EDT	22	Enable Data Transfer (Grounded						
		by Cards 23-28)						

SIGNAL NAME	INPUT/OUTPUT	DEFINITION	SIGNAL NAME	INPUT/OUTPUT	DEFINITION
1574	4 SEQUENTIAL ADDRE	SSING UNIT SIGNALS		DCT INPUT AND O	OUTPUT LINES
				20	
СØМР	23-28	Compare	CHL	20	Channel Address Station Address
SASS		Sequential Address and Setup	STA	20	
AM1		Sequential Address Module 1	EØS	23	End of Sequence
AM2		Sequential Address Module 2	SAM1	20,42	Sequential Addressing Module
IAD		No Address	SAM2	20, 42	Sequential Addressing Module
LK		1574 Interlock	REX	20	Read Execute
			WEX	20	Write Execute
RAL		Random Address and Lockup	PRØ	20	Protected Command
EØS		End of Sequence	UNPF	20	Unprotected (False)
IA		Next Address Register	SYN1	20	Sync NO. 1
PA		Present Address Register	SYN2	17	Sync NO. 2
A		First Address Register	MCL	7	Master Clear
		° I	CINF	15	Character Input (False)
Α		Last Address Register	RJTF	18	Reject Unconditionally (False)
ARY		Carry from Preceding Stage of	RHRF	18	Read Here (False)
		Register	RRYF	18	Read Ready (False)
RNA		Read Next Address Register	WHRF	18	Write Here (False)
APA		Copy Next Address to Present	WRYF	18	Write Ready (False)
		Address Register	CSA0-CSE3	20, 21	Decoded Address Lines
			DIG	20	Digital
FAPA		Copy First Address to Present	ANA1	20	Analog NO. 1
		Address Register	ANA2	20	Analog NO. 2
PANA		Copy Present Address into Next	ANA3	20	Analog NO. 3
		Address Register and Add "1"	AR00F-AR15F	9, 11, 13, 15	A-Read Lines 00-15 (False)
ГРА		Copy Q-Register Bits into	ST00F-ST15F	9, 10, 11, 13, 15	Status Lines 00-15 (False)
			AW00-AW15	8	A-Write Lines 00-15
		Present Address Register	NT01F-NT15F	9, 11, 13, 15	Interrupt Lines 01-15 (False)
NAR	23-28	Read Next Address Register	PRØSF	7	PROTECT Switch in DCT Off

GLOSSARY OF TERMS (Continued)

သ သ 3.4

3.1 GENERAL

The 1750 Data and Control Terminal receives function and addressing information in the form of line-to-line differential voltages of the order of 0.5 volts with a complete voltage reversal distinguishing a "1" from a "0."

For a logical "0," the odd numbered line of the pair (e.g., A1) is at +0.25V and the even numbered line of the pair (e.g., A2) is at -0.25V. For a logical "1," these voltages reverse so that the even numbered line is at +0.25V and the odd numbered line is at -0.25V.

The Q-register and the A-register configurations of the 1700 Computer are transmitted to the DCT with the Q-register containing the W-field, the equipment number in the E-field, and the address (if applicable) in the lower order 7 bits. The A-register contains either the function code or the address. Table 2.1 defines the configuration of the A- and Q-registers during input/output operations.

In addition to the A- and Q-register transfers, inputs are provided for 15 interrupt lines. These interrupts can be generated within the DCT or within any of the devices connected to the DCT.

3.2 <u>TYPICAL DATA AND CONTROL BUS INPUT AND OUTPUT</u> CONFIGURATIONS

3.2.1 Input Configuration

Figure 3.1 shows the typical configuration of input lines from devices connected to the DCT. Each input line forms a continuous AND gate because of the connection of the input signals through the output diodes of the line drivers within the devices. Since inverted logic levels are provided for the output signals from the devices, the net effect is the formation of a continuous OR. The gate implemented by this configuration performs an OR operation on the incoming signals from the devices, and the output of the receiver within the DCT is the logical sum of all the input signals. This output is a "1" if the output from any device is a "0" state signal.

3.2.2 Output Configuration

Figure 3.2 shows the typical configuration of the output line connections for devices connected to the DCT. Each DCT line output driver is capable of driving 40 diode input loads. An isolation diode must be provided for each signal line within each device connected to the DCT. A maximum of two loads are used within any device for each input signal.




FIGURE 3.2. TYPICAL DCB OUTPUT CONFIGURATION

ა . 5

FIGURE 3.1. TYPICAL DCB INPUT

CONFIGURATION

3.3 FUNCTIONAL DESCRIPTION

Information received by the DCT is handled by the A-register interface, the Q-register receivers (Address Control), and the PROTECT and EQUIPMENT NUMBER switch logic. Control of information flow during input/output information transfers is maintained by the function control and response control logic. Addressing of devices connected to the DCT is established by either the Address Decoder or the 1574 Sequential Addressing Unit. These are mutually exclusive options and only one should be installed in any DCT. If both or parts of both are accidentally installed, a logical interlock system inhibits data transfers until the duplication is eliminated. The interrupts from the DCT and its connected devices are transmitted to the 1705 by the interrupt line transmitters. The function of each of the logic blocks shown in Figure 3.3 is briefly described in the following paragraphs.

3.3.1 <u>A-Register Interface</u>

The A-register interface logic provides an interface for all data and status information between the 1705 and the stations and channels connected to the DCT. The bipolar inputs are received from the A-register transmitters of the 1705, changed to logic levels (0 volts = "0," +3 volts = "1") for transmission to the devices connected to the DCT. Signals originating at the stations are received by line terminators, changed to bipolar levels by the transmitters, and transmitted to the 1705. Control of this information flow is maintained by the DCT function and response control logic with initiation of control by the computer Read/Write signals.

3.3.2 <u>Q-Register Receivers</u>

Q-register bits Q00 through Q06 and Q11 through Q15 are received by this logic block, changed to logic level signals, and output to the Address Decoder, the 1574,

and the PROTECT and EQUIPMENT NUMBER switch logic. These bits provide the basic connect and addressing configuration which are decoded to form the various basic control signals.

3.3.3 PROTECT and EQUIPMENT NUMBER Switches

The remaining Q-register bits, the Master Clear, W = "0," and the Program Protect bits are received by this logic block, changed to logic level signals, and compared to the switch settings to originate control signals used by the function and response control logic blocks.

3.3.4 Response Control Logic

This block of logic receives the Read or Write command from the 1705 and the Here, Ready, and Character Input signals from the DCB. The bipolar signals received from the stations connected to the DCB are received as logic levels, and, in some cases, AND'ed with control signals from the function control logic, then changed to bipolar signals and transmitted to the 1705. This block provides the final response to be transmitted to the computer. In cases where no execution of the instruction has occurred, a response is simulated.

3.3.5 Function Control Logic

This logic controls the basic functions of the DCT for transmission, generation, and retrieval of information. Inputs are received from all other logic blocks and from the DCB. The inputs are decoded, interpreted, and combined to control the flow of information to and from the devices connected to the DCT. Decisions regarding disposition of all information transfers are made in this block, with the control information from all other blocks.

3.3.6 Interrupt Interface

The interrupt interface provides line terminators for interrupts generated at the stations or the DCT and transmitters to change these inputs to bipolar signals for transmission to the computer.

3.3.7 A-Write Line Drivers

This block receives the logic level outputs of the A-register interface block and transmits the A-register configuration to the stations continually except during transmission of A-read or status information to the 1705.

3.3.8 A-Read and Status Terminators

This block of logic receives the logic level inputs from the stations which are gated by control signals into the A-register interface block.

3.3.9 <u>C/S Line Drivers</u>

This is a block of line drivers which receives the C/S (Channel/Station Address) inputs from either the Address Decoder or the 1574 and transmits the address control signals to the stations.

3.3.10 End of Sequence

A single line driver is provided for the End-of-Sequence signal from the 1574. This driver is located on a 1574 card and is not used if the 1574 is not installed.

3.3.11 Control Line Drivers

This block of drivers provides amplification for the control signals transmitted to the stations. The inputs to this block are provided by the function control and Address Decoder logic blocks. The input control signals are received, in some cases inverted, and amplified for transmission on the DCB lines.


3.3.12 Address Decoder

This block provides decoding for the lower bits of the Q-register. The bits are decoded two at a time to provide four control outputs for each two bits. These outputs are labeled CSA0 through CSE3, with CSE0 through CSE3 decoded from the two lowest order bits of the Q-register.

Q11 is also decoded for special functions within this block. This block and the 1574 are mutually exclusive, and if the 1574 is installed, this block, which is implemented by Card 22, should be removed.

3.3.13 <u>1574 Sequential Addressing Unit</u>

This is an alternate option to the Address Decoder and is used instead of, but not in addition to, the Address Decoder. The 1574 is implemented on cards in positions 23 through 28, all of which must be removed if the 1574 is not used. The 1574 provides a group of four interconnected registers to retain the addresses during sequential addressing operations. The four 8-bit registers are labeled Last Address register, First Address register, Next Address register, and Present Address register.



* CARD 22 IS REMOVED IF THE 1574 MODULE IS INSTALLED.

FIGURE 3.3. DATA AND CONTROL TERMINAL BLOCK DIAGRAM

39072900/28B

3.9

3.4

DATA AND CONTROL BUS

All communications to and from the computer are via the A/Q cables connected to the DCT. Each interrupt is cabled separately from the DCT to the computer. (See Table 3.1 for DCT pin assignments and Figure 3.4 for DCT cabling.) All communication between the DCT and 1500 Series Peripherals is via the Data and Control Bus (DCB) which originates at the DCT.

The DCB is a two-way communication bus that originates at the DCT in card positions 2, 4, and 6. The DCB is connected to each cabinet rack that contains a controller and is connected from controller to controller in a serial fashion by 50-pin wired connectors (see Figure 3.5). Terminator boards are installed in card positions 2, 4, and 6 of the last controller rack of the serial string.


Figures 3.6 through 3.10 list the signal and pin assignments for the DCB connectors that are in card positions 2 through 6. Master Clear (MCL) originates from four parallel diodes of a standard logic element in the DCT and appears in true orientation on the DCB. All other signals originate from four parallel diodes of standard logic elements in devices on the DCB; these signals appear in inverted orientation on the DCB. Card position 3 contains the jumpering for the 1577 Stall Alarm channel/ station lines, interrupts, and status. Card position 5 contains the jumpering for signals and interrupts for other optional equipment.

All of the channel/station lines (CSAX, CSBX, CSCX, CSDX, and CSEX) are jumpered from various card positions in the controller module rack to the required DCB lines. (Refer to individual controller manuals for station/channel selection examples and jumpering positions.) Interrupts and multiplexer assignments are jumpered to the DCB lines in the same manner. All other signals are back-plane wired to the DCB lines.

TABLE 3.1. DCT SIGNAL AND PIN ASSIGNMENTS

DATA CABLE SIGNAL	PIN	ADDRESS CABLE SIGNAL				
DATA CABLE SIGNAL Data Bit 00 01 02 03 04 05 06 07 08 To/From 09 A-Register 10 11 12 13 14 Data Bit 15 Reply Reject Character Input Priority* Not Defined	$ \begin{array}{c} A1, 2\\ 3, 4\\ 5, 6\\ 7, 8\\ 9, 10\\ B1, 2\\ 3, 4\\ 5, 6\\ 7, 8\\ 9, 10\\ C1, 2\\ 3, 4\\ 5, 6\\ 7, 8\\ 9, 10\\ C1, 2\\ 3, 4\\ 5, 6\\ 7, 8\\ 9, 10\\ C1, 2\\ 3, 4\\ 5, 6\\ 7, 8\\ 9, 10\\ C1, 2\\ 3, 4\\ 5, 6\\ 7, 8\\ 9, 10\\ F1, 2\\ 3, 4\\ 5, 6\\ 7, 8\\ 9, 10\\ F1, 2\\ 3, 4\\ \end{array} $	Address Bit 00 01 02 03 04 05 06 07 08 From 09 Q-Register 10 11 12 13 W Address Bit 15 Read Write Master Clear Program Protect Buffer Active* Timing Pulse Spare Not Defined Not Defined Not Defined Not Defined				
Termination Power	5,6 7,8 9,10	Not Defined W = 0 Termination Power				

* These signals exist in the cables from a BDC only and are for use with devices which use the BDC channel exclusively.



 J11-J25:
 J30-J33:
 J38-J40:

 CONNECTOR RECEPTACLE
 30 TWISTED-PAIR WIRE CONNECTOR
 CONNECTOR


 17896900
 38956900
 38925500

J38-J40: CONNECTOR RECEPTACLE 38925500

EITHER ONE OF THE DATA, ADDRESS, AND TERMINATOR POWER CONNECTOR PAIRS CAN BE USED FOR IN OR OUT WHEN THE LCA IS PART OF A CHAIN ON THE 1700 COMPUTER.

IF THE LCA IS THE LAST UNIT ON 1700 PARTY LINES, VACANT RECEPTACLES J30 OR J31 AND J32 OR J33 MUST HAVE A RESISTIVE TERMINATOR PLUG (NO. 30001201) INSTALLED.





ε
90
72
99
8
\leq
22
Β

N	SIGNAL	TO CARDS	FROM CARDS		PIN	SIGNAL	TO CARDS	FR
1	GROUND				2	GROUND		
3	CSA0)		4	DIG)
5	CSA1		20		6	ANA1		
7	CSA2		(8	ANA2		
9	CSA3		J		10	ANA3		
11	CSB0	17, 3)		12	SAM1	23	20
13	CSB1	3			. 14	SAM2	23	$\left(\right)$
15	CSB2]	16	REX	17, 18, 24, 38	
17	CSB3				18	WEX	17,23,32,39,42	
19	CSC0	17, 3			20	PRØ		
21	CSC1	3			22	SYN1		J
23	CSC2	3			24	SYN2		17
25	CSC3	3	21] .	26	MCL	27,42	7
27	CSD0	17, 3	(28	PRØSF	2	7
29	CSD1	3			30	STALL	42	42
31	CSD2	3			32			
33	CSD3	3			34			
35	CSE0	17, 3			36			
37	CSE1	17, 3		1	38		· · ·	
39	CSE2	39, 3			40			
41	CSE3	39, 3	J	1	42			
43	CHL		20	1	44			
45	STA	17, 18, 18, 42	20	1	46	CINF	15	
47	EØS		23, 22		48	RJTF	18	
49	GROUND			1.	50	GROUND		

NOTE: Pins 28, 32, and 34 are spare pins for signals originating in the DCT; pins 38, 40, 42 and 44 are spare pins for signals originating outside the DCT; pin 36 is used for EØPF in the 1571.

FIGURE 3.6. DCB CONNECTOR (CARD POSITION 2)






FIGURE 3.7. DCB CONNECTOR (CARD POSITION 3)

39072900/28B

PIN	SIGNAL	TO CARDS	FROM CARDS		PIN	SIGNAL	TO CARDS	FROM CARDS
1	GROUND				2	GROUND		
3	AR00F	7	7		4	AW00	37, 39, 42)
5	AR01F]	6	AW01	37, 39	
7	AR02F	15	37		8	AW02	37	
9	AR03F	J	J]	10	AW03	37	
11	AR04F	2]	12	AW04	36	
13	AR05F				14	AW05	36	
15	AR06F	13	36]	16	AW06	36, 39	
17	AR07F	J	ן ן		18	AW07	36, 39	8
19	AR08F	۲	7		20	AW08	35, 39	1
21	AR09F]	22	AW09	35, 39	
23	AR10F		35		24	AW10	35, 39	
25	AR11F	J			26	AW11	35, 39	
27	AR12F	<u></u>	<u>ר</u>		28	AW12	32, 34, 39	
29	AR13F]	30	AW13	32, 34, 39	
31	AR14F	9	34		32	AW14	32, 34, 39	J
33	AR15F	J	J		34	AW15	32, 34, 39	
35	RHRF	18	13]	36	WHRF	18	9
37	RRYF	18	11		38	WRYF	18, 42	19
39					40			
41]	42			
43]	44			
45]	46			
47				1	48			
49	GROUND]	50	GROUND		

NOTE: Pins 39 through 48 are not continuous in the DCB Connector.

FIGURE 3.8. DCB CONNECTOR (CARD POSITION 4)

PIN	SIGNAL	TO CARDS	FROM CARDS		PIN	SIGNAL	TO CARDS	FROM CARDS
1		· · · · · · · · · · · · · · · · · · ·		1	2			
3]	4			
5		<u> </u>]	6	NT01F	3, 6, 9	Jumpered from
7	EØSNF	5	23		8	NT02F	3, 6, 11	signals on pins at left
9	LSCNF	5	32		10	NT03F	_3, 6, 13	1
11	SRGNF	5	39		12	NT04F	3, 6, 15	
13	EXSNF	5	17]	14	NT05F	3, 6, 9	
15	EØSNF		5]	16	NT06F	3, 6, 11	
17	LSCNF		5		18	NT07F	3, 6, 13	
19	SRGNF		5		20	NT08F	3, 6, 15	
21	EXSNF		5]	22	NT09F	3, 6, 9	
23					24	NT10F	3, 6, 11	
25]	26	NT11F	3, 6, 13	
27					28	NT12F	3, 6, 15	
29					30	NT13F	3, 6, 9	
31					32	NT14F	3, 6, 11	Jumpered from
33] [34	NT15F	3, 6, 13	signals on pins at left
35					36			
37				1	38		· · · ·	
39					40			
41					42			
43					44			
45]	46			
47]	48			
49		<u></u>	· · · ·	1	50	GROUND		-

NOTE: For standard interrupt line assignments, insert jumpers as follows: Line Sync Clock (LSC) pin 8 to pin 9 (line 2).

FIGURE 3.9. DCB CONNECTOR (CARD POSITION 5)

3.16

PIN	SIGNAL	TO CARDS	FROM CARDS		PIN	SIGNAL	TO CARDS	FROM CARDS
1	GROUND			1	2	GROUND		
3	UNPF	11	15		4	STOOF	h	39
5	NT01F	9	<u>h</u>		6	ST01F	15	42
7	NT02F	11			8	ST02F		42
9	NT03F	13			10	ST03F	٧	
11	NT04F	15			12	ST04F	h	
13	NT05F	9			. 14	ST05F	13	
15	NT06F	11			16	ST06F	1	
17	NT07F	13			18	ST07F	μ	
19	NT08F	15	5		20	ST08F	h	
21	NT09F	9			22	ST09F	11	
23	NT10F	11			24	ST10F	17	
25	NT11F	13			26	ST11F	J	
27	NT12F	15			28	ST12F	h	
29	NT13F	9].	30	ST13F	9	
31	NT14F	11			32	ST14F	17	
33	NT15F	13)		34	ST15F	J	
35				1	36	· · · · ·		
37					38			
39		· · · · · · · · · · · · · · · · · · ·		1	40			
41		······································		1	42			
43	· · · · · · · · · · · · · · · · · · ·		1	1	44		· · ·	
45				4	46		<u> </u>	<u> </u>
47				1	48			
49	GROUND			1	50	GROUND		

NOTE: Pins 35 through 48 are not continuous in the DCB Connector.

FIGURE 3.10. DCB CONNECTOR (CARD POSITION 6)

39072900/28B

3.17

3.5 PROGRAM PROTECT AND EQUIPMENT NUMBER SWITCH LOGIC (CARD 7)

This block of logic is implemented by the printed circuit card at card position 7 (see Figure 3.11), which contains a hexadecimally-coded thumbwheel switch (EQUIPMENT NUMBER), a three-position rotary switch (PROTECT), and logic elements for decoding Q7 through Q10, W = "0," Program Protect, and the Master Clear signal to provide control signals.

3.5.1 EQUIPMENT NUMBER Switch

The Q-register bits Q7 through Q10 are received, changed to logic levels for output to other logic blocks within the DCT module, and decoded by the equipment select logic to provide a Connect (CNCT) output. When the setting of the hexadecimal thumbwheel switch matches the E-field (Q7 through Q10) and the W = "0" signal is true, the Connect (CNCT) output is true.

The "C" and " \overline{C} " contacts of the EQUIPMENT NUMBER switch are mutually exclusive and provide selection of the output of Q7 through Q10, either as they appear on the output of the receivers or inverted, but not both. When the Q7 through Q10 configurations, and the EQUIPMENT NUMBER switch setting are identical, only "1" state signals are connected to the output. These signals are AND'ed with the W = "0" signal to form the Connect (CNCT) output.

When the switch setting does not match the E-field identically or when the W-field is not "0," the DCT is not connected to the 1705, and the instruction and address is ignored, unless the DCT was connected by a previous operation and bit 15 of the Q-register is a "1" (Continue commands).

3.5.2 PROTECT Switch

The PROTECT switch is a three-position rotary switch used to select the Program Protect response to an unprotected command.

The Program Protect bit is received, changed to a logic level signal, and provided as an output (PRØT) to other blocks of logic. The output of the receiver is also connected to the common pin of the PROTECT switch. The three positions of the switch provide control and status signals as descrived below.

a. OFF (Position 1)

In this position the Program Protect bit is ignored, no protect faults occur, and the Program Protect status bit (STS07, indicating switch positions 2 and 3) is false. The output to the DCT (PRØSF) is true when the switch is in this position.

b. REJECT (Position 2)

In this position the PR \emptyset 2 output is the protect bit of the command, the PR \emptyset 3 output is true, and the PR \emptyset SF output is false. When PR \emptyset 2 is false, a protect fault exists, and the faulting command is rejected. For further explanation of this mode, refer to paragraph 3.10.

c. INTERRUPT (Position 3)

In this position the PRØ3 output is the protect bit of the command, the PRØ2 output is true, and the PRØSF output is false. When PRØ3 is false, a protect fault exists, and the response is a Reply and Interrupt transmission to the computer. The faulting command is not executed. For further explanation, refer to paragraph 3.10.

3.5.3 <u>Clear and Master Clear</u>

The Master Clear signal is received in inverted form, changed to a logic level signal, and provided as an input to the AND gate at the input to inverter D4B. The MASTER CLEAR pushbutton provides another input to the AND gate. The manual switch discharges the capacitor, providing a 30-millisecond Clear signal. A 30-millisecond signal is also provided when power is turned on.

When either the Master Clear from the computer or the switch goes false, the input to D4B is false, and the Connect flip-flop reset (CØNR) is true. The Connect reset provides a reset pulse for the Connect flip-flop and an input to inverter C4.

When either $C \not O NR$ is true or the Clear signal (FNCT AND'ed with A00 and provided as input FNCT0) is true, the output of inverter C4 is false. The output of C4 provides control outputs MCLF1 through MCLF5 and a false signal for status bit 00 (STS00, which indicates a Ready state if true).

The output of C4 is inverted by D4A, which provides an input to the line driver A. The output of line driver A provides a Master Clear signal for other devices connected to the DCT. Figure 3.11 is a diagram of the PROTECT and EQUIPMENT NUMBER switch logic.






FIGURE 3.11. PROTECT AND EQUIPMENT NUMBER SWITCH LOGIC (CARD 7)

• •

3.6 A-WRITE LINE DRIVERS (CARD 8)

The logic elements contained on the printed circuit card at position 8 (Figure 3.12) provide line drivers for the A-write outputs to the DCT. Each of the noninverting amplifiers contained in this block can drive up to 40 loads. Inputs to these amplifiers are provided by one of the outputs from the A-register interface logic.

The inputs to this card exactly duplicate the configuration of the computer A-register except during the time required for transmission of data or status information to the computer.

The outputs of the amplifiers are connected directly to the connectors to the DCT, and the AW lines are output directly to modules connected to the DCT.




FIGURE 3.12. A-WRITE LINE DRIVERS (CARD 8)

3.23

3.7 LINE TERMINATORS (CARD 9)

The printed circuit cards located in card positions 9, 11, 13, and 15 provide line terminators for the A-read lines (AR00 through AR15), system status lines (ST00 through ST15), and interrupt lines (NT01 through NT15). The remainder of the logic elements on these cards are used for miscellaneous functions as described below.

3.7.1 <u>A-Read Lines</u>

The A-read signals received from stations on the DCB are inverted by the line terminators to provide inputs to AND gates located on the A-register interface cards. The A-read line signals are AND'ed with control signals from the function control logic, which controls the data transmission to the 1705.

3.7.2 Status Lines

The System Status signals received from the stations on the DCB are gated to the A-register interface transmitters by the function control logic as described above.

3.7.3 Interrupt Lines

Interrupt lines 02 through 15 are received from the DCB stations, inverted, and transmitted directly to the 1705 interrupt inputs.

Interrupt line NT01 is used for interrupts within the DCT module and for stations on the Decoded Data Channel. When an interrupt occurs either within the DCT or within a station connected to this line, the interrupt is transmitted to the 1705 interrupt input as described above.

3.7.4 <u>Q-Register Receivers</u>

Receivers are provided for Q-register bits Q1, Q2, Q3, and Q11 on the logic cards in locations 9, 11, 13, and 15. The Q-register signals are received, converted to logic level signals, and provided as outputs to the address decoding and/or function control logic blocks.

Q01 is also used for the ADD1B output to the 1574 logic when the 1574 is used. The ADD1B signal is used to increment the Present Address and Next Address registers of the 1574.


3.7.5 Miscellaneous Logic Elements (Card 9)


S1788

This input is generated by the Sample Rate Generator (Card 9) when this option is installed (see Figure 3.13). The 1788 input is inverted and provided as an input to the function control logic (SYN2T) and as an output to the DCT line drivers (SYN1B).

LOCAL WRITE HERE (LWHR1)

An inverter is provided for the LWHR1 input, from the function control logic, providing an input (WHRF) to the response control logic.





Q00A-Q15B

ADD1B

WHR

Condition Q-register Bits

Add "1" to 1574 Register

(No Address · Q01)

Write Here (False)

FIGURE 3.13. DATA AND CONTROL BUS, INTERFACE 1 (CARD 9)


3 TOIA T318 148 148 148 4 TOIA T318 146 148 148 5 ROIB ROIA 148 148 CARD TYPE: BJ

CARD TITLE: Daisy Chain Interface

CARD DRAWING NO.: 38897000 LOGIC DRAWING NO.: 38952600. Sheet 9

3.7.6 <u>Miscellaneous Logic Elements (Card 11)</u>

In addition to the elements described in the preceding descriptions, Card 11 (Figure 3.14) provides circuit elements for the following signals: (1) UNPF is received from the DCB stations and inverted to provide output signals UNP2 and UNP3, which are used by the response control logic; and (2) LRRY1 is received from the function control logic, inverted, and provided as an output to the response control logic block.



43 Q02C Ζ3 > II RRYF 18 ¥ NOTE: INVERTER WITH FOUR OUTPUT DIODES TIED TOGETHER UNPF Unprotected (False) A-Read Lines 00-15 AR00-AR15 Status Lines 00-15 ST00-ST15 NT01-NT15 Interrupt Lines 01-15 Q0-Q15 **Q-Register Inputs** LRRY Local Read Ready Condition Q-Register Bits Q00A-Q15B

Read Ready (False)

INTERRUPT

7 J24 - A

→17 JZO-A

10 JZO-B

27 JIG-A

28 JI6-B

35 J12 - A

36 J12-B

45 QOZA

46 QOZ B

J24 - B 8

BI

82

83

B4

(5)

RRYF

LINES

14

10

6

2

22,27

27

FIGURE 3.14. DATA AND CONTROL BUS, INTERFACE 2 (CARD 11)

3.7.7 Miscellaneous Logic Elements (Card 13)

In addition to the elements described in the preceding description, Card 13 (Figure 3. 15) provides circuit elements for the following signals.

S1771

This signal is received from the 1573 Line Synchronized Timing Generator, if installed, and is inverted and provided as an output signal to the status transmitters

(STS04 and STS06) and as an input to the DCT (SYN1A). STS04 is the status bit 04, indicating a line sync interrupt when true. STS06 is the status bit 06, indicating that the 1573 module is present in the system.

LRHR1

This signal is received from the Function Control logic and inverted for use by the response control logic.






FIGURE 3.15. DATA AND CONTROL BUS, INTERFACE 3 (CARD 13)

1.1

3.29

5 1984 782 M

3.7.8 Miscellaneous Logic Elements (Card 15)

In addition to the elements described in the preceding sections, Card 15 (Figure 3.16) provides circuit elements for the following signals.

NLK5

NLK5 (Interlock 5) is received from the 1574 Sequential Addressing Unit, inverted, and provided as status output signals as follows.

a. STS02 is the 1574 Sequential Addressing Unit interrupt bit.

b. STS05 is the status bit indicating that the 1574 Sequential Addressing Unit is present in the system.

c. STS08 is the status bit that indicates the end of sequence for the 1574.

CINF

The CINF (Character Input) signal is received from the DCB stations, inverted, and AND'ed with the CØNT (Connect) signal to provide an input to the character input transmitter to the 1705. The Character Input signal, when true, indicates that the information being transmitted is a character and not a word of input data.




FIGURE 3.16. DATA AND CONTROL BUS, INTERFACE 4 (CARD 15)

3.32

3.8 A-REGISTER INTERFACE

The A-register interface is implemented by circuit cards in card positions 10, 12, 14, and 16 (see Figures 3.17 through 3.20). These cards contain both transmitters and receivers for all A-register interfacing.

3.8.1 <u>Receivers</u>

The information is received from the 1705 in the form of bipolar differential signals. The receivers accept the 16A-register bits, change the bipolar signals to logic levels, provide the logic level outputs for use by the DCT logic, and provide inputs to the A-write line drivers (Card 8). The receivers are constantly accepting the A-register contents except during transmission of information from any device on the DCB.

3.8.2 Transmitters

Information transmissions to/from the DCT occur as described below.

The transmitters receive information from the DCB, the 1574, and the DCT. Control of the transmission is maintained by the function control logic (Card 17), the response control logic (Card 18), and the sequential address control (Card 23) if the 1574 is installed.

LOCAL STATUS (STS00-STS15)

Local Status information, from the DCT or devices contained within the DCT module, will be transmitted when the Read-Station-Zero command is executed. During this command the RS0F1 through RS0F4 inputs to the A-register interface cards will be false. The input to the E3 inverter (RS0FX) is false, the output of E3 is true, and the STS00 - STS15 input gates are enabled. If the STS input to the gates are true, a "1" will be transmitted to the 1705.

SYSTEM STATUS (ST00T - ST15T)

System Status information, received from stations connected to the DCB, will be transmitted when the Read-Station-One command is executed. During this command the RS1F1 through RS1F4 inputs will be false, the outputs of the D3 inverters will be true, and the ST00T - ST15T input gates will be enabled. If the STXXT input is true, a "1" will be transmitted to the 1705.

A-READ LINE INFORMATION (AR00T - AR15T)

Input information, received from the DCB, will be transmitted when a Read command with the appropriate station or channel address is executed. During these commands the RARF1 - RARF4 inputs to the A-register interface will be false. If the other inputs to the B3 inverters (RS0FX, RS1FX, and RNAFX) are also all false, the output of the B3 inverters will be true and the ARXXT input gates are enabled. If the ARXXT input is true, a "1" will be transmitted to the DCT. If one or more of the other inputs to the B3 inverters is true, the ARXXT lines will not be transmitted.

SEQUENTIAL ADDRESSING UNIT NEXT ADDRESS REGISTER (NA00 - NA11)

If the 1574 Sequential Addressing Unit is installed in the DCT package replacing the Address Decoder, the NA00 - NA11 information (contents of the Next Address register of the 1574) is transmitted when a Read-Sequential-Status command is executed. During this command the RNAF1 - RNAF4 inputs to the A-register interface are false, the output of the C3 inverters is true, and the NAXX input gates are enabled. If the NAXX input is true, a "1" is transmitted to the 1705.






FIGURE 3.17. A-REGISTER INTERFACE: BITS 12-15 (CARD 10)




FIGURE 3.18. A-REGISTER INTERFACE: BITS 8-11 (CARD 12)

3.34

39072900/28B






FIGURE 3.19. A-REGISTER INTERFACE: BITS 4-7 (CARD 14)




FIGURE 3.20. A-REGISTER INTERFACE: BITS 0-3 (CARD 16)

36

ω

39072900/28B

FUNCTION CONTROL LOGIC (CARD 17)

The function control logic is implemented by the circuit card in position 17 (see Figure 3.21). Inverters and drivers incidental to function control are located on other cards and described in other sections. The "L" prefix used in this description implies a local control signal (station addresses 0-3), pertaining to devices located within the DCT module package, and includes the DCT logic and the Sequential Setup and Sequential Status commands. The functional descriptions are divided into sections based on the function being described. These sections are not mutually exclusive, but descriptions are carried only as far as required to describe adequately each function.

3.9.1 Local Station False (LSTAF)

This output, when false, indicates that the station address being used is addressing a local station. When a station is addressed (STA true) and when the address is less than 04 (CSB0, CSC0, and CSD0 all true), the input to inverter E1B is true and the E1B output is false. LSTAF is used in the false state to control station addresses 02 and 03. If the device address is not a station (STA false) or if the address is larger than 04 (one or more of the CSB0, CSC0, or CSD0 inputs are false), the input to inverter E1B is false and the output is true. LSTAF in the true state indicates that a local station is not being addressed.

3.9.2 Station Addresses "0" and "1"

If the LSTAF output is false, the input to inverter E1A is false and the output of E1A is true, which enables the input gates to inverters C2A and D2A. When the address is "0" (CSE0 true), the input to D2A is true and the output of D2A is false. If the address is "1" (CSE1 true), the input to C2A is true and the output of C2A is false. When the address is either "0" or "1," a false input is provided for the input gates of inverters C3A, C3B, and D3A. These inverters provide read or write control outputs for stations within the DCT module; read is controlled by the Read Execute (REX), and write is controlled by the Write Execute (WEX), as described below.

READ STATION ADDRESS "0"

When the address is "0," D2B provides a true output to enable the input gate to inverter A2. If the command is a Read command, Read Execute (REX) is true, and the input to A2 is true and the output of A2 is false. The output of A2 provides RS0F1 through RS0F4 outputs (these are used in the false state to gate local status information to the A-read line drivers and transmitters) and provides an input to inverter D3B. The output of inverter D3B provides a true input for the input gate to D3A. The delay input to the D3A gate provides a time delay which is fixed to provide a true Local Read Ready (LRRY1) output for 1.0 microsecond after the leading edge of the Time-to-Execute pulse (REX is timed by TEX). This timing insures sufficient time for transmission of information, and the Ready signal drops at the end of this timed delay and remains false until REX goes false.

READ STATION ADDRESS "1"

A Distates DIA

The sequence for address "1" is the same as described above for address "0," except for the inverters used. The outputs RS1F1 through RS1F4 are false as described for RS0F1 through RS0F4. The RS1F1 through RS1F4 outputs are used in the false state to gate System Status (status of devices connected to the DCT) to the transmitters. The status word bit assignments for station addresses "0" and "1" are listed below.

a. Input at Station Address "0" (DCT Status).

A-Register Bit	Function (and source if not DCT)
0	Ready
1	Protect Fault Interrupt
2	End-of-Sequence Interrupt (1574)
3	External Sync Interrupt
4	Line Sync Clock Interrupt (1573)
5	1574 Present in System
6	1573 Present in System
7	Protected (PROTECT switch in position 2 or 3)
8	End of Sequence (1574)
9	External Sync Enabled to Sync Line 2
10	
11	
12	
13	
14	
15	

b. Input at Station Address "1" is used to read the system status lines on the DCB.

WRITE STATION ADDRESS "0"

When the station address is "0," the false output of inverter D2A starts at the local read or write cycles (outputs LRRY, LRHR, and LWHR become true), and the LWRY output gate and the A5B inverter input gate are enabled. The output of A5A is normally true; therefore, LWRY goes true at this time. When the Write Execute (WEX) input goes true, the input to A5B is true and the output of A5B is false. The A5B false output provides the FNTF1 through FNTF3 outputs (used in the False state to indicate a Function (Write) for devices within the DCT) and provides a false input to inverter A4. The true output of A4 enables the input gates to the sync and Interrupt flip-flops, provides an input to the A5A gate, and provides the FNCT0 (Function at station 0 address) output. The time delay input to the A5A gate provides a 1.5-microsecond delay and causes the A5A inverter to remain true for 1.5 microseconds after WEX comes true. This delay allows time for the function to be executed. When the 1.5-microsecond delay time elapses, the LWRY output goes false and remains false until WEX goes false. The functions at station address "0" are as listed in the table below.

Output at Station Address "0" (DCT Functions)

A-Register Bit	Function
0	Clear DCT
1	Reset Protect Fault Interrupt
2	Reset End-of-Sequence Interrupt
3	Reset External Sync Interrupt
4	Disable End-of-Sequence Interrupt
5	Enable End-of-Sequence Interrupt
6	Disable External Sync Interrupt
7	Enable External Sync Interrupt
8	
9	
10	Disable External Sync from Sync 2 Line
11	Enable External Sync to Sync 2 Line
12	Disable 1573 Output from Sync 1 Line
13	Enable 1573 Output to Sync 1 Line
14	Disable 1573 Interrupt
15	Enable 1573 Interrupt

EXTERNAL SYNC CONTROL, EXTERNAL SYNC, AND PROTECT FAULT INTERRUPT CONTROL

The functions performed with station address "0" include control of four flip-flops used for External Sync Enable (B4), External Sync Interrupt Enable (C4), External Sync Interrupt (D4), and the Protect Fault Interrupt. Various control signals and A-register bits are used for these control functions, as described below. For these functions, the station address must be "0" and WEX must come true as described above. The following descriptions assume that these conditions have been met and that the FNCT0 (Function at Station Address "0") output is true. Input gates to all the flip-flops are enabled by the FNCT0 signal.

Master Clear

The Master Clear Input (MCLF1, used in the False state to indicate a Master Clear) when false, provides a false input to inverter E5B. The output of E5B goes true and clears (resets) all four flip-flops.

Sync Enable Flip-Flop

a. Set

When FNCT0 is true and the A11B input is true (A-register bit 11), flip-flop B4 is set. The set side of B4, when in the True state, enables the input gate to line driver A and provides a true output for status bit 09 (STS09). STS09, when true, indicates that the External Sync is connected to SYN2. When the EXTSN (External Sync Input) goes true, all inputs to the AND gate at the input to the SYN2 line driver are true (C5A output is normally true), and the SYN2 output goes true. After 300 nanoseconds the output of C5A goes false, and the SYN2 output goes false.

b. Reset

When FNCT0 is true and the A10B input is true (A-register bit 10) or MCLF1 is false as described above, flip-flop B4 resets and remains reset until set again with a FNCT0 command.

When set, the C4 flip-flop provides a true set output which enables the input gate to the C5B line driver. This line driver provides an output to the interrupt lines and can be OR'ed with one or more other interrupt outputs. With the input gate enabled, the input to C5B goes true whenever an External Sync Interrupt occurs (flip-flop D4 set) and remains true until D4 and/or C4 is reset by a FNCT0 command as described above.

External Sync Interrupt Flip-Flop

a. Set

When the EXTSN (External Sync Input) input goes true, flip-flop D4 is set (C5A output is normally true), and a true input is provided for the input gate to inverter C5A. C5A acts as a leading edge detector to provide a sync pulse for a period of 300 nanoseconds. At the end of the 300-nanosecond period, the input to C5A goes true and the C5A output goes false. C5A thus produces a 300-nanosecond, positive-going pulse at the leading edge of the EXTSN pulse. When true, the set side of the D4 flip-flop provides a true input to the line driver C5B. If the input gate of C5B is enabled (enable flip-flop C4 is set), the input to C5B goes true and remains true until D4 and/or C4 is reset.

b. Reset

When FNCT0 is true and the A03C input comes true (A-register bit 03) or when the MCLF1 input goes false as described above, the External Sync Interrupt flip-flop D4 resets and remains reset until the next EXTSN pulse occurs.

Protect Fault Interrupt Flip-Flop

a. Set

When a protect fault interrupt occurs (in other words, the PFNS input is true), flip-flop E4 sets. Flip-flop E4 remains set until it is reset as described in the following paragraph. The set output provides a true output for the protect fault status bit which is STS01.

b. Reset

When FNCTO is true and the A01C input is true (A-register bit 01), or MCLF1 is false as described above, flip-flop E4 resets and remains set until it is set by PFNS as described above.

During the set state of E4, the reset output provides a false output to inverter E5A. E5A provides a true output connected to interrupt line 01 and may be OR'ed with one or more other NT01 inverter outputs. The input to E5A remains true as long as E4 is set.

Provision is made to OR another input to E5A via pin 39. When false, the input on pin 39 also provides a true output on NT01T as long as it remains false. As pin 39 is not currently connected to any input, it can be disregarded but should not be tied to ground.

WRITE STATION ADDRESS "1"

When the station address is "1," both inputs to the gate at C2A are true, the input to C2A is true, and the C2A output is false. This false output provides an input for the local Read and Write controls as described above; it also provides false input to C2B.

The output of C2B is true, providing the LST41 output. This command is used to acknowledge an interrupt from the 1573 Line Synchronized Timing Generator. The A-register is not used for this operation.

No response is sent if the 1573 is not present. A Reply is sent if the 1573 is present and has sent an interrupt, and the interrupt is reset. A Reject is sent if the 1573 is present but has not sent an interrupt.




FIGURE 3.21. FUNCTION CONTROL LOGIC (CARD 17)

39072900/C

3.10 RESPONSE CONTROL LOGIC (CARD 18)


The response control logic (Card 18), with the function control logic, maintains control of the responses sent to the computer. These responses include data inputs and the Reply, Reject, Character Input, and the Interrupt signal used by the DCT module. Table 3.2 lists the responses in order of precedence. The condition with the highest precedence determines the response; all other conditions are ignored.

PRECEDENCE	CONDITION	RESPONSE
1	Not connected and not a Connect command	None
2a	Unprotected command and PROTECT switch in position 2	Reject
2Ъ	Unprotected command and PROTECT switch in position 3	Reply and Interrupt
. 3a	Addressed device Here and Ready:	
	Generate REX or WEX and wait 2 μ sec from leading edge of Read or Write, then:	
	If Ready drops in time and RJT is false	Reply
	If Ready drops in time and RJT is true	Reject
	If Ready does not drop in time	None
3b	Addressed device Here but not Ready	Reject
• 3c	Addressed device not Here	None .
4	1574 Sequential Addressing Unit not in system:	
	Sequential Setup or Sequential Status command	None
	Random Address command in mode 2 or 3	Reject
	Any No-Address command	Reject
5a	Station Address 00 and Write (set DCT functions)	Reply
5b	Station Address 00 and Read (present DCT status)	Reply
5c	Station Address 01 and Write (1573 Line Synchronized Timing Generator):	
	If 1573 not in system	None
	If 1573 interrupt sent	Reply
	If 1573 interrupt not sent	Reject
5d	Station Address 01 and Read (present system status)	Reply

TABLE 3.2. RESPONSE PRIORITIES

3.10.1 Basic Response Timing

When a device is addressed, a response [Read Here (RHR) or Write Here (WHR)] is transmitted to the DCT. The addressed device transmits a Read Ready (RRY) or Write Ready (WRY) if ready to perform the specified operation. Upon receipts of a Read or Write command from the computer, the DCT examines the RHR, WHR, RRY, and WRY lines. If the device is both Here and Ready, a Read Execute (REX) or Write Execute (WEX) is transmitted to the device. The device acknowledges the Execute signal by dropping the Ready line, and a Reply (RPY) is transmitted to the computer. This description assumes the DCT is connected, no protect fault exist, and a Reject is not generated by the device. See Figure 3.22 for basic response timing.



NOTES:

A REJECT IS SENT INSTEAD OF A REPLY IF RJT IS TRUE WHEN READY DROPS.

A REJECT IS SENT INSTEAD OF AN EXECUTE IF THE ADDRESSED DEVICE IS HERE AND NOT READY. NO RESPONSE IS SENT IF THE ADDRESSED DEVICE IS NOT HERE.

NO RESPONSE IS SENT IF READY DOES NOT DROP IN TIME (WITHIN 4.0 #SEC OF READ OR WRITE). ADDRESS BEING INCREMENTED FOR SEQUENTIAL OPERATION (NO-ADDRESS COMMAND ONLY).

1-1347B

FIGURE 3.22. RESPONSE TIMING DIAGRAM

3.10.2 Command Formats

CONNECT

The format for Connect commands is shown below. A Connect command is defined as any command whose W-field is "0" and whose E-field matches the equipment number of the DCT. When any command is executed, a flip-flop in the DCT is set which allows Continue commands to be recognized. This "connected" flip-flop is reset by any command addressed to another equipment or by a Master Clear. It is not reset by a clear function.

15	11	10		7	6		0	
W = ''0''			Е			Station Address		

CONNECT COMMAND FORMAT

Connect Flip-Flop

a. Set

When the Connect (CNCT) input is true, the output of inverter B1A is false to inhibit resetting the connected flip-flop (E1). The input to inverter B1B is false, the output

of B1B is true, and if a Read or Write input is true, the connected flip-flop is set. When true, the set output of E1 provides an enable input to the C1A inverter gate and provides the connect (CØNT) output. This output is used on Card 15 to enable the Character Input transmitter gate. The reset output of E1 provides a false signal for one input to the E2 inverter.

b. Reset

If the Connect (CNCT) input is false and the Q15F input (Not Continue) is true, or if the Connect Reset (CØNR) input is true, the Connected flip-flop is reset and remains reset until set as described above.

CONTINUE

The general format for Continue commands is shown below. A Continue command is defined as any command with a "1" in bit 15 when the connected flip-flop is set. The mode field is used by the 1574 Sequential Addressing Unit and 1571 Chaining Buffer Channel and must be "0" or "1" if the 1574 is not present in the system.

15	14 12	11	0
1	Mode	Channel Address	

CONTINUE COMMAND FORMAT

3.10.3 <u>Normal Response Sequence</u>

During this sequence it is assumed that the DCT is connected, the device is Here and Ready, and no protect faults occur. When the Read or Write pulse goes true, the output of the Read or Write receivers goes true, providing one true input to inverter E5B. A true input is also provided to enable the input gates to inverter E4B (Device Response). The Read Ready or Write Ready signals provide another true input to the E4B gate, and the output of E4B goes false and remains false until the Read or Write Ready line is dropped.

E5B provides a false input to the TEX inverter (B3). The output of the E5B inverter also provides a false input to E4A (Read or Write) and the output of E4A comes true to start the 500-nanosecond Read or Write pulse delay and to start the 3.4-microsecond Internal Reject Delay at the input to the E4B inverter. Inverter D2A provides the 500-nanosecond Read or Write delay. The Read or Write pulse is delayed 500 nanoseconds after the leading edge of the Read or Write command pulse; then the output of D2A goes false, the output of D2B goes true and provides the input to start the Read or Write pulse at the input to E2, and the time-to-execute delay at the input to inverter C1A.

When the E2 inverter output comes true, the reset input gates to the Device-Not-Ready flip-flop (D3) are enabled. Since the device is both Here and Ready, all inputs to either the Read gate or the Write gate are true and the Device-Not-Ready (D3) flip-flop is reset.

The Read or Write pulse output of E2 remains true for 60 nanoseconds, as determined by the delay, and drops false after the delay time has elapsed.

When the output of D2B goes true, the input to C1A is delayed for 250 nanoseconds, as determined by the delay, and the output of C1A remains true during the 250-nanosecond delay time to inhibit the Time-to-Execute (TEX) inverter B3.

Inverter B3 acts as an inverted AND gate for the output of E5B (false at this time) and the output of C1A, which goes false at the end of the 250-nanosecond delay. When both of these inputs are false, the output of B3 comes true, providing a true state TEX (Time-to-Execute pulse), which is transmitted to the device.

Since the Device-Not-Ready reset output enabled the WEXT and REXT gates, and the Read Here or Write Here inputs provided a true input to these gates, the Write Execute (WEXT) or Read Execute (REXT) ouput comes true at the leading edge of the Time-to-Execute pulse, and TEX, WEXT or REXT remain true until the ready line is dropped by the device.

The response control logic of the DCT now waits for the addressed device to drop the Read Ready (RRYF comes true) or the Write Ready (WRYF comes true) line. When the ready line drops, the input to the Device Response inverter (E4B) goes false and the output of E4B becomes true, providing a true input to set the Reply (E3) flip-flop. The delay at the input of the set gate provides a 50-nanosecond delay which acts as a noise filter for the Reply flip-flop. When the set output of the Reply flip-flop comes true and the Reject flip-flop has not been set, a 450-nanosecond delay at the input to the Reply transmitter (D4 and C4) is started to allow the Reply flip-flop to settle. After the 200-nanosecond delay time has elapsed, the input to the Reply transmitter comes true and the reply is transmitted to the computer.

After the computer receives the reply, the Read or Write command line is dropped, causing the output of E5B to go true dropping TEX and WEXT or REXT, and resetting the Reply flip-flop.

E5B also provides a true input to E4A, the false output of E4A provides an input to D2A. The true output of D2A sets the Device-Not-Ready (D3) flip-flop, which disables the REXT and WEXT output gates. The D2A output is coming true and also provides a true input to D2B, and the output of D2B goes false. The DCT is now in the Ready state for the next command.

3.10.4 Device Protect Sequence

The unprotect false (UNPF) line of the decoded data channel is used to inhibit the normal use of the DCT PROTECT switch. When this input is false (0 volts), the addressed station accepts all commands with the proper station address.

If the device has a Program Protect switch, the switch controls the protect responses. If the device has no switch and accepts unprotected commands, the UNPF line is false when the device is addressed.

If the UNPF line is true when a station is addressed, the station is protected against protect faults by the PROTECT switch in the DCT. The UNPF line, when false, provides the response control logic inputs (UNP2 and UNP3). Both these inputs are true when the UNPF line is false.

If the UNP2 and UNP3 inputs are true and the device addressed is a station, the AND gate inputs to inverters C1B and E5A are both true. The outputs of these inverters provide false inputs for the Execute Enable inverter (D1B). Since the DDT input is normally false, the output of D1B is true. The result of this is that the PROTECT switch on the DCT (providing inputs PRØ2 and PRØ3) is ignored, and the Enable Execute is true regardless of the state of the Program Protect bit during the present command.

When the UNPF input is in the true state, the addressed device is protected by the PROTECT switch of the DCT. If the UNPF line is true, UNP2 and UNP3 are false, and the AND gate inputs to inverters C1B and E5A are disabled. In this condition the response depends upon the setting of the DCT PROTECT switch as described below, with normal responses occurring unless there is a protect fault.


DEVICE PROTECTED WHEN AN UNPROTECTED COMMAND OCCURS

PROTECT Switch in Position 2

With the PROTECT switch in position 2, the input to inverter C1B (the Program Protect bit of the command PR02) is false, and the output of C1B is true, disabling the D1B inverter (Disables Execute) and enabling the input gate to the reject transmitter. This allows a Reject to be transmitted directly during Time-to-Execute (TEX). During this response cycle, the Ready lines from the device, and the state of the Device Ready inverter (E4B) are ignored, the Device-Not-Ready flip-flop (D3) is not reset, and the response cycle proceeds normally, except for these alterations: the Reply and Reject flip-flops are not set and the Reject signal is transmitted during TEX time. The computer responds by dropping the Read or Write command and the DCT cycles out, resetting the response logic to the Ready state for the next command.

PROTECT Switch in Position 3

With the PROTECT switch in position 3, the response cycle proceeds as described above except that the output of inverter E5A provides a true signal to enable the set input of the Reply flip-flop and to enable the Protect Fault Interrupt (PFNS) output gate. When the Read or Write pulse comes true, the Reply flip-flop is set, and the Protect Fault Interrupt output comes true and is transmitted to the computer. The Reject flip-flop (C3) is not set during this cycle, so the input gate to the Reply transmitter is enabled. When the Reply flip-flop set output comes true and after the 200nanosecond delay time has elapsed, a Reply is sent to the computer. The computer responds by dropping the Read or Write command, and the DCT cycles out to the Ready state for the next command. Figure 3.24 shows the timing of both sequences described above.



	•	
		TIME DELAY DESCRIPTIONS
A	500 ηs	ALLOWS CONNECT FLIP-FLOP TO SETTLE.
в	60 7 б	LEADING EDGE DETECTOR PULSE USED AS STROBE .
С	250 7 s	COMBINED WITH TIME DELAY B, ALLOWS 250 7s FOR DNR FLIP-FLOP TO SETTLE.
D	0-2 µвес	WAITING FOR RESPONSE.
Е	50 ηs	NOISE FILTER FOR REPLY.
F	200 75	ALLOWS DRY FLID-FLOD TO SETTLE


 F
 200 γs
 ALLOWS RPY FLIP-FLOP TO SETTLE.

 G
 INDETERMINATE
 COMPUTER RESPONSE TIME TO DROP READ OR WRITE.

 H
 ≈ 20 γs
 REPLY (F) DELAY DISCHARGE.

1-1331A

FIGURE 3.23. NORMAL RESPONSE CYCLE



- F 200 η s ALLOWS RPY FLIP-FLOP TO SETTLE.
- G INDETERMINATE COMPUTER RESPONSE TIME TO DROP READ OR WRITE.

H $\approx 20 \ \eta s$ REPLY (F) DELAY DISCHARGE.

1-1328

FIGURE 3.24. DEVICE PROTECT CYCLE

If the addressed device responds as Here and Ready, the Device Ready inverter (E4B) output goes false as described in the normal response sequence, and the timing sequence proceeds as in the normal sequence. A Read or Write pulse is generated, the Device-Not-Ready flip-flop is reset, and the REX and WEXT or REXT outputs come true.

The DCT is then waiting for the device to drop the ready line to acknowledge execution of the command. If the device never drops the ready line during the 2-microsecond interval specified, the Device Ready inverter (E4B) remains inhibited by the 3.4-microsecond delay. The output of E4B never comes true, the Reply flip-flop is never set, and the computer does not receive a response.

After the time delay set for Internal Reject within the computer, the computer generates an Internal Reject signal for use by the program for recognition of the fault, and the computer drops the Read or Write command. The Response logic then cycles out to the Ready state, as described in the normal response sequence. Figure 3.25 shows the timing of this internal reject sequence described above.




FIGURE 3.25. INTERNAL REJECT CYCLE


3.10.6 Device Rejects Execution Command Sequence

Stations can inhibit execution of commands by the Reject False (RJTF) input. When the RJTF input is false (indicating of execution), the output of the Reject inverter (D1A) is true, enabling the set input gate to the Reject flip-flop (C3).

The first portions of the timing cycle are normal, but when the TEX (time-to-execute) signal comes true, the Reject false input goes true in the device and is transmitted to the DCT. The output of D1A, now true, is AND'ed with the output of E4B (Device Response) and the reset output of the Device-Not-Ready flip-flop (D3), setting the Reject flip-flop.

The Reject flip-flop reset output (now false) inhibits the Reply transmitter input gate, and the set output starts a 200-nanosecond delay/reject at the input of the transmitter, to allow the Reject flip-flop to settle. When the delay time has elapsed, the Reject signal is transmitted to the computer, and the computer responds by dropping the Read or Write command as described in the normal sequence description.

Figure 3.26 shows the timing during the device reject sequence described above.




If the addressed device is Here But Not Ready, the RRYF input (Read Ready false) remains true and the output of inverters D5A (Write Ready) or D5B (Read Ready) remains false causing the Device Ready inverter (E4B) output to remain true.

The Read or Write pulse is generated as in the normal sequence, and the Time-to-Execute (TEX) output comes true, but the WEXT or REXT gates are not enabled (since the Device-Not-Ready flip-flop was not reset), and the WEXT or REXT outputs remain false.

With the Device-Not-Ready flip-flop still set and the Device Here inverter, Read Here (C5A) or Write Here (C5B) output true, the Reject flip-flop set input gate is enabled, and the flip-flop is set when TEX comes true. The Reply is inhibited by the 'reset side of the Reject flip-flop (now false), and the set side starts the delay at the input to the reject transmitter. After the delay time, the Reject signal is transmitted and the computer responds by dropping the Read of Write command. The response logic cycles out to the Ready state as described in the normal sequence. Figure 3.27 shows the timing of the device here and not ready sequence described above.

Figure 3.28 is a logic diagram of Card 18.








FIGURE 3.28. RESPONSE CONTROL LOGIC (CARD 18)

3.11 ADDRESS CONTROL LOGIC (CARD 19)

The address control logic is implemented by the printed circuit card in position 19 (see Figure 3.29) and provides decoding for Q00, Q04 through Q06, and Q12 through Q15. These inputs from the Q-register of the computer are combined in various ways described below to form the control signals to determine the addressing modes.

3.11.1 <u>No-Address (NAD)</u>

When Q04, Q05, and Q06 are all true and Q15 is false, the input to inverter C4B is true. The output of C4B, when false, disables the input gates to C4A, and the STAT output gate. The output of C4A is inverted by D5A to provide a true NAD output and to enable the input gate to E3A. The NAD output, when true, specifies a No-Address data transfer command used for direct I/O with no address.

3.11.2 Station Address (STAT)

The Station Address true (STAT) output is true if the NAD output is false and Q15 is false. This output indicates that the device being addressed is a station and is true only during Function and Connect or Status and Connect commands. The STAT output is transmitted on the DCB and is also used to enable the inhibit gate for the protect fault reject logic on Card 18.

3.11.3 Channel Address (CHLT)

The Channel Address True (CHLT) output indicates that a channel is being addressed and is true for direct I/O commands and all random-addressing commands.

The output of inverter C4B provides a false input to both gates of inverter C4A whenever the direct I/O commands are used. This makes the CHLT output true during these commands.

When Q15 is true, the output of inverter E4 is false, providing a false input to one of the gates to C4A. If Q14 is false, which it is during Random Address commands, the

output of the Q14 receiver provides a false input to the other gate of C4A. With both input gates having false signals, the output of C4A (CHLT) is true.

3.11.4 Write Ready (WRYF)

The Write Ready False (WRYF) output is normally true. A Local Write Ready signal (LWRY going true or LWRYF going false) creates a Write Ready condition causing WRYF to go false. It is necessary for Write Ready to drop (WRYF going true) to cause a response. This is inhibited if the output of inverter D4B is true. The output of D4B is true for any Read Only command, as determined by the inputs to E3A, NAD (No-Address) AND'ed with Q0 (Inhibit Execute) and Random Address Read only (Q15 set and Q12, Q13, and Q14 reset).

3.11.5 <u>Q07A</u>

This output is connected with the output of another inverter at the input of logic cards in positions 22 (Address Decoder) and 25 (1574 Sequential Addressing Unit). The two inputs to these cards (Q15 and Q07) are AND'ed to form the final input signal.

When Q15 is false, the Q07 input to the cards is inhibited from the decoding logic. Since a station address consists only of bits Q00 through Q06, the Q07 bit is only inhibited during those commands associated with station addresses. When the address is a channel, the Q07 bit is used in the address decoding.

3.11.6 Q15F

For this output Q15 is inverted and is provided as an output to the response control logic (Card 18). Q15F in the True state enables the reset input gate to the Connect flip-flop, allowing the Connect flip-flop to be reset. Q15F in the False state inhibits the reset gate of the Connect flip-flop, and thus specifies a Continue command, as Q15F is false only during those commands when Q15 is true (Random Addressing and Sequential Addressing).

3.11.7 Read Execute (REXT) and Write Execute (WEXT)

The Read Execute (REXT) and Write Execute (WEXT) outputs are used for all data transfers, unless inhibited, and are false only during direct I/O commands with Q00 false or during Random Address Read Only commands. In all other cases either REXT or WEXT is true for a time specified by the response control logic. They will come true at the leading edge of the Time-to-Execute (TEX) pulse, unless inhibited by a Read Only command.

The conditions creating a false output for these signals are described above in the WRYF descriptions.

3.11.8 Q00A and Q00B

The Q00 outputs are true whenever the Q-register bit 00 is true. They are used to inhibit execution of commands in the No-Address mode as described above and also to provide outputs used by the Address Decoder and the 1574 Sequential Addressing Unit.

When the Address Decoder is installed, Q00 is combined with Q01 to form the CSE0-CSE3 addressing outputs. When the 1574 is installed, Q00 is used as the set input to the least significant bit of the address registers.

3.11.9 Simulate Response

.

The Simulate Response signals (SRSF1 and SRSF2) are normally true, enabling the normal responses described above. However, for any Read Only command, WEXT and REXT outputs are inhibited. Therefore, the addressed device does not respond by dropping its Ready signal (RRY or WRY going false). The input gate to D4B (Read Only and TEX) causes SRSF1 and SRSF2 to go false when the Time-to-Execute (TEX) pulse occurs. The SRSF1 and SRSF2 outputs go to Card 18 to cause the AR lines to be gated to the A-read line transmitters and to provide inputs to simulate the RRYF output to go true (Read Ready dropping).

This group of control signals is used for all sequential addressing modules.

3.11.10 Sequential Address Setup or Status (SASS)

This control signal is used when a sequential address module is being addressed. It is used by the 1574 as well as by other sequential addressing modules external to the DCT package (e.g., 1797/1571).

When both Q14 and Q15 are true, the inputs to E2B and E4 inverters are true, and the outputs provide false inputs to inverter E3B. With both these inputs false, the output (SASS) is true. When Q15 is true and Q14 is false (during Random Address mode commands), the SASS output is false.

3.11.11 SAM1T and SAM2T

These two signals are used for control of special sequential addressing modules other than the 1574 (1797/1571). Commands controlling these modules are programmed in the Sequential Setup and Sequential Status formats, which are defined as commands having both Q14 and Q15 set ("1's"). When both Q14 and Q15 are true, the outputs of inverters E2B and E4 (both false at this time) provide inputs to inverter E3B, which acts as an inverted AND gate for False State signals and provides a true output (SASS). The Sequential Address or Setup (SASS) output enables the output gates for SAM1T and SAM2T. If Q12 is true, the SAM1T output is true, and if Q13 is true, the SAM2T output is true.

3.11.12 Random Address and Lockup (RAL)

During the Random Address and Lockup commands, which are rejected if the 1574 Sequential Addressing Unit is not installed, a data transfer is executed at the specified address and the next address is set equal to the address specified by the current command.

During the Random Address and Increment commands, also rejected if the 1574 is not installed, a data transfer is executed at the specified channel address and the next address is set to one greater than the address specified by the current command. The RAL signal is gated by the Address Decoder logic (Card 18) to cause a Reject Data Transfer (RDT) and a Disable Data Transfer (DDT) if the Address Decoder is installed in addition to the 1574.

The RAL output is decoded from Q13, Q14, and Q15. When Q13 is true, Q14 is false, and Q15 is true, all three inputs to the RAL gate are true, and the RAL signal is available for gating on other logic cards. If any one or more of the inputs is false, the RAL output is disabled.

3.11.13 ADD1A and ADD1B

These outputs are used to increment the Address register of the 1574 during the RAL commands described above. ADD1A is true during Random Address commands when Q12 is true and increments the Next Address register during RAL commands (Random Address and Increment).

ADD1B and Q01 are AND'ed at the input to the 1574 (Card 27) and increment the Next Address register when Q01 is true during a No Address command.




FIGURE 3.29. ADDRESS CONTROL LOGIC (CARD 19)

3.55

39072900/28B

3.12 LONG-LINE DRIVERS (CARDS 20 AND 21)

The line drivers provided on the printed circuit cards in card positions 20 and 21 provide noninverting amplification of the signals connected to the Data and Control

Bus. Figures 3.30 and 3.31 are logic diagrams of the Long-Line Drivers (Cards 20 and 21). The line drivers provide sufficient amplification for driving 40 normal loads. An isolation diode must be provided for each load on each line.

39072900/28B

39072900D




FIGURE 3.30. LONG-LINE DRIVERS (CARD 20)

39072900D




FIGURE 3.31. LONG-LINE DRIVERS (CARD 21)

3.13 ADDRESS DECODER (CARD 22)

The Address Decoder (Card 22) provides inverters and gates for partially decoding the Q-register inputs; these inputs have, in some cases, terms AND'ed for additional control features and are not the actual A-Register contents. Each set of four inverters decodes two input bits in straight binary fashion as shown in Table 3.3.

TABLE 3.3. TYPICAL TRUTH T	ABLES
----------------------------	-------

Q01A	Q00A	TRUE OUTPUT	COMBINATION	Q11A	Q10A	TRUE OUTPUT	COMBINATION
0	0	CSE0T	Q01A Q00A Q01A Q00A Q01A Q00A Q01A Q00A Q01A Q00A	0	0	DIGT	Q11A Q10A
0	1	CSE1T		0	1	ANA1T	Q11A Q10A
1	0	CSE2T		1	0	ANA2T	Q11A Q10A
1	1	CSE3T		1	1	ANA3T	Q11A Q10A

Two additional inverters and several input and output pins are used to provide interlocking controls for the Address Decoder (see Figure 3.32).

3.13.1 <u>No Address</u>

The NAD input (No Address is decoded from the Q-register bits to indicate a direct I/O command with no address associated with the command.

3.13.2 Enable Data Transfer

The EDT (Enable Data Transfer) is a pin which is grounded by each card of the 1574, thus providing a false signal input to the Address Decoder when the 1574 is also installed.

3.13.3 Random Access Lockup


The RAL input is the Random Access Lockup signal used for the 1574 and is not used in the Address Decoder. The B2A inverter acts as a NOR gate for the EDT, NAD, and RAL inputs.


If RAL or NAD come true or if the EDT input is held at ground by any of the 1574 cards installed, the DDT (Disable Data Transfer) and the RDT (Reject Data Transfer) outputs of the card are true, thus disabling and rejecting any transfer of data. This interlocking system provides protection for misplacement of hardware and programming errors.

3.13.4 End of Sequence

The EØS output pin is grounded by the Address Decoder to provide a continuously false EØS output when the Address Decoder is installed. This output and DDT and RDT outputs disable the 1574 if the Address Decoder is installed. This provides bilateral protection for both the Address Decoder and the 1574.

39072900/28B





NOTE: THIS CARD IS REMOVED WHEN THE SEQUENTIAL ADDRESSING OPTION IS ADDED TO THE 1750.

		Q00 A-Q15 B	Condition Q-Register Bits	CSB0T-CSB3T	Decoded Address Bits 6, 7 (True)
	· · · · · · · · · · · · · · · · · · ·	EDT	Enable Data Transfer (Grounded by	DDT	Disable Data Transfer EDT
			Cards 23-28)		(NAD + RAL)
		NAD	No-Address	RDT	Reject Data Transfer EDT
E		RAL	Random Address and Lockup		(NAD + RAL)
D34		DIGT	Digital Input or Output (Address 0XX)	CSC0T-CSC3T	Decoded Address Bits 4, 5 (True
D34 CAR	D TYPE: BE	ANA1T	Analog 1 (Address 4XX) (True)	CSD0T-CSD3T	Decoded Address Bits 2, 3 (True
D34 CAR	D TITLE: Address Decoder	ANA2T	Analog 2 (Address 8XX) (True)	CSE0T-CSE3T	Decoded Address Bits 0, 1 (True
D34 CAR	D DRAWING NO.: 38882200	ANA3T	Analog 3 (Address CXX) (True)	EOS	End of Sequence (Grounded by
D34 LOG	IC DRAWING NO.: 38925600, Sheet 22	CSA0T-CSA3T	Decoded Address Bits 8, 9 (True)		this card)

FIGURE 3.32. ADDRESS DECODER (CARD 22)

Section Four MAINTENANCE

4.1 <u>GENERAL</u>

Corrective maintenance procedures, parts removal, and parts replacement can be found in Control Data publication NO. 84785000. This section provides only fundamental preventive maintenance instructions and procedures. Since the DCT is located in a cabinet that includes other modules, some maintenance procedures include the other modules as well as the DCT.

4.2 **PREVENTIVE MAINTENANCE PROCEDURES**

Preventive maintenance includes two basic procedures:

a. Inspect modular cabinet MG air filters and clean as necessary every two to three weeks.

b. Check output of MG power supply at least once a month. The MG power supply contains a variac with which the output voltage can be varied to compensate for additional module loading. Whenever modules are added or deleted, check output voltage and adjust the variac for 208 volts output.

4.3 TROUBLESHOOTING PROCEDURES

There are no normal troubleshooting procedures besides chasing "1's" and "0's." The response control Card 18 (Figure 3.28) contains the response delay for the Reply signal. Resistor R23 is selected to adjust for a nominal response delay of from 3.3 to 3.5 microseconds.

39072900/28B

TIME EST. MINS.	LEVEL	ITEM	PREVENTIVE MAINTENANCE
5	Monthly	1.1	Clean Air Filter
5	Monthly	1.2	Check Cooling
2	Monthly	1.3	Check Power Supplies
40	Bi-Monthly	2.1	Voltage Margins

"This PMI is the recommended frequency of performing preventive maintenance on this equipment. Scheduling of this preventive maintenance is a site responsibility. Scheduling may include variations in the recommended frequency due to individual site conditions (e.g., usage, environment, time, etc.)."

CLEAN AIR FILTER

CHECK/Conditions

Action

- 1. 60 Hz power off.
- 2. Snap plate at front bottom of cabinet removed
- 1. Vacuum both sides of filter element thoroughly.
 - a. If filters are very dirty, wash them in a mild detergent-water solution.
 - b. Place filters vertically while drying to avoid damage.

CHECK COOLING

CHECK/Condition


1. 60 Hz power off.

<u>CHECK</u>: Is the red light on at the bottom of the cabinet?

Yes No

2. 60 Hz power turned on.

<u>CHECK</u>: Does air circulate upwards through entire cabinet?



Next Item

CHECK POWER SUPPLIES

CHECK/Condition

 Verify power supplies are creating +6 VDC and -6 VDC.

39072900/D

Action

→ 1. Check operation of vane switch.


2. Check for presence of 60 Hz or 400 Hz on either side of lamp. 400 Hz on one side turns on the lamp, while 60 Hz at the other side keeps it off.


 \rightarrow 1. Verify blower is operating.

- 2. Check for any unnatural obstructions.
- 3. Verify there is a proper allowance for air to move under cabinet, through filters and up.

Action

CHECK: Is the proper voltage present?





RUN VOLTAGE MARGINS

CHECK/Condition

1. Insure system is configured for running of appropriate diagnostic for equipment on 1750. (Interrupts equipment number, proper inputs or outputs for diagnostic used,...)

2. Optional testing could be performed to verify operation of master clear button, equipment number switch and protect switch depending on whether customer desires to use these features as variables.

3. Run the diagnostic and shock test the 1750 module*


CHECK: Are there any errors?

No _ Yes —

 Isolate and/or replace shock sensitive card or component.

4. Re-run the diagnostic at ±10% power supply margins.

CHECK: Are there any errors:




*Equipment that has not been shock tested regularly, should be approached with caution as large scale failures are possible in older modules.

Action

Section Five DIAGRAMS AND PARTS LIST

5.1 <u>GENERAL</u>

Included in this section are board layout diagrams for all cards in the DCT (see Figures 5.1 through 5.9). These diagrams illustrate the positions of the components on each board. Following each diagram is a parts list for that board. Table 5.10 is a module assembly parts list.




1-2527

FIGURE 5.1 BALANCED LINE INTERFACE (AV) CARD, BOARD LAYOUT

39072900/C

) N T	ROL SYS	·					ED			ING TERF	·		PRODUCT	PL 382	37 <i>4900</i> of z	E
		REVISI	ON STA		FSHE	ETS		· ·						REVISIONS			
	5			TT				REV	ECO					DESCRIPTION			APPD
A	-			┼╌╀		┼╌┼		A		REL	ى زېر جم ک				· · · · · · · · · · · · · · · · · · ·		OBE
B	B							B	11277				295	OSZIT. ADDED F	TIND NO. I	1 8 12	fin
C	B							C	11455	SEC	Ε. С.,	0.					las
D	D			╞╌╽				D			= C.O					MW/	23.0
E	P			╞╌╞	.	+		E	DDC	FING	WAS P/N	118259	00,0	TY3; DELETED FIN	, FIND WAS H	N 56 701007 (ESE	16 14
		┠╼╌┠╾╌┨		$\left \right $		╉╶╂											
$\left - \right $				╂╌╂		┼╌╂											
				+				1									
				1 1													
								<u>]</u>									
FINI NO) I C	PAR	TATION		ANTIT	Y REQ	UIRED	-				UNIT OF MEAS		NOMENCLATURE OR	DESCRIPTION	SPECIFICATIONS. N OR MATERIAL	
1		8827												PW BOARD		· · · · · ·	
S		118270	000	4										PARTY LINE RI	ECENER	ROIB	
3	//	18244	100	4										PARTY LINE TRA	ANSMITTER	TOIA	
4	1	18269	00	4										PARTE LINE REC	CEIVER	ROIH	
5	//	18245	700	4										PARTY LINE TRA	VSMITTEN	T3IB	
6	/	1848	500	4									· .	INVERTER		I 4 8 M	
7																	
8	-	4505			I 	-								CAL TANTINE	10%	C1-C*	
9	ۇ	38996	6100	REI	<u> </u>									LOSIC DIA	-		
co	PIE TO	ES]							5.	21	Alton CATE	6BB 2.11.6	L COPD. 1.16	DATE

xCjO	NTROL DATA		TITL BA			ED			G A 7,F,A			PRODUCT 1500		874900	D REV.
FIND	DIVISION		OUAN		REQUIE			 	 	UNIT	<u> </u>		SHEET 2	OF	NOTES
	IDENTIFICATION	00						 	 	OF MEAS		NOMENCLATURE OR I	DESCRIPTION	OR MATERIA	
10									 ļ					· · · · · · · · · · · · · · · · · · ·	
11	29563033	8										RES. COMP 1.2.	Káw 5%	RI THRU	R 8
12	38958502	1										TEST JAC	:K		
13	38817200	1										HEADER, PRINTE	D WIRING	BD	
14	84717500	2										RIVET, UNIV HD	, AL	1/16 DIA × 1/4	! <i>LG</i>
								 					·		
			·					 	 		-				
							·								
				 	<u> </u>				 						
	· · · · · · · · · · · · · · · · · · ·				·	ļ									
			ļ		<u> </u>										
														·	-
							·		†						
 					<u> </u>		 			· · · ·				· · · · · · · · · · · · · · · · · · ·	,



NOTE: BAND DENOTES CATHODE END OF DIODE.


FIGURE 5.2. RESPONSE CONTROL (BB) CARD, BOARD LAYOUT

1-2528A

brush and a star	NTROL DATA					ON	SE	WI. Ce	-			757	PRODUCT 1500		896800	REV
 	DIVISION	<u> </u>					BB						1	SHEET	OF 4	
	REVISION STA	TUSOF	SHEE	⊤s -									REVISIONS			
					_	REV	ECO						DESCRIPTION			APPD
ļ						A		- 		E 11 .	520					3/19/05
	┈┟──┼──┼──┼	┼╌┼	-	┝╌┿		8 C	1131	52		<u>20</u>			·····	<u> </u>		1 the
	+-+-+	┼╌┼		┝╌┾╸		D		5 56			2					
						F						- F	IND NO. 19 Y	VAS 20	BA, U	ain
h 1						н	1246								14	and
						J	כמס	F/N	15	WAS	Z45	104	30, #16 WHS 245	10445, ±17	WAS 24510453	Him
		$\left \right $					1200						#22 WAS 24511 7 DELETED C		E 215 Rak	MAR
	E SHTA					K							Z, DELETED CI , ADDED CII .		KW	
A	DITIONA		EVI	ыр	NS			ADDE	D F/	5 QTY 'N'5	2,F1 28,2	N3 V 19,30	VAS QTY3, F/NG WAS 0,31; F/N 13 WAS F	5QTY2,F/N 7/N389010	11 WAS QTY 7; [[] DOD.(ECR2557)	6 %
FIND	PART IDENTIFICATION		ANTIT	REQ	UIREC			1	1	1	UNIT OF MEAS		NOMENCLATURE OR E	DESCRIPTION	SPECIFICATIONS, N OR MATERIAL	
1	38850800	1											PW BOARD	,		
5	11823600	1											DOUBLE IN	ERTER	<i>D34</i>	
3	11826600	2											FLIP FLOP	2	F24	
4	11826500	1											FLIP FLOS	P	F34	
5	38958502	1											TEST JACK			
	11823400												INVERTER		I 48	
7	11826900	2											PARTY LINE .	RECEIVER	ROIA	
8	11827000	2											PARTY LINE RE	CEIVER	ROIB	
9	11824400	2											PARTY LINE TO	RANSMIT	ER TOIA	
00F T	2 E S			<i>.</i>										G, B. J. 3-14-	66 - DI 1 - G Tes	DA E

(ଚର)			R	ESP	ON	SE	•	CO	NTR	POL	1500		896800	M
CON	TROL SYSTEMS DIVISION					\mathcal{B}_{ℓ}	B					SHEET Z	OF	L
FIND NO.	PART IDENTIFICATION	00	UANTIT	Y REQU	RED					UNIT OF MEAS	NOMENCLATURE OR	DESCRIPTION	SPECIFICATIONS, N OR MATERIAL	IOTE
10	11824500	2									PARTY LINE	TRANSN	NITTER T3	18
11	11823500	2									DOUBLE IND	ERTER	D24	
12	25175800	3									DIODE		CRI THRU C	ER.
/3	24505229	3									CAP. TANT IM	f 35 V 10%	CI THRU	C 3
14	24505207	1									CAP. TA .015 4	f 354 10%	C 5	
15	84991.702	2									CAP. CER 50	fror 10%	CB AND	' C
16	84996723	1									CAPCER 560	f 1001 10%	(10	
17	2.4996731	2									CAP. CER 150	0pf 100V 10	6 C4 & CI	/
18	84796726	1									CAP.CER 150	0,00 100 10%	C 7	
19	24563033	17									RES. COMP 1.2	K = W 57	RI-5, 8,9, 12-18,	20
20	38927/00	REA									LOGIC DIA	96RAM		
21		· 1												
22	84996715	1									CAP. CER ISOP	F 100 1 10%	6	
23	24500057	4									RES.COMP 560	n = w 5%	R6, 7, 10 & 1.	1
24	24500053	1				·					RES. COMP 390		1	
25	2 <i>4500</i> 0XX	1									RES. COMP			.0
26	84717500	2					<u> </u>				RIVET, UNIY HD		1/16 DIA × 1/4	
27	383/7200	1									HEADER, MINT	ED WIRING	BD	
28	52301300	1									DOLIBLE INVER	THE	D34M	

	LICE TANKE		TITLI		5P)SE								PL 388	396800 L
•	Сы <u>ы</u> ны ст. т. т. т.					E	B								3	
· ·.	n sa sa na sa		<u>, , , , , , , , , , , , , , , , , , , </u>	· ·	4E _ 1 14	λέι Γ			1			UNET DE MEAS		NUMEN CAT RE -	DES PHATICN	PECIFICATIONS, NOTES
29	11848700	1.												FLIP FLOP		F24M
30	11848500	1												INVERTER		I48M
31	11848600	5												DOUBLE INV	ERTER	D24M
							1									
			1		• : :	1										· · · · · · · · · · · · · · · · · · ·
.				1	• · _ ·							1			· · · · · · · · · · · · · · · · · · ·	· · · · ·
		• •• •• •• •• • •		1							 					
•·	· · · · · · · · · · · · · · · · · · ·		•••••••••••	÷ ; ,	• ! !	 	•		†			•			····	
									 			†	<u> </u>			
	······································		-	1		†	•		 			1	ļ			
			1	•••••••••••••••••••••••••••••••••••••••	• • 1	•••	·	•• ·····	†		• 	· ·				
	•				†-							1	 			
		· · · · · · · · · · · · · · · · · · ·		.	1							†				
	•		1							1		†				
			1												4 .	
	1				1							1				н
			1		1				 			<u> </u>	 			
			1	<u> </u>					 			1			<u> </u>	
		1	<u>†</u>		1	 			<u> </u>		<u> </u>	<u> </u>				



1-2529

FIGURE 5.3. ADDRESS DECODER (BE) CARD, BOARD LAYOUT

ĊŎ		RA	ў10	2		TI					55	ED ; z BE	PEC				57-	PRODUCT	PL 38	8822	00	E
	RI	EVIS	ION S	TAT	us o	FSHE	ETS	5										REVISIONS				
		Τ	1		T		Τ	Τ	T	RE	ΞV	ECO						DESCRIPTION				APPD
										4	7		R	EL	E.H	515	2					120
	_	-								B	_	11116	RE	VISE	Ð	PER	6	, 0,	G	BB 3-30	-66	Im
		<u> </u>					+				_							10. 7			- 11.	SM)
		<u> </u>					-											R CO		<i><i><i><i></i></i></i></i>	<u></u>	1mg
		\vdash					_			E		DDC	F/N	2 WAS	P/N	118256	-00	F/N3 WASP/N 389	01000 (ELE	25577	<u> </u>	6 Az
		╂──				-+	+	+		-												
				_		+	┼╴	+-	+-	-	•										•	
							+		-													
	-		┝──┤							1								-				
							╈	╈		1												
FIND	IDEN	PAR		лс	QU 00	ANTI	TY F	REQL	IRE		<u> </u>		1	T	1	UNIT OF MEAS		NOMENCLATURE OF	R DESCRIPTION	SPECIFICAT OR MA	IONS N	
1	3.80	83	900		/													PW BON.	RD	. ·	<u> </u>	
2	523	30	130	0	13													POUBLE IN	VERTER	039	M	
3	24	50:	522	29	2													CAP. TANT I.				:2
4	24	563	03	3	13	!												RES. COMP 1.	2K 1/8W 5%	RI THR	VR	13
5	845	514	80	0	REF	. +												LOGIC D				
6						 																
7	389	958	150	2	/													TEST JAC	K			
8	382	8/7	20	\mathbf{b}	1													HEADER, PRI				
9	847	7/7	750	20	2													RIVET, UNIS	4D, 11	16111	12/27	14
	0 0															BN	7	ALL DATE HIT	655		,	[A ' E





FIGURE 5.4. PROTECT AND EQUIPMENT SELECT (BG) CARD, PANEL ASSEMBLY

PART NO.	QTY.	DESCRIPTION
24523001	1	Switch, Push, SPST (S3)
38923002	1	Switch, Rotary (S2)
38851400	1	Switch, Hexadecimal (S1)
24500050	1	Resistor, Composite, 300 Ω , 1/4w, 5% (R11)
· · ·		

TABLE 5.4. PARTS LISTPROTECT AND EQUIPMENT SELECT (BG) PANEL ASSEMBLY



1-3503BG

FIGURE 5.5. PROTECT AND EQUIPMENT SELECT (BG) CARD, BOARD LAYOUT

	0.0	NTROL DATA							NIRING			PRODUCT	PL 380	882400	2 H				
	CON	ITROL SYSTEMS DIVISION			5,	£Ζ	ECI	<u> </u>				·	SHEET /	OF 2					
		REVISION STA	TUS C	FSHE	ETS							REVISIONS							
							REV	ECO				DESCRIPTION			APPD				
							A		RELEAS	ED					G 752				
Ŀ							B	11271	REVISED	PEI	<u>e</u> c	0							
							C		SEE CO					- at a 20					
			$\left \right $				D	11597	FIND NO.	13 WR	5 24	-55/3(L)	N MARCO	7 3-26-1	4 /2 99				
-		+ + + - +						17462	ADDED FI		· /6	FIND NO.15 DT	Y WHS K.	1. all 11-14	L. 175				
\vdash	-		$\left \right $		+		F					AND 18	· · · · · · · · · · · · · · · · · · ·		MAN UNU.				
\vdash				_			<u> </u>	H DDC F/N4 WAS P/N 11823500 F/NG WAS P/N 11823400 F/N 8 WAS P/N 38901000											
									F/WIO WAS G		ADDE	DF/N19 (ECR	2557)		MER				
-				_	_									ı					
	1 N D N O	PART IDENTIFICATION			TYRE		ED -			UNIT OF MEAS		NOMENCLATURE OR	DESCRIPTION	SPECIFICATION OR MATER					
[/	38860100	/									PW BOAK	20						
	2	11827000	7									PARTY LINE R	PECIEVER	ROIB					
	ξ	11826900	7									PARTY LINE R.	ECIEVER	ROIA					
	4	11848600	3									DOUBLE INV	ERTER	DZ4M					
	5	38958 <i>50</i> 2	1									TEST JACK	-						
	6	118 485 00	/									INVERTER		I48M					
	7	25175800	3	<u> </u>	_							DIODE		CRI, ERIA,	CR2A				
L	8	24505229	3	<u> </u>								CAP. TANT I.Ou	it 35V 10%	CI THRU	23				
	9	17706725	1									CAP. TA 1200		C4					
	СОР			ļ			· .			BY	E.	ДАТЕ 2-/6-60 СНКО.	IM 4-1-6	APPD.	DATE				

200 AN 100 - 1	NTROL DATA					ED EC			-			 -	PRODUCT 1.388	82400 H
	·····		<u></u>						 				2	
÷ •.	DELET DELETIFICATION	00	-		ELCIA	ett.					ME -		• •• • • • • • •	and the stations with the second state of the
10	2456303 3	9						·					RES. COMP 1.2K & W 5%	RI-R9
11	24500039	1											RES. COMP 100- WSX	RIO
12	24562100	1		· · ·					 				TRANSISTOR	QIA
13	39034800	1							 				TRANSISTOR	Q2A
14	24500048	1							 				RES. COMP 240 - + W 5%	R3A
15	24500050	1							 			 	RES. COMP 300 - 1 W 5%	R4A
16	= 4976737	1							 				CAP. JER SYDOPF NOV 10%	21A
17	38817200	1										 	HEADER, PRINTED WIRIN	G BOARD
18	84717500	2		• •									RIVET, UNIV HD, AL	HIG DIAX 1/4 2G
19	24500065	Z							 				RES COMP, 1.2K 1/4W 5%	RIA,RZA
			<u> </u>						 					
			<u> </u>					· · · ·	 			<u> </u>	······································	
		 				<u> </u>			 					
			<u> </u>	<u>+</u>					∳ · .			<u> </u>		<u>_</u>
				<u> </u>		 			 			 .		
		<u> </u>		<u> </u>					 					
			<u>+</u>			<u> </u>	<u> </u>		 <u> </u>					





FIGURE 5.6. ADDRESS CONTROL (BH) CARD, BOARD LAYOUT

39072900/C

C C					S							E J - BH			~ ~ <i>•</i>	ROL		500	SHEET /	··· 2	
	_									1	<u> </u>								SHEE	<u> </u>	<u> </u>
			1 1	ION :	STAT	US O	F SHE	ETS		-		r	T					REVISIONS			_
4	2	?								_	EV	ECO		<u> </u>	= 11 -	<u> </u>	D	ESCRIPTION			\downarrow
R	_	·		┟╌╌				+		E		11220		ELL			KELE	1500			+
B	- -			-				╉╾┥		-	<u> </u>	11228					NO.				ł
<u>n</u>	-	·	 ·				+-	╆┥			-	11463	-				////.	<u>//</u>	· · · · · ·		╉
E	E	·	┢──	+			+	+		_			-	The second s		V /2 /	(/ 3.			437	+
<u> </u>	E									F			F/h)4	WA5	1182	3400	QTY I, DEI	LETED FIN5 (LER 2557)	, F/NG WAS M		-+
			 					-		_											
		_	 			_		+-1		4						•					
								╋		-											
F.NI NO	D	IDEN	PAF		0 N		ANTIT	Y REI	QUIRE				<u> </u>		 I	UNIT OF MEAS	NO	MENCLATURE UP	DESURIPTION	SEEDERCATIONS OR MATERIA	
1	+	388	_			/			<u>+</u>	1	+	-	+	+	 	m L A ÿ	9	W BOA	RD	-	
г		118	26	90	0	8													RECEIVER	ROIA	
3		118	2	700	00	8					1						PAR	TY LINE A	PECEIVER	ROIB	
4		118	48	354	Da	2											IN	VERTER	>	I48M	
5	•			_																· · · · · · · · · · · · · · · · · · ·	-
6	•	118	48	360	20	5									1		200	UBLE IN	VERTER	DZAM	
7	, _† ,	245	05	225	Э.	3			1					<u>†</u>						CI THRUC	3
8	7	24	56	30	33	14	► - 		1	1	-	-		†		<u></u>	1		x'/w5%		_
	_		00	11	20	REF		1		+	-	_	+	t	<u> </u>	<u> </u>		GIC DIA			· -

	NTROL DATA		TITL							G ON				PRODUCT 1500	pl 388	896900	rev. E
CON	TROL SYSTEMS DIVISION						B	H							SHEET 2	OF	I
FIND NO.	PART IDENTIFICATION	00	QUAN	TITY F	REQUIR	RED		-				UNIT OF MEAS		NOMENCLATURE OR E	DESCRIPTION	SPECIFICATIONS, N OR MATERIAL	IOTES
10																	. <u>.</u>
	38958502	1												TEST JACK	K		
/2	38817200	1				•								HEADER PRINT	TED WIRIN	G BD.	
13	84717500	2												RIVET, UNIV H	D, AL,	1/16 DIA × 1/4 L	.6.
					-												
															······································		
			†													· · · · ·	
										<u> </u>							
		 															
-		<u> </u>					 						<u> </u>				
				<u>}</u>						<u> </u>						· · · · · · · · · · · · · · · · · · ·	
		<u>†</u>					<u> </u>			<u> </u>							
	L	I	I	1	L	1	L	<u>.</u>	I	<u> </u>	I	1		L		<u> </u>	




1-2532

FIGURE 5.7. DATA AND CONTROL BUS INTERFACE (BJ) CARD, BOARD LAYOUT

39072900/C

	NTROL DATA			-	Y CH		NIRIN INI		-	PRODUCT	PL 380	897000 	F-
	REVISION STA	TUS OF	SHEE	тs					····· ·	REVISIONS			
	1 1 1		\top		REV	ECO				DESCRIPTION	· · · · · ·		APPD
,					A		REL	EAS	E.D				- 100-
					B	11305							Sm.
		++			<u> </u>	the state of the s	SEE			300 FUE WAG DU	11807500	;ĦĄ_,	Mer 1
		+	+-+		E	DDC	F/NB	WAS P	N 1162	3300 F/N5 WAS P/N 01000 (ECR 2557)	11025500	h	Ehr
											•		
		$\left\{ -\right\}$											
			- <u>-</u>										
FND	PART		NTITY	REQUIR			·		UN T OF MEAS	NOMENCLATURE OR	DESCRIPTION	SPECIFICATIONS N OR MATERIAL	
1	38862700									PW BOAL	PD		
г	11824400	4							++	PARTY LINE 7	RANSMITT	ER TOIA	
3	11824500	4								PARTY LINE ?	RANSMIT	TER T31B	
4	11848500	13								INVERTE	R	I 4-8M	
5	118486:00	1								DOUBLE INV	ERTER	DZAM	
6	11826900	/								PARTY LINE	RECEIVER	ROIA	
7	11827000	1								PARTY LINE R	PECEIVER	ROIB	
<u> </u>	24505229	ł+		-						CAP. TANT 1.0	uf 35V 10%	CI THRU C	3
9	24563033	15								RES. COMP 1.2K	10 W 58	RI THRUR	15
1.54	- E								44.5	Bet 8-195	11ath 3.16-	66 and 6 200	CA E

PAT 20 STREET	NTROL DATA	3				TEL						PRODUCT 1500	PL 388	397000	RE
cor	NTROL SYSTEMS					B	?」						SHEET 2	OF	L
FIND NO.	PART IDENTIFICATION	00	QUAN	TITY F	REQUIF	RED					UNIT OF MEAS	NOMENCLATURE OR D	DESCRIPTION	SPECIFICATIONS, N OR MATERIAL	IOTES
	38995700		-									LOGIC DIA	GGRAM		
11		 i	 										· · · · ·	· · · ·	
12	38958502	1										TEST JAC	K		
13	388/7200	1										HEADER, PRINT	ED WIRIN	IG BD	
14	84 7 /7500	2										RIVET, CHIN HD,	AL	VIG DIAX 1/4 LG	
												· ·		· · · · · · · · · · · · · · · · · · ·	
															
													<u> </u>		
		<u> </u>		1										· · · · · · · · · · · · · · · · · · ·	
		 ·												· · · · · · · · · · · · · · · · · · ·	
	1			· ·					-				· · · · · · ·		
		-		<u> </u>											
	<u> </u>		<u> </u>	ļ		<u>}</u>									
				-	-			 				 · · · · · · · · · · · · · · · · · · ·	······································		
		<u> </u>	<u> </u>												
				-											
		<u> </u>	<u> </u>	<u> </u>		 .						 			




1-3030

FIGURE 5.8. LONG-LINE DRIVERS (BM) CARD, BOARD LAYOUT

DWN	B	<u>.</u>	Hr	<u>ک</u>	DN	3-15	5-6	CO	Ň	ROD	.D.		TITL	E	P	Ŵ	A	5	5Y-			PREFIX	DOCUMEN	TN	0.		REV
CHKD ENG	6	. B	516			3-15	56	AN/	ALO	G - I	DIGIT	TAL		L)V	SC	>		NE M	DRIV	ERS	PL	38	89	3710	\bigcirc	K
MFG	T			-				La J	olla,	Cali		027	FIRS	T US	ED (ON				· · · · · · · · · · · · · · · · · · ·		╉────		•		<u> </u>	I
APPR		F	<u>k:1</u>	TS	<u>></u>	3-1	5-6			1D 13														SHE	ET	OF 2	:
			SI	HEE	Ţ	REVI	SIC	NC	ST	ΑΤΙ	JS										REVISIO	N REC	ORD	L		·	
																			REV	ECO	DESCR	IPTION			DRFT	DATE	APP)
								-											ב	12932	FIN4 WAS 3 FIN12 WAS	38 701 0 3898	200 20700 4	⚠		fry	61.
					-														к	DDC	F/N 11 WAS (1.2K <u>1/8W</u>	2454	s3033			115	ęŀ.
	S :											EV									JM LOST.						
			_							-				- •	-	••••		,									
																								D	ETACH	ED LIST	ſS

1.1.1	ROL DAVA	ANALO	-	CITAL olla, Ca			VISION		COL:E 09	IDEN 132		SHE	ET	2	PL	docume 388	NT NO 397100	rev. K
FIND NO	PART IDENTIFICATION			UANT	ITY	REQU	IRED	- T				UNIT OF MEAS		NOMENCL OR DESCR			SPECIFICATION NOTES, OR MAT	
	38866800	1												PW BOAR	D	<u>.</u>		
2	24500048	16						+						RES COMP 24	10 sr 1/2	W 5%	R3A-R3R	
3	24500050	16												RES COMP 30	1/2 0r 1/2	IW 5%	R4A-R4R	
4	24505229	4												CAP TANT I	F 35V	10%	CI-C4	
5	39064900	REF												LOGIC DIAG			· · · · · · · · · · · · · · · · · · ·	
6																		
7	38958502	1												TEST JACK	<u>_</u>			
8	24562100	16												TRANSISTOR	2 (2N 3	014)	QIA-QIR	
9	39034800	16											-	TEANSISTOR	(ZN3	252)	QZA-QZE	
10	25175800	36			·									DIODE	(INS	914)	CEIA-CR2M CRIN-CR3R	
11	24500065	36												RES COMP 1.2	21/1/1	J 5%	RIA-R2R, RGN	-PGR
12	84996729	16												CAPCER 100	DAT 100	DV 10%	CIA-CIR	
13	3881720C													HEADER P	WB			
14	B4717500	2			ļ									RIVET DNIN	JHD	ALUM	1/16 DIA X 1/4	LG.
	·			[
		 	 	 		 	$\left \right $					ļ						
		<u> </u>			 	 	┠──┨					 				;;,;	· · · · · · · · · · · · · · · · · · ·	
·				 	 	 	┞──┨				 	<u> </u>						
	<u> </u>	 	 	ļ	ļ	 						<u> </u>	[]					



1-3502BN

FIGURE 5.9. FUNCTION CONTROL (BN) CARD, BOARD LAYOUT

39072900/C

ିତ୍ତ୍	NIROL DATA		ווד			TED I		CON					product 1500	PL 38	90 _{0F}	5500 2	
	REVISION STA	TUS O	F SHE	ETS									REVISIONS	· · · · · · · · · · · · · · · · · · ·			
					<u> </u>	REV	ECO					·····	DESCRIPTION				APPD
						J.	12622	REDI	2200	ء , د	SEE (20.				In In	aller
						ĸ	DDC	F/N	BWA	75 Z	45104	14D, ¹	#9 WAS 24510450,#	10 WAS 2451	0457(ECP 2137	+ the
						 	DDC	F/N 1 F/N 1	2 WAS 19 WA	5 118	9010 32650	,00 ر00	F/NIG WAS 11823 ADDED F/N 22 . (6400, F/N 1 ECR 2557	8 WAS	S QTYB;	E. des
$\left - \right $				$\left\{ \cdot \right\}$		-										/	
														•			
				╞╌╀ ┝╴┦													
		$\left \right $		+													
FIND NO	PART IDENTIFICATION	QU 00	ANTIT	Y REC) –					UNIT OF MEAS		NOMENCLATURE OR D	DESCRIPTION	SPEC	CIFICATIONS. OR MATERIA	
1	38867800	1											P.W. BOARD				
2	38817200	. 1											HEADER, P.	W.B.			
3	84717500	2											RIVET, LINIV.	HD., AL.	1/16	DIA.X 1	14 LG
4	38958502	$T_{\rm c}$											TEST JACK				
5	24500048	1											RES., COMP., 240.	r,1/4W,5%	R3A	4	
6	24500050	2											RES., COMP., 300			1, R5A	
7	24500065	3											RES, COMP., 1.21				R6A
8	849967 18	I											CAP.CER.,270				
7	84996728	١											CAP, CER. 910	PF, 100V, 105%	C5	•	
COF T	PIES O					_					BY	u	DATE DDH 10-4-7 Снко.	6. 8, 8, 10-13.	7 .		DATE

1	CO	NTROL DATA,		TITLE	e PR	INT	ED	WI1	RING	S A	SSE	MB	1 <u>-</u>	•	PRODUCT			REV
	2014 - 11 - 14 - 14 - 14 - 14 - 14 - 14 -	RPORATION			Εſ	JNC	TIC	N	CC	TLAC	ico					PL 385	305500	ή L.
	CON	TROL SYSTEMS DIVISION					B	N								SHEET 2	OF	
	FIND NO	PART IDENTIFICATION	00	QUAN	TITY F	REQUIR	RED						UNIT OF MEAS		NOMENCLATURE OR D	DESCRIPTION	SPECIFICATIONS, I OR MATERIAL	
	10	84996736													CAP., CER., 3300	DR,1001,10%	2 C7	
	11	24505201	١												CAP., TAN., 004			
	12	24505229	3												CAP., TAN., 1.04	35V 10%		
	13	25175800	15												DIODE		CRI-CR12, CRIA-CR3A	
	14	24562100	1												TRANSISTO		QIA	
	15	39034800	١												TRANSISTO	IR	Q2A	
	16	11848500	3												INVERTER		IABM	
	17	11823500	١												DOLIBLE IN	VERTER	D24	
	18	11823600	г											•	DOUBLE IN	VERTER	D34	
	19	52301400	4												FLIP FLOP		F34M	·
	20	25195043	A/R												WIRE,#26AW	· · · · · · · · · · · · · · · · · · ·		
	21	39028800	REF.		·										LOGIC DIA	GRAM		
	22	52301300	6			· .									DOLIBLE INVER	ZTER	D34M	
															-			
CA																		
- 19					 											· · · · · · · · · · · · · · · · · · ·		
3											<u> </u>							
•	C4D 3	61													· ·			

PART NO.	QTY.	DESCRIPTION
38898700	1	Connector Plate Assembly (J06)
38969800	2	Transformer (T1, T2)
39004603	2	Terminal Strip (TB01, TB06)
24507230	2	Capacitor, Tantalum, 50μ f, 100V, Foil (C1, C2)
38969401	1	Connector, Taper Block, Red (TB02)
38969405	1	Connector, Taper Block, Blue (TB03)
38969409	1	Connector, Taper Block, Black (TB04)
38948600	1	Cable (P01)
17849500	6	Cable, Service, 18 ga (W01)
17896900	15	Connector Receptacle
38956900	4	Connector, Wired, 30 Twisted-Pair (J30-J33)
24535100	4	Connector Receptacle (J34-J37)
38925500	3	Connector Receptacle (J38-J40)

TABLE 5.10. MODULE ASSEMBLY PARTS LIST

Section Six WIRE LIST

6.1 GENERAL

This section contains the wire list for the 1750 Data and Control Terminal.

STGNAL	I TST	

NAME

1750

1

DRAWING :	REV.	DATE
38925400	AA	
* D= L	ITES	÷
● ¹		•

* ON SPECIAL NOTES +

TTTLE

nci

• • • • •

X= CABLE CONNECTORS

SS= COAX CABLE

.

S= TWISTED PAIR

SE SWITCHES

THIS IS A TEST COMMENT #

•

* GRDCH= 16GA WIRE .

	· · · ·			
				· ·
	EXTSN	X34-001	17-028	
	PWR1	42-005	12-003	
	PWR2	42-116	T2-005	
	· · · · · · · · · · · · · · · · · · ·			
	SRGC1	×36-091	41-005	
	SRGC2	X37-001	41-007	
				•
	SRGO	×35-001	39-006	
	TR1	32-033	T1-003	
	TR2	32-043	T1-004	
	TR3	32-039	T1-095	· · · ·
	V+20	705		
	**20	T85-002	TR2-009	
			-	
	· · · ·			
· · · · · · · · · · · · · · · · · · ·				
		-		

Nume Date Date Title Nume BR2Vin i BR2Vin i												
NumberNumberNumberNumberNumberTitle17401740174718975.00147 0.01 174217471747174717471740174717471747174017471747174717401747174717401747174717401747174717401747174717401747174717401747174717401747174717401747174417401741174417401741174417401741-0011744	· · · · · · · · · · · · · · · · · · ·		· · · ·		STGNAL	TST						
1740 3807540 AA ngt 1425 X3n- F0 T32-n3		1000 - 1000 N		NAME			DAŤE		TŤŤĹF		-	
V-20 X31- F9 T82-665 V-20 X32- F9 T82-666 V-20 X33- F0 T82-666 V-20 X3- 4 T92-606 V-20 X3- 4 T92-606 V-20 X3- 70 T82-666 V-20 X3- 70 T82-607 V-20 T85-663 T83-669 V-20 T83-670 T83-665 V-20 X31- F0 T83-665 V-20 X31- F0 T83-666 V-20 X31- F0 T83-665 V-20 X31- F0 T83-666 V-20 X31- F0 T83-666 V-20 X31- F0 T83-666 V-20 X31- F0 T83-666 V-20 X31- F0 T83-667 V-46 P05-TER V-40 PS T4 64 V-6 F4 - A 41-1	•			1750				. ncī				
V-20 X31- F9 T82-665 V-20 X32- F9 T82-666 V-20 X33- F0 T82-666 V-20 X3- 4 T92-606 V-20 X3- 4 T92-606 V-20 X3- 70 T82-666 V-20 X3- 70 T82-607 V-20 T85-663 T83-669 V-20 T83-670 T83-665 V-20 X31- F0 T83-665 V-20 X31- F0 T83-666 V-20 X31- F0 T83-665 V-20 X31- F0 T83-666 V-20 X31- F0 T83-666 V-20 X31- F0 T83-666 V-20 X31- F0 T83-666 V-20 X31- F0 T83-667 V-46 P05-TER V-40 PS T4 64 V-6 F4 - A 41-1		V+20		¥36 E0	702 2							
Y+20 X32-F9 TR2-n05 Y+20 X33-F9 TR2-nn6 Y-20 X36-A Tr2-nn6 Y-20 X36-A Tr2-nn6 Y-20 X36-F0 TR3-n06 Y-20 TR4-n03 TR3-n06 Y-20 X36-F0 TR3-n06 Y-20 X37-F0 TR3-n07 Y-6 P05-TER Y-6-PR Y-6 X1-A 41-n19 Y-6 X1-A Y-		**20		x3n= F9	142-003							
Y+20 X33 - F9 T82-nn6 Y-20 X34 - A T82-nn2 Y+20 X30 - A T82-nn3 Y+20 X30 - A T82-nn3 Y+20 T65-nn3 T83-nn3 Y-20 X31 - F0 T83-nn3 Y-20 X31 - F0 T83-nn3 Y-20 X32 - F0 T83-nn3 Y-20 X37 - F0 T83-nn3 Y-20 X37 - F0 T83-nn5 Y-20 X37 - F0 T83-nn6 Y-20 X37 - F0 T83-nn6 Y-20 X33 - F0 T83-nn6 Y-20 X33 - F0 T83-nn6 Y-20 X33 - F0 T83-nn6 Y-20 X38 - B TR3-nn6 Y-20 X30 - B TR3-nn6 Y-4 Y44 Y45 - FS JX6 - FS Y-4 X40 - A Y40- FS JX - GA Y-4 X40 - A Y40- FS JX - GA		V+20		X31- F9	T92-004							
V+20 X3R- A T92-n02 V*20 X30- A T82-n08 V-20 TRS_003 TR3-n03 V-20 X30- F0 T93-n03 V-20 X31- F0 T93-n04 V-20 X32- F0 T83-n05 V-20 X32- F0 T83-n05 V-20 X33- F0 T83-n05 V-20 X34- B TR3-n05 V-4 P05-TER V-4- P5 TA GA V-6 P05-TER V-4- P5 TA GA V-6 X4 A 41-n19 TA GA V-6 TR1-01 P01-P01 TA GA 117AC TR1-01 P01-P01 T1-n01		V+20	· · ·	X32- F9	T82-005							
V+20 X3A- 4 T52-n02 V*20 X3A- 4 T52-n05 V-20 TAS-003 TA3-n03 V-20 X3A- F0 T53-n04 V-20 X31- F0 T53-n05 V-20 X32- F0 T83-n05 V-20 X32- F0 T83-n05 V-20 X33- F0 T83-n05 V-20 X33- F0 T83-n05 V-20 X34- B TR3-n05 V-40 P0x-TER V-40 pS TA 04 V-6 P0x-TER V-40 pS TA 04 V-6 X44- A 41-n19 TA 04 V-4 X44- A 41-n19 TA 04 V-4 X44- A P0S-TER V-40 PS TA 04 V-4 TA 1- B P0S-TER V-40 PS TA 04		V. DO										
Y+20 X30- A T32-n08 Y-20 TRE-013 T33-n04 Y-20 X30- F0 T83-n03 Y-20 X31- F0 T93-n04 Y-20 X32- F0 T83-n06 Y-20 X33- F0 T83-n06 Y-20 X33- F0 T83-n06 Y-20 X33- R0 T83-n06 Y-20 X34- B TR3-n02 Y-20 X30- R T83-n06 Y-20 X34- B T83-n06 Y-20 X34- B T83-n02 Y-20 X30- R T83-n08 Y-6 P0S-TER Y-66- PS NEG-TER Y-6 P0S-TER Y-66- PS IA A Y-6 X40- A 41-n19 Y-6 Y-4 X40- A MEG-TER Y-66- PS IA 6A Y-60T X40- B P05-TER Y-66- PS IA 6A Y-60T X40- B P05-TER Y-66- PS IA 6A Y-60T X40- B P05-TER Y-66- PS IA 6A Y-61 T81-001 T1-n01 Y-66- PS		**20	• •	x33= F9	152-000							
V-20 TRS_003 TRS_003 V-20 X30 - F0 TRS_003 V-20 X31 - F0 TRS_005 V-20 X32 - F0 TRS_005 V-20 X33 - F0 TRS_005 V-20 X33 - F0 TRS_005 V-20 X33 - F0 TRS_005 V-20 X34 - B TRS_005 V-20 X39 - B TRS_005 V-4 No6 - PS NEG-TER V-4 - PS V-4 X40 - A 41-019 V-4 X40 - A PDS-TER V-4 - PS jA GA V-40 TR1-001 PDS-TER V-4 - PS jA GA 117AC TR1-001 T1-001 NO NO </td <td></td> <td>V+20</td> <td>л. Ал</td> <td>X38- A</td> <td>192-002</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		V+20	л. Ал	X38- A	192-002							
V-20 X3n - F0 TB3-nn3 V-20 X31 - F0 TB3-nn4 V-20 X32 - F0 TB3-nn5 V-20 X33 - F0 TB3-nn6 V-20 X33 - F0 TB3-nn6 V-20 X3a - B TR3-nn2 V-20 X3a - B TB3-nn6 V-6 X4n - A Al-n19 V-6 X4n - A MEG-TER V-6- PS TA GA V-60 X4n - A MEG-TER V-6- PS TA GA V-61 X4n - B POS-TER V-6- PS TA GA 117AC TB1-n01 T01-n01 T1-n01		V+20	•	X39- A	T92-008							
V-20 X3n - F0 TB3-nn3 V-20 X31 - F0 TB3-nn4 V-20 X32 - F0 TB3-nn5 V-20 X33 - F0 TB3-nn6 V-20 X33 - F0 TB3-nn6 V-20 X3a - B TR3-nn2 V-20 X3a - B TB3-nn6 V-6 X4n - A Al-n19 V-6 X4n - A MEG-TER V-6- PS TA GA V-60 X4n - A MEG-TER V-6- PS TA GA V-61 X4n - B POS-TER V-6- PS TA GA 117AC TB1-n01 T01-n01 T1-n01	•	V=20		T85-003	T83-000							
V-20 X31 - F0 TB3 - n64 V-20 X37 - F0 TB3 - n65 V-20 X33 - F0 TB3 - n64 V-20 X34 - B TB3 - n62 V-20 X39 - B TB3 - n64 V-6 POS - TER V + 4 - FS TA 64 V-6 X44 - A 41 - n19 V-4 X44 - A ME6 - TER V - 4 - FS TA 64 V-6 X44 - A ME6 - TER V - 4 - FS TA 64 117AC TB1 - 001 P01 - 001 T1 - 001			н. С. С. С		155-007							
V-20 X32- F0 TB3-005 V-20 X33- F0 TB3-006 V-20 X3R- B TB3-002 V-20 X30- R TB3-002 V-20 X30- R TB3-002 V-20 X30- R TB3-002 V-60 POS-TER V-6- PS NEG-TER V-6 POS-TER V-6- PS NEG-TER V-6 X40- A 41-019 V-6 X40- A NEG-TER V-6- PS V-6AT X40- B POS-TER V-6- PS TA GA 117AC TB1-001 P01-001 T1-001		V-20		X30- F0	T83-003							
V-20 X33-F0 TB3-006 V-20 X3R-B TB3-002 V-20 X39-B TB3-008 V-6 POS-TER V-6-PS NEG-TER V-6-PS V-6 X40-A 41-019 V-6 X40-A 41-019 V-6 X40-B POS-TER V-6-PS V-6 X40-A POS-TER V-6-PS ITAG TB1-001 P01-001		V-20		X31- F0	T83-004	:						
V-20 X33-F0 TB3-006 V-20 X3R-B TB3-002 V-20 X39-B TB3-008 V-6 POS-TER V-6-PS NEG-TER V-6-PS V-6 X40-A 41-019 V-6 X40-A 41-019 V-6 X40-B POS-TER V-6-PS V-6 X40-A POS-TER V-6-PS ITAG TB1-001 P01-001	•	V-20		X32- F0	T83-005	• .						
V-20 X3R- B TR3-002 V-20 X30- B TR3-00R V-6 POS-TER V-6- PS NEG-TER V-6- PS IA 9A V-6 X40- A 41-019 V-6- PS IA 6A V-6 X40- A 41-019 V-6- PS IA 6A V-6 X40- B POS-TER V-6- PS IA 6A V-6RT X40- B POS-TER V-6- PS IA 6A 117AC TR1-001 P01-001 I1-001												
V-20 X39- B TR3-nDR V-6 POS-TER V-6- PS NEG-TER V+6- PS já Gá V-6 X4n- A 41-n19 NEG-TER V-6- PS já Gá V-6 X4n- A 41-n19 NEG-TER V-6- PS já Gá V-6 X4n- A NEG-TER V-6- PS já Gá V-6RT X4n- B POS-TER V-6- PS já Gá 117AC TR1-001 P01-001 Jan-001 Jan-001	•	▼=20		X33- FO	T83-005		· ·	·				
V=6 POS-TER V=6-PS NEG-TER V=6-PS ĨÁ GÁ V=6 X40-A 41=019 V=6 X40-A MEG-TER V=6-PS Ĩá Gá V=6RT X40-B POS=TER V=6-PS Ĩá Gá 117AC TB1=001 P01=001 117AC TB1=001 T1=001		V-20		X38- B	TR3-002			-				
V-6 X40- A 41-019 V-6 X40- A NEG-TER V-6- PS Ī4 GA V-6RT X40- B POS-TER V-6- PS Ĩ4 GA 117AC TR1-001 P01-001 117AC TB1-001 T1-001		V-20		X39- B	T83-008					<i>r</i>		
V-6 X40- A 41-019 V-6 X40- A NEG-TER V-6- PS Ī4 GA V-6RT X40- B POS-TER V-6- PS Ĩ4 GA 117AC TR1-001 P01-001 117AC TB1-001 T1-001		V-6										
V=6 X4-1= MEG=TER V=6=PS T4-GA V=6RT X4-1= B POS=TER V=6=PS T4-GA 117AC TR1=001 P01=001 117AC TB1=001 T1=001		4-6		PUSHIER	V=0= 42	NEGOTER	V+6- PS	14 34				
V-6RT X40- B POS-TER V-6- PS 14 GA 117AC TR1-001 P01-001 117AC TB1-001 T1-001		V-6		X45- A	41-019		•					
V-6RT X41- B POS-TER V-6- PS is Ga 117AC TR1-01 P01-001 117AC TB1-001 T1-001		V-6		X40- A	•	NEG-TER	V-A- PS	14 G4				
117AC TR1-001 117AC TB1-001 T1-001		V=6D	т Т	X40- 8		B05-750	N-i- po			•		
117AC TB1-001 T1-001						PUS=TER	4-K- 52	14 G4				
		1174	C	TB1-001	P01-001		•					
		1174	C	T81-001	T1-001						. ·	
								•				
	с. 											

		•		· · · · · · · · · · · · · · · · · · ·
117AC	TH1-002 T1-002			
117AC	TB1-002 P01-002			
117PD	TR6-001 W01-001			
117PD	TB6-001 T2-001			
117PD	TB6-002 T2-002			
117PD	TB6-002 W01-00?			
\$A0	X3n- A) 16-018	X30- 42 14	-017	
\$ ≜ ŋ	x31- 41 16-n18	X31- 42 16	-017	
SA04	x3n- 49 14-018	X30- A0 14	-017	

•		н н н н		STGNAL L	TST			
•			NAME	DRAWING 1	REV.	DATE	TIŤLE	
		2	1750	38925400	AA		TOC	
	\$Aŋ4		X31- A9	14-r18	X31- 40	14-917	· · · ·	
	\$A05		x30- 9)	14-016	X30- 82 .	14-015		
	\$A05		×31= A1	14-016	X31- 92	14-015		
	SA06	•	X30- 83	14-146	X30- R4	14-045		
	\$A06	· · ·	X31- 83	14-046	X31- 84	14-045		
	\$A07		X30- 85	14-044	X30- 86	14-043		
	\$Å07		×31= 85	14-044	X31- 86	14-943		
	\$A1		X30- A3	16-016	X30- 44	16-015		
	\$A1		X31- A3	16-016	X31- 44	16-015		
-	\$A10		x30- C1	15-646	X30- CS	12-045		
	\$ A 10		x31- C1	12-046	X31- C2	12-045	•	
	\$A11		X30- C3	12-044	X3n- C4	12-043		
•	\$A11		×31- C3	12-044	X31- C4	12-043	•	
	\$A12		X31- C5	10-18	X30- C6	10-017		
	\$412		x31- C5	10-018	X31- C6	10-017		
	\$A13		X3 C7	10-016	X30- CA	10-015	· · · ·	
	\$A13		×31_ C7	10-016	X31- C8	10-015		
	\$A14		x34= C9	10-046	X30- CO	10-045		

•

\$414 $x31-C9$ $17-n46$ $x31-C0$ $1n-n45$ \$415 $x31-D1$ $1n-n44$ $x3n-D2$ $1n-n43$ \$415 $x31-D1$ $1n-n44$ $x3n-D2$ $1n-n43$ \$415 $x31-D1$ $1n-n44$ $x3n-D2$ $1n-n43$ \$42 $y3n-A5$ $16-n46$ $x3n-A6$ $16-n45$ \$43 $x3n-A7$ $16-n44$ $x3n-A8$ $16-n43$ \$43 $x3n-A7$ $16-n44$ $x3n-A8$ $16-n43$ \$43 $x3n-A7$ $16-n44$ $x3n-A8$ $16-n43$ \$48 $x3n-B7$ $12-n18$ $x3n-A8$ $12-n17$							
SA15 $x3 - 71$ $10 - 64$ $x30 - 72$ $10 - 643$ SA15 $x31 - 71$ $10 - 644$ $x31 - 72$ $16 - 643$ SA2 $x37 - 45$ $16 - 646$ $x30 - A6$ $16 - 645$ SA2 $x37 - 45$ $16 - 646$ $x31 - 46$ $16 - 645$ SA2 $x37 - 45$ $16 - 646$ $x31 - 46$ $16 - 645$ SA3 $x37 - 47$ $16 - 646$ $x31 - 48$ $16 - 643$ SA3 $x31 - 47$ $16 - 644$ $x31 - 48$ $16 - 643$ SA8 $x30 - 87$ $12 - 618$ $x30 - 88$ $12 - 617$ SA8 $x31 - 87$ $12 - 618$ $x31 - 88$ $12 - 617$				· . ·	•		
8A15 $x 31 - 71$ $1n = n44$ $x 31 = D2$ $1n = n43$ $8A2$ $y 3n = A5$ $16 = n46$ $x 30 = A6$ $16 = n45$ $8A2$ $y 3n = A5$ $16 = n46$ $x 30 = A6$ $16 = n45$ $8A2$ $x 31 = A5$ $16 = n46$ $x 31 = A6$ $16 = n45$ $8A3$ $x 3n = A7$ $16 = n44$ $x 3n = A8$ $16 = n43$ $8A3$ $x 31 = A7$ $16 = n44$ $x 31 = A8$ $16 = n43$ $8A8$ $x 3n = B7$ $12 = n18$ $x 3n = A8$ $12 = n17$ $8A8$ $x 31 = A7$ $12 = n18$ $x 31 = A8$ $12 = n17$	\$A14		x31+ CQ	15-046	X31- C0	10-045	
$8A2$ $y_{32} - A5$ $16 - 66$ $x_{30} - A6$ $16 - 645$ $8A2$ $x_{31} - A5$ $16 - 646$ $x_{31} - A6$ $16 - 645$ $8A3$ $x_{32} - A7$ $16 - 646$ $x_{31} - A8$ $16 - 643$ $8A3$ $x_{31} - A7$ $16 - 644$ $x_{31} - A8$ $16 - 643$ $8A3$ $x_{31} - A7$ $16 - 644$ $x_{31} - A8$ $16 - 643$ $8A8$ $x_{30} - B7$ $12 - 617$ $12 - 617$ $8A8$ $x_{31} - B7$ $12 - 618$ $x_{31} - B8$ $12 - 617$	\$A15		x3:= 01	10-044	X30- 02	10-043	
xA2 $x31 = A5$ $16 = n46$ $x31 = A6$ $16 = n45$ $xA3$ $x3n = A7$ $16 = n44$ $x3n = A8$ $16 = n43$ $xA3$ $x31 = A7$ $16 = n44$ $x31 = A8$ $16 = n43$ $xA3$ $x31 = A7$ $16 = n44$ $x31 = A8$ $16 = n43$ $xA8$ $x3n = B7$ $12 = n18$ $x3n = R8$ $12 = n17$ $sA8$ $x31 = A7$ $12 = n18$ $x31 = R8$ $12 = n17$	\$A15		x31- 71]n-r44	X31- D2	10-043	
KA3 X3n- A7 16=n44 X3n- AB 1K=n43 KA3 X31- A7 16=n44 X31- AB 16=n43 SAB X3n- B7 12=n1A X3n- BB 12=n17 SAB X31- A7 12=n1B X31- BB 12=n17	\$A2	· .	X30- A5	16-046	X30- 46	14-045	
\$A3 X31- A7 16-n44 X31- AR 16-n43 \$AB X3n- B7 12-n1R X3n- BR 12-n17 \$AB X31- B7 12-n1R X31- BR 12-n17	\$A2		X31- A5	16-046	X31- 46	16-045	
SAB X30- 87 12-018 X30- 88 12-017 SAB X31- 87 12-018 X31- 88 12-017	\$43		x3r- A7	16-044	X30- 48	16-043	
\$AB X31- 47 12-018 X31- 88 12-017	\$A3		X31- A7	16-n44	X31- 48	16-043	
	5 A 8	· .	x30- 87	12-018	X30- 88	12-017	
	\$48		×31- 87	12-018	X31- 88	12-017	
\$A9 X30- 89 12-016 X30- 80 12-015	\$A9		X3n= 89	12-016	X30- 80	12-015	

\$89 X3n- 79]2-n16 X3n- 80 12-015

· · ·

		•				SIGNAL L	TST					
		÷.		· · · ·	NVHE	DRAWING :	REV.	DATE	TTTLF			•.
· · · · · · · · · · · · · · · · · · ·					17=1	38925400	44		. DCT		:	
• •			\$ ≜9		X31- 49	12-016	X3]- 9n	12-015				
			SCINT		×3^- 07	15-007	X30- 08	15-00A				
			\$CINT	с.	X31- 07	15-007	X3]- NR	15-008				
· · · · · · · · · · · · · · · · · · ·			SMCLT	• •	x37- 97	07-034	X32- DB	07-033				
			SHCLT	н на 1. т.	x37= 17	07 - n34	X33- 08	07-033				
			SPGPT		X32- 09	07-006	X32- D0	07-085				
			SPGPT		×33- D9	07-006	X33- D0	07-005				
• •			\$Q0		X32- A1	19-021	X32- 42	19-122				
			sQ1		X33- A1 X32- A3	19-n21 09-n42	X33- A2 X32- A4	19-022				
		•	\$91		¥33- A3	09-042	X33- A4	09-0+1 09-041		-		
	a		\$910		x32- C1	07-007	X32- C2	07-008				
			\$910		×33- C1	07-007	X33- C2	07-00B			-	
			\$011		x32÷ C3	15-042	X32- C4	15-041				
			\$011		x37C3	15-042	X33- C4	j5-n4j				
			\$012		¥32- C5	19-004	X37- C6	19-003				
	-		\$912		×33- C5	19-004	X33- C6	19-003		•		
			\$013	,	×32- C7	19-005	×32- C8	19-005				
			\$913	. ·	×33- C7	19-005	X33- C8	19-006				
	•			· · · · · ·								•

• • •		на страна 1997 г. – Страна 1997 г. – Страна Страна 1997 г. – Страна Страна 1997 г. – Страна Страна Страна Страна 1997 г. – Страна Страна Страна Страна Страна Страна 1997 г. – Страна Страна Страна Страна Страна Страна Страна 1997 г. – Страна Стр					
			•				
	\$Q14		x 3 9 6 0	10			
	* (14		x32= CA	19-012	X35- CU .	19-011	
	\$914		X33- C9	19-012	X33- C0	19-011	
	+01E		×32- 01	1-2-010	×		
	\$015	÷	(3×= 01	19-010	X32- 02	19-009	
	\$015		x33= 1)1	19-010	X33- 02	19-009	
	\$02		X32- 45	11-042	X32- 46	11-041	
	μ ω ξ		k)3	11-142	A 36- 40	11-041	
	502		X33- A5	11-042	X33- 46	11-941	
	\$Q3		×32- 47	13-142	X32- 48	13-041	
						[]]]	
· · ·	\$Q3		x33- 47	13-042	X33- 48	13-041	
	\$Q4		X32- A9	19-020	X32- 40	19-119	
		tan san san san san san san san san san s					
	•						
		· ·					
	* . · · ·						
:							
					۰		ĺ
				• •	•		
			• •	· · ·			-
						·	

• •					•					
					SIGNAL L	151				
				NAME	DRAWING 1	REV.	DATE		TTTLE	
•	•			1750	38925400	ΔΛ '		DOT		
		\$04		X33- A4	19-020	X33- 40	19-019	-		
		\$05		X32- 31	19-031	X32- 82	19-032			
		\$Q5		¥33_ 81.	19-031	X33- 82	19-032			
		506		X32- 83	19-043	X32- 84	19-044			
		\$06	· ·	X33- H3	19-043	X33- A4	19-ń44			
		\$07		X32_ 85	07-043	X32- 86	07-944			
		\$97		×33- 45	07-043	X33- 86	n7-n44			
	•	\$Q8		X32- H7	07-n26	X32- 88	n7-n25			
		\$05		X33- 87	07-026	X33- 88	07-025			
		\$0,9		×32= 89	07-017	X32- 90	07-018			
	• •	\$09		X33- 89	07-017	X33- B0	07-018			
		SREAD		x32= 03	18-037	X32- 04	18-038			
		READ		X33- D3	18-037	X33- Né	18-038		. •	
		SREJEC		¥31# 05	18-015	X30- 06	18-016			
		SREJEC	• •	X31- 05	18-015	X31= 06	18-016			
		¢RFPLY		X31- 03]B=034	X30- D4	18-033			
		SRFPLY		x31= 03	18-034	X31- D4	18-033			
		\$SPA01	•	¥36- 09	¥31- N9	X30- D0	X31- Do			
		SPA02		X34- F1	X31- F1	X30- E2	X31- E2			

	\$SPA03	X7 - F3	¥31- F3	X3n- F4	X31- E4	
<i>n</i> .	SPA04	X3- 55	X31- 55	X30- F6	X31- 56	
	\$SPA05	×3^- F7	×31- E7	X30- F8	X31- EA	
	SPA06	X31- F9	X31- E9	X30- F0	×31- Eñ	
an an tao 1970. An tao 1970	SPAN7	X3 - F1	X31- F1	X30- F2	X31- F7	
	*SPAOR	X30_ F3	X31- F3	X30- F4	43 1 - F4	
	\$SPA09	×31- F5	X31- F5	X30- F6	×31- F6	
	\$SPA10	×30- F7	X31- F7	X30- F8	X31- FR	
	\$\$P411	X32- E1	X33- E1	X35+ E5	X33- E2	
				. ·		•
• •						
	•					

BSP403 X7 - F3 Y31- F3 Y34- 54 ----

			SIGMAL L	IST		
		NAME	DRAWING :	REV.	DATE	TTTLF
		1750	38925400	AA		, PCT
	SPA12	×37- 53	X33- E3	X32- F4	X37- E4	
	\$SPA13	×32- 55	X33- 55	X32- E6	¥34- E6	
	SPA14	¥72- E7	¥33- E7	X32- E8	X33- EA	
	\$SPA15	X32_ E9	X33- F9	X32- E0	X33- Eñ	
	SPA16	x32- F]	x33- F1	X32- F2	X33- F2	
	SSPA17	×32- F3	X33- F3	X32= F4	X33- F4	
	SSPA18	X37- F5	X33- F5	X32- F6	X31- F6	
	\$W=0	X32- F7	07-046	X32- F8	07-045	·
	SW=0	X33- F7	07-046	X33- F8	07-045	
.'	SWRITE	X37- 05	18=045	X32- 06	18-046	
	SWRITE	×33= 05	18-045	X33- D6	18=046.	
	\$1+	TR6∞006	09-035			
	\$1+	×11- A	TB5-006			
	\$1-	T85-004	n9-n36			
	\$1-	×11= 8	TB5-004	•		
	\$10+	T95-045	11-017			
	\$1n+	X7 - A	T85=n45			
	\$10-	TP5=043	11-018		•	
	\$10-	x2^- B	T85-043			

SIGNAL LIST

and the state of the second		
1. Sec. 1. Sec		
	\$11+ TWS=012 13=017	
	\$1]+ X21_ A TH5=012	
	\$11- TAS-010 13-018	
	\$11- X21- B TB5-010	
	\$12+ TH5-021 15-017	
	\$12+ TH5-02] 15-017	
	\$12+ X22- A TR5-02]	
	\$12- TBS-019 15-018	
	\$12- X22- B 195-n19	
.*		
	\$13+ TH5-030 09-007	
· · · ·		

					•	
		STOMAL LTS	т			
	TIN ME	DPAWING 1	REV.	DATE	TTTLF	
	1750	38925400	AA		- DCT	
\$13+	۵ _۲۰۲	195-030				
\$13-	TPS-028	09-008				
\$13-	¥23- H	T35-028				
\$14+	185-n39	11-007				
\$14+	x74= A	T95=039			• • •	
\$14-	TR5=037	11-008				
\$14-	x24- B	T85-037				
\$15+	TB5-048	13-007		•		
\$15+	X25- A	T85-048				
\$15-	T85-046	13-008				
 \$15-	×25- B	T85-n46				· ·
\$2+	TR5=015	11=035				
\$2+	X12- A	TB5-015				
\$2-	TR5-013	11-036				
\$2-	X12_ 8	T85-013	••			
\$3+	TR5=124	13-035				
\$3+	A - 51X	T85-124				
\$3-	TH5-022	13-036				
\$3-	X13- B	135-022				
						$\frac{1}{2} \frac{1}{2} \frac{1}$

\$4	185-033 15-035
54+	X14- 4 T85-033
\$4-	T45-03] 15-036
54-	X14- P TP5-031
\$ 5+	750-87 Str-347
\$5+	X15- A TR5-042
\$5-	TRS-040 09-028
\$5-	X15- 8 T95-040
\$6 +	TR5_009 11=027

		P A ME	DRAWING 1	REV.	DATE
		17-0	39925400	44	
\$6+		X16- A	T35-009		
\$6-		TH5-997	11-028		
\$6-		X16= B	T35+007		
<u>\$</u> 7+		TRS-018	13-027		
57+	· · ·	¥17- A	T85-018		· · ·
\$ 7-		T85-016	13-028		
\$7-		¥17∞ B	T95-016		
\$8+		TB5-027	15-027		
\$8+		X]¤- A	T85-027		
58-		TR5=025	15-028		
\$8-		X18- 8	T85=025		•
\$9+		TR5-036	09-017		
\$9+		X19- A	T85=036		
<u>59-</u>		T ¹⁴⁵ -034	09-n1A		•
\$9 _	. · ·	¥]0_ 8	T85-034		
ADD1 A		19-114 08-	28-048		
			-		

STGNAL LIST

TITLE

nor

ADD18

19-041 05,5 15**.**5

28-047

ANAL

1.2-1.96 20-021

n9= °44

د...

ANA1T 21-23 23-027 22-041 13.0 03.0 ANA2 02-008 20-022 10.0 ANA2T 20-019 23-025 22-038 13.0 03.0

ANA3 02-010 20-017

19•0

1750 38925400 44 DCT 20-118 23-029 22-039 03-5 02-5

AR00F 54-003 15-021 37-039

AR00T 15--30 16-028 02.0

ARN1F 04-005 15-024 37-047 07.5 12.0

ANAGT

AR 03F

AR03T

 \simeq

AR01T 15-025 16-001 94.0

AR02F 04-007 15-001 37-043 06.5 14.5

AR02T 15-012 16-034 04.0

> 04-009 15-014 37-045 06.5 13.0

15-^20 16-027 02.0

AP04F 04=013 13=023 36=039 06+0 12+5

AP04T 13-730 14-028

. .

TTTLE

12.0 AR05F 4-013 13-024 36-047 06.) 12.5 AR05T 13-125 14-001

94.0

ARNEF -4--15 13-001 36-043

46.5 14.5

			STGMAL LT	ST			·
		DAME	DPAWING 1	REV.	DATE		TTTLF
		1750	38975400	AA		DÇT	
AR061	r .	13=112	14-034				
	· .	n4.	D				
AROT	- -	04-117	13-014	36-045			
		05.	5 13.5	· · ·			
AR071	r , ·	13-220	14-027				
		02.0)				
ARORI		r4=119	11-071	35-039			
		n4 . :	5 18.5				
AROB	r .	11-030	12-028				
		02.) J		·		
AR09	•	04 - 221	11-024	35-047			
			5 1 3. 0				
AR091	r .	11-025	12-001				
		04.			•		
ARIOF		r4-r23	11-001	35-043			•
· •			5 15 . n				
ARIO	r .	11-12	12-034				
	. •	94.1					
4811F	:		11-014	25-045			
			5 13.5	JJ#(47			

ARIIT 11-20 12-027 02+0

AR12F 04-027 09-021 34-039

14.0 13.0

ARIZT	- Q= 1 30	10-028	
	95.	5	
AR13F	(4=- 29	n3=024	34-047

14.0 13.5

. .

STGMAL LIST

		14 <u>14</u> 14 1	DRAWING :	REV.	DATE	TITLE	
	÷.,	1750	38925400	44		TOOT.	
AR13T		19-125	10-001				
	· .	34.	v				
AR14F		<u>04</u>	09-003	34-043			
		96.	⇒ 15 . 5	i			
ARJAT		r912	10-034				

14.0 AR15F 04-033 09-014 34-045

05,5 14,0

AWOZ

AWn5

AR15T 09-020 10-027 02.0

AW00 94-094 08-005 37-011 39-010 42-033 02.5 13.5 02.5 04.5

AW01 14-006 08-010 37-009 39-639 42-041 03.5 12.5 05.6 02.5

n4-008 08-013 37-013 42-022 03.0 13.0 04.5

AWN4 ^4-17 08-017 36-011 13.0 13.0

04-014 08-022 36-009

13.5 13.5

AW06 04-016 04-021 36-013 39-020 13.0 13.5 03.5 AW07 04-018 09+027 36-015 39-014 03.5 13.5 0265

AWOB 04-020 08-031 35-011 39-013 03.5 14.0 03.0

STGNAL LIST

N. 11-4F	DPAWING 1	RFV.	DATE	TTTLF
17-0	38925400	AA		100

AW09 04-022 08-032 35-009 39-011 04-0 14-0 03-0

AW10 04-024 08-035 35-013 39-026 03.5 14.5 04.5

AW11 04-126 08-039 35-015 39-028

04.0 14.5 04.5

Aw12 14-928 08-040 32-015 34-017 39-030 65-024

04.0 13.0 02.5 05.5 53.5 AW12C 42-125 X06-012

50.6

AW13 04-030 08-043 32-017 34-009 39-019 42-026 04-0 13-5 03-0 04-5 13-5 AW13C 42-027 X06-014

04.5 13.5 02.5 04.5 02.5

4W14C 42--29 X06-016 55.6

AW15 04-034 08-047 32-025 34-015 39-025 42-030

AW15C 42-/31 X05-018

55,6

A00A 14-103 16-007 35.0 A00B 16-109 28-009 76.0

A01A 08-007 16-011

							· · ·	
				STGNAL LT	ST			
•			N LMF	DPAWING 1	REV.	DATE	TTTLE	
			17=0	39925400	٨٨		. DCT	
	AOIR		16-013	28-005				
	• • •		07.0					
	401C		16-114	17-036			,	
			24.0)				
	1074							
	A02A	•	08-009					
	·		17.0				· ·	
	A028	an a	16-037	27-009			·	
			08.5	;				
	A02C			S3-033				
			04.5)		· .		
	A03A		08-014	16-039		•		
			06.5					
	•							
	403B		16=041	27-005				
•			09.5	5				
	403C		16-042	17=038				
		•	12.0		•			
	A044		08-018	14-007				
			n4 . 5	5	•••			
	1010							
	404R			26-009				
			06.0)				
	A04C		14-010	23-047				

n**8**.5

4054	1 A= 119	14-011
	74.5	,
A058	14- 13	26-005
•	81 F • C) ¹
405C	14-014	23-041

SIGNAL LIST MAME DRAWTIG 1 REV. DATE TITLE 1750 38925400 AA - net A06A "H=123. 14-035 15.0 406B 14-137 25-009 nR.5 A06C 14-038 17-037 02.5 A07A n8=025 14=039 05.0 A078 14-041 25-005 09.5 A07C 14-042 17-031 n3**.**5 ABBA 08-029 12-007 05.0 A08B 12-009 24-009 06.0 A09A 68-530 12-011 n4**.**5

A09B 12-013 24-005 07.0

A10A 08-033 12-035 03.0

Alca 12- 37 17-040

A11A

ALIB

13.5 <u> १</u>म्-**३**6 12-030

-03.0 12- 41 17-034

			STGHAL LTS	.			
		NF		REV.	DATE		
					UATE.		TTTLE
		1750	38925400	44		" DCT	
	A12A	n8-437	10-007				
	A13A	68-041	10-011				
		05,	0				
. •	A14A		10-035				
		02.	5				
	A15A	40 F.C					
	ALDA		10-039				
		92	5				
	CARA	24-227	-7				
	CANA	1	37-035				
		02,	.0				
	CARB	35-137	36+035				
		and the second se	.0				
		9 C (••				
	•						
•	CARC	34-137	35-035				
			.0				
	CARY1		28-012				
		05.	5				
	64--		_				
	CARYS		27=012			-	
		15.	.5				
	CARYS	25					
	64713		25-012				
		15	5				
	CARY4	24- 48	25-012				
)5.	, `				

CDINI	77-127	38-014
	14 • 9	
CDINP	74-127	37-028
	-) ? •0	
CDINE	45- 27	35-028
	n2.4	

4-17R

			NAME	DRAWING :	REV.	DATE		TTTLF				
		· ·	1750	34925400	AA		. 007			•		
(CDIN4		34-027	35-028								
			02.0									
	CDIN5		34-028	39-016								
			04.5									
(CD6n		3 2- 031									
	÷.,	•	03.5				<u>х</u>					
C	CD60F		32-029	33-045								
			03.5	i						· .		
. (CFLAF	•	23-117	24-025	25-025	26-025	27-025	28-125	28-004	37-006		
				01.5								
• •				26-006			•					
				01.5								
.'									·.			
	CHL		07-043					Х				
			09.0									
. (CHLT		19-030		•	· ·		· ·			•	
			02.5	•								
			· · · · ·									
	CINF	•	02-046							·		
			10.00	·								
. (CLALI		38-005						•			
			13.5) .								
ļ	CLAL2	•	38-431	39-005								
			n4 . 5									

s.	CLRAF	37=*16	38-024
	· · ·	4 3. 0	
	CLRAF	36-11	38-025
		03.5	
	CLRCF	35-010	38-026
		24.0	

					• •						
				STGNAL LIST				· .			
			∿Ω ΩE	NPAWING :	REV.	DATE		TITLE			
		•	175.0	34925400	۸A		. PCT			÷	
	CLRDF		34-010	38-027							
			04.			•					
	CL2VE		37-331	38-014							
			03.5			•					· · ·
	CL2BF		36-331	38-015							
			. 03.5	5							_
	CL2CF		35-231	38-016							
			1)4_1	ο							
	CL2DF		34-031	38-017						•	-
			04.			•					
	CMP		38-013	•							
یں۔ مرکز ان	- GME		03.								
	· ·			•					. •		
	CMPAF		37-004	38-007						•	
	•		01.5	5				• • • • • • • • • • • • • • • • • • •			
	CMPBF		36-004	38-010		•					
			02.	•	•						
	CMPCF									•	
	GHE CE		35-204 02.1	38-009 5	41					,	
	CMPDF		34 04	38-011							
			03.	Ď							
	CMPF	•	38- 106	39-007							
•			01.	5							
					. '						
				•		•		•			
				-							

CNCT	· ·	7- 21	18-004				
		17.5					
COMP		27- 43	24-014	25-004	26-004	27-014	28-034
		5,00	01.5	01.5	01.5	A1.5	
CONP		32-005	33-021				

13.5

							•
			STGNAL LIS				
		°r∆MF	DRAWING 1	RFV.	DATE		TTTLF
	÷ .	1756	38925400	ΛA		. n 01	
CONI		32-168	33=019				
		12.5			,		
•		14.00					
CONR		1-1-7	18-005				
		08 . 0					
					•		
CONS		32-106					
		02.5					
CONT		15-006	18-003				
		02.5					
054.5	•						
CSAD		02-003			•		
		n9 . 5				-	
CSANT		20-114	24-039	22-048			
 · .			03.0				
CSAI		P2-005	20-013				
		09.5					
CSAIT							
05411			24-020	22-047	•		
		- 04.0	.04.5				
		÷.					
CSA2		(2=007	20-010				
		0.9.0	•				
CSAPT		70-4-7	24-022				
			04.5				
CSA3		(2-194	20-005		·		•
	. *	n9.0					

CSAJT	20-03	24-019	22-045	
	04.5	n4 • F		
CSBX	63-104	42-010	•	
	17.5			
CSRn	12-111	03-005	17-003	21-047

12.5 07.0 07.5

				•						
			STGNAL LTS	ST						
		NAME	DRAWING :	RFV.	DATE		TITLE		•	
	•	1750	38925400	44		DOT				
	CSBOT	21-145	22-036	25-039						
		02.5	6 <u>02,5</u>							
	ÇSB1	02-013	03-003	21-046						
		02.5	5 13.0		•					
					· .					
	CSBIT		22-035							
		02.5	5 04.0			•				
	CSB2	02-015	21=043							
	د	11.5	5 ·							
•	CEBat		·							
	CSB2T		22-032 03.5	25-022						
		UZ • •	V3.5	•	· ·					
	CSB3	02-017	21-040							
		11.5	5							
	CSB3T	21-037	22-033	25-019						•
•) ń4.ċ		•					
	CSCX		42-011		•				•	
		17.0)	•						
	CSCO	02-019	03-013	17-004	21-039					
			i 08.0							
				•				•.		
	CSCAT		25-030							
		02.5	03.5			·				
	CSC1	05-05]	03-0jī	21-035						
		02.5	5 11.0							

CSCIT	21-233	22-020	26-020
· · · · ·	n2.0	n4 • n	· .
CSC2	12-123	03-009	21-032
	n 3. 0	11.0	·
CSC2T	21-230	22-026	56-055
	95.0	03.5	

								•
<i></i>		· .	NAME	SIGMAL LIS		-	·	
	•		1750	DRAWING 1		DATE	TTTLE	•
				38925400	ΔA		DCT.	
	CSC3		02-025	03-007	21-031		· .	
			03.5	11.0				
÷	CSC3T		21-129	22-027	26-019			. •
				03.5		-		
						• •		•
	CSDX		°3-916	42-013		-		
			17.0					
	CSDO	•	-2-127	03-021	17-006	21-027	•	
	-	 		08.5		21-021		
. •	CSDAT			22-023		· · ·		· .
		· ·	02.0	05.0		•		
	CSD1		r2-229	03-019	21-021	•	•	
•				08,5				
.'								
	CSD1T			25-055				
		•	02.0	03.5			· · · · · · · · · · · · · · · · · · ·	•
	CSD2		12-131	03-017	21-022	· .		. •
			03.0	09,1	•			
			_					
	CSDST	•		22-017			•	
		•	02.0	04.0		•		
	CSD3		02-133	03-015	21-017			
			13,5	08,5				
	00000							
•	CSD3T			22-019				
	-		°1°2	03.5				
	CSEX	•	13- 24	42-015				

CSEn	n 7 - 135	03-029	17-008	21-015
	12.5	09 . 1	03.5	
CSEnT	21-014	22-010	28-039	

0.50 16.5

				SIGNAL LI	ST		
			Υ M F	DPANTNG 1	REV.	DATE	
		·	1750	39925400	AΔ		n¢t
CSEI			62-037	03-027	17-010	21-013	
			12.	5 NR.5	13.0	•	
CSEI	T		21-009	22-007	2P-020		
			12,	.0 05.0			
CSE 7	•		02-039	03-025	21-010	39-ń3j	
	•.			0 10.0	10.5		•
CSE?	T		21-007	22-006	28-022		
			12.	ο 0 05.5	i		
¢se3			12-14]	03-023	21-005	19-029	
			03,	.5 10.5	11.0		
CSE	BT		21-003	22-005	28-019		
• •			12	0 05.0			-
C177	'1		32-003	33-004			
			02.	Ú		•	
лDт			18-009	22-011	23-003		
			. 03,	0 02.5			
DIG			02-004	20-027	· · · · · ·		
			10,	5			
nIG	r .		20-025	23-030	22-042		
			13.	.U .03.n			
DSAF	³ L		13-001	X06+005	42-021		
			13.	.9 14.5			

TTTLF

EDT		22-: 19	24-03P	25-034	26-039	27-030	28-038	23-048
		າ ≒ູ ນ	01.5	^ 1 .5	01,5	~1 . 5	^4.5	
EOS		- 247	23-044	22-004		· .		
		10.0	05.5					
FOSNE	÷	P5-07	05-015	23-046				

02.0 11.5

		•		SIGNAL LT	ST					
1			NAME	DRAWING :	REV.	DATE		TITLE		
			1750	38925400	AA		n ct		· · ·	
	ETC		38-001	39-004						
		•	a S* 0			· .				
	EXSNF		c5-c13	05-021	17-041					
			12.0	08.0	1	•				• • •
	FAPA		23-032	26-011						
	·	· .	14.5				• •			
	FIELD	. · ·	C3-048	42-043	X06-003					
			17.0	16.5	i ,					· · · ·
-1	FNCTO			17-035		•				
			05,5	04.5	i i					
	FNTF1		17-143							
			14 .0							
	FNTF3		17-946	32-011		• •				
	ан. Ал		10.5					. •		
	FPAF1		24-135	26=014	•			• •		
			14.5							
	FPAF?		25-035	26-015						
		• .	03.5							
	FPAF3		26-16	26-035						
			n 3. 0							
	EPAF4	•	26- 17	27-035						
			03.5							

	FPAF5	24-118	28-035
	· · · ·	93.5	
4. 1	GPD	-2=:01	02-002
		01.0	
		r 2= 149	<u> 95-020</u>
		01.5	

• *

	STGMAL LIS	т			
6. AME	DPANTNG :	REV.	DATE		TTTLF
1750	38925400	۸۸		. D ^T	
04-001	04-002				
11	-				
n4- 49	04-050				

21.5 06-002

01.0 r6-049 06-050 01.5

08-002 08-011 08-020 12.5 02.5

68-634 08-042 08-050 02.0 02.0

09-002 09-016 09-022 02.5 02.0 09-026 09-050

13,5

> 10-002 10-003 10-004 To-07 200-01 500-01 500-01 01.5 01.5 01.5 01.5 r2.5 01.5

10-130 10-031 10-032 10-036 10-050

n].5 01.5 01.5 02.5

1 11-002 11-016 11-022

02.5 02.n

11- 26 11-034 11-050

.

12.U 13.1 12-002 12-022 12-024 03.5 01.5 12-032 12-036 12-050

SIGNAL LIST

NAME	DRAWTNG 1	REV.	DATE	TTLF	
------	-----------	------	------	------	--

1750 38925400 AA 00T 13-502 13-016 13-022 12.5 02.0

13-026 13-034 13-050

0.50 0.3.0

14-002 14-022 14-024

03.5 01.5

15-002 15-016

15.2

15-026 15-034 15-050 02.0 03.0 16-002 16-022 16-024

03.5 01.5

02*2 05*2 50-005 50-050

PA- 34 20-050 03.0

02.5 02.5 21-011 21-020

21-334 21-042 21-050 12.0 n2.n

24-147 24-050

25-147 25-050

9]**.**5

26-147 26-050

91.5

. .

• .		

	STGNAL LTS	т					
or C in C.	DPAWJNG :	REV.	DATE		TITLE		
1740	38925400	۵۵.		DOT.			
>7=447	27-050						

PH-134 28-050

03.0

39-234 39-050

03.0

41-04R 41-050 01.5

03.5 11.0 03.5 11.0

GRDC	T2-004	42-050
GRDC	TB1-003	P01-003
GRDC	T94-002	38-050
GRDC	T55-001	794-009
GRDC	X11- C	T85-005
GRDC	×12- C	T35-014
GRDC	x13- C	T35-023
GRDC	X14- C	T85-032
GPDC	¥15- C	T35-041
GRDC	x14- C	T35-008

				•	
GRDC	×17- C	135-017			
GRDC	x)"- C	135-026			
GRDC	x19- C	T95-035			
GRDC	¥20- C	T85-044			
GRDC	x21- C	T85-011			
GRDC	×22- C	TB5-020			
GRDC	X23- C	195-029	•		
GRDC	X24- C	T85-038			• •

-												
				STGMAL LT	CT							
			SAME	DRAWING 1	REV.	DATE		TTTLF				
			1750	38925400	٨٨		- DCT					
	GRDC		×25- C	T95-047								
	GROC			1-12-047								
	GRDC		X30- CT	T34-003								
	GRDC		X31- CT	T84-004								
	GRDC		¥32+ CT	T94-005								
							•					
	GRDC		¥33- CT	T84-006			•					
	GRDC		×37-002	×36-002	×35=002	X34-002	TR4-007					
	INpF		38-003	39-012								
	•		02.5	i ·								
	LDRAF		77-119	38-018								
			05.0)			•					
	LDRAF		36-119	38=019								
		· · · · ·	12.0							-		
	LDRCF		35-n19	38-020								
			02.5					. • .			•	
					•							
	LDRDF		34-19	39-021								
		. *			•							
	LFLAF		23-115	24-003	25 - 0n3	26-NN3	27-003	24-003	2°=032	37-033		
			03.0	01.5	. 0] . 5	· •1.	5 01.5	0 4 - 0	ôī.5			
					25-032							
			0].5	01.5	01.5	.						
	LRHRF		1774	23-007	39-042							
	· · · ·		∩ 5 •Ŭ	11.5	;		•					

LRHR] 13-19 17-025 13.5

LRRYF 17-/22 23-009 38-041

LRRY1 11-019 17-023

<u>94.0</u>

			STGNAL LTS	ΓT					
		MARE	DRAWING :	REV.	DATE		TTTLF		
		17:50	38925400	ΔΔ		DCT			
LSCNF		05-009	05-017	32-024					
	• •	02.0	13.0						
LSTAF		17-005	39-035						
		1.3+0							
LSTA1		17-009	32-023						
USTAI		17=:119 08.5				,		·	
				_					
LWHRF		17-026	23-008	32-027	99-ñ4ñ				
· ·				05.5					
LWHR1		09-019	17-021						
		04.5	• .		•				
I_WRY		17-045	19-038						
		03.0							
LWRYF		19-139	23-010	32-026	79-ñ38				
•			06.5	05.5					
MANLF		47-777	Xof - 000		•		. •	· .	
		42-723 14.5		•					
		• • • •	•						
MCL		62-526		42-045				•	
		n 4 .5	16.0						
MCLF1		17-131	17-047					·	
		7•0							
MCLF3		07-136	23-042						
		08.5							-
	1.1								
-									

MCLF4	- 7 37	32-012	
	14.0		
MCLF5	17-438	39-008	
	17.0		
NAD	19-040	23-034	SS-015

03.5 04.0

			LIS LIS	т					
		ት. <mark>ለ</mark> ትንዋ	DRAHING :	REV.	DATE		TTTLF		
	·	1/50	39925400	۸۸		001			
NAPA		23-123	25-011						
		03.5	ò						
				•					
NAGO		16-003							
		19.(1						
NANI		16-104	28-021						
		٥7.5	5						
NAUS		16-131							
			5						
NA03		16-030	27-021						
			6						
NA04		14-003							
· · · ·		09.0)						
NA05		14-04	26-021						
		07.5	5				. *		
							. ·		
NA06		14-431		_					
		05.5	5	•					
NA07		14-030	25-021						
		06.5	ว	94 14					
NAAR		12-(13							
		09.0)						
NAA9		12- 04	24-021						
		07.5							

NA10 12-31 23-019

•

ຄ**7**.ປ

NA11 12-230 23-021 06.5 NLK1 27-234 28-036 02.0

		STGNAL LT	ST.				
	State State	DPAWING :	REV.	DATE		TTTLF	
	1/50	34925499	A A		DCT		
NLK2	26-134	27-036					
	02.0						
• •							
NLK3	25-134	26-036					
	.0.2(•			
NLK4	2634	25-026					
	72.0					,	
NLK5	15-004	23-006	24-036				
	n4 . 5	04.5					
NPAF1	24-137	25-014					
	04.0						
NPAF2	25	05 407					
NFATE	25-015						
	03,5	•					
NPAF3	25-416	26-037		<u>.</u>			
	03.5						
NPAF4	25-117	27-037					•
	- 14.0	1 	•				
		•					
NPAF5	25-018		**				•
	n4.0						
NTOIF	· 3= · 31	19-031	06-005	ir_ii/			
. .			06-005	ñ5-ññ6			
	13•2	05.0	02.0				

NTn]T 09-134 17-042

NT02F 3-33 11-031 06-007 05-008 14.5 05.5 12.0 NT03F 3-35 05-010 06-009 13-031 04.5 01.5 06.5 NT04F 3-37 05-012 06-011 15-31 14.5 01.5 07.0

))

. . .

STGNAL LIST NAME: DRAWING : REV. DATE TTTLF 1750 33925400 Δ Δ , not NT05F 03-039 05-014 06-013 19-023 014.5 01.5 03.5 NTOGE C3-:41 05-016 06-015 11-023 04•5 03•5 04•0 NT07F 03-143 05-018 06-017 13-023 04**.**5 01.5 04.5 NTOBE 03-032 05-020 06-019 15-023 03.5 01.5 05.5 03-034 05-022 06-021 09-013 NT09F 03.5 01.5 03.5 NTIOF n3-n36 05-024 06-023 11-013 03.5 01.5 04.5 N3--38 05-026 06-025 13-013 NTIIF 03.5 01.5 05.5 NT12F 03-040 05-028 06-027 15-013 13.5 01.5 06.5 NT13F 03-142 05-030 06-029 09-003 03.5 01.5 05.0 NT14F 03-144 05-032 06-031 11-003 13.5 11.5 C6.A NT15F 03-646 05-034 06-033 13-003 03•5 01•5 07•n

OSC

32-- 48 33-0N7

PANA 07-16 27-011 05-0 PFLNF 07-145 42-019

		STOMAL LTS	т					
	N. 7. M.F.	DPAHING 1	RFV.	DATE		TTTLF		
	1750	39925400	44		DCT			
PENS	17-(3)	18-029			-			
	0].							
PNAF1	24-141	27-014						
	05.5	ö						
PNAF2	25-041	27-015						
	94.:	5						
PNAF3	- 26-041	27-016						
	ŋ4 . !	5						
PNAF4	27-017	27-041					•	
	03.	5		•				
PNAF5	27-118	28-041						
	03.5	5						
PRO	02-1.20	20-040						
	10.	5			•.			

PROSF 02-028 07-016 07-013 04.5 01.5 PROT 07-003 20-037

10.0 PR02 07-009 18-008

יאני PR03 (יד-12 18-044

03.0 01.5 01.5 01.5

900A 19-17 22-008 28-042 13.5 07.0

000B 19-118 28-023

OTPAF

a5.0

· · · ·

•	

			STGMAL LT	ST				
		. ME	DRAWING \$	REV.	DATE	TTTLE		
		1760	39925400	٨٨	0 			
	0014	59-145	28-029	22-003				
		10.	5 06.5					
	001B	19-146	28-026					
		п.	u					
			•		•		· •	
	902A	11-45	22-021	27-042				
-		08.						
	902B	11-046	27-023					
		09.						
			5					
	0020	11=:43	13-044	23-022				
н. -	· · · · · · · · · · · · · · · · · · ·	12.						
		ч с ө	u (/					
	Q03A	13-145	22-01A	27-029				
			5 04 . n					
		· · · · •	- (14 ₀ 1)					
	Q038	13-546	27-026					
		n9 .						
			U C					
	Q03C	13-043	23-018					
		08.						
			0			,		
	Q04A	19-123	27-029	26-042				
							•	
		03.	0 04.5					
	004P	19-^24	26-023					
			•					
		04 -						
ж. Г	Q05A	FF _ 21	22-025	26-029				
	· .	. 73.	5 <u>03</u> .5					
	005B	14 34	26-026			•		
	405		e v - 17 m					
						•		
							-	

ነ**5 .** J

0164	14- 45	22-034	25-042	
	n3 . 5	03.	5	
906B	1046	25-023		

05.5

5.5

•

					51GMAL (15	5T						
				N. 644E	DPAWING 1	RFV.	DATE		TTTLF			
				1751	39925200	4 A		- DOT				
		0074		67-141	25-031	25-029	19-007		•			
			• 	-) 8, 5	02.5	06.0						
		007B		(7-142								
				10.0			•					н., н.
		QOBA		r 7=*>3		24-042						
		· · · · · ·		19.5	02.5							
		308B		67-024								
				08 . 0								
	•	009A		07-019		22-043						
		,		n9.0	03.5							
		009B		17-122						·		
				08.5								
		Q10A		07-011	23-028 03.0	27-040					·	
					1. A.							
		Q10B		07-(14 08•5		•						
÷		0114	. *	15-45	22-037 03.0	23-026						
		011B		15- 46								
		- 165										
		015F		18-106 14.5	19-037							
			. •	•								-
								. · · ·				
					·							

RAL	10- 13	22-015 23-03	18
· · ·	12.5	04 .n	
RARFI	10-/25	18-022	
	9 5. 0		
RARF?	12-025	18-019	
	14.5		

,

				STGNAL LTS	T							
			1,5ME	DRAWING 1	RFV.	DATE	·	TTTI F				
		۱	750	38925400	٨٨		-DCT					
	RARF3		14-125	18-020								
			03.5	•								
					•							
	RARF4		14-025 03.0	18-018							÷	
	RDT		18-023	55-013	23-004							
			74.0	02.5								
	RENAF		77-"21	38-045								
			14.0									
	RENBE		36-121	38-046						•		
			04.5			•						
	RENCE		35-121	38-047								
· · · ·			15.0	30-047								
	RENDF		34-021 95 . 5	38-048								
			- C					. •				
	REX		02-016	18-017	17-007	24-ñ08	20-047	39-042				
			n 7.5	02.5	n4 . 5	16.5	n9. ñ					,
	REXT		18- 25	19-025	20-045					•		
			a1 . 5	03.5								
	RHAL		44-335	13-011	18-040							
			07.5	06.5	•				•			
	RJTF		7=-48									
	-		11.J									
			23- 14									
	RNAF	÷ 19	23- 14	24-013	·		. •			. ·		
				÷ .				·		15.		
			·	·								

PNAFI	10- 26	24-014	
) .	
RNAF?	12-126	24-015	
	07.	ί	

			STGNAL LT	ST					
		^E AME	DRAWING :	RFV.	DATE		TTTLF		
· ·		1750	38925400	۵۵		OPT			
	RNAF3	14-126	24-016			•			
		16.5	ò						
	RNAF4	16=126	24-017						•
		05.0			•				
	RNAT	23- 16	24-011						
		05.0) * •			·			
	RPYF	18-027	23-035						
	- ,	94.0							
	RPYT	18-024	23-037						
		.04,5			•				
	RRYF	04-037	11-011	18-031					
		:)6,5	06.0						
	RSnF1	10-221	17-013		н - С				
		05.0			· .			·	
	RS0F2	12=02}	17-014						
		04.0		•					
	RS0F3	14-121	17-015					• •	
		03.0)	• •				·	
	RSnF4	14-001	17-016						
		02.5) 						
	RSIFI	10-23	17-017						
		74.5	,						

RS1F?	12=123	17-018
	04.0	
R\$1F3	14-123	17-019
	03.9	
RS1F4	16-123	17-020

					- /			
				STGNAL LIS	т		•	
•			NAME	DRAWING 1		DATE		TTLF
			1/50	34925400	AA		- 0.CT	
	SAMI		02=012	23-011	20-032			
		e de la composition de la comp	n9 . 5	04.5				
	SAMIT		19-008	20-030				- * *
			14.0					
	SAM2		07-014	23-012	20-031	•		
				04.0	£.0-031			
			•					
	SAM2T		19-016					
			02.5					
	SASS	•	19-615	23-005		1. A.		· ·
			04.0	· .		•		
	SRGC1		40-005	41-005			• •	
			n1.5		· .			
			i.					
	SRGC2		40-007					
			01.5					
	SRGI1		39-117	40-024	41-024	41-006	40-00f	• • • • • • •
			12.5	01.5	- A3.0	nī.5		
	SRG12		39-115	40-008	41-008	41-038	40-03P	
				01.5				
	SRGNF		-5-11	05-019	39-032			
				16.5			· .	
	SRG1		38-112					
			12.5		•			
	SRG2		7474	39-024				

•

· · ·

SRSF1	18- 75	19-027
	95.	Ĵ.
SRSF?	10	19-001

·	
18.5 02.6 n4.6 n2.5 STAL 72.03 STAL 72.02 STAT 10-728 20-033 02.0 STLCF 22-135 Xn6-n07 16.0 STLUF n3-r47 42-n07 21.0 STNA1 36-r43 39-n45 n2.0 STNA1 36-r43 39-n45 n2.0 STNA2 30-n46 12.0 STS80 n7-r38 16-nn6 n7.5 STS80 n7-r38 16-nn6 n7.5 STS81 16-r68 17-p27 n3.5 STS87 16-n9 16-n32 23-L40 n6.0 n5.0 STS83 16-n6 15-n92 23-L40 n6.0 16-n6 15-n92 13-L40 16.0	· .
1845 09.4 04.6 09.4 12.4 STAL 72.5 20.63 18.5 STAT 10.52 20.63 12.0 STLCF 22.73 X6607 16.0 STLVF 03.6407 21.0 STMAI 38.743 39-045 02.0 STMAI 38.744 39-045 02.0 STMAI 38.744 39-045 02.0 STMAI 38.744 39-045 02.0 STMAI 38.744 39-045 02.0 STMAI 39	
STALL 10-120 20-033 18,5 10-120 20-033 92,0 92,0 STLCF 20-03 16,0 STLMF 01-047 21.0 STNA1 38-045 02,0 STMA2 38-045 02,0 STMA2 38-045 02,0 STMA2 38-045 02,0 STS50 07-130 16-05 73,5 STS50 17-57 STS72 16-032 16-03 23-040 04.0 05.0 04.0 05.0 STS73 16-17.0 16-032 23-140 04.0 05.0 05.031 16-19.0	
$ \begin{array}{ccccccc} & & & & & & & & & & & & & & & &$	
STAT 19-12A 20-033 02.0 02.0 STLCF 42-07 16.0 16.0 STLVF 01-047 21.0 39-045 02.0 39-046 12.0 39-046 12.0 16-005 STS00 07-130 16-005 16-005 STS01 16-005 13-5 16-032 STS07 16-032 14-00 16-032 93-040 04.0 05.0	
	•
STLCF 42-135 XA6-DA7 16.0 16.0 STLNF n3-n47 42-0A7 21.0 21.0 STNA1 38-n43 39-046 02.0 31-02 STNA2 38-n44 39-046 12.0 12-00 STSD0 17-130 16-0A5 03.5 15-009 16-0A2 STSN2 15-009 16-0A2 03.5 15-009 16-0A2 STSN3 14-34 17-024	
16.0 STLNF n3-n47 42-nn7 21.0 21.0 STNA1 39-n45 n2.0 STNA2 38-n44 39-046 12.0 STS00 7-+3n 16-nn6 n7.5 STS11 16-nn6 13.5 STS02 1500 14.0 05.0	
16.0 STLNF n3-n47 42-nn7 21.0 21.0 STNA1 39-n45 n2.0 STNA2 38-n44 39-046 12.0 STS00 7-+3n 16-nn6 n7.5 STS11 16-nn6 13.5 STS02 1500 14.0 05.0	
STLNF n3-n47 42-007 21.0 21.0 STNA1 39-045 02.0 STNA2 38-046 12.0 STS00 n7-130 16-006 07.5 STS01 16-006 13.5 STS02 15-007 03.5 STS03 16-36 14.0 95.0	
$ \begin{array}{ccccccccccccccccccccccccccccccccccc$	
STNA1 38-r43 39-r45 02.0 02.0 STNA2 38-r44 39-ra5 12.0 12.0 STS00 r7-r10 16-nn5 17.5 16-nn5 5TSn1 16-rn8 17-r20 16-n32 23.5 15-rn9 16-n32 23-640 14.0 n5,n	
NA2 38-046 12.0 12.0 STS00 n7-130 16-005 17.5 STS01 16-008 13.5 STS02 14-008 13.5 STS02 14-009 16-032 23-040 04.0 05.0	
STNA2 3R-n44 39-046 72.0 72.0 STS00 n7-130 16-005 n7.5 16-005 STS01 16-007 n3.5 1507 STS02 16-032 n4.0 05.0 STS03 16- 36	
12.0 STS00 n730 16-005 07.5 STS01 16-008 17-027 13.5 STS02 1509 16-032 23-640 04.0 05.0 STS03 16- 36 17-029	
STS00 n7-430 16-005 07.5 07.5 STS01 16-008 17-027 03.5 15-009 16-032 STS02 15-009 16-032 04.0 05.0 STS03 16-36	
07,5 5TSn1 16-rn8 17-077 13,5 5TSn7 16-rn9 16-n32 73-640 n4.0 05.0 5TSn3 16- 36 17-029	
STSn1 16-08 17-027 n3.5 15-09 16-032 STSn2 15-09 16-032 n4.0 n5.0 STSn3 16-36	
13,5 STSN? 15-109 16-032 23-640 04.0 05.0 STSN3 16-36 17-029	·
13,5 STSN? 15-109 16-032 23-640 04.0 05.0 STSN3 16-36 17-029	
STSN7 15=^09 16=032 73=640 04+U 05+0 STSN3 16= 36 17=029	
04.U 05.0 STS03 16-36 17-029	
STS03 16- 36 17-029	
	-

ST504	13-109	14-006	32-007
	02.0	08.5	
ST505	14-208	15-005	
	01.5		
STS16	13-105	14-032	
	04 E		

n4**.**5


		SIGNAL LT	ST			
	1 V WE	DPAWING 1	RFV.	DATE	TTTLF	
	1750	38925400	44	001	t .	
						•
51507						
,	16•:	ò				
57508	12-006	15-010	23-039			
	03.0	9 07 <u>.</u> 0				
				•	·	
STS09						
)5.5	ó				
STOOF	06-004	15-037	39-036			•
STOOT						•
	05.0	D		•		
STOIF	6-006	15-040	42-037			
·		- + - • · ·		•		
STOIT	15-148	16-019		. · ·	· · · ·	
	94.5	5				
STADE	06-208	15-029	67-079			
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		· .				
	9 0 0	J 13•0	•			
STOZT	15-038	16-029				
	02.5	5	**			
	•					
STA3F						
	07.0	C I			•	
STOBT	15-033	16-033				
				• • • • • • • • • • •		
ST04F	<u>6=012</u>	13-037	·			
	STS09 ST00F ST00T ST01F ST01T ST02F ST02F ST02T ST03F ST03T	1750 STS07 07-615 164 STS08 12-006 134 STS09 12-008 12-008 12-008 12-008 12-008 15-039 054 ST01F 06-004 08-5 ST01F 06-006 08-5 ST01F 06-008 04-008 04-008 06-3 ST02F 06-008 06-3 ST02F 06-008 06-3 ST02F 06-008 06-3 ST02F 06-008 06-3 ST02F 06-008 06-3 ST02F 06-008 06-3 ST02F 06-008 06-3 ST02F 06-3 ST03F 07-4 ST03F 07-4 ST03F 07-4 ST03F 07-4 ST03T 15-43 07-4 ST03F 07-4 ST05 ST05 ST05 ST05 ST05 ST05 ST05 ST05 ST05 ST05	Члмн DDAWING (3R925400) STS07 17-015 14-036 16-5 15-010 13-9 0.7.0 STS09 12-006 15-010 13.9 0.7.0 STS09 12-008 17-033 ST00F 06-001 15-037 100F 06-005 11.0 ST00F 06-006 15-037 11.0 15-039 16-005 ST01F 06-006 15-040 08.5 12.0 15.0 ST01F 06-006 15-040 08.5 12.0 15.0 ST01F 06-006 15-029 04.5 13.0 15-029 ST02F 06-03 13.0 ST02F 06-5 13.0 ST03F 06-031 15-032 07.0 15-033 16-033 01.5 11.5 11.5	1/50 38925400 AA ST507 "7-"15 14-036 16.5 16.5 ST508 12-006 15-010 23-039 13.9 07.0 ST509 12-008 17-033 15.5 17-033 39-036 ST00F 06-004 15-037 39-036 ST00F 06-004 15-040 42-037 ST01F 06-005 12.0 42-037 ST01F 06-006 15-040 42-037 ST01F 06-006 15-029 42-039 ST01F 06-019 94.5 13.0 ST02F 06-5 13.0 13.0 ST02F 06-5 13.0 13.0 ST03F 06-03 15-032 02.5 ST03F 06-019 02.5 13.0 ST03F 06-03 15-032 02.5 ST03F 06-031 15-032 07.0 ST03T 15-033 16-033 11.5	1/6445 DDAWTHG I BFV. DATE 1/5.1 3R92540.0 AA DC1 5T507 1/5.1 14-036 DC3 5T508 12-0.06 15-010 23-039 13.0 07.0 ST509 12-0.08 17-0.03 15.5 14-0.35 39-0.36 ST00F 06-0.04 15-0.37 39-0.36 5100F 06-0.04 15-0.37 39-0.36 ST00T 15-139 16-0.05 11.0 ST01F 0.6-0.06 15-0.40 42-0.37 ST01T 15-139 16-0.05 12.0 ST01T 15-14.5 12.0 12.0 ST01T 15-139 16-0.19 24-0.39 34.5 13.0 22-0.39 24-0.39 5T02F 0.6-0.18 16-0.29 42-0.39 31.5 13.0 12-0.32 13.0 ST03F 0.6-0.10 15-0.29 13.0 ST03F 0.6-0.33 16-0.33	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

16.5

ST04T 13- 30 14-005 05.0 ST05F 66-014 13-040

16**.**5

					-					
				STGMAL LT	ST			·		
	•		t i pore	DRAWING :	REV.	DATE		TTTLF		
			1750	38925400	٨٨		007			
	STOST		13-148	14-019						
)4,:							
	· .									
	ST06F		<u>96-916</u>	13-029						
			05.U)						
	STOFT		13-498	14-029						
	a Ali ang			5		. ·				
	ST07F		r6=018	13-032						
			05.5							
	ST07T			14-033		-			·	
			01.5							
•	STORE		06-020	11-037						
			94.5	5						
	STORT		11-539	12-005		. · · ·				
	•		05.0)				·		
•	STn9F			11-040				. •		
	- 1		15.0		•					
	STn9T		11-148						•	
		• .	04.5							
	STIDE		06-024	11-029						
			13.5	j						
	STINT		11- 38	12-029						
			12.5							
			. •							



		SIGNAL LIS	т					
	MAME	DRAWING #	REV.	DATE		TTTLF		
	1759	38925400	44		, net			
STIPT	トロー・スピ	10-005						
	15.0							
ST13F	በዳቀ ን ዝበ	n9-04n						
	03.5			•				
ST13T	09-048	10-019			·			
	14.5							
ST14F	06-032	09-029					·	
	n2.5							
ST14T	09-038	10-029						
	02.5	· .						
ST15F	<u>06-034</u>	09-032						
	12.5						•	
STIST	09-033	10-033						
·	01.5							

SYNU 32-010 39-021 05.0

 SYN1
 n2-122
 20-043

 10.5
 10.5

 SYN1A
 13-010
 20-042

 07.5
 09.0

 SYN1B
 09-009

N9.0 12.0 SYN2 17-017 ημ.5

6	SYNPT		·· 9= · 15	17-011	39-003
		- 14 -	05.0	11.0	! ;
	51771		13-114	32-004	•
			09.0		

				STOMAL LI	I ST						
			MAME	DRAWING :	RFV.	DATE	TTTLF		-		
			17=0	38925400	AA		POT			•	
	S1788		- 13- A A 4	39-018			· · ·				
		• 	14.5			;					
	TEX		19-026	19-036							
			02.5								
	TLAF								·		
	TIMP	•	97-033 03.0								
	TIBF		36-133								
			03 . 0				· · ·				
	TICF		35-133			· ·			•		
			33.0	•		•					
	TIDF		34-033				· · · · ·				
			13.5								
	T2A	· .	37-003	38-037				•			
• .			05.0								
	T28		36-003	38-038		· · · ·					
			05.5		•						
	T2C		35-103	38-039	· .						
	T20									•	
	160	• •	34-003 06.0								
	UNPF	•	66-603								
			03.5								

V+6	40-135	41-035	41-045	41-046	41-149	41-149	X14-036	XAAAA
	n7.	Ü						
UNP 3	11-110	18=043						
	14.	5						r C
		•						
	11- 65	19-007						:

01.5 02.5 01.5 01.5 16.5 01.5

STGNAL LIST DPAWING : REV. DATE LAME TTTLF 1/60 38925400 14 0.01 02.0 01.5 01.5 01.5 01.5 01.5 01.5 15-147 16-047 18-047 19-047 17-044 22-047 40-019 21-010 11.5 02.0 01.F 02.5 07.5 07.5 01.F 41-319 X06-032 X06-031 14.0 01.5 12-018 23-013 32-021 39-041 42-020 20-046 17-049 10.0 05.5 06.0 06. 14. 02.Š WEXP 38-132 39-043 12.5 18-128 19-026 20-044 n2.0 **n3.**5

WHRE 04-036 09-011 18-042 42-017 15+5 08+0 13+0

WNLKF 38-136 39-044 n2.5

WRJ 38-135 39-037 02.0

WRYF 14- 3R 18-041 19-042 42-020 17.0 02.0 12.5

WXAIF 34-- 28 39-047 13.5

WXA2F 38- 40 39-04R

v=6

ψEx

WEXT

12.5

Appendix A INTERRUPT USAGE IN THE 1700 OPERATING SYSTEM The 1700 Operating System provides multi-priority-level programming. When a 1705 Interrupt/Data Channel is installed, interrupting of programs from external devices becomes a major source of priority control. Interrupted and scheduled programs are held in "stacks." At the same time, active interrupts which operate at priority levels lower than the current operating level are masked so they cannot interrupt the current programs. The computer executes the highest priority program. This program runs to completion unless interrupted by another program of higher priority.

Up to 16 interrupt levels are available. The 15 external interrupts can be expanded to handle a maximum of 64 interrupt conditions by use of a 1549 Interrupt Interface. The interrupts are fanned into the 15 DCB interrupt lines. Determination of which interrupt activated the interrupt line requires additional software and is not discussed here.

INTERRUPTING CONDITIONS

There are 15 external and 1 internal hardware interrupt lines. In addition, scheduling a program of higher priority (jump to a higher priority program) uses some of the mechanics of processing a hardware interrupt.

INTERNAL HARDWARE

Three internal errors activate the same interrupt line (line 0):

a. Incorrect storage of information in core (parity error).

b. An erroneous attempt to store into or execute from protected core information by nonprotected programs (Protect Fault).

c. A power failure.

In all cases line 0, which normally is assigned priority 15 (highest of any interrupt line), interrupts the running program.

EXTERNAL HARDWARE

Fifteen external interrupt lines are provided; any of the lines can interrupt a running program of lower priority. When this interrupt occurs, the running program parameters are stored and the program associated with the interrupt line is executed. When the interrupting program is completed (barring further interrupts), control of the computer is returned to the first program. The interrupt line may be associated with the running program (e.g., an analog-to-digital input word is requested at higher priority and is now ready in the I/O unit) or with a more important program (e.g., arithmetic operations of low priority are interrupted by a process control device of high priority).

NOTE

Interrupt lines may be disabled or masked.

Disabling takes place when the unit attached to the interrupt line is directed not to send the interrupt under any conditions. The unit internal conditions, which cause the interrupt, occur but that unit's interrupt flip-flop does not set. The interrupt line remains inactive at all times.

Masking takes place via the Operating System Interrupt Mask Table. If a program A is operating at priority level P, all interrupt lines with priority levels $\leq P$ are masked. An interrupt line of priority $Q \leq P$ becomes active but it is not processed until the priority level is lowered to Q (or lower). For example, assume that programs A, B, C, D, E, and F have priority levels 10, 8, 8, 8, 7, and 4, respectively, and program Z has priority level 2. Parameters for programs A through F are held in the interrupt or scheduler stacks or they are programs associated with active hardware interrupt lines which have not been processed because they are masked at the current operating level. All these programs are executed before the priority level is

39072900/28B

lowered to level 2 (or lower). Only then is the level 2 interrupt processed and the associated program executed.

Higher Priority Program Request

Running program A can request program B of higher priority than its own. Program A parameters are placed in the interrupt stack and program B is executed. After execution (barring further interrupts), control of the computer is returned to program A.

The following examples indicate the type of programming which requires scheduling a higher priority program.

EXAMPLE 1

Program A requests a message to be printed. The Operating System saves the request parameters, schedules the driver for the message output device, and then returns to the requester (program A). Program A then continues at its normal priority level. However, because the driver for the output device normally runs at a higher priority than program A, program A is saved first on the interrupt stack and the driver is initiated. Only after the driver exits to the dispatchers (e.g., after output of the first character of the message) is the return to program A made. (See Dispatcher Operation, below.)

EXAMPLE 2

Program A is normally interruptable by program B, which is of higher priority. If program A must set up data for use by program B, it may be illegal for program B to interrupt program A while this data is being changed. To prevent this occurrence, interrupts may be inhibited for this portion of program A. Alternatively, program A may schedule a subprogram to a level equal to or greater than the level of program B. This allows the subprogram to set up the desired data and then exit to the dispatcher. Program A then continues at its normal level.

Every effort should be made to set up the system so that only short, fast programs are assigned high priority level.

NOTE

Lower Priority Program Request

If program A requests program B of the same or lower priority level, program B is added to the scheduler stack. Execution of program A is then completed. Any other programs of higher priority than program B are then executed. Program B is called according to its scheduled priority.

PROGRAM PRIORITY CONTROL


Priority control is accomplished by means of the interrupt and scheduler stacks and the interrupt mask. The scheduler stack is a list of requested programs with priority equal to or lower than the current program. The scheduler stack threads the address and significant parameters of such programs to be processed when those programs are requested by other programs of the same or higher priority. The interrupt stack is a list of programs which have been interrupted by programs of a higher priority. This stack holds the address and significant parameters of programs which have been interrupted by programs which have been interrupted after starting execution.

The interrupt mask corresponds to the priority level of the running program. It prevents the running programs from being interrupted by a program of equal or lower priority.

Scheduler Stack

Scheduler stack (see Figure 1) entries are threaded together in two or more threads. The full thread links the entries of all scheduled programs; the entry thread joins unused entries. (A timer thread may also be present.) Each entry requires four consecutive locations in core. The entries contain








FIGURE 1. SIMPLIFIED FLOWCHART FOR SCHEDULING A REQUESTED PROGRAM

A. 5

- a. Parameters to be passed to the program.
- b. Request code.
- c. Completion priority of the program.
- d. Program address.
- e. A pointer to the next entry on the thread.

Programs are threaded in order of increasing priority so that the top entry on the full thread holds the highest priority program. If two or more programs have the same priority level, programs in this priority level are threaded on a first-come, first-served basis. When a program in the scheduler stack is removed to be executed, the thread entry point is added to the list of entries on the empty thread. If a program is requested when no entries remain on the empty thread (i.e., the stack is full), Q is set negative on the return to the requester and the request is ignored.

The scheduler stack is built when the Operating System is assembled. The length should be four times the number of timer calls and scheduler requests that may be active at any one time. As a rule of thumb, $4 \times 25_{10}$ or 100_{10} usually provides an adequate scheduler stack. The form of the stack is shown on pages A.13 and A.14.

While the scheduler is determining whether to put a requested entry in the scheduler stack or to put the running program in the interrupt stack, interrupts are inhibited and the running program parameters are assigned to volatile. Volatile is a specified area of the system table region designated at assembly time. It is used by re-entrant program for storage of necessary parameters and intermediate results. If the requested program is of higher priority, the running program parameters are transferred to the interrupt stack and the requested program is executed. If the requested program is of the same or lower priority, the entry parameters are threaded on the scheduler stack. After the determination is made, the interrupts are re-enabled and the interrupt mask is set to correspond to the current running priority level. The chosen program is then put into execution.

Interrupt Stack, Interrupt Trap, and Interrupt Mask

The interrupt stack (see Figure 2) consists of up to 16 five-word entries. Each entry holds data pointers for programs that have been interrupted. The stack is a push-down, pop-up type. The top-of-the-stack pointer is located at location \$B8. It points to the first word of the next available entry.

The size of the interrupt stack should be the number of interrupt lines used (N) times 5. Normally this is $16_{10} \times 5$, or 90_{10} locations. The stack size is determined at operating program assembly time. A stack smaller than the full number of interrupt lines times five is subject to overflow.

When the interrupt stack entry is due to scheduling up in priority, some parameters from the interrupted program are saved in the volatile area. The I-register entry in the interrupt stack holds the address of that portion of volatile which has the remaining program parameters.

Volatile is not released until the higher priority program is terminated and the requesting program is resumed. The new priority level is established as in the hardware interrupt case. The interrupt mask is set to the new priority level before entering the requested program.


The interrupt mask allows only interrupts of higher priority than the running programs to be processed. All other interrupt lines are suppressed. The suppressed interrupt lines remain activated until the mask is reset to the priority level of the interrupt line (or lower).

Dispatcher Operation to Find Next Program


As higher priority programs are completed, they exit to the dispatcher. The next program is picked off the top of the interrupt or scheduler stack (see Figure 3). The priority level is lowered by the dispatcher to the level of the proposed program to be executed and the Mask register is reset.

39072900/28B

A.7



COMMON INTERRUPT HANDLER




1-2536

FIGURE 2. SIMPLIFIED INTERRUPT LINE PROCESSING FLOW DIAGRAM

A.8

39072900/28B




PRIORITIES SHOWN AT THE END OF THE PREVIOUS PROGRAM. PREVIOUS PROGRAM RAN AT LEVEL $P_3 > (P_1, P_2, P_4, OR P_5)$.

SELECTION OF NEXT PROGRAM PROCEEDS IN TWO STAGES:

LOWER MASK TO NEW LEVEL (P1 OR P2).

b. CHANGE MASK LEVEL AND CHECK INTERRUPTS AT NEW LEVEL.




a. COMPARE P_1 TO P_2 . IF $P_1 \ge P_2$, NEXT PROGRAM 1 COMES FROM P_1 ; OTHERWISE PROGRAM COMES FROM P_2 .

LEVEL, LINE J REMAINS MASKED. LINE K REMAINS MASKED IN ALL CASES SINCE $P_5 < (P_1, P_2, P_3, OR P_4)$.

IF $P_4 \ge$ NEW LEVEL, LINE J INTERRUPTS PUTS NEXT PROGRAM 1 ONTO THE INTERRUPT STACK, THE INTERRUPT LINE IS

ACKNOWLEDGED, THE MASK IS SET TO P_4 LEVEL, AND THE PROGRAM ASSOCIATED WITH P_4 IS EXECUTED. IF P_4 < NEW PRIORITY



ဖ

1-2538

NOTE

When the mask is reset, it may include one or more active interrupt lines. Those lines are processed. The proposed next program is moved to the interrupt stack and the program associated with the interrupting line is put into execution.

INTERRUPT LINE PRIORITY ASSIGNMENT

For maximum efficiency, the used interrupt lines should be assigned priorities on a scale of decreasing order of importance, i.e., line n + 1's priority \leq line n's priority. Assignment is made this way because interrupting lines which have been masked are processed in line number order when several active lines are unmasked at the same time. In other words, an interrupt on line 0 is processed before an interrupt on line 1, which in turn is processed before an interrupt on line 2, etc., when all these active interrupt lines are unmasked at the same time. Assume, for example, a program operating at priority level 9 ends and the next highest entry in either interrupt or scheduler stack is priority 3. At the same time, three interrupt lines are active:

Line	<u>Priority</u>
5	4
6	7
10	8

In this case, the program with priority 3 becomes the next scheduled. The mask is set to priority level 3. As soon as interrupts are enabled, all three lines are capable of interrupting. Line 5 is processed first. Interrupts are inhibited, the associated priority 4 program is scheduled, the next scheduled program is transferred to the interrupt stack, the mask is set to level 4, and the interrupts are enabled. The same processes are repeated for line 6. Line 6 interrupts, interrupts are inhibited; the level 4 program goes to the interrupt stack, and the mask is raised to level 7. When the interrupts are again enabled, the process is repeated. Line 10 interrupts, interrupts are inhibited, the level 7 program is added to the interrupt stack, the mask is raised to level 8, and interrupts are again enabled. This program is the next to be executed.

Two disadvantages to this type of interrupt line assignment are apparent:

a. Each interrupt processing cycle requires 40 to 50 microseconds.

b. The interrupt stack is unnecessarily filled with programs that might have as well remained masked.

If, in the example given, the lines were assigned priority on a decreasing scale of priorities, the first interrupt would have been line 5 at priority 8, and the associated program would have been executed as soon as the interrupt mask was reset.

STACK ORGANIZATION


Two types of stack organization are discussed, threaded and push down/pop up. Both are described below.

Threaded Stacks


The address of the top of the threaded scheduler stack is held in SCHTOP. Assume programs are requested as shown:

Program	Priority	Temporal Sequence of Requests	Location of First Word of Entry
A	6	1	L + 0
В	10	2	L + 4
С	9	3	L + 8
D	10	4	L + C
E	8	5	L + 10
F	6	6	L + 14

The programs are loaded into the stack in the order of column 3 with the top of each entry shown in column 4. They are threaded as follows:



As programs are removed from the stack the pointer (\$B4) is moved consecutively through $L + 4 \rightarrow L + C \rightarrow L + 8 \rightarrow L + 12 \rightarrow L + 0 \rightarrow L + 14$. It can then be reinitialized to L + 0 awaiting a new schedule of programs. The form of the scheduler stack is shown below:



CP = Completion priority (level at which this entry runs).

Thread = Points to address of first word of next less important entry.

RC = 9 = Request code 9 (schedule) (refer to Control Data Publication


No. 60170400, Paragraph 3.2.5)

Q = Contents of the Q-register at the time of request.


C = Program address.

Push-Down, Pop-Up Stacks

In the push-down, pop-up interrupt stack, entries are added to the top of the stack and the pointer is moved to the next available entry. When an entry is removed, it is always the top (last) entry and the pointer is moved back five words.




The structure of an entry is shown below:



P = Execution address when program A was interrupted

* Overflow indicator (bit 15)

The structure of the interrupt trap is



R = Address of the program that responds to the interrupt.

* Overflow indicator (bit 15)

39072900/28B

A. 15

Significant parameters and tables are

\$FE Address of Common Interrupt Handler

		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0 - Internal Line Number
MASKT	-1	1	1	1	1	1	0	0	0	0	0	1	1	1	1	1	1
	0	1	1	1	1	1	. 0	0	0	0	0	1	1	1	1	1	1
	+1	1	1	1	1	1	0	0	0	0	0	1	1	1	. 1	1	1
	+2	0	1	1	1	1	0	0	0	0	0	1	1	1	1	1	1
	+3	0	0	0	. 1	1	0	0	0	0	0	1	1	1	1	1	1
	+4	0	0	0	1	1	0	0	0	0	0	1	1	1	1	1	1
	+5	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Priority Level	+6	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
ty L	+7	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
iori	+8	0	0	0.	0	0	0	0	0	0	0	0	0	0	1	1	1
Pı	+9	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
	+10	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
	+11	0	0	0	0	0	0	0	0.	0	0	0	0	0	1	1	1
	+12	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
	+13	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	+14	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
1 1	+15	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	LINE	PRIORITY LEVEL	
	0	15	
· · · · · · · · · · · · · · · · · · ·	1	13	
LINE/PRIORITY	2	13	
LEVEL	3	8	
	4	8	
	5	8	
	6	MASKED	
	7	MASKED	
	8	MASKED	LINES CAN NEVER BE PROCESSED
	9	MASKED	
	10	MASKED	
	11	5	
•	12	5	
	13	3	
	14	3	
	15	2	

MASK REGISTER

\$B8


Entry from MASKT table corresponding the current priority level

Address of highest priority entry on the interrupt stack

MANUAL TI			L TERMINAL (DO	<u> </u>	
<u></u>	······································	· · · · · · · · · · · · · · · · · · ·			••••••••••••••••••••••••••••••••••••••
PUBLICATIO	ON NO. <u>39072900</u>	· ·	REVISION	D	e e de de
FROM	NAME:				· · · · · · · · · · · · · · · · · · ·
	BUSINESS ADDRESS:				
COMMENTS	: This form is not intended by Control Data Corpora be made below. Please	tion. Any errors	, suggested additions		

CUT ALONG LINE

COMMENT SHEET



STAPLE