
National Semiconductor

Order No. IMP-16L/928X Pub. No. 4200028X PRELIMINARY

IMP-16L Users Manual



Order Number IMP-16L/928X Publication Number 4200028X

IMP-16L MICROCOMPUTER

IMP-16L USERS MANUAL (PRELIMINARY)

April 1974

National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051

©

PREFACE

This manual provides information to permit the user to efficiently operate the IMP-16L microcomputer. The manual contains general information including all block diagram functional theory of operation, description, instruction set, control panel operation, firmware description, I/O operation, system data bus operation, and system verification. For purposes of system development and maintenance, the user should have a good working knowledge of software programming, circuit logic, and integrated circuits.

Copies of this publication and other National Semiconductor publications may be obtained from the sales offices listed on the back cover. The following publications are also relevant:

- IMP-16 Utilities Reference Manual (NSC Order No. IMP-16S/025Y)
- IMP-16L Product Description (NSC Order No. IMP-16L/924)
- IMP-16 Programming and Assembler Manual (NSC Order No. IMP-16S/102Y)
- Timeshare Users Manual (NSC Order No. IMP-16S/118Y)
- General Purpose Controllers/Processor MOS/LSI System Kit, Product Description (NSC Order No. IMP-00A/905B)
- CROM Data Sheet (NSC Order No. IMP-16A/521D
- RALU Data Sheet (NSC Order No. IMP-00A/520D

CONTENTS

Chapter			Page
1	GENERA	LINFORMATION	1-1
	1.1	GENERAL DESCRIPTION	1 - 1
	1.2	OPERATIONAL FEATURES	1 - 1
	1.3	PHYSICAL DESCRIPTION	1 - 3
	1.3.1	Card Modules	1 - 3
	1.3.2	Card Cage	1-8
	1.3.3	Chassis	1-8
	1.3.4	Control Panels	1-8
	1.3.5	Power Supply	1-8
	1.4	IMP-16L HARDWARE/SOFTWARE ITEMS	1-8
2	CPU AND	MEMORY FUNCTIONAL DESCRIPTION	2 - 1
	2.1	GENERAL	2-1
	2.2	CPU MODULE	2-1
	2.2.1	Register and Arithmetic Logic Unit (RALU)	2 - 2
	2.2.2	Microprogrammed Control Section	2 - 3
	2.2.3	Data Flow	2-4
	2.2.4	System Timing	2-5
	2.2.5	Basic CROM Flowchart	2-6
	2.3	MEMORY MODULE	2-7
3	IMP-16L	INSTRUCTION SET	3 - 1
	3.1	INTRODUCTION	3 - 1
	3.2	ARITHMETIC AND LOGIC UNITS REFERENCED IN IMP-16L	
		INSTRUCTIONS	3 - 1
	3.2.1	Last-in/First-out Stack	3 - 2
	3.2.2	Register and Arithmetic Logic Unit (RALU) Status Flags	3 - 2
	3.2.3	Program Counter	3-3
	3.2.4	Accumulators 0, 1, 2, and 3 (AC0, AC1, AC2, and AC3)	3-3
	3.3	DATA AND INSTRUCTIONS	3-3
	3.3.1	Data Representation	3-3
	3.3.2	Instructions.	3-3
	3.4	MEMORY ADDRESSING	3-3
	3.4.1	Base Page Addressing	3-4
	3.4.2	Program Counter Relative Addressing.	3 - 4
	3.4.3	Indexed Addressing	3-4
	3.4.4	Indirect Addressing	3 - 4
	3.4.5	Double Word Addressing	3-5
	3.5	NOTATION AND SYMBOLS USED IN IMP-16 L INSTRUCTION	
		DESCRIPTIONS	3-5
	3.6	INSTRUCTION DESCRIPTIONS	3-7
	3.6.1	Load and Store Instructions	3 - 7
	3.6.2	Single-precision Arithmetic Instructions	3-9
	3.6.3	Double-precision Arithmetic Instructions	3 - 11
	3.6.4	Logical Instructions	3 - 13
	3.6.5	Skip Instructions	3 - 14
	3.6.6	Transfer-of-control Instructions	3 - 18
	3.6.7	Interrupt Handling Instructions	3-23
	3.6.8	Shift Instructions	3 - 25
	3.6.9	Register Instructions	3 - 28
	3.6.10	Byte Instructions	3-33
	3.6.11	Input/Output, Halt, and Control Flag Instructions	3-34
	3.6.12	Bit and Status Flag Instructions	3-37

CONTENTS (Continued)

Chapter			Page
4	CONTR	OL PANEL OPERATION	4-1
	4.1	GENERAL	4-1
	4.2	OPERATORS CONTROL PANEL	4-1
	4.3	PROGRAMMERS CONTROL PANEL	4 - 2
	4.4	CONTROL PANEL INTERFACE HARDWARE	4-4
	4.5	OPERATING PROCEDURES	4-4
5	FIRMW.	ARE	5-1
	5.1	INTRODUCTION	5-1
	5.2	TELETYPE ABSOLUTE PAPER TAPE LOADER PROGRAM	5 - 1
	5.2.1	Paper Tape Program Loading Procedure	5 - 1
	5.2.2	Program Loader Listing	5-2
	5.3	CONTROL PANEL SERVICE ROUTINE	5-4
	5.4	TELETYPE CHARACTER RECEIVE ROUTINE AND BIT	
		DELAY ROUTINE	5 - 15
	5.5	PROCESSOR INITIALIZATION	5 - 17
	5.6	CONTROL PANEL, LOADER, AND ROM ROUTINE ENTRY	
	0.0	POINTS	5-17
6	INPUT/	OUTPUT OPERATION	6-1
	6.1	GENERAL	6-1
	6.2		6-2
	6.2.1	Use of RIN and ROUT Instructions	6-4
	6.2.2	Peripheral Device Address Assignment	0-4 6-5
	0.2.2 6.3	INTERRUPT OPERATION	6-6
	6.3.1		6-7
		Interrupt Response	6-7
	6.3.2	Level 1, 2, and 3 Interrupts	
	6.3.3	Level Zero Interrupts	6-8
	6.3.4	Stack-full Interrupt	6-9
	6.4	SERIAL TELETYPE INTERFACE HARDWARE	6-9
	6.4.1	Interface Description	6-9
	6.4.2	Order Codes	6 - 11
	6.4.3	Teletype Interface Connections	6-12
7		M DATA BUS	7-1
	7.1	GENERAL	7 - 1
	7.2	BUS STRUCTURE	7-1
	7.3	BUS TIMING	7-4
	7.4	BUS PRIORITY	7-7
8	IMP-16	L MODULE CHARACTERISTICS	8-1
	8.1	INTRODUCTION	8-1
	8.2	IMP-16L CPU MODULE	8-1
	8.3	MEMORY MODULE	8-3
	8.4	IMP-16L OPERATORS CONTROL PANEL AND TTY/IO	
		INTERFACE MODULE	8-9
	8.5	STANDARD PROGRAMMERS CONTROL PANEL MODULE	8-11

CONTENTS (Continued)

Chapter			Page
9	IMP-16I	L OPTIONS	9-1
	9.1	INTRODUCTION	9-1
	9.2	CARD READER	9-1
	9.2.1	General Description	9-1
	9.2.2	Card Reader Characteristics	9-1
	9.2.3	Modes of Operation	9-2
	9.2.4	Data Format	9-2
	9.2.5	Command Format	9-2
	9.2.6	Command Data Word Formats	9-4
	9.2.7	Operation	9-5
	9.2.8	Error Condition Operation	9-5
	9.2.9	Interrupt	9-6
	9.2.10	Interface Signal Glossary	9-6
	9.2.11	Read Card Timing	9-6
10	SYSTEM	I VERIFICATION	10-1
	10.1	INTRODUCTION	10-1
	10.2	INITIAL SYSTEM VERIFICATION	10-1
	10.2.1	Control Panel Verification	10-1
	10.2.2	Operational Verification	10 - 2
	10.3	VERIFICATION OF TTY/CARD READER INTERFACE	10 - 4
	10.3.1	Card Reader Interface	10 - 4
	10.3.2	TTY Interface	10 - 5
	10.4	DIAGNOSTIC PROGRAMS	10 - 6
	10.4.1	CPU Diagnostic	10-6
	10.4.2	CPUXDI Loading Via Card Reader	10-8
	10.4.3	CPUXDI Loading Via Paper Tape Reader	10-8
	10.4.4	CPUXDI Normal Operating Sequence	10 - 9
	10.4.5	Memory Diagnostic	10-10
	10.4.6	MEMDIL Loading Via Card Reader	10 - 11
	10.4.7	MEMDIL Loading Via Paper Tape Reader	10 - 12
	10.4.8	MEMDIL Normal Operating Sequence	10 - 12
	10.5	PROGRAM DEBUG CONSIDERATIONS	10 - 13
	10.5.1	Introduction to DEBUG	10 - 13
	10.5.2	Use of DEBUG	10-14
А	APPENI	DIX – SUMMARY OF INSTRUCTIONS	A-1
В	APPENI	DIX — FORMAT OF INSTRUCTIONS	B-1

v

ILLUSTRATIONS

Figure		Page
1-1	IMP-16L Microcomputer	1-0
1 - 2	IMP-16L Simplified Block Diagram.	1 - 3
1-3	Top Internal View of IMP-16L Microcomputer	1 - 4
2-1	IMP-16L Functional Block Diagram.	2-1
2-2	RALU Block Diagram	2-2
2-3	Control and Read-Only Memory (CROM) Simplified Block Diagram	2-4
2-4	IMP-16L CPU Module	2-5
2-5	IMP-16L Timing and Phase/Clock Relationships	2-6
2-6	IMP-16L Operational Flowchart	2-7
2-7	IMP-16L Memory Module	2-8
3-1	Arithmetic and Logic Units Referenced in IMP-16 L Instructions	3-2
3-2	Instruction Word Format for Addressing Memory	3-3
3-3	Double-word Memory Reference Instruction Format	3-5
3-4	Load and Store Instruction Format	3-8
3-5	Single-precision (Single-word) Arithmetic Instruction Format	3-10
3-6	Double-precision (Double-word) Arithmetic Instruction Format	3-12
3-7	Logical Instruction Format	3 - 13
3-8	Skip Instruction Formats (Sheet 1 of 2)	3 - 15
3-8	Skip Instruction Formats (Sheet 2 of 2)	3 - 16
3-9	Transfer-of-control Instruction Formats	3 - 19
3-10	Interrupt and Word Jump Formats	3-23
3-11	Shift Instruction Format	3-26
3-12	Register Instruction Formats (Sheet 1 of 2)	3-29
3-12	Register Instruction Formats (Sheet 2 of 2)	3-30
3-13	Input/Output, Halt, and Control Flag Instruction Formats.	3-35
3-14	Bit and Status Flag Instruction Formats.	3-38
3-15	Configuration of Status Flags.	3-40
4-1	Operators Control Panel	4-1
4-2	Programmers Control Panel.	4-2
4-3	Simplified Block Diagram of Programmers Control Panel.	4-4
6-1	Processor I/O Control Signals	6-1
6-2	Input/Output Instruction Formats.	6-2
6-3	Command Word Format of RIN/ROUT Instructions	6-2
6-4	Processor Interrupt System	6-6
6-5	Serial Teletype Interface	6-10
6-6	Teletype Data Word Format	6 - 10
6-7	Teletype Interface Cable.	6-12
7-1	System Data Bus Structure.	0 12 7-1
7-2	Bus Write Timing Diagram	7-4
7-3	Timing Specifications	7-6
7-4	Bus Hold Timing Requirements	7-7
7-5	Bus Priority Signals	7-8
7-6	General Structure for Extended Priority Logic	7-9
7-7	Two-level Priority Timing	7-9
		8-2
8-1	IMP-16L CPU Module	
8-2	Functional Block Diagram of IMP-16L CPU Module.	8-4
8-3	IMP-16 L Memory Module	8-5
8-4	Memory Read and Write Typical Timing Diagrams	8-7
8-5	Functional Block Diagram of IMP-16L Memory Module	8-8
8-6	IMP-16 L Operators Control Panel and TTY/IO Interface Module	8-10
8-7	Standard Programmers Control Panel Module	8-12


ILLUSTRATIONS (Continued)

Figure		Page
9-1	Subsystem/Processor System Interface	9-1
9-2	Packed Format	9-3
9-3	Standard Format	9-3
9-4	Card Reader/Subsystem Interface	9-5
	Beginning Card Read Cycle and Ending Card Read Cycle Timing	9-7

TABLES

Number		Page
1-1	IMP-16 L Operational Features	1-1
1-2	Major IMP-16L Units and Options	1-5
3-1	Summary of Addressing Modes	3-4
3-2	Notation Used in Instruction Descriptions	3-5
3-3	Load and Store Instructions	3-7
3-4	Single-precision Arithmetic Instructions.	3-9
3-5	Double-precision Arithmetic Instructions	3 - 11
3-6	Logical Instructions	3 - 13
3-7	Skip Instructions	3 - 14
3-8	Transfer-of-control Instructions	3 - 18
3-9	Branch-on-condition Codes	3 - 21
3-10	Interrupt Handling Instructions	3-23
3 - 11	Shift Instructions	3 - 25
3-12	Register Instructions	3 - 28
3-13	Byte Instructions	3-33
3-14	Input/Output, Halt, and Flag Instructions	3-34
3-15	Control Flag Codes	3 - 37
3 - 16	Bit and Status Flag Single-word Instructions	3-38
3 - 17	Status Flags	3-40
5 - 1	Teletype Absolute Loader Routine	5-2
5 - 2	Programmers Control Panel CPU Status Storage Assignments	5-5
5-3	Panel Command Word Bit Assignments	5-6
5-4	Control Panel Service Routine	5-7
5-5	Teletype Character Receive Routine	5-16
5-6	Initialization Pointer, Control Panel Pointers, and Delay Subroutines	5 - 18
6-1	Typical RIN/ROUT Order Codes	6-3
6 - 2	Typical RIN Status Bit Assignments	6-4
6-3	Interrupt Select Status 1 Bit Assignments	6-8
6-4	Serial Teletype Order Codes	6 - 11
7-1	System Data Bus Signals	7-2
A-1	IMP-16L Basic Instruction Set (Executed by CROM I)	A-1
A-2	IMP-16L Extended Instruction Set (Executed by CROM II)	A-3/A-4
B-1	Basic Instruction Set with Bit Patterns	B-2
B-2	Extended Instruction Set with Bit Patterns	B-4





Chapter 1

GENERAL INFORMATION

1.1 GENERAL DESCRIPTION

The IMP-16L, shown in figure 1-1, is a general purpose 16-bit microcomputer designed expressly for the OEM (original equipment manufacturer) user. A high-speed asynchronous bus affords direct memory access by peripheral devices and, along with the modular configuration of the equipment, gives the user maximum flexibility for configuration of his systems. The basic IMP-16L and its options provide an unusually versatile capability for developing a variety of OEM equipment, software, and full-scale processing systems. Both the memory and the microprocessor include LSI circuits that are advanced products of proven semiconductor technology, thus providing lower cost, higher reliability, smaller size, and lower power consumption.

The system manufacturer may initially procure the IMP-16L as a stand-alone system in order to expedite software development and to permit rapid assembly of models for field trial. Later, it may be more economical to purchase printed circuit cards that are packaged in an enclosure customized for the application. When production quantities warrant, the system manufacturer may later decide to purchase at the semiconductor component level. Thus, the manufacturer may optimize both his development and production phases due to the versatility of the IMP-16L design and options.

A Programmers Control Panel is supplied with the IMP-16L to provide access to the Central Processing Unit (CPU) registers and memory. Using the Programmers Control Panel, the operator may address, load, and examine memory and CPU registers and control the operation of the microcomputer to debug software and I/O hardware.

The functional configuration of the major units comprising the basic IMP-16L is shown in the block diagram of figure 1-2. The CPU, Memory, and Peripheral Devices communicate and exchange data with one another by way of a bidirectional 16-bit asynchronous data bus. Both programmed data transfers and direct memory access (DMA) transfers take place between memory and peripheral devices on this data bus independent of CPU operation. The maximum bus transfer rate is one million 16-bit words per second (approximately).

1.2 OPERATIONAL FEATURES

 $\rm IMP-16\,L$ operational features are listed in table 1-1.

Item	Parameter	
Word Length	16 bits	
Instructions	60 general purpose instructions	
User Register	4 multipurpose	
Stack	16-word last-in/first-out	
Memory	4096 16-bit words of semiconductor memory, expandable in increments of 4096 words	

Table 1-1. IMP-16L Operational Features

 Item	Parameter
Addressing Modes	Direct - 256 words Relative to Program Counter - 256 words Relative to Accumulator 2 or 3 - 256 words* Indirect - 65,536 words
Arithmetic	Parallel, binary, fixed point, twos-comple- ment, single- and double-precision
Speed	Register-to-register addition — 4.9 usec Memory-to-register addition — 8.4 usec Register input/output — 10.5 usec DMA (direct memory access) Transfer — 1.05 usec
Input/Output	Bidirectional asynchronous 16-bit data bus Up to one million words-per-second DMA transfer rate 4 interrupt levels - one level provides device vectored routine entry. Addressing for 256 peripheral devices
Control Panels:	
Operators Control Panel	Contains controls for program loading, RUN, HALT, INITIALIZE, peripheral controls (AUX1 and AUX2), and power and panel key switches
Programmers Control Panel	Display and data entry switches for registers, push-down stack, and memory
	Single instruction, increment memory address, and load data switches
Input Power	120 VAC <u>+</u> 10%, 47-63 Hz or 230 VAC <u>+</u> 10%, 47-63 Hz
Temperature:	
Operating Storage	0 ^o to 50 ^o C -20 ^o to 55 ^o C
Humidity	To 90% without condensation
Dimensions (Overall)	10.5 inches high, 17 inches wide, 24 inches long

Table 1-1. IMP-16L Operational Features (Continued)

words each.




Figure 1-2. IMP-16L Simplified Block Diagram

1.3 PHYSICAL DESCRIPTION

The physical layout of the IMP-16L is shown in figure 1-3 and described in the following paragraphs. Table 1-2 lists the basic and optional items and modules included in the IMP-16L microcomputer.

1.3.1 Card Modules

Printed circuit card modules are 8-1/2 by 11 inches. Each card is associated with a specific function and is available separately. The following card modules are available:

- CPU This module consists of one card which contains the central processor, bus controller logic, and bus interface logic circuits.
- Memory This module consists of one card which contains 4096 words (16-bits) of read/write memory (RAM), sockets for 512 words of read-only memory (ROM or PROM), bus interface circuits, and memory control circuits.
- Card Reader Controller (Optional) This module contains two printed circuit cards which contain the DMA controller circuits for the Card Reader.
- Control Panel and TTY Interface This module consists of one card which contains the interface hardware to implement all panel functions and to provide the serial TTY interface.




Figure 1-3. Top Internal View of IMP-16L Microcomputer

Item	Unit, Contents, Options	Order Number
1	 IMP-16L microcomputer system with DMA bus Hardware: Chassis (wired for the following: CPU, control panel/TTY logic, 8K memory, card reader controller, and PROM programmer card. Power supply assembly Teletype/control panel interface logic card Teletype I/O cable 12-connector card cage Operators Control Panel Programmers Control Panel CPU card (includes two CROMs for 60 general-purpose instructions) 4K memory card (includes two 256-by-8 PROM/ROMs programmed for paper tape loader, control panel service, and TTY control; and two sockets for additional 256 words of PROM/ROM) Interface board 	IMP-16L/304 or IMP-16L/308 (with second 4K RAM card) NOTE For 230-VAC (50- or 60-Hz) operation, add "E" suffix to above order numbers.
	 Reference Manuals: IMP-16L Users Manual Timeshare Users Manual IMP-16 Utilities Reference Manual IMP-16 Programming and Assembler Manual Engineering Documentation Package Software Paper Tapes and Listings (16LBASSOFT): IMP-16 Resident Assembler (IMASM and IMPASP) IMP-16L Source Editor (EDIT 16) IMP-16L CPU Diagnostic Routine (CPUXDI) IMP-16L Memory Diagnostic Routine (MEMDIL) IMP-16L Software Debug Routine (DEBUG - listing not supplied) 	

Table 1-2. Major IMP-16L Units and Options

Item	Unit, Contents, Options	Order Number
1 (cont'd)	 IMP-16L Relocating Loader Routine (GENLDR) Teletype Software Package (STTYIO) 	
	 IMP-16L Basic Firmware Listing (BFIRL) 	
	Options	
2	Card Reader (Documation Model M300L – 300 cards per minute)	IMP-00/825 (For 230-VAC, 50-Hz operation add "E" suffix to above order number.)
3	Card Reader Interface Package	$\mathrm{IMP} ext{-}16\mathrm{L} ext{/}825\mathrm{W}$
	Hardware: • Card Reader Controller - two PC boards	
	• One I/O cable assembly	
	 Software (16LCRSOFT): IMP-16 Resident Assembler - requires 8K memory (IMPASM 8K and IMPASP 8K use absolute loader) 	
	• IMP-16L CPU Diagnostic Routine (CPUXDI - uses absolute loader)	
	• IMP-16L Memory Diagnostic Routine (MEMDIL - uses absolute loader)	
	• IMP-16L Software Debug Routine (DEBUG - relocatable loader format)	
	 Card Reader Bootstrap Loader Routine (CRBOOT - binary loader format) 	
	• Card Reader Absolute Loader (ABSCR - card reader bootstrap format)	
	• IMP-16L Relocating Loader Format (GENLDR)	
	• IMP-16L Teletypewriter Software Package (STTYIO - relocatable loader format)	

Table 1-2. Major IMP-16L Units and Options (Continued)

Item	Unit, Contents, Options	Order Number
4	IMP-16 Assembler (cross assembler written in FORTRAN IV)	IMP-16S/900A
	• Source deck	
	• Listing	
	• IMP-16 Programming and Assembler Manual	
	• Program Description Manual	
	• Installation of IMP-16L Assembler on System 360/370 Operators Manual	
	• Card decks with listings for card punch routines for CRBOOT format and RLM format	
5	Teletypewriter (ASR Model 33 wired with cable for IMP-161) and paper tape reader control option	IMP-00/810 (For 230-VAC, 50-Hz opera- tion, add suffix "E".)
6	4K RAM card	IMP-16L/004
7	64-socket blank circuit card for OEM prototyping	IMP-00H/891
8	90-socket blank circuit card for OEM prototyping	IMP-00H/892
9	Card extender	IMP-00H/890
10	Paper tape reader relay control kit for ASR Model 33 Teletype	IMP-00/810R
11	Single-card connector - 144 pins	IMP-00H/882
12	3-card connector panel:	IMP-00H/881
	Card frame with three 144-pin wire-wrap connectors and card guides, spaced to accomodate wire-wrap Prototyping Cards	
13	6-card connector panel:	IMP-00H/880
	Card frame as above but with six 144-pin wire-wrap connectors and card guides, spaced to accommodate PC cards	

Table 1-2. Major IMP-16L Units and Options (Continued)

Item	Unit, Contents, Options	Order Number
14	PROM Programmer Package:	IMP-16L/805
	For programming MM5203 and MM5204 PROMs. Packaged on one printed circuit card which plugs into IMP-16L backplane - operates under program control of microcomputer. Complete with soft- ware package (paper tape) and operating manual.	

Table 1-2. Major IMP-16L Units and Options (Continued)

1.3.2 Card Cage

The card cage contains 12 connectors to accomodate the card modules in the IMP-16L. One additional card cage, to accomodate six additional printed circuit cards, is optional. If still more expansion is required, the power supplies may be removed and remotely installed to allow additional room for two more six-connector card cages. With the full complement, up to 30 cards may be installed in a system.

1.3.3 Chassis

The chassis may be a stand-alone unit or may be adapted for rack mounting. Convenient means of mounting a control panel, card cages, and power supplies are provided by the chassis. Figure 1-3 shows a typical IMP-16L microcomputer, with the cover removed to show component and assembly locations.

1.3.4 Control Panels

The standard system is supplied with a Programmers Control Panel and an Operators Control Panel. Both control panels are shown in figure 1-1. The Programmers Control Panel provides access to registers and memory for use in program development. The Operators Control Panel has a minimum number of controls. Use of the control panels is discussed in chapter 4.

1.3.5 Power Supply

The output voltages of the standard power supply are as follows:

- +5 volts at 12 amperes
- -12 volts at 3 amperes

For larger systems, there is a higher current power supply available.

1.4 IMP-16L HARDWARE/SOFTWARE ITEMS

Various items of hardware and software support are listed in table 1-2. Among these is the resident assembler program (supplied with the IMP-16L) which can be loaded into the IMP-16L memory and then used to assemble the user's application programs.

A number of IMP-16L loader programs and an IMP-16L debug program are also available to support development of user's application programs.

In addition to the standard items supplied, a cross-assembler program is available to support the preparation of user application programs. The cross assembler, written in ANSI FORTRAN IV, may be used to assemble programs written in the IMP-16L language. It is for use on a large, general-purpose computer. The cross-assembler has also been installed on the worldwide timesharing computer utilities.

Chapter 2

CPU AND MEMORY FUNCTIONAL DESCRIPTION

2.1 GENERAL


This chapter provides a functional description of the IMP-16L CPU and Memory Modules on a block diagram level. Block diagrams are used throughout the text to describe individual units; an overall functional block diagram, representing the circuits contained in the schematic diagrams (supplied under separate cover with the IMP-16L microcomputer), is included at the end of the chapter. Figure 2-1 is a block diagram showing the major functional groups in the system which may be configured in a variety of ways to suit the user. The CPU Module and Memory Module are basic to any given configuration.


The CPU Module contains circuits which control the functions of the arithmetic section, internal and external bus timing and control, and interfacing with peripheral devices and memory.

The Memory Module contains the 4096-word read/write memory; the 256-word Read-only Memory (ROM) in which the various firmware service routines are stored; and input/output buffers.

2.2 CPU MODULE

The CPU Module is configured around four 4-bit Register and Arithmetic Logic Units (RALUs), a Microprogrammed Control Section, and other logic for control and gating functions. In order to appreciate the operation of the CPU Module, an understanding of the RALUs and Microprogrammed Control Section is helpful. These units are described in the following paragraphs.





2.2.1 Register and Arithmetic Logic Unit (RALU)

The units comprising the arithmetic section are composed of four 4-bit RALUs which are logically implemented in parallel to form a 16-bit unit. A RALU block diagram is shown in figure 2-2.

The input/output multiplexer transfers data, address, and instruction words into and out of the RALU registers. The multiplexer also interfaces with the CPU data bus.




Figure 2-2. RALU Block Diagram

There are sixteen 16-bit words in the Last-in/First-out (LIFO) Stack. The contents of the accumulators, status flags, or Program Counter may be pushed onto or pulled from the top 16-bit location of the stack. As subsequent words are pushed onto the stack, the contents already in the top location are moved downward to the second highest location. The contents of the second highest are moved to the third highest, and so forth. If more than 16 words are pushed onto the stack, the contents of the bottom of the stack are lost.

Words are retrieved from the stack in reverse order of the loading sequence. As the top word is pulled, all words in lower locations are moved upward toward the top location. A 16-bit word consisting of all zeros is loaded into the bottom of the stack each time a word is pulled from the top. A stack-full interrupt is generated whenever the bottom stack word contains nonzero data.

The 16 status flags are implemented as a register. These flags are used for indicating the various levels of interrupts, overflow and carry arithmetic functions, and link operations associated with double-word usage. The 16 status flags may be pushed onto or pulled from the LIFO Stack, set or cleared, and individually tested. A complete description of the use of the status flags is given in chapter 3.

The Program Counter (PC) holds the address of the next instruction to be executed. It is incremented by 1 immediately following the fetching of each instruction during execution of the current instruction. In the case of a double-word instruction, the Program Counter is incremented by two. At initialization or power on, the Program Counter is set to X'FFFE.


The Memory Data Register (MDR) holds data transferred from the memory to the CPU or vice versa. When fetching data, the address is placed in the Memory Address Register (MAR). The fetch instruction causes the data word to be transferred from the designated memory location to the Memory Data Register. Conversely, when storing data in the memory, the data word is placed in the Memory Data Register; the address is placed in the Memory Address Register; and the store instruction causes the data word to be transferred to the designated memory location. The Memory Address Register (MAR) holds the address used when data is to be fetched.


There are four 16-bit accumulators: AC0, AC1, AC2, and AC3. In general, the accumulators contain operands for arithmetic and logical operations. Also, the result of arithmetic operations is usually stored temporarily in one of the four accumulators. Data words may be fetched from memory to an accumulator, or stored from an accumulator into memory. The particular accumulator to take part in an operation must be specified by the programmer in the appropriate instruction. AC0 may be used to transfer data to and from peripheral devices.

The Arithmetic and Logic Unit (ALU) performs both arithmetic and logical operations: binary addition, AND, OR, and EXCLUSIVE OR. The Shifter permits left or right shifting of the contents of the Arithmetic and Logic Unit, and the Complementer is used to complement the contents of the A-bus.

2.2.2 Microprogrammed Control Section

Two Control and Read-only Memories (CROMs) comprise the Microprogrammed Control Section of the IMP-16L. Figure 2-3 is a block diagram of a CROM. Operation is as follows. The CROM contains a microprogram that implements the instruction set. This microprogram resides in a 100-by-23-bit Read-only Memory (ROM) within the CROM. During an instruction fetch, the 9 most significant bits of the instruction word are transferred to the CROM; these 9 bits comprise the op code and other pertinent control fields of an instruction word. The instruction bits are decoded, and then the ROM Address Control in the CROM directs the control sequence to an entry point in the microprogram. The sequence continues until execution of the fetched instruction is completed. Then the CROM goes through another fetch cycle to fetch the next instruction from memory. This process is continuously repeated.





2.2.3 Data Flow

Figure 2-4 is a block diagram of the IMP-16L CPU Module. It shows the data flow between the major functional units within the module. The numbers shown in parentheses indicate the number of lines employed to accomplish communication tasks. Operation is as follows. The CPU may establish communication with a peripheral device (or memory) via the System Data Bus after first acquiring priority and access through the System Bus Controller. This controller, described in chapter 7, provides the proper priority and timing for peripheral communication. Incoming data, from peripheral devices (or memory) is routed through the I/O Data Buffers to the Arithmetic Section for manipulation. If the incoming word is an instruction, data bits 7 through 15 of the instruction word are routed to the Microprogrammed Control Section. The control logic within the CROMs directs the arithmetic functions associated with the incoming data. If the incoming word is data, it may be routed to a register under control of the microprogram.

The flag addresses sent out by the CROM are latched in the Jump/Flag Buffer Latch to keep them stable. The latched addresses are then used to select one of 16 jump conditions. The Complemented Flag Enable Signal (NFLEN) enables the selection of a flag. Four user-assigned jump conditions and six user-assigned control flag lines are brought out to pins on the edge connector of the CPU Module. The 8 most significant flags of the 16 control flags may be set using the Set Flag Instruction and cleared or pulsed using the Pulse Flag Instruction; the assignments of these flags are listed with their codes in table 3-15. The 8 least significant flags may be modified by the CROM-resident microprograms.

Control of IMP-16L operations is accomplished by routines that constitute the microprogram stored in the CROMs. The microprogram effects the implementation of the macroinstructions that comprise the IMP-16L instruction set. The actual data processing operations are performed in the RALUS.




Figure 2-4. IMP-16L CPU Module

2.2.4 System Timing

The basic internal machine cycle of the IMP-16L consists of the execution of a single microprogram step. This cycle time period comprises eight time periods, T1 through T8. As shown in figure 2-5, clock pulses occur on four clock lines at the respective odd-time periods T1, T3, T5, and T7. The Phase Clock Signals (PH1, PH3, PH5, and PH7) provide the timing for the gating of control information from the CROMs to the RALUs via the 4-line time-multiplexed control bus. For a detailed description of the CROM and RALU control signals, refer to the CROM and RALU Data Sheets.

ONE MICROCYCLE TIME T1 T4T5T2T3T6T7T8PERIODS PH1 PH3CLOCKS PH5 PH7

Figure 2-5. IMP-16L Timing and Phase/Clock Relationships

2.2.5 Basic CROM Flowchart

Figure 2-6 is a flowchart of the events that occur during a typical operation of the CROM. General operation is as follows:

INITIALIZATION

When power is first applied to the processor or an external System Clear Signal is received, all RALU registers, flags, and the stack are cleared to zero. The microprogram then sets the Program Counter (PC) to $FFFE_{16}$, the start of the initialization sequence.

• INSTRUCTION FETCH

Following the initialize sequence, control is transferred to the first step in the fetch microroutine. During this first microcycle of the fetch routine, the contents of the Program Counter (PC) are sent out on the CPU data bus and latched in the 16 address latches. The Read Memory Flag is set high. The Read Memory Flag actuates a read operation in the system memory. During T7 of the same microcycle, the 16-bit instruction comes back from memory ready to be decoded.

In the next microcycle, if there is no interrupt, the Program Counter is incremented by one and points to the next consecutive memory location.

A decision is made as to whether the instruction just read needs to make reference to memory. If it does not (for register-to-register operations and other nonmemory-reference instructions), then the instruction decode circuit steers control to a microprogram entry point that corresponds to the particular instruction. If the instruction requires a memory reference, then two additional microprogram steps are required to compute an effective address and to bring in the new word: first, the memory address is computed, and, second, the data word is transferred from memory to the register designated by the preceding instruction.

If an interrupt occurs, a decision is made concerning the Vectored/Level Zero Interrupt status. If there is no such interrupt, the Program Counter value is pushed into the stack and the instruction in memory location one is executed. If there is a Vectored/Level Zero Interrupt, then the peripheral provides the next instruction to be executed. After execution, the Interrupt Enable Flag is cleared.




Figure 2-6. IMP-16L Operational Flowchart

In the IMP-16L, the processor itself is always running. If the users program halts, the control panel generates a continuous vectored interrupt which causes continuous execution of the Control Panel Service Routine. When the user runs his program, the control panel ceases the continuous interrupt and interrupts only once every 100 milliseconds to refresh the panel displays.

2.3 MEMORY MODULE

Figure 2-7 is a simplified block diagram of the IMP-16L Memory Module. The diagram shows the various functional groups within the Memory Module and their working relationships with each other. The numbers




Figure 2-7. IMP-16L Memory Module

shown in parentheses indicate the number of lines employed to accomplish communication tasks. Operation is as follows:

After access and priority are established, address and data are routed from the System Data Bus to the I/O Data Buffers. In the case of a write operation, data from the Input Data Buffer is routed (open arrows) to the 4096-word Dynamic Read/Write Memory. The Address Decode and Row Read/Write Select Logic circuits determine the memory location to be used for data storage. In the case of a read operation, the Address Decode provides a Chip-enable Signal to the ROMs, while the Address Decode and Row Select Read/Write Logic circuits determine the data to be read and outputted (via the Output Data Buffer) to the System Data Bus.

Chapter 3

IMP-16L INSTRUCTION SET

3.1 INTRODUCTION

Twelve functional types of instructions comprise the IMP-16L instruction set:

- Load and Store Instructions
- Single-precision Arithmetic Instructions
- Double-precision Arithmetic Instructions
- Logical Instructions
- Skip Instructions
- Transfer-of-control Instructions
- Interrupt Handling Instructions
- Shift Instructions
- Register Instructions
- Byte Instructions
- Input/Output, Halt, and Control Flag Instructions
- Bit and Status Flag Instructions

The instructions for each functional type are described as a group. For each instruction, the name of the instruction, its mnemonic, its word format, its operation in the form of an equation, and a succinct explanation of its operation are given. A tabulated summary of each type of instruction precedes the detailed descriptions.


Before describing the instructions, brief descriptions of the registers referred to in the instruction descriptions are given.


The IMP-16L instructions and their assembler language op code mnemonics are summarized in appendix A.

3.2 ARITHMETIC AND LOGIC UNITS REFERENCED IN IMP-16L INSTRUCTIONS

The units referenced in the ensuing description of the IMP-16L instructions are listed below and are shown as solid-line blocks in figure 3-1.

- Last-in/First-out (LIFO) Stack
- Register and Arithmetic Logic Unit (RALU) Status Flags
- Program Counter (PC)
- Accumulator 0 (AC0)
- Accumulator 1 (AC1)
- Accumulator 2 (AC2)
- Accumulator 3 (AC3)





3.2.1 Last-in/First-out Stack

The IMP-16L has a hardware stack that data may be stored in or retrieved from on a last-in/first-out basis. The stack is 16 words deep and is accessible through the top location. As a data word is entered into the stack, the contents of the top location and each other location are pushed downward to the next lower level; if the stack is full, the word in the bottom location is lost. Conversely, the contents of the top location are pulled from the stack during retrieval of a data word; the top location and each lower location are replaced by the contents of the next lower location, and zeros are entered into the bottom location.

The stack is used primarily for saving status during interrupts and for saving subroutine return addresses. It may be used also for temporary storage of data using the PUSH, PULL, XCHRS, PUSHF, AND PULLF instructions (described later in this chapter).

3.2.2 Register and Arithmetic Logic Unit (RALU) Status Flags

There are 16 RALU Status Flags. These may be pushed onto the stack (saved) or loaded from the stack (restored), set, cleared, or tested individually. The Overflow Flag (OV) is set during an arithmetic operation if an arithmetic overflow occurs (that is, if the result is greater than the largest acceptable positive number [32767 or X'EFFF], the result is less than the smallest acceptable negative number [-32768 or X'8000], or the possible result of a division is negative). The Carry Flag (CY) is set during an add operation if there is a carry out of the most significant bit.

During such operations, the flags are configured as a 16-bit word; the L (Link), CY (Carry), and OV (Overflow) Flags are the first, second, and third most significant bits, respectively. The remaining 13 flags including

the four Interrupt Enable Flags (IEN0, IEN1, IEN2, and IEN3) comprise the remaining 13 less significant bits.

The L Flag is primarily used in some shifting operations, and the CY and OV Flags are adjuncts for arithmetic operations. The specific uses of the flags are elaborated upon in the appropriate instruction descriptions appearing later in this chapter.

3.2.3 Program Counter

The Program Counter (PC) holds the address of the next memory location in the instruction sequence. When there is a branch to another address in the main memory, the branch address is set into the Program Counter. A skip instruction merely increments the Program Counter by 1, thus causing the one memory location to be skipped.

3.2.4 Accumulators 0, 1, 2, and 3 (AC0, AC1, AC2, and AC3)

The accumulators are used as working registers for data manipulation. Data may be fetched from a location in memory to an accumulator and may be stored from an accumulator to a location in memory. The particular accumulator to take part in an operation is specified by the programmer in the appropriate instruction. Data may be transferred to or from a peripheral via AC0.

3.3 DATA AND INSTRUCTIONS

3.3.1 Data Representation

Data are represented in the IMP-16L in twos-complement integer notation. In this system, the negative of a number is formed by complementing each bit in the data word and adding 1 to the complemented number. The sign is indicated by the most significant bit. In the 16-bit word of the IMP-16L, when bit 15 is a '0', it denotes a positive number; when it is a '1', it denotes a negative number. Maximum number ranges for this system are $7FFF_{16}$ (+32767₁₀) and 8000_{16} (-32768₁₀) for single-precision operations. For double-precision operations, the first consecutive word addressed in memory contains the high-order part, and the next consecutive word contains the low-order part of a double-precision number. Bit 15 of the high-order part is the sign bit.

3.3.2 Instructions

There are 12 classes of IMP-16L instructions. Each class of instruction and the associated instructions are summarized in a table preceding the descriptions of the instructions. Also, the applicable instruction word formats are defined.

3.4 MEMORY ADDRESSING

The IMP-16L instruction set provides for direct and indirect memory addressing. For direct addressing, three distinct modes are available: base page (or absolute), Program-Counter relative, and indexed. The mode of addressing is specified by the XR field of the simplified instruction word format shown in figure 3-2. The addressing modes are summarized in table 3-1.

	9 8	
Op Code	XR Field (xr)	Displacement Field (disp)

Figure 3-2. Instruction Word Format for Addressing Memory

Table 3-1. Summary of Addressing Modes

XR Field	Addressing Mode	Range			
00	Base Page	EA = disp	$0 \leq disp \leq 255$		
01	Relative to Program Counter	EA = disp + (PC)	$-128 \leq disp \leq 127$		
10	Relative to AC2	EA = disp + (AC2)	$-128 \leq disp \leq 127$		
11	Relative to AC3	EA = disp + (AC3)	- 128 ≤disp ≤127		

3.4.1 Base Page Addressing

When the XR field is 00, it specifies base page addressing. Base page is directly accessible from any location in the address space of the memory. In this mode, the effective address is formed by setting bits 8 through 15 to zero and using the value of the 8-bit displacement field as an absolute address. Up to 256 words (locations 0 through 255) may be addressed in this way.

3.4.2 Program Counter Relative Addressing

Program-Counter relative addressing is specified when the XR field is 01. The displacement is treated as a signed number such that its sign bit (bit 7) is propagated to bits 8 through 15, and the effective address is formed by adding the contents of the PC to the resulting number. This permits PC-relative addressing -128 and +127 locations from the PC value; however, at the time of formation of the address, the PC has already been incremented in the microprogram and is pointing to the next memory location. Because of this, the actual addressing range is from -127 to +128 from the current instruction.

3.4.3 Indexed Addressing

Indexed addressing is done with reference to Accumulator 2 or 3 (AC2 or AC3). In this mode, the displacement field is again interpreted as a signed 8-bit number from -128 to +127 with the sign (bit 7) extended through bits 8 through 15. The contents of the chosen index register (AC2 when $xr = 10_2$ and AC3 when $xr = 11_2$) are added to the number formed from the displacement value to yield an effective address that can reach any location in 65,536 words of memory.

3.4.4 Indirect Addressing

Indirect addressing is accomplished by first calculating the effective address (EA) using the same method used for direct addressing; the memory location at this address contains a number that is then used as the address of the operand. The following instructions use indirect addressing:

- Load Indirect (see table 3-3)
- Store Indirect (see table 3-3)
- Jump Indirect (see table 3-8)
- Jump to Subroutine Indirect (see table 3-8)


A special case of indirect addressing is the Jump to Level 0 Interrupt, Indirect. This instruction adds its displacement to 120_{16} to get the indirect address (to be described later).


3.4.5 Double Word Addressing

Six of the sixty instructions have a double-word instruction format. These instructions use base page, Program-Counter relative, and indexed addressing similar to that described in paragraph 3.3 except for the displacement field length. The six memory-reference instructions are as follows:

- Multiply (MPY)
- Divide (DIV)
- Double Precision Add (DADD)
- Double Precision Subtract (DSUB)
- Load Byte (LDB)
- Store Byte (STB)

The modified instruction format (shown in figure 3-3) is a double-word instruction format with a 16-bit displacement field. When using these instructions, all of memory is directly addressable, although all indexing modes may still be used. The addressing modes are the same as those indicated in table 3-1. It is important to note when considering PC-relative addressing that the PC contains the address of the displacement word of the instruction, rather than the address of the next instruction.





3.5 NOTATION AND SYMBOLS USED IN IMP-16L INSTRUCTION DESCRIPTIONS

Refer to table 3-2 for definitions of the notation and symbols used in the IMP-16L instruction descriptions. The notations are given first in alphabetical order followed by the symbols. Upper-case mnemonics refer to fields in the instruction word; lower-case mnemonics refer to the numerical value of the corresponding fields. In cases where both lower and upper-case mnemonics are composed of the same letters, only the lower-case mnemonic is given in table 3-2. The use of lower-case notation designates variables.

Notation	Meaning
ACr	Denotes a specific working register (AC0, AC1, AC2, or AC3), where r is the number of the accumulator referenced in the instruction.
AR	Denotes the address register used for addressing memory or peripheral devices.
СС	Denotes the 4-bit condition code value for conditional branch instructions.
ctl	Denotes the 7-bit control-field value for flag, input/output, and miscellaneous instructions.

Table 3-2.	Notation	Used	in	Instruction	Descriptions
------------	----------	------	----	-------------	--------------

Notation	Meaning						
СҮ	Indicates that the Carry Flag is set if there is a carry due to the instruction (either an addi- tion or a subtraction).						
disp	Stands for displacement value and it represents an operand in a nonmemory reference in- struction or an address field in a memory reference instruction. It is a signed twos- complement number except when base page is referenced; in the latter case, it is unassigned.						
dr	Denotes the number of a destination working register that is specified in the instruction- word field. The working register is limited to one of four: AC0, AC1, AC2, or AC3.						
EA	Denotes the effective address specified by the instruction directly, indirectly, or by indirectly. The contents of the effective address are used during execution of an instruction. See table 3-1.						
fc	Denotes the number of the referenced flag (see table 3-15 under paragraph 3.6.11, Input/ Output, Halt, and Flag Instructions).						
INTEN	Denotes the Interrupt Enable Control Flag.						
IOREG	Denotes an input/output register in a peripheral device.						
L	Denotes 1-bit Link (L) Flag.						
OV	Indicates that the Overflow Flag is set if there is an overflow due to the instruction (either an addition, subtraction, or division).						
PC	Denotes the Program Counter. During address formation, it is incremented by 1 to contain an address 1 greater than that of the instruction being executed.						
r .	Denotes the number of a working register that is specified in the instruction-word field. The working register is limited to one of four: AC0, AC1, AC2, or AC3.						
SEL	Denotes the Select Control Flag. It is used to select the carry or overflow for output on the Carry and Overflow (CYOV) Line of the CPU, and to include the Link Bit (L) in shift operations.						
sr	Denotes the number of a source working register that is specified in the instruction-word field. The working register is limited to one of four: AC0, AC1, AC2, or AC3.						
xr	When not zero, this value designates the number of the register to be used in the indexed and relative memory-addressing modes. See table 3-1.						
()	Denotes the contents of the item within the parentheses. (ACr) is read as "the contents of ACr." (EA) is read as "the contents of EA."						
[]	Denotes "the result of."						
······································	Indicates the logical complement (ones complement) of the value on the right-hand side of \sim .						
+	Means "is replaced by."						
@	Appearing in the operand field of an instruction, denotes indirect addressing.						

Table 3-2. Notation Used in Instruction Descriptions (Continued)

Table 3-2. Notation Used in Instruction Descriptions (Continued)

Notation	Meaning						
^	Denotes an AND operation.						
V	Denotes an OR operation.						
∇	Denotes an exclusive OR operation.						

3.6 INSTRUCTION DESCRIPTIONS

Each class and subclass of instruction is introduced by a table that lists and summarizes the instructions. The word format then is illustrated. Detailed descriptions are given, providing the following information:

- Name of instruction followed by operation code mnemonic in parentheses
- Operation Code in word format diagram
- Operation in equation notation
- Description of operation in detail

3.6.1 Load and Store Instructions

There are four instructions in this group. These are summarized in table 3-3, and then individually described. The word format is shown in figure 3-4.


	Table 3-3.	Load	and Store	Instructions
--	------------	------	-----------	--------------

Instruction	Op Code	Operation	Assembler Format
Load	1000	$(ACr) \leftarrow (EA)$	LD r, disp(xr) LD r, @disp(xr) ST r, disp(xr) ST r, @disp(xr)
Load Indirect	1001	$(ACr) \leftarrow ((EA))$	
Store	1010	$(EA) \leftarrow (ACr)$	
Store Indirect	1011	$((EA)) \leftarrow (ACr)$	

NOTE

For indirect operations, the symbol @ must precede the memory location designated in the operand field of the assembler instruction.

Op C	Code	r	xr	disp
Specifies	o Operation	n		
				Displacement value. Designates direct address if xr value is 00; otherwise, designates augend for index address calculation.
				xing designator. When nonzero designates number of the register se contents are the addend for address calculation (table 3-1).



Load (LD)

. 1	15			12	11, 10	9 8	7	1	1.			_1	0
	1	0	0	0	r	xr				disp)		

Operation: $(ACr) \leftarrow (EA)$

Description: The contents of ACr are replaced by the contents of EA. The initial contents of ACr are lost; the contents of EA are unaltered.

Load (LD) Indirect

15		L	12	11 10	9 8	7, , , , , , , 0
1	0	0	1	r	xr	disp

Operation: $(ACr) \leftarrow ((EA))$

Description: The contents of ACr are replaced indirectly by the contents of EA. The initial contents of ACr are lost; the contents of EA and the location that designates EA are unaltered.


Store (ST)


1	15			12	11 10	9 8	7 0
	1	0	1	0	r	xr	disp
	-		-	Ŭ	-		andp

Operation: (EA) \leftarrow (ACr)

Description:

The contents of EA are replaced by the contents of ACr. The initial contents of EA are lost; the contents of ACr are unaltered.





Operation: $((EA)) \leftarrow (ACr)$

Description: The contents of EA are replaced indirectly by ACr. The initial contents of EA are lost; the contents of ACr and the location that designates EA are unaltered.

3.6.2 Single-precision Arithmetic Instructions

There are four instructions in this group, summarized in table 3-4 and then described individually. Two of the instructions are single-word instructions (Add and Subtract), and two are double-word instructions (Multiply and Divide). The word format for the single-word instructions is shown in figure 3-5, and for the double-word instructions, in figure 3-6.

Instruction	Op Cod	le	Operation	Assembler	Format
Add (ADD) Subtract (SUB)	1100 1101		$(ACr) \leftarrow (ACr) + (EA); OV; CY$ $(ACr) \leftarrow (ACr) + \sim (EA) + 1; OV; CY$	ADD SUB	r, disp(xr) r, disp(xr)
Instruction	Op Coc OP1	le OP2	Operation	Assembler	Format
Multiply (MPY) ((EA) ≥ 0)	000001	1000	(AC0), (AC1) ← (AC1)*(EA); SEL ← 0; L altered	МРҮ	disp(xr)
Divide (DIV) ((EA) >0))	000001	1001	$(AC0) \leftarrow INTEGER PART OF$ [(AC0), (AC1) ÷ (EA)];	DIV	disp(xr)
			(AC1) \leftarrow REMAINDER OF [(AC0), (AC1) \div (EA)];		
			OV; SEL $\leftarrow 0$; L altered		

Table 3-4.	Single-precision	Arithmetic	Instructions
------------	------------------	------------	--------------

	5 1 12 Op Code	11; 10 r	9 8 7 1 1 1 1 0 xr disp
Spe	ecifies operation		Displacement value. Designates direct address if xr value is 00; otherwise, designates augend for index address calculation (table 3-
			ndexing designator. When nonzero, designates number of index register whose contents are the addend for address calculation (table 3-1).

Figure 3-5. Single-precision (Single-word) Arithmetic Instruction Format

Add (ADD)

15	1		12	11 10	9 8	7			11	0	J.
1	1	0	0	r			n an	disp			

Operation: $(ACr) \leftarrow (ACr) + (EA), OV, CY$

Description: The contents of ACr are added algebraically to the contents of the effective memory location EA. The sum is stored in ACr, and the contents of EA are unaltered. The preceding contents of ACr are lost. The Carry and Overflow Flags are set according to the result of the operation.

Subtract (SUB)

	15	1		12	11 10	9 8	7111101
						and the second	
	1	1	0	1	r	xr	disp
. 1	14.1			-			an an an Anna a An an an Anna an

Operation: $(ACr) \leftarrow (ACr) + \sim (EA) + 1, OV, CY$

Description: The contents of ACr are added to the twos-complement of the effective memory location EA. The result is stored in ACr, and the effective memory location is unaltered. The Carry and Overflow Flags are set according to the result of the operation.


Multiply (MPY)

0 0 0 0 0 1 xr 1 0 0 0 No	t Used

15 0 disp Operation: (AC0), (AC1) \leftarrow (AC1) * (EA); SEL \leftarrow 0; L altered

Description: The unsigned integer in AC1 is multiplied by the positive integer in the effective memory location EA. The high-order part of the 32-bit result is stored in AC0 and the low-order part is stored in AC1. The previous contents of AC0 and AC1 are lost. The contents of EA are unaffected. The Select Flag is cleared. The Link Flag is left in an arbitrary state.

Divide (DIV)



Operation: (AC0), (AC1) \leftarrow (AC0), (AC1) \div (EA); OV; SEL \leftarrow 0; L altered


Description: The positive 32-bit integer in AC0 (high-order part) and AC1 (low-order part) is divided by the contents (a positive number) of the effective memory location EA. The integer quotient is placed in AC1 and the remainder in AC0. The Overflow Flag(OV) is set if either of the following occurs: (1) the high-order part of the dividend (initial contents of AC0) is greater than or equal to the divisor; or (2) the quotient is negative. The Select Flag is cleared. The Link Flag is left in an arbitrary state. The contents of EA are unchanged. Division by zero, an illegal operation, falls into case one above.


3.6.3 Double-precision Arithmetic Instructions

There are two instructions in this group, both double-word instructions. These are summarized in table 3-5 and then individually described. The word format is shown in figure 3-6.

	<u> </u>			
Instruction	Op Code OP1	OP2	Operation	Assembler Format
Double-precision Add	000001	1010	<pre>(AC0), (AC1) ← (AC0), (AC1) + (EA), (EA + 1); OV; CY; SEL ← 0</pre>	DADD disp(xr)
Double-precision Subtract	000001	1011	(AC0), (AC1) \leftarrow (AC0), (AC1) + \sim (EA), \sim (EA + 1) + 1; OV; CY; SEL \leftarrow 0	DSUB disp(xr)

Table 3-5	Double-precision	Arithmetic	Instructions
1 abi 0 0 0		MITUTUOTO	THOUT GOULOHD





15	10	9 8	71	I		4	3	LL	
0 0 0 0	0 1	xr	1	0	1	0		Not U	sed
15		2		. *					
		Ċ	lisp						

Double-precision Add (DADD)


Operation:

(AC0), (AC1) \leftarrow (AC0), (AC1) + (EA), (EA+1); OV; CY; SEL \leftarrow 0

Description:

The double-precision twos-complement value in AC0 (high order) and AC1 (low order) is added to the double-precision twos-complement value in EA (high order) and EA+1 (low order) and the result is stored in AC0 and AC1. The contents of EA and EA+1 are unchanged. The Overflow or Carry Flag is set if an overflow or carry occurs, respectively; otherwise, they are cleared. The Select Flag is cleared.

Double-precision Subtract (DSUB)



Operation: (AC0), (AC1) \leftarrow (AC0), (AC1) $+ \sim [(EA), (EA+1)] + 1; OV; CY; SEL <math>\leftarrow 0$


Description: The double-precision twos-complement value in EA (high order) and EA+1 (low order) is subtracted from the double-precision twos-complement value in AC0 (high order) and AC1 (low order). The contents of EA and EA+1 are unchanged. The Overflow or Carry Flag is set if an overflow or carry occurs, respectively; otherwise, they are cleared. The Select Flag is cleared.


3.6.4 Logical Instructions

There are two instructions in this group, summarized in table 3-6 and then described individually. Either of these instructions may be carried out with only two of the general-purpose Accumulators, AC0 or AC1. The word format is shown in figure 3-7.

Table 3-6. Logical Instruc	tions
----------------------------	-------

Instruction	Op Code	Operation	Assembl	er Format
AND	01100	$(ACr) \leftarrow (ACr) \land (EA)$	AND	r, disp(xr)
OR	01101	$(ACr) \leftarrow (ACr) \lor (EA)$	OR	r, disp(xr)





And (AND)

15	1 11	1 10	9 8		0
0 1 1	0 0	r	xr	disp	
		1	<u>L </u>		التصنيب

Operation: $(ACr) \leftarrow (ACr) \land (EA)$

Description: The contents of ACr (where r is either 0 or 1) and the contents of the effective memory location EA are ANDed, and the result is stored in ACr. The initial contents of ACr are lost, and the contents of EA are unaltered.

Or (OR)

19	1 1	1 1 1	10	9 8	
	۰.			$(\alpha_{1},\beta_{2},\beta_{2})$	e per la companya de
0 1	1	0 1	r	xr	disp

Operation: $(ACr) \leftarrow (ACr) \lor (EA)$

Description: The contents of ACr (where r is either 0 or 1) and the contents of the effective memory location EA are ORed inclusively, and the result is stored in ACr. The initial contents of ACr are lost, and the contents of EA are unaltered.

3.6.5 Skip Instructions

Seven instructions comprise the skip instructions, summarized in table 3-7. Five word formats are required: the instruction formats are shown in figure 3-8.

an a	Table	3-7. Skip Instructions			
Instruction	Op Code	Operation	Assembler Format		
Memory References:					
Increment and Skip if Zero	011110	(EA) \leftarrow (EA) +1; If (EA) = 0, (PC) \leftarrow (PC) +1	ISZ	disp(xr)	
Decrement and Skip if Zero	011111	$(EA) \leftarrow (EA) - 1;$ If $(EA) = 0, (PC) \leftarrow (PC) + 1$	DSZ	disp(xr)	
Register References:					
		If $(ACr) > (EA)$, $(PC) \leftarrow (PC) + 1$	SKG	r, disp(xr)	
Skip if Not Equal Limited Register Reference:	and the second	If (ACr) ≠ (EA), (PC) ← (PC) + 1	SKNE	r, disp(xr)	
Skip if AND is Zero	01110	If $[(ACr) \land (EA)] = 0$, (PC) \leftarrow (PC) + 1	SKAZ	r, disp(xr)	

Table 3-7. Skip Instructions

Table 3-7. Skip Instructions (Continued)

Instruction	OP2	Operation	Assembler Format
Skip if Status Flag True	1110100	If Status Flag n = 1, then (PC) \leftarrow (PC) +1; SEL \leftarrow 0	SKSTF n
Skip if Bit True	1110101	If $ACO_n = 1$, then (PC) \leftarrow (PC) + 1; SEL $\leftarrow 0$	SKBIT n

	Me	mory Reference Skip Instruction			
	9 8				
Op Code	xr	disp			
Specifies operation.		I Displacement Value. Designates direct address if xr value is 00; otherwise, designates augend for the address calcu- lation (table 3-1).			
	re	dexing Designator. When nonzero, designates number of the gister whose contents are the addend for address calculation ble 3-1).			
	Re	gister Reference Instruction			
	9 8				
Op Code r	xr	disp			
b	re (ta egister de e compare	 Displacement value. Designates direct address if xr value is 00; otherwise, designates augend for the address calculation (table 3-1). dexing designator. When nonzero, designates number of index gister whose contents are the addend for address calculation .ble 3-1). esignator. Specifies number of register whose contents are to ed with contents of effective address in determining whether skip ccurs. May be AC0, 1, 2, or 3. 			
	Limited	Register Reference Instruction			
15, 11 1 Op Code r	1	7 L L L L 0 disp			
Specifies operation.	Displacement value. Designates direct address if xr value is 00; otherwise, designates augend for the address calculation (table 3-1).				
Romic	whose	ng designator. When nonzero, designates number of the register contents are the addend for address calculation (table 3-1). nator. Specifies number of register whose contents are compared			
with a	contents of	f effective address in determining whether skip operation occurs. 0 or AC1.			

Figure 3-8. Skip Instruction Formats (Sheet 1 of 2)




Figure 3-8. Skip Instruction Formats (Sheet 2 of 2)

Increment and Skip If Zero (ISZ)

5	1	L		1	10	9 8	7, , , , , , , 0
0	1	1	1	1	0	xr	disp

Operation: (EA) \leftarrow (EA) + 1; if (EA) = 0, (PC) \leftarrow (PC) + 1

Description: The contents of EA are incremented by 1. The new contents of EA are tested to determine whether they equal zero. If the new contents of EA equal zero, the contents of PC are incremented by 1, thus skipping the memory location designated by the initial contents of PC. The contents of EA are unaltered.

Decrement and Skip If Zero (DSZ)

1	15		1		1	10	9 8	
	0	1	1	1	1	1	xr	disp
1							L	

Operation: (EA) \leftarrow (EA) - 1; if (EA) = 0, (PC) \leftarrow (PC) + 1

Description:

1: The contents of EA are decremented by 1. The new contents of EA are tested to determine whether they equal zero. If the new contents of EA equal zero, the contents of PC are incremented by 1, thus skipping the memory location designated by the initial contents of PC. Skip If Greater (SKG)

15	1	1	12	11, 10	9 8	7 0
1	1	1	0	r	xr	disp

Operation: If (ACr) > (EA), $(PC) \leftarrow (PC) + 1$

Description: The contents of ACr (when r is AC0, 1, 2, or 3) and the contents of the effective memory location EA are compared on an algebraic basis with due regard to the signs of the two operands. If the contents of ACr are greater than the contents of EA, the contents of PC are incremented by 1, thus skipping the memory location designated by the initial contents of PC. The initial contents of PC are lost. The contents of ACr and EA are unaltered.


Skip If Not Equal (SKNE)

15	1		12	11 10	9 8	
1	1	1	1	r	\mathbf{xr}	disp

Operation: If $ACr \neq (EA)$, $(PC) \leftarrow (PC) + 1$

Description: The contents of ACr (where ACr is AC0, 1, 2, or 3) and the contents of the effective memory location EA are compared. If the contents of ACr and the effective memory location EA are not equal, the contents of PC are incremented, thus skipping the memory location designated by the initial contents of PC. The initial contents of PC are lost. The contents of ACr and EA are unaltered.

Skip If AND Is Zero (SKAZ)



Operation: If $[(ACr) \land (EA)] = 0$, $(PC) \leftarrow (PC) + 1$

Description: The contents of ACr (where r is either 0 or 1) and the contents of the effective memory location EA are ANDed. If the result equals zero, the contents of PC are incremented by 1, thus skipping the memory location designated by the initial contents of PC. The initial contents of PC are lost. The contents of ACr and EA are unaltered.

Skip If Status Flag True (SKSTF)

L	15			1	11	10	1			L	1	4	3		0
ſ															
	0	0	0	0	0	1	1	1	0	1	0	0		n	
	.	Ū.	Ŭ	v	Ũ	-	-	-	Ŭ	-	Ŭ.,	Ŭ			

Operation: If n Status Flag is 1, (PC) \leftarrow (PC) + 1; SEL \leftarrow 0

Description: If Status Flag n is true, the next memory location is skipped. The contents of the Status Flags are unaffected. The Select Flag is cleared. $(15 \ge n \ge 0)$

Skip If Bit True (SKBIT)

15	1	1	11	10			L L	S D S	4	3		0	
1		1.1					1						
0 0	0	0	0	1	1	1	0	1 0	1		n		
										1.1.1			È.

Operation: If $ACO_n = 1$, (PC) \leftarrow (PC) + 1; SEL $\leftarrow 0$

Description: If bit n of AC0 is true, the next memory location in sequence is skipped. The contents of AC0 are unaffected. The Select Flag is cleared. $(15 \ge n \ge 0)$

NOTE

Caution should be taken when coding a skip instruction to prevent the skip condition from jumping into the displacement field of a double-word instruction.

3.6.6 Transfer-of-control Instructions

There are ten instructions in this group, summarized in table 3-8 and then described individually. Five word formats are required and are shown in figure 3-9.

Instruction	Op Code	Operation	Assembler	Format
Jumps:				
Jump	001000	(PC) ← EA	$_{ m JMP}$	disp(xr)
Jump Indirect	001001	$(PC) \leftarrow (EA)$	$_{\rm JMP}$	@disp(xr)
Jump to Subroutine	001010	$(STK) \leftarrow (PC); (PC) \leftarrow EA$	$_{ m JSR}$	disp(xr)
Jump to Subroutine Indirect	001011	$(STK) \leftarrow (PC); (PC) \leftarrow (EA)$	$_{ m JSR}$	(disp(xr))
and the second	n an	and the second sec		
Branch:				
Branch-on Condition	0001	If CC IS TRUE	BOC	cc, disp
		$(PC) \leftarrow (PC) + disp$		
Returns:	an a			
Return from Interrupt	000000010	(PC) ← (STK) + ctl; INTEN FLAG SET	RTI	ctl
Return from Subroutine	000000100	$(PC) \leftarrow (STK) + ctl$	RTS	ctl
Special Jump Instructions:				
Jump to Subroutine Implied	000000111	(STK) ← (PC);	JSRI	etl
		(PC) \leftarrow FF80 ₁₆ + ctl		
Jump to Subroutine	000000110	$(STK) \leftarrow (PC);$	$\rm JSRP$	ctl
through Pointer		$(PC) \leftarrow (ctl + 100_{16})$		
Jump through Pointer	000001010	$(PC) \leftarrow (100_{16} + disp)$	$_{\rm JMPP}$	disp

Table 3-8. Transfer-of-control Instructions

	Jump Instructions
Op Code	xr disp
Specifies operation.	Displacement value. Designates direct address if xr value is 00; otherwise, designates augend for the address calculation (table 3-1). Indexing designator. When nonzero, designates number of the register whose contents are the addend for address calculation (table 3-1).
	Branch-on Condition (BOC) Instruction
15 12 11 1 Op Code	<u>1 8 7 1 1 1 1 1 1 1 1 1</u>
Specifies operation.	Displacement value. Designates immediate value that is added to the contents of the Program Counter (PC) to calculate the address for the next instruction that follows the branch instruction if the branch condition is true.
Returns, Jump to S	Subroutine Implied, and Jump to Subroutine through Pointer Instructions
Op Code	ctl
Specifies operation.	Control field. Designates a value added to the return address when used in return instructions. Designates the control field transferred to peripheral device in input/output instructions. The ctl value is an unsigned 7-bit number.
	Jump through Pointer
Dp Code Specifies operation.	<u>1 1 7 6 1 4 3 1 1 0</u> 0 0 0 disp
	Displacement field. Designates a value added to X'100 to calculate pointer address.

Figure 3-9. Transfer-of-control Instruction Formats

.


Jump (JMP)

15		1	1	1	10	9 8	7		 	1	1	0	
0	0	1	0	0	0	xr		, - - -	disp				

Operation: (PC) - EA

Description: The effective address EA replaces the contents of PC. The next instruction is fetched from the location designated by the new contents of PC.

Jump (JMP) Indirect



Operation: (PC) \leftarrow (EA)

Description: The contents of the effective address (EA) replaces the contents of PC. The next instruction is fetched from the location designated by the new contents of PC.

Jump to Subroutine (JSR)

15		1	1	10	9 8	
0 (0 1		÷ .		xr	disp

Operation: $(STK) \leftarrow (PC), (PC) \leftarrow (EA)$

Description: The contents of PC are pushed onto the top of the stack. The effective address EA replaces the contents of PC. The next instruction is fetched from the location designated by the new contents of PC.

Jump to Subroutine (JSR) Indirect

15	l	1	1	1	10	9 8	
0	0	1	0	1	1	xr	disp
							L.

Operation: $(STK) \leftarrow (PC), (PC) \leftarrow (EA)$

Description: The contents of PC are pushed onto the top of the stack. The contents of the effective address (EA) replace the contents of PC. The next instruction is fetched from the location designated by the new contents of PC.

Branch-on Condition (BOC)

15			12	11	<u> </u>	18	71	 		 	0
0	0	0	1		cc				disp		

Operation:

 $(PC) \leftarrow (PC) + disp (sign extended from bit 7 through bit 15)$

Description: There are 16 possible condition codes (cc). These are listed in table 3-9. If the condition for branching designated by cc is true, the value of disp (sign extended from bit 7 through bit 15) is added to the contents of PC, and the sum is stored in PC. The initial contents of PC are lost. Program control is transferred to the location specified by the new contents of PC.

NOTE

- PC is always incremented by 1 immediately following the fetching of an instruction, so the contents of PC during execution of an instruction is 1 greater than the address of that instruction. This must be considered during execution of the BOC instruction: for example, if the address of the BOC instruction is 100, then 101 is added to the value of disp (sign extended).
- (2) The disp field is a signed 8-bit number, whose sign is extended from bit 7 through bit 15 to form a 16-bit number (including sign). Thus, the range of addressing with a BOC instruction is -127 to +128 relative to the address of the current instruction.

Condition Code	Condition Tested	Remarks
0000	Interrupt Line = 1	Interrupt need not be tested by macroprogram
0001	(AC0) = 0	
0010	$(AC0) \ge 0$	
0011	Bit 0 of $AC0 = 1$	
0100	Bit 1 of $AC0 = 1$	
0101	$(AC0) \neq 0$	
0110	Control Panel Interrupt Line = 1	Usable only by microprogram
0111	Control Panel Start = 1	
1000	Stack Full Line = 1	
1001	Interrupt Enable = 1	
1010	Carry/Overflow = 1	Carry if $SEL = 0$; overflow if $SEL = 1$
1011	$(AC0) \leq 0$	
1100	РОА	Peripheral Order Accepted
1101	SEL	Select
1110	User	Angilable for gonoral-pumpage use
1111	User)	Available for general-purpose use

Table 3-9. Branch-on-condition Codes

NOTE

For both the following instructions (RTI and RTS), the ctl value is an unsigned 7-bit number.

Return from Interrupt (RTI)

15		11		L		1. 1.	11	7	6	1.5.	I the second	1	1	i	0
													4.5		
0	0	0	0	0	0	0	1	0				ctl			

Operation: Set INT EN (Interrupt Enable Flag) (PC) - (STK) + ctl

Description: The Interrupt Enable Flag (INT EN) is set. The contents of PC are replaced by the sum of ctl and the contents of STK. Program control is transferred to the location specified by the new contents of PC. (RTI is used primarily to exit from an interrupt routine.)

Return from Subroutine (RTS)

15				1 17	6 1 1 1 1	0
0	0	0	0 0 0	1 0 0	\mathbf{ctl}	

Operation: $(PC) \leftarrow (STK) + ctl$

Description: The contents of PC are replaced by the sum of ctl and the contents of STK. Program control is transferred to the location specified by the new contents of PC. (RTS is used primarily to return from subroutines entered by JSR.)

Jump to Subroutine Implied (JSRI)

15	L	1	L	1 1		1	1	7	<u>.</u> 6	<u> </u>	. +			0	1
0	0	0	0	0	0	1	1	1				etl			
1,111													·		
					1.1										.

Operation: (STK) \leftarrow (PC), (PC) \leftarrow FF80₁₆ + ctl

Description: The contents of PC are pushed onto the stack. The contents of PC are replaced by the address implied by the sum of the ctl value and the number $FF80_{16}$. This enables a subroutine jump to memory locations $FF80_{16}$ through $FFFF_{16}$ ($0 \le ctl \le 7F_{16}$).

Jump to Subroutine Through Pointer (JSRP)

15	1	L L	1	1		7	
0 0	0	0 (0 0	1	1	0	\mathbf{ctl}

Operation: (STK) \leftarrow (PC), (PC) \leftarrow ([(100₁₆) + ctl])

Description: The contents of the Program Counter are pushed onto the top of the stack. The new contents of the PC are set equal to the contents of the memory location addressed by the sum of the contents of location 100_{16} and ctl. The control value ctl is an unsigned 7-bit number for the JSRP instruction.

Jump Through Pointer (JMPP)

151	1	1	1	I	1	L	L 7	6	I	4	3	I	1_0
0 0	0	0	0	1	0	1	0	0	0	0		disp	

Operation: (PC) \leftarrow ([(100₁₆) + disp])

Description: The contents of the PC are set equal to the contents of the memory location addressed by the sum of the contents of location 100_{16} and disp. The displacement value disp is an unsigned 4-bit number for the JMPP instruction.

3.6.7 Interrupt Handling Instructions

There are two instructions in this group, listed in table 3-10. Their word format is shown in figure 3-10. The instruction descriptions follow.

Instruction	Op Code 2	Operation	Assembler Format
Interrupt Scan	1010001	If $(AC1) = 0$, SEL $\leftarrow 0$; If $(AC1) \neq 0$, SEL $\leftarrow 0$;	ISCAN
		AC1 \leftarrow [shift AC right 1] until 1 shifted out (AC2) \leftarrow (AC2) + number of shifts; (PC) \leftarrow (PC) + 1	
Jump Indirect to Level 0	1010010	$(STK) \leftarrow (PC); (PC) \leftarrow ([120_{16} + disp])$	JINT disp
Interrupt		INTEN $\leftarrow 0$	

Table 3-10.	Interrupt	Handling	Instructions
-------------	-----------	----------	--------------




Figure 3-10. Interrupt and Word Jump Formats

15				11	10			1		í	4	3		0
0	0	0	0	0	1	0	1	0	0	0	1		Not Used	

Operation: If AC1 = 0, Sel \leftarrow 0;

> Else, Sel $\leftarrow 0$;

> > $(AC1) \leftarrow (shift AC1 right 1)$ until 1 shifted out $(AC2) \leftarrow (AC2) + number of shifts;$ $(PC) \leftarrow (PC) + 1$

If AC1 = 0, the Select Flag is cleared and the next sequential instruction is executed. Description: If AC1 \neq 0, then the Select Flag is cleared and AC1 is shifted right until a 1 is shifted out of bit zero. The number of shifts which occurred is added to the contents of AC2. The next memory location is skipped.

NOTE

This instruction is intended for use in servicing devices which respond to the Interrupt Select Status Order code described in chapter 5. AC1 should be loaded with the Interrupt Select Status word and AC2 should be loaded with the base address of a pointer table for the Interrupt Service Routines. The base address is 1 less than the address of the first pointer.

Jump to Level 0 Interrupt, Indirect (JINT)

15				11	10			II		1	14	3		0
0	0	0	0	0	1	0	1	0	0	1	0	1.00 ⁽¹⁾	disp	
	-	-	-	-		-		-						

Operation: $(STK) \leftarrow (PC); (PC) \leftarrow ([120_{16} + disp]); INTEN \leftarrow 0$

Description:

The contents of the PC are pushed onto the top of the stack. The new contents of the PC are set equal to the contents of the memory location whose address is formed by adding disp to 12016. The Interrupt Enable Flag is cleared. Flag 13 (SCPIE) is pulsed.

NOTE

This instruction is intended for use in servicing devices on interrupt request level 0 as described in paragraph 6.3.3. This instruction is normally executed as a result of a level 0 interrupt, with the instruction being provided by the interrupting device's interface.

3.6.8 Shift Instructions

Four instructions comprise this group. All four instructions may be used with the Link (L) bit by setting the SEL Flag. This is accomplished with a Set Flag (SFLG) Instruction before executing the Shift or Rotate Instruction. Examples of shifting with and without SEL set are given in diagram form for each instruction in the descriptions that follow. Note that the SEL Flag also affects the BOC instructions as indicated in table 3-9.

The shift instructions are summarized in table 3-11, and the word format is shown in figure 3-11.

All shift and rotate operations may be carried out with any of the four general-purpose Accumulators, AC0, 1, 2, or 3.

Instruction	On Codo	Operation	Assemble	. Format	
Instruction	Op Code	$\mathbf{SEL} = 0$	SEL = 1	Assemble.	r Format
Rotate Left (disp = m)	010110	$(ACr_0) \leftarrow (ACr_{15}),$ $(ACr_n) \leftarrow (ACr_{n-1})$	$\begin{array}{l} (ACr_0) \leftarrow (L), \\ (L) \leftarrow (ACr_{15}), \\ (ACr_n) \leftarrow (ACr_{n-1}) \end{array}$	ROL	r, m
Rotate Right (disp = -m)	010110	$(ACr_{15}) \leftarrow (ACr_0),$ $(ACr_n) \leftarrow (ACr_{n+1})$	$(ACr_{15}) \leftarrow (L),$ (L) $\leftarrow (ACr_0),$ (ACr _n) $\leftarrow (ACr_{n+1})$	ROR	r, m
Shift Left (disp = m)	010111	$(ACr_n) \leftarrow (ACr_{n-1}),$ $(ACr_0) \leftarrow 0$	$\begin{array}{l} (\mathrm{L}) \leftarrow (\mathrm{ACr}_{15}), \\ (\mathrm{ACr}_{n}) \leftarrow (\mathrm{ACr}_{n-1}), \\ (\mathrm{ACr}_{0}) \leftarrow 0 \end{array}$	SHL	r, m
Shift Right (disp = -m)	010111	$(ACr_{15}) \leftarrow 0,$ $(ACr_n) \leftarrow (ACr_{n+1})$	$(L) \leftarrow 0,$ $(ACr_{15}) \leftarrow (L),$ $(ACr_n) \leftarrow (ACr_{n+1})$	SHR	r, m

Table 3-11. Shift Instructions

NOTE: For all shift and rotate instructions, "m" denotes the number of positions to be shifted or rotated, and is equal to the absolute value of disp.




Figure 3-11. Shift Instruction Format


Rotate Left (ROL) (for disp > 0)

15		1	L	1	1 10	9 8	
0	1	0	1	1	. 0	r	disp
							1

SEL = 0

Operation: $(ACr_0) \leftarrow (ACr_{15}), (ACr_n) \leftarrow (ACr_{n-1})$


Description: The contents of ACr are shifted around to the left disp times. (ACr $_{15}$) replaces (ACr $_0$) for each shift.




SEL = 1

Operation: $(ACr_0) \leftarrow (L)$, $(L) \leftarrow (ACr_{15})$, $(ACr_n) \leftarrow (ACr_{n-1})$

Description: The contents of ACr are shifted around to the left disp times. (L) replaces (ACr₀), and (ACr₁₅) replaces (L) for each shift.




Rotate Right (ROR) (for disp <0)



SEL = 0

Operation: $(ACr_{15}) \leftarrow (ACr_0)$, $(ACr_n) \leftarrow (ACr_{n+1})$

Description: The contents of ACr are shifted around to the right disp times. (ACr $_0$) replaces (ACr $_{15}$) for each shift.



Shift Right (SHR) (for disp < 0) 10 9 8 15 70 1 0 1 0 1 1 \mathbf{r} disp SEL = 0 $(\text{ACr}_{15}) \leftarrow 0$, $(\text{ACr}_n) \leftarrow (\text{ACr}_{n+1})$ Operation: The contents of ACr are shifted to the right disp times. (ACr_0) is lost, and zero replaces Description: (ACr₁₅) for each shift. 15 ►LOST 0 SEL = 1 $(L) \leftarrow 0$, $(ACr_{15}) \leftarrow (L)$, $(ACr_n) \leftarrow (ACr_{n+1})$ Operation: Description: The contents of ACr are shifted to the right disp times. (ACr_0) is lost, (L) replaces ACr_{15} , and zero replaces (L) for each shift. \mathbf{L} 15 ► LOST 0

3.6.9 Register Instructions

There are eleven instructions in this group, summarized in table 3-12. Three word formats are required and are shown in figure 3-12.

Instruction	Op Code	Operation	Assembler	Format
Register and Stack:				
Push onto Stack Pull from Stack	010000 010001	$(STK) \leftarrow (ACr)$ $(ACr) \leftarrow (STK)$	PUSH PULL	r r
Exchange Register and Stack	010101	$(STK) \leftarrow (ACr), (ACr) \leftarrow (STK)$	XCHRS	r
Register and Immediate:				
Load Immediate	010011	(ACr) ←disp (sign extended)	LI	r,disp
Add Immediate, Skip if Zero	010010	$(ACr) \leftarrow (ACr) + disp (sign extended),$ OV, CY; if $(ACr) = 0, (PC) \leftarrow (PC) + 1$	AISZ	r,disp
Complement and Add Immediate	010100	$(ACr) \leftarrow \sim (ACr) + disp$ (sign extended)	CAI	r,disp

Table 3-12.	Register	Instructions	(Continued)
-------------	----------	--------------	-------------

Instruction	Ор (Code		Operation	Assembler	Format	
	OP1	OP2	OP3				
Register to Register:							
Register Add Register Exchange Register Copy Register EXCLUSIVE-OR Register AND	0011 0011 0011 0011 0011	1	00 01 10	$(ACdr) \leftarrow (ACsr) + (ACdr), OV, CY$ $(ACsr) \leftarrow (ACdr), (ACdr) \leftarrow (ACsr)$ $(ACdr) \leftarrow (ACsr)$ $(ACdr) \leftarrow (ACsr) \heartsuit (ACdr)$ $(ACdr) \leftarrow (ACsr) \land (ACdr)$	RADD RXCH RCPY RXOR RAND	sr,dr sr,dr sr,dr sr,dr sr,dr	





Figure 3-12. Register Instruction Formats (Sheet 1 of 2)

	Register-to-Register Instructions
OP 1 sr	dr OP Not Used OP 3
Specifies operation with bits 0, 1, and 7.	Op Code 3. Bits 0, 1, and 7 with bits 12 through 15 comprise the operation code and specify the operation.
	Not used. These bits are coded to zeros and are ignored for this class.
	Op Code 2. Bits 0, 1, and 7 with bits 12 through 15 comprise the operation code and specify the operation.
	Destination register designator. Designates number of one of the two operand registers involved in an operation. Result is placed in the destination register, whose original contents are lost.
invol	rece register designator. The number of one of the two operand registers lved in an operation. Its contents are not altered by the operation except ng RXCH (register exchange).

Figure 3-12. Register Instruction Formats (Sheet 2 of 2)

Push onto Stack (PUSH)

 $(STK) \leftarrow (ACr)$



Operation:

Description: The stack is pushed by the contents of the register (AC0, 1, 2, or 3) designated by r. Thus, the top of the stack then holds the contents of ACr, and the contents of all other levels in the stack are moved down one level. If the stack is full before the push occurs, the contents of the lowest level are lost. The initial contents of ACr are unaltered.

Pull from Stack (PULL)

15					10	9 8	17	 	I	L	1	0
0	1	0	0	0	1	r		Not	Used			
					1.0		5. J.					

Operation: $(ACr) \leftarrow (STK)$


Description: The stack is pulled. The contents from the top of the stack replace the contents of register number r (AC0, 1, 2, or 3). The initial contents of ACr are lost. The contents of each level of the stack moves up one level. Zeros enter the bottom of the stack. Exchange Register and Stack (XCHRS)

15		I	L	1	10	9 8	
0	1	0	1	0	1	r	Not Used

Operation: $(STK) \leftarrow (ACr), (ACr) \leftarrow (STK)$

Description: The contents of the top of the stack STK and the register designated by r (AC0, 1, 2, or 3) are exchanged.

Load Immediate (LI)



Operation: $(ACr) \leftarrow disp (sign extended)$

Description: The value of disp with sign bit 7 extended through bit 15 replaces the contents of ACr (AC0, 1, 2, or 3). The initial contents of ACr are lost. The immediate operand range is -128 to +127.

Add Immediate, Skip If Zero (AISZ)

15		1	1	1	10	9 8	7, , , , , , 0
0	1	0	0	1	0	r	disp

Operation: $(ACr) \leftarrow (ACr) + disp$ (sign extended), OV, CY If new (ACr) = 0, $(PC) \leftarrow (PC) + 1$

Description: The contents of register ACr are replaced by the sum of the contents of ACr and disp (sign bit 7 extended through bit 15). The initial contents of ACr are lost. The Overflow and Carry Flags are set according to the result of the operation. If the new contents of ACr equal zero, the contents of PC are incremented by 1, thus skipping the next memory location. The immediate operand range is -128 to +127.

Complement and Add Immediate (CAI)

15	10	9 8	7
0 1 0 1	0 0	r	disp

Operation: $(ACr) \leftarrow \sim (ACr) + disp$ (sign extended)

Description: The contents of register ACr are complemented and then added to disp (sign bit extended through bit 15). The result is then stored in ACr. The initial contents of ACr are lost. The immediate operand range is -128 to +127. Note that the Carry and Overflow Flags are not affected by this instruction.

NOTE

If disp = 0, the result is a ones complement. If disp = 1, the result is a twos complement. Register Add (RADD)

15		1	12	11 10	9 8	7	6 2	1 0
0	0	1	1	sr	dr	0	Not Used	0 0

Operation: $(ACdr) \leftarrow (ACsr) + (ACdr), OV, CY$

Description: The contents of the destination register ACdr (AC0, 1, 2, or 3) are replaced by the sum of the contents of ACdr and the source register ACsr (AC0, 1, 2, or 3). The initial contents of ACdr are lost, and the contents of ACsr are unaltered. The Overflow and Carry Flags are set according to the result of the operation.

Register Exchange (RXCH)

15			12	11 10	9 8	7			0
0	0	1	1	sr	dr	1	Not Used	0	0

Operation: $(ACsr) \leftarrow (ACdr), (ACdr) \leftarrow (ACsr)$

Description: The contents of ACsr (AC0, 1, 2, or 3) and ACdr (AC0, 1, 2, or 3) are exchanged.

Register Copy (RCPY)

L	15 I			12	11, 10	9 8	7	6		1	0
	0	0	1	1	sr	dr	1		Not Used	0	1

Operation: $(ACdr) \leftarrow (ACsr)$

Description:

The contents of the destination register ACdr (AC0, 1, 2, or 3) are replaced by the contents of the source register ACsr (AC0, 1, 2, or 3). The initial contents of ACdr are lost, and the initial contents of ACsr are unaltered.

Register EXCLUSIVE OR (RXOR)

1	15		1	12	11	10	9	8	7	6		I I	2	11	0	
	0	0	1	1	x	r	ċ	ŀr	1		Not	Used		1	0	

Operation:

 $(ACdr) \leftarrow (ACdr) \heartsuit (ACsr)$

Description: The contents of the destination register ACdr (AC0, 1, 2, or 3) are replaced by the result of exclusively ORing the contents of ACdr with the contents of the source register ACsr (AC0, 1, 2, or 3). The initial contents of ACdr are lost, and the initial contents of ACsr are unaltered. Register AND (RAND)

15	1	12	11 10	9 8	7	6 2	1 0
0 0	1	1	sr	dr	1	Not Used	1 1

Operation: $(ACdr) \leftarrow (ACdr) \land (ACsr)$

Description: The contents of the destination register ACdr (AC0, 1, 2, or 3) are replaced by the result of ANDing the contents of ACdr with the contents of the source register ACsr (AC0, 1, 2, or 3). The initial contents of ACdr are lost, and the initial contents of ACsr are unaltered.

3.6.10 Byte Instructions


There are two instructions in this category; both are double-word, memory-reference instructions. They are summarized in table 3-13 and then individually described. Their word format is shown in figure 3-6 and is the same as the format for double-precision arithmetic instructions.

Instruction	Op Co	de	Operation	Assembler Format		
	OP1	OP2	operation			
Load Byte	000001	1100	(Low-order byte of AC0) ←byte from (EA ÷ 2); SEL ← 0	LDB	disp(xr)	
Store Byte	000001	1101	Byte of (EA ÷ 2) ←(low-order byte of AC0); SEL ← 0	STB	disp(xr)	

Table 3-13. Byte Instructions


Load Byte (LDB)

15				11	10	9 8	7			4	3		0
0	0	0	0	0	1	xr	1	1	0	0	Not	Used	l
													
													0



Operation: Low-order byte of (AC0) \leftarrow byte from (EA \div 2); SEL \leftarrow 0

Description: The low-order byte of AC0 is loaded with a byte from (EA \div 2). If the low-order bit of EA is 1, the low-order byte is loaded; otherwise, the high-order byte is loaded. (Note: EA \div 2 is the effective address shifted right one position.) The high-order byte of AC0 is set equal to zero. The Select Flag is cleared.



Operation:

Byte of (EA \div 2) \leftarrow low-order byte from (AC0); SEL \leftarrow 0

Description: The low-order byte of AC0 is stored into the byte of (EA ÷ 2) specified by the low-order bit of EA. If the low-order bit is 1, the low-order byte is specified; otherwise, the high-order byte is specified. (Note: EA ÷ 2 is the effective address shifted right one position.) The unspecified byte of EA ÷ 2 and the contents of AC0 are unaffected. The Select Flag is cleared.

NOTE

The effective address is formed by adding the contents of the index register to the displacement (EA = xr + disp). Byte addresses are formed by shifting this quantity right one bit position (EA $\div 2 = [xr + disp]/2 = xr/2 + disp/2$). Bit 0 of the EA specifies the left byte if equal to one or the right bit if equal to zero.

3.6.11 Input/Output, Halt, and Control Flag Instructions

Five instructions comprise this group, summarized in table 3-14. Two word formats are required and are shown in figure 3-13.

Instruction	Op Cod	le	Operation	Assembler Fo	rmat
Input/Output: Register In	000001	000	(AR) ← ctl + (AC3); (AC0) ← (IOREG)	RIN ct	L .
Register Out	000001	100	$(AR) \leftarrow ctl + (AC3);$ (IOREG) $\leftarrow (AC0)$	ROUT ct	
Halt: Halt	000000	000	Processor halts.	HALT	
Instruction	Op Co OP1	ode OP2	Operation	Assembler Fo	rmat
Control Flags: Set Flag	00001	0	fc set; (AR) \leftarrow ctl	SFLG fc	
Pulse Flag	Pulse Flag 00001 1			PFLG fc	

Table 3-14. Input/Output, Halt, and Flag Instructions	Table 3-14.	Input/	Output.	Halt.	and	Flag	Instructions
---	-------------	--------	---------	-------	-----	------	--------------

Input/Out	tput Instructions
0p Code	ctl
Specifies operation.	Control field. The value of ctl represents control data for input/output operations.
Status Flag	g and Halt Instructions
Dp Code	6 Not Used
Specifies operation.	Not used. These bits are coded to zero and are ignored for these instructions.
Contr	ol Flag Instructions
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Specifies operation with bit 7.	Control field. Designates a control value that is trans- ferred to AR (address register) for control flag instruc- tions. Bit 7 of the particular instruction, a 0 for SFLG and a 1 for PFLG, is extended through bit 15, and this extended field is transferred to bits 7 through 15 of AR.
flag code.	ode 2. Bit 7 with bits 11 through 15 comprise the opera- code and specify the operation. Specifies one of eight flags that may be set or pulsed. are listed in table 3-13.

Figure 3-13. Input/Output, Halt, and Control Flag Instruction Formats

Register In (RIN)

L	15						1	1	7	6	 			 0
ſ														
	0	0	0	0	0	1	0	0	0			ct	1	
L											 			

Operation: (AR) \leftarrow ctl + (AC3), (AC0) \leftarrow (IOREG)

Description: The contents of AR (address register) are replaced by the sum of ctl and the contents of AC3. The new contents of AR constitute the address of a peripheral device and a command, both of which are received by the addressed peripheral device. The peripheral device responds by transferring the contents of its input/output register (IOREG) to the processor AC0.

NOTE

ctl is a 7-bit unsigned integer.

Register Out (ROUT)

									6_1		A	
0	0	0	0	0	1	1	0	0		\mathbf{ctl}		

 $(AR) \leftarrow ctl + (AC3), (IOREG) \leftarrow (AC0)$

Operation:

Description: The contents of AR (address register) are replaced by the sum of ctl and the contents of AC3. The new contents of AR constitute the address of a peripheral device and a command, both of which are received by the addressed peripheral device. The processor then transfers the contents of AC0 to IOREG in the peripheral device.

NOTE

ctl is a 7-bit unsigned integer.

Halt (HALT)

15						1 1		17	6 0
0	0	0	0	0	0	0	0	0	Not Used

Description: The processor halts and remains halted until the RUN Button is pushed.

Set Flag (SFLG)

L	15		1		11	10		8	7	6	1	 <u> </u>	1	 	0
	0	0	0	0	1		fc	· .	0			ct	1		
								-							

Operation: FC set, $(AR) \leftarrow ctl$ (bit 7 extended through bit 15; that is, bits 8 through 15 set to 0)

Description: The control flag designated by the flag code FC is set. The contents of the address register AR are replaced by the value of ctl. Flag codes are defined in table 3-16.

Pulse Flag (PFLG)

1	15				11	10	8	7	6	-	1	1	0
	0	0	0	0	1	fc		1			ctl		

Operation: FC pulsed, $(AR) \leftarrow ctl$ (bit 7 extended through bit 15; that is, bits 8 through 15 set to 1)

Description: The control flag designated by the flag code FC is pulsed (notes 2 and 4 below). The contents of the address register AR are replaced by the value of ctl. Flag codes are defined in table 3-15.

NOTE

- (1) SFLG and PFLG refer to control flags external to the RALUs. These flags should not be confused with the RALU-internal flags, which are referenced by PUSHF, PULLF, SETST, CLRST and SKSTF.
- (2) Pulsing a control flag sets the flag at T2 and resets it at T6 during the same microcycle. The flag remains reset until again set or pulsed.
- (3) The ctl value plus the extended bit 7 through bit 15 are transferred to the AR (address register). This word in the AR has no specified use and may be used as desired by the system programmer.
- (4) If the referenced flag is set initially, a PFLG instruction causes it to be reset.

FC	Flag Mnemonic	Significance										
000	F8	User Specified										
001	INT EN	Interrupt Enable										
010	SEL	Select										
011	F11	User Specified										
100	F12	User Specified										
101	F13	SCPIE										
110	F14	User Specified										
111	F15	F15 User Specified										
NOTE:	pulsed. Only co column) with add accessed with th is 8, binary 1000 flag code, FC.) with flag address ous input/output	ted by the flag code (FC) is set or ntrol flags (shown in Flag Mnemonic bresses between 8 and 15 may be ese instructions. (The flag address 0, greater than the corresponding This is done because control flags ses 0 through 7 are used for vari- operations controlled by the pro- not usable by the programmer.										
	 SCPIE denotes Special Control Panel Interrupt Enable. 											

Table 3-15. Control Flag Codes

3.6.12 Bit and Status Flag Instructions

There are seven single-word instructions in this group. They are summarized in table 3-16 and then described individually. Their word formats are shown in figure 3-14.

Instruction	Op Code 2	Operation	Assembler Format
Set Status Flag	1110000	Status Flag n←1; SEL ←0	SETST n
Clear Status Flag	1110001	Status Flag $n \leftarrow 0$; SEL $\leftarrow 0$	CLRST n
Set Bit	1110010	$AC0_n \leftarrow 1;$ SEL $\leftarrow 0$	SETBIT n
Clear Bit	1110011	$\begin{array}{l} \text{AC0}_{n} \leftarrow 0;\\ \text{SEL} \leftarrow 0 \end{array}$	CLRBIT n
Complement Bit	1110110	$\begin{array}{rl} \mathrm{AC0}_{n} \leftarrow & \mathrm{AC0}_{n};\\ \mathrm{SEL} \leftarrow 0 \end{array}$	CMPBIT n
Instruction	Op Code	Operation	Assembler Format
Push Status Flags Onto Stack	000000001	(STK) ← (STATUS FLAGS)	PUSHF
Pull Status Flags From Stack	000000101	$(\text{STATUS F LAGS}) \leftarrow (\text{STK})$	PULLF

Table 3-16. Bit and Status Flag Single-word Instructions




Figure 3-14. Bit and Status Flag Instruction Formats

Set Status Flag (SETST)

15				11	10					1	4	3	L	1	0
0	0	0	0	0	1	1	1	0	0	0	0			n	
Ŭ	U	U	v	Ň	-	-	-	Ū	Ŭ	•	•				

Operation:

Status Flag $n \leftarrow 1$; SEL $\leftarrow 0$

Description:

bn: Bit n of the Status Flag Register is set true. All other bits are unaffected. The Select Flag is cleared. $(0 \le n \le 15)$

Clear Status Flag (CLRST)

15		111	10	I		1	4	3	L	0	
		0							n		

Operation: Status Flag $n \leftarrow 0$; SEL $\leftarrow 0$

Description: Bit n of the Status Flag Register is cleared. All other bits are unaffected. The Select Flag is cleared. $(0 \le n \le 15)$

Set Bit (SETBIT)

I	15				11	10	L	1	1	I	1	<u> 4 </u>	3	1	1	0	
ł																	
	0	0	0	0	0	1	1	1	0	0	1	0			n		
Į	°,	•	·			_				5		-					1

Operation: $AC0_n \leftarrow 1$, $SEL \leftarrow 0$

Description: Bit n of AC0 is set true. All other bits are unaffected. The Select Flag is cleared. $(0 \le n \le 15)$

Clear Bit (CLRBIT)

1	15	 	11	10	1	1	II	1	4	3		0
1			0								n	

Operation: $AC0_n \leftarrow 0; SEL \leftarrow 0$

Description: Bit n of AC0 is cleared. All other bits are unaffected. The Select Flag is cleared. $(0 \le n \le 15)$

Complement Bit (CMPBIT)

1	15		 11	10	I	1	1	4	3		0	I
			0							 n		

Operation: $ACO_n \leftarrow \sim ACO_n$; $SEL \leftarrow 0$

Description: Bit n of AC0 is complemented. All other bits are unaffected. The Select Flag is cleared. $(0 \le n \le 15)$

Push Status Flags onto Stack (PUSHF)

15	1							7	6 1 1 1 1 0
0	0	0	0	0	0	0	0	1	Not Used

Operation: $(STK) \leftarrow (STATUS F LAGS)$

Description: The contents of the top of the stack STK are replaced by the contents of the Status Flags. See figure 3-15 for the configuration of processor flags on the stack and table 3-17 for processor flag definitions. The previous contents of the top of the stack and lower levels are pushed down one level. The contents of the lowest level of the stack are lost.

Pull Status Flags from Stack (PULLF)

15						1		7	6 0
0	0	0	0	0	0	1	0	1	Not Used

Operation:

 $(STATUS F LAGS) \leftarrow (STK)$

Description: The contents of the Status Flags are replaced by the contents of the top of the stack (STK). See figure 3-15 for the configuration of processor flags on the stack and table 3-17 for processor-flag definitions. The previous contents of lower levels of the stack are pulled up by one level with zeros replacing the contents of the lowest level.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
L	ov	СҮ	IEN3				IEN2				IEN1		*CP	*CP	IEN0
L = LINK FLAG IEN1 = INTERRUPT ENABLE FLAG FOR LEVEL 1 OV = OVERFLOW FLAG IEN2 = INTERRUPT ENABLE FLAG FOR LEVEL 2															
Y =	CARR	Y FLA	4G		LAG F	OR	IEN3 = INTERRUPT ENABLE FLAG FOR LEVEL 3 *CP = USER SPECIFIED, BUT NOT DISPLAYED								
		LO							BY PA		-				

Figure 3-15. Configuration of Status Flags

Bit Position	Flag Name	Mnemonic	Significance
15	Link	L	Used for double-word shifts
14	Overflow	ov	Set if an arithmetic overflow occurs
13	Carry	СҮ	Set if a carry occurs (from most significant bit) during an arithmetic operation
12		IEN 3	Interrupt Enable Flag for Level 3

Bit Position	Flag Name	Mnemonic	Significance
11 thru 9	Gen. Purp. Flags	GF	Use Specified by Programmer
8		IEN 2	Interrupt Enable Flag for Level 2
7 thru 5	Gen. Purp. Flags	GF	Use Specified by Programmer
4		IEN 1	Interrupt Enable Flag for Level 1
3	Gen. Purp. Flag	GF	Use Specified by Programmer
2	Gen. Purp. Flag	*CP	User Specified — not displayed
1	Gen. Purp. Flag	*CP	User Specified — not displayed
0		IEN 0	Interrupt Enable Flag for Level 0

Table 3-17. Status Flags (Continued)

Chapter 4

CONTROL PANEL OPERATION

4.1 GENERAL

The control panel consists of two sections: the Operators Control Panel, which is a basic part of the machine, and the Programmers Control Panel, which is removable. The Operators Control Panel contains a minimum number of controls for general operational purposes. The Programmers Control Panel permits direct access to the CPU registers and memory. The control panel functions require the use of the first backplane card slot. The control panel logic card occupies this first slot and has two cables attached: one for the Operators Control Panel and the other for the Programmers Control Panel.


NOTE


X' prefix indicates hexadecimal notation and is used interchangeably with subscript notation (for example, $A1BC_{16} = X'A1BC$).

4.2 OPERATORS CONTROL PANEL

The Operators Control Panel, shown in figure 4-1, provides the basic controls necessary to load and execute programs. The controls are as follows:

- POWER A two-position keyswitch used to prevent unauthorized application or removal of system power. In the OFF position, the system power is disconnected. In the ON position, the system power is connected. Turning the keyswitch to the ON position clears all CPU registers and interface control flags. After clearing, the microprocessor halts with the Program Counter (PC) set equal to X'FFFE. The key is removable from either position.
- PANEL A two-position keyswitch used to restrict "destructive" system access. In the UNLOCK position, all panel functions may be used. In the LOCK position, only nondestructive functions may be used. In the Operators Control Panel, the only nondestructive function is RUN. The disabled functions of the Programmers Control Panel are described in paragraph 4.3. The key is removable from either position.
- AUX1 A pushbutton switch wired to the first backplane card slot, available for use as a card reader bootstrap switch or other user function.
- AUX2 A pushbutton switch wired to the first backplane card slot, available for use as a disc bootstrap switch or other user function.





- INIT A pushbutton switch which halts the processor, clears all CPU registers and interface control flags, and sets the Program Counter (PC) equal to X'FFFE. The functions performed are identical to powering ON.
- RUN A pushbutton switch which causes program execution to begin at the location specified by the contents of the Program Counter (PC). The RUN Pushbutton Lamp remains lit until the HALT Pushbutton is activated or a Halt Instruction is executed.
- HALT A pushbutton switch which causes program execution to be terminated at the end of the current instruction. It has the same effect as execution of the Halt Instruction. The HALT Pushbutton Lamp is lit whenever a halt occurs.
- LOAD PROG A pushbutton switch which forces the program to branch to an absolute paper tape loader program stored in ROM. Use of this pushbutton causes the 16-word pushdown stack to be cleared and the accumulators to be altered.

4.3 PROGRAMMERS CONTROL PANEL

The Programmers Control Panel, shown in figure 4-2, provides complete program debug facilities in addition to the normal operational features. It is a self-contained unit which may be used interchangeably among several systems. This control panel interfaces with the system via the control panel interface logic in the same manner as a peripheral device, and communication is programmed by data transfer to and from the CPU. The program for controlling the Programmers Control Panel is stored in read-only memory (ROM), occupying locations X'FF00 through X'FFFF, and requires the use of memory locations X'101 through X'117 in read/write memory (described in chapter 5). Communication is over a 50-wire cable from the control panel logic card, located in the first backplane card slot. A description of the panel controls and indicators follows:

- PROGRAM COUNTER/MEMORY ADDRESS Sixteen indicator lamps normally indicate the current value of the Program Counter. However, when the Display Selector Switch (described below) is in the MEMory DATA position, these lamps indicate the current memory address being inspected.
- DATA DISPLAY Sixteen indicator lamps used for displaying the information specified by the position of the Display Selector Switch (the bit assignments of the internal flags are indicated when the FLAGS position is selected).




Figure 4-2. Programmers Control Panel

- Data Entry Sixteen two-position toggle switches used for loading data into the register (or location) specified by the Display Selector Switch when the LOAD DATA Pushbutton Switch is activated. Switch positions are "up" for a logic 1, "down" for a logic zero.
- SINGLE INST Pressing this switch causes the instruction at the location specified by the contents of the Program Counter to be executed. If the processor is running when this switch is pressed, execution halts after completion of the current instruction (as in the case of the HALT Switch on the Operators Control Panel). The SINGLE INST Switch is disabled by the LOCK Keyswitch.
- INCR MEM ADDR Pressing this switch instructs the Control Panel Service Routine to add one to the present value of the memory address pointer (described with the Display Selector Switch, below). The PANEL Keyswitch LOCK position has no effect on this switch.
- LOAD DATA When this switch is pressed, the Control Panel Service Routine takes the value indicated by the Data Entry Switches and stores this value into the location specified by the Display Selector Switch. The LOAD DATA Switch is disabled by the panel LOCK Keyswitch for all Display Selector Switch positions except MEMory ADDRess. Data may be loaded in any mode when the processor is running or halted.
- Display Selector Eleven-position rotary switch. Used to select the location for display or data entry functions. The selected location is displayed continuously on the 16 DATA DISPLAY Indicators during Halt and Execute Modes. During Execute Mode, the display is refreshed 10 times per second by a hardware interrupt transparent to the user. Individual switch positions permit the following functions:
 - AC0, AC1, AC2, AC3 These four switch positions permit the contents of the CPU accumulators to be displayed on the panel.
 - PC This switch position displays the contents of the Program Counter (which points to the next instruction).
 - NEXT INST This switch position displays the next instruction to be executed (which is the contents of the memory location specified by PC).
 - FLAGS This switch position permits the CPU internal status flags to be displayed in the bit positions indicated by the 16 DATA DISPLAY Indicators. In addition, the external Interrupt Enable and Select Flags are tested by the Control Panel Service Routine, and their states are displayed in bit positions 2 and 3. (The actual contents of flag bits 2 and 3 are unaffected, but are not displayed; however, they may be examined in memory location X'115.)
 - STACK This switch position permits the top word of the stack to be displayed. (Other locations in the stack may be examined, or loaded, by examining memory locations X'105 through X'114 which are loaded with stack words 0 through 14 by the Control Panel Service Routine. Word 15 is pushed off the stack and is not saved.)
 - MEM ADDR This switch position permits the contents of the memory address pointer in the Control Panel Service Routine to be displayed. (This pointer is not altered by program execution and is not the same as the Memory Address Register [MAR] in the CPU.)
 - MEM DATA This switch position permits the contents of the memory word specified by the memory address pointer to be displayed. (In this position, the upper 16 indicators contain the memory address instead of the contents of the Program Counter.)
 - PROG DATA This switch position disables the periodic interrupt for the Control Panel Service Routine when the processor is running. When halted, and in the Program Data Mode, the firmware tests the switches for any depressions but does not alter the display. (This leaves the display under control of the program currently being executed, which can write into either display register as a peripheral device. With the switch in this position, the control panel refresh interrupt, which occurs in all other positions, is inhibited. Therefore, the fastest program execution occurs.)

4.4 CONTROL PANEL INTERFACE HARDWARE

The IMP-16L Programmers Control Panel is treated as a peripheral device which is serviced via the System Data Bus. The Control Panel Service Routine resides in read-only memory and interprets and executes control panel commands in a manner which is transparent to the user's program.


As a peripheral device, the Programmers Control Panel is accessible to the user and may be used as an input/ output device in appropriate applications. Figure 4-3 is a simplified block diagram of the Programmers Control Panel showing the control registers as peripheral devices. The PC Display Register may be used for program output display by using the ROUT Instruction with a peripheral address X'EC. The contents of a Selected Data Display Register may be written by using the ROUT Instruction with a peripheral device address of X'ED. (When the user writes to either display row, it is essential that the Display Selector Switch be set to the PROG DATA position or the data will be overwritten with the contents of the selected display by the firmware program.) The Data Entry Switch settings may be read by using the RIN Instruction with a peripheral device address of X'EE. The Display Selector Switch and functional switches command word may be read using the RIN Instruction with a peripheral address of X'EF. (See chapter 5 for bit positions of the command word.)


The Operators Control Panel is under hardware control except for the LOAD PROG Pushbutton which is sampled by the Control Panel Service Routine.

4.5 OPERATING PROCEDURES

The basic control panel operating procedures are as follows:

- Power Up To power up the system, turn the POWER Keyswitch ON. The system comes up in the Halt Mode with all registers, control flags, and status flags cleared. A system clear pulse is issued to all peripherals. The Program Counter is set to location X'FFFE.
- Power Down To remove power from the system, turn the POWER Keyswitch to OFF.
- Program Loading Programs may be loaded into memory using the absolute paper tape loader program contained in ROM by pressing the LOAD PROG Pushbutton, on the Operators Control Panel. (Use of the Control Panel Service Routine is described in chapter 5.)
- Program Execution If the Program Counter is not set to the starting address, use the LOAD DATA Pushbutton to set the value of the Program Counter. If it is desired to suppress control panel refresh, set the Display Selector Switch to PROG DATA position; then press the RUN Pushbutton.
- Debug The Programmers Control Panel may be used to examine and modify CPU registers and memory contents in both Execute and Halt Modes as explained in paragraph 4.3. This provides convenience for program debugging and may be used to a limited extent for debugging hardware.





Chapter 5

FIRMWARE

5.1 INTRODUCTION

This chapter describes the programs contained in the IMP-16L Basic Firmware Package referred to as BFIRL in the software documentation.

A fundamental group of firmware programs is provided in Read-only Memory (ROM) of the Memory Module to enhance communication with the IMP-16L. These programs include a Teletype Absolute Paper Tape Loader Program, a Control Panel Service Routine, a Teletype Character Receive Routine, and a Teletype Bit Delay Routine.

These programs reside in 256 of the 512 words of read-only memory space provided by the Memory Module and occupy the address space between X'FF00 and X'FFFF inclusive. These programs are described in the following paragraphs.

5.2 TELETYPE ABSOLUTE PAPER TAPE LOADER PROGRAM

A Teletype Absolute Paper Tape Loader Program is resident in read-only memory. This loader is a standalone program that reads and loads into main memory (RAM) for execution of an absolute Relocatable Load Module (RLM) produced by the IMP-16 assembler. The program loads any RLM that has the absolute memory addresses assigned at assembly time.

The Absolute Paper Tape Loader Program is the ABSPT program described in the IMP-16 Utilities Reference Manual (NSC Order Number IMP-16S/025Y). Paper tapes read by this program contain eight channels of binary data in standard RLM format. This format is defined in appendix A of the IMP-16 Programming Assembler Manual (NSC Order No. IMP-16S/102Y).

The RLM paper tape is composed of successive RLM records, each preceded by a Start-of-transmission (STX) character. Since each record contains its own length, no extra characters may appear within records; but any character may appear between records.

5.2.1 Paper Tape Program Loading Procedure

The procedure for loading paper tape is as follows:

- 1. Place the RLM paper tape into the Paper Tape Reader on the Teletype.
- 2. Press the LOAD PROG Button on the IMP-16L control panel.
- 3. Turn on the Paper Tape Reader.

The RLM is loaded, the entry point address is saved in Accumulator AC2, and the IMP-16L is halted. At this point, the user may do one of the following:

- 1. Press RUN Pushbutton to cause execution of the program just loaded (executes a Jump Instruction indexed through AC2).
- 2. Alter the entry point address contained in AC2 and press RUN to cause execution to commence at the modified entry point.
- 3. Load another RLM in the same manner as described above.

If the loader detects a checksum error, it halts the machine. The user, noting that the paper tape has not completed loading, may restart the loading procedure by positioning the paper tape at the beginning of the bad checksum record, pressing RUN Pushbutton, and turning on the reader.

NOTE

This procedure applies only to Paper Tape Readers equipped with a reader relay option. In systems not having this option, only the computer halts and the user must determine the incorrect record by observation.

5.2.2 Program Loader Listing

Table 5-1 is a complete listing of the Teletype Absolute Loader Routine.

Table 5-1. Teletype Absolute Loader Routine

489	FF94				. PAGE		SOLUTE LOA	DER	6-7-73		
	FF94			.LUCAL	•••			, , , , , , , , , , , , , , , , , , , ,	0 / / 2		
	FF 94			1 LOCAL							
-	FE94			:	LOADS	RLM FROM 8	CHANNEL P	PAPER	TAPE		
	FF 94			:							
494	FF 94			;	EACH	RECORD MUST	BE PRÉCED	DED BY	A STX	CHARACTER	
495	FF 94			;							
495	FF 94	612A	А	TORS:	A ND	0,H3FFF	į	TITLE	OR SYN	IBOL RECORD	
497	FF 95	3181	Α		RCPY	0,1	;	PROCE	SSING		
493	FF 96	2930	А		J SR	RDWD	;	SLOUG	H RECOR	O BODY	
499	FF 97	49FF	А		AISZ	1,-1	;	AND T	HE CKSU	JM WORD	
500	FF 98	21FD	A		JMP	·-2					
501	FF 99	292D	А		JSR	RDWD					
502	FF9A						;				
503	FF9A			RLOADER	:						
504	FF 9A	4F10	Α		LI	3,16	;	CLEAR	THE ST	TACK SO IT	
505	ŕF98	4400	Α		PULL	0	;	DUESN	IT OVE	RFLOW WHEN	
506	FF9C	48FF	Α		AISZ	3,-1				R PUSHES	
50 7	FF9D	21FD	Α		JMP	2	;	LUAD	PROG	JRE THAN	
	FF9E						;	ONCE			
509	FF9E	2935	Α	\$0:	JSR	RTTYSR					
		48FE			AISZ	0,-2	;	LOOK	FUR ST)	(
		21 F D			J MP	\$0					
		2 92 5	Α	TT Y1 :	JSR	RDWD				JAD CONTROL	
	FFA2								MATION		
		12F1	А		8 O C	2, T 🛛 R S)(15) IS 0	
	FFA3									UR SYMBOL	
	FFA3								D PROCI		
		5C01			SHL	0,1	•		5 IS A		
		1201	А		BOC	2,.+2				D(14) IS D	10
	FFA5								RECORD		
		211A	Α		JMP	ENDREC				TO END	
521	FFA6						;	RECOR	D PROCI	ES SING	
	1	1		<u></u>							
						SOUR	CE STATEM	IENTS			
			L	BEI	OCATI	ON CHARACTE	$\mathbf{R} \cdot \mathbf{A} = abso$	lute X	- extern	ลไ	
	ľ.							fute, 2	CALCIN	ai,	
. 1				Б-	base,	$\Gamma - top, and I -$	Indirect				
				INST	FRUCT	ON OR DATA					
	L			MEI	MORY	LOCATION					
L				> SOU	RCE L	INE NUMBER					

5-2

	FFA6						;	
	FFA6 FFA6	SCEE	۵		S HR	0.1	;	DATA RECORD PROCESSING
	FFA7				RCPY		;	R3 HAS THE RECORD BODY
	FFA8						;	LENGTH
	FF AB				AISZ	3,-4		
	FFA.9 FFAA				JSR RCPY	RDWD O,1	:	R1 HAS CKSUM
	FFAB				PUSH	0		SAVE CHECKSUM WORD
	FFAC				CAI	1,1		R1 HAS -CKSUM MODE WORD
	FFAD				JSR			SLOUGH ADDRESS MODE
	FFAE	290D	Α		JSR	RDWUCK	•	GET THE INITIAL LOAD ADDRESS AND COPY IT
	FFAF FFAF	3281	Δ		RCPY	0,2	•	INTO R2.
	FF80				JSR	RDWDCK		SLOUGH THE RELOCATION
537	FF81	290A	Α		J SR	RDWDCK	;	MODE WORDS
				TTY2:	JSR	RDWDCK	;	GET WORD
	FF83				ST	0,(2)		
	FFB4 FFB5				A I S Z A I S Z	2,1 3,-1		
	FFB6				JMP			
				TCKSUM:			;	GET CHECKSUM WURD
	FF58	11E5	A		80C	RE 40,\$0	-	IF THE CHECKSUM WORD
	FFB9						•	IS O THEN DUNIT TEST THE ERROR DETECTION
	FFB9 FFB9						;	WORD IN R1.
	FFB9						;	
549	FFB9	4900	A		AISZ	1,0		IF THE ERROR DETECTION
	FFBA				HALT		•	WORD IS O THEN NO ERRUK
	FFBB FFBC	2182	Α		JMP	\$0		IS DETECTED. IF IT IS NOT 0, A CHECKSUM ERRUR
	FFBC							IS DETECTED AND THE
	FFBC						•	MACHINE HALTS.
				RDWDCK:				READ WORD AND ADD IT
	FF8U				RADD	0,1	;	TO THE CHECKSUM.
	FFBE FFBE			REQO	RTS =	1		
				H3FFF:		X 3FFF		
560	FFCO						;	
				ENDREC:		RDWD		SLOUGH CHECKSUM
	FFC1 FFC2	2905	A		JSK	RDWD		SLOUGH ENTRY ADDRESS Mode
	FFC2	2904	А		JSR	RDWD		GET ENTRY ADURESS
	FFC3				RCPY	0,2		PUT EA INTO R2
	FFC4				LI	3,0	;	LOAD DEVICE IS TTY
	FFC5				HALT	())		
	FFC6 FFC7	2200	A	;	JMP	(2)		
	FFC7			;				
	FFC7			•				TWO CHARACTERS FRUM THE
	FFC7 FFC7						1 N.	TU RO. OTHER REGISTERS
		4300	Δ		PUSH	UNDISTURJED. 3		
	FFCS				PUSH	2		
	FFC9				PUSH	1		
	FFCA				JSK	RTTYSR		
	FFCB				S H L P U S H	0,8		
	FFCD				JSR	RTTYSR		
	FFCE				PULL	1		
	FFCF				RXDR	1,0		
	FFDC FFD1				PULL	1 2		
	FFD2				PULL	3		
	FFD3				RTS			

5.3 CONTROL PANEL SERVICE ROUTINE

The Control Panel Service Routine resides in ROM and controls all operations of the control panels except SYSTEM CLEAR, EXECUTE, HALT, SINGle INSTruction, and keyswitch functions. The control panel logic causes execution of this routine by generating an interrupt through an interrupt channel which is dedicated to the control panel and has priority over all other CPU operations. The Control Panel Service Routine performs the following operations in the sequence shown:

- Save registers, flags, and stack.
- Read command word from control panel.
- Interpret and execute command.
- Refresh PC display.
- Refresh Selected Display.
- Restore registers, flags, and stack.
- Return to interrupted program or repeat.

In the Halt Mode, the control panel displays are continuously updated by the Control Panel Service Routine. In the Execute Mode, the control panel displays are updated about 10 times per second and, therefore, do not continuously display the current contents of the selected display. The updating requires about 1 percent of CPU time and may cause interrupt service delays of up to 1500 microseconds. If this is undesirable for a particular application, the refresh may be inhibited by setting the Display Selector Switch to PROG DATA position, or by not grounding the Control Panel Inhibit (CPINH*) Line on the CPU Module. The Control Panel Service Routine entry address is through memory location CONSOLE = X'FFFD. Whenever the special interrupt channel causes transfers of control to the Control Panel Service Routine, the first tasks performed include saving the registers, stack, and status flags in the reserved memory locations X'101 through X'119. (Table 5-2 is a listing of the storage assignments in this reserved area.) After the processor's state is preserved in memory, the Control Panel Service Routine fetches the panel command word and the contents of the data switches from the control panel hardware.

The panel command word indicates the position of the Display Selector Switch and the state of the control buttons on the Programmers Control Panel and Operators Control Panel. This word has bits assigned for the LOAD DATA Button. The INCRement MEMory ADDRess Button, the LOAD PROGram Button, a bit to indicate the buttons are serviced once, and for each position of the Display Selector Switch. Table 5-3 is a listing of the bit assignments in the panel command word. The panel command word is received inverted from the panel hardware; that is, a logical zero indicates the position or button that is selected. The following paragraphs provide a sequential description of the Control Panel Service Routine operations.

If it is determined from the panel command word that the INCRement MEMory ADDRess Button has been pressed, the Memory Address Pointer (maintained in memory location X'117) is incremented. If the LOAD DATA Button is pushed, the data selected by the Display Selector Switch is replaced by the data switches.

If the LOAD PROGram Button is pushed, the start address of the Paper Tape Loader is stored into the PC location in memory and the stack is cleared. The loader is then executed after exiting the Control Panel Service Routine.

Next, the Control Panel Service Routine outputs the data specified by the Display Selector Switch to the Program Counter/Memory Address and selected display registers in the programmers hardware; these data are sub-sequently displayed to the operator. (If the Display Selector Switch is in the PROG DATA position or an intermediate position, there is no output display.)

Memory Location (Hexadecimal)	Contents
101	AC0
102	AC1
103	AC2
104	AC3
105	Program Counter (Current Top of Stack) - Displayed PC.
106	Previous Top of Stack. Stack Display Word.
107 Through 114	Stack
115	Displayed Flags
116	RALU Flags
117	Memory Address Pointer
118	STK 13
119	STK 14
11A	Entry at Panel Stack Overflow
11B 11C 11D 11E 11F	Scratch Pad Scratch Pad Scratch Pad Scratch Pad Scratch Pad

Table 5-2. Programmers Control Panel CPU Status Storage Assignments

Table 5-3. Panel Command Word Bit Assignments

Bit	Indication
15	A zero indicates that the console has been serviced at least once since the last button was pressed.
14	LOAD DATA Pushbutton
13	INCRement MEMory ADDRess Pushbutton
12	LOAD PROGram Pushbutton
11	(Not Used)
10	AC0 Selected
9	AC1 Selected
8	AC2 Selected
7	AC3 Selected
6	Program Counter Selected
5	Next Instruction Selected
4	Flags Selected
. 3	Stack Selected
2	Memory Address Pointer Selected
1	Memory Data Selected
	Programmed Data Selected

5-6

At this point, the Interrupt Enable and Select Flags are restored. Then the stack is restored. If the stack is not full, the status flags and registers are restored, and control is returned to the user program.

Because the control panel uses the highest priority interrupt level, it is possible that data may be pushed from the bottom of the stack and lost if more than 14 stack locations are used. The user is warned of a possible loss of data from the bottom of the stack unless precautions are taken in the program against this eventuality.

When the Control Panel Service Routine determines that it may have pushed the bottom word from the stack, the service routine saves the current bottom two stack words in memory locations X'118 and X'119. Location X'118 has the next to the bottom word and location X'119 has the bottom word on the stack. Once these words are saved, the bottom two stack-words are cleared; the Interrupt Enable Flag is cleared; and control is returned to location X'11A with the registers and status flags restored and the preceding contents of the Program Counter entered at the top of the stack.

To guarantee the detection of a stack-full condition caused by the control panel, the user should not push words of all zeros onto the stack. To guarantee that data are not lost, the user should put two nonzero "dummy" words on the stack at initialization time. Furthermore, the user may have the Interrupt Enable Flag (INTEN) turned on in order to detect a stack-full condition via the normal interrupt sequence. Whether or not the user detects a Stack-full Interrupt via a Hardware Interrupt, he should take care to set location X'11A (stack-full track location) to either a Halt Instruction (X'0000) or a Jump Instruction to his Stack-full Software Routine.

Table 5-4 is a complete listing of the Control Panel Service Routine.

Table 5-4. Control Panel Service Routine

47 000	• PAGE IMP-16L CONTROL CONSOLE SERVICE
48 000 FF00 A	.= ROMURG
49 FF00 ;	
50 FF00 ;	
51 FF00 ;	CONTROL CONSULE CUMMANDS :
52 FF00 ;	
53 FF00 ;	1. TO EXECUTE CONTROL PANEL COMMANDS, R3 MUST
54 FF00 ;	CONTAIN THE CONTROL PANEL ADDRESS (CPAD).
55 FF00 ;	
56 FF00 ;	LD 3,CPAD
57 FF00 ;	
58 FF00 ;	2. TO LOAD THE PROGRAM COUNTER DISPLAY REGISTER
59 FF00 ;	WITH THE CONTENTS OF RO-
60 FF00 ;	
61 FF00 ;	ROUT LPCDR
62 FF00 ;	
63 FF00 ;	3. TO LOAD THE DATA REGISTER WITH THE CONTENTS
64 FF00 ;	DF RO-
65 FF00 ;	
66 FF00 ;	ROUT LDR
67 FF00 ;	
68 FF00 ;	
69 FF00 ;	4. TO GET THE DATA SWITCHES AND LOAD THEM INTO RO-
	SOURCE STATEMENTS
	> RELOCATION CHARACTER: A - absolute, X - external,
	B - base, T - top, and I - indirect
	D base, 1 top, and 1 marreet
	→ INSTRUCTION OR DATA
	•
L	> MEMORY LOCATION
	SOURCE LINE NUMBER

71	FF00 FF00 FF00			;;;		RIN	G	D S						
73	FF00 FF00			, , ,	5.	TO GE		E PANEL	COMMAND	5	ITCH	AND L	JAD IT	
	FF00 FF00			;		RIN	G	PCS						
78	FF00 FF00	FF04	A	;		CPAD	Ŧ	H700		; (H700	IS TH	E ADDRESS	uF i i
80	FF00 FF00 FF00	0060	A	;		LPCDR	=	X# 60		; 4	WORD	THAT	CENTAINS	x+730)
82	FF00 FF00	0068	A	,		LDR	=	X • 68						
85	FF00 FF00			;		GDS	=	X • 70						
86	FFOR	0078	A			GPCS	=	X • 78						

-	FF 00 FF 00	.P	AGE	
	FFOO			
90	FFOO	COMMAND	WORD	BIT ASSIGNMENTS
91	FFC0	;		
92	FF00	;		
	FF 00	; 61	T 1	INDICATION
	FF00	;		
	FFOC	;		
	FFOO	; 1		A ZERO INDICATES THAT THE CONSULE HAS
	FF00	;		BEEN SERVICED AT LEAST DNCE SINCE THE
	FF00	•		LAST BUTTON WAS DEPRESSED.
	FF00	i	, .	
	FF00. FF00	i 1	.4 1	LUAD DATA PUSHBUTTON
	FF00	;	3 1	INCREMENT MEMORY ADDRESS PUSHBUTTON
	FF00	, 1		INCREMENT MEMORI ADDRESS PUSHDUTTUN
	FF00	, ; 1	2 1	LOAD PROGRAM PUSHBUTTON.
-	FF00	;		LOAD TROOKAN TOSHDOTTON.
	FF00	: 1	1	(NOT USED)
	FFOD		-	
108	FF00	; 1	.0 4	ACO SELECTED
109	FE 00	;		
110	FF00	;	9 4	AC1 SELECTED
111	FF00	;		
112	FF00	;	8 4	AC2 SELECTED
	FF00	;		
	FF 00	;	7 4	AC3 SELECTED
	FF00	7		
	FF00	i	6 F	PROGRAM COUNTER SELECTED
	FF 00 FF 00	•	5	NEXT INSTRUCTION SELECTED
	FF00	7) (NEXT INSTRUCTION SELECTED
	FF 00	•	4 F	FLAGS SELECTED
_	FF00	•		LAGS SELLTED
122	FF00 FF00		3 5	STACK SELECTED
124	FF00		2	MEMORY ADDRESS POINTER SELECTED
126	FF00	• • • • • • • • •	1	MEMURY DATA SELECTED
	FF00	• • • • • • • • • • • • • • • • • • •	0 6	PRUGRAMMED DATA SELECTED.

129 FF00	• PAGE	
130 FF00 131 FF00	; ; programmer's consul	E CPU STATUS STORAGE ASSIGNMENTS
132 FF00 133 FF00 134 FF00 135 FF00	MEMURY LOCATION (HEXIDECIMAL)	C UN T EN T S
136 FF00 137 FF00	; 101	ACO
138 FF00 139 FF00	; 102	ACI
140 FF00 141 FF00	; 103	AC2
142 FF00 143 FF00	; 104	AC 3
144 FF00 145 FF00	105	PROGRAM COUNTER (CURRENT TOP
146 FF00 147 FF00 148 FF00	106	OF STACK). DISPLAYED PC. Previous top of stack. stack
149 FF00 150 FF00	;	DISPLAY WORD.
151 FF00 152 FF00	107 THRU 114	STACK
153 FF00 154 FF00	115	DISPLAYED FLAGS
155 FF 00	116	RALU FLAGS
156 FF00 157 FF00	; 117	MEMORY ADDRESS POINTER
158 FF00 159 FF00	; 118	S T K 1 3
160 FF00 161 FF00	; 119	S TK 14
162 FF00 163 FF00	114	ENTRY AT PANEL STACK OVERFLOW
164 FF00	;	
165 FF00 166 FF00	; 118 ; 11C	SCRATCH PAD SCRATCH PAD
167 FF00	; 11D	SCRATCH PAD
168 FF00 169 FF00	; 11E ; 11F	SCRATCH PAD SCRATCH PAD
170 FF00 171 FF00 172 FF00 173 FF00 174 FF00 175 FF00	PAGE CONTROL PANEL SERV DISPLACEMENT TABLE	
176 FF00 177 FF00	;	AC 2
178 FF00	;LOCA-USAGE ;TION	DISPLACEMENT
179 FF00 180 FF00 181 FF00		(IN DECIMAL) ENTRY CONSOLE EXIT SERVICE
182 FF00 183 FF00	;	
184 FF00 185 FF00	;101 ACO ;102 AC1	-2 $-18-1$ -17
186 FF00	;103 AC2	0 -16
187 FF00	;104 AC3	1 -15
188 FF00 189 FF00	;105 PC ;106 STACK	2 -14 3 -13

•

190	FF 0.0	;107	STK1	4	-12
191	FF00	;108	STK 2	5	-11
192	FF00	;109	STK 3	6	-10
193	FF'00	;10A	STK4	7	-9
194	FFCO	;10B	STK 5	8	- 8
195	FF 00	;10C	STK6	9	- 7
196	FFOO	;10D	STK7	10	-6
197	FFOO	;10E	STK 8	11	- 5
198	FFOO	;10F	STK9	12	-4
199	FF00	;110	STK10	13	-3
200	FF00	;111	STK11	14	- 2
	FF00	;112	STK12	15	-1
	FF00	;113	STK 13	16	0
203	FF00	;114	STK14	17	1
204	FFGO	;115	DISPLAYD FLAGS	18	2
	EF00	;116	RALU FLAGS	19	3
206	FF00	;117	MEM ADDRESS PT	20	4
207	FFOO	;118	SAVED STK13	21	5
208	FF00	;119	SAVED STK14	22	6
209	FFOQ	;11A	STK OVFLW ENTY	23	7
210	FF00	;118		24	8
211	FE00 -	;110		25	9
212	FF00	;11D		26	10
213	FFOO	;11E		27	.11
214	FF 00	;11F		28	12

215	FF 00				• PAGE	
216	FF00				.FORM	W,16
217	FF00	0002	Α	D2:	W	2
218	FF 01	0004	Α	D4:	W	4
219	FF02	0006	Α	D6:	W	6
220	FF03	0101	Α	RAM	=	X*101
221	FF03	0103	Α	AC2P:	.WORD	RAM + 2
222	FFC4	0700	A	H700:	.WORD	0700
223	FE.05	FFF9	Α	HFFF9:	.WORD	XIFFF9
224	FF06	FF00	Α	IENS	=	D 2
225	FF06	FF01	Α	SELS	=	D4
226	FF 06	0008	Α	STKFULL	=	8
227	FF 06	0009	Α	IEN	=	9
228	FF 06	0008	Α	RLEO	= '	11
229	FF 06	0000	Α	SEL	=	13
230	FF06	0002	Α	SELF	= '	2
231	FF06	0001	Α	IENF	=	1
232	FF06	0002	Å	NDATA15	=	2

233	FF 06				• PAGE			
234	FF06				-LOCAL			
235	FF06			RCONSOLE	:			
236	FF 06						;	SAVE ACCUMULATORS
237	FF06						;	
238	FF 06	B9FC	Α		ST	2,04C2P	;	
239	FF07	89FB	Α		LD	2, AC 2P	;	
240	FF08	A2FE	Α		ST	0,-2(2)	;	
241	FF09	A6FF	Α		ST	1,-1(2)	;	
242	FFOA	AE01	Α		ST .	3,1(2)	;	R2 POINTS TO THE AC2
243	FFOB						;	SAVE LOCATION.
244	FFOB						;	
245	FF0B						;	SAVE THE RALJ FLAGS
246	FF OB						;	IN RO.
247	FFOB						;	

7/0 1	6600	4400				D ())	0										
		0080				PULL PUSHF	0		;								
		AC00				XCHRS	0		:								
251		1000	~			ACHRJ	0		:								
252 1									:								
253 1									:								
255 1									*								
									1			T 1 4		- T . /			
255)					STAC			
256									Ŧ							AVE	
257																ES 6	
258																A 16	2
259							. .							ENC		-	
		4D04					1,4									FOR	_
		4700		\$():	PULL	3									\$ 25!	5
		AE02				ST	3,2(2)							ES 1			
		4700				PULL	3									FOR	
		AE03				ST	3,3(2)		;	THE	E	16	PAS	55 (AS	E •	
		4700				PULL	3										
		AE04				ST	3,4(2)										
		4700				PULL	3										
		AE05				ST	3,5(2)										
		4A04					2,4										
		49FF				AISZ	1,-1									COUN	
		21F5	Α			JMP	\$0						CK	τа	\$0	IFI	NŨT
272									;	DOI	VE.	,					
273				į													
274				Ŧ	ON EX	IT AC2 C	INTAINS X	113 OR	(A	C 2 F	>)	+	16.	•			
275				;													
276							T AND INT										
277				ï			DNS 2 AND	1 OF TH	E	FLA	4 G	WU	IR D	TU	95		
278				ï	DIS	SPLAYED.											
279				ï													
					-												
280 1				;	F	IRST SET	BITS 1 A	ND 2									
281	FF1A			; ;	F			ND 2		~ • •		T : 1					
281 282	FF1A FF1A	A203	A	; ;	F	IRST SET ST	BITS 1 A 0,3(2)	ND 2	-							LAGS	
281 282 283	FF1A FF1A FF1B	A203	A	; ;	F			ND 2	;	IN	ME	EMO				LAGS ION	
281 282 283 284	FF1A FF1A FF1B FF1B			; ;	F	ST	0,3(2)		;	IN X*1	ME 116	EMO >	RY	LO	CAT	ION	
281 282 283 284 285	FF1A FF1A FF1B FF1B FF1B	A203 69E6		; ;	F				;;	IN X*1 SET	МЕ 116 Г В	EMO >	RY	LO	CAT		
281 282 283 284 285 285	FF1A FF1A FF1B FF1B FF1B FF1C	69E6	A	;;	F	S T Ū R	0,3(2) 0,D6		;;;;;	IN Xº 1 SEI ONE	МЕ 116 Т В Е	EMO BIT	RY S 1		CAT ND	10N 2 TO	
281 282 283 284 285 285 286 1 287	FF1A FF1A FF1B FF1B FF1B FF1C FF1C		A	;	F	ST	0,3(2)		;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	IN Xº1 SET ONE BR/	ME 116 T B E ANC	EMO BIT CH	RY S 1 IF	LO(LA: TH:	CAT ND E I	ION	(UP T
281 282 283 284 285 286 287 288	FF1A FF1A FF1B FF1B FF1B FF1C FF1C FF1D	69E6 1901	A A	;;	F	S T D R B DC	0,3(2) 0,D6 IEN,.+2		;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	IN Xº1 SEI ONE BR/ EN/	ME 116 T B E ANC ABL	EMO BIT CH	RY S 1 IF IS	LO A TH: SE1	CAT ND E I	ION 2 TO NTERF	
281 282 283 284 285 286 287 288 288 289	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1D FF1D	69E6	A A	;;	F	S T Ū R	0,3(2) 0,D6			IN XII SEI ONE BR/ EN/ IT	ME 116 T B E ANC ABL IS	EMO BIT CH E N	RY S 1 IF IS	LO A TH: SE1	CAT ND E I	10N 2 TO	
281 282 283 284 285 286 287 288 288 289 289 290	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1D FF1D FF1E	69E6 1901	A A	• 7 • 7 9	F	S T D R B DC	0,3(2) 0,D6 IEN,.+2		· · · · · · · · · · · · · · · · · · ·	IN Xº1 SEI ONE BR/ EN/	ME 116 T B E ANC ABL IS	EMO BIT CH E N	RY S 1 IF IS	LO A TH: SE1	CAT ND E I	ION 2 TO NTERF	
281 282 283 284 285 286 287 288 288 289 290 291	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1D FF1D FF1E FF1E	69E6 1901 48FE	A A A			ST DR BDC AISZ	0,3(2) 0,D6 IEN,.+2 0,-2			IN XII SEI ONE BR/ EN/ IT BII	ME 116 T B E ANC ABL IS T 1	EMO BIT H E N	IRY IS 1 IF IS DT	LO(LA; TH: SE1 SE1	CAT ND E I F, I	ION 2 TO NTERF CLEAF	R
281 282 283 284 285 286 287 288 287 288 289 290 291 291	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1D FF1E FF1E FF1E FF1E	69E6 1901	A A A			S T D R B DC A I S Z	0,3(2) 0,D6 IEN,.+2			IN XII SEI ONE BR/ EN/ IT BII BR/	ME 116 E ANC ABL IS T 1	EMO BIT E N H	RY S 1 IF IS DT IF	LO(LA; SEI SEI	EAT	ION 2 TO NTERF	R
281 282 283 284 285 286 287 288 287 288 289 290 291 291 292 293	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1D FF1E FF1E FF1E FF1E FF1E	69E6 1901 48FE 1D02	A A A			ST DR BDC AISZ BOC	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3	•		IN X 1 SET ONE BR/ EN/ IT BIT BR/ FL/	ME 116 T E ANC ABL T 1 ANC AG	EMO BIT H E N H IS	IRY IS IF IS OT IF SE	LO(LA: SET SET THE THE	E A T ND E I F , 1 E S	ION 2 TO NTERF CLEAR ELECT	R T
281 282 283 284 285 286 287 288 287 288 289 290 291 291 292 293 294	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1C FF1E FF1E FF1E FF1F FF1F	69E6 1901 48FE	A A A			ST DR BDC AISZ BOC	0,3(2) 0,D6 IEN,.+2 0,-2	•		IN X 1 SET ONE BR/ EN/ BTT BTT BR/ FL/ IT	ME 116 E ANC ABL IS ANC AG IS	EMO BIT E N C H S N	IRY IS IF IS OT IF SE OT	LO LA THE SET SET THE T	CAT ND E I F, 6 E S	ION 2 TO NTERF CLEAF ELECT CLEAF	к Г К
281 282 283 284 285 286 287 288 287 288 289 290 291 291 292 293 294 295	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1C FF1E FF1E FF1E FF1F FF1F	69E6 1901 48FE 1D02 48FC	A A A A			S T D R B DC A I S Z B DC A I S Z	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3 0,-4			IN X ¹ 1 SE1 ONE BR/ EN/ EN/ EN/ FL/ FL/ BI1	ME 116 E ANC ABL IS T 1 S T 2 T 2	EMO BIT H E S N S N	IRY IS IF IS OT IF SE OT SE	LO(LA; SEI SEI THE T SEI SEI	CAT ND E I F, N E S F, N	ION 2 TO NTERF CLEAF ELECT CLEAF DCCU	ג ר ג
281 282 283 284 285 286 287 288 287 288 289 290 291 292 293 294 293 294 295 296	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1C FF1E FF1E FF1E FF1E	69E6 1901 48FE 1D02	A A A A			ST DR BDC AISZ BOC	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3 0,-4			IN X ¹ 1 SE1 ONE BR/ EN/ EN/ EN/ FL/ FL/ BI1	ME 116 E ANC ABL IS T 1 S T 2 T 2	EMO BIT H E S N S N	IRY IS IF IS OT IF SE OT SE	LO(LA; SEI SEI THE T SEI SEI	CAT ND E I F, N E S F, N	ION 2 TO NTERF CLEAF ELECT CLEAF	ג ר ג
281 282 283 284 285 286 287 288 287 290 291 291 292 293 293 294 295 295 295 295 295	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1C FF1E FF1E FF1E FF1E	69E6 1901 48FE 1D02 48FC 2100	A A A A A			ST DR BDC AISZ BDC AISZ JMP	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3 0,-4 .+1			IN X 1 SET ONE BR/ EN/ IT BR/ FL/ IT BIT SO	ME 116 T B ANC ABL IS T 1 T 1 T 1 T 2 D C	EMO BIT CH E S N S N S N A	RY IS IF IS OT S (1 - 11	LO A THE SET SET THE T SET IGH	CAT ND E I F, F SP	ION 2 TO NTERF CLEAF ELECT CLEAF OCCL EED J	ג ר ג
281 282 283 284 285 286 287 288 287 290 291 292 293 294 293 294 295 296 297 298	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1C FF1C	69E6 1901 48FE 1D02 48FC 2100	A A A A A			ST DR BDC AISZ BDC AISZ JMP	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3 0,-4			IN X 1 SET ONE BR/ EN/ EN/ FL/ FL/ ST ST	ME 116 T B ANC ABL IS T 1 ANC IS T 2 D C	EMO BIT CH E S N S N S N C H I S N C H I S N C H I S N C H I S N C H I S N C H I S N C H I S I T S I S I	R Y IS 1 IF IS OT SE S S HE	LOC LAS SET SET THE T SET SET IP SET IP SET IP SET IP SET IP SET IP SET IP SET IP SET	CAT ND E I F F S F S P L	ION 2 TO NTERF CLEAF ELECT CLEAF DCCL EED F AYED	R S ND P
281 282 283 284 285 286 287 288 287 290 291 292 293 294 293 294 295 296 297 298 297 298 299	FF1A FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1C FF1E FF1E FF1E FF1E	69E6 1901 48FE 1D02 48FC 2100 A202	A A A A A A			ST DR BDC AISZ BDC AISZ JMP	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3 0,-4 .+1			IN X 1 SET ONE BR/ EN/ EN/ FL/ FL/ ST ST	ME 116 T B ANC ABL IS T 1 ANC IS T 2 D C	EMO BIT CH E S N S N S N C H I S N C H I S N C H I S N C H I S N C H I S N C H I S N C H I S I T S I S I	R Y IS 1 IF IS OT SE S S HE	LOC LAS SET SET THE T SET SET IP SET IP SET IP SET IP SET IP SET IP SET IP SET IP SET	CAT ND E I F F S F S P L	ION 2 TO NTERF CLEAF ELECT CLEAF OCCL EED J	R S ND P
281 282 283 284 285 286 287 288 287 290 291 292 293 294 293 294 295 296 297 298 297 298 297 298 299 299 299 299 299	FF1A FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1C FF1C	69E6 1901 48FE 1D02 48FC 2100 A202	A A A A A A	ţ		ST DR BDC AISZ BDC AISZ JMP ST	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3 0,-4 .+1 0,2(2)	•		IN X 1 1 SE1 ONE BR/ EN/ IT BI1 BR/ FL/ IT BI1 SO STC FL/	ME 116 E ANC ABL IS T 1 S T 2 D C D C D C C C C C C C C C C C C C C	EMO BIT H E N S N S N S N S N S T S T S I S	RY IS IF IS OT SE OT SE N HE N L	LOC LA; SET SET SET SET IP SET IP SET SET SET SET SET SET SET SET SET SET	CAT ND E II F, F E S F, F SPL ATI	ION 2 TO NTERF CLEAF ELECT CLEAF DCCL EED F AYED ON X	R R NGP 1115
281 282 283 284 285 286 287 288 287 290 291 291 293 294 293 294 295 294 295 296 297 293 294 295 296 297 293 1 293 294 295 300 301	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1C FF1C	69E6 1901 48FE 1D02 48FC 2100 A202	A A A A A A	ţ		ST DR BDC AISZ BDC AISZ JMP ST	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3 0,-4 .+1	•		IN X 1 1 SE1 ONE BR/ EN/ IT BI1 BR/ FL/ IT BI1 SO STC FL/	ME 116 E ANC ABL IS T 1 S T 2 D C D C D C C C C C C C C C C C C C C	EMO BIT H E N S N S N S N S N S T S T S I S	RY IS IF IS OT SE OT SE N HE N L	LOC LA; SET SET SET SET IP SET IP SET SET SET SET SET SET SET SET SET SET	CAT ND E II F, F E S F, F SPL ATI	ION 2 TO NTERF CLEAF ELECT CLEAF DCCL EED F AYED ON X	R R NGP 1115
281 282 283 284 285 286 287 288 290 291 292 293 293 294 295 295 295 296 297 298 298 299 300 301 302	FF1A FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1C FF1C	69E6 1901 48FE 1D02 48FC 2100 A202	A A A A A A	ţ		ST DR BDC AISZ BDC AISZ JMP ST	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3 0,-4 .+1 0,2(2)	•		IN X 1 1 SE1 ONE BR/ EN/ IT BI1 BR/ FL/ IT BI1 SO STC FL/	ME 116 E ANC ABL IS T 1 S T 2 D C D C D C C C C C C C C C C C C C C	EMO BIT H E N S N S N S N S N S T S T S I S	RY IS IF IS OT SE OT SE N HE N L	LOC LA; SET SET SET SET IP SET IP SET SET SET SET SET SET SET SET SET SET	CAT ND E II F, F E S F, F SPL ATI	ION 2 TO NTERF CLEAF ELECT CLEAF DCCL EED F AYED ON X	R R NGP 1115
281 282 283 284 285 286 287 288 290 291 293 200 200	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1C FF1C	69E6 1901 48FE 1D02 48FC 2100 A202	A A A A A A		THE LA	ST DR BDC AISZ BDC AISZ JMP ST ST ST	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3 0,-4 .+1 0,2(2) (WORD IS	STORED		IN X ¹ 1 SET ONE BR/ EN/ EN/ EN/ FL/ ST ST C	ME 116 T B E ANC ABL IS T 1 ANC AGS DC	EMO BIT CH IS N S AC	RY S 1 IF IS OT SE OT SS N HE N L 2 4	L0(LA; THE SET SET IP	CAT ND E I F F S F S PL S PL =	ION 2 TO NTERF CLEAF ELECT CLEAF OCCU EED F AYED ON X ¹	R R NGP 1115
281 282 283 284 285 286 287 288 290 291 292 293 293 293 293 294 295 296 297 298 298 299 300 301 302 303 304	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1C FF1C	69E6 1901 48FE 1D02 48FC 2100 A202	A A A A A A		THE LA	ST DR BDC AISZ BDC AISZ JMP ST ST ST	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3 0,-4 .+1 0,2(2)	STORED		IN X ¹ 1 SET ONE BR/ EN/ EN/ EN/ FL/ ST ST C	ME 116 T B E ANC ABL IS T 1 ANC AGS DC	EMO BIT CH IS N S AC	RY S 1 IF IS OT SE OT SS N HE N L 2 4	L0(LA; THE SET SET IP	CAT ND E I F F S F S PL S PL =	ION 2 TO NTERF CLEAF ELECT CLEAF OCCU EED F AYED ON X ¹	R R NGP 1115
281 282 283 283 284 285 286 287 288 290 291 292 293 293 293 294 295 296 297 298 297 298 297 301 302 303 304 305 30	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1C FF1C	69E6 1901 48FE 1D02 48FC 2100 A202	A A A A A		THE LA INPUT	ST DR BDC AISZ JMP ST ST ST STACK	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3 0,-4 .+1 0,2(2) (WORD IS	STORED DATA WOR		IN X 1 SEI ONE BR/ EN/ FI FI SII SII SII SII SII SII FI FI FI FI	MEE 116 16 16 16 16 16 16 16 16 1	H H H H H H H H H H H H H H H H H H H	RY IS 1 IF IS OT IF SE OT SS N L HE N HE	L0(LA; TH: SET SET IP = - IGH DI: -0C4 F 1 CU;	CAT ND E I F F S P C S P L S P L S P L S P L S C S P L S S C S C S C S C S C S C S C S C S C	ION 2 TO NTERF CLEAF ELECT OCCL EED T AYED IN X ¹ X ¹ 11 LE	<pre> </pre> </td
281 282 283 284 285 286 287 288 290 291 292 293 293 293 294 295 295 296 297 298 297 300 302 303 304 305 306 30	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1C FF1C	69E6 1901 48FE 1D02 48FC 2100 A202	A A A A A A		THE LA INPUT	ST DR BOC AISZ BOC AISZ JMP ST ST ST ST STACK THE CUMP	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3 0,-4 .+1 0,2(2) K WORD IS MAND AND	STORED Data Wor	++++++++++++++++++++++++++++++++++++++	IN X 1 SEI ONE BR/ EN/ IT BII SO STC FL/ FL/ FL/ FL/ PUT	MEE MEE ANC ABL IS IS IS IS IS IS IS IS IS IS	HO BIT CH E S N S N S N S N S N C H S S S N C H S S S N C H S S S N S S S S N S S S S S S S S S S	RY IS 1 IF IS OT SE SE N L N L N L N L C	LO(LA; SET SET SET IP DI: CO LOC H LOC LOC LOC LOC LOC LOC LOC LOC LOC LOC	CAT ND E I F , (C, (AAY SP SPL ATI = NSO ROL	ION 2 TO NTERF CLEAF ELECT OCCL EED T AYED IN X ¹ X ¹ 11 LE	<pre> </pre> </td
281 282 283 284 285 286 287 288 290 291 292 293 293 293 294 295 295 296 297 298 297 300 302 303 304 305 306 30	FF1A FF1B FF1B FF1B FF1C FF1C FF1C FF1C FF1C	69E6 1901 48FE 1D02 43FC 2100 A202 8DE1	A A A A A A		THE LA INPUT	ST DR BOC AISZ BOC AISZ JMP ST ST ST ST STACK THE CUMP	0,3(2) 0,D6 IEN,.+2 0,-2 SEL+3 0,-4 .+1 0,2(2) (WORD IS MAND AND 3,CPAD	STORED DATA WOR	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	IN X • 9 SE1 ONE BR/ EN/ IT BI1 SO FL/ FL/ FR FR PU1 ADC	MEE MEE ANC ABL IS ABL IS ABL IS C D C C C C C C C C C C C C C C C C C	H H H H H S H S H S H S H S H H S S H H S S H H S S H H S S H H S S H H S S H H S H S H H S H S H H S S H S H S H S H S S H S S H S S H S S H S S H S	RY IF IF SE OT IF SE SE SE SE SE N HE HE	LO(LA; SET SET SET LP CO; LOC LOC LOC LOC LOC LOC LOC LOC LOC LOC	CAT ND E I F , F E S F , F SPL SPL SPL SPL SPL SPL SPL SPL	ION 2 TO NTERF CLEAF ELECT CLEAF OCCL EED T AYED AYED IN X 11 LE PANI AND CONT	R 1115 14 • EL . FR d_
281 282 283 284 285 286 287 288 290 291 292 293 293 294 293 294 295 296 297 298 297 300 302 303 304 305 306 308 30	FF1A FF1B FF1B FF1C FF1C FF1C FF1C FF1C FF1C	69E6 1901 48FE 1D02 43FC 2100 A202 8DE1	A A A A A A A A		THE LA INPUT	ST DR BOC AISZ BOC AISZ JMP ST ST ST ST STACK THE CUMP	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3 0,-4 .+1 0,2(2) K WORD IS MAND AND 3,CPAD GPCS	STORED DATA WOR	1;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	IN X 19 SE1 ONE BR/ EN/ IT BI1 SO STC FL/ FR PU1 ADC FE1 WOF	MEE 116 T B E ABL IS ABL	H H H H H H H H H H H H H H	IRY IS IF IS OT IF SE OT IF SE OT IF SE OT HE N I HE C IN HE SE	L0(L0(THE SET SET THE THE DIS L0C4 F 1 C07 NAC PA ¹ E IT	CAT ND E I F, F SP SPL SP SPL SPL SPL SPL SPL	ION 2 TO NTERF CLEAF ELECT CLEAF OCCL EED I AYED I AYED I X * 11 LE PANI AND C ONT N ACI	R 1115 14. EL [Ru]_
281 282 283 284 285 286 287 288 290 291 292 293 293 293 294 293 294 295 296 297 298 297 298 297 298 297 300 302 303 304 305 308 309 300 30	FF1A FF1B FF1B FF1C FF1F1F FF1F1F FF122222222222222222	69E6 1901 48FE 1D02 48FC 2100 A202 8DE1 0478	A A A A A A A A A A A	· F · F · F · F · F	THE LA INPUT	ST DR BOC AISZ BOC AISZ JMP ST ST ST ST ST COM THE CUM RIN	0,3(2) 0,D6 IEN,.+2 0,-2 SEL,.+3 0,-4 .+1 0,2(2) K WORD IS MAND AND 3,CPAD GPCS	STORED DATA WOR	1;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	IN X 19 SE1 ONE BR/ EN/ IT BI1 SO STC FL/ FR PU1 ADC FE1 WOF	MEE 116 T B E ABL IS ABL	H H H H H H H H H H H H H H	IRY IS IF IS OT IF SE OT IF SE OT IF SE OT HE N I HE C IN HE SE	L0(L0(THE SET SET THE THE DIS L0C4 F 1 C07 NAC PA ¹ E IT	CAT ND E I F, F SP SPL SP SPL SPL SPL SPL SPL	ION 2 TO NTERF CLEAF ELECT CLEAF OCCL EED T AYED AYED IN X 11 LE PANI AND CONT	R 1115 14. EL [Ru]_

311 FF 2	5 3180	۵		RXCH	0,1		
-							
312 FF2		A		LI	3,1	;	AC3 WILL INDICATE WHETHER
313 FF21	3					- 5 G 🛨	OR NOT THE LOAD DATA
314 FF2						-	
						i	SWITCH HAS BEEN DEPRESSED
315 FF2	0880 E	A		PFLG	SELF		
316 FF2	5 5 8 0 3	۸		ROL	0,3		
317 FF2/	17106	Α		SKAZ	0,D4	;	TEST BIT 2.IF IT'S A
318 FF21	3 21:01	Δ		JMP	•+2	•	1 THEN TEST THE DTHER
	-						
319 FF20		А		JMP	\$3	i	SWITCHES. IF IT IS A D
320 FF20) *					:	DO NUT TEST THEM.
321 FF20	1002	Α		вос	RLED,\$1		
							BRANCH IF BIT 15 IS
322 FF28	8D13	A		LD	3,LUADER	:	NUT O. THE CUMMAND
323 FF24	:				•		WORD WILL NEVER BE ().
324 FF21						;	IF BIT 15 IS O THEN
325 FF21	AEF2	A		ST	3, -14(2)	:	PUT THE LOADER ADDRESS
					•		
326 FF3(LI	3,1	· · · ;·	IN THE RETURN PC.
327 FF 31	1302	A	\$1:	B DC	3,\$2		
328 FF32				1 5 2	4(2)		TAUC DIC MAC NOT THE COMPANY CONST
		А		132	4121		INCREMENT THE MEMORY
329 FF33						:	ADDRESS POINTER THEN
330 FF3	3 2100	Δ		JMP	•+1		DO A HIGH SPEED NO OP
				-		· •	DU A HIGH SPLEU NU UP
331 FF34			\$2:	BDC	4,\$3		
332 FF35	5 4F00	Α		LI	3,0	:	THE LOAD DATA SHITCH
					3,0		
333 FF36							HAS BEEN DEPRESSED.
334 FF36)					5 S 👲	SET AC3 TO O TO
335 FF36							
						;	INDICATE THIS.
336 FF36	CDOD	Α	\$3:	ADD	3,ADD1		
337 FF3				CAI	0,0		
338 FF3				S HR	0,2		
339 FF34	9.6109	Δ		AND	0,HFFC	ia 🛉	MASK OFF THE UNWANTED
					e y mi i e		
340 FF3/							BITS.
341 FF3/	5CFE	Α	\$6:	SHR	0,2		
342 FF38				BOC			
- JT & IN JU	1004				3,\$7		
343 FF3(1404	A		BOC	4,\$8		
					4,\$8		
344 FF31	4806	A		AISZ	3,6		
	4806	A				;	SWITCH IS IN AN
344 FF31 345 FF38	4806 112A	A		AISZ	3,6		
344 FF31 345 FF31 346 FF31	4806 112A	A		A I S Z B O C	3,6 REQO,RESTORE		SWITCH IS IN AN INTERMEDIATE POSITION
344 FF31 345 FF31 346 FF31 347 FF31	4806 112A 21FA	A A A		A I S Z B O C J M P	3,6 REQO,RESTORE \$6		
344 FF31 345 FF31 346 FF31	4806 112A 21FA	A A A	\$7:	A I S Z B O C	3,6 REQO,RESTORE		
344 FF31 345 FF31 346 FF31 347 FF31 348 FF40	4806 112A 21FA 2300	A A A		A I S Z B OC J M P J M P	3,6 REQO,RESTORE \$6 (3)		
344 FF31 345 FF31 346 FF31 347 FF31 348 FF40 349 FF41	 4806 112A 21FA 2300 2303 	A A A A	\$8:	A I S Z B OC J M P J M P J M P	3,6 REQO,RESTORE \$6 (3) 3(3)		
344 FF31 345 FF31 346 FF31 347 FF31 348 FF40 349 FF41 350 FF42	4806 112A 21FA 2300 2303 FF9A	A A A A A	\$8: LUADER:	A I S Z B OC J M P J M P J M P	3,6 REQO,RESTORE \$6 (3)		
344 FF31 345 FF31 346 FF31 347 FF31 348 FF40 349 FF41 350 FF42	4806 112A 21FA 2300 2303 FF9A	A A A A A	\$8: LUADER:	AISZ BOC JMP JMP JMP • WORD	3,6 REQO,RESTORE \$6 (3) 3(3) RL DA DER		
344 FF3[345 FF36 346 FF36 347 FF36 348 FF40 349 FF41 350 FF42 351 FF43	 4806 112A 21FA 2300 2303 2FF9A 0FFC 	A A A A A A	\$8: LUADER: HFFC:	AISZ BOC JMP JMP • WORD • WORD	3,6 REQO,RESTORE \$6 (3) 3(3) RL DA DER X*OFFC		
344 FF3[345 FF38 346 FF38 347 FF38 348 FF40 349 FF41 350 FF42 351 FF43 352 FF44	 4806 112A 21FA 2300 2303 2FF9A 0FFC FF47 	A A A A A A A A A A	\$8: LUADER: HFFC: ADD1:	AISZ BOC JMP JMP JMP • WORD • WORD	3,6 REQO,RESTORE \$6 (3) 3(3) RL DA DER X*OFFC DM D		
344 FF3[345 FF38 346 FF38 347 FF38 348 FF40 349 FF41 350 FF42 351 FF43 352 FF44	 4806 112A 21FA 2300 2303 2FF9A 0FFC FF47 	A A A A A A A A A A	\$8: LUADER: HFFC: ADD1:	AISZ BOC JMP JMP • WORD • WORD	3,6 REQO,RESTORE \$6 (3) 3(3) RL DA DER X*OFFC DM D		INTERMEDIATE POSITION
344 FF3[345 FF3[346 FF3[347 FF3[348 FF4[349 FF4] 350 FF42 351 FF43 352 FF44 353 FF45	 4806 112A 21FA 2300 2303 2FF9A 0FFC FF47 8204 	A A A A A A A A A A	\$8: LUADER: HFFC: ADD1:	AISZ BOC JMP JMP JMP WORD WORD WORD WORD	3,6 REQO,RESTORE \$6 (3) 3(3) RL DA DER X*OFFC		INTERMEDIATE POSITION
344 FF3L 345 FF3L 346 FF3L 347 FF3L 348 FF4L 349 FF4L 350 FF4L 351 FF4L 352 FF4L 353 FF4L 354 FF4L	 4806 112A 21FA 2303 2503 FF9A 0FFC FF47 8204 	A A A A A A A A A A	\$8: LUADER: HFFC: ADD1:	AISZ BOC JMP JMP JMP WORD WORD WORD WORD	3,6 REQO,RESTORE \$6 (3) 3(3) RL DA DER X*OFFC DM D		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTER
344 FF3[345 FF3] 346 FF3] 347 FF3] 348 FF40 349 FF41 350 FF42 351 FF43 352 FF44 353 FF45 354 FF46 355 FF46	 4806 112A 21FA 2303 2569A 0FFC FF47 8204 	A A A A A A A A A A A A A A A A A A A	\$8: LUADER: HFFC: ADD1: DMDA:	AISZ BOC JMP JMP WORD WORD WORD LD	3,6 REQO,RESTORE \$6 (3) 3(3) RL DA DER X*OFFC DM D		INTERMEDIATE POSITION
344 FF3[345 FF3] 346 FF3] 347 FF3] 348 FF40 349 FF41 350 FF42 351 FF43 352 FF44 353 FF45 354 FF46 355 FF46	 4806 112A 21FA 2303 2569A 0FFC FF47 8204 	A A A A A A A A A A A A A A A A A A A	\$8: LUADER: HFFC: ADD1: DMDA:	AISZ BOC JMP JMP WORD WORD WORD LD	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2)		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTER
344 FF3L 345 FF3L 346 FF3L 347 FF3L 348 FF4L 350 FF42 351 FF42 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46	 4806 112A 21FA 2303 2503 2503 2703 2704 2704 2704 2704 	A A A A A A A A A A A	\$8: LOADER: HFFC: ADD1: DMDA:	AISZ BOC JMP JMP WORD WORD LD	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION Xº117).
344 FF3L 345 FF3L 346 FF3L 347 FF3L 348 FF4L 350 FF42 351 FF42 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46 357 FF46	 4806 112A 21FA 2303 2569A 0FFC FF47 8204 211E 2604 	A A A A A A A A A A A	\$8: LOADER: HFFC: ADD1: DMDA:	AISZ BOC JMP JMP WORD WORD LD	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES
344 FF3L 345 FF3L 346 FF3L 347 FF3L 348 FF4L 350 FF42 351 FF42 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46	 4806 112A 21FA 2303 2569A 0FFC FF47 8204 211E 2604 	A A A A A A A A A A A	\$8: LOADER: HFFC: ADD1: DMDA:	AISZ BOC JMP JMP WORD WORD LD	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES
344 FF31 345 FF31 346 FF31 347 FF31 348 FF40 350 FF42 351 FF43 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46 357 FF46 358 FF46	 4806 112A 21FA 2303 2569A 0FFC FF47 8204 211E 8604 	A A A A A A A A A A A	\$8: LOADER: HFFC: ADD1: DMDA:	AISZ BOC JMP JMP WORD WORD LD	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTEK (LOCATION Xº117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED
344 FF31 345 FF31 346 FF31 347 FF31 348 FF40 350 FF42 351 FF43 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46 357 FF46 358 FF46 359 FF46	 4806 112A 21FA 2303 2503 2703 2704 2704<td>A A A A A A A A A A A A A A A A A A A</td><td>\$8: LOADER: HFFC: ADD1: DMDA:</td><td>AISZ BOC JMP JMP WORD WORD LD JMP ST</td><td>3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2)</td><td></td><td>INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117.</td>	A A A A A A A A A A A A A A A A A A A	\$8: LOADER: HFFC: ADD1: DMDA:	AISZ BOC JMP JMP WORD WORD LD JMP ST	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2)		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117.
344 FF31 345 FF31 346 FF31 347 FF31 348 FF40 350 FF42 351 FF42 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46 357 FF46 358 FF46 359 FF46 360 FF46	 4806 112A 21FA 2303 2569A 0FFC FF47 8204 211E 8604 9604 	A A A A A A A A A A A A A A A A A A A	\$8: LOADER: HFFC: ADD1: DMDA:	AISZ BOC JMP JMP WORD WORD LD JMP ST	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTEK (LOCATION Xº117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED
344 FF3[345 FF3[346 FF3[347 FF3[348 FF40 350 FF42 351 FF43 352 FF44 353 FF46 355 FF46 356 FF46 357 FF48 358 FF48 359 FF48 350 FF48 351 FF48 354 FF48 355 FF48 356 FF48 357 FF48 359 FF48 350 FF48 351 FF48	<pre>4806 112A 21FA 2300 2303 2FF9A 30FFC 4FF47 58204 5211E 78604 39604</pre>	A A A A A A A A A A A A A A A A A A A	\$8: LOADER: HFFC: ADD1: DMDA: DMD:	AISZ BOC JMP JMP WORD WORD LD JMP ST	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2)		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LOAD AC1 WITH THE
344 FF3[345 FF3[346 FF3[347 FF3[348 FF40 350 FF42 351 FF43 352 FF44 353 FF46 355 FF46 356 FF46 357 FF48 358 FF48 359 FF48 350 FF48 351 FF48 354 FF48 355 FF48 356 FF48 357 FF48 359 FF48 350 FF48 351 FF48	<pre>4806 112A 21FA 2300 2303 2FF9A 30FFC 4FF47 58204 5211E 78604 39604</pre>	A A A A A A A A A A A A A A A A A A A	\$8: LOADER: HFFC: ADD1: DMDA: DMD:	AISZ BOC JMP JMP WORD WORD LD JMP ST	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2)		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTEK (LOCATION Xº117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION Xº417. LOAD AC1 WITH THE CONTENTS OF THE LOCATION
344 FF3[345 FF3[346 FF3[347 FF3[348 FF40 350 FF42 351 FF42 352 FF44 353 FF46 355 FF46 356 FF46 357 FF46 358 FF46 359 FF46 357 FF46 358 FF46 359 FF46 350 FF46 351 FF46 352 FF46 354 FF46 355 FF46 356 FF46 357 FF46 359 FF46 350 FF46 351 FF46 361 FF46 361 FF46 362 FF46	<pre>4806 112A 21FA 2300 2303 FF9A 0FFC FF47 8204 211E 78604 39604</pre>	A A A A A A A A A A A A A A A A A A A	\$8: LDADER: HFFC: ADD1: DMDA:	AISZ BOC JMP JMP WORD WORD LD JMP ST	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2) 1,04(2)		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LOAD AC1 WITH THE
344 FF3[345 FF3[346 FF3[347 FF3[348 FF40 350 FF42 351 FF43 352 FF44 353 FF46 355 FF46 356 FF46 357 FF48 358 FF48 359 FF48 350 FF48 351 FF48 354 FF48 355 FF48 356 FF48 357 FF48 359 FF48 350 FF48 351 FF48	<pre>4806 112A 21FA 2300 2303 FF9A 0FFC FF47 8204 211E 78604 39604</pre>	A A A A A A A A A A A A A A A A A A A	\$8: LDADER: HFFC: ADD1: DMDA:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2)		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTEK (LOCATION Xº117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION Xº417. LOAD AC1 WITH THE CONTENTS OF THE LOCATION
344 FF3[345 FF3[346 FF3[347 FF3[348 FF40 350 FF42 351 FF42 352 FF44 353 FF46 355 FF46 356 FF46 357 FF46 358 FF46 359 FF46 359 FF46 359 FF46 359 FF46 359 FF46 359 FF46 350 FF46 351 FF46 352 FF46 359 FF46 350 FF46 351 FF46 360 FF48 361 FF46 362 FF46 363 FF46	 4806 112A 21FA 2303 2FF9A 0FFC 4FF47 8204 211E 8604 9604 921FB 	A A A A A A A A A A A A A A A A A A A	\$8: LDADER: HFFC: ADD1: DMDA:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD	3,6 REQO,RESTORE \$6 (3) 3(3) RLDADER X'OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) DMDA		INTERMEDIATE POSITION LDAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LDAD AC1 WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC X'117.
344 FF3[345 FF3[346 FF3[347 FF3[348 FF4[350 FF42 351 FF42 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46 357 FF46 358 FF46 360 FF46 361 FF46 362 FF46 363 FF46 364 FF46	 4806 112A 21FA 2303 2FF9A 0FFC 2303 2FF9A 0FFC 8204 211E 8204 211E 8604 9604 21FB A604 	A A A A A A A A A A A A A A A A A A A	\$8: LDADER: HFFC: ADD1: DMDA:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD	3,6 REQO,RESTORE \$6 (3) 3(3) RLDADER X'OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) DMDA		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTEK (LOCATION Xº117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION Xº417. LOAD AC1 WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC Xº117. STORE THE DATA SWITCHES
344 FF3[345 FF3[346 FF3[347 FF3[348 FF40 350 FF42 351 FF42 352 FF44 353 FF46 355 FF46 356 FF46 357 FF46 358 FF46 359 FF46 359 FF46 359 FF46 359 FF46 359 FF46 359 FF46 350 FF46 351 FF46 352 FF46 359 FF46 350 FF46 351 FF46 360 FF48 361 FF46 362 FF46 363 FF46	 4806 112A 21FA 2303 2FF9A 0FFC 2303 2FF9A 0FFC 8204 211E 8204 211E 8604 9604 21FB A604 	A A A A A A A A A A A A A A A A A A A	\$8: LDADER: HFFC: ADD1: DMDA:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD	3,6 REQO,RESTORE \$6 (3) 3(3) RLDADER X'OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) DMDA		INTERMEDIATE POSITION LDAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LDAD AC1 WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC X'117.
344 FF3[345 FF3[346 FF3[347 FF3[348 FF40 350 FF42 351 FF42 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46 357 FF46 358 FF46 359 FF46 359 FF46 350 FF46 351 FF46 352 FF46 354 FF46 355 FF46 359 FF46 350 FF46 351 FF46 352 FF46 353 FF46 354 FF46 355 FF46 360 FF46 361 FF46 362 FF46 363 FF46 364 FF46 365 FF46 365 FF46 <td> 4806 112A 21FA 2303 2FF9A 0FFC 4FF47 8204 211E 8604 9604 921FB A604 </td> <td>A A A A A A A A A A A A A A A A A A A</td> <td>\$8: LDADER: HFFC: ADD1: DMDA:</td> <td>AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD</td> <td>3,6 REQO,RESTORE \$6 (3) 3(3) RLDADER X'OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) DMDA</td> <td></td> <td>INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTEK (LOCATION Xº117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION Xº117. LOAD ACI WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC Xº117. STORE THE DATA SWITCHES IN THE MEMORY ADDRESS</td>	 4806 112A 21FA 2303 2FF9A 0FFC 4FF47 8204 211E 8604 9604 921FB A604 	A A A A A A A A A A A A A A A A A A A	\$8: LDADER: HFFC: ADD1: DMDA:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD	3,6 REQO,RESTORE \$6 (3) 3(3) RLDADER X'OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) DMDA		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTEK (LOCATION Xº117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION Xº117. LOAD ACI WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC Xº117. STORE THE DATA SWITCHES IN THE MEMORY ADDRESS
344 FF3[345 FF3[346 FF3[347 FF3[348 FF40 350 FF42 351 FF43 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46 357 FF46 358 FF46 360 FF46 361 FF46 362 FF46 363 FF46 364 FF46 365 FF46 364 FF46 365 FF46 364 FF46 365 FF46 364 FF46 365 FF46 365 FF46	 4806 112A 21FA 2303 2FF9A 0FFC 4FF47 8204 211E 9604 9604 921FB A604 	A A A A A A A A A A A A A A A A A A A	\$8: LUADER: HFFC: ADD1: DMDA: DMD: DMAR:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD JMP ST	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) DMDA 1,4(2)		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LOAD AC1 WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC X'117. STORE THE DATA SWITCHES IN THE MEMORY ADDRESS POINTER (LOCATION X'117.)
344 FF3[345 FF3[346 FF3[347 FF3[348 FF40 350 FF42 351 FF42 352 FF42 353 FF42 354 FF46 355 FF46 356 FF46 357 FF48 358 FF48 360 FF48 360 FF48 361 FF48 362 FF48 363 FF48 364 FF49 365 FF48 366 FF48 365 FF48 365 FF48 365 FF48 365 FF48 365 FF48 365 FF48 366 FF48 366 FF48 366 FF48 366 FF48 366 FF48 366 FF48 366 FF48 <td> 4806 112A 21FA 2303 2FF9A 0FFC 4FF47 8204 211E 8604 9604 9604 9604 8604 8604 8604 </td> <td>A A A A A A A A A A A A A A A A A A A</td> <td>\$8: LUADER: HFFC: ADD1: DMDA: DMD: DMAR:</td> <td>AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD JMP ST</td> <td>3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) DMDA 1,4(2)</td> <td></td> <td>INTERMEDIATE POSITION LDAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LDAD AC1 WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC X'117. STORE THE DATA SWITCHES IN THE MEMORY ADDRESS POINTER (LOCATION X'117.) LDAD AC1 WITH THE</td>	 4806 112A 21FA 2303 2FF9A 0FFC 4FF47 8204 211E 8604 9604 9604 9604 8604 8604 8604 	A A A A A A A A A A A A A A A A A A A	\$8: LUADER: HFFC: ADD1: DMDA: DMD: DMAR:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD JMP ST	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) DMDA 1,4(2)		INTERMEDIATE POSITION LDAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LDAD AC1 WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC X'117. STORE THE DATA SWITCHES IN THE MEMORY ADDRESS POINTER (LOCATION X'117.) LDAD AC1 WITH THE
344 FF3[345 FF3[346 FF3[347 FF3[348 FF4[350 FF42 351 FF43 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46 357 FF46 358 FF46 360 FF46 361 FF46 362 FF46 363 FF46 364 FF46 365 FF46 364 FF46 365 FF46 364 FF46 365 FF46 364 FF46 365 FF46 365 FF46	 4806 112A 21FA 2303 2FF9A 0FFC 4FF47 8204 211E 8604 9604 9604 9604 8604 8604 8604 	A A A A A A A A A A A A A A A A A A A	\$8: LUADER: HFFC: ADD1: DMDA: DMD: DMAR:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD JMP ST	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) DMDA 1,4(2)		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LOAD AC1 WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC X'117. STORE THE DATA SWITCHES IN THE MEMORY ADDRESS POINTER (LOCATION X'117.)
344 FF3[345 FF3[346 FF3[347 FF3[348 FF40 350 FF42 351 FF42 352 FF42 353 FF42 354 FF46 355 FF46 356 FF46 357 FF46 358 FF46 359 FF46 361 FF46 362 FF46 363 FF46 364 FF46 365 FF46 364 FF46 365 FF46 364 FF46 365 FF46 366 FF46 365 FF46 365 FF46 366 FF46 367 FF46 368 FF46 367 FF46 368 FF46	 4806 112A 21FA 2303 2FF9A 0FFC 4FF47 8204 211E 8604 9604 21FB A604 8604 	A A A A A A A A A A A A A A A A A A A	\$8: LUADER: HFFC: ADD1: DMDA: DMD: DMAR:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD JMP ST	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) DMDA 1,4(2)		INTERMEDIATE POSITION LDAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LDAD AC1 WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC X'117. STORE THE DATA SWITCHES IN THE MEMORY ADDRESS POINTER (LOCATION X'117.) LOAD AC1 WITH THE CONTENTS OF THE MEMORY
344 FF3[345 FF3[346 FF3[347 FF3[348 FF4[350 FF42 351 FF43 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46 357 FF47 358 FF46 361 FF48 361 FF46 362 FF46 363 FF46 364 FF49 365 FF46 364 FF49 365 FF46 366 FF41 367 FF46 368 FF46 369 FF46 368 FF46	 4806 112A 21FA 2300 2303 2FF9A 0FFC 4FF47 8204 211E 8604 9604 9604 8604 8604 	A A A A A A A A A A A A A A A A A A A	\$8: LUADER: HFFC: ADD1: DMDA: DMD: DMAR:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD JMP ST	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X'OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) DMDA 1,4(2) 1,4(2)		INTERMEDIATE POSITION LDAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LDAD AC1 WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC X'117. STORE THE DATA SWITCHES IN THE MEMORY ADDRESS POINTER (LOCATION X'117.) LOAD AC1 WITH THE CONTENTS OF THE MEMORY ADDRESS POINTER (LOC X'117)
344 FF3[345 FF3[346 FF3[347 FF3[348 FF4[350 FF42 351 FF43 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46 357 FF47 358 FF46 361 FF48 361 FF46 362 FF46 363 FF46 364 FF49 365 FF46 364 FF49 365 FF46 366 FF41 367 FF46 368 FF46 369 FF46 368 FF46	 4806 112A 21FA 2300 2303 2FF9A 0FFC 4FF47 8204 211E 8604 9604 9604 8604 8604 	A A A A A A A A A A A A A A A A A A A	\$8: LUADER: HFFC: ADD1: DMDA: DMD: DMAR:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD JMP ST	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X'OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) DMDA 1,4(2) 1,4(2)		INTERMEDIATE POSITION LDAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LDAD AC1 WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC X'117. STORE THE DATA SWITCHES IN THE MEMORY ADDRESS POINTER (LOCATION X'117.) LOAD AC1 WITH THE CONTENTS OF THE MEMORY
344 FF3[345 FF3[346 FF3[347 FF3[348 FF4[350 FF42 351 FF43 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46 357 FF46 358 FF46 360 FF46 361 FF46 362 FF46 363 FF46 364 FF46 365 FF46 364 FF46 365 FF46 365 FF46 364 FF46 365 FF46 365 FF46 365 FF46 365 FF46 365 FF46 365 FF46 366 FF46 367 FF46 368 FF46 369 FF46 369 FF46	 4806 112A 21FA 2303 2FF9A 0FFC 4FF47 8204 211E 9604 9604 9604 8604 8604 8604 	A A A A A A A A A A A A A A A A A A A	\$8: LUADER: HFFC: ADD1: DMDA: DMD: DMAR:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD JMP ST LD	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) DMDA 1,4(2) 1,4(2) PCDEX		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LOAD AC1 WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC X'117. STORE THE DATA SWITCHES IN THE MEMORY ADDRESS POINTER (LOCATION X'117.) LOAD AC1 WITH THE CONTENTS OF THE MEMORY ADDRESS POINTER (LOC X'117) JUMP TO DISPLAY PC,AC1.
344 FF3[345 FF3[346 FF3[347 FF3[348 FF4[350 FF42 351 FF43 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46 357 FF47 358 FF46 360 FF48 361 FF46 361 FF46 363 FF46 364 FF46 365 FF46 364 FF46 365 FF46 366 FF46 367 FF46 368 FF46 369 FF46 369 FF46 369 FF46	 4806 112A 21FA 2303 25F9A 0FFC 2703 2759A 0FFC 211E 3604 	A A A A A A A A A A A A A A A A A A A	\$8: LUADER: HFFC: ADD1: DMDA: DMD: DMAR: DMAR:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD JMP ST LD JMP ST	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) 1,04(2) 1,4(2) 1,4(2) PCDEX 1,-13(2)		INTERMEDIATE POSITION LDAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LDAD AC1 WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC X'117. STORE THE DATA SWITCHES IN THE MEMORY ADDRESS POINTER (LOCATION X'117.) LOAD AC1 WITH THE CONTENTS OF THE MEMORY ADDRESS POINTER (LOC X'117)
344 FF3[345 FF3[346 FF3[347 FF3[348 FF4[350 FF42 351 FF43 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46 357 FF47 358 FF46 361 FF48 362 FF46 361 FF48 362 FF46 363 FF46 364 FF49 365 FF48 366 FF48 366 FF48 366 FF48 367 FF48 368 FF46 369 FF46 368 FF46 369 FF46 369 FF46 369 FF46 369 FF46 369 FF46 369 FF46 370 FF46	 4806 112A 21FA 2300 2303 2FF9A 0FFC 211E 211E 8604 3604 21FB A604 38604 38604 	A A A A A A A A A A A A A A A A A A A	\$8: LUADER: HFFC: ADD1: DMDA: DMD: DMAR: DMAR:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD JMP ST LD JMP ST LD	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) 1,04(2) 1,4(2) PCDEX 1,-13(2) 1,-13(2)		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LOAD AC1 WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC X'117. STORE THE DATA SWITCHES IN THE MEMORY ADDRESS POINTER (LOCATION X'117.) LOAD AC1 WITH THE CONTENTS OF THE MEMORY ADDRESS POINTER (LOC X'117) JUMP TO DISPLAY PC,AC1.
344 FF3[345 FF3[346 FF3[347 FF3[348 FF4[350 FF42 351 FF43 352 FF44 353 FF45 354 FF46 355 FF46 356 FF46 357 FF47 358 FF46 360 FF48 361 FF46 361 FF46 363 FF46 364 FF46 365 FF46 364 FF46 365 FF46 366 FF46 367 FF46 368 FF46 369 FF46 369 FF46 369 FF46	 4806 112A 21FA 2300 2303 2FF9A 0FFC 211E 211E 8604 3604 21FB A604 38604 38604 	A A A A A A A A A A A A A A A A A A A	\$8: LUADER: HFFC: ADD1: DMDA: DMD: DMAR: DMAR:	AISZ BOC JMP JMP JMP WORD WORD LD JMP ST LD JMP ST LD JMP ST	3,6 REQO,RESTORE \$6 (3) 3(3) RL DADER X*OFFC DMD C,4(2) DO1 1,04(2) 1,04(2) 1,04(2) 1,4(2) 1,4(2) PCDEX 1,-13(2)		INTERMEDIATE POSITION LOAD ACO WITH THE MEMORY ADDRESS POINTER (LOCATION X'117). STORE THE DATA SWITCHES IN THE LOCATION SPECIFIED BY MEMORY LOCATION X'117. LOAD AC1 WITH THE CONTENTS OF THE LOCATION SPECIFIED IN LOC X'117. STORE THE DATA SWITCHES IN THE MEMORY ADDRESS POINTER (LOCATION X'117.) LOAD AC1 WITH THE CONTENTS OF THE MEMORY ADDRESS POINTER (LOC X'117) JUMP TO DISPLAY PC,AC1.

374 FF50 A602 A	DFLAGS: ST	1,2(2) ;	DISPLAY THE FLAGS
375 FF51 8602 A	LD	1,2(2)	
376 FF52 2111 A	JMP	PCDEX	
377 FF53 86F2 A			DISPLAY THE NEXT
378 FF54 96F2 A			INSTRUCTION
379 FF55 210E A	JMP	PCDEX	INSTRUCTION
			DICDU AN THE
380 FF56 A6F2 A			DISPLAY THE
381 FF57 86F2 A	LD		PROGRAM COUNTER
382 FF58 210B A	JMP	PCDEX	
383 FF59 A6F1 A	DAC3: ST	1,-15(2)	DISPLAY AC3
384 FF5A 86F1 A	LD	1,-15(2)	
385 FF5B 2108 A	JMP	PCDEX	
386 FF5C A6FO A		1,-16(2)	DISPLAY AC2
387 FF50 86F0 A	LD	1,-16(2)	
388 FF5E 2105 A			
		PCDEX	
389 FF5F A6EF A			DISPLAY ACI
390 FF 50 86EF A	LD	1,-17(2)	
391 FF61 2102 A	JMP	PCDEX	
392 FF62 A6EE A	DACO: ST	1,-18(2);	DISPLAY ACO
393 FF63 86EE A	LD	1, -18(2)	
394 FF64 82F2 A			PUT THE DISPLAYED PC
395 FF65	FEDEX. ED		IN ACO
396 FF65 8D9E A	D01: LD		DISPLAY THE CUNTENTS UP
397 FF66			ACO IN THE PC/MEM ADDRESS
398 FF66		;	LIGHTS AND DISPLAY ACL
399 FF66		;	IN THE SELECTED DISPLAY
400 FF66		;	LIGHTS.
401 FF66 0660 A	ROUT	LPCDR	
402 FF67 3481 A		1,0	
403 FF68 0668 A	ROUT	LDR	
101 5540			
404 FF69		;	
405 FF69	RESTORE:	;	
405 FF69 406 FF69		;	RESTORE THE INTERRUPT
405 FF69		;	
405 FF69 406 FF69		;	RESTORE THE INTERRUPT
405 FF69 406 FF69 407 FF69		; ; ; ;	RESTORE THE INTERRUPT ENABLE AND SELECT
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A	RESTORE: LD	; ; 0,2(2)	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS.
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A	RESTORE: LD SKAZ	; 0,2(2) 0,SELS ;	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF68 0A00 A	RESTORE: LD SKAZ SFLG	0,2(2) 0,SELS SELF	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF68 0A00 A 412 FF6C 0980 A	LD LD SKAZ SFLG PFLG	0,2(2) 0,SELS SELF IENF	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A	LD SKAZ SFLG PFLG SKAZ	0,2(2) 0,SELS SELF IENF 0,IENS	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A	LD SKAZ SFLG PFLG SKAZ SFLG	0,2(2) 0,SELS SELF IENF 0,IENS IENF	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE.
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A	LD SKAZ SFLG PFLG SKAZ SFLG AND	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 ;	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A	LD SKAZ SFLG PFLG SKAZ SFLG	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 ;	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE.
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A	LD SKAZ SFLG PFLG SKAZ SFLG AND	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 ;	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF68 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A	LD SKAZ SFLG PFLG SKAZ SFLG AND LD	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,D6 0,1	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A	LD SKAZ SFLG PFLG SKAZ SFLG AND LD AND RADD	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,D6 0,1	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A	LD SKAZ SFLG PFLG SKAZ SFLG AND LD AND	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,D6 0,1	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73	LD SKAZ SFLG PFLG SKAZ SFLG AND LD AND RADD	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,D6 0,1	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73 421 FF73	RESTORE: LD SKAZ SFLG PFLG SKAZ SFLG AND LD AND RADD	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,D6 0,1	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73 421 FF73 422 FF73	RESTORE: LD SKAZ SFLG PFLG SKAZ SFLG AND LD AND RADD	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,D6 0,1	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73 421 FF73 422 FF73	LD SKAZ SFLG PFLG SKAZ SFLG ANU LD AND RADD	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,06 0,1	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73 421 FF73 422 FF73 423 FF73 424 FF73	LD SKAZ SFLG PFLG SKAZ SFLG AND LD AND RADD	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,06 0,1	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73 421 FF73 422 FF73 422 FF73 425 FF73 4F04 A	LD SKAZ SFLG PFLG SKAZ SFLG AND LD AND RADD	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,06 0,1 ; 3,4	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK 4 PASS SEQUENCE REQUIRES
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73 421 FF73 422 FF73 422 FF73 425 FF73 4F04 A 426 FF74 4AFC A	LD SKAZ SFLG PFLG SKAZ SFLG ANU LD AND RADD LDCAL LI \$4: AISZ	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,06 0,1 3,4 2,-4	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK 4 PASS SEQUENCE REQUIRES 6 MORE WORDS THAN A 10
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73 421 FF73 422 FF73 422 FF73 425 FF73 4F04 A	LD SKAZ SFLG PFLG SKAZ SFLG ANU LD AND RADD LDCAL LI \$4: AISZ	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,06 0,1 3,4 2,-4	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK 4 PASS SEQUENCE REQUIRES
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73 421 FF73 422 FF73 422 FF73 425 FF73 4F04 A 426 FF74 4AFC A	LD SKAZ SFLG PFLG SKAZ SFLG AND LD AND RADD LDCAL LI \$4: AISZ LD	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,D6 0,1 3,4 2,-4 0,5(2) ; ; ; ; ; ; ; ; ; ; ; ; ;	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK 4 PASS SEQUENCE REQUIRES 6 MORE WORDS THAN A 10 PASS SEQUENCE BUT
405 FF69 406 FF69 407 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73 420 FF73 421 FF73 422 FF73 422 FF73 423 FF73 424 FF73 425 FF73 4F04 A 426 FF74 4AFC A 428 FF76 4000 A	LD SKAZ SFLG PFLG SKAZ SFLG ANU LD AND RADD KADD KADD KADD KADD KADD KADD KAD	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,D6 0,1 3,4 2,-4 0,5(2) 0	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK 4 PASS SEQUENCE KEQUIRES 6 MORE WORDS THAN A 10 PASS SEQUENCE BUT EXECUTES IN 247
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73 421 FF73 422 FF73 422 FF73 423 FF73 424 FF73 425 FF73 4F04 A 426 FF74 4AFC A 427 FF75 8205 A 428 FF76 4000 A 429 FF77 8204 A	RESTORE: LD SKAZ SFLG PFLG SKAZ SFLG AND LD AND RADD S4: LDCAL LI \$4: AISZ LD PUSH LD	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,D6 0,1 3,4 2,-4 0,5(2) 0 0,4(2) ; ; ; ; ; ; ; ; ; ; ; ; ;	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK 4 PASS SEQUENCE REQUIRES 6 MORE WORDS THAN A 10 PASS SEQUENCE BUT EXECUTES IN 247 MICROCYCLES AS
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 410 FF64 7196 411 FF68 0A00 412 FF6C 0980 413 FF6D 7192 414 FF6E 0900 415 FF6F 6195 416 FF70 8603 417 FF71 6590 418 FF72 3100 419 FF73 420 FF73 421 FF73 422 FF73 423 FF73 424 FF73 425 FF73 426 FF74 427 FF75 428 FF76 429 FF77 428 FF78 429 FF78 430 FF78 430 FF78	LD SKAZ SFLG PFLG SKAZ SFLG ANU LD AND RADD KADD KADD KADD KADD RADD RADD RAD	0,2(2) 0,SELS SELF IENF 0,IENS IENS 1,3(2) 1,06 0,1 3,4 2,-4 0,5(2) 0 0,4(2) 0 ; ; ; ; ; ; ; ; ; ; ; ; ;	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK 4 PASS SEQUENCE REQUIRES 6 MORE WORDS THAN A 15 PASS SEQUENCE BUT EXECUTES IN 247 MICROCYCLES A S DPPDSED TO 432
405 FF69 406 FF69 407 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73 421 FF73 421 FF73 422 FF73 423 FF73 425 FF73 4F04 A 426 FF74 4AFC A 426 FF74 4AFC A 428 FF76 4000 A 430 FF78 4000 A 431 FF79 8203 A	LD SKAZ SFLG PFLG SKAZ SFLG ANU LD AND RADD KADD KADD KADD RADD RADD RADD RAD	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,D6 0,1 3,4 2,-4 0,5(2) 0 0,4(2) 0 0,3(2) ; ; ; ; ; ; ; ; ; ; ; ; ;	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK 4 PASS SEQUENCE REQUIRES 6 MORE WORDS THAN A 10 PASS SEQUENCE BUT EXECUTES IN 247 MICROCYCLES AS
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 410 FF64 7196 411 FF68 0A00 A 411 FF68 0A00 A 411 FF68 0A00 A 412 FF60 0980 A 413 FF60 7192 A 414 FF68 0900 A 415 FF67 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73 420 FF73 421 FF73 422 FF73 425 FF73 425 FF73 4F04 A 426 FF74 4AFC A 426 FF77 8205 A 428 FF78 4000 A 429 <td>RESTORE: LD SKAZ SFLG PFLG SKAZ SFLG AND LD AND RADD S4: LDCAL LI \$4: AISZ LD PUSH LD PUSH LD PUSH</td> <td>0,2(2) 0,SELS SELF IENF 0,IENS IENS 1,3(2) 1,06 0,1 3,4 2,-4 0,5(2) 0 0,4(2) 0 0,3(2) 0</td> <td>RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK 4 PASS SEQUENCE REQUIRES 6 MORE WORDS THAN A 15 PASS SEQUENCE BUT EXECUTES IN 247 MICROCYCLES A S DPPDSED TO 432</td>	RESTORE: LD SKAZ SFLG PFLG SKAZ SFLG AND LD AND RADD S4: LDCAL LI \$4: AISZ LD PUSH LD PUSH LD PUSH	0,2(2) 0,SELS SELF IENF 0,IENS IENS 1,3(2) 1,06 0,1 3,4 2,-4 0,5(2) 0 0,4(2) 0 0,3(2) 0	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK 4 PASS SEQUENCE REQUIRES 6 MORE WORDS THAN A 15 PASS SEQUENCE BUT EXECUTES IN 247 MICROCYCLES A S DPPDSED TO 432
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 410 FF67 7196 411 FF68 0A00 A 411 FF68 0A00 A 411 FF68 0A00 A 412 FF6C 0980 A 413 FF60 7192 A 414 FF68 0900 A 415 FF67 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 F73 420 FF73 4400 A 425 FF73 4F04 A 426 FF74 4AFC A 426 FF77 8205 A 428 FF78 4000 A 429 FF78 4000 A 430	LD SKAZ SFLG PFLG SKAZ SFLG ANU LD AND RADD KADD KADD KADD KADD RADD S4: LD PUSH LD PUSH LD PUSH LD PUSH LD	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,D6 0,1 3,4 2,-4 0,5(2) 0 0,4(2) 0 0,3(2) 0 0,2(2) 1 1 1 1 1 1 1 1 1 1 1 1 1	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK 4 PASS SEQUENCE REQUIRES 6 MORE WORDS THAN A 15 PASS SEQUENCE BUT EXECUTES IN 247 MICROCYCLES A S DPPDSED TO 432
405 FF69 406 FF69 407 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73 421 FF73 421 FF73 422 FF73 423 FF73 423 FF73 424 FF73 425 FF73 4F04 A 426 FF74 4AFC A 426 FF74 4AFC A 427 FF75 8205 A 428 FF76 4000 A 431 FF79 8203 A 432 FF7A 4000 A 433 FF7B 8202 A 434 FF7C 4000 A	LD SKAZ SFLG PFLG SKAZ SFLG ANU LD AND RADD RADD LD PUSH LD PUSH LD PUSH LD PUSH	0,2(2) 0,SELS SELF IENF 0,IENS IENS IENF 0,HFFF9 1,3(2) 1,06 0,1 3,4 2,-4 0,5(2) 0 0,4(2) 0 0,2(2) 0 0,2(2) 0	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK 4 PASS SEQUENCE REQUIRES 6 MORE WORDS THAN A 15 PASS SEQUENCE BUT EXECUTES IN 247 MICROCYCLES A S DPPDSED TO 432
405 FF69 406 FF69 407 FF69 408 FF69 409 FF69 8202 410 FF67 7196 411 FF68 0A00 A 411 FF68 0A00 A 411 FF68 0A00 A 412 FF60 0980 A 413 FF60 7192 A 414 FF68 0900 A 415 FF67 6195 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 F73 421 FF73 420 FF73 422 FF73 4F04 A 425 FF73 4F04 A 426 FF77 8205 A 425 FF78 8204 A 426 FF78 4000 A 430	LD SKAZ SFLG PFLG SKAZ SFLG ANU LD AND RADD KADD KADD KADD KADD KADD KADD FUSH LD PUSH LD PUSH LD PUSH LD PUSH LD PUSH LD PUSH LD PUSH LD SKAZ	0,2(2) 0,SELS SELF IENF 0,IENS IENF 0,HFFF9 1,3(2) 1,D6 0,1 3,4 2,-4 0,5(2) 0 0,4(2) 0 0,3(2) 0 0,2(2) 1 1 1 1 1 1 1 1 1 1 1 1 1	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK 4 PASS SEQUENCE REQUIRES 6 MORE WORDS THAN A 15 PASS SEQUENCE BUT EXECUTES IN 247 MICROCYCLES A S DPPDSED TO 432
405 FF69 406 FF69 407 FF69 409 FF69 8202 A 410 FF6A 7196 A 411 FF6B 0A00 A 412 FF6C 0980 A 413 FF6D 7192 A 414 FF6E 0900 A 415 FF6F 6195 A 416 FF70 8603 A 416 FF70 8603 A 417 FF71 6590 A 418 FF72 3100 A 419 FF73 420 FF73 421 FF73 421 FF73 422 FF73 423 FF73 423 FF73 424 FF73 425 FF73 4F04 A 426 FF74 4AFC A 426 FF74 4AFC A 427 FF75 8205 A 428 FF76 4000 A 431 FF79 8203 A 432 FF7A 4000 A 433 FF7B 8202 A 434 FF7C 4000 A	LD SKAZ SFLG PFLG SKAZ SFLG ANU LD AND RADD RADD LD PUSH LD PUSH LD PUSH LD PUSH	0,2(2) 0,SELS SELF IENF 0,IENS IENS IENF 0,HFFF9 1,3(2) 1,06 0,1 3,4 2,-4 0,5(2) 0 0,4(2) 0 0,2(2) 0 0,2(2) 0	RESTORE THE INTERRUPT ENABLE AND SELECT FLAGS. THE SELECT FLAG WAS CLEARED IN THE PANEL SERVICE SEQUENCE. MAKE UP THE NEW RALU FLAGS THE NEW FLAGS ARE SAVED IN AC1 WHILE THE STACK IS RESTORED RESTORE THE STACK 4 PASS SEQUENCE REQUIRES 6 MORE WORDS THAN A 15 PASS SEQUENCE BUT EXECUTES IN 247 MICROCYCLES A S DPPDSED TO 432

437	FF7F			;						
438	FF 7F			STACK	OVERFLO	W HANDLE	ER			
-	FF7F			;						
440	FF7F			; IF TH	E STACK	IS FULL	THEN IT	T IS	POSSIBLE THAT THE	
	FF7F			-					HED A VALUE OFF THE	
	FF7F								ENTUALITY, THE	
	FF7F								D IN LOCATIONS X 11	8
	FF 7F								ACK POSITIONS ARE	
	FF7F								AG IS CLEARED AND	
	FF7F								A WITH THE OLD PC	
	FF 7F								ACK POSITIONS MUST B	F
	FF7F								ABILITY IN THE OVER-	-
	FF7F								GLE INSTRUCTION MODE.	
	FF7F			:				0.1.1		
	FF7F			:						
		1801	Α		вос	STKFULL	+2	:	IS THE STACK FULL?	
		2109			JMP	\$6			NO, JUMP AROUND THIS	s
		8210			LD	0,16(2)			YES, SAVE STK13 IN	
		A215			ST	0,21(2)			LDC X'118 AND SAVE	
		8211			LD	0,17(2)			STK14 IN LOC X 119	
		A216			ST	0,22(2)			THEN PUT THE PANEL	
		810D			LD	0.PRTN		-	UVERFLOW RETURN LOC.	Δ-
		4000			PUSH	0		-	TION ON THE STACK	•
460	FF 87	4000	A		PUSH	0		-	PUSHING DEF STK14 TH	HE N .
461	FF 88	4400	A		PULL	0		-	PUSH OFF STK13 AND	
462	FF89							;	PULL DNCE TO CLEAR	THE
463	FF 89							;	STACK BOTTOM. THE I	NEXT
464	FF89							;	TO STACK BOTTOM WILL	LØÊ
465	FF 8 9							;	CLEARED WITH THE RT	S
466	FF 89	0980	A		PFLG	IENF		;	RETURN. FINALLY, CL	ËÅĸ
467	FF8A			\$6:				;	THE INTERRUPT ENABLI	ē.
46 8	FF 8A							;		
469	FF8A							÷	RESTORE THE RALU FLA	AGS
	FF8A							;		
		ADOO			XCHRS	1				
		0280			PULLF					
		4100	A		PUSH	1				
	FF 8D							;		
	FF8D							• .	RESTORE THE REGISTER	XS
	FF 8D							;		
		82FE			LD	0,-2(2)				
		86FF			LD	1,-1(2)				
		8E01			LD	3,1(2)				
		8400	A		LD	2,(2)		1. <u>1</u> .		
	FF 91								DC TUDN	
	FF91							, i	RETURN	
	FF 91	0080	• •		DELC	5		ž	DECET THE CONTOR	
	FF 91	0000	A .		PFLG	5			RESET THE CONTROL PANEL INTERRUPT	
		0200	٨		RTS				ENABLE AND RETURN.	
				PRTN:	.WORD	RAM + 2	+ 22		PANEL SERVICE STACK	
	FF 94	0.1.4	្រី			000 1 4			OVERFLOW RETURN.	
								· · ·		

5.4 TELETYPE CHARACTER RECEIVE ROUTINE AND BIT DELAY ROUTINE

The Teletype Character Receive Routine is used by the program loader to obtain information from the Teletype. This routine along with the associated Bit Delay Routine are also directly accessible by the user for Teletype operations.

The Character Receive Routine fetches a character from the keyboard or reader and returns it in the righthand byte of AC0. The left-hand byte of AC0 is 0. In addition, the other accumulators contain the following at the exit: AC1 is the same as AC0; AC2 is 0; and AC3 contains the Teletype peripheral address, X'38.

The user may call the Character Receive Subroutine by coding:

JSRI TTYSR

where

TTYSR = X'FFFB.

The Teletype Bit Delay Routine is used to provide a stable interval of 6320 microcycles* (8848 μ sec) or selected intervals in 350 microcycle increments.

*To obtain time in seconds, multiply by 1.4.

The user may call the 6320-microcycle interval by coding:

JSRI DELAY

where

DELAY = X'FFF5.

He may call a selected interval of 15-1/2 + 350*N microcycles by placing N in AC0 and coding:

JSRI DELAYI

where

DELAY1 = X'FFF6.

In each case, AC0 is 0 upon return. The other accumulators are returned unchanged. The Select (SEL) Flag is cleared.

The complete package of Teletype Service Routines, including routines to type (or type and punch) a character, type a character as it is received from the keyboard, or type a message, is included with the IMP-16L.

Table 5-5 is a complete listing of the Teletype Character Receive Routine.

TELETYPE CHARACTER RECEIVE ROUTINE RTTYSR: .PAGE 587 FFD4 7 * 8 ; IMP16L TELETYPE ADDRESS 588 FFD4 0038 A TTYAD = 589 FFD4 ; 15 7. 590 FFD4 591 FFD4 : 17 592 FFD4 0011 A E = 593 FFD4 000C A D = 12 594 FFD4 0009 A C 9 = .LOCAL 595 FFD4 3.TTYAD ; LOAD TTY ADDRESS INTO 596 FFD4 4F38 A \$00: LI 597 FFD5 3181 A RCPY 0,1 ; AC3. ; RESET TTY CONTROLLER 5 593 FFD6 0605 A RITUT 599 FFD7 4E08 A \$30: LI 2,8 ; SET BIT COUNT TO 8. ; LOAD TTY DATA INTO 600 FFD8 0402 A \$40: RIN 2 ; ACO BIT 15. 601 FFD9 ; ENABLE TTY READER 602 FFD9 0604 A ROUT 4 2,\$60 ; TEST FOR START BIT 603 FFDA 1201 A \$50: BOC 604 FFDB 21FC A JMP \$40 ; DELAY 1/2 BIT TIME 3605 FFDC 4C09 A \$50: ĽΙ 0,0 606 FFDD 2918 A **JSR** DELAY+1 607 FFDE 58F4 A ; COMPENSATION ROR 0,0 ; TEST IF THE START BIT 608 FFDF 0402 A \$70: RIN 2 609 EFE0 ; IS STILL THERE. ; BRANCH IF GOOD START 610 FFE0 1201 A \$80: 8 O C 2,\$90 611 FFE1 21F3 A JMP \$00 + 1 ; FALSE START RETURN FOR 612 FFE2 ; A RESTART. 613 FFE2 2912 A \$90: DELAY **JSR** 614 FFE3 5811 A ROL 0,E ; COMPENSATION 615 FFE4 0402 A \$100: 2 ; LOAD DATA FROM TTY RIN 616 FFE5 6108 A \$110: AND 0,\$M ; MASK UNWANTED BITS 617 FFE6 5DFF A SHR 1,1 ; SHIFT DATA ; ADD NEW BIT TO DATA 618 FFE7 3182 A RXOR 0,1 619 FFE8 4AFF A ; TEST IF DONE AISZ 2,-1 620 FFE9 21F8 A \$141: JMP **\$9**0 ; NOT DONE, GET NEXT BIT 621 FFEA 290A A ; WAIT INTO THE FIRST **J**SR DELAY 622 FFE8 ; STOP BIT. 623 FFEB 50F8 A SHR 1.8 624 FFEC 3481 A RCPY 1,0 625 FFED 0200 A \$160: RTS ; DONE RETURN 626 FFEE 8000 A \$M: X*8000 . WORD 627 FFEF . FND SOURCE STATEMENTS ► RELOCATION CHARACTER: A - absolute, X - external, B - base, T - top, and I - indirect INSTRUCTION OR DATA MEMORY LOCATION ► SOURCE LINE NUMBER

Table 5-5. Teletype Character Receive Routine

5.5 PROCESSOR INITIALIZATION

At initialization, the Program Counter is set at X'FFFE by the microprogram. The IMP-16L firmware has a jump to location-zero instruction in memory location X'FFFE that directs the processor to the user program in the Random Access Memory (RAM). The control panel hardware is initialized in the HALT state so that when power is applied or the INITialize Button is pressed, the displayed program counter is X'FFFE and the HALT lamp is lit. The contents of X'FFFE are listed in table 5-6.

5.6 CONTROL PANEL, LOADER, AND ROM ROUTINE ENTRY POINTS

As described earlier, certain memory locations are reserved for hardware-to-firmware communication. The reserved locations occupy the address space between X'FFF0 and X'FFFF. Table 5-6 is a listing of these locations. As may be seen in the listing, these locations contain Jump and Jump Indirect Instructions with the associated indirect addresses. These instructions direct requests for firmware service to the appropriate routines.

The Jump to Subroutine Implied (JSRI) Instruction is used by the hardware and may be used by the software to provide immediate linkage to these entry points.

The control panel hardware uses the JSRI Instruction as follows: when a control panel interrupt is recognized by the microcomputer, it produces a Read Control Panel (RDCP) Flag pulse followed by a read peripheral bus cycle with an address of zero. The control panel hardware responds with X'03FD (or X'03FC if there is no Programmers Control Panel) during the write data strobe interval. This data is a JSRI Instruction to location X'FFFD (X'FFFC) which is accepted by the microcomputer as the next instruction. As may be seen in the listing in table 5-6, location X'FFFD (X'FFFC) contains a jump indirect to the Control Panel Service Routine discussed earlier.

The locations X'FFFB, X'FFF5, and X'FFF6 are reserved as fixed entry points to the utility subroutines TTYSR, DELAY, and DELAY1, respectively, discussed in paragraph 5.4.

Finally, a provision is made on the IMP-16L Memory Module for ROMs in the fixed address space X'FE00 through X'FEFF. To provide direct linkage from software or possibly peripherals with level-zero interrupt capability, locations X'FFEF, X'FFF1, and X'FFF3 provide linkage to locations X'FE02, X'FE01, and X'FE00, respectively.

			and l	Delay Subrout	ines			
1 0000 2 0000 3 0000 4 0000 5 0000 6 0000 7 0000 8 0000 9 0000		;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	BFIRL IS WITH TH FUNCTION 1. 2. 3.	E IMP-16L NS FOR THE CONTROL STACK OV ABSOLUTE	D OF THE CJMPUTER. IMP-16L CUNSDLE S ERFLOW HA PAPER TA	BASIC FIRMWARE BFIRL PROVIDE USER: ERVICE ROUTINE NDLER	S THE Ful.	
10 0000 11 0000 12 0000			BFIRL I. MANNER:	S RESIDENT	IN ROM A	ND IS CONFIGUR	ED IN THE	FOLLOWING
13 0000 14 0000		;	RO	DESIG	ADDRESS	HALF-WORD	C JURD	
15 0000 16 0000 17 0000 18 0000		; ; ;		BDN BDO	X 'FF00 X 'FF00	LEFT RIGHT	ЭВ 10В	
19 0000 FF0 20 0000	0 A	•	ROMORG :	= X*FF00				
20 0000 21 0000 22 0000 23 0000 FFE	FΛ		• ASECT	DRG + DEF		CONSOLE AND IN POINTERS	IT I AL IZAT	NCI
24 FFEF 250 25 FFF9 FE0 26 FFF1 250 27 FFF2 FE0 28 FFF3 250 29 FFF4 FE0	0 A 2 A 0 A 1 A 0 A	POINTI: POINTO:	JMP •WORD JMP •WORD	<pre> a.+1 X*FE02 a.+1 X*FE01 a.+1 a.+1 </pre>	;	THE LOCATIONS POINT1, AND PO PROVIDE DIRECT TO LOCATIONS F FE01, & FE02,	INT2 LINKAGE E00,	
30 FFF5 31 FFF5 32 FFF5 33 FFF5						TELETYPE BIT D SUBRDUTINE	ELAY	
34 FFF5 007 35 FFF5 001 36 FFF5 4C1 37 FFF6 0A8 38 FFF7 587 39 FFF8 48F 40 FFF9 21F 41 FFFA 020	2 A 2 A 0 A 0 A F A D A	N DELAY: DELAY1:	LI	112 18 0,N SELF 0,K 0,-1 2	•	THIS NUMBER AU INTEGER MULTIP		
42 FFFB 21D 43 FFFC 250 44 FFFD 250 45 FFFE 200 46 FFFF FF0	8 A 2 A 1 A 0 A	TTYSR: OPHALT: CONSOLE INIT:	JMP JMP JMP JMP	RTTYSR ƏCPDINT ƏCPDINT O RCDNSDLE		CONTROL CONSOL Initialization		INT
		F	RELOCATI		STATEME	NTS osolute, X - externa	al	
				' - top, and I		Cording 28 CAUCING	~-,	
		•I	NSTRUCTI	ON OR DATA	1			
		N	MEMORY I	OCATION				
L			OURCE LI	NE NUMBER				

Table 5-6. Initialization Pointer, Control Panel Pointers, and Delay Subroutines

Chapter 6

INPUT/OUTPUT OPERATION

6.1 GENERAL

Input/output operations may be initiated by the program or by the IMP-16L interrupt facility. Both of these operations are described in this chapter.

Two instructions, RIN (Register IN) and ROUT (Register OUT), effect communications between the processor and peripheral devices. Transfers into or out of the processor are made through CPU Accumulator AC0. RIN transfers data into the processor, and ROUT transfers data out of the processor.

Exchanges of data and control information for input/output operations take place over the 16-line System Data Bus. These exchanges occur between the external peripheral controller and the internal CPU Accumulator ACO.

The control signals associated with processor input/output are indicated in the block diagram of figure 6-1. The actual transfer of data is handled by the System Data Bus Control Logic which is described in chapter 7. The Control Flag Logic is used to initiate bus transactions, control portions of the interrupt system, and provide a number of other control functions. The control flags, which are accessible to the programmer, are listed in table 3-15. The Status Flag Logic is used to enable individual interrupt levels and is explained in paragraph 6.3, together with the Interrupt Logic. The Jump Condition Logic provides 16 different conditions for the BOC Instruction, including the state of the Interrupt Enable Flag. The jump condition assignments are listed in table 3-9. It should be noted that while condition 0000 is a branch-on interrupt, it is not necessary for the program to test this condition. This condition is tested by the hardware to cause an automatic branch to an interrupt routine at memory location 1. The hardware branch occurs at the completion of the current instruction when the interrupt line goes true, provided that the user has set the Interrupt Enable Flags.




Figure 6-1. Processor I/O Control Signals

6.2 I/O INSTRUCTIONS

Both RIN and ROUT Instructions have the same format, as shown in figure 6-2. The ROUT Instruction sends two words out: a command word and a data word. The RIN Instruction sends one command word out and receives one data word. The command word is formed by the CPU from the sum of the contents of AC3 and the RIN or ROUT control field (ctl). The format of the command word is shown in figure 6-3.

REGISTER IN (RIN) 12 | 11 7 6 15 0 0 0 0 0 1 0 0 0 ctl**Operation**: $(AR) \leftarrow ctl + (AC3),$ $(AC0) \leftarrow (IOREG)$ Description: The contents of AR (address register) are replaced by the sum of ctl and the contents of AC3. The new contents of AR constitute the address of a peripheral device and a command, both of which are received by the addressed peripheral device. The peripheral device responds by transferring the contents of its input/output register (IOREG) to the processor Accumulator AC0. **REGISTER OUT (ROUT)** 7 6 0 15 12 11 0 0 0 0 0 0 ctl 0 1 1 **Operation**: $(IOREG) \leftarrow (AC0)$ $(AR) \leftarrow ctl + (AC3),$ Description: The contents of AR (address register) are replaced by the sum of ctl and the contents of AC3. The new contents of AR constitute the address of a peripheral device and a command, both of which are received by the addressed peripheral device. The processor then tranofers the contents of AC0 to IOREG in the peripheral device.

Figure 6-2. Input/Output Instruction Formats

NOT USED	DEVICE ADDRESS ORDER
	Order field. Specifies the input/output
	order (see table 6-1). The order is the command.
	Device address. Designates address of peripheral device.

Figure 6-3. Command Word Format of RIN/ROUT Instructions

A maximum of eight RIN and eight ROUT orders is possible using the 3-bit order field of the RIN/ROUT command word. A maximum of 256 devices may be addressed by the 8-bit device address field.

Some orders have a different effect on different peripheral devices, and all orders do not apply to all devices. Thus, a comprehensive description that explains the orders for each device is not given here but is given in the description for the device. A general description of the typical usage of the orders is given in table 6-1, and typical bit assignments for the status word are listed in table 6-2.

The peripheral device acknowledges an order by setting the Peripheral Order Accepted (POA) Control Flag in the CPU. The program may then test this flag by use of the BOC Instruction. Details of the timing for this and other input/output signals are given in chapter 7.

Gemmend	Outer		
Command Word	Order Code	Type of Transfer	Typical Usage
RIN	000	Unassigned	
	001	Peripheral Device Status	Returns status of controller flags to CPU (see table 6-2)
	010	Data Word (Read)	Reads data word from peripheral to CPU
	011	Unassigned	
	100	Unassigned	
	101	Unassigned	
	110	Interrupt Select Status 1	Place interrupt request status on
	111	Interrupt Select Status 2	assigned Data Bus Line
ROUT	000	Unassigned	
	001	Control to Peripheral Device	Transfers peripheral device control signals to controller; for example, set interrupt enable, rewind tape, and so forth.
	010	Read Order	Commands peripheral device to begin sending data to memory (using DMA)
	011	Read Check Order	Commands peripheral device to check validity of data; for example, cyclic redundancy check
	100	Set Address	Transfers the starting memory address for DMA operations
•	101	Reset Peripheral Controller	Resets peripheral device controller flags
	110	Unassigned	
	111	Write Order	Commands peripheral device to receive data from the CPU or memory

Table 6-1. Typical RIN/ROUT Order Codes

Bit Posi	ition	Significance	
0		Input Ready	
1		Output Ready	
2		On Line	
3		Device Busy	
4		Interrupt Enable	
5		Not Assigned	
6		Error 1 (Data Overrun)	
7		Error 2 (Transmission Error)	
8		Not Assigned	
9		Not Assigned	
10		Not Assigned	
11		Not Assigned	
12		Not Assigned	
13		Not Assigned	
14		Not Assigned	
15		Not Assigned	
NOTE:	Error status is typically reset with a ROUT Reset		
	-	vice Order or with an order to initiate	
	another operat	ion.	

Table 6-2. Typical RIN Status Bit Assignments

Typically, once a peripheral device starts executing a particular operation, the only orders that are accepted by the peripheral device are Read Peripheral Device Status and Reset Peripheral Controller until the operation under execution is completed. All other orders are rejected. The peripheral device rejects an order simply by failing to signal the processor that the order has been accepted. Hence, the POA Flag is not set when an order is not accepted.

6.2.1 Use of RIN and ROUT Instructions

The use and operation of the RIN and ROUT Instructions are summarized below.

RIN Orders perform the following functions:

- 1. Read status of peripheral device.
- 2. Transmit data from peripheral device to processor.
- 3. Transmit Interrupt Select Status to processor.

RIN Instructions are executed by the processor in the following steps:

- 1. Form effective input command word by adding CTL field to AC3.
- 2. Load effective input command word onto System Data Bus.

- 3. Peripheral Controller transmits 16 bits to System Data Bus, and processor loads AC0 from bus.
- 4. POA Flag possibly is pulsed (if order was accepted).

ROUT Orders perform the following functions:


- 1. Initiate peripheral device operations.
- 2. Establish control status.
- 3. Transmit DMA-related addresses from processor to peripheral device.
- 4. Transfer data to peripheral device from processor.

ROUT Instructions are executed by the processor in the following steps:

- 1. Form effective command word by adding CTL field to AC3.
- 2. Load effective command word onto System Data Bus.
- 3. Processor loads bus with contents of AC0.
- 4. Peripheral Controller reads data from System Data Bus.
- 5. POA Flag possibly is pulsed (if order was accepted).

6.2.2 Peripheral Device Address Assignment

An address of a peripheral device comprises a 2-digit hexadecimal number, requiring an 8-bit address field as shown below. Address Field



The following addresses are fixed for any system configuration:

Address Device

- X'07 Serial Teletype interface
- X'EC Control Panel Program Counter Display Register
- X'ED Control Panel Data Display Register
- X'EE Control Panel Data Switch Register
- X'EF Control Panel Command Switch Register

The assignment of other addresses is system configuration dependent. An example of address assignments in a possible system is given below:

AddressPeripheral UnitX'01Teletype (parallel interface)X'02Card ReaderX'03DiscX'04Communications

Address	Peripheral Unit
X'05	Interval Timer
X'09	Line Printer

6.3 INTERRUPT OPERATION

There are four processor interrupt request levels plus a stack-full interrupt request. All the peripheral devices for one level are wired to the single input line for that level using an open collector gate. (See figure 6-4.) The processor responds to low inputs on the Interrupt Request Lines which are labeled IRREQ0* through IRREQ3*. If any device generates an interrupt request, the line goes low and interrupts the processor (if that level of interrupt is enabled). There is a separate Interrupt Enable Flag for each of the four interrupt levels (labeled IEN0 through IEN3), the master Interrupt Enable (INTEN) for all four levels and the stack-full interrupt. The Interrupt Enable Flags for each individual level are part of the CPU status flags. They are modified by use of the PUSHF, PULL, PUSH, and PULLF Instructions or by the Set Status Flag or Clear Status Flag Instructions. The INTEN Flag is one of the CPU control flags and is modified by use of the SFLG and PFLG Instructions.

Several different interrupt levels provide a convenient means of controlling interrupts for devices of different priority in a system with a number of peripherals. In a system with only one Interrupt Request Line, the interrupt service program must issue an order to each device of lower priority than the one being serviced to reset the lower priority Interrupt Enable Flags on the peripheral controllers. In a system with several interrupt levels, all devices of like priority are tied to the same Interrupt Request Line. All devices on an individual level have, at the processor, a common Interrupt Enable Flag which can disable all devices on that line simultaneously. When an interrupt occurs, lower priority levels may be disabled in a minimum amount of time.




Figure 6-4. Processor Interrupt System

6.3.1 Interrupt Response

Response to a processor interrupt occurs at the end of the instruction being executed. The interrupt causes the processor to save the current state of the Program Counter (PC) on the top of the stack and to set the new contents of the PC equal to 1. The Interrupt Enable (INTEN) Flag is then turned off and the processor executes the instruction in memory location 1, which is the start of some Interrupt Service Routine. Interrupts on level 0 provide an automatic branch to the device service routine as explained in paragraph 6.3.3. The state of interrupts on levels 1, 2, and 3 may be determined by the use of the Interrupt Select Status Order as explained in paragraph 6.3.2. Interrupt service software determines the presence of a stack-full interrupt by use of the BOC Instruction.

6.3.2 Level 1, 2, and 3 Interrupts

A peripheral controller requiring interrupt servicing by the processor sets its open-collector Interrupt Request (IRREQ*) Flag, thus causing a low-level logic signal on the Interrupt Request Line, provided the peripheral Interrupt Enable Flag is set true. The Interrupt Request Line is common to all peripheral controllers on a given level. If both the processor INTEN and the Interrupt Enable for the given level are enabled, the processor recognizes an Interrupt Request Routine. When the processor responds to an interrupt request, it performs the following steps in order to transfer program control to the Interrupt Service Routine:

- Transfers the contents of the Program Counter (PC) to the top of the stack.
- Disables (clears) the processor INTEN Flag to prevent further interrupt.
- Fetches the next instruction from memory location 1, thus initiating the Interrupt Service Routine.

When an interrupt occurs, an Interrupt Service Routine should direct the processor to determine the devices requiring service and to select one peripheral device. This may be accomplished as follows:

- An Interrupt Select Status Order (RIN 6 or RIN 7) is sent out to all peripheral controllers. The order field of the command word is the only field recognized by the peripheral controllers, and the address field is ignored. Upon receipt of the Interrupt Select Status Order, the INT REQ Flags at the peripheral devices are cleared in most cases. An exception to this is the serial Teletype interface, which is described in paragraph 6.4.
- Each peripheral device is assigned one of the 16 System Data Bus Lines to report its interrupt status. Each peripheral device responds simultaneously with other peripheral devices, indicating whether or not it requires interrupt servicing. A binary 1 indicates a service request. (Typical interrupt assignments are shown in table 6-3.) Unused interrupt status bits should be masked out by the interrupt Service Routine since their value is undefined.
- The Interrupt Service Routine resolves interrupt priority and selects the peripheral device for interrupt servicing.

NOTE

Although there are only 16 System Data Bus Lines that are used for reporting interrupt status, by use of two Interrupt Select Status Orders, the status of 32 peripheral devices may be determined, one group of 16 peripheral devices responding to Interrupt Select Status 1 and another group to Interrupt Select Status Order 2. This concept can be extended to more than two levels of Interrupt Select Status Orders if necessary. After a peripheral device obtains interrupt access, the applicable RIN or ROUT command then effects the transfer of data between the processor and the peripheral controller. Upon completion of the interrupt operation, program control may be transferred back to the main program by use of the RTI Instruction. The RTI Instruction causes the Program Counter to be loaded by adding the top word of the stack to the CTL field of the instruction. The INTEN flip-flop is then enabled.

Bit	Assigned Peripheral
0	Unassigned
1	Parallel Teletype
2	Card Reader
3	Disc
4	Communications
5	Interval Timer
6	Unassigned
7	Serial Teletype
8	Modem
9	Line Printer
10	Unassigned
11	Unassigned
12	Unassigned
13	Unassigned
14	Unassigned
15	Unassigned

Table 6-3. Interrupt Select Status 1 Bit Assignments

6.3.3 Level Zero Interrupts

Interrupt requests on level zero require that the interrupting device return an instruction to the processor that causes the processor to branch directly to the Interrupt Service Routine for that particular device. The primary advantage of this is that the interrupt is serviced in a minimal amount of time. The primary disadvantage is that the peripheral device controller is more complex and therefore more expensive to manufacture.

All devices connected to level zero must have a priority determination network so that when an interrupt request is acknowledged, only one device places its interrupt instruction on the System Data Bus.

Level zero interrupt servicing consists of the following steps:

- Peripheral Controller Interrupt Line goes true.
- If the device has priority, then it causes the IRREQ0* Line to go low.
- The device then causes all other devices to be locked out.
- The CPU responds to the interrupt (if INTEN is enabled) by initiating a read peripheral bus transaction with a device address of zero.

- The peripheral device responds by putting the Jump-to-level-zero Interrupt Indirect (JINT) Instruction on the bus.
- The low-order 4 bits of the instruction determine the address of the Interrupt Service Routine. (See chapter 3 for description of the JINT Instruction.)
- The INTEN Flag is turned off.
- The contents of the Program Counter are pushed on the stack and then the Program Counter is loaded with the address of the device service routine.

6.3.4 Stack-full Interrupt

In the event that the LIFO Stack in the CPU becomes full, a stack-full interrupt is set. If the INTEN Flag is set, the processor is interrupted. The Interrupt Service Routine may then test jump condition 8 to determine whether or not the interrupt is caused by a stack-full condition.

In most applications, the software can be written in a manner that guarantees that a stack-full condition does not occur. However, even in these cases, it is possible that in the system programming development a stack-full condition accidentally will occur. Because the interrupt process itself uses the stack, some words of the stack may be lost in the stack-full interrupting sequence.

The programmer must take precautions to guarantee that a stack-overflow error does not go undetected and that data on the stack is not lost. The programmer must not push words of all zeros onto the stack as data; two non-zero protection words should be kept at the bottom of the stack. These are relatively minor restrictions since, in most applications, use of the stack is reserved for subroutine return addresses, interrupt return addresses, and for saving the status flags while servicing interrupts.

The control console firmware provides further protection from an undetected stack-full condition. These extra precautions taken by the firmware are described in chapter 5.

6.4 SERIAL TELETYPE INTERFACE HARDWARE

A program-controlled serial Teletype interface is provided on the Control Panel Logic Module. A Teletype Character Receive Routine and a Bit Delay Routine are provided in ROM for convenience in using the Teletype-writer interface. These routines are described in chapter 5.

6.4.1 Interface Description

The Teletype interface is a two-way program-controlled bit-serial communication path which allows the CPU to send or receive serial bit streams to and from the Teletype. The formatting and timing of the bit stream is controlled by the CPU.

A block diagram of the Teletype interface is shown in figure 6-5. All communication between the CPU and the Teletype interface is over the System Data Bus and the interrupt facility. The RIN and ROUT Instructions are used for information and order code transfers.

The Address Decode Section enables the interface logic when the 8-bit address field specifies the Teletype address of X'07. In this event, the 3-bit order field is decoded (in the Order Decode Section) to determine which order should be executed by the interface logic. The Teletype receive circuit sets the Interrupt Flag in the Interrupt Request Logic whenever a start bit is received from the Teletype. If the Interrupt Enable Flag is set in the processor, as well as in the interface card, an interrupt occurs.

The interrupt may be used to initiate a program-controlled transfer of a Teletype character. The data received by the Teletype is read over the System Data Bus in bit position 15 by use of the RIN Instruction. The data format is shown in figure 6-6. Bits 0 through 14 are undefined and should be masked by the program. The bits comprising the character are transmitted serially, least significant bit first.




Figure 6-5. Serial Teletype Interface




Figure 6-6. Teletype Data Word Format

The Teletype Transmit interface may be instructed to transmit a 1 or a 0 by use of the ROUT Instruction. Once set to a value, the interface continues to transmit that value until instructed to transmit another value or it is cleared with a RESET order. The transmit value is set from bit 15 of the System Data Bus. Bits 0 through 14 are not used and may be any value. The bits comprising the character should be transmitted serially, least significant bit first.

The Paper Tape Reader control may be used for Teletypes that have a Paper Tape Reader Relay Control Circuit. This optional feature allows program control of the Paper Tape Reader; this feature is especially desirable for applications where the data are processed as they are read, since the Paper Tape Reader may be stopped while processing occurs. This option is required when paper tape is used as the source input to the resident assembler

6.4.2 Order Codes

The orders acknowledged by the Teletype interface are listed in table 6-4. The effect of each order is explained below.

- RIN Code 2 Bit 15 of the data bus is set equal to the output of the Teletype. The processor, in turn, transfers the contents of the data bus to ACO. Bits 0 through 14 are undefined.
- RIN Code 4 The Paper Tape Reader is turned on.
- RIN Code 5 The Interrupt Request and Interrupt Enable Flags are turned off. The Teletype output is set to the idle (marking) state. The Paper Tape Reader Enable is turned off.
- RIN Code 6 The Teletype responds to the Interrupt Select Status 1 Order by setting data bit 7 equal to the state of the Interrupt Request Flag.
- ROUT Code 1 The Teletype Interrupt Enable Flag is turned on.
- ROUT Code 3 The Teletype transmit circuit is set to the value of data bit 15.
- ROUT Code 4 The Paper Tape Reader is turned on.
- ROUT Code 5 The Interrupt Request and Interrupt Enable Flags are turned off. The Teletype output is set to idle (marking) state. The Paper Tape Reader Enable is turned off.

Instruction	Order Code	Action
RIN	000	No Action
RIN	001	Not Allowed
RIN	010	Read Bit From TTY
RIN	011	Not Allowed
RIN	100	Start Tape Reader
RIN	101	Reset
RIN	110	INT Status to Bit 7
RIN	111	No Action
ROUT	000	No Action
ROUT	001	Set Inten
ROUT	010	Not Allowed


Table 6-4. Serial Teletype Order Codes

Instruction	Order Code	Action
ROUT	011	Write Bit to TTY
ROUT	100	Start Tape Reader
ROUT	101	Reset
ROUT	110	Not Allowed
ROUT	111	No Action

Table 6-4. Serial Teletype Order Codes (Continued)

6.4.3 Teletype Interface Connections

Figure 6-7 shows the interfacing cable required to connect the Operators Control Panel Module to a Teletype. The Teletype equipment must be strapped to the 20-milliampere option.



NOTE: USE #22 AWG STRANDED WIRE.

Figure 6-7. Teletype Interface Cable

Chapter 7

SYSTEM DATA BUS

7.1 GENERAL

All communication in the IMP-16L processor occurs over the System Data Bus. The bus is independent of the processor and provides a communication link between any two devices connected to the bus. In order to transfer information over the bus, the device must first request access through the Bus Priority Network. If no higher priority request is present, control of the bus is granted, and the requesting device then becomes bus master for one bus cycle. During this cycle, the master may address any other device on the bus and command a transfer of one 16-bit data word to or from the device.

The capacity of the bus is approximately one million 16-bit words per second. While the bus provides the datahandling capabilities required for high-speed peripherals, such as a disc, slower devices that require byte-bybyte service from the processor are not hindered by this design.

7.2 BUS STRUCTURE

The System Data Bus, figure 7-1, is composed of three signal buses: a 16-bit Bidirectional Data Bus, a Timing Signal Bus, and a Control Signal Bus. Functional operation is as follows.

- The 16-bit Bidirectional Data Bus uses TRI-STATE (R) positive logic, and is time-multiplexed to transfer addresses as well as data.
- The Timing Signal Bus provides the basic system clocks as well as address and data strobes which indicate when data is valid on the bus.
- The Control Signal Bus provides a priority system for bus access; signals to specify whether the current bus transaction is a read-memory, write-memory, read-peripheral, or write-peripheral operation; an extended bus cycle signal; a response line to indicate that a peripheral has accepted an order sent over the System Data Bus; and interface signals to the Bus Priority Network used to determine the next bus master.




Figure 7-1. System Data Bus Structure

A list of the System Data Bus signals is given in table 7-1. Most of the signals originate in the CPU card. Four inverters on the control panel logic card are available to invert active high signals into active low signals for use in bus requests or as required.

Name	Pin Number	Description		
		Timing Bus Signals		
IC LKA	69	Interface Bus Clock A		
ICLKA*	70	Interface Bus Clock A		
ICLKB	73	Interface Bus Clock B		
ICLKB*	74	Interface Bus Clock B		
IADS	75	Interface Address Data Strobe		
IADS*	76	Interface Address Data Strobe		
IWDS	77	Interface Write Data Strobe		
IWDS*	78	Interface Write Data Strobe		
IRDS	79	Interface Read Data Strobe		
IRDS*	80	Interface Read Data Strobe		
BICLKB	68	Buffered Bus Clock B		
nanalanan saya sa manaki ki yi manan ƙifi ƙifa anyan		Control Bus Signals		
IRMC*	67	Interface Read Memory Cycle		
IWMC*	65	Interface Write Memory Cycle		
RPC*	129	Interface Read Peripheral Cycle		
IWPC*	127	Interface Write Peripheral Cycle		
IPOA*	131	Interface Peripheral Order Accepted		
IBHLD*	82	Interface Bus Hold		
IBR0*	45	Interface Bus Request 0		
IBR1*	46	Interface Bus Request 1		
IBR2*	47	Interface Bus Request 2		
IBR3*	48	Interface Bus Request 3		
IPS0*	49	Interface Priority Select 0		
IPS1*	50	Interface Priority Select 1		
act me				

Table 7-1. System Data Bus Signals

Name	Pin Number	Description
Control Bus Signals (Continued)		
IPS2*	51	Interface Priority Select 2
IPS3*	52	Interface Priority Select 3
APVO*	95	Interface Approve Out ¹
APVI*	96	Interface Priority Approve In ¹
IAI	10	Interface Inverter A Input ²
IBI	14	Interface Inverter B Input ²
ICI	16	Interface Inverter C Input ²
IDI	22	Interface Inverter D Input ²
IAO	12	Interface Inverter A Output ²
IBO	18	Interface Inverter B Output ²
ICO	20	Interface Inverter C Output ²
IDO	26	Interface Inverter D Output ²
Data Bus Signals		
IDB00	9	Interface Data Bit 0
IDB01	11	Interface Data Bit 1
IDB02	13	Interface Data Bit 2
IDB03	15	Interface Data Bit 3
IDB04	17	Interface Data Bit 4
IDB05	19	Interface Data Bit 5
IDB06	21	Interface Data Bit 6
IDB07	23	Interface Data Bit 7
IDB08	27	Interface Data Bit 8
IDB09	29	Interface Data Bit 9
IDB10	33	Interface Data Bit 10
IDB11	35	Interface Data Bit 11
IDB12	37	Interface Data Bit 12
IDB13	39	Interface Data Bit 13
IDB14	41	Interface Data Bit 14
IDB15	43	Interface Data Bit 15

Table 7-1. System Data Bus Signals (Continued)

¹Provided for expansion of DMA bus to more than four DMA devices.

²Spare inverters.


7.3 BUS TIMING


Figure 7-2 is a timing diagram which shows the time relationships existing during a typical bus write operation. The clock and control signals perform the synchronization of the data transfer over the System Data Bus. The basic system clock generates two clocks called ICLKA (Interface Bus Clock A) and ICLKB (Interface Bus Clock B). The trailing edge of ICLKB initiates and terminates various bus signals such as IADS (Interface Address Data Strobe), IWDS (Interface Write Data Strobe), and IRDS (Interface Read Data Strobe). The trailing edge of ICLKA may be used to clock data received over the bus.

When a peripheral is selected for access to the System Data Bus, the address and data transfers within the read or write sequences are fixed. Within the clock period following priority selection, the selected peripheral must gate a 16-bit address word onto the System Data Bus. This address word must remain stable for one clock period. The Control Bus Logic provides an Interface Address Data Strobe (IADS*) delimiter which is energized during this period of time. The Control Bus Logic also provides an Interface Write Data Strobe (IWDS) and an Interface Read Data Strobe (IRDS) to synchronize the data transfer. IWDS is energized for two or more clock periods following IADS, allowing time for the data to be written into the memory register soon enough for a write memory operation. IRDS is energized during the third or final clock period of the data transfer cycle.


The bus write timing diagram, figure 7-2, illustrates what takes place when the CPU generates a write memory request. Operation is as follows:

• When IBR* (Interface Bus Request) goes low, a bus request is generated (if no higher priority is requesting, and the bus is free).





ICLKA*	= INTERFACE CLOCK A
ICLKB*	= INTERFACE CLOCK B
IBR*	= INTERFACE BUS REQUEST
IPS*	= INTERFACE PRIORITY SELECT
APVO*	= APPROVE OUTPUT
IADS*	= INTERFACE ADDRESS DATA STROBE
IWDS*	= INTERFACE WRITE DATA STROBE
$\operatorname{IR}\mathrm{DS}^*$	= INTERFACE READ DATA STROBE
IWMC*	= INTERFACE WRITE MEMORY CYCLE



- The bus request is granted in the form of the IPS* (Interface Priority Select) Signal at the trailing edge of the next IC LKB*, initiating a bus cycle.
- At the time IADS* and IWMC* are activated, and (in the case of the memory write operation) a memory write cycle is initiated.

NOTE

In the event that the bus is not free, or a higher priority device is requesting, IPS* will not be low at the trailing edge of ICLKB* and a bus cycle therefore cannot be initiated. For this reason, the state of these two lines (IPS* and ICLKB*) is monitored by the requesting bus controller.

During the entire bus cycle, the bus master (in this case the CPU) drives one of the four following signal lines low to specify the type of bus transaction:


- **IWMC*** = Interface Write Memory Cycle
- IRMC* = Interface Read Memory Cycle
- **IWPC*** = Interface Write Peripheral Cycle
- IRPC* = Interface Read Peripheral Cycle

Once the bus request is granted, the bus control circuit in the CPU provides three data strobe signals to control the data transfer: IADS, IWDS, and IRDS. IADS is used by the master as a delimiter gate for putting the address onto the System Data Bus. The address must be valid after the IADS* goes low and remain valid as shown in figure 7-3. This ensures that data will be valid before the trailing edge of ICLKA. If the transfer is a Write Memory or Write Peripheral operation, IWDS* is used as a delimiter to gate the data onto the bus. The data must be valid as shown in figure 7-3. IRDS* is used by the receiving device during an operation as the delimiting gate for strobing data from the bus. Data is valid as shown in figure 7-3. For all three of the above strobe signals (IADS*, IWDS*, and IRDS*) it is desirable to remove the strobed data from the bus as soon as possible after the strobe goes away to prevent excessive current when the next data word is strobed onto the bus. At the latest, the data must be removed in time to let the next data word stabilize before the next leading edge of ICLKA. This allows the receiving latch time to set up before being clocked. Interfacing devices should use the trailing edge of ICLKB* to clock in address and data information as this is overlapped by IADS, IWDS, and IRDS.

When a Read or Write Peripheral Order code is sent over the bus, the peripheral device may respond with an Interface Peripheral Order Accepted (IPOA*) Signal. This signal goes to the direct set input of a latch and, if IPOA* goes low at any time during the cycle, the latch is set. The state of this latch may be tested by the BOC Instruction to verify that the order was received. This line should be driven only during bus transactions in which the processor is bus master and in accordance with timing restrictions of figure 7-3.

In order to allow for memories whose access time exceeds the time available in a normal bus cycle, an extended cycle capability is provided. Any bus cycle may be extended by a low signal on the Interface Bus Hold (IBHLD*) Line. This feature should be used with caution, as it may upset the timing of other system functions, such as memory refresh, or programmed input/output operations. The timing requirements for IBHLD* are shown in figure 7-4. IBHLD* must be low ahead of the ICLKB* which would normally initiate IRDS. It may remain low for any length of time less than 4 microseconds.

IRDS* is initiated on the ICLKB* following the positive going transition of IBHLD*. IBHLD* must not change state while ICLKB* is low. To read memory, the CPU or peripheral controller must activate the Interface Read Memory Control (IRMC*) Signal during the clock period following priority selection. IRMC* must remain active until the data transfer is complete. Similarly, to write memory, the Interface Write Memory Control (IWMC*) Signal must be active.



MAXIMUM DATA LINE CAPACITANCE = 320 pf
MAXIMUM CLOCK OR CONTROL SIGNAL CAP. = 210 pf

ALL DELAYS EXPRESSED IN
 NANOSECONDS AS: <u>MINIMUM DELAY</u>
 MAXIMUM DELAY

• DELAYS SPECIFIED AT 1.5 V

Figure 7-3. Timing Specifications




Figure 7-4. Bus Hold Timing Requirements

To select a peripheral device for input/output operation, the CPU must obtain access to the System Data Bus. When Interface Priority Select (IPS*) is activated, the CPU generates either an IRPC* (Interface Read Peripheral Control) or an IWPC* (Interface Write Peripheral Control) Line. Once the Bus Control Logic has started its sequence, the CPU must gate the peripheral address/command word onto the System Data Bus during Interface Address Data Strobe (IADS) time.

Each peripheral device decodes bits 3 through 10 of the peripheral address/command word to determine if it is being addressed. If a peripheral detects its address in conjunction with IRPC* or IWPC*, it proceeds as follows:

- 1. If the peripheral device is busy, it ignores the command word and continues its input/output function. However, if the command word is a Read Status Order, then the peripheral device gates its status onto the System Data Bus to be read by the processor.
- 2. If the peripheral device is not busy, it accepts the order information and activates the IPOA* (Peripheral Order Accepted*) Line. (Note that not all devices incorporate the IPOA function.)

The functions performed as a result of a peripheral command vary from one type of peripheral device to another. For example, a Read Peripheral Order to a Card Reader initiates a block transfer of data on a complete 80-column card from the Card Reader into main memory. In contrast, for a Teletype, a Read Peripheral Order executes the transfer of one bit from the Teletype Controller to the processor.

7.4 BUS PRIORITY

Priority on the System Data Bus is determined by the Priority Logic, which controls the Priority Network (see figure 7-5). Each direct-memory-access peripheral device or subsystem is assigned a priority level. When access to the bus is required, the requesting device drives its bus request line to the priority network. If it is the highest priority request, it receives an Interface Priority Select (IPS) Signal back from the priority network.




Figure 7-5. Bus Priority Signals

Access to the System Data Bus must be obtained through the bus Priority Logic. Signals associated with this logic are shown in figure 7-6. Four levels of bus priority are provided on the CPU card with level 0 having the highest priority. The APVO* (Priority Approve Output*) of the Priority Network may be used to increase the number of levels available. If no external levels are added, it should be tied directly to APVI* (Priority Approve IN*) at the CPU connector. Figure 7-6 shows the general structure of the Priority Logic for extending the Priority Logic to an expanded system.

An Interface Bus Request (IBR*) may be initiated on the trailing edge of any ICLKB regardless of the present bus activity. The corresponding Interface Priority Select (IPS) Signal should be sampled on the trailing edge of all following ICLKB* pulses until access to the bus is granted (as indicated by IPS* going low). The bus cycle immediately follows granting access to the bus and the bus request should be terminated before the start of the IRDS (Interface Read Data Strobe). The bus grant is removed at the start of the cycle.

The Priority Approve Out (APVO*) is disabled during a bus transaction until the last cycle when it is enabled again. This allows back-to-back bus transactions to take place. Using this scheme, no overhead is lost while deciding the next priority.

Figure 7-7 illustrates the timing of two levels of priority. Signals that initiate these two levels are identified in the timing diagram of figure 7-7 as IBR2* and IBR1*. Operation is as follows: The level 2 device makes a bus request by setting IBR2* low. Normally, this request is granted at the next clock ICLKB*. However, before the request can be granted, the device on level 1 (IBR1*) makes a request by setting IBR1* low and the level 1 request is granted. Level 2 then retains its request by keeping IBR2* low, and the level 2 request is granted later at the conclusion of the level 1 transaction.




Figure 7-6. General Structure for Extended Priority Logic




Figure 7-7. Two-level Priority Timing

Chapter 8

IMP-16L MODULE CHARACTERISTICS

8.1 INTRODUCTION

This chapter contains functional descriptions of the following modules:

- CPU Module
- Memory Module
- Operators Control Panel and TTY/IO Interface Module
- Standard Programmers Control Panel Module

Figures and illustrations are provided to show the physical location of components on the PC cards, and tables and text are provided to describe the operational features.

8.2 IMP-16L CPU MODULE

Figure 8-1 shows the physical layout of components on the IMP-16L CPU PC card. Characteristics are as follows:

- 16-bit word length
- 4 16-bit accumulators
- 1 million word-per-second bus capacity
- 16-word 16-bit last-in/first-out stack
- Double-precision arithmetic
- DMA bus structure
- 2 user jump conditions
- 60 instructions
- 4 levels of interrupt
- 4 priority bus ports, expandable
- 5 methods of addressing
- Multiply/divide instructions
- 5 user control flags
- Capacity:

Approximately one million 16-bit words per second on the System Data Bus

• Modes of Bus Operation:

Read Memory Write Memory Read Peripheral Write Peripheral




Figure 8-1. IMP-16L CPU Module

Interface Characteristics:

16 TRI-STATE[®]address/data lines time-multiplexed

TTL compatible control signals

DMA transfer

Programmed I/O data transfer

• Environment:

Temperature:	0 [°] C to 60 [°] C operating (ambient)
	-20 ^o C to 100 ^o C nonoperating
Relative Humidity:	0 to 90% with no condensation

• DC Power Requirements at Room Temperature:

$+5V \pm 5\%$	2.6 amperes maximum
-12V±5%	0.2 ampere maximum

Description

The IMP-16L CPU card is designed around four 4-bit MOS/LSI Register and Arithmetic Logic Units (RALUs) using two Control Read-only Memories (CROMs) for executing instructions. The bus structure is a DMA-type with approximately a one million word-per-second capacity. There are four ports and Priority Logic on the CPU card with provisions for expansion. All timing and control signals for bus priority are contained on the CPU card. The data bus is bidirectional TRI-STATE with address and data time-multiplexed.

Four levels of external interrupts, each of which may be individually enabled, are provided plus a control panel interrupt and a stack-full interrupt. A master interrupt enable can enable or disable all interrupts except the control panel interrupt.

Two external Branch-on-condition (BOC) Signals are available to the user. Five external control flags, which may be either set or pulsed, are available for the user. System timing is normally from a crystal-controlled oscillator. Provisions are available via backplane wiring to use an external clock. Figure 8-2 is a functional block diagram of the IMP-16L CPU Module.

8.3 MEMORY MODULE

Figure 8-3 shows the physical layout of components on the IMP-16L Memory PC card. Characteristics are as follows:

- 4096 words by 16 bits
- Modular expandable
- Modular interchangeability
- Up to 512 16-bit words of ROM
- Two power supply voltages
- Refresh Logic on card
- Directly addressable to 32K words

Description

The IMP-16L memory system is designed to meet the needs of the IMP-16L microcomputer. This memory provides high reliability and performance at a low cost through the use of MOS/LSI technology. This memory system has a capacity of 4096 16-bit words on each PC card. Each PC card




Figure 8-2. Functional Block Diagram of IMP-16L CPU Module




Figure 8-3. IMP-16L Memory Module

is a complete memory system with TRI-STATE $^{\textcircled{R}}$ TTL interface and Refresh Logic.

Dimensions:

Memory board (4K x 16):

11.0 inches long 8.5 inches wide 0.50 inch high

• Capacity:

4096 words by 16 bits of random access memory per card Up to 32K words directly addressable memory using backplane jumpers to select module address Two 256-word by 16-bit Read-only Memories (ROMs) using address space $FE00_{16}$ to $FEFF_{16}$ and $FF00_{16}$ to $FFFF_{16}$

• Cycle Time:

900 nanoseconds for random access memory 1500 nanoseconds for read-only memory

Access Time:

600 nanoseconds for random access memory 1000 nanoseconds for read-only memory

• Operational Modes:

Read (nondestructive) Write Refresh

Interface Characteristics:

16 TRI-STATE[®] address/data lines, time-multiplexed TTL compatible control signals TTL Refresh Logic

Environment:

Temperature:

 0° C to 60° C operating (ambient) -20^{\circ}C to 100° C nonoperating

Relative humidity:

0 to 90% with no condensation

DC Power Requirements at Room Temperature:

 $+ 5V \pm 5\%$ $-12V \pm 5\%$ 2.3 amperes maximum1.1 amperes maximum5 amperes maximum

+ 6.85V (1.85V \pm 0.25V more positive than + 5V supply)

Options

ROMENI Signal:

To use the read-only memories, the ROMENI Signal must be connected to the ROMEN Signal. This connection is made on the backplane.

KSEL Signal:

To select the address space for the read/write memory (in increments of 4K), connect the corresponding KSEL X*' Signal (where X denotes which 4K) to the KSEL* input. This connection is made on the backplane.

Figure 8-4 shows typical timing for the memory read and write operations. Figure 8-5 is a functional block diagram of the IMP-16L Memory Module.




Figure 8-4. Memory Read and Write Typical Timing Diagrams




Figure 8-5. Functional Block Diagram of IMP-16L Memory Module

8.4 IMP-16L OPERATORS CONTROL PANEL AND TTY/IO INTERFACE MODULE

Figure 8-6 shows the physical layout of components on the IMP-16L Operators Control Panel and TTY/IO Interface PC card. Characteristics are as follows:

- 16-bit bidirectional Programmers Control Panel interface bus
- Single instruction step logic
- Full duplex, serial Teletype (programmed control) interface
- Optional highspeed Teletype current loop input
- Teletype interrupt
- Four extra inverters available to the user on the backplane
- Programmers Control Panel display refresh interrupt
- Level zero interrupt (highest priority)
- Operators Control Panel Description

The IMP-16L Operators Control Panel is designed to interface the CPU to the Programmers Control Panel and to provide basic operational features such as: Run, Halt, Initialize, Lock, and Load Program functions. Logic is included to debounce the RUN, LOCK, INIT and LOAD PROGRAM Pushbuttons and to insure that they are serviced exactly once each depression.

To make the panel functions transparent to the user, the control panel is designed as the highest priority level zero interrupt source. The control panel interrupt is not disabled when INEN is set low. However, the control panel interrupt may be disabled by setting a logic '1' on the Control Inhibit (CPINH) Line of the CPU.

During the Halt Mode, the control panel issues a continuous interrupt to the CPU. When recognized by the CPU, the panel hardware gates an X'03FD (or X'03FC if there is no Programmers Control Panel) onto the bus to be executed as the next instruction (see paragraph 6.3.3). This is a Jump-to-subroutine-implied Instruction (JSRI) to location X'FFFD (X'FFFC), - the start of the Control Panel Service Routine. CPU hardware ignores all interrupts until panel service is completed (see paragraph 5.3).

In the Run Mode, the Control Panel Module has a monostable retriggerable one-shot multivibrator that interrupts approximately 10 times per second to refresh the programmers' display. Switch depressions such as Single-instruction, Load Data, Load Program, and Increment Memory override the one-shot interrupt and cause an immediate interrupt to respond to the switch depression.

• Operational Functions

RUN	Panel LOCK
HALT	SINGLE INSTruction
INITialize	LOAD PROGram

TTY/IO Interface

The TTY/IO interface is a general-purpose, program-controlled, full-duplex serial interface designed for a 20-milliampere current loop transmission line. Logic is provided for read, write, interrupt enable and clear, interrupt status response, and Paper Tape Reader relay control (to be used if the Teletype is equipped with a Paper Tape Reader relay). One backplane option is provided for an auxiliary jump. Grounding the Auxiliary Jump Pin (AUXJ*) on the backplane causes the interrupt instruction to change from X'03FD to X'03F1 (from JSRI X'FFFD to JSRI X'FFF1). A Jump Instruction to X'FE01 is located at X'FFF1 in the Control Panel Service Routine. This instruction option enables the user to develop special purpose firmware located in the 256-word ROM space X'FF00 through X'FEFF.




Figure 8-6. IMP-16L Operators Control Panel and TTY/IO Interface Module

(This option works only if the programmers panel is installed. If it is absent and the auxiliary jump line is low, the Interrupt Instruction is X'03F0. Therefore, executing the instruction at X'FFF0 is illegal. The SCPIE Flag on the CPU (flag 13) must be pulsed to enable the control panel interrupt.

• Interface Characteristics

16-bit bidirectional open collector Programmers Control Panel interface bus capable of driving up to 10 feet over a 3M-Scotchflex 28 AWG flat cable.

Open collector control signal drivers to Programmers Control Panel. Programmed TTY serial data transfer to CPU over System Data Bus.

• Environment

Temperature:

 0° C to 60° C operating ambient -20°C to 100° C nonoperating

Relative Humidity:

0 to 90% with no condensation

• DC Power Requirements at Room Temperature

+ 5 volts ± 5%	2.0 amperes maximum
-12 volts ± 5%	0.25 ampere maximum

8.5 STANDARD PROGRAMMERS CONTROL PANEL MODULE

The standard Programmers Control Panel Module is shown in figure 8-7. Characteristics are as follows:

- 16-bit bidirectional interface bus
- Eleven-position Display Selector Switch
- Single Instruction, Increment Memory Address, and Load Data functions
- LED Display Lamps
- Description

The standard Programmers Control Panel is designed to enable the user access to the CPU registers, memory, stack, flags, and to permit program debug operations such as Single Instruction and Increment Memory Address. Logic is minimized to enhance universal applications of the panel.

Data is transmitted between the Programmers Control Panel Module and the Operators Control Panel PC card under program control.

• Environment

Temperature:

0°C to 50°C operating ambient

-20°C to 55°C nonoperating

- Relative Humidity:
- 0 to 90% with no condensation
- DC Power Requirements at Room Temperature

(Power supplied over separate power cable)

 $\pm 5 \text{ volts } \pm 5\%$ 2 amperes maximum




Figure 8-7. Standard Programmers Control Panel Module

Chapter 9

IMP-16L OPTIONS

9.1 INTRODUCTION

This chapter of the users manual describes current options of the IMP-16L.


9.2 CARD READER


9.2.1 General Description

The Card Reader Subsystem, figure 9-1, is designed to interface to the IMP-16L DMA system. The Card Reader inputs a card at a time directly into memory. Data may be entered in either of two formats as selected by the processor, or input in one format under subsystem control when used in the Bootstrap Mode.

9.2.2 Card Reader Characteristics

The subsystem is designed to accept data from the Documation M300L Card Reader (or equivalent). This reader inputs 300 cards per minute over a TTL interface. (See paragraph 9.2.11 for Card Reader timing and control information.)





Card Reader specifications are as follows:

- Read Rate
- Card Type
- Hopper/Stacker
- Light Source
- Read Station
- Electronics
- Logic Convention
- Voltage

300 cards per minute

Standard 80-column EIA card

1000-card capacity

Infrared light emitting diodes

Photo transistor, 12 bits parallel

- 5-volt TTL interface
- Positive logic convention

115 VAC $\pm 10\%$, single phase, 60 Hz or 230 VAC $\pm 10\%$, single phase, 50 Hz

NOTE

For 115 VAC, 60 Hz, Order Number IMP-00/825; and for 230 VAC, 50 Hz, Order Number IMP-00/825E.

1650 VA maximum starting load for 3 seconds 600 VA maximum running load

9.2.3 Modes of Operation

Power

There are two basic modes of operation.

• Bootstrap Mode

When the control panel momentary switch (AUX 1) is pressed, one card is read from the Card Reader and the information deposited in Packed format into the first 40 locations in memory. The processor has no control over the subsystem while in this mode. The subsystem reverts to the Normal Mode when the momentary switch is released.

• <u>Normal Mode</u>

The subsystem reads directly to memory under processor control when in the Normal Mode. This specification refers to the Normal Mode unless otherwise stated.

9.2.4 Data Format


The data read from a card is presented to the memory in one of two formats as specified by the programmer. Figure 9-2 illustrates the Packed format while figure 9-3 shows the Standard format.


9.2.5 Command Format

As with all RINs and ROUTs, the command word is presented to the subsystem from the processor with ADS during an RPC or WPC operation. The command word format is as follows.

1	15	11	10					L	L	3		0
	not used		0	0	0	0	0	0	1	0	order	

device address








Figure 9-3. Standard Format

The Card Reader Subsystem is assigned address X'02.

Orders recognized by the Card Reader Subsystem fall into two classes. The input class refers to those orders which require the subsystem to transfer data to the processor. Orders falling into the output class require transfers from the processor to the subsystem. The two classes are given below.

Input Class:

Read Status	(RIN 1)
Interrupt Select	(RIN 6)


Output Class:

Read Standard	(ROUT 2)
Read Packed	(ROUT 3)
Set Control	(ROUT 1)
Reset	(ROUT 5)

9.2.6 Command Data Word Formats

A data word exchange between the processor and the Card Reader Subsystem occurs each time an order is issued to the subsystem. The format of the data word corresponding to each order follows.


The Read Status Order data word returns the subsystem status word to ACO.




The transmission error bit is set if the Card Reader senses a light/dark read check. A data-overrun condition is indicated by bit 6 being set. Bit 4 is a logic '1' if the Card Reader is enabled for interrupts and logic '0' if interrupts are disabled. Busy (bit 3) is a logical '1' only while the subsystem is actually in the process of reading a card. Online is indicated whenever the Card Reader power is applied; cards are in the input hopper; and there are no reader error conditions.

Execution of the Interrupt Select 1 Order causes the Card Reader Subsystem to drive bit line 2 (only) of the System Data Bus. This bit line is driven to a '1' if requesting an interrupt or to a '0' if the subsystem is not in an interrupt state.

The Read Standard and Read Packed data words contain a 16-bit main memory address. This address is transferred to the Card Reader from the processor AC0 where it is deposited in the subsystem Memory Address Counter.



The set control order data word in ACO contains only one bit which concerns the Card Reader Subsystem. If bit 0 is a logical '1' the Interrupt Enable Control is set to the enabled state. If bit 0 is a logical '0', the control is set to the disabled state.



The Reset Order has no data word associated with it.

9.2.7 Operation

Figure 9-4 is a block diagram of the Card Reader/Subsystem Interface. Operation of the Card Reader Subsystem (except for the Bootstrap Mode) is controlled by the processor. This subsystem responds to the six orders issued by the processor in the following way.

Execution of the Read Status Order causes the subsystem to gate its status information into AC0 in the processor as if it were a word of data. The temporary status bits (error condition bits 6 and 7) are reset with the next Read Standard/Packed or Reset operation.

The Interrupt Select 1 Order causes the Card Reader Subsystem to drive one (only) Data Bus Line indicating the interrupt status of the subsystem. This order allows the processor to test the interrupt status of 16 devices simultaneously in order to determine servicing priority. Completion of this order causes the Interrupt Enable Flag to be cleared.

The Read Standard operation gates the 16-bit starting memory address to the Card Reader Subsystem. The subsystem then reads a card and deposits the data in memory in the Standard format beginning at the starting address and ending 80 memory locations later. The subsystem then signals the processor that it has completed the operation by issuing an interrupt.


The Read Packed operation is identical to the Read Standard operation except for the data format. The 80 card columns are packed into 40 words of memory.


Execution of the Set Control Order causes the Card Reader Subsystem to sense the appropriate Data Bus Line and either set or reset the Interrupt Enable Control Flip-flop. This allows interrupts to be enabled or disabled under program control.

The Reset Order allows the processor to clear the Card Reader Subsystem under program control.

9.2.8 Error Condition Operation

Card Reader error conditions are indicated to the processor by the status bits. A Read check sets the transmission error status bit. Motion or Hopper checks are indicated with a Reset Online status bit.





9.2.9 Interrupt

The Card Reader Subsystem interrupts the processor under the following conditions.

- Motion or Hopper check
- Upon completion of a card read (whether or not a Read check occurred)

9.2.10 Interface Signal Glossary

<u>Control Signals</u>

Pick Command

Ready Busy

• Error Alarm Signals Read Error Motion Check

Hopper Check

• Data Signals Index Mark

Data Lines

Command issued to Card Reader which initiates the card pick cycle Indicates reader is ready to honor a Pick Command Indicates card is in process of being read

Indicates card being read failed the light/dark check

Indicates that a card has hung up in the track or cannot be picked


Indicates either input hopper empty or output stacker full

Pulse generated with each column read signaling the presence of data

12 parallel lines corresponding to the holes in the card


9.2.11 Read Card Timing

Figure 9-5 illustrates the timing of the beginning and ending of a card read cycle.



BEGINNING CARD READ CYCLE

ENDING CARD READ CYCLE



NOTE: IF PICK COMMAND HAS REMAINED TRUE THROUGH CYCLE THEN A NEW PICK SEQUENCE BEGINS 1 μsec AFTER THE FALL OF BUSY

Figure 9-5. Beginning Card Read Cycle and Ending Card Read Cycle Timing

Chapter 10

SYSTEM VERIFICATION

10.1 INTRODUCTION

This chapter contains procedures that can be used to verify the proper basic operation of an IMP-16L. If, during verification, any difference from the indicated result is encountered, refer to chapter 2 for a functional description of the CPU and memory cards. Refer to chapter 4 for a description of the controls and indicators on the Programmers and Operators Control Panels.

10.2 INITIAL SYSTEM VERIFICATION

10.2.1 Control Panel Verification

To verify Control Panel Operation, proceed as follows:

- 1. On the Operators Control Panel, set POWER Keyswitch to OFF and PANEL Keyswitch to LOCK.
- 2. Connect IMP-16L to appropriate input power (115 ± 10 vac, 60 Hz standard; 220 vac and 50 Hz optional).
- 3. Set POWER Keyswitch to ON; observe that blower operates and HALT Indicator is lighted.
- 4. Set Display Selector Rotary Switch to AC0; observe that DATA DISPLAY Indicators display X'0000.
- 5. Set Display Selector Rotary Switch to AC1; observe that DATA DISPLAY Indicators display X'0000.
- 6. Set Display Selector Rotary Switch to AC2; observe that DATA DISPLAY Indicators display X'0000.
- 7. Set Display Selector Rotary Switch to AC3; observe that DATA DISPLAY Indicators display X'0000.
- 8. Set Display Selector Rotary Switch to PC; observe that DATA DISPLAY Indicators display X'FFFE.
- 9. Set Display Selector Rotary Switch to NEXT INST; observe that DATA DISPLAY Indicators display X'2000.
- 10. Set Display Selector Rotary Switch to STACK; observe that DATA DISPLAY Indicators display X'0000.
- 11. Set PANEL Keyswitch to UNLOCK.
- 12. Set Display Selector Rotary Switch to MEM ADDR.
- 13. Set Data Switches to X'FFFF.
- 14. Press and release LOAD DATA Switch; observe that DATA DISPLAY Indicators display X'FFFF.
- 15. Set Data Switches to X'0000.
- 16. Press and release LOAD DATA Switch; observe that DATA DISPLAY Indicators display X'0000.
- 17. Set Data Switches to X'AAAA.

- 18. Press and release LOAD DATA Switch; observe that DATA DISPLAY Indicators display X'AAAA.
- 19. Set Data Switches to X'5555.
- 20. Press and release LOAD DATA Switch; observe that DATA DISPLAY Indicators display X'5555.
- 21. Set Display Selector Rotary Switch to AC0. Set Data Switches to X'0001. Press and release LOAD DATA Switch.
- 22. Set Display Selector Rotary Switch to AC1. Set Data Switches to X'0002. Press and release LOAD DATA Switch.
- 23. Set Display Selector Rotary Switch to AC2. Set Data Switches to X'0004. Press and release LOAD DATA Switch.
- 24. Set Display Selector Rotary Switch to AC3. Set Data Switches to X'0008. Press and release LOAD DATA Switch.
- 25. Set Display Selector Rotary Switch to PC. Set Data Switches to X'0010. Press and release LOAD DATA Switch.
- 26. Set Display Selector Rotary Switch to FLAGS. Set Data Switches to X'0020. Press and release LOAD DATA switch.
- 27. Set Display Selector Rotary Switch to STACK. Set Data Switches to X'0040. Press and release LOAD DATA Switch.
- 28. Set Display Selector Rotary Switch to AC0; observe that DISPLAY DATA Indicators display X'0001.
- 29. Set Display Selector Rotary Switch to AC1; observe that DISPLAY DATA Indicators display X'0002.
- 30. Set Display Selector Rotary Switch to AC2; observe that DISPLAY DATA Indicators display X'0004.
- 31. Set Display Selector Rotary Switch to AC3; observe that DISPLAY DATA Indicators display X'0008.
- 32. Set Display Selector Rotary Switch to PC; observe that DISPLAY DATA Indicators display X'0010.
- Set Display Selector Rotary Switch to FLAGS; observe that DISPLAY DATA Indicators display X'0020.
- 34. Set Display Selector Rotary Switch to STACK: observe that DISPLAY DATA Indicators display X'0040.

10.2.2 Operational Verification

To verify the system operation in the Run Mode, proceed as follows:

- 1. Initial control panel settings:
 - a. POWER Keyswitch ON
 - b. PANEL Keyswitch UNLOCK
- 2. Press and release INIT Pushbutton; observe that HALT Indicator is lighted.

- 3. Set Display Selector Rotary Switch to MEM ADDR.
- 4. Set Data Switches to X'0050.
- 5. Press and release LOAD DATA Switch.
- 6. Set Display Selector Rotary Switch to MEM DATA; observe that PROGRAM COUNTER-MEMORY ADDRESS Indicators display X'0050.
- 7. Set Data Switches to X'3081.
- 8. Press and release LOAD DATA Switch.
- 9. Press and release INCR MEM ADDR Switch.
- 10. Load data into memory locations X'0051 through X'0062 by repeating steps 8 and 9, but substitute the data values in the following list for the data value in step 7.

The PROGRAM COUNTER-MEMORY ADDRESS Indicators display the current (incremented) memory locations.

Memory Location	Data Value	Operation
X'0051	X'3081	NOP
X'0052	X'3081	NOP
X'0053	X'3081	NOP
X'0054	X'3081	NOP
X'0055	X'3081	NOP
X'0056	X'3081	NOP
X'0057	X'3081	NOP
X'0058	X'3081	NOP
X'0059	X'3081	NOP
X'005A	X'3081	NOP
X'005B	X'3081	NOP
X'005C	X'3081	NOP
X'005D	X'3081	NOP
X'005E	X'3081	NOP
X'005F	X'3081	NOP
X'0060	X'3081	NOP
X'0061	X'2050	JMP X'50

- 11. Set Display Selector Rotary Switch to PC.
- 12. Set Data Switches to X'0050.
- 13. Press and release LOAD DATA Switch; observe that PROGRAM COUNTER-MEMORY ADDRESS Indicators display X'0050.
- 14. Press and release RUN Pushbutton; observe that RUN Indicator is lighted.
- 15. Press and release HALT Switch; observe that the HALT Indicator is lighted.
- 16. Observe data value (memory location) displayed on PROGRAM COUNTER-MEMORY ADDRESS Indicators; verify that data value is between X'0050 and X'0061.

- 17. Press and release SINGLE INST Switch; observe that data value displayed on PROGRAM COUNTER-MEMORY ADDRESS Indicators is incremented.
- 18. Set Display Selector Rotary Switch to NEXT INST; observe that data value displayed on DISPLAY DATA Indicators corresponds to data value specified for that memory location in the NOP program.
- 19. Repeat steps 17 and 18 until all memory locations in the NOP program are examined.
- 20. Press and release RUN Pushbutton; observe that RUN Indicator lights and HALT Indicator is extinguished.
- 21. Press and release HALT Pushbutton; observe that HALT Indicator is lighted and RUN Indicator is extinguished.
- 22. Repeat steps 20 and 21.
- 23. Press and release RUN Pushbutton; observe that RUN Indicator is lighted.
- 24. Set PANEL Keyswitch to LOCK.
- 25. Set Data Switches to a data value of X'0000.
- 26. Set Display Selector Rotary Switch to MEM ADDR. Press and release LOAD DATA. Observe that PROGRAM COUNTER-MEMORY ADDRESS displays X'0000.
- 27. Press and release the following switches; observe that RUN Indicator remains lighted.
 - a. HALT
 - b. LOAD PROG
 - c. INIT
 - d. RUN
 - e. LOAD DATA
 - f. SINGLE INST
 - g. INCR MEM ADDR (Observe that PROGRAM COUNTER-MEMORY ADDRESS is incremented.)
- 28. Set PANEL Keyswitch to UNLOCK.
- 29. Set Display Selector Rotary Switch to PC. Press and release HALT Pushbutton; observe that HALT Indicator is lighted and PROGRAM COUNTER-MEMORY ADDRESS Indicators display a data value between X'0050 and X'0061, inclusive.

10.3 VERIFICATION OF TTY AND CARD READER INTERFACES

10.3.1 Card Reader Interface

The following procedure verifies correct Card Reader operation via the interface:

- 1. Connect Card Reader to Interface Card (see figure 1-3 in chapter 1).
- 2. On IMP-16L, set POWER Keyswitch to ON and PANEL Keyswitch to UNLOCK.

- 3. On Card Reader, press and release POWER Switch so POWER legend is illuminated.
- 4. Load the two CRBOOT program cards and MEMDIL card deck into Card Reader hopper. Make sure that CRBOOT cards are in front of MEMDIL card deck.
- 5. Press and release INIT Switch.
- 6. On Card Reader, press and release RESET Switch. Wait until RESET Switch illuminates green.
- 7. Press and release AUX1 Switch. (One card should be read.)
- 8. After card is read, press and release RUN Switch.
- 9. When Card Reader stops reading card deck (all cards should be read), set IMP-16L Display Selector Rotary Switch to MEM ADDR.
- 10. Set Data Switches to value (hexadecimal) of memory address containing known data that was loaded via Card Reader.
- 11. Press and release LOAD DATA Switch.
- 12. Set Display Selector Rotary Switch to MEM DATA. Verify that DATA DISPLAY Indicators display correct data value for associated memory address.

Card Reader interface verification is complete.

10.3.2 TTY Interface

The following procedure verifies correct TTY operation via the interface:

- 1. Connect TTY to Control Panel Interface Card connector (see figure 1-3 in chapter 1).
- 2. On IMP-16L, set POWER Keyswitch to ON and PANEL Keyswitch to UNLOCK.
- 3. On Teletype, turn Power Switch to LINE.
- 4. Press and release INIT Switch.
- 5. Insert leading edge of paper tape MEMDIL into TTY Tape Reader.
- 6. Press and release LOAD PROG Switch.
- 7. Set TTY Tape Reader to START. Verify that tape reads but does not echo to TTY printer.
- 8. Verify that HALT Switch is illuminated and machine halts when tape has been read into machine.
- 9. When tape has been read, set Display Selector Rotary Switch to MEM ADDR.
- 10. Set Data Switches to value (hexadecimal) of memory address containing known data that was loaded via paper tape.
- 11. Press and release LOAD DATA Switch.
- 12. Set Display Selector Rotary Switch to MEM DATA. Verify that DATA DISPLAY Indicators display correct data value for associated memory address.

TTY Interface verification is complete.

This concludes the initial system verification. Further system verification can be accomplished by using the diagnostic programs.

10.4 DIAGNOSTIC PROGRAMS

The diagnostic programs provided with the system include a CPU diagnostic (CPUXDI) and a memory diagnostic (MEMDIL). The following paragraphs provide a brief description of the diagnostics and present the loading procedures, via both Paper Tape and Card Reader, for the programs. In addition, the normal operating sequence for the programs is presented after the loading procedures. For detailed program information, refer to the program listings supplied with the system.

10.4.1 CPU Diagnostic

The CPUXDI exercises the IMP-16L to verify the reliable performance of all CPU hardware functions. CPUXDI assumes that a limited amount of CPU hardware, including the extended instruction set, is functional and, then, proceeds to exercise the CPU.

The CPUXDI program permits program control parameters to be entered into CPU Accumulators 0 through 3. The type of program control effected is determined by the accumulator entered and the parameter value loaded into that accumulator. The program control parameters are entered into the IMP-16L after the CPUXDI is loaded. The available program control parameters, together with loading procedures for each, are as follows:

Parameter:

Start Test Number

Location:

AC0

Range:

Start Test and End Test maximum range limits:

X'0001 through X'0057 - Basic Instruction Set X'0058 through X'0077 - Extended Instruction Set

Loading Instructions:

1. Set Display Selector Rotary Switch to AC0.

2. Set Data Switches to number of desired starting test.

3. Press and release LOAD DATA Switch.

Parameter:

End Test Number

Location:

AC1

NOTE

The End Test Number must be greater than the Start Test Number previously loaded into AC0.

Loading Instructions:

- 1. Set Display Selector Rotary Switch to AC1.
- 2. Set Data Switches to number of desired ending test.
- 3. Press and release LOAD DATA Switch.

Parameter:

Looping Mode

Location:

AC2

Range:

X'0000 no looping X'0001 enables unconditional looping X'0002 enables unconditional looping on test that detects error X'0003 enables looping on error condition

NOTE

If none of the aforementioned parameters are loaded into AC2, no looping on an individual test can occur.

Loading Instructions:

1. Set Display Selector Rotary Switch to AC2.

2. Set Data Switches to parameter value of desired looping mode as listed under "Range".

3. Press and release LOAD DATA Switch.

Parameter:

Continuous Testing Mode

Location:

AC3

Range:

X'FFFF (-1) enables continuous execution of the selected tests (one-by-one) until program execution is completed or an error is detected.

Loading Instructions:

- 1. Set Display Selector Rotary Switch to AC3.
- 2. Set Data Switches to X'FFFF.
- 3. Press and release LOAD DATA Switch.

If, after loading CPUXDI into the IMP-16L, none of the aforementioned parameters are stored in Accumulators 0 through 3, the default parameters entered by loading CPUXDI are as follows:

AC0 - X'0001 AC1 - X'0077 AC2 - X'0000 AC3 - X'0000

10.4.2 CPUXDI Loading Via Card Reader

The following procedure outlines the steps required to load CPUXDI via a Card Reader:

- 1. Set IMP-16L POWER Keyswitch to ON and PANEL Keyswitch to UNLOCK.
- 2. On Card Reader, press and release POWER Switch so POWER legend is illuminated.
- 3. Place two CRBOOT program cards and CPUXDI card deck into Card Reader hopper. Make sure that CRBOOT cards are in front of CPUXDI card deck.
- 4. Press and release INIT Switch.
- 5. On Card Reader, press and release RESET Switch. Wait until RESET Switch illuminates green.
- 6. Press and release AUX 1 Switch. Observe that first CRBOOT card is read by Card Reader.
- 7. Press and release RUN Switch.
- 8. When Card Reader halts, set IMP-16L Display Selector Rotary Switch to PC; observe that DATA DISPLAY Indicator displays X'0135.
- 9. Perform CPUXDI normal operating sequence of paragraph 10.4.4. Start at step 4 of the procedure.

10.4.3 CPUXDI Loading Via Paper Tape Reader

The following procedure outlines the steps required to load CPUXDI via a Paper Tape Reader:

CAUTION

Since the Paper Tape Reader and TTY keyboard are simultaneously enabled, care should be exercised not to input data via the keyboard when a paper tape is being read. If both keyboard and reader simultaneously enter data to the IMP-16L, the results are unpredictable.

- 1. Set IMP-16L POWER Keyswitch to ON and PANEL Keyswitch to UNLOCK.
- 2. Press and release INIT Switch.
- 3. Insert leading edge of paper tape containing CPUXDI into TTY Paper Tape Reader.

- 4. Press and release LOAD PROG Switch.
- 5. Set TTY Paper Tape Reader to START.

The loader loads the first diagnostic RLM. Repeat step number 4 four times to load remainder of diagnostic.

- 6. Observe that fourth tape is loaded and HALT lamp is illuminated.
- 7. Set Display Selector Rotary Switch to PC.
- 8. Set Data Switches to X'0120.
- 9. Press and release LOAD DATA Switch.
- 10. Perform CPUXDI normal operating sequence of paragraph 10.4.4. Start at step 3 of this procedure.

10.4.4 CPUXDI Normal Operating Sequence

The normal operating sequence for CPUXDI is as follows:

- 1. Load CPUXDI into main memory in accordance with appropriate loading instructions previously given.
- 2. Program should halt when loading is complete.
- 3. Set Display Selector Rotary Switch to PC. DATA DISPLAY Indicators should display X'0135.
- 4. Load Start Test Number into AC0 in accordance with loading instructions previously given.
- 5. Load End Test Number into AC1 in accordance with loading instructions previously given.
- 6. Load Looping Mode parameter into AC2 in accordance with loading instructions previously given.
- 7. Load Continuous Testing Mode parameter into AC3 in accordance with loading instructions previously given.

NOTE

If AC3 is loaded with X'0000, program halts after each complete test. To resume program, press and release RUN Switch.

- 10. Press and release RUN Switch to begin program execution.
- 11. When program halts, set Display Selector Rotary Switch to PC. If DATA DISPLAY Indicators display X'0135, all selected tests were executed without detecting any errors. To repeat execution of previously selected tests, press and release RUN Switch. To select different tests, repeat steps 4 through 11. If contents of PC (as displayed by DATA DISPLAY Indicators) is X'016B, a test has detected an error. Proceed to step 12.

- 12. When an error is detected, AC3 contains the test number. AC0, AC1, and AC2 contain the test results. The contents of AC0, AC1, AC2, and AC3 can be displayed for interpretation on the DATA DISPLAY Indicators by appropriately positioning the Display Selector Rotary Switch. To repeat execution of previously selected tests, press and release RUN Switch. To select different tests, repeat steps 4 through 11.
- 13. When no errors exist, the program execution does not halt whether a Looping Mode or the Continuous Testing Mode is selected. To interrupt any continuous testing, perform the following:
 - a. Press and release HALT Switch.
 - b. Press and release INIT Switch.
 - c. Press and release RUN Switch. The computer should halt at the initial halt location (PC = X'0135).
 - d. Repeat steps 4 through 13.

When a halt-on-error occurs and program execution is continued from the error halt (PC = X'016B), the program executes a long loop on the current test that detected the error if a Looping Mode was previously selected.

This concludes the normal operating sequence for CPUXDI.

10.4.5 Memory Diagnostic

The MEMDIL exercises the IMP-16L Memory Storage to verify reliable performance of the memory. MEMDIL is loaded, via Card Reader or Paper Tape Reader into the IMP-16L main memory. After loading MEMDIL, program control parameters can be selected to test memory addresses, words, and/or bits. In addition, Looping Modes that are implemented when an error is detected can be selected. The type of program control effected is determined by the accumulator entered and the parameter value loaded into that accumulator. The available program control parameters, together with loading procedures for each, are as follows:

Parameter:

Functions Performed:

Function	Bit
Address Test	0
Word Test	1
Bit Test	2
Halt On Error	3
Loop On Selected Tests	4
Redefine Pattern	5
Loop On Single Test	6
Loop On Error	7
Reset Range	8
Relocate Program (New Program address is loaded in AC3)	15

Whenever program is relocated, all patterns and ranges must be redefined.

Location:

AC0

Loading Instructions:

- 1. Set Display Selector Rotary Switch to AC0.
- 2. Select functions to be performed and set associated Data Switches.
- 3. Press and release LOAD DATA Switch.

Parameter:

Test Start Address

Location:

AC1

Loading Instructions:

- 1. Set Display Selector Rotary Switch to AC1.
- 2. Set Data Switches to desired start address (hexadecimal) of test.
- 3. Press and release LOAD DATA Switch.

Parameter:

Test End Address

Location:

AC2

Loading Instructions:

- 1. Set Display Selector Rotary Switch to AC2.
- 2. Set Data Switches to desired end address (hexadecimal) of test.
- 3. Press and release LOAD DATA Switch.

10.4.6 MEMDIL Loading Via Card Reader

The following procedure outlines the steps required to load MEMDIL via a Card Reader:

- 1. Set IMP-16L POWER Keyswitch to ON and PANEL Keyswitch to UNLOCK.
- 2. On Card Reader, press and release POWER Switch so POWER legend is illuminated.

- 3. Place two CRBOOT program cards and MEMDIL card deck into Card Reader hopper. Make sure that CRBOOT cards are in front of MEMDIL card deck.
- 4. Press and release INIT Switch.
- 5. On Card Reader, press and release RESET Switch. Wait until RESET Switch illuminates green.
- 6. Press and release AUX 1 Switch. Observe that first CRBOOT card is read by Card Reader.
- 7. Press and release RUN Switch.
- 8. When Card Reader halts, set IMP-16L Display Selector Rotary Switch to PC; observe that DATA DISPLAY Indicators display X'0124.
- 9. Perform MEMDIL normal operating sequence of paragraph 10.4.8. Start at step 4 of this procedure.

10.4.7 MEMDIL Loading Via Paper Tape Reader

The following procedure outlines the steps required to load MEMDIL via a Paper Tape Reader:

CAUTION

Since the Paper Tape Reader and TTY Keyboard are simultaneously enabled, care should be exercised not to input data via the keyboard when a paper tape is being read. If both keyboard and reader simultaneously enter data to the IMP-16L, the results are unpredictable.

- 1. Set IMP-16L POWER Keyswitch to ON and PANEL Keyswitch to UNLOCK.
- 2. Press and release INIT Switch.
- 3. Insert leading edge of paper tape containing MEMDIL into TTY Paper Tape Reader.
- 4. Press and release LOAD PROG Switch.
- 5. Set TTY Paper Tape Reader to START.
- 6. Upon completion of load, program halts. To begin execution, press and release RUN Switch.
- 7. Perform MEMDIL normal operating sequence of paragraph 10.4.8. Start at step 3 of this procedure

10.4.8 MEMDIL Normal Operating Sequence

The normal operating sequence for MEMDIL is as follows:

- 1. Load MEMDIL into main memory in accordance with appropriate loading instructions previously given.
- 2. Program should halt when loading is complete.
- 3. Set Display Selector Rotary Switch to PC. DATA DISPLAY Indicators should indicate X'0124.
- 4. Select desired program control parameters of paragraph 10.4.5.

- 5. Load program functions to be performed into AC0 in accordance with loading instructions previously given.
- 6. Load Test Start Address into AC1 in accordance with instructions previously given.
- 7. Load Test End Address into AC2 in accordance with instructions previously given.
- 8. If program relocation is desired, perform the following:

When program address relocation is implemented, steps 4 through 7 must be repeated after loading AC3 with new program address.

- a. Set Display Selector Rotary Switch to AC3.
- b. Set Data Switches to program relocation address (hexadecimal).
- c. Press and release LOAD DATA Switch.
- d. Press and release RUN Pushbutton twice.
- e. Repeat steps 4 through 7.
- 9. Press and release RUN Switch to begin program execution.
- 10. When program halts, set Display Selector Rotary Switch to PC. If DATA DISPLAY Indicators display X'0124, all selected tests were executed without detecting any errors. To repeat the selected testing, press and release the RUN Switch. To select new program control parameters, repeat steps 4 through 11. If contents of PC (as displayed by DATA DISPLAY Indicators) is X'0182, an addressing error was detected. Proceed to step 11. If contents of PC is X'020C, a pattern mismatch was detected. Proceed to step 12.
- 11. When an addressing error is detected, AC1 contains X'0000 (indicating address error); AC2 contains the word read from memory; and AC3 contains the address referenced. The contents of AC1, AC2, and AC3 can be displayed for interpretation on the DATA DISPLAY Indicators by appropriately positioning the Display Selector Rotary Switch.
- 12. When a pattern mismatch is detected, AC0 contains the bits that failed; AC1 contains the test that failed; AC2 contains the failure address; and AC3 contains the correct pattern. The contents of AC0, AC1, AC2, and AC3 can be displayed for interpretation on the DATA DISPLAY Indicators by appropriately positioning the Display Selector Rotary Switch.

NOTE

When pattern mismatch occurs and RUN Switch is pressed and released, program halts with PC containing X'020E and AC1 containing the bits under test.

10.5 PROGRAM DEBUG CONSIDERATIONS

10.5.1 Introduction to DEBUG

DEBUG is a relocatable object program that supervises the operation of a user's program during checkout. DEBUG provides computer program test facilities as follows:

- Printing selected areas of memory in hexadecimal or ANSI format.
- Modifying the contents of selected areas in memory.
- Modifying computer registers, including the stack.
- Instruction breakpoint halts.
- Snapshots during execution of user's program.
- Initiating execution at any point in program.
- Memory searching.

10.5.2 Use of DEBUG

DEBUG can be used for IMP-16L programs as well as user-generated programs. The IMP-16L control panels are not normally used in association with DEBUG as the TTY provides complete printout facilities for interpretation of programs supervised by DEBUG. If a control panel interrupt is initiated during DEBUG execution, DEBUG continues from the interrupted point when control panel action is terminated. One advantage of DEBUG over the Programmers Control Panel, as applied to the IMP-16L, is that all 16 levels of the stack can be printed out for examination.

The IMP-16L DEBUG program is loaded into top sector memory via the General Loader (GENLDR) program. Some locations in the memory Base Page are used to store instructions and linkages whereby the user can enter DEBUG. Two entry points (DEBUG and DEBUG1) exist for the IMP-16L DEBUG program. When program entry is made via DEBUG1 an Inherent Initialization Routine provides the DEBUG user with a capability for recovering to DEBUG by performing the following steps:

- 1. Press and release INIT Switch.
- 2. Press and release RUN Switch.

After the DEBUG program is loaded by GENLDR, instruct the IMP-16L via TTY or Card Reader to printout a symbols table on the TTY. The symbols table provides the Global entry points for DEBUG and DEBUG1. For more detailed information concerning loading procedures and use of DEBUG and GENLDR, refer to the IMP-16 Utilities Reference Manual, National Semiconductor Order Number IMP-16S/025Y.

Appendix A

SUMMARY OF INSTRUCTIONS

Table A-1. IMP-16L Basic Instruction Set (Executed by CROM I)

Instruction	Mnemonic	Execution Cycles	Memory Read Cycles	Memory Write Cycles
Memory Reference Instructions:				
Load	LD	5	2	_
Load Indirect ¹	LD	5	3	-
Store	ST	6	1	1
Store Indirect ¹	\mathbf{ST}	8	2	1
Add	ADD	5	2	-
Subtract	SUB	5	2	-
Jump	$_{ m JMP}$	3	1	-
Jump Indirect ¹	$_{ m JMP}$	5	2	-
Jump to Subroutine	\mathbf{JSR}	4	1	-
Jump to Subroutine Indirect ¹	$_{ m JSR}$	6	2	-
Increment and Skip if Zero	ISZ	7,8 if SKIP	2	1
Decrement and Skip if Zero	DSZ	8,9 if SKIP	2	1
Skip if AND is Zero	SKAZ	6,7 if SKIP	2	-
Skip if Greater	SKG	Like Signs: 8,9 if SKIP	2	-
		Unlike Signs: 9,10 if SKIP	_	
Skip if Not Equal	SKNE	6	2	
And	AND	5	2	-
Or	OR	5	2	-
Register Reference Instructions:				
Push on to Stack Register	PUSH	3	1	_
Pull from Stack	PULL	3	1	-
Add Immediate, Skip if Zero	AISZ	4,5 if SKIP	1	-
Load Immediate	LI	3	1	-
Complement and Add Immediate	CAI	3	1	-
Register Copy	RCPY	6	1	-
Exchange Register and Top of Stack	XCHRS	5	1	-
Exchange Registers	RXCH	8	1	_
Register And	RAND	6	1	-
Register Exclusive Or	RXOR	6	1	-
Register Add	RADD	3	1	-
Shift Left	SHL	4 + 3K	1	
Shift Right	SHR	4 + 3K	1	-
Rotate Left Bototo Bight	ROL	4 + 3K	1	
Rotate Right	ROR	4 + 3K	1	-
	L		L	1

1 - The symbol @ must precede the designation of the memory location whose contents become the effective address by indirection.

Instruction	Mnemonic	Execution Cycles	Memory Read Cycles	Memory Write Cycles
Input/Output, Flag, and Halt Instructions: Set Flag Pulse Flag Push Flags on Stack Pull Flags from Stack Register In Register Out Halt	SFLG PFLG PUSHF PULLF RIN ROUT HALT	4 4 5 7 7 -	1 1 1 1 1 1	
Transfer of Control Instructions: Branch-on Condition Return from Subroutine Return from Interrupt Jump to Subroutine Implied	BOC RTS RTI JSRI	4,5 if branch 4 5 4	1 1 1 1	

Table A-1. IMP-16L Basic Instruction Set (Executed by CROM I) (Continued)

Typical Execution Time = $(E + 0.5R_1 + R_2)T$

where

E = number of execution cycles

 R_1 = number of read cycles from RAM R_2 = number of read cycles from ROM

T = time for one microcycle (1.40 μ sec)

The 0.5 factor for the read cycle from RAM is included because the main clocks are stopped for one-half microcycle during read operations from RAM. ROM accesses typically cause the clocks to be held for 1.0 ± 0.25 microcycles. For the shift and rotate instructions, K refers to the number of positions shifted or rotated. Note that these time calculations do not take into consideration time increases due to bus access time delays for memory refresh or other DMA transfers.

Instruction	Mnemonic	Execution Cycles	Memory Read Cycles	Memory Write Cycles
Multiply	МРҮ	106 to 122	3	_
Divide	DIV	125 to 159	3	-
Double Precision Add	DADD	12	4	-
Double Precision Subtract	DSUB	12	4	-
Load Byte	LDB	20 (left) 12 (right)	4	-
Store Byte	STB	24 (left) 17 (right)	4	1
Set Status Flag	SETST	17 to 36	1	-
Clear Status Flag	CLRST	17 to 36	1	-
Skip If Status Flag True	SKSTF	19 to 39	1	-
Set Bit	SETBIT	15 to 34	1	-
Clear Bit	C LR BIT	15 to 34	1	-
Complement Bit	CMPBIT	15 to 34	1	-
Skip If Bit True	SKBIT	19 to 39	1	-
Interrupt Scan	ISC AN	9 to 80	1	-
Jump Indirect to Level Zero Interrupt	JINT	7	2	· —
Jump Through Pointer	$_{ m JMPP}$	7	3	-
Jump to Subroutine Through Pointer	JSRP	8	3	_

Table A-2. IMP-16L Extended Instruction Set (Executed by CROM II)

Appendix B

FORMAT OF INSTRUCTIONS

A summary of the instruction types and their assembler language formats is given below for reference. A moredetailed breakdown of the instruction codes is shown in the next table; it is suitable for hand-coding small programs.

grams.			embler	
Instruction Type	Machine Format	Lang	uage Format	Remarks
Register to Register	OP sr dr <mark>8</mark> NOT USED C	pp Op	sr, dr	
Register to Memory	OP r disp	Op	r, disp	
Memory Reference (Class 1)	OP r xr disp	Op Op	r, disp (xr <u>)</u> r, @disp (xr)	Direct Indirect
Memory Reference (Class 2)	OP xr disp	Op Op	disp (xr) @disp (xr)	Direct Indirect
I/O and Miscellaneous	OP ctl	Op	ctl	
Branch	OP cc disp	Op	cc, disp	
Control Flags	$OP1 \qquad fc \qquad \bigcirc \\ OP1 \qquad ctl \qquad \vdots \qquad \vdots \qquad ctl \qquad ctl \qquad \vdots \qquad ctl \qquad c$	Op	fc, ctl	
Memory Reference (Double Word)	OP Xr OP NOT USEI	D Op	(xr)	
	disp		disp	

Explanation of Symbols

Op - Instruction Mnemonic

OP - Operation Code

- sr Source Register Value
- dr Destination Register Value
- xr Index Register Value (2 or 3)

- disp Displacement Value
- cc Condition Code Value
- r Register Value
- ctl Control Bits Value

Mnemonic	Base				Word Format
LD	8000				$I = BASE \lor r \lor xr \lor disp$
LD Indirect	9000				
\mathbf{ST}	A000				ADDRESSING
ST Indirect	B000	r	REGISTER	xr	TECHNIQUE
ADD	C000	0000	0	0000	BASE PAGE
SUB	D000	0400	1	0100	PC RELATIVE
SKG	E000	0800	2	0200	INDEXED $-$ AC2
SKNE	F000	0C00	3	0300	INDEXED – AC3
AND	6000	r	REGISTER		
OR	6800	0000	0		
SKAZ	7000	0400	1		
ISZ	7800	JMP I	ndirect	2400	
DSZ	7C00	\mathbf{JSR}		2800	
$_{\rm JMP}$	2000	JSR In	direct	2C00	
					Word Format
BOC	1000				$I = BASE \lor cc \lor disp$

Table B-1. Basic Instruction Set with Bit Patterns

Branch on	INTRPT=1	AC0=0	$AC0 \ge 0$	AC0 ODD	AC0 Bit 1=1	AC0 = 0	CPINT =1	START =1
CC	0000	0100	0200	0300	0400	0500	0600	0700
Branch on	STFL=1	INTEN=1	CYOV=1	AC0≤0	РОА	SEL	USER	USER
CC	0800	0900	0A00	0B00	0C00	0 D0 0	0E00	0F00

Word Format

 $I = BASE \lor r \lor disp$

AISZ	4800			
LI	4C00		r	REGISTER
CAI	5000		0000	0
PUSH	4000		0100	1
PULL	4400		0200	2
XCHRS	5400		0300	3
ROR/ROL	5800	LEFT DISP POSITIVE		
SHR/SHL	5C00	RIGHT DISP NEGATIVE		

Word Format

 $I = BASE \lor sr \lor dr$

RADD	3000	sr	dr j	REGISTER
RXCH	3080	0000	0000	0
RCPY	3081	0400	0100	1
RXOR	3082	0800	0200	2
RAND	3083	0C00	0300	3

Mnemonic	Base					Word Format
\mathbf{SFLG}	0800	fc	FLAG			$I = BASE \lor fc \lor ctl$
PFLG	0880	0000	8			
		0100	9			
		0200	10			
		0300	11			
		0400	12			
		0500	13			
		0600	14			
		0700	15			
						Word Format
						$I = BASE \lor ctl$
						I DROL VOU
HALT	0000	RTI	0100	RIN	0400	
PUSHF	0080	RTS	0200	ROUT	0600	
PULLF	0280	JSRI		ess range = FF8		
	0200	0~14	and the second second		/	

Table B-1. Basic Instruction Set with Bit Patterns (Continued)

The instruction is formed by the inclusive OR of each field. For example, the instruction RADD 2,3 is coded as X'3B00

For instructions that use the CTL field, only the first 7 bits (bits 0 through 6) are considered.

Examples of coding follow:

Example 1

Comments

RADD 2,3

Add AC2 to AC3.

BASE = 3000 sr = 0800 dr = 0300 INSTRUCTION = 3B00

Example 2

JMP-1 (3)

 $\begin{array}{l} {\rm BASE} = 2000 \\ {\rm xr} = 0300 \\ {\rm disp} = 00 {\rm FF} \\ {\rm INSTRUCTION} = 23 {\rm FF} \end{array}$

Comments

Jump to the location specified by the index register AC3 modified by the displacement -1.

Example 3

Comments

SHR 0,1

 $\begin{array}{l} BASE = 5C00\\ r = 0000\\ disp = 00FF\\ INSTRUCTION = 5CFF \end{array}$

Shift the contents of AC0 one place to the right.

Mnemonic	Base			Word Format
МРҮ	0480			I (Word 1) = BASE \lor xr
DIV	0490			$I (Word 1) = BASE \lor Xr$ I (Word 2) = disp
DADD	0430 04A0			$1 \pmod{d^2} - \operatorname{disp}$
DSUB	04B0		ADDRESSING	
2202	04100	xr	TECHNIQUE	
		0000	Direct	
		0100	PC Relative	
		0200	Indexed - AC2	
		0300	Indexed - AC3	
				Word Format
LDB	04C0			I (Word 1) = BASE \vee xr
STB	04D0			I (Word 2) = 2. disp \vee Byte
				Byte = 0 for right, 1 for left.
ISCAN	0510			
				Word Format
SETST	0700			$I = BASE \lor Bit$
CLRST	0710			I – DASE V DI
SETBIT	0720			
CLRBIT	0730			
SKSTF	0740			
SKBIT	0750			
CMPBIT	0760			
				Word Format
			36486455	
TODD	0000	BASADR	MAXADR	
$_{ m JSRP}$	0300 0500	(0100)	007F	$I = BASE \lor Incr$ Incr = ADDR - BASADR
JINT	0520	(0100) 0120	000F 000F	mcr = ADDR - BASADR BASADR \leq ADDR \leq BASADR + MAXADR
JIN 1	0520	0120		BASADR & ADDR & BASADR + MAXADR
	Example 1		Comments	
	LDB X'A0A		Load AC0 with the	right byte of location X'0A0A; direct addressing.
	BASE	= 04C0		
		= 0000		
	INSTRUCTION	= 04C0 (Word	1)	
	disp	= X'0A0A		
		= 0 (Right)		
	INSTRUCTION	=1413 (Word	2)	

Table B-2. Extended Instruction Set with Bit Patterns

Table B-2. Extended Instruction Set with Bit Patterns (Continued)

Example 2

Comments

JMPP 2

Jump through pointer located at location X'0102.

BASE = 0500 BASADR = (0100) Implied INCR = 0002

INSTRUCTION = 0502



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051 (408) 732-5000 TWX: 910-339-9240

National Semiconductor GmbH D 808 Fuerstenfeldbruck Industriestrasse 10 West Germany Telephone: (08141) 1371 Telex: 27649

REGIONAL AND DISTRICT SALES OFFICES

ALABAMA

DIXIE DISTRICT OFFICE 3322 Memorial Parkway, S.W. #67 Huntsville, Alabama 35802 (205) 881-0622 TWX: 810-726-2207

ARIZONA

***ROCKY MOUNTAIN REGIONAL OFFICE** 7349 Sixth Avenue Scottsdale, Arizona 85251 (602) 945-8473 TWX: 910-950-1195

CALIFORNIA

*NORTH-WEST REGIONAL OFFICE 2680 Bayshore Frontage Road, Suite 112 Mountain View, California 94043 (415) 961-4740 TWX: 910-379-6432

NATIONAL SEMICONDUCTOR *DISTRICT SALES OFFICE

Valley Freeway Center Building 15300 Ventura Boulevard, Suite 305 Sherman Oaks, California 91403 (213) 783-8272 TWX: 910-495-1773

NATIONAL SEMICONDUCTOR SOUTH-WEST REGIONAL OFFICE 17452 Irvine Boulevard, Suite M Tustin, California 92680 (714) 832-8113 TWX: 910-595-1523

CONNECTICUT AREA OFFICE **Commerce** Park Danbury, Connecticut 06810 (203) 744-2350

*DISTRICT SALES OFFICE 25 Sylvan Road South Westport, Connecticut 06880 (203) 226-6833

INTERNATIONAL SALES OFFICES

AUSTRALIA

NS ELECTRONICS PTY, LTD. Cnr. Stud Road & Mountain Highway Bayswater, Victoria 3153 Australia Telephone: 729-6333 Telex: 32096

CANADA

*NATIONAL SEMICONDUCTOR CORP. 1111 Finch Avenue West Downsview, Ontario, Canada (416) 635-9880 TWX: 610-492-1334

DENMARK

NATIONAL SEMICONDUCTOR SCANDINAVIA Vordingborggade 22 2100 Copenhagen Denmark Telephone: (01) 92-OBRO-5610 Telex: DK 6827 MAGNA

*Microprocessor System Specialist Available

FLORIDA

*AREA SALES OFFICE 2721 South Bayshore Drive, Suite 121 Miami, Florida 33133 (305) 446-8309 TWX: 810-848-9725

National Semiconductor (UK) Ltd.

Larkfield Industrial Estates

Telephone: (0475) 33251

Greenock, Scotland

Telex: 778 632

CARIBBEAN REGIONAL SALES OFFICE P.O. Box 6335 Clearwater, Florida 33518 (813) 441-3504

ILLINOIS

NATIONAL SEMICONDUCTOR WEST-CENTRAL REGIONAL OFFICE 800 E. Northwest Highway, Suite 203 Mt. Prospect, Illinois 60056 (312) 394-8040 TWX: 910-689-3346

INDIANA

NATIONAL SEMICONDUCTOR NORTH-CENTRAL REGIONAL OFFICE P.O. Box 40073 Indianapolis, Indiana 46240 (317) 255-5822

KANSAS DISTRICT SALES OFFICE 13201 West 82nd Street Lenexa, Kansas 66215 (816) 358-8102

MARYLAND

ENGLAND

FRANCE

HONG KONG

9 Lai Yip Street Kwun Tung, Kowloon

Hong Kong Telephone: 3-458888 Telex: HX3866

The Precinct

Broxbourne, Hertfordshire England

Telephone: Hoddesdon 69571 Telex: 267-204

NATIONAL SEMICONDUCTOR FRANCE S.A.R.L.

28, Rue de la Redoute 92260-Fontenay-Aux-Roses Telephone: 660-81-40 TWX: NSF 25956F

*NATIONAL SEMICONDUCTOR HONG KONG LTD.

CAPITAL REGIONAL SALES OFFICE 300 Hospital Drive, No. 232 Glen Burnie, Maryland 21061 (301) 760-5220 TWX: 710-861-0519

MASSACHUSETTS

*NORTH-EAST REGIONAL OFFICE No. 3 New England, Exec. Office Park Burlington, Massachusetts 01803 (617) 273-1350 TWX: 710-332-0166

NATIONAL SEMICONDUCTOR (UK) LTD.

MICHIGAN *DISTRICT SALES OFFICE 23629 Liberty Street Farmington, Michigan 48024 (313) 477-0400

MINNESOTA DISTRICT SALES OFFICE 8053 Bloomington Freeway, Suite 101 Minneapolis, Minnesota 55420 (612) 888-3060 Telex: 290766

NEW JERSEY/NEW YORK CITY MID-ATLANTIC REGIONAL OFFICE 301 Sylvan Avenue Englewood Cliffs, New Jersey 07632 (201) 871-4410 TWX: 710-991-9734

NEW YORK (UPSTATE) CAN-AM REGIONAL SALES OFFICE 104 Pickard Drive Syracuse, New York 13211 (315) 455-5858

OHIO/PENNSYLVANIA/ W. VIRGINIA/KENTUCKY EAST-CENTRAL REGIONAL OFFICE Financial South Building 5335 Far Hills, Suite 214 Dayton, Ohio 45429 (513) 434-0097

TEXAS *SOUTH-CENTRAL REGIONAL OFFICE 5925 Forest Lane, Suite 205 Dallas, Texas 75230 (214) 233-6801 TWX: 910-860-5091

WASHINGTON DISTRICT OFFICE 300 120th Avenue N.E. Building 2, Suite 205 Bellevue, Washington 98005 (206) 454-4600

JAPAN *NATIONAL SEMICONDUCTOR JAPAN Nakazawa Building 1-19 Yotsuya, Shinjuku-Ku Tokyo, Japan 160 Telephone: 03-359-4571 Telex: J 28592

SWEDEN NATIONAL SEMICONDUCTOR SWEDEN Sikvagen 17 13500 Tyreso Stockholm Sweden Telephone: (08) 712-04-80

WEST GERMANY *NATIONAL SEMICONDUCTOR GMBH 8000 Munchen 81 Cosimstrasse 4 Telephone: (0811) 915-027

©1974 NATIONAL SEMICONDUCTOR CORP. PRINTED IN U.S.A. T2M54

National Semiconductor Electronics SDNBHD **Batu Berendam** Free Trade Zone Malacca, Malaysia Telephone: 5171 Telex: NSELECT 519 MALACCA (c/o Kuala Lumpur)

> **NS Electronics (PTE) Ltd.** No. 1100 Lower Delta Rd. Singapore 3 Telephone: 630011 Telex: 21402