# M6805 HIMOS M146805 CMOS Family 

## Microcomputer/Microprocessor User's Manual



## MOTOROLA

# M6805 HMOS <br> M146805 CMOS <br> FAMILY <br> MICROCOMPUTER/MICROPROCESSOR USER'S MANUAL 

SECOND EDITION

PRENTICE-HALL, Inc., Englewood Cliffs, N.J. 07632

Library of Congress Catalog Number: 83-60771
0-13-541375-3
0-13-541383-4 (special ed.)

Editorial/production supervision: Barbara A. Cassel Manufacturing buyer: Gordon Osbourne
© 1983, 1980 by Motorola Inc.

All rights reserved. No part of this book may be reproduced in any form or by any means without permission in writing from the publisher.

Motorola reserves the right to make changes to any products herein to improve functioning or design. Although the information in this document has been carefully reviewed and is believed to be reliable, Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

Printed in the United States of America
$\begin{array}{llllllllll}10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1\end{array}$

ISBN 0-13-541.375-3
ISBN $0-13-541383-4$ \{SPECIAL ED.\}

Prentice-Hall International Inc., London
Prentice-Hall of Australia Pty. Limited, Sydney
Prentice-Hall do Brasil, Ltda., Rio de Janiero
Prentice-Hall Canada Inc., Toronto
Prentice-Hall of India Private Limited, New Delhi
Prentice-Hall of Japan, Inc., Tokyo
Prentice-Hall of Southeast Asia Pte. Ltd., Singapore
Whitehall Books Limited, Wellington, New Zealand

# M6805 HMOS/M146805 CMOS FAMILY USERS MANUAL TABLE OF CONTENTS 

Paragraph
Number Title
Page
Number
CHAPTER 1
GENERAL DESCRIPTION
1.1 Introduction to The M6805 HMOS/M146805 CMOS Family ..... 1
1.2 Optimized for Controller Applications ..... 2
1.2.1 Instruction Set ..... 2
1.2.2 Addressing Modes ..... 3
1.3 Choice of Technologies ..... 4
1.3.1 HMOS Features ..... 4
1.3.2 CMOS Features ..... 4
1.4 Hardware ..... 5
1.4.1 Hardware Common to All Devices ..... 5
1.4.2 Family Options ..... 7
CHAPTER 2
SOFTWARE DESCRIPTION
2.1 Introduction ..... 9
2.2 Register Set ..... 10
2.2.1 Accumulator (A) ..... 11
2.2.2 Index Register (X) ..... 11
2.2.3Program Counter (PC)12
2.2.4 Stack Pointer (SP) ..... 12
2.2.5 Condition Code Register (CC) ..... 14
2.2.5.1 Carry (C) ..... 14
2.2.5.2
2.2.5.32.2.5.4Zero (Z)14
Negative (N) ..... 152.2.5.5Half-Carry (H)15
2.3Interrupt Mask (I)152.3.1Addressing Modes15
2.3.2 Immediate Addressing Mode ..... 17Inherent Addressing Mode16
2.3.3
2.3.4 Direct Addressing Mode ..... 20Extended Addressing Mode18
23.5 2.3.5 Indexed Addressing Mode ..... 21
2.3.5.1 Indexed-No Offset ..... 21

# TABLE OF CONTENTS (Continued) 

| Paragraph | Page |  |
| :---: | :---: | :---: |
| Number | Title | Number |

2.3.5.2Indexed-8-Bit Offset22
2.3.5.3 Indexed-16-Bit Offset ..... 24
2.3.5.4 Indexing Compatibility ..... 25
2.3.6 Relative Addressing Mode ..... 25
2.3.7 Bit Manipulation ..... 272.3.7.1
2.3.7.2 Bit Test and Branch Addressing Mode ..... 29Bit Set/Clear Addressing Mode27
2.4 Instruction Set Overview ..... 31
2.4.1 Introduction ..... 31
2.4.2
2.4.2 Register/Memory Instructions Register/Memory Instructions ..... 31 ..... 31
2.4 .3 2.4.3 Read/Modify/Write Instructions ..... 32
2.4.4 Control Instructions ..... 32
2.4.5 Bit Manipulation Instructions ..... 33
2.4.6 Branch Instructions ..... 33
CHAPTER 3
SOFTWARE APPLICATIONS
3.1 Introduction ..... 35
3.2 Serial I/O Routines ..... 35
3.2.1 MC145000 Serial I/O Software ..... 35
3.2.2 Serial I/O Software for RS-232 ..... 38
3.2.3 Software Serial Loop ..... 41
3.3 Block Move ..... 42
3.4 Stack Emulation ..... 43
3.5 Keypad Scan Routine ..... 44
3.6 DAA (Decimal Adjust Accumulator) ..... 46
3.7 Multiply ..... 47
3.8 Divide ..... 49
3.9 ASSISTO5 Debug Monitor ..... 52
3.9.1 ASSIST05 Command Description ..... 52
3.9.2 Detailed Command Description ..... 54
3.9.3 ASSIST05 Routines ..... 56
CHAPTER 4
HARDWARE FEATURES
4.1 Introduction ..... 75
4.2 Processing Technology ..... 76
4.3 Temporary Storage (RAM) ..... 76
4.4 Permanent Storage (ROM Or EPROM) ..... 77
4.5 Oscillator ..... 77
4.6 Resets ..... 78

# TABLE OF CONTENTS (Continued) 

| Paragraph | Page |  |
| :---: | :---: | :---: |
| Number | Title | Number |

4.7 Interrupts ..... 79
4.7.1 General ..... 79
4.7.2 Timer Interrupt ..... 80
4.7.3 External Interrupts ..... 80
4.7.4 Software Interrupt (SWI) ..... 81
$4.8 \quad$ I/O Ports ..... 82
4.9 Timer Description ..... 83
4.9.1 General ..... 83
4.9.2 M146805 CMOS Family ..... 84
4.9.2.1 General ..... 84
4.9.2.2 Timer Input Mode 1 ..... 85
4.9.2.3 Timer Input Mode 2 ..... 85
4.9.2.4 Timer Input Mode 3 ..... 85
4.9.2.5 Timer Input Mode 4 ..... 85
4.9.2.6 Timer Control Register (TCR) ..... 86
4.9.3 M6805 HMOS Family Timer ..... 87
4.10 Analog-To-Digital (A/D) Converter ..... 88
4.11 Phase-Lock Loop (PLL) ..... 89
4.11.1 General ..... 89
4.11.2 Reference Divider ..... 91
4.11.3 Variable Divider ..... 91
4.11.4 Phase Comparator ..... 92
4.12 MC146805E2 Microprocessor (MPU) External Bus Description ..... 92
CHAPTER 5
HARDWARE APPLICATIONS
5.1 Introduction ..... 95
5.2 I/O Expansion ..... 95
5.2.1 MC146805E2 Microprocessor Unit (MPU) ..... 95
5.2.1.1 Interfacing Multiplexed Bus Memory with Peripherals ..... 96
5.2.1.2 Interfacing Non-Multiplexed Bus Memory with Peripherals ..... 96
5.2.1.3 Interfacing with Slow Memory and Peripheral Devices ..... 99
5.2.1.4 Emulating the MC146805G2 MCU ..... 99
5.2.2 Single-Chip Microcomputers (MCUs) ..... 99
5.3 Periodic Wake-up from WAIT Mode ..... 101
5.4 Interrupts ..... 101
5.4.1 Exiting from STOP Mode ..... 102
5.4.2 60 Hz Interrupt for Time of Day Clock ..... 102
5.5 CMOS Design Considerations ..... 103
5.5.1 Power Consumption ..... 104
5.5.2 CMOS Latch-up ..... 105
$5.6 \quad 32 \mathrm{kHz}$ Oscillator ..... 105

## TABLE OF CONTENTS (Concluded)

| Paragraph | Page |  |
| :--- | :---: | :---: |
| Number | Title | Number |

5.7 Stand-Alone Analog-to-Digital Converter (AN-869) ..... 107
5.8 Frequency Synthesizer Using The MC6805T2L1 (AN-871) ..... 107
5.9 Keyless Entry System Using The MC146805F2()1 (AN-863) ..... 116
5.9.1 Introduction ..... 116
5.9.2 Initialization ..... 119
5.9.3 Operation ..... 119
5.9.3.1 Opening The Digital Lock ..... 120
5.9.3.2 Changing The Coded Sequence ..... 120
5.10 Bicycle Computer Using The MC146805G2( )1 (AN-858) ..... 120
5.10 .1 Introduction ..... 120
5.10.2 Hardware Configuration ..... 122
5.10.3 Bicycle Computer Function ..... 123
5.11 Available Application Notes ..... 124
CHAPTER 6
EPROM PROGRAMMING
6.1 Introduction ..... 125
6.1.1 General ..... 125
6.1.2 M6805 HMOS Family Bootstrap ..... 125
6.1 .3 M146805 CMOS Family Bootstrap ..... 129
6.2 Programming ..... 129
6.2.1 M6805 HMOS Family ..... 129
6.2.1.1 MC68705P3 Programming ..... 129
6.2.1.2 MC68704R3/MC68705U3 Programming ..... 132
6.2.1.3 Printed Circuit Board ..... 133
6.2.2 MC1468705G2 Programming ..... 133
CHAPTER 7
SELF-CHECK
7.1 Introduction ..... 139
7.2 Self-Check Description ..... 140
7.2 .1 RAM Self-Check ..... 140
7.2.2 ROM Self-Check ..... 140
7.2.3 Timer Self-Check ..... 140
7.2.4 AID Self-Check ..... 140
7.2.5 Flowchart Example ..... 141

## APPENDICES

A. M6805 HMOS/M146805 CMOS Family Compatibility With MC6800 ..... 143
B. RASM05 Macro Assembler Syntax and Directives ..... 147
C. Instruction Set Detailed Definition ..... 153
D. Instruction Set Alphabetical Listing ..... 221
E. Instruction Set Functional Listing ..... 223
F. Instruction Set Numerical Listing ..... 227
G. Instruction Set Cycle-By-Cycle Operation Summary ..... 233
H. ASCII Hexadecimal Code Conversion Chart ..... 245
I. Instruction Set Opcode Map ..... 247

## LIST OF ILLUSTRATIONS

Figure Number

Title
Page Number
1-1 M6805 HMOS/M146805 CMOS Family Basic Microcomputer Block Diagram ..... 6
$1-2$ M6805 HMOS/M146805 CMOS Family Nomenclature Example ..... 7
2-1 M6805 HMOS/M146805 CMOS Family Register Architecture ..... 10
2-2 Stacking Order ..... 13
2-3 Inherent Addressing Mode Example ..... 17
2.4 Immediate Addressing Mode Example ..... 18
2-5 Extended Addressing Mode Example ..... 19
2-6 Direct Addressing Mode Example ..... 20
2.7 Indexed Addressing Mode, No Offset Example ..... 22
2-8 Indexed Addressing Mode, 8-Bit Offset Example ..... 23
2.9 Indexed Addressing Mode, 16-Bit Offset Example ..... 24
2-10 Relative Addressing Mode Example ..... 26
2.11 Bit Set/Clear Addressing Mode Example ..... 29
2-12 Bit Test and Branch Addressing Mode Example ..... 30
3-1 MC145000 LCD Driver Interface Schematic Diagram ..... 36
3-2 7-Segment Display Format ..... 37
3-3 Serial I/O Display Subroutine Examples ..... 37
3-4 RS-232 Interface for Serial I/O via I/O Port Lines Schematic Diagram. ..... 38
3-5 Serial I/O Software Subroutine Example ..... 39
3.6 Software Serial Loop Hardware Connections Schematic Diagram ..... 41
3.7 Block Move Routine ..... 42
3-8 Stack Emultation Routine ..... 43
3-9 $4 \times 4$ Keypad and Closure Detection Circuit Schematic Diagram ..... 44
$3 \cdot 10$ KEYSCN Routine Example ..... 45
3.11 DAA Subroutine Example ..... 46
3-12 16 Bit $\times 16$ Bit Multiplication Subroutine Example ..... 47
3-13 8 -bit $\times 8$-bit Multiplication Subroutine Example ..... 48
3.14 16-bit - 16-bit With 8-Bit Result Subroutine Example ..... 49
3-15 16-bit $\mathbf{- 1 6}$-bit With 16 -Bit Result Subroutine Example ..... 51
3-16 ASSIST05 Interface Schematic Diagram ..... 53
3-17 ASSIST05 Program Listing ..... 57
4-1 M6805 HMOS/M146805 CMOS Family Block Diagram ..... 75
4-2 M6805 HMOS/M146804 CMOS Family Oscillator Modes ..... 77
4-3 Power and Reset Timing ..... 78
4-4 Power up Reset Delay Circuit ..... 78

## LIST OF ILLUSTRATIONS <br> (Continued)

| Figure | Page |  |
| :---: | :---: | :---: |
| Number | Title | Number |

4-5 External Interrupt ..... 81
4-6 Typical Port I/O Circuitry ..... 82
4-7 M146805 CMOS Family Timer Block Diagram ..... 83
$4-8$ M6805 HMOS Family Timer Block Diagram ..... 84
$4-9$ A/D Block Diagram ..... 88
4-10 Phase-Lock-Loop in an rf Synthesizer ..... 89
4-11 MC6805T2 PLL Block Diagram ..... 90
4-12 Typical Fine Tune Software Example ..... 91
4-13 Phase Comparator Output Waveform ..... 92
4-14 OSC1 to Bus Transitions ..... 93
5-1 CBUG05 Debug Monitor Minimum CMOS Only Systems, Schematic Diagram ..... 97
$5-2$ MC146805G2 Emulator Schematic Diagram ..... 98
5-3 MCU Interface With Multiplexed Bus Peripheral ..... 100
5-4 MCU to MC146818 Interface Software ..... 100
5.5 Timer Wait Mode Exit Software ..... 101
5-6 Typical Zero Crossing Interrupt Circuit Schematic Diagram ..... 102
5-7 Time of Day Clock Software Listing ..... 103
5.8 32.768 kHz Square Wave Oscillator Schematic Diagram ..... 105
5.9 Stand-Alone A/D Converter Schematic Diagram ..... 106
5-10 A/D Conversion Routine Software ..... 108
5-11 Synthesizer Mode Configuration Schematic Diagram ..... 109
5-12 Main Synthesizer (PLLO5) Routine Flowchart ..... 117
5-13 Reset Routine Flowchart ..... 118
5.14 Digital Lock System Schematic Diagram ..... 119
5-15 Bicycle Computer Schematic Diagram ..... 121
5-16 Bicycle Computer Circuit Board ..... 122
6-1 MC68705P3/R3/U3 Programming Module Schematic Diagram ..... 128
6-2 MC1468705G2 Programming Circuit Schematic Diagram ..... 130
6-3 MC68705P3/R3/U3 Programming Module Parts Layout ..... 131
6-4 MC68705P3/R3/U3 Programming Module Circuit Board Art ..... 134
6-5 MC1468705G2 Programming Memory Location in MC2716, MCM2532, or MCM68764 ..... 137
7-1 MC146805G2 MPU Timer Test (TIMTST) Flowchart ..... 141

## LIST OF TABLES

Table
Title
Page
Number Number
1-1 M6805 HMOS/M146805 CMOS Family List of Features ..... 8
3-1 Display Format Conversions ..... 36
3-2 ASSIST05 Valid Display Commands ..... 52
4-1 Comparison of Features Between HMOS and CMOS ..... 76
4-2 Port Data Register Accesses ..... 82
4-3 A/D Input Multiplexer Selection ..... 88
5-1 Comparison of Processing Techniques ..... 104
5-2 A/D Control Inputs for Selecting ANO-AN3 and Calibration Channels ..... 107
5-3 PLL Country/Land Selection Configuration ..... 108
5-4 Channel Characteristics for Europe ..... 111
5-5 Channel Characteristics for USA ..... 113
5-6 Channel Characteristics for Japan ..... 115
5-7 List of Available Application Notes ..... 124
6-1 M6805 HMOS Family Mask Option Register ..... 126
6-2 M1468705G2 Mask Option Register ..... 127
6-3 M6805 HMOS EPROM LED Results ..... 127
6-4 MC1468705G2 EPROM LED Results ..... 129
6-5 MC68705P3/R3/U3 Programing Module Parts List ..... 131
6-6 MC1468705G2 MCU EPROM Programming Circuits Parts List ..... 133
7-1 Subroutine Enter/Exit Addresses ..... 139

This manual provides users with concise up-to-date information on Motorola's M6805 HMOS/M146805 CMOS family. This versatile family of microcomputers and a microprocessor offers many versions for diverse applications with the latest features including EPROM for easy prototype system design, low power versions, low cost, and powerful architecture.

Thorough descriptions and instructions are given throughout the manual - beginning with a general description and introduction of the M6805 HMOS/M146805 CMOS family and including the explanation of optimization for controller applications, choice of HMOS and CMOS technology, and hardware options. Detailed information on software (descriptions and applications) and hardware (features and applications) is provided in the main chapters. Also included are chapters on the EPROM programmer and on the self-test, the on-chip firmware test capability. Appendices are included to provide designers with the latest M6805 HMOS/ M146805 CMOS family programming information.

## CHAPTER 1 GENERAL DESCRIPTION

### 1.1 INTRODUCTION TO THE M6805 HMOS/M146805 CMOS FAMILY

The continuing technological evolution in microprocessors and microcomputers has resulted in larger, more complex, and more powerful devices which contain characteristics of both mini and mainframe computers. The technological evolution of the MC6800 to the M6809 Family and the 16-bit MC68000 is a clear example of devices which evolved upward from the mini and mainframe computer architecture. The experience gained during this upward evaluation has greatly enhanced the expertise needed to design more powerful low- and mid-range devices. By using the architectural characteristics of the mini and mainframe computers, the microprocessor/microcomputer hardware and software becomes regular and versatile, yet simple.

The demanding requirements of the mid-range control-oriented microprocessor market (low cost) can be met with the M6805 HMOS/M146805 CMOS Families of microcomputer (MCU) and microprocessor (MPU). The M6805 HMOS/M146805 CMOS Families are the first to provide the software and hardware capabilities of more advanced computers to the controller market. Previously, designers and manufacturers were required to choose between "no processor at all" or a processor that functioned more like a calculator than a computer.

Control-oriented microprocessors have evolved from two different bases: calculator based and computer based. The calculator-based design was at first considered as a natural building block for controllers since, most often, a controller was required to be a complete self-contained unit. However, calculator based control-oriented microprocessors use a split memory architecture containing separate data paths between the CPU and peripherals (memory or I/O or registers). In addition, calculator-based I/O, display, and keypad were separated from program and data storage memory. Because of this, separate address maps were required which forced the inclusion of many special purpose instructions and resulted in an irregular architecture. As a result, these calculator based devices required that hardware and software designers remember and consider many special cases in order to perform any task. Thus, the software and hardware became very random, irregular, and difficult to update.

The computer-based design led to another group of processors, like the MC6800, which contained many features of large computers. These devices contain a single data bus which allows access to a single address map, eliminating the need for split memory architecture. In this one-address map design, all I/O, program, and data may be accessed with the same instruction; therefore, there are fewer instructions to remember. The
actual number of unique instructions is increased by a variety of addressing modes which define how an instruction accesses any data required for the operation. For example, depending upon which addressing mode is used, the accumulator may be loaded (LDA instruction) with data in six different ways. This effectively provides the programmer with more tools to work with but fewer things to remember. Thus, because of regularity of the architecture, the hardware is regular and can be implemented more efficiently.

All members of the M6805 HMOS/M146805 CMOS Family of MCUs and MPUs are designed around a common core which consists of CPU, timer, oscillator, ROM (EPROM, masked, or none), control section (for interrupts and reset), and varying amounts of bidirectional I/O lines. In addition to this common core, additional items can be added such as: additional memory, A/D converter, phase-lock-loop, and additional I/O lines. As of the printing of this manual in late 1982, this versatile common core design has already provided 11 different M6805 HMOS Family devices and four different M146805 CMOS Family devices. These 15 different family members allow the user to choose the device best suited for his particular application. The increased number of devices could preclude paying for a supplied feature that is not needed or paying extra to externally add a needed feature that is not included.

Information describing I/O options and general operation of the M6805 HMOS/M146805 CMOS Family members is included in this chapter. Detailed information concerning device operation is included in the following chapters as well as appendices. Chapters discussing hardware and software applications are also included to illustrate some of the family features and provide a useful tool for the user.

The M6805 HMOS/M146805 CMOS Family architecture and instruction set are very similar to that of Motorola's MC6800. Any programmer who has worked with the MC6800 can attain equivalent proficiency with the M6805 HMOS/M146805 CMOS Family in a relatively short time. In some respects the M6805 HMOS/M146805 CMOS Family is more powerful than the MC6800 (depending upon the application) as a result of architecture optimization. Appendix A summarizes the architectural and instruction set differences between the M6805 HMOS/M146805 CMOS and M6800 Families.

### 1.2 OPTIMIZED FOR CONTROLLER APPLICATIONS

The M6805 HMOS/M146805 CMOS Family architecture has been optimized for controller applications, rather than general purpose data processing operations. Several features contribute to this optimization.

### 1.2.1 Instruction Set

The instruction set, used with the M6805 HMOS/M146805 CMOS Family, is specifically designed for byte-efficient program storage. Byte efficiency permits a maximum amount of program function to be implemented within a finite amount of on-chip ROM. Improved ROM efficiency allows the M6805 HMOS/M146805 CMOS Family to be used in applications where other processors might not perform the task in the available ROM space.

More features may be included in applications where ROM space is more than adequate. In some cases the user might wish to include programs for more than one application. In such cases the appropriate program could be selected by the power-up initialization program. The ability to nest subroutines, the addition of true bit test and bit manipulation instructions, the multi-function instructions, and the versatile addressing modes all contribute to byte efficiency.

Superficial comparisons of the number of bytes per instruction for the M6805 HMOS/ M146805 CMOS Family, when compared to other machines in this class, can be very misleading. A single M6805 HMOS/M146805 Family instruction occupying 2 or 3 bytes accomplishes as much real programming work as several single byte instructions, or a subroutine, would accomplish in many other processors.

The bit test and bit manipulation instructions permit the program to:
branch on bit set
branch on bit clear
set bit
clear bit.
These instructions operate on any individual bit in the first 256 address spaces (page zero). As such, the bit manipulations access I/O pins, RAM bits, and ROM bits.

In the M6805 HMOS/M146805 CMOS Family, a page consists of 256 consecutive memory locations. Page zero includes the lowest-numbered 256 memory addresses ( $\$ 00$ through $\$ F F$ ), page one the next 256 memory addresses (\$100 through \$1FF), etc. The first 128 bytes of page zero memory locations ( $\$ 00$ through $\$ 7 F$ ) are used primarily for I/O function registers, timer, PLL, RAM, and the stack. The next 128 bytes of page zero ( $\$ 80$ through $\$ F F$ ) contain ROM which is available for the user program. An efficient use of pages zero and one would be for storage of tables since these two pages are easily accessed by the indexed addressing mode.

### 1.2.2 Addressing Modes

One of the chief measures of the effectiveness of a computer architecture is its ability to access data. The M6805 HMOS/M146805 CMOS Family has several major memory addressing modes. They include immediate, direct, and extended, plus three distinct indexed modes. The programmer is thus given the opportunity to optimize the code to the task. The indexed addressing modes permit conversion tables, jump tables, and data tables to be located anywhere in the address space. The use of tables is an important tool in controller type applications.

Efficient addressing methods are coupled with instructions which manipulate memory without disturbing the program registers. Thus, RAM may be used for the same functions that other processors use general purpose registers (increment, decrement, clear, complement, test, etc.). The M6805 HMOS/M146805 CMOS Family members have a very versatile, efficient, and easy-to-use I/O structure. All microcomputer I/O function registers are memory mapped into the first 16 processor addresses. Advantage is thus taken of the efficient addressing modes, the many memory reference instructions, and the use of

RAM (or I/O registers) as general purpose registers. As an example, there are 64 unique instructions which permit the programmer to modify an I/O port. The programmer's problem is not so much how to accomplish a given I/O task, but rather to choose the most effective method from the many methods available. In addition, as with other M6800 Family I/O devices, most M6805 HMOS/M146805 CMOS Family I/O pins are individually programmed as inputs or outputs under software control.

### 1.3 CHOICE OF TECHNOLOGIES

The first option to be selected by the system designer is the choice between HMOS or CMOS as a processor technology.

### 1.3.1 HMOS Features

The NMOS (N-Channel Metal Oxide on Silicon) technology has been the mainstay of the M6800 Family. The current state of the continual shrinking of NMOS is called HMOS (High-Density NMOS).

The prime consideration in choosing an M6805 HMOS Family microcomputer is its lower price. Motorola's highly-efficient fabrication process results in a greater yield than other processes. The decreased production costs ultimately result in lower selling prices. The economics of large scale production also contribute to a low selling price.

The high speed of Motorola's HMOS, when compared to PMOS or other NMOS processors, produces a very high performance/price ratio.

A low voltage inhibit (LVI) feature may be selected on HMOS versions. The LVI option forces a reset when the supply voltage drops below a threshold which guarantees correct operation. The CMOS Family members offer wide operating voltage and clock speed ranges, which preclude establishing an LVI threshold.

### 1.3.2 CMOS Features

An emerging microcomputer technology is CMOS (Complementary MOS, both P- and N -Channel devices). The unique properties of CMOS are increasingly attractive. Some applications are simply not feasible with PMOS, NMOS, or HMOS microcomputers.

Maximum power consumption of CMOS parts ranges from 1/15 to 1/200 of that of an equivalent HMOS part. Low power consumption is important in several classes of applications; thus, CMOS microcomputers are desirable.
(a) Portable Equipment - Hand-held and other portable units operated from selfcontained batteries. Battery drain is frequently important in such applications.
(b) Battery Back-Up - CMOS is appropriate in ac powered applications when some or all system functions must continue during a power outage. A small, rechargeable battery keeps a CMOS MCU operable.
(c) Storage Batteries - Automotive and telephone equipment operate from larger batteries. Automobile battery drain must be low when the engine is not running. Telephones must operate independently of ac power.
(d) Heat Dissipation - Packaging constraints sometimes preclude dissipating elec-tronics-generated heat, or the heat is costly to dissipate. In addition, dissipation of heat directly effects device reliability.
(e) Power Costs - The cost of electricity to power the equipment becomes a significant factor in calculating the total life cycle cost of equipment which operates continuously.

The CMOS technology inherently operates over a wide range of supply voltages. Thus, CMOS is used where the supply voltage fluctuates, such as in battery powered equipment; or if line power is available, a lower-cost, loosely regulated supply may be used.

An additional advantage of CMOS is that circuitry is fully static. CMOS microcomputers may be operated at any clock rate less than the guaranteed maximum. This feature may be used to conserve power, since power consumption increases with higher clock frequencies. Static operation may also be advantageous during product developments.

### 1.4 HARDWARE

Every M6805 HMOS/M146805 CMOS Family microcomputer or microprocessor contains hardware common to all versions, plus a combination of options unique to a particular version. There are also several differences among family members of which potential users should be aware.

### 1.4.1 Hardware Common To All Devices

Figure 1-1 details the hardware functional blocks common to all M6805 HMOS/M146805 CMOS Family devices.

The central processor unit (CPU) contains the 8-bit arithmetic logic unit, accumulator, program counter, index register, stack pointer, condition code register, instruction decoder, and timing and control logic. These elements resemble the M6800 Family of microprocessors which reflect the M6805 HMOS/M146805 CMOS Family heritage.

The M6805 HMOS/M146805 CMOS Family has on-chip RAM, permitting the microcomputer versions to operate without external memory. The addressing modes and registerlike memory operations use this RAM to the fullest extent possible.

Parallel I/O capability, with pins programmable as input or output, is built into every unit.
The external interrupt input, and the capability for multiple nesting of subroutine and interrupts, are features usually found on much more powerful architectures. They permit an M6805 HMOS/M146805 CMOS Family MCU to be used in projects usually considered too complex for microcomputers.


Figure 1-1. M6805 HMOS/M146805 CMOS Family Basic Microcomputer Block Diagram

A feature which greatly simplifies software development and extends the capability of a microcomputer is an on-chip timer/counter. This 8-bit counter and its prescaler can be programmed for innumerable functions. It can generate an interrupt at software selected intervals. It can also be used as an event counter to generate an interrupt after some software selected number of external events. The timer/counter can also be used for timekeeping, measuring and generating pulses, and counting external events. In the case of the M146805 CMOS Family devices, the timer can be set to "wake-up" the processor from the power-saving WAIT mode.

The external interrupt and timer/counter interrupt are vectored to different service routine addresses. This greatly simplifies interrupt programming. It also speeds execution of interrupt routines, by eliminating software interrupt polling, for determining the source of the interrupt.

The first 16 processor addresses are reserved for memory mapped I/O registers. The programmer of the M6805 HMOS/M146805 CMOS Family may take full advantage of the versatile addressing modes and the register-like RAM operations of the Family.

### 1.4.2 Family Options

In addition to the common hardware described previously, users can make selections from among devices having a combination of hardware options. Potential users should consult their local Motorola sales representative or the most recent data brochures to determine which versions have reached production. Table 1-1 provides a listing of the features included in each family member. Figure 1-2 illustrates the part number nomenclature of three different members of the M6805 HMOS/M146805 CMOS Family.


Figure 1-2. M6805 HMOS/M146805 CMOS Family Nomenclature Example

The first option to be selected by the system designer is the choice of technology. In general, the HMOS units would be selected unless the application specifically requires one of the unique characteristics of CMOS.

User ROM sizes range from none, for the microprocessor, to 4 K and larger. Future versions will have additional ROM sizes. When self-check ROM is a part of the device, the ROM area used in the self-check operation is not included in the published ROM sizes. The entire ROM space is available to the user for his program.

A portion of the ROM is located in page zero (the direct page) to facilitate more efficient access to look up tables using all available addressing modes. This ROM can, of course, be used for program storage as well as look-up tables.

The initial M6805 HMOS/M146805 CMOS Family devices contain either 64 or 112 bytes of on-chip RAM which is located in page zero. Future devices may accommodate additional or differing amounts of RAM.

Package size options permit as many as four, full 8-bit bidirectional I/O ports. Each pin is defined under software control as an input or output by loading a data direction register.

Table 1-1. M6805 HMOS/M146805 CMOS Family List of Features

M6805 HMOS Family MCUs

| Features | MC6805P2 | MC6805P4 | MC6805P6 | MC6805R2 | MC6805R3 | MC6805T2 | MC6805U2 | MC6805U3 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Technology | HMOS | HMOS | HMOS | HMOS | HMOS | HMOS | HMOS | HMOS |
| Number of Pıns | 28 | 28 | 28 | 40 | 40 | 28 | 40 | 40 |
| On-Chıp RAM (Bytes) | 64 | $112^{*}$ | 64 | 64 | 112 | 64 | 64 | 112 |
| On-Chıp User <br> ROM (Bytes) | 1.1 K | 1.1 K | 18 K | 2 K | 38 K | 25 K | 2 K | 38 K |
| External Bus | None | None | None | None | None | None | None | None |
| Bıdırectıonal I/O Lınes | 20 | 20 | 20 | 24 | 24 | 19 | 24 | 24 |
| Unıdırectıonal I/O <br> Lınes | None | None | None | 6 Inputs | 6 Inputs | None | 8 Inputs | 8 Inputs |
| Other I/O Features | Timer | Tımer | Tımer | Timer, A/D | TImer, A/D | Timer, PLL | Tımer | TImer |
| External Interrupt <br> Inputs | 1 | 1 | 1 | 2 | 2 | 2 | 2 | 2 |
| EPROM Versıon | MC68705P3 | MC68705P3 | MC68705P3 | MC68705R3 | MC68705R3 | None | MC68705U3 | MC68705U3 |
| STOP and WAIT | No | No | No | No | No | No | No | No |

[^0]M6805 HMOS/M146805 CMOS Family EPROM MCUs

| Features | MC68705P3 | MC68705R3 | MC68705U3 | MC1468705G2 |
| :--- | :---: | :---: | :---: | :---: |
| Technology | HMOS | HMOS | HMOS | CMOS |
| Number of Pıns | 28 | 40 | 40 | 40 |
| On-Chıp RAM (Bytes) | 112 | 112 | 112 | 112 |
| On-Chıp User <br> ROM (Bytes) | 18 K EPROM | 38 K EPROM | 3.8 K EPROM | 2K EPROM |
| External Bus | None | None | None | None |
| Bıdırectıonal I/O Lınes | 20 | 24 | 24 | 32 |
| Unidırectıonal I/O <br> Lines | None | 6 Inputs | 8 Inputs | None |
| Other I/O Features | Tımer | Tımer, A/D | Tımer | Tımer |
| External Interrupt <br> Inputs | 1 | 2 | 2 | 1 |
| EPROM Version <br> STOP and WAIT | - | - | - | No |

M146805 CMOS Family MPU/MCUs

| Features | MC146805E2 | MC146805F2 | MC146805G2 |
| :--- | :---: | :---: | :---: |
| Technology | CMOS | CMOS | CMOS |
| Number of Pins | 40 | 28 | 40 |
| On-Chip RAM (Bytes) | 112 | 64 | 112 |
| On-Chip User ROM <br> (Bytes) | None | 1 K | 2 K |
| External Bus | Yes | None | None |
| Bidirectional I/O Lines | 16 | 16 | 32 |
| Unıdirectıonal I/O <br> Lines | None | 4 Inputs | None |
| Other I/O Features | Timer | Timer | Tımer |
| External Interrupt <br> Inputs | 1 | 1 | 1 |
| EPROM Version | None | None | MC1468705G2 |
| STOP and WAIT | Yes | Yes | Yes |

## CHAPTER 2 SOFTWARE DESCRIPTION

### 2.1 INTRODUCTION

During the early 1970's, microprocessors (MPU) and microcomputers (MCU) helped ease the shortage of hardware designers by providing the hardware with more intelligence. However, because the power of any MPU or MCU is the result of the software programs, a shortage of software engineers was created. Thus, as MPUs and MCUs reduced hardware costs, software development costs rose. As a result, the system designer of today must carefully weigh the software and support costs of his system. Processors such as those of the M6805 HMOS/M146805 CMOS Family, which are designed to include the programming features inherited from minicomputers, require less effort from the programmer and make system design much more efficient. The importance of "userfriendly" software in mini and mainframe computers is a widely accepted fact. Easy-touse software is the key to writing and maintaining efficient programs.

The M6805 HMOS/M146805 CMOS Family architecture is based upon the Von Neumann model which places all data, program, and I/O spaces into a single address map. Thus, since only a single address map must be supported, very few special purpose instructions are necessary in the M6805 HMOS/M146805 CMOS Family instruction set. The overall result of this is a small, very regular, and easy-to-remember instruction set.

A regular instruction set is symmetrical in that, for most instructions, there is a complement instruction. Some of these instructions (plus complements) are listed below.

LDA - STA Load and Store
INC - DEC Increment and Decrement
BEQ - BNE Branch If Equal and Branch If Not Equal
ADD - SUB Add and Subtract
AND - ORA Logic AND and Logic OR
BCLR - BSET Bit Clear and Bit Set
ROR - ROL Rotate Right and Rotate Left
JSR - RTS Jump-To-Subroutine and Return-From-Subroutine
The symmetry provided by the M6805 HMOS/M146805 CMOS Family instruction set means that the programmer need only remember about 30 to 40 separate instructions to know the entire instruction set. The M6805 HMOS Family has 59 instructions in its instruction set; whereas, the M146805 CMOS Family has 61. The two additional instructions for the M146805 CMOS Family are the STOP and WAIT instructions which enable one of the CMOS low-power standby modes.

The instruction set is expanded by the use of a variety of versatile addressing modes. The addressing modes, which are part of the minicomputer heritage of M6805 HMOS/ M146805 CMOS Family, expand the instruction set by allowing the programmer to specify how the data for a particular instruction is to be fetched. As illustrated in the Opcode Map of Appendix I, The 59/61 separate instructions, enhanced by the seven addressing modes, expand into 207/209 opcodes; however, the programmer need only remember 66/68 items (59/61 instructions plus seven addressing modes) instead of 207/209.

### 2.2 REGISTER SET

Each M6805 HMOS/M146805 CMOS Family member contains five registers as shown in Figure 2-1. The accumulator ( $A$ ) and index register $(X)$ are used as working program registers. The condition code register (CC) is used to indicate the current status of the processor program. The program counter (PC) contains the memory address of the next instruction that the processor is to execute. The stack pointer (SP) register contains the address of the next free stack location. For more information concerning each register, see the section below describing that register.


NOTE. The stack pointer and program counter size is determined by the memory size that the family member device can access, e g , an 8 K memory map requires a 13 -bit stack pointer and program counter

Figure 2-1. M6805 HMOS/M146805 CMOS Family Register Architecture

### 2.2.1 Accumulator (A)

The A register is a general purpose 8-bit register that is used by the program for arithmetic calculations and data manipulations. The full set of read/modify/write instructions operates on the A register. The accumulator is used in the register/memory instructions for data manipulation and arithmetic calculation. Refer to the Instruction Set Summary discussion later in this chapter for information about the read/modify/write and register/memory instruction. An example using the accumulator to add the contents of two memory locations is shown below.

| B6 | 50 | LDA $\$ 50$ | Load accumulator with con- <br> tents of memory location $\$ 50$ |
| :--- | :--- | :--- | :--- | :--- |
| BB | 87 | ADD $\$ 87$ | Add the contents of memory <br> location $\$ 87$ to the |
| B7 | $3 C$ | STA $\$ 3 C$ | accumulator. <br> Store the accumulator con- <br> tents in memory location $\$ 3 C$. |

### 2.2.2 Index Register (X)

The index register is used in the indexed modes of addressing or used as an auxiliary accumulator. It is an 8 -bit register and can be loaded either directly or from memory, have its contents stored in memory, or its contents can be compared to memory.

In indexed instructions, the X register provides an 8-bit value, that is added to an instruc-tion-provided value, to create an effective address. The indexed addressing mode is further described in the Addressing Modes paragraph of this chapter.

The $X$ register is also used in the M6805 HMOS/M146805 CMOS Family for limited calculations and data manipulation. The full set of read/modify/write instructions operates on the $X$ register as well as the accumulator. Instruction sequences which do not use the $X$ register for indexed addressing may use $X$ as a temporary storage cell, or accumulator.

The following example shows a typical use of the index register in one of the indexed addressing modes. The example performs a block move that is BCNT in length.

|  | LDX | \#BCNT |
| :--- | :--- | :--- |
| REPEAT | GET LENGTH |  |
|  | LDA SOURCE,X | GET DATA |
|  | STA DESTIN,X | STORE IT |
|  | DECX | NEXT |
|  | BNE REPEAT | REPEAT IF MORE. |

The $X$ register is also useful in counting events since it can be incremented or decremented. The INCX or DECX instructions can be used to control the count. By either decrementing or incrementing the $X$ register, starting at a known value, and then comparing the $X$ register contents to the contents of a memory location (or a specific number) a loop can be ended or a branch taken after a certain number of events.

The following routine uses the index register as a counter for a keypad debounce routine of CNT X 6, CMOS (or CNT X 8, HMOS).

| AE | FF | DBNCE | LDX | \#CNT |
| :--- | :--- | :--- | :--- | :--- |
| $5 A$ |  | AGAIN | DECX |  |
| 26 | FD |  | BNE AGAIN |  |

### 2.2.3 Program Counter (PC)

The PC contains the memory address of the next instruction that is to be fetched and executed. Normally, the PC points to the next sequential instruction; however, the PC may be altered by interrupts or certain instructions. During a valid interrupt, the PC is loaded with the appropriate interrupt vector. The jump and branch instructions modify the PC so that the next instruction to be executed is not necessarily the next instruction in physical memory. The actual size of the PC depends upon the size of the address space of the individual family members and currently ranges from 11 to 13 bits.

### 2.2.4 Stack Pointer (SP) •

The stack array (stack) is an area of memory in RAM used for the temporary storage of important information. It is a sequence of registers (memory locations) used in a last-in-first-out (LIFO) fashion. A stack pointer is used to specify where the last-in entry is located or where the next-in entry will go. Since the stack must be written to, as well as read, it must be located in RAM.

Interrupts and subroutines make use of the stack to temporarily save important data. The SP is used to automatically store the return address (two bytes of the PC) on subroutine calls and to automatically store all registers (five bytes; A, X, PC and CC) during interrupts. The saved registers may be interleaved on the stack (nested), thus allowing for: (1) nesting of subroutines and interrupts, (2) subroutines to be interrupted, and (3) interrupts to call subroutines. The nesting of subroutines and interrupts can only occur to some maximum amount, which is described below.

Since the M6805 HMOS/M146805 CMOS is a family of devices, the actual size of the stack pointer may vary with memory size of the particular family member (see appropriate data sheets). But from the programmer's perspective, the stack pointers all appear similar on the different members. Both the hardware RESET pin and the reset stack pointer (RSP) instruction reset the stack pointer to its maximum value (\$7F on all cirrent members). The stack pointer on the M6805 HMOS/M146805 CMOS Family always points to the next free location on the stack. Each "push" decrements the SP while each "pull" increments it ("push" and "pull" are not available as user instructions in the M6805 HMOS/M146805 CMOS Family).

Nested subroutine calls and interrupts must not underflow the SP. The usable stack length will vary between devices as well as between the M6805 HMOS and M146805 CMOS Families. In the M6805 HMOS Family, the usable stack length is $2 \mathrm{n}-1$ (where $\mathrm{n}=$ the number of bits in the stack pointer); however, in the M146805 CMOS Family the
usable stack length is 2 n (where $\mathrm{n}=$ number of bits in the stack pointer). When the allowable stack length is exceeded, the SP will wrap around to the top of stack. This condition of stack underflow should be avoided since the previously stacked data will be lost. An example of calculating the usable stack length for an ivi 6805 HiviOS Family device with a 5-bit stack pointer is: 25-1 or 31 bytes maximum. However, for an M146805 CMOS Family device, with a 6-bit stack pointer, the calculation is: $\mathbf{2 6}^{6}$ or 64 bytes maximum.

A 5-bit M6805 HMOS Family device SP accommodates up to 15 nested subroutine calls ( 30 bytes), six interrupts ( 30 bytes), or a mixture of both. The programmer must exercise care when approaching the underflow threshold. When the SP underflows it will wrap around, and the contents more than likely are lost. The stack limit in the 5-bit M6805 HMOS Family example above is thus stated to be 31, not 32, bytes. The stack limit is well beyond the needs required by most programs. A maximum subroutine nesting of five levels ( 10 bytes) coupled with one interrupt level (five bytes) occupies only 15 bytes of stack space. The allowed stack length is typically traded off against the needed data RAM space.

In the M6805 HMOS/M146805 CMOS Family, the stack builds in the direction of decreasing address; therefore, the SP always points to the next empty location on the stack. The SP is decremented each time a data byte is pushed onto the stack and it is incremented each time a data type is pulled from the stack. The SP is only changed during certain operations and, except for the RSP instruction, it is not under direct software control. During external or power-on reset, and during a reset pointer (RSP) instruction, the SP is set to its upper limit (\$7F).

The order in which bytes are stored onto and retrieved from the stack is shown in Figure 2-2. Note that the PC has a number of fixed and variable bits. The number of variable bits depends upon the size of the memory available in a particular family member (see Figure 2-1 for this relationship).


## NOTES.

1. Since, in all family devices, the stack pointer decrements during pushes, the PCL is stacked first, followed by the PCH, etc. Pulling from the stack is in the reverse order.
2. Fixed bits in the M6805 HMOS Family PC are always set, whereas, the M146805 CMOS Family PC fixed bits are always clear.

Figure 2-2. Stacking Order

### 2.2.5 Condition Code Register (CC)

The M6805 HMOS/M146805 CMOS Family uses five condition code flag bits, labeled H, I, N, Z, and C, which reside in the CC register. The three MSBs of the CC register are all ones which fill the register to eight bits.

The function of the condition codes is to retain information concerning the results of the last executed data reference instruction. The effect of an instruction on each condition code is shown, together with the instruction, in Appendix D. Any bit or a combination of bits, except the I bit, are testable using the conditional branch instructions. See the Addressing Modes paragraph for more information.
2.2.5.1 CARRY (C). The C bit is set if a carry or borrow out of the 8-bit ALU occurred during the last arithmetic operation. It is also set during shift, rotate, and bit test instructions.

The C bit is mainly set in one of six ways.

1. It is set during an add instruction if the result of the additions produces a carry out of the 8 -bit ALU (arithmetic logic unit).
2. For subtraction and comparison instructions, it is set when the absolute value of the subtrahend is larger than the absolute value of the minuend. This generally implies a borrow.
3. It is changed during shift and rotate instructions. For these instructions the bit shifted out of the accumulator becomes the $C$ bit.
4. It is set when an SEC instruction is executed.
5. It is set when a COM instruction is executed.
6. It is set if a bit test and branch bit is set.

Two instructions, add with carry (ADC) and subtract with carry (SBC), use the carry bit as part of the instruction. This simplifies the addition or subtraction of numbers that are longer than eight bits. The carry bit may be tested with various conditional branch instructions.
2.2.5.2 ZERO (Z). The $Z$ bit is set if the result of the last data manipulation, arithmetic, or logical operation was zero. The $Z$ bit is set only if all eight bits of the result are zero; otherwise, it is cleared.

The $Z$ bit can be used to cause a branch with the BHI, BLS, BNE, or BEQ instructions. When the BHI instruction is used, both the C bit and $Z$ bit are used for the branch.

The $Z$ bit can be used to initiate a branch after the $A$ or $X$ contents equal the contents of a memory location. For example, the accumulator can be compared to the contents of a memory location and when the eight resultant bits are all zeros ( $Z$ bit set), a branch would result with the BEQ instruction. Conversely, if the same comparison were made and a BNE instruction were used, a branch would result after each compare until the eight resultant bits were all zeros ( $Z$ bit set).
2.2.5.3 NEGATIVE ( $\mathbf{N}$ ). The $N$ bit is set when bit seven of the result of the last data manipulation, arithmetic, or logical operation is set. This indicates that the result of the operation was negative. The $N$ bit is cleared by the CLR and LSR instructior.s. In all other instructions affecting the N bit, its condition is determined by bit 7 of the result.

The N bit can be used to cause a branch if it is set by using the BMI instruction. Likewise, the N bit can be used for a branch if it cleared by using the BPL instruction. In one case it is tested for a negative result and in the other it is tested for a positive result.

The $N$ bit can be used to initiate a branch after a comparison of two numbers. For example, the contents of the X register could be compared to the contents of memory location $M$ and a branch taken if $N=1$. In using the CPX instruction, the $N$ bit would remain clear and no branch is taken, as long as the $X$ register contents were greater than or equal to the contents of $M$; however, if the $X$ register contents become less than the contents of M , the N bit becomes 1 and a branch could be initiated (using BMI instruction).
2.2.5.4 HALF CARRY $(\mathrm{H})$. The H bit is set when a carry occurs between bits 3 and 4 during an ADD or ADC instruction. The half-carry flag may be used in BCD addition subroutines since each binary-coded-decimal digit is contained either in the $0-3$ (least significant) or $4-7$ bits. Thus, when the sum of the two least significant BCDs results in a carry out of bit position 3 into bit position 4, the H bit is set. Chapter 3 describes a routine which uses the H bit to emulate the MC6800 DAA (decimal adjust) instruction.
2.2.5.5 INTERRUPT MASK (I). When the I bit is set, the external interrupt and timer interrupt are masked (disabled). Clearing the I bit allows interrupts to be enabled. If an interrupt occurs while the I bit is set, the interrupt is latched internally and held until the I bit is cleared. The interrupt vector is then serviced normally.

Except for when an external interrupt ( $\overline{\mathrm{INT}}$ or $\overline{\mathrm{IRQ}}$ ) is applied, the I bit is controlled by program instructions. Some program instructions change the I bit only as a result of the instruction, whereas, others cause it to change as a part of the instruction. For example, CLI clears the I bit and SEI sets the I bit; however, SWI automatically sets the I bit as part of the interrupt instruction. The STOP and WAIT instructions in M146805 CMOS Family parts also automatically set the I bit as part of instruction. See the Interrupts section of Chapter 4 for more information.

## NOTE

The SWI instruction and RESET are the only non-maskable interrupts in the M6805 HMOS/M146805 CMOS Families.

### 2.3 ADDRESSING MODES

The power of any computer lies in its ability to access memory. The addressing modes of the processor provide that capability. The M6805 HMOS/M146805 CMOS Family has a set of addressing modes that meets these criteria extremely well.

The addressing modes define the manner in which an instruction is to obtain the data required for its execution. An instruction, because of different addressing modes, may access its operand in one of up-to-five different addressing modes. In this manner, the
addressing modes expand the basic 59 M6805 HMOS Family instructions ( 61 for M146805 CMOS Family) into 207 separate operations ( 209 for M146805 CMOS Family). Some addressing modes require that the 8 -bit opcode be accompanied by one or two additional bytes. These bytes either contain the data for the operations, the address for the data, or both.

In the addressing mode descriptions which follow, the term effective address (EA) is used. The EA is the address in memory from which the argument for an instruction is fetched or stored. In two-operand instructions, such as add to accumulator (ADD), one of the effective operands (the accumulator) is inherent and not considered an addressing mode per se.

Descriptions and examples of the various modes of addressing the M6805 HMOS/ M146805 CMOS Family are provided in the paragraphs which follow. Several program assembly examples are shown for each mode, and one of the examples is described in detail (ORG, EQU, and FCB are assembler directives and not part of the instruction set). Parentheses are used in these descriptions/examples of the various addressing modes to indicate "the contents of" the location or register referred to; e.g., (PC) indicates the contents of the location pointed to by the PC. The colon symbol (:) indicates a concatenation of bytes. In the following examples, the program counter ( PC ) is initially assumed to be pointing to the location of the first opcode byte. The first PC +1 is the first incremental result and shows that the PC is pointing to the location immediately following the first opcode byte.

The information provided in the program assembly examples uses several symbols to identify the various types of numbers that occur in a program. These symbols include:

1. A blank or no symbol indicates a decimal number.
2. A $\$$ immediately preceding a number indicates it is a hexadecimal number; e.g., $\$ 24$ is 24 in hexadecimal or the equivalent of 36 in decimal.
3. A \# indicates immediate operand and the number is found in the location following the opcode.

There are seven different addressing modes used in the M6805 HMOS/M146805 CMOS Family, namely: inherent, immediate, direct, extended, indexed, relative, and bit manipulation. The indexed and bit manipulation addressing modes contain additional subdivisions to increase their flexibility; i.e., three additional for the indexed mode and two for bit manipulation. Each of these programming modes is discussed in the paragraphs which follow. The cycle-by-cycle description of each instruction in all possible addressing modes is included in Appendix G. This allows the processor bus activity and instruction operation relationship to be studied.

### 2.3.1 Inherent Addressing Mode

In this addressing mode there is no EA (effective address). Inherent address instructions are used when all information required for the instruction is already within the CPU, and no external operands, from memory or the program, are needed. Since all the information necessary to carry out the instruction is contained in the opcode, and no external
operands are needed, inherent instructions only require one byte. These one-byte instructions are shown in Appendix $E$ as part of control and read/modify/write instruction tables.

The following is an example of a subroutine that clears all registers (accumulator and index) plus the $C$ bit and then returns. Figure $2-3$ shows an example of the steps required to perform the TAX instruction in the subroutine.

| 05B9 4F | CLEAR | CLRA |
| :--- | :--- | :--- | | Clear Accumulator |
| :--- |
| 05BA 97 |



Figure 2-3. Inherent Addressing Mode Example

### 2.3.2 Immediate Addressing Mode

The EA of an immediate mode instruction is the location following the opcode. This mode is used to hold a value or constant which is known at the time the program is written, and which is not changed during program execution. These are two-byte instructions, one for the opcode and one for the immediate data byte. Immediate addressing may be used by any register/memory instructions as shown in Appendix E .
$P C+1 \rightarrow P C$
$E A=P C$
$P C+1 \rightarrow P C$

The following is an example which subtracts 5 from the contents of the accumulator and compares the results to 10 . Figure $2-4$ shows an example of the steps required to perform the SUB instruction.

| 05BC | B6 | 4B | LDA | \$4B | Load Accumulator from RAM |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 05BE | A0 | 05 | SUB | $\# 5$ | Subtract 5 from Accumulator |
| 05C0 | A1 | OA | CMP | $\# 10$ | Compare Accumulator to 10 |



Figure 2.4. Immediate Addressing Mode Example

### 2.3.3 Extended Addressing Mode

The EA of an extended mode instruction is contained in the two bytes following the opcode. Extended addressing references any location in the M6805 HMOS/M146805 CMOS Family memory space, I/O, RAM, and ROM. The extended addressing mode allows an instruction to access all of memory. Also, since the two bytes following the opcode contain 16 bits, the addressing range of the M6805 HMOS/M146805 CMOS Family may be
extended in the future without affecting the instruction set or addressing modes. Extended addressing mode instructions are three bytes long, the one-byte opcode plus a two-byte address. All register/memory instructions, as shown in Appendix E, can use extended addressing.

$$
\begin{aligned}
& P C+1 \rightarrow P C \\
& E A=(P C):(P C+1) \\
& P C+2 \rightarrow P C
\end{aligned}
$$

The following example loads the contents of a memory location (labeled COUNT) into the index register and then jumps to a subroutine to provide a delay. Figure 2-5 shows an example of the steps required to determine the EA from which to load the index register.

|  |  | 0800 | COUNT | EQU | \$800 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1200 | DELAY | EQU | \$1200 |  |
| 0409 | CE | 0800 |  | LDX | COUNT | Load Index Register with Contents of Location $\$ 800$ |
| 040C | $C D$ | 1200 |  | JSR | DELAY | Jump to Subroutine |
|  |  |  |  |  |  | Located at \$1200 |



Figure 2-5. Extended Addressing Mode Example

### 2.3.4 Direct Addressing Mode

The direct addressing mode is similar to the extended addressing mode except only one byte is used to form the EA. Direct addressing allows an instruction to only access any location in page 0 (locations $\$ 00-\$ F F$ ) with a two-byte instruction; therefore, the upper address bits are set to $\$ 00$. Direct addressing may be used with any read-modify-write, or register/memory and bit manipulation instruction.

The following example adds two 16-bit numbers. The result is then placed in the location of the first number; however, if the result exceeds 16 -bits the $C$ bit will be set. Figure 2-6 illustrates the steps required to determine the EA from which to load the accumulator with the contents of NUM1 (first number).

Before Completion


Figure 2-6. Direct Addressing Mode Example


### 2.3.5 Indexed Addressing Mode

In the indexed addressing mode, the EA is variable and depends upon two factors: (1) the current contents of the index ( X ) register and (2) the offset contained in the byte(s) following the opcode. Three types of indexed addressing exist in the M6805 HMOS/M146805 CMOS Family: no offset, 8 -bit offset, and 16-bit offset. A good assembler should use the indexed addressing mode which requires the least offset. Either the no-offset or 8-bit offset indexed addressing mode may be used with any read-modify-write or register/memory instruction. The 16 -bit offset indexed addressing is used only with register/memory instructions.
2.3.5.1 INDEXED - NO OFFSET. In this mode the contents of the $X$ register is the EA; therefore, it is a one-byte instruction. This mode is used to create an EA which is pointing to data in the lowest 256 bytes of the address space, including: I/O, RAM, and part of ROM. It may be used to move a pointer through a table, point to a frequently referenced location (e.g., an I/O location), or hold the address of a piece of data that is calculated by a program. Indexed, no-offset instructions use only one byte: the opcode.

$$
\begin{aligned}
& E A=X+\$ 0000 \\
& P C+1 \rightarrow P C
\end{aligned}
$$

In the following example, locations $\$ 45$ to $\$ 50$ are to be initialized with blanks (ASCII $\$ 20$ ). Figure 2-7 illustrates the steps necessary to determine the EA from which to store the accumulator contents into a memory location pointed to by the index register.

| 05F0 | AE | 45 |  | LDX | $\# \$ 45$ | Initialize Index Register with <br> \$45 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 05F2 | A6 | 20 |  | LDA | $\# \$ 20$ | Load Accumulator with $\$ 20$ <br> 05F4 F7 |



Figure 2.7. Indexed Addressing Mode, No Offset Example
2.3.5.2 INDEXED - 8-BIT OFFSET. To determine the EA in this addressing mode, the contents of the X register is added to the contents of the byte following the opcode. This addressing mode is useful in selecting the kth element of an $n$ element table. To use this mode the table must begin in the lowest 256 memory locations, and may extend through the first 511 memory locations (1FE is the last location at which the instruction may begin) of the M6805 HMOS/M146805 CMOS Family. All indexed 8 -bit offset addressing can be used for ROM, RAM, or I/O. This is a two-byte instruction with the offset contained in the byte following the opcode. Efficient use of ROM encourages the inclusion of as many tables as possible in page zero and page one.

```
\(\mathrm{PC}+1 \rightarrow \mathrm{PC}\)
\(\mathrm{EA}=(\mathrm{PC})+\mathrm{X}+\$ 0000\)
\(P C+1 \rightarrow P C\)
```

The following subroutine searches a list, which contains 256 separate items, for the first occurrence of a value contained in the accumulator. The search starts at $\$ 80$ and continues through $\$ 180$ unless the accumulator contents matches one of the list items. Figure 2.8 shows the steps required to determine the EA of the next item to be compared.

|  |  |  | LIST | $\begin{aligned} & \text { EQU } \\ & \text { ORG } \end{aligned}$ | $\begin{aligned} & \$ 80 \\ & \$ 075 \mathrm{~A} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 075A | 5F |  | FIND | CLRX |  | Clear Index Register |
| 075B | E1 | 80 | REPEAT | CMP | LIST, X | Compare Accumulator to |
|  |  |  |  |  |  | Contents of Location \$80 +X |
| 075D | 27 | 03 |  | BEQ | RETURN | Return if Match Found |
| 075F | 5C |  |  | INCX |  | Else Next Item |
| 0760 | 26 | F9 |  | BNE | REPEAT | If 256 Items Checked then Finish Else Repeat |
| 0672 | 81 |  | RETURN | RTS |  |  |

Before Completion


Figure 2-8. Indexed Addressing Mode, 8-Bit Offset Example
2.3.5.3 INDEXED - 16-BIT OFFSET. The EA for this two-byte offset addressing mode is calculated by adding the concatenated contents of the next two bytes following the opcode to the contents of the $X$ register. This addressing mode is used in a manner similar to the indexed with 8 -bit offset; except that since the offset is 16 bits, the tables being referenced can be anywhere in the M6805 HMOS/M146805 CMOS Family address space. For more details refer to the Indexing Compatibility paragraph below. This addressing mode is a three-byte instruction: one for the opcode and two for the offset value.
$P C+1 \rightarrow P C$
$E A=(P C):(P C+1)+X$
$P C+2 \rightarrow P C$


Figure 2-9. Indexed Addressing Mode, 16-Bit Offset Example

In the following example, a block of data is moved from a source table to a destination table. The index register contains the block length. Figure 2-9 illustrates the steps required to determine the EA from which to store the memory address contents into the accumulator.

|  |  |  | SOURCE DESTIN | EQU <br> EQU | $\begin{aligned} & \$ 200 \\ & \$ 40 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0690 | AE | 04 |  | LDX | \#\$04 |  |
| 0692 | D6 | 0200 | BLKMOV | LDA | SOURCE, $X$ | Load the Accumulator with Contents of Location SOURCE $+X$ |
| 0695 | E7 | 40 |  | STA | DESTIN, X | Store the Contents of the Accumulator in Location DESTIN $+X$ |
| 0698 | 5A |  |  | DECX |  | Next Location |
| 0699 | 2A | 0692 |  | BPL | BLKMOV | Repeat if More |

2.3.5.4 INDEXING COMPATIBILITY Since the index register in the M6805 HMOS/ M146805 CMOS Family is only eight bits long, and the offset values are zero, eight, or 16 bits, the MC6800 user may thus find that the X register on the M6805 HMOS/M146805 CMOS Family is best utilized "backwards" from the MC6800. That is, the offset will contain the address of the table and the index register contains the displacement into the table.

### 2.3.6 Relative Addressing Modes

Relative addressing is used only for branch instructions and specifies a location relative to the current value of PC. The EA is formed by adding the contents of the byte following the opcode to the value of the PC. Since the PC will always point to the next statement in line while the addition is being performed, a zero relative offset byte results in no branch. The resultant EA is used if, and only if, a relative branch is taken. Note that by the time the byte following the opcode is added to the contents of the PC, it is already pointing to the next instruction while the addition is being performed. Branch instructions always contain two bytes of machine code: one for the opcode and one for the relative offset byte. Because it is desirable to branch in either direction, the offset byte is sign extended with a range of -128 to +127 bytes. The effective range however, must be computed with respect to the address of the next instruction in line. Relative branch instructions consist of two bytes; therefore, the effective range of a branch instruction from the beginning of the branch instruction is defined as (where $R$ is defined as the address of the branch instruction):

$$
\begin{aligned}
& (P C+2)-128 \leq R \leq(P C+2)+127 \\
& \text { or } \\
& P C-126 \leq R \leq P C+129 \text { (for conditional branch only) }
\end{aligned}
$$

A jump (JMP) or jump-to-subroutine (JSR) should be used if the branch range is exceeded.
$P C+1 \rightarrow P C$
$(P C) \rightarrow$ TEMP
$P C+1 \rightarrow P C$
$E A=P C+T E M P$ iff branch is taken


Figure 2-10. Relative Addressing Mode Example

In the following example, the routine uses the index register as a counter for executing the subroutine WORK 50 times. The conditional branch, BNE, tests the $Z$ bit which is set if the result of the DECX instruction clears the index register. The line of code shown in Figure 2-10, contains an instruction to branch to REPEAT, if the condition code register $Z$ bit has not been set by the previous program step (DECX). Note in Figure 2-10 that the $Z$ bit controls which number is added to the PC contents. If the branch is taken, the relative offset byte (\$FA) is added; however, if the branch is not taken, nothing is added which leaves the EA at PC + 2. Note in this case the relative offset byte \$FA indicates a backward branch since the most significant bit is a 1.

Assembly Examples:

| 04A1 | AE | 50 |  | LDX | \#50 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 04A3 | CD | $04 C 0$ | REPEAT | JSR | WORK |
| 04A6 | $5 A$ |  |  | DECX |  |
| 04A7 | 26 | FA | $04 A 3$ | BNE | REPEAT (See Example Description) |

### 2.3.7 Bit Manipulation

Bit manipulation consists of two different addressing modes: bit set/clear and bit test and branch. The bit set/clear mode allows individual memory and I/O bits to be set or cleared under program control. The bit test and branch mode allows any bit in memory to be tested and a branch to be executed as a result. Each of these addressing modes is described below.
2.3.7.1 BIT SET/CLEAR ADDRESSING MODE. Direct byte addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and bit clear instructions, the memory address location (containing the bit to be modified) is specified as direct address in the location following the opcode. As in direct addressing, the first 256 memory locations can be addressed. The actual bit to be modified, within the byte, is specified within the low nibble of the opcode. The bit set and clear instructions are two-byte instructions: one for the opcode (including the bit number) and the other to address the byte which contains the bit of interest.

## CAUTION

On some M6805 Family HMOS devices, the data direction registers are writeonly registers and will read as \$FF. Therefore, the bit set/clear instructions (or read/modify/write instructions) shall not be used to manipulate the data direction register.
$P C+1 \rightarrow P C$
$E A=(P C)+\$ 0000$
$P C+1 \rightarrow P C$

The following example compares the true bit manipulation of the M6805 HMOS/ M146805 CMOS Family to the conventional method of bit manipulation. This example uses the bit manipulation instruction to turn off a LED using bit 2 of port B and three conventional instructions to turn the LED on. The example polls the timer control register interrupt request bit (TCR, bit 7) to determine when the LED should turn on.

Assembly Example:

| 0001 | PORTB | EQU | $\$ 01$ | Define Port B <br> Address <br> 0009 |
| :--- | :--- | :--- | :--- | :--- |
|  | TIMER | EQU | $\$ 09$ | Adfine TCR <br> Der <br> Address |

BIT MANIPULATION INSTRUCTIONS

| 058F | 15 | 01 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0591 | $0 F$ | 09 | FC | REPT | BCLR <br> BRCLR | 2,PORTB <br> 7,TIMER,REPT |
|  |  |  |  |  | Turn Off LED |  |
| Check Timer |  |  |  |  |  |  |
| Status Repeat if |  |  |  |  |  |  |

CONVENTIONAL INSTRUCTIONS

| AGAIN | LDA <br> BIT | TIMER <br> $\# \$ 80$ | Get Timer Status <br> Mask Out Proper <br> Bit |
| :--- | :--- | :--- | :--- |
|  | BNE | AGAIN | Test-Turn On if <br> Timer Times Out |
|  | LDA | PORTB | Get Port B Data |
| AND | \#\$FB | Clear Proper Bit <br> Save Modified <br> STA |  |
|  | PORTB | Data to Turn Off <br> LED |  |
|  |  |  |  |

Figure 2-11 shows an example of the bit set/clear addressing mode. In this example, the assembly example above contains an instruction to clear bit 2 PORTB. (PORTB in this case is equal to the contents of memory location \$001, which is the result of adding the byte following the opcode to $\$ 0000$.)


Figure 2-11. Bit Set/Clear Addressing Mode Example
2.3.7.2 BIT TEST AND BRANCH ADDRESSING MODE. This mode is a combination of direct, relative, and bit set/clear addressing. The data byte to be tested is located via a direct address in the location following the opcode. The actual bit to be tested, within the byte, is specified within the low order nibble of the opcode. The relative address for branching is in the byte following the direct address (second byte following the opcode). Thus, the bit test and branch instructions are three-byte instructions (opcode byte, direct byte, and relative byte). A bit test and branch has a relative addressing range of $P C-125 \leq R \leq P C+130$ from the beginning of the instruction.

The bit manipulation routine shown in the previous paragraph uses a bit test and branch instruction to poll the timer; i.e., REPT BRCL 7,TIMER, REPT. This instruction causes timer bit 7 to be tested until it is cleared, at which time it falls through to turn on a LED. Figure 2-12 illustrates this loop by showing both the branch and no branch status. Note that if timer bit 7 is clear (timer not timed out), a backward branch is taken as long as the C bit is cleared (\$FD is added to $\$ 0594$ and its sign bit is negative). When the timer times out, timer bit 7 is set (C bit is also set) and the program falls through to $\$ 0594$. Notice in the same routine example, that conventional bit test and branch instructions require three separate instructions to perform the same function.


Figure 2-12. Bit Test and Branch Addressing Mode Example

### 2.4 INSTRUCTION SET OVERVIEW

### 2.4.1 Intīoúuction

It is convenient to view the M6805 HMOS/M146805 CMOS Family as having five different instruction types rather than one set of instructions. These include: register/memory, read/modify/write, branch, control, and bit manipulation. Appendix C contains a detailed definition of the instruction set used with the M6805 HMOS/M146805 CMOS Family; Appendix D contains an alphabetical listing of the instruction set; Appendix E provides a tabular functional listing of the instruction set; Appendix F contains a numerical listing which shows the mnemonic, addressing mode, cycles, and byte of the instruction set; Appendix G provides a cycle-by-cycle summary of the instruction set; and Appendix I contains an instruction set opcode map.

### 2.4.2 Register/Memory Instructions

Most of these instructions contain two operands. One operand is inherently defined as either the accumulator or the index register; whereas, the other operand is fetched from memory via one of the addressing modes. The addressing modes which are applicable to the register/memory instructions are given below.

Immediate
Direct
Extended
Indexed - No Offset
Indexed - 8-Bit (One Byte) Offset
Indexed - 16-Bit (Two Byte) Offset
Immediate addressing is not usable with store and jump instructions (STA, STX, JMP, and JSR). An alphabetical listing of the register/memory instruction is provided below.

ADC Add Memory and Carry to Accumulator
ADD Add Memory to Accumulator
AND AND Memory with Accumulator
BIT Bit Test Memory with Accumulator (Logical Compare)
CMP Compare Accumulator with Memory (Arithmetic Compare)
CPX Compare Index Register with Memory (Arithmetic Compare)
EOR Exclusive OR Memory with Accumulator
JMP Jump
JSR Jump to Subroutine
LDA Load Accumulator from Memory
LDX Load Index Register from Memory
ORA OR Memory with Accumulator
SBC Subtract Memory and Borrow from Accumulator
STA Store Accumulator in Memory
STX Store Index Register in Memory
SUB Subtract Memory for Accumulator

### 2.4.3 Read/Modify/Write Instructions

These instructions read a memory location or register, modify or test the contents, and then write the modified value back into the memory or the register. The available addressing modes for these instructions are given below. Note that all read/modify/write instruction memory accesses are limited to the first 511 locations.

Direct
Inherent
Indexed - No Offset
Indexed - 1 Byte Offset
The read/modify/write instructions are listed below.
ASL Arithmetic Shift Left (Same as LSL)
ASR Arithmetic Shift Right
CLR Clear
COM Complement
DEC Decrement
INC Increment
LSL Logical Shift Left (Same as ASL)
LSR Logical Shift Right
NEG Negate (Twos Complement)
ROL Rotate Left thru Carry
ROR Rotate Right thru Carry
TST Test for Negative or Zero

### 2.4.4 Control Instructions

Instructions in this group have inherent addressing, thus, only contain one byte. These instructions manipulate condition code bits, control stack and interrupt operations, transfer data between the accumulator and index register, and do nothing (NOP). The control instructions are listed below.

CLC Clear Carry Bit
CLI Clear Interrupt Mask Bit
NOP No Operation
RSP Reset Stack Pointer
RTI Return from Interrupt
RTS Return from Subroutine
SEC Set Carry Bit
SEI Set Interrupt Mask Bit
SWI Software Interrupt
TAX Transfer Accumulator to Index Register
TXA Transfer Index Register to Accumulator

### 2.4.5 Bit Manipulation Instructions

There are two basic types of bit manipulation instructions. One group either sets or clears any single bit in a memory byte. This instruction group uses the bit set/clear addressing mode which is similar to direct addressing. The bit number ( $0-7$ ) is part of the opcode. The other group tests the state of any single bit in a memory location and branches if the bit is set or clear. These instructions have "test and branch" addressing. The bit manipulation instructions are shown below (the term iff is an abbreviation for "if-and-only-if').

BCLR $n \quad$ Clear Bit $n$ in Memory
BRCLR $n \quad$ Branch iff Bit $n$ in Memory is Clear
BRSET $n \quad$ Branch iff Bit $n$ in Memory is Set
BSET $n \quad$ Set Bit $n$ in Memory ( $n=0 \ldots 7$ )

### 2.4.6 Branch Instruction

In this set of instructions the program branches to a different routine when a particular condition is met. When the specified condition is not met, execution continues with the next instruction. Most of the branch instructions test the state of one or more of the condition code bits. Relative is the only legal addressing mode applicable to the branch instructions. A list of the branch instructions is provided below (the term iff is an abbreviation for "if-and-only-iff").

BCC Branch iff Carry is Clear (Same as BHS)
BCS Branch iff Carry is Set (Same as BLO)
BEQ Branch iff Equal to Zero
BHCC Branch iff Half Carry is Clear
BHCS Branch iff Half Carry is Set
BHI Branch iff Higher than Zero
BHS Branch iff Higher or Same as Zero (Same as BCC)
BIH Branch iff Interrupt Line is High
BIL Branch iff Interrupt Line is Low
BLO Branch iff Lower than Zero (Same as BCS)
BLS Branch iff Lower or Same as Zero
BMC Branch iff Interrupt Mask is Clear
BMI Branch iff Minus
BMS Branch iff Interrupt Mask is Set
BNE Branch iff Not Equal to Zero
BPL Branch iff Plus
BRA Branch Always
BRN Branch Never
BSR Branch to Subroutine
Note that the BIH and BIL instructions permit an external interrupt pin (INT or IRQ) to be easily tested.

## CHAPTER 3 SOFTWARE APPLICATIONS

### 3.1 INTRODUCTION

The term "software" is generally used to define computer programs and, in its broadest sense, it refers to an entire set of programs, procedures, and all related documentation associated with a system. In this manual, software refers to programs or routines. The writing of software is best learned by the experience of writing your own programs; however, a few good examples can certainly speed the learning experience. The examples provided in this chapter illustrate various M6805 HMOS/M146805 CMOS Family software features and include some commonly used routines. Included at the end of this chapter is a small debug monitor program named ASSIST05. The ASSIST05 debug monitor includes many features and routines which are useful for product evaluation and development. The routines described in the following paragraphs are not necessarily the most efficient; however, each may be used as a learning tool.

### 3.2 SERIAL I/O ROUTINES

Although serial I/O hardware is to be included on future M6805 HMOS/M146805 CMOS Family members, none exists on the current 14 family members. However, serial I/O can be implemented on any device, provided a small amount of software and port l/O overhead can be spared.

Three different serial I/O routine examples are discussed in this chapter. The first example generates the serial data and clock inputs for the MC145000 multiplexed LCD driver. The second example generates serial data in an NRZ format, for use with an RS-232 interface, at speeds up to 9600 baud. The third example generates serial data in an NRZ format for use in a serial loop interface.

### 3.2.1 MC145000 Serial I/O Software

The MC145000 (Master) LCD driver is designed to drive liquid crystal displays in a multi-plexed-by-four configuration. It can drive up to 48 LCD segments or six 7 -segment plus decimal point characters. The required hardware connections are shown in Figure 3-1. Data for each character must be translated into a format that produces the desired display. Table 3-1 provides a listing of the display format (hexadecimal code) for each displayed character. After the format translation is completed, data can be clocked serially into the MC145000 LCD driver. Each segment of 7 -segment character plus
decimal point is represented by one bit of an 8-bit byte. As shown in Figure 3-2, a logic "1" in any bit will activate the corresponding segment of the character, plus decimal points.


Figure 3-1. MC145000 LCD Driver Interface Schematic Diagram
Table 3-1. Display Format Conversions

| Displayed Character | Display Format Hex Code | Displayed Character | Display Format Hex Code |
| :---: | :---: | :---: | :---: |
| 0 | D7 | d | E6 |
| 1 | 06 | E | F1 |
| 2 | E3 | F | 71 |
| 3 | A7 | P | 73 |
| 4 | 36 | Y | B6 |
| 5 | B5 | H | 76 |
| 6 | F5 | U | D6 |
| 7 | 07 | L | D0 |
| 8 | F7 | blank | 00 |
| 9 | B7 | - (dash) | 20 |
| A | 77 | $=$ (equal) | A0 |
| b | F4 | n | 64 |
| c | D1 | r | 60 |
|  |  | ${ }^{\circ}$ (degrees) | 33 |

NOTE: A Decimal point can be added to all but the right-most display digit by setting b3 [segment (3)] to a 1.


Figure 3-2. 7-Segment Display Format
Figure 3-3 contains two software subroutine examples: DISPLY and DISTAB. The DISPLY subroutine clocks data from the accumulator into the MC145000. The DISTAB subroutine loads an eight character table into the MC145000. Note that in the DISPLY subroutine the use of bit manipulation (BSET and BCLR) helps keep the subroutine short and relatively simple. In this case, port A bits 6 and 7 are used for the data and clock lines; however, any port lines could have been stipulated in the program.


Figure 3-3. Serial I/O Display Subroutine Examples

### 3.2.2 Serial I/O Software for RS-232

The example discussed here uses two l/O port lines as the serial input and output lines. Figure 3-4 contains a schematic diagram of an RS-232 interface for serial I/O. Included as part of Figure 3-4 is the baud rate selection table showing baud rates of 300, 1200, 4800, and 9600. The example subroutine is illustrated in Figure 3-5. In this example, PC2 is used as the input line and PC3 is used as the output line. Software loops are used to generate the desired baud rates; therefore, the crystal frequency (fosc) is critical ( 3.579545 MHz ). The subroutine example shown in Figure 3-5 is taken from the MC146805G2()1 evaluation monitor. The same subroutine is essentially used in all M6805 HMOS/M146805 CMOS Family evaluation programs; however, in the example, the instructions followed by the comment "CMOS DITTO" or "CMOS EQUALIZATION" cannot be used with HMOS versions of the evaluation program. These extra instructions are necessary in the CMOS version to "make-up" for the generally fewer cycles-per-instruction of the M146805 CMOS Family members.


* For devices which have port C as input-only, use PB7

Figure 3-4. RS-232 Interface for Serial I/O via I/O Port Lines Schematic Diagram


Figure 3-5. Serial I/O Software Subroutine Example


Figure 3-5. Serial I/O Software Subroutine Example (Continued)

### 3.2.3 Software Serial Loop

The M6805 HMOS/M146805 CMOS Family may be used in either distributed or network processing. Those family devices may also be used as intelligent peripherals, and offer a variety of special features including: A/D, PLL, timer, and I/O lines. In addition, the devices could be interfaced with one of several serial interfaces; e.g., point-to-point, multidrop, or loop.

The MC6805R2()1 is an evaluation device which contains the serial routines required to setup a serial loop. In this configuration, one device in the loop serves as the loop master and transmits user commands to the loop. Each slave device in the loop examines the transmitted message and determines if it must execute the command. The user commands enter the loop via the terminal connected to the loop master as shown in Figure 3-6. The programmed configuration of port C lines PC0-PC3 determine which device is the master, which devices are slaves, and the loop baud rate.


Figure 3-6. Software Serial Loop Hardware Connections Schematic Diagram

Each transmitted message contains either two or three bytes. They include:

1. destination address (node)
2. address of byte being accessed within destination plus a read/write bit
3. data, provided read/write bit in byte two indicates a write

Each device in the loop (master and slaves) examines the node address. If the node address is zero, the slave device processes the message. If the node address is non-zero, the slave device decrements the node address and passes the message to the next node in the loop.

When a slave device processes a message, data is read from or written to the address specified in the first seven bits of byte two. Only seven bits of address are necessary since the MC6805R2()1 RAM and registers are located in the first 128 bytes. If the read/ write bit in byte two indicates a write is requested, the data contained in byte three is written to the specified address; however, if the bit indicates a read is requested, the slave performs the read (from its own on-chip memory) and forms a new message that includes the maximum node address and the data just read. The maximum node address guarantees that the data is received by the loop master since it includes all devices in the loop. The loop master can then display the data in response to the user command input.

Some improvements could be made to the loop system discussed above. Improvements could include replacing the operator controlled terminal with a microprocessor (MPU), microcomputer (MCU), or an intelligent peripheral controller (IPC). The new device can submit commands to the loop in the same format as the terminal; however, when it is not providing input to the loop, it can be processing other functions not necessarily related to the loop.

The features of the slave devices could be used by the controlling MPU, MCU, or IPC. The M6805 HMOS/M146805 CMOS Family devices can be used as intelligent peripherals to provide improvements in system throughput. Serial links allow long-distance communications with minimum line costs. The example discussed above provides a simple but powerful system that can be used as a basis for a more sophisticated system.

### 3.3 BLOCK MOVE

One of the more commonly used routines is one in which a block of data, located in memory, is copied or moved to another memory location. The indexed addressing modes of the M6805 HMOS/M146805 CMOS Family makes the block move relatively simple.

An example of this routine is shown in Figure 3-7. In this example, the location of the first table entry is used as the offset for the indexed instruction. The index register is used to step through the table; therefore, the table may be up to 256 bytes long. This example uses a table length of 64 bytes (\$40). Note that in the example of Figure 3-7, the source table and the destination are located in page zero. The difference between the two indexed instructions is the number of bytes and cycles required for execution.

|  |  | SOURCE | EQU | \$FO |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | DESTIN | EQU | $\$ 40$ |  |
| AE | 20 |  | LDX | \#S20 | Load Index Register W/Table Length |
| E6 | FO | REPEAT | LDA | SOURCE, $X$ | Get Table Entry |
| E7 | 40 |  | STA | DESTIN,X | Store Entry Table |
| 5A |  |  | DECX |  | Next Entry |
| 26 | F8 |  | BNE | REPEAT | REPEAT If More |

Figure 3.7. Block Move Routine Example

### 3.4 STACK EMULATION

By proper use of the stack, the versatility of a program can be increased. This can be done by allowing registers or values to be stored temporarily in RAM and then later retrieved. Variables which are stored in the stack are always positioned relative to the top of the stack. Stacks operate in a last-in-first-out (LIFO) fashion; that is, the last byte in is the first byte that can be retrieved. Because of this LIFO characteristic, the stack is useful for passing subroutine variables as well as other valuable programming tools.

The M6805 HMOS/M146805 CMOS Family stack is reserved for subroutine return addresses and for saving register contents during interrupts. This is sufficient for most control-oriented applications; however, the routine shown in Figure 3-8 can provide the MC146805E2 MPU with additional stack capability for temporary variable storage. In this routine, a temporary location called POINTER serves to hold the relative address of the next free stack location. When the routine is entered, the contents of POINTER are transferred to the index register. The two-byte indexed addressing mode is used to allow the stack to be located in any. part of RAM. Since the index register is used to provide a relative address, the stack wraps around if more than 256 locations are pushed onto the stack. The stacking routine shown in Figure 3-8 uses two fixed temporary locations: one (called POINTER) is used to save the stack pointer and the other (called TEMPX) is used as a temporary storage for the index register. However, if the index register can be dedicated to the stack, both temporary locations can be deleted. In this example, two subroutines, PUSH and PULL are used to manipulate data. Subroutine PUSH is used by first loading the accumulator with the data to be saved and then performing a subroutine call to PUSH. Subroutine PULL is used by calling the subroutine PULL after which the data retrieved is contained in the accumulator.

NOTE
If a single-chip MCU is used instead of the MC146805E2, the stack must be located in RAM and a routine must check that the boundaries are not exceeded.

|  | ORG | \$10 |  |
| :--- | :--- | :--- | :--- |
| TEMP | RMB | 1 |  |
| POINTR | RMB | 1 |  |
| STACK | EQU | \$3FF |  |
|  | ORG | \$1000 |  |
| PUSH | STX | TEMPX | Save Index Reg Contents |
|  | LDX | POINTR | Get Pointer |
|  | STA | STACK, | Save Byte at Stack and Pointer |
|  | DEC | POINTR | Adjust Pointer |
|  | LDX | TEMPX | Retrieve Index Reg Contents |
|  | RTS |  |  |
|  |  |  |  |
|  | SULX | TEMPX |  |
|  | INC | POINTR |  |
|  | LDX | POINTR |  |
|  | LDA | STACK,X |  |
|  | LDX | TEMPX |  |
|  | RTS |  |  |

Figure 3-8. Stack Emulation Routine

### 3.5 KEYPAD SCAN ROUTINE

A common task for control-oriented microprocessors is to scan a $4 \times 4$ keypad, such as the one illustrated in the example of Figure 3-9. The example shown uses port A lines 4-7 as scanning outputs and port A lines $0-3$ as sensing inputs. The routine example shown in Figure $3-10$ is intended for use with CMOS microprocessors; however, it could be modified as discussed below for HMOS microprocessors. It is often desirable to place M146805 CMOS Family members in a low-power mode; therefore, the STOP instruction is incorporated in the routine shown in Figure 3-10.


Figure 3-9. $4 \times 4$ Keypad and Closure Detection Circuit Schematic Diagram
The example shown in Figure 3-10 uses an interrupt driven routine and supports either the STOP or a normal wait for interrupt (see below). If one of the keypad switches is depressed while in the STOP mode, the IRQ line goes low. (This is the result of the port A scanning lines being low in the STOP mode.) When IRQ goes low the KEYSCN vector is selected and calls the KEYSCN interrupt service routine. The interrupt service routine first causes IRQ to go high and then scans each column (PA4-PA7) individually to determine which keypad switch was depressed. Once the closed keypad switch is detected, the information is stored and a debounce subroutine is called to verify the closure. The
debounce consists of checking for a keypad switch closure after a 1536 bus cycle ( 2040 for HMOS) delay to assure that the interrupt was not a result of noise. If a keypad switch closure still exists after the debounce is completed, the routine waits for the switch to be released before forcing all scanning lines low for detection of the next closure. (A Schmitt trigger input on the IRQ line further reduces the effects of noise.) Once the key closure is verified, a decode routine is used to determine which keypad was switch closed. If after the debounce subroutine is completed, no keypad switch is detected as being closed, the closure is considered invalid and the processor again enters the STOP mode.

| Page | 001 | KEYSCN | . SA: 0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00001 |  |  |  |  | OPT | cmos |  |
| 00002 |  |  |  | * |  |  |  |
| 00003 |  | 0000 | A | PORTA | EQU | 0 |  |
| 00004 |  | 0004 | A | DDRA | EQU | 4 |  |
| 00005 |  | 0180 | A | DECODE | EQU | \$180 |  |
| 00006 |  |  |  |  |  |  |  |
| 00007A | 0100 |  |  |  | ORG | \$100 |  |
| 00008 |  |  |  | * |  |  |  |
| 00009A | 0100 | 3 F 00 | A | RESET | CLR | PORTA | PREPARE SCANNING LINES |
| 00010A | A102 | A6 F0 | A |  | LDA | \#\$F0 | PA4-PA7 AS OUTPUTS |
| 00011A | A104 | B7 04 | A |  | STA | DDRA | WHICH OUTPUT LOWS |
| 00012 A | A106 | 8 E |  | STOP | STOP |  | ENTER LOW PWR MODE - WAIT FOR INT |
| 00013A | 0107 | 20 FD | 0106 |  | BRA | STOP |  |
| 00014 | 0109 | A6 EF | A | $\stackrel{*}{\text { KEYSCN }}$ | LDA | \#SEF | CHECK 1ST COLUMN WITH A LOW |
| 00016A | A 010B | B7 00 | A |  | STA | PORTA | AND OTHERS HIGH |
| 00017A | A 010D | 2E 05 | 0114 | REpeat | BIL | GOTIT | IF IRQ LINE LOW, COLUMN FOUND |
| 00018A | 010F | 3800 | A |  | LSL | PORTA | ELSE TRY NEXT COLUMN |
| 00019A | A 0111 | 25 FA | 010D |  | BCS | REPEAT | REPEAT IF MORE COLUMNS, ELSE |
| $\begin{aligned} & 00020 \mathrm{~A} \\ & 00021 \end{aligned}$ | 0113 | 80 |  | ${ }_{*}^{\text {RETURN }}$ | RTI |  | WAIT FOR VALID CLOSURE |
| 00022A | A 0114 | B6 00 | A | GOTIT | LDA | PORTA | SAVE KEY IN ACCA |
| 00023A | A 0116 | AD OC | 0124 |  | BSR | DBOUNC | WAIT 1.5K BUS CYCLES ( 2 K FOR HMOS) |
| 00024A | A 0118 | 2 F F9 | 0113 |  | BIH | RETURN | IF IRQ LINE HIGH, INVALID CLOSURE |
| 00025A | - 011A | 2E FE | 011 A | RELEAS | BIL | RELEAS | WAIT FOR KEY RELEASE |
| 00026A | - 011C | AD 06 | 0124 |  | BSR | DBOUNC | PAUSE |
| 00027A | - 011E | 2E FA | 011A |  | BIL | RELEAS | IF IRQ LINE LOW, KEY NOT RELEASED |
| 00028A | A120 | 3 F 00 | A |  | CLR | PORTA | PREPARE SCAN LINES FOR STOP MODE |
| 00029A | 0122 | 20 5c | 0180 |  | BRA | DECODE | GO TO USER KEY DECODE ROUTINE |
| 00030 |  |  |  | * |  |  |  |
| 00031A | A 0124 | AE FF | A | DBOUNC | LDX | \#SFF |  |
| 00032A | A 0126 | 5A |  | AGAIN | DECX |  | LOOPS 1536 TIMES FOR CMOS |
| 00033A | - 0127 | 26 FD | 0126 |  | BNE | AGAIN | OR 2040 FOR HMOS |
| 00034A | 0129 |  |  |  | RTS |  |  |
| 00035 |  |  |  | * |  |  |  |
| 00036A | 012A | 80 |  | TWIRQ | RTI |  |  |
| 00037A | 012B | 80 |  | TIRQ | RTI |  |  |
| 00038A | 012C | 80 |  | SWI | RTI |  |  |
| 00039 |  |  |  | * |  |  |  |
| 00040A | 07F6 |  |  |  | ORG | \$7F6 |  |
| 00041 |  |  |  | * |  |  |  |
| 00042A | -07F6 | 012A | A |  | FDB | TWIRQ | TIMER WAIT VECTOR |
| 00043A | 07F8 | 012B | A |  | FDB | TIRQ | TIMER INTERNAL VECTOR |
| 00044A | - 07FA | 0109 | A |  | FDB | KEYSCN | EXTERNAL INTERRUPT VECTOR |
| 00045A | A 07FC | 012 C | A |  | FDB | SWI | SOFTWARE INTERRUPT VECTOR |
| 00046A | 07FE | 0100 | A |  | FDB | RESET | RESET VECTOR |
| 00047 |  |  |  | * |  |  |  |
| 00048 |  |  |  |  | END |  |  |
| TOTAL | ERROR | S 00000-- | -00000 |  |  |  |  |

Figure 3-10. KEYSCN Routine Example

A value which represents the position of the closed keypad switch is passed, via the accumulator, to a routine which decodes the position either into a number or a pointer for other routines. All routines which require that the keypad be scanned, can enter the routine either by using the STOP mode (as discussed above for CMOS) or by enabling the external interrupt with a CLI instruction. The CLI instruction then requires a BRA instruction to wait for a keypad switch closure to generate an interrupt.

### 3.6 DAA (DECIMAL ADJUST ACCUMULATOR)

Although the M6805 HMOS/M146805 CMOS Family is primarily a controller, it is occasionally required to perform arithmetic operations on BCD numbers. Since the ADD instruction operates on binary data, the result of the ADD instruction must be adjusted in these cases. A DAA subroutine example is shown in Figure 3-11. The DAA subroutine should be called immediately after the binary ADD instruction.


Figure 3-11. DAA Subroutine Example

### 3.7 MULTIPLY

Multiply subroutines for either 16 -bit $\times 16$-bit or 8 -bit $\times 8$-bit multiplications can be written using less than 30 bytes. Examples of both cases are illustrated in Figures 3-12 and $3-13$. The 16 -bit $\times 16$-bit routine is from an example in the User's Group Library. The 8 -bit $\times 8$-bit routine of Figure 3 -13 is also included in the MC146805G2()1 evaluation program.


Figure 3-12. 16-bit $\times$ 16-bit Multiplication Subroutine Example



```
                    * DIVIDEND
                    * DIVIDEND FOR 16 BIT / 16 BIT DIVIDE ROUTINE
005F Øøø2 A DIVDND RMB 2
* TEMPORARY BYTE
ø\emptyset61 Øøø1 A TEMP RMB 1
```



```
012C 3F 5D 012C A
012E 3F 5E 
0132 A6 09
134 B7 62
0136
0136 B6
138 3A 6138
013A 27 13 014F
013C 38 5E A
013E 39 5D
Ø140 58
0141 24 F5
018
0143 B7 6
145 BB 5
0147 24 g2
0149 3C 5D
014B B7 5E
Ø14D 2Ø E7
0
014F BE 5
    ø14F
0153 81
```

Figure 3-13. 8-bit $\times \mathbf{8}$-bit Multiplication Subroutine Example

### 3.8 DIVIDE

Two examples of subroutines which can be used for performing division of two numbers are illustrated in Figures 3-14 and 3-15. One subroutine performs a 16-bit $\div 16$-bit with an 8 -bit result and the other performs a 16 -bit $\div 16$-bit with a 16 -bit result. The subroutine of Figure 3-14 is included as part of the MC146805G2()1 evaluation program. The subroutine of Figure 3-15 is from the User's Group Library. Notice that neither subroutine requires more than 50 bytes.


Figure 3-14. 16-bit $\div$ 16-bit With 8-Bit Result Subroutine Example


Figure 3-14. 16-bit $\div \mathbf{1 6}$-bit With 8 -bit Result Subroutine Example (Continued)


Figure 3-15. 16-bit $\div$ 16-Bit With 16-Bit Result Subroutine Example

### 3.9 ASSISTO5 DEBUG MONITOR

Debug monitor ASSIST05 is a monitor which is intended for use with the MC146805E2 Microprocessor Unit (MPU). The ASSIST05 monitor uses an RS-232 interface to allow users to quickly perform hardware and software development and evaluation. Figure 3-16 contains a schematic diagram of one possible circuit that could be used to implement ASSIST05. The program listing for ASSIST05 is provided in Figure 3-17.

The serial interface shown in Figure 3-16 is provided by an MC6850 ACIA. However, this serial hardware, and the CHRIN and CHROUT subroutines of ASSIST05, could be replaced by hardware shown in Figure 3-4 and the GETC and PUTC subroutines of Figure 3-5. All M6805 HMOS/M146805 CMOS Family MCU evaluation devices include debug monitors which can be used with an RS-232 interface as discussed in the Serial I/O Software For RS-232 paragraph. If, in the case of an MC146805E2 MPU, a debug monitor that does not require an RS-232 interface is desired, Motorola Application Note AN-823 or AN823A can be used. This application note describes a debug monitor for the MC146805E2 which uses a keypad and LCD for the user interface.

The ASSIST05 program includes commands which allow memory and register examinel change, breakpoint set/point/display, single or multiple trace, and tape punch/load. In the paragraphs which follow, each of the commands is described in greater detail, and some of the routines in ASSIST05, which might be useful in other programs, are also discussed.

### 3.9.1 ASSIST05 Command Description

The ASSIST05 program is initialized by either a power-on or manual reset to the MC146805E2. After a reset, "ASSIST05 1.0" is printed and the prompt character " $>$ " is displayed to indicate that commands may be entered.

Table 3-2 summarizes the commands which may be entered. Commands are entered by typing the command, as shown in Table 3-2, followed by a carriage return.

Table 3-2. ASSIST05 Valid Display Commands

| Command | Usage |
| :--- | :--- |
| R | Display all Register Contents |
| A | Display/Change User Accumulator Contents |
| X | Display/Change User Index Register Contents |
| C | Display/Change User Condition Code Register Contents |
| P XXXX | Change User Program Counter Contents |
| W XXXX YYYY | Write Memory to Tape |
| B | Display Breakpoints |
| B N XXXX | Set Breakpoint \#N |
| B N O | Clear Breakpoint \#N |
| T | Trace One Instruction |
| T XXXX | Trace XXXX Instruction |
| M XXXX | Display/Change Memory |
| G | Continue Program Executive at Current Program Counter |
| GXXXX | Execute Program at Address XXXX |



Figure 3-16. ASSIST05 Interface Schematic Diagram

### 3.9.2 Detailed Command Description

## Register Examine/Change

The current user register contents may be displayed all at once or individually (except SP). The SP may not be directly modified by the user. The PC may be modified with either $P$ or $G$ commands.

## R - Display Registers

Current user registers are displayed in the following format: PC A X C SP. After the registers have been displayed, the prompt character is returned.

## A - Display/Change the Accumulator

This command begins by printing the current contents of the accumulator in hexadecimal. The user may then enter a new value in hexadecimal or a carriage return to terminate the command.

## X - Display/Change the Index Register

This procedure is the same as the A command, but affects the index register instead.

## C - Display/Change the Condition Code Register

This procedure is the same as the A command, but affects the condition code register instead.

## Tape Punch/Load

This allows the user to load a tape, via the RS-232 interface, in the Motorola S1-S9 format. Memory is then loaded with the data which is contained in the file on the tape. Files in S1-S9 format have the destination addresses contained within the file. The format of this command is: W XXXX YYYY. The memory contents of addresses XXXX to YYYY are output to the RS-232 port. Data is then stored onto tape in the Motorola S1-S9 format.

## Breakṕoints

Up to three breakpoints may be used to allow debugging of user programs. The program execution can be halted at specified addresses so that the current user registers and memory may be examined and evaluated. Whenever program execution reaches a breakpoint address, program execution ceases, the current user registers are displayed, and the prompt character is returned. Following this, the applicable breakpoint command can then be entered. Breakpoints may only be entered from valid RAM addresses. The current program counter is not displayed; however, it may be examined by using the $R$ command.

## P - Display the Program Counter

This procedure is similar to the A command, but affects the program counter instead. Note that this is a two-byte register.

## NOTE

When the user program execution is initiated via the G command, instructions up to and including the instruction at the breakpoint are executed. If the user program execution is halted with a reset, all enabled breakpoint address locations will contain $\$ 83$ and should be reloaded.

## B - Display Breakpoints

This command allows all breakpoint addresses to be displayed and the prompt character is returned.

## B N XXXX - Set Breakpoint \#N

This command enables breakpoint $N$, where $N$ is a number $0-2$ at address $X X X X$, and where XXXX is the address of the last instruction to be executed before returning to ASSIST05.

## B N 0 - Clear Breakpoint \#N

This command disables breakpoint N , where N is a number 0-2.

## Instruction Trace

This command is used to execute one or more instructions, and is generally used after a breakpoint is reached. Tracing may also be used to step through ROM-based programs; however, unlike breakpoints, tracing is not done in real-time. To use the trace command on ROM-based programs, the user must put a jump-to-the ROM entry address in RAM. The user then sets a breakpoint at the jump instruction address. Once the breakpoint address is encountered, the jump is executed and control is returned to ASSIST05. The current user PC then points to the ROM entry address and tracing may then be used.

## T - Trace One Instruction

With this command, a single instruction, located at the user PC, is executed and the registers are then displayed. Control is then returned to ASSIST05.

## T XXXX - Trace XXXX Instructions

With this command, XXXX instructions are executed, beginning at the current user PC. After the specified number of instructions are executed, the registers are displayed and control is returned to ASSIST05. The instructions executed during the trace instruction are not executed in real-time. The $P$ instruction may be used prior to tracing to point to the first instruction to be executed.

## Memory Examine/Change

This command allows memory, at the specified address XXXX, to be examined. Then, if desired, the contents of that location may be changed, or the previous location or next location may be examined.

## M XXXX — Display/Change Memory

With this command, memory locations $X X X X, X X X X-1$, or $X X X X+1$ may be acted upon. To do this or to return to ASSIST05, one of four terminal keys need be depressed. These include:
$\dagger$-to examine previous location ( $\mathrm{XXXX}-1$ )
LF-to examine next location (XXXX +1 )
HH—to change contents of specified location XXXX
CR—to exit memory examine/change command and return to ASSIST05.

## Execute User Program

Two execute commands are used to allow real-time execution of the user program. Execution can continue either from the current user PC or begin at a specified address.

## G - Continue Program Execution at Current PC

This command allows the user program to continue execution from the current user PC. This command is usually used after a breakpoint has been executed or if the user has previously altered the PC with the $P$ instruction.

## G XXXX - Execute Program at Address XXXX

This command results in the user PC being loaded with address $X X X X$. The user program then starts execution from the new (current) user PC.

### 3.9.3 ASSIST05 Routines

The ASSIST05 program contains many useful routines and subroutines which might be used in other programs. Some of the more unusual includes a routine that can find the current SP (LOCSTK) and the trace routine which allows ROM-based code to be debugged. For more information consult the complete listing which is in Figure 3-17.

```
PAGE 001 ASSISTO5.SA:1 ASSIST
```

00001 NAM ASSISTO5

00003
00004
00005
00006

00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00035
00036
00037
00038
00039
00040
00041
00042
00043
00044

00046
00047
00048
00049
***************************************************
MONITOR FOR THE AUSTIN 6805 EVALUATION MODULE* (C) COPYRIGHT 1979 MOTOROLA INC.


| * | THE MONITOR | HAS | THE FOLLOWING COMMANDS: |
| :---: | :---: | :---: | :---: |
| * | R |  | PRINT REGISTERS |
| * |  |  |  |
| * | A | -- | DISPLAY/CHANGE A REGISTER |
| * | X | -- | DISPLAY/CHANGE X REGISTER |
| * |  |  |  |
| * | C | -- | DISPLAY/CHANGE CONDITION CODE |
| * | P | -- | DISPLAY/CHANGE PROGRAM COUNTER |
| * | L | -- | LOAD TAPE FILE INTO MEMORY |
| * | W XXXX YYYY | -- | WRITE MEMORY TO TAPE FILE |
| * |  |  |  |
| * | B |  | DISPLAY BREAKPOINTS |
| * | B N XXXX |  | SET BREAKPOINT NUMBER $N$ |
| * | B NO | -- | CLEAR BREAKPOINT NUMBER N |
| * |  |  |  |
| * | T | -- | TRACE ONE INSTRUCTION |
| * | T XXXX | -- | TRACE XXX INSTRUCTIONS |
| * |  |  |  |
| * | M XXXX |  | MEMORY EXAMINE/CHANGE. |
| * | TYPE : |  | -- TO EXAMINE PREVIOUS |
| * |  |  | -- TO EXAMINE NEXT |
| * |  |  | -- Change to hex data |
| * |  | CR | -- TERMINATE COMMAND |
| * | G | -- |  |
| * |  |  | CURRENT PROGRAM COUNTER. |
| * | G XXXX | -- | GO EXECUTE PROGRAM AT SPECIFIED |
| * |  |  | ADDRESS. |
| * |  |  |  |

************************************************

* MCl46805E2 GLOBAL PARAMETERS

A MONSTR EQU $\$ 1800 \quad$ START OF MONITOR

Figure 3-17. ASSIST05 Program Listing
PAGE 002 ASSIST05.SA:1 ASSIST

| 00050 | $001 F$ | A PCMASK EQU | $\$ 1 F$ | MASK OFF FOR 8K ADDRESS SPACE (E2) |
| :--- | :--- | :--- | :--- | :--- |
| 00051 | 0003 | A NUMBKP EQU | 3 | NUMBER OF BREAKPOINTS |
| 00052 | $17 F 8$ | A ACIA EQU | $\$ 17 F 8$ | ACIA ADDRESS |
| 00053 | $003 E$ | A PROMPT EQU | 1 |  |
| 00054 | 0008 | A TIMER EQU | 8 | PROMPT CHARACTER |
| 00055 | 0009 | A TIMEC EQU EQ | 9 | TIMER DATA REGISTER |
|  |  |  |  |  |


| 00057 | ************************************************ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00058 | EQUATES |  |  |  |  |  |
| 00059 |  |  | *** | *** | *** | ************************** |
| 00060 | 0004 | A | EOT | EQU | \$04 | END OF TEXT |
| 00061 | 000D | A | CR | EQU | \$0D | CARRIAGE RETURN |
| 00062 | 000A | A | LF | EQU | \$0A | LINE FEED |
| 00063 | 0011 | A | DCl | EQU | \$11 | READER ON CONTROL FUNCTION |
| 00064 | 0012 | A | DC2 | EQU | \$12 | PUNCH ON CONTROL FUNCTION |
| 00065 | 0013 | A | DC3 | EQU | \$13 | X-OFF CONTROL FUNCTION |
| 00066 | 0014 | A | DC4 | EQU | \$14 | STOP CONTROL FUNCTION |
| 00067 | 0020 | A | SP | EQU | \$20 | SPACE |
| 00068 | 0007 | A | BELL | EQU | \$07 | CONTROL-G (BELL) |
| 00069 | 0083 | A | SWIOP | EQU | \$83 | SOFTWARE INTERRUPT OPCODE |
| 00070 | 00CC | A | JMPOP | EQU | \$CC | EXTENDED JUMP OPCODE |




00094
00095
00096 00097 000981800 00099 00100A 1800 00101A 180C 00102A 180D 00103A 1816 00104A 1817 00105A 181A 00106A 1824 00107A 1825 00108A 1828 00109A 1831 OO110A 1832 00111A 1833 00112A 1835 00113A 1836 00114A 1838 00115A 1839 00116A 183B 00117A 183C
1800 A
04 A

| 04 | A |
| :--- | :--- |
| 3 F | A |

* MONITOR BASE STRING/TABLE PAGE
* (MUST BE AT THE BEGINNING OF A PAGE)
* MSGUP MUST BE FIRST IN PAGE

A MSGUP FCC /ASSISTO5 1.1/FIREUP MESSAGE
A MSGNUL FCB EOT END OF STRING
A MSGERR FCC /? ERROR ?/
FCB EOT
$\begin{array}{lll}\text { A MSGS9 } & \text { FCC } & \text { /S9030000FC/ } \\ \text { A } & \text { FCB } & \text { CR }\end{array}$
DC4,DC3,EOT MOTORS OFF TEXT
/IS OPCODE/
-
TIRQ JMPOP TIRQ IRQ SWI


Figure 3-17. ASSIST05 Program Listing (Continued)

```
O0150A 187A 33 4l A COM SWIFLG FLAG BREAKPOINTS ARE IN
00151
****RESET USERS TIMER ENVIRONMENT******
00152A 187C 80
    RTI RESTART PROGRAM
```

| 00154 |  |  | ******************************************** |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00155 |  |  | * CLBYte - Load subroutine to read next |  |  |  |  |
| 00156 |  |  | BYTE, ADJUST CHECKSUM, |  |  |  |  |
| 00157 |  |  | * DECREMENT COUNT. |  |  |  |  |
| 00158 |  |  | * OUTPUT: A=BYTE |  |  |  |  |
| 00159 |  |  | * CC=REFLECTS COUNT DECREMENT |  |  |  |  |
| 00160 |  |  | ********************************************* |  |  |  |  |
| 00161A | 187D AD OC | 188B | Clbyte | BSR | GETBYT | OBTAIN NEXT BYTE |  |
| 00162A | 187F 2457 | 18D8 |  | BCC | CMDMIN | ERROR IF NONE |  |
| 00163A | 1881 B7 43 | A |  | STA | WORK2 | SAVE VALUE |  |
| 00164A | 1883 BB 4E | A |  | ADD | CHKSUM | ADD TO CHECKSUM |  |
| 00165A | 1885 B7 4E | A |  | STA | CHKSUM | REPLACE |  |
| 00166A | 1887 B6 43 | A |  | LDA | WORK2 | RELOAD BYTE VALUE |  |
| 00167A | 1889 5A |  |  | DECX |  | COUNT DOWN |  |
| 00168A | 188A 81 |  |  | RTS |  | RETURN TO CALLER |  |


00190
00191
00192
00193A 18A1 CD 19DO
00194A 18A4 A6 11
00195A 18A6 CD 19EA
00196
00197A 18A9 CD 19DO
00198A 18AC Al 53
00199A 18AE 26 F9
00200A 18BO CD 19DO
00201A 18B3 Al 39


Figure 3-17. ASSIST05 Program Listing (Continued)

PAGE 005 ASSIST05.SA:1 ASSIST

```
00202A 18B5 27 24
00203A 18B7 Al 31
00204A 18B9 26 F1
00205
00206A 18BB 3F 4E
00207A 18BD AD BE
00208A 18BF 97
00209A 18CO AD BB
00210A 18C2 B7 44
00211A 18C4 AD B7
00212A 18C6 B7 45
00213
00214A 18C8 AD B3
00215A 18CA 27 08
00216A 18CC CD 1952
00217A 18CF CD }196
00218A 18D2 20 F4
00219
00220A 18D4 3C 4E
00221A 18D6 27 C9
00222A 18D8 CC 1A74
00223
00224A 18DB AD AO
00225A 18DD 97
00226A 18DE AD 9D
00227A 18EO 26 FC
00228A 18E2 AE 25
00229A 18E4 CC 1A23
```



| 00231 |  |  |  | ********************************************* |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00232 |  |  |  | NE/CHANGE MEMORY REGISTER CHANGE ENTRY POIN |  |  |  |
| 00233 |  |  |  |  |  |  |  |
| 00234 |  |  |  | ******************************************** |  |  |  |
| 00235A | 18 E 7 CD | 19A9 | A | CMDM | JSR | GETADR | OBTAIN ADDRESS VALUE |
| 00236A | 18EA 24 | EC | 18D8 |  | BCC | CMDMIN | INVALID IF NO ADDRESS |
| 00237A | 18EC B6 | 44 | A |  | LDA | ADDRH | CHECK ADDRESS |
| 00238A | 18EE Al | 20 | A |  | CMP | \#\$20 | FOR OVERRUN |
| 00239A | 18 FO 25 | 03 | 18F5 |  | BLO | CMDMLP |  |
| 00240A | 18 F 2 CC | 1A74 | A |  | JMP | CMDERR | ERROR IF \$2000 OF LARGER |
| 00241A | 18 F 5 CD | 1 Bl 16 | A | CMDMLP | JSR | PRTADR | PRINT OUT ADDRESS AND SPACE |
| 00242A | 18 F 8 AD | 49 | 1943 | MCHNGE | BSR | LOAD | LOAD BYTE INTO A REGISTER |
| 00243A | 18FA CD | 1B1D | A |  | JSR | CRBYTS | PRINT WITH SPACE |
| 00244A | 18FD CD | 198E | A |  | JSR | GETNYB | SEE IF CHANGE WANTED |
| 00245A | 190024 | OD | 190F |  | BCC | CMDMDL | BRANCH NO |
| 00246A | 1902 AD | 8C | 1890 |  | BSR | GETBY2 | OBTAIN FULL BYTE |
| 00247A | 190426 | D2 | 18 D 8 |  | BNE | CMDMIN | TERMINATE IF INVALID HEX |
| 00248A | 190624 | 07 | 190F |  | BCC | CMDMDL | BRANCH IF OTHER DELIMITER |
| 00249A | 1908 AD | 48 | 1952 |  | BSR | STORE | Store new value |
| 00250A | 190A 25 | CC | 18D8 |  | BCS | CMDMIN | BRANCH IF STORE FAILS |
| 00251A | 190C CD | 19D0 | A |  | JSR | CHRIN | OBTAIN DELIMITER |
| 00252 |  |  |  | * CHECK OUT DELIMITERS OBTAIN DELIMITER |  |  |  |
| 00253A | 190F Al | OA | A | CMDMDL | CMP | \#LF | ? TO NEXT BYTE |
| 00254A | 191127 | 1D | 1930 |  | BEQ | CMDMLF | BRANCH IF So |
| 00255A | 1913 Al | 5E | A |  | CMP | \# ' $\uparrow$ | ? TO PREVIOUS BYTE |
| 00256A | 191527 | 03 | 191A |  | BEQ | CMDMBK | BRANCH YES |
| 00257A | 1917 CC | 1A29 | A |  | JMP | CMDNNL | ENTER COMMAND HANDLER |

Figure 3-17. ASSIST05 Program Listing (Continued)

| 00258A | 191A | 3D | 45 | A | CMDMBK | TST | ADDRL | ? LOW BYTE ZERO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00259A | 191C | 26 | OC | 192A |  | BNE | CMDMB2 | NO, JUST DOWN IT |
| 00260A | 191E | 3A | 44 | A |  | DEC | ADDRH | DOWN HIGH FOR CARRY |
| 00261A | 1920 | B6 | 44 | A |  | LDA | ADDRH | CHECK ADDRESS |
| 00262A | 1922 | A1 | FF | A |  | CMP | \# ${ }^{\text {FFF }}$ | FOR UNDERFLOW |
| 00263A | 1924 | 26 | 04 | 192A |  | BNE | CMDMB2 |  |
| 00264A | 1926 | A6 | 1 F | A |  | LDA | \#\$1F | CLEAR ADDRESS ON UNDERFLOW |
| 00265A | 1928 | B7 | 44 | A |  | STA | ADDRH |  |
| 00266A | 192A | 3A | 45 | A | CMDMB2 | DEC | ADDRL, | DOWN LOW BYTE |
| 00267A | 192C | AD | 51 | 197F |  | BSR | PCRLF | TO NEXT LINE |
| 00268A | 192E | 20 | C5 | 18F5 |  | BRA | CMDMLF | TO NEXT BYTE |
| 00269A | 1930 | A6 | OD | A | CMDMLF | LDA | \#CR | SEND JUST CARRIAGE RETURN |
| 00270A | 1932 | CD | 19F2 | A |  | JSR | CHROU2 | OUTPUT IT |
| 00271A | 1935 | AD | 2B | 1962 |  | BSR | PTRUP1 | UP POINTER BY ONE |
| 00272A | 1937 | B6 | 44 | A |  | LDA | ADDRH | CHECK ADDRESS |
| 00273A | 1939 | Al | 20 | A |  | CMP | \#\$20 | FOR OVERRUN |
| 00274A | 193B | 25 | B8 | 18F5 |  | BLO | CMDMLP |  |
| 00275A | 193D | 3F | 44 | A |  | CLR | ADDRH | IF LARGER CLEAR |
| 00276A | 193F | 3F | 45 | A |  | CLR | ADDRL | ADDRESS |
| 00277A | 1941 | 20 | B2 | 18F5 |  | BRA | CMDMLP | TO NEXT BYTE |


| 00279 |  |
| :---: | :---: |
| 00280 |  |
| 00281 |  |
| 00282 |  |
| 00283 |  |
| 00284 |  |
| 00285 |  |
| 00286 |  |
| 00287A | 1943 BF 42 |
| 00288A | 1945 AE C6 |
| 00290A | 1947 BF 43 |
| 00291A | 1949 AE 81 |
| 00292A | 194B BF 46 |
| 00293A | 194D BD 43 |
| 00294A | 194F BE 42 |
| 00295A | 195181 |

00297
00298
00299
00300
00301
00302
00303
00304
00305
00306
00307
00308A 1952 BF 42
00309A 1954 AE C7


Figure 3-17. ASSIST05 Program Listing (Continued)

## PAGE 007 ASSIST05.SA: 1 ASSIST

| 00310A | 1956 | AD | EF | 1947 |  | BSR | LDSTCM | CALL STORE ROUTINE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00311A | 1958 | B7 | 47 | A |  | STA | WORK4 | SAVE VALUE STORED |
| 00312A | 195A | $\wedge D$ | E7 | 1943 |  | BSR | LOAD | ATTEMPT LOAD |
| 00313A | 195C | B1 | 47 | A |  | CMP | WORK4 | ? VALID STORE |
| 00314A | 195E | 27 | 01 | 1961 |  | BEQ | STRTS | BRANCH IF VALID |
| O0315A | 1960 | 99 |  |  |  | SEC |  | SHOW INVALID STORE |
| 00316A | 1961 | 81 |  |  | STRTS | RTS |  | RETURN |


| 00318 |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 00319 |  |  |  |
| 00320 |  |  |  |
| $00321 A$ | 1962 | $3 C$ | 45 |
| $00322 A$ | 1964 | 26 | 02 |
| $00323 A$ | 1966 | $3 C$ | 44 |
| $00324 A$ | 1968 | 81 |  |



00326
00327
00328
00329
00330
00331A 1969 B7 42
00332A 196B 44
00333A 196C 44
00334A 196D 44
00335A 196E 44
00336A 196F AD 02
00337A 1971 B6 42 00338

| 00340 |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 00341 |  |  |  |
| 00342 |  |  |  |
| 00343 |  |  |  |
| $00344 A$ | 1973 | A4 | 0 F |
| $00345 A$ | 1975 | AB | 30 |
| $00346 A$ | 1977 | A1 | 39 |
| $00347 A$ | 1979 | 23 | 6 F |
| $00348 A$ | $197 B$ | AB | 07 |
| $00349 A$ | $197 D$ | 20 | $6 B$ |


*******************************************

* PUTBYT --- PRINT A IN HEX
* X TRANSPARENT

WORKI USED
*******************************************


19EA BRA CHROUT NOW SEND OUT


| 00366 |  |  |
| :---: | :---: | :---: |
| 00367 |  |  |
| 00368 |  |  |
| 00369 |  |  |
| $\begin{aligned} & 00370 \\ & 00371 \end{aligned}$ |  |  |
|  |  |  |
| 00372 |  |  |
| 00373A | 198E C | CD 19D0 |
| 00374A | 1991 A | Al 30 |
| 00375A | 19932 | 2512 |
| 00376A | 1995 A | Al 39 |
| 00377A | 1997 | 23 OA |
| 00378A | 1999 A | Al 41 |
| 00379A | 199B 2 | 25 0A |
| 00380A | 199D A | Al 46 |
| 00381A | 199F 2 | 2206 |
| 00382A | 19A1 A | AO 07 |
| 00383A | 19A3 | A4 0F |
| 00384A | 19A5 9 | 99 |
| 00385A | 19A6 8 | 81 |
| 00386A | 19A7 9 | 98 |
| 00387A | 19A8 8 | 81 |



| A | GETNYB | JSR | CHRIN | OBTAIN CHARACTER |
| :---: | :---: | :---: | :---: | :---: |
| A |  | CMP | \#'0 | ? LOWER THAN ZERO |
| 19A7 |  | BLO | GETNCH | BRANCH NOT HEX |
| A |  | CMP | \#'9 | ? HIGHER THAN NINE |
| 19A3 |  | BLS | GETNHX | BRANCH IF 0 THRU 9 |
| A |  | CMPA | \#'A | ? LOWER THAN AN "A" |
| 19A7 |  | BLO | GETNCH | BRANCH NOT HEX |
| A |  | CMPA | \#'F | ? HIGHER THAN AN "F" |
| 19A7 |  | BHI | GETNCH | BRANCH NOT HEX |
| A |  | SUB | \# 7 | ADJUST TO \$A OFFSET |
| A | GETNHX | AND | \#\$0F | CLEAR ASCII BITS |
|  |  | SEC |  | SET CARRY |
|  |  | RTS |  | RETURN |
|  | GETNCH | CLC |  | CLEAR CARRY FOR NO HE |
|  |  | RTS |  | RETURN |



Figure 3-17. ASSIST05 Program Listing (Continued)

PAGE 009 ASSISTO5.SA:1 ASSIST

| 00406A | 19B7 | 81 |  |  |  | RTS |  | RETURN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00407A | 1988 | B7 | 45 | A | GETGTD | STA | ADDRL | INITIALIZE LOW VALUE |
| 00408A | 19BA | nD | D2 | 198E | getalp | BSR | GETNYB | ObTAIN NEXT HEX |
| 00409A | 19BC | 24 | 10 | 19CE |  | BCC | GETARG | BRANCH IF NONE |
| 00410A | 19BE | 48 |  |  |  | ASLA |  | OVER |
| 00411A | 19BF | 48 |  |  |  | ASLA |  | FOUR |
| 00412A | 19C0 | 48 |  |  |  | ASLA |  | BITS |
| 00413A | 19C1 | 48 |  |  |  | ASLA |  | FOR SHIFT |
| 00414A | 19C2 | AE | 04 | A |  | LDX | \# 4 | LOOP FOUR TIMES |
| 00415A | 19C4 | 48 |  |  | GETASF | ASLA |  | SHIFT NEXT BIT |
| 00416A | 19C5 | 39 | 45 | A |  | ROL | ADDRL | INTO LOW BYTE |
| 00417A | 19C7 | 39 | 44 | A |  | ROL | ADDRH | INTO HIGH BYTE |
| 00418A | 19C9 | 5A |  |  |  | DECX |  | COUNT DOWN |
| 00419A | 19CA | 26 | F8 | 19C4 |  | BNE | GETASF | LOOP UNTIL DONE |
| 00420A | 19CC | 20 | EC | 19BA |  | BRA | GEtal | NOW DO NEXT HEX |
| 00421A | 19CE | 99 |  |  | GETARG | SEC |  | SHOW NUMBER OBTAINED |
| 00<22A | 19CF | 81 |  |  |  | RTS |  | RETURN TO CALLER |
| 00424 |  |  |  |  | ******* | ***** | ******** | ****************** |
| 00425 |  |  |  |  | * CHRIN | - | TAIN NEX | INPUT CHARACTER |
| 00426 |  |  |  |  | * OUTPU | T : $A=$ | haracter | RECIEVED |
| 00427 |  |  |  |  | * X IS | TRANS | ARENT |  |
| 00428 |  |  |  |  | * NULLS | AND | JBOUTS | ORRED |
| 00429 |  |  |  |  | * ALL | CHARAC | RS ECHO | OUT |
| 00430 |  |  |  |  | * WORK | USED |  |  |
| 00431 |  |  |  |  | ***** | **** | ** | ************** |
| 00432A | 19D0 | C6 | 17F8 | A | CHRIN | LDA | ACIA | LOAD STATUS REGISTER |
| 00433A | 19D3 | 44 |  |  |  | LSRA |  | CHECK FOR INPUT |
| 00434A | 19D4 | 24 | FA | 19D0 |  | BCC | CHRIN | LOOP UNTIL SOME |
| 00435A | 19D6 | C6 | 17F9 | A |  | LDA | ACIA+1 | LOAD CHARACTER |
| 00436A | 19D9 | A4 | 7F | A |  | AND | \# ${ }^{\text {7 }}$ F | AND OFF PARITY |
| 00437A | 19DB | 27 | F3 | 19D0 |  | BEQ | CHRIN | IGNORE NULLS |
| 00438A | 19DD | Al | 7F | A |  | CMP | \# ${ }^{\text {7F }}$ | ? DEL |
| 00439A | 19DF | 27 | EF | 19D0 |  | BEQ | CHRIN | IGNORE DELETES |
| 00440A | 19E1 | B7 | 42 | A |  | STA | WORK1 | SAVE CHARACTER |
| 00441A | 19E3 | AD | 05 | 19EA |  | BSR | CHROUT | ECHO CHARACTER |
| 00442A | 19E5 | B6 | 42 | A |  | LDA | WORK1 | RESTORE CHARACTER |
| 00443A | 19 E 7 | 81 |  |  |  | RTS |  | RETURN TO CALLER |


| 00445 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 00446 |  |  |  |  |
| 00447 |  |  |  |  |
| 00448 |  |  |  |  |
| 004 |  |  |  |  |
| $00449 A$ | 19E8 A6 |  | 20 |  |
| 00450 |  |  |  |  |

00452
00453
00454
00455

******************************************

* CHROUT - SEND CHARACTER TO TERMINAL. * A CARRIAGE RETURN HAS AN * ADDED LINE FEED.




Figure 3-17. ASSIST05 Program Listing (Continued)

PAGE Oll ASSISTO5.SA:1 ASSIST

| 00508A | 1437 | Al | 58 | A |  | CMPA | \#'X | ? DISPLAY/CHANGE X REGISTER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00509A | 1A39 | 27 | 43 | 1A7E |  | BEQ | CMDX | BRANCH IF SO |
| 00510A | 1A3B | Al | 41 | A |  | CMPA | \#'A | ? DISPLAY/CHANGE A REGISTER |
| 00511A | 1A3D | 27 | 40 | 1A7F |  | BEQ | CMDA | BRANCH IF So |
| 00512A | 1A3F | Al | 52 | A |  | CMP | \#'R | ? REGISTER DISPLAY |
| 00513A | 1A41 | 27 | 35 | 1 A 78 |  | BEQ | REGR | BRANCH YES |
| 00514A | 1A43 | Al | 4C | A |  | CMP | \#'L | ? LOAD FILE |
| 00515A | 1A45 | 26 | 03 | 1A4A |  | BNE | NOTL | NOPE |
| 00516A | 1A47 | CC | 18A1 | A |  | JMP | CMDL | BRANCH YES |
| 00517A | 1A4A | Al | 47 | A | NOTL | CMPA | \#'G' | ? GO COMMAND |
| 00518A | 1A4C | 26 | 05 | 1A53 |  | BNE | NOTG | BRANCH NOT |
| 00519A | 1A4E | 1E | 47 | A |  | BSET | 7,WORK4 |  |
| 00520A | 1A50 | CC | 183E | A | ISP | JMP | CMDG | GO TO IT |
| 00521A | 1A53 | Al | 4D | A | NOTG | CMP | \#'M | ? MEMORY COMMAND |
| 00522A | 1A55 | 26 | 03 | 1A5A |  | BNE | NOTM | BRANCH NOT |
| 00523A | 1A57 | CC | 18E7 | A |  | JMP | CMDM | GO TO MEMORY DISPLAY/CHANGE |
| 00524A | 1A5A | Al | 54 | A | NOTM | CMP | \#'T | ? TRACE |
| 00525A | 1A5C | 26 | 03 | 1 1861 |  | BNE | NOTT | ERROR IF NOT |
| 00526A | 1A5E | CC | 1C23 | A |  | JMP | CMDT | GO TO IT |
| 00527A | 1A61 | A1 | 57 | A | NOTT | CMP | \#'W | ? WRITE MEMORY |
| 00528A | 1A63 | 26 | 03 | 1 1468 |  | BNE | NOTW | BRANCH NO |
| 00529A | 1 1465 | CC | $1 \mathrm{B97}$ | A |  | JMP | CMDW | GO TO IT |
| 00530A | 1A68 | Al | 42 | A | NOTW | CMP | \#'B | ? BREAKPOINT COMMAND |
| 00531A | 1A6A | 27 | OF | 1A7B |  | BEQ | BPNT | YES |
| 00532A | 1A6C | Al | 50 | A |  | CMP | \#' P | ? PC COMMAND |
| 00533A | 1A6E | 26 | 04 | 1A74 |  | BNE | CMDERR |  |
| 00534A | 1A70 | $1 F$ | 47 | A |  | BCLR | 7,WORK4 |  |
| 00535A | 1A72 | 20 | DC | 1850 |  | BRA | ISP |  |
| 00536A | 1A74 | AE | OD | A | CMDERR | LDX | \#MSGERR- | MBASE LOAD ERROR STRING |
| 00537A | 1 176 | 20 | AB | 1 A 23 | TOCPDT | BRA | CMDPDT | AND SEND IT OUT |
| 00538A | 1A78 | CC | laEE | A | REGR | JMP | CMDR |  |
| 00539A | 1A7B | CC | 1B35 | A | BPNT | JMP | CMDB |  |

```
00541
00542
00543
00544A 1A7E 5C
00545
*****************************************************
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
* X -- DISPLAY/CHANGE X REGISTER \\
*************************************************
\end{tabular}} \\
\hline CMDX INCX & INCREMENT INDEX \\
\hline Fall through & \\
\hline
\end{tabular}
00547
****************************************************
00548
00549
00550A 1A7F 5C
00551
* A -- DISPLAY/CHANGE A REGISTER
******************************************************
CMDA INCX INCREMENT INDEX
    * FALL THROUGH
```



Figure 3-17. ASSIST05 Program Listing (Continued)

```
PAGE 012 ASSIST05.SA:1 ASSIST
```



| LOCSTK | LOCATE STACK ADDRESS |
| :--- | :--- |
|  | STACK-2 TO A |
| WORKI | ADD PROPER OFFSET |
| \#4 | MAKE UP FOR ADDRESS RETURN DIFFERE |
| ADDRH | SETUP ZERO HIGH BYTE |
| ADDRL | AND SET IN LOW |
| MCHNGE | NOW ENTER MEMORY CHANGE COMMAND |



Figure 3-17. ASSIST05 Program Listing (Continued)


| 00620 00621 00622 |  |  |  |  | ********************* <br> * R -- PRINT REGISTERS <br> ********************** |  |  | *** |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | * |
|  |  |  |  |  | ********************* |
| 00623A | laEE | CD | 19E8 | A |  |  |  | CMDR | JSR | PUTSP | SPACE BEFORE DISPLAY |
| 00624A | 1AFl | AD | 30 | 1B23 |  |  |  | BSR | .LOCSTK | LOCATE STACK-4 |
| 00625A | 1AF3 | E6 | 07 | A | LDA | 7, x | OFFSET FOR PC HIGH |  |
| 00626A | 1AF5 | E7 | 07 | A | STA | 7, X | RESTORE INTO STACK |  |
| 00627A | 1AF7 | CD | 1969 | A | JSR | PUTBYT | PLACE BYTE OUT |  |
| 00628A | 1AFA | E6 | 08 | A |  | LDA | 8, X |  | OFFSET TO PC LOW |
| 00629A | 1AFC | AD | 1 F | 1B1D |  | BSR | CRBYTS | TO HEX AND SPACE |
| 00630A | laFE | E6 | 05 | A |  | LDA | 5, X | NOW TO A REGISTER |
| 00631A | 1B00 | AD | 1B | 1B1D |  | BSR | CRBYTS | TO HEX AND SPACE |
| 00632A | $1 \mathrm{B0} 2$ | E6 | 06 | A |  | LDA | 6, X | Now X |
| 00633A | 1B04 | AD | 17 | 1B1D |  | BSR | CRBYTS | HEX AND SPACE |
| 00634A | $1 \mathrm{B06}$ | E6 | 04 | A |  | LDA | 4, X | NOW CONDITION CODE |
| 00635A | $1 \mathrm{B08}$ | AA | E0 | A |  | ORA | \#\$E0 | SET ON UNUSED BITS |
| 00636A | 1B0A | E7 | 04 | A |  | STA | 4, X | RESTORE |
| 00637A | 1B0C | AD | OF | 1B1D |  | BSR | CRBYTS | HEX AND SPACE |
| 00638A | 1b0e | 9 F |  |  |  | TXA |  | STACK POINTER-3 |
| 00639A | 1B0F | AB | 08 | A |  | ADD | \#8 | TO USERS STACK POINTER |
| 00640A | 1 Bll | AD | OA | 1B1D |  | BSR | CRBYTS | TO HEX AND SPACE |
| 00641A | 1 Bl 3 | CC | 1A26 | A | GTOCMD | JMP | CMD | BACK TO COMMAND HANDLER |
| 00642 |  |  |  |  |  | ADD | SS SUBRO | INE (X UNCHANGED) |
| 00643A | 1 Bl 6 | B6 | 44 | A | PRTADR | LDA | ADDRH | LOAD HIGH BYTE |
| 00644A | 1818 | CD | 1969 | A |  | JSR | PUTBYT | SEND OUT AS HEX |
| 00645A | 1B1B | B6 | 45 |  |  | LDA | ADDRL | LOAD LOW BYTE |
| 00646A | 1BlD | CD | 1969 | A | CRBYTS | JSR | PUTBYT | PUT OUT IN HEX |
| 00647A | 1B20 | CC | 19E8 | A |  | JMP | PUTSP | FOLLOW WITH A SPACE |



Figure 3-17. ASSIST05 Program Listing (Continued)

PAGE 014 ASSISTO5.SA:1 ASSIST


00722
00723

Figure 3-17. ASSIST05 Program Listing (Continued)

| PAGE | 015 | ASS | IST05 | $A: 1$ | ASSIST |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00724 |  |  |  |  | ********************************************** |  |  |  |
| 00725A | 1B8D | CD | 19A9 | A | PGTADR | JSR | GETADR | OBTAIN INPUT ADDRESS |
| 00726 A | 1890 | 24 | F8 | 188\% |  | BCC | BKERR | ARORT IF NONE |
| 00727A | $1 \mathrm{B9} 2$ | BE | 44 | A |  | LDX | ADDRH | READY HIGH BYTE |
| 00728A | $1 \mathrm{B94}$ | B6 | 45 | A |  | LDA | ADDRL | READY LOW BYTE |
| O0729A | $1 \mathrm{B96}$ | 81 |  |  |  | RTS |  | BACK TO PUNCH COMMAND |
| 00731A | $1 \mathrm{B97}$ | AD | F4 | 188D | CMDW | BSR | PGTADR | GET STARTING ADDRESS |
| 00732A | 1B99 | A3 | 20 | A |  | CPX | \# \$ 20 |  |
| 00733A | 1B9B | 24 | ED | 1B8A |  | BHS | BKERR |  |
| 00734A | 1B9D | B7 | 47 | A |  | STA | WORK4 | INTO WORK4 |
| 00735A | 1B9F | BF | 46 | A |  | STX | WORK3 | AND WORK3 |
| 00736A | 1BAl | AD | EA | 188D |  | BSR | PGTADR | GET ENDING ADDRESS |
| 00737A | 1BA3 | A3 | 20 | A |  | CPX | \# \$20 |  |
| 00738A | 1BA5 | 24 | E3 | 1B8A |  | BHS | BKERR |  |
| 00739A | 1BA7 | 4C |  |  |  | INCA |  | ADD ONE TO INCLUDE TOP BYTE |
| 00740A | 1BA8 | 26 | 01 | 1 BAB |  | BNE | PUPH | BRANCH NO CARRY |
| 00741A | 1BAA | 5C |  |  |  | INCX |  | UP HIGH BYTE AS WELL |
| 00742A | 1 BAB | B0 | 47 | A | PUPH | SUB | WORK4 | COMPUTE SIZE |
| 00743A | 1BAD | B7 | 4D | A |  | STA | PNRCNT+1 | AND SAVE |
| 00744A | 1BAF | 9F |  |  |  | TXA |  | NOW |
| 00745A | 1BB0 | B2 | 46 | A |  | SBC | WORK3 | SIZE HIGH BYTE |
| 00746A | 1BB2 | B7 | 4C | A |  | STA | PNRCNT | AND SAVE |
| 00747A | 1BB4 | B6 | 47 | A |  | LDA | WORK4 | MOVE |
| 00748A | 1BB6 | B7 | 45 | A |  | STA | ADDRL | TO |
| 00749A | 18B8 | B6 | 46 | A |  | LDA | WORK3 | MEMORY |
| 00750A | 1BBA | B7 | 44 | A |  | STA | ADDRH | POINTER |
| 00751 |  |  |  |  | * ADDR | $\rightarrow$ MEMORY | START, | PNRCNT=BYTE COUNT OF AREA |
| 00752 |  |  |  |  | * NOW T | TURN ON | THE PUNCH |  |
| 00753 A | 1 BBC | A6 | 12 | A |  | LDA | \#DC2 | PUNCH ON CONTROL |
| 00754A | 1BBE | CD | 19EA | A |  | JSR | CHROUT | SEND OUT |
| 00755 |  |  |  |  | * NOW S | SEND CR | FOLLOWED | BY 24 NULLS AND 'Sl' |
| 00756A | 1 BCl | AD | 53 | 1 Cl 6 | PREC | BSR | PNCRNL | SEND CR/LF AND NULLS |
| 00757A | 1BC3 | AE | 17 | A |  | LDX | \#MSGSI-MB | BASE POINT TO STRING |
| 00758A | i BC | CD | 1985 | A |  | JSR | PDATA1 | SEND 'Sl' OUT |
| 00759 |  |  |  |  | * NOW S | SEND NEX | PT 24 BYTE | ES OR LESS IF TO THE END |
| 00760A | $1 \mathrm{BC8}$ | B6 | 4D | A |  | LDA | PNRCNT+1 | LOW COUNT LEFT |
| 00761A | 1BCA | A0 | 18 | A |  | SUB | \# 24 | MINUS 24 |
| 00762A | 1BCC | B7 | 4D | A |  | STA | PNRCNT+1 | STORE RESULT |
| 00763A | 1BCE | 24 | 08 | $1 \mathrm{BD8}$ |  | BCC | PALL24 | IF NO CARRY THEN OK |
| 00764A | 1 BDO | 3A | 4C | A |  | DEC | PNRCNT | DOWN HIGH BYTE |
| 00765A | 1BD2 | 2A | 04 | 18D8 |  | BPL | PALL24 | ALL 24 OK |
| 00766A | 1BD4 | AB | 18 | A |  | ADD | \#24 | WAS LESS SO BACK UP TO ORIGINAL |
| 00767A | 1.BD6 | 20 | 02 | 1BDA |  | BRA | PGOTC | GO USE COUNT HERE |
| 00768A | 1BD8 | A6 | 18 | A | PALL24 | LDA | \# 24 | USE ALL 24 |
| 00769A | IBDA | B7 | 4B | A | PGOTC | STA | PNCNT | COUNT FOR THIS RECORD |
| 00770 |  |  |  |  | * SEND | THE FRA | ME COUNT | AND START CHECKSUMMING |
| 00771A | 1 BDC | 3 F | 4E | A |  | CLR | CHKSUM |  |
| 00772A | 1BDE | AB | 03 | A |  | ADD | \# 3 | ADJUST FOR COUNT AND ADDRESS |
| 00773A | 1 BEO | $A D$ | 2B | 1COD |  | BSR | PUNBYT | SEND FRAME COUNT |
| 00774 |  |  |  |  | * SEND | ADDRESS |  |  |
| 00775A | 1BE2 | B6 | 44 | A |  | LDA | ADDRH | HI BYTE |
| 00776A | 1BE4 | AD | 27 | 1COD |  | BSR | PUNBYT | SEND IT |
| 00777A | 1BE6 | B6 | 45 | A |  | LDA | ADDRL | LOW BYTE |
| 00778A | 1BE8 | AD | 23 | 1COD |  | BSR | PUNBYT | SEND IT |
| 00779 |  |  |  |  | * NOW S | SEND DAT |  |  |
| 00780A | 1BEA | CD | 1943 | A | PUNLOP | JSR | LOAD | LOAD NEXT BYTE |
| 00781 A | 1BED | AD | 1E | 1COD |  | BSR | PUNBYT | SEND IT OUT |

Figure 3-17. ASSIST05 Program Listing (Continued)

## PAGE 016 ASSIST05.SA:1 ASSIST

| 00782A | 1BEF | CD | 1962 | A |  | JSR | PTRUP1 | UP ADDRESS BY ONE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00783A | 1BF2 | 3A | 4B | A |  | DEC | PNCNT | COUNT DOWN |
| 00784A | 1BF4 | 26 | F4 | 1BEA |  | BNE | PUNLOP | LOOP UNTIL ZERO |
| 00785 |  |  |  |  | * SEND | OUT THE | CHECKSUM |  |
| 00786A | 1BF6 | B6 | 4E | A |  | LDA | CHKSUM | LOAD CHECKSUM |
| 00787A | 1BF8 | 43 |  |  |  | COMA |  | COMPLEMENT IT |
| 00788A | 1BF9 | AD | 12 | 1COD |  | BSR | PUNBYT | SEND IT OUT |
| 00789 |  |  |  |  | * LOOP | OR SEND | S9 |  |
| 00790A | 1 BFB | B6 | 4C | A |  | LDA | PNRCNT | ? MINUS |
| 00791A | 1 BFD | 2B | 04 | $1 \mathrm{CO3}$ |  | BMI | PNEND | YES QUIT |
| 00792A | 1 BFF | BB | 4D | A |  | ADD | PNRCNT+1 | ? ZERO |
| 00793A | $1 \mathrm{CO1}$ | 26 | BE | 1 BCl |  | BNE | PREC | NO, DO NEXT RECORD |
| 00794A | 1 CO 3 | AD | 11 | 1 Cl 6 | PNEND | BSR | PNCRNL | SEND CR AND NULLS |
| 00795A | $1 \mathrm{C05}$ | AE | 1A | A |  | LDX | \#MSGS9-MB | base load S9 Text |
| 00796A | $1 \mathrm{C07}$ | $C D$ | 1985 | A |  | JSR | PDATAl | SEND AND TO COMMAND HANDLER |
| 00797A | 1COA | CC | 1 126 | A |  | JMP | CMD | TO COMMAND HANDLER |
| 00799 |  |  |  |  | * SUB | To SEND | BYTE IN H | HEX AND ADJUST CHECKSUM |
| 00800A | 1COD | 97 |  |  | PUNBYT | tax |  | SAVE BYTE |
| 00801A | lCOE | BB | 4E | A |  | ADD | CHKSUM | ADD TO CHECKSUM |
| 00802A | 1 ClO | B7 | 4E | A |  | STA | CHKSUM | STORE BACK |
| 00803A | 1Cl2 | 9 F |  |  |  | TXA |  | RESTORE BYTE |
| 00804A | 1 Cl 3 | CC | 1969 | A |  | JMP | PUTBYT | SEND OUT IN HEX |
| 00806 |  |  |  |  | * SUB | TO SEND | CR/LF AND | 24 NULLS |
| 00807A | 1 Cl 6 | CD | 197F | A | PNCRNL | JSR | PCRLF | SEND CR/LF |
| 00808A | 1 Cl 9 | AE | 18 | A |  | LDX | \# 24 | COUNT NULLS |
| 00809A | 1C1B | 4 F |  |  | PNULLS | CLRA |  | Create null |
| 00810A | 1ClC | CD | 19EA | A |  | JSR | CHROUT | SEND OUT |
| 00811A | 1 ClF | 5A |  |  |  | DECX |  | COUNT DOWN |
| 00812A | 1 C 20 | 26 | F9 | 1C1B |  | BNE | PNULLS | LOOP UNTIL DONE |
| 00813A | 1 C 22 | 81 |  |  |  | RTS |  | RETURN |



Figure 3-17. ASSIST05 Program Listing (Continued)
PAGE 017 ASSISTO5.SA:1 ASSIST

| 00838A | 1C4A | B6 | 5 |
| :---: | :---: | :---: | :---: |
| 00839A | 1C4C | AB | 1 |
| 00840A | 1C4E | E7 | 08 |
| 00841A | 1 C 50 | B6 | 44 |
| 00842A | 1 C 52 | A9 | 0 |
| 00843A | 1 C 54 | E7 | , |
| 00844A | 1 C 56 | 0 | 2D |
| 00845A | 1 C 58 | A1 | B |
| 00846A | 1C5A | 26 | , |
| 00847A | 1C5C | E6 | 04 |
| 00848A | 1C5E | AA | 08 |
| 00849A | 1 C 60 | E7 | 04 |
| 00850A | 1 C 62 | B6 | 45 |
| 00851A | 1 C 64 | AB | 01 |
| 00852A | 1 C 66 | E7 | 08 |
| 00853A | 1 C 68 | B6 | 44 |
| 00854A | 1C6A | A9 | 0 |
| 00855A | 1C6C | E7 | 07 |
| 00856A | 1C6E | 20 | 15 |
| 00857A | 1 C 70 | Al | 9A |
| 00858A | 1 C 72 | 26 | 02 |
| 00859A | $1 \mathrm{C74}$ | 3F | 48 |
| 00860A | $1 \mathrm{C76}$ | E6 | 04 |
| 00861A | $1 \mathrm{C78}$ | A4 | F7 |
| 00862A | 1C7A | E7 | 04 |
| 00863A | 1c7C | A6 | 10 |
| 00864A | 1C7E | B7 | 08 |
| 00865A | $1 \mathrm{C80}$ | A6 | 08 |
| 00866A | 1 C 82 | B7 | 09 |
| 00867A | $1 \mathrm{C84}$ | 80 |  |

00869
00870
00871
00872 1C85
00873
00874 A 1C85 A6 40
00875A 1C87 B7 09
00876A 1C89 CD 1B23
00877A 1C8C E6 04
00878A 1C8E BA 48
00879A 1C90 E7 04
00880
00881A 1C92 3A 49
00882A 1C94 26 9C
00883A 1C96 3D 4A
00884A 1C98 2704
00885A 1C9A 3A 4A
00886A 1C9C 2094
00887A 1C9E CC lAEE

00889
00890
00891

| A |  | LDA | ADDRL | INC USER PC |
| :---: | :---: | :---: | :---: | :---: |
| A |  | ADD | \#1 |  |
| A |  | STA | $8, \pi$ |  |
| A |  | LDA | ADDRH |  |
| A |  | ADC | \# 0 |  |
| A |  | STA | 7, x |  |
| $1 \mathrm{C85}$ |  | BRA | TIRQ | CONTINUE TO TRACE |
| A | TRACE3 | CMP | \#\$9B | SEI? |
| 1C70 |  | BNE | TRACE2 | IF YES |
| A |  | LDA | 4, X | THEN SET IT IN THE STACK |
| A |  | ORA | \#8 |  |
| A |  | STA | 4, X |  |
| A |  | LDA | ADDRL | THEN INC USER PC |
| A |  | ADD | \# 1 |  |
| A |  | STA | 8, X |  |
| A |  | LDA | ADDRH |  |
| A |  | ADC | \#0 |  |
| A |  | STA | 7, x |  |
| $1 \mathrm{C85}$ |  | BRA | TIRQ | CONTINUE TO TRACE |
| A | TRACE2 | CMP | \#\$9A | CLI? |
| $1 \mathrm{C76}$ |  | BNE | TRACE1 | IF YES THEN |
| A |  | CLR | WORK5 |  |
| A | TRACE1 | LDA | 4, x |  |
| A |  | AND | \#\$F7 |  |
| A |  | STA | 4, X |  |
| A |  | LDA | \#16 | THEN SET UP TIMER |
| A |  | STA | TIMER |  |
| A |  | LDA | \#8 |  |
| A |  | STA | TIMEC |  |
|  |  | RTI |  | EXECUTE ONE INSTRUCTION |

Figure 3-17. ASSIST05 Program Listing (Continued)

```
PAGE 018 ASSIST05.SA:1 ASSIST
```

| 00892 |  | 1 CAl | A | IRQ | EQU | * |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00893A | 1CAl CC | 1 A 74 | A |  | JMP | CMDERR | HARDWARE | INTERRUPT | UNUSED |




| 00928 |  | ********************************************** |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00929 |  |  | INTERRUPT VECTORS |  |  | * |  |
| 00930 |  |  | **** | *********** | ****** | ***************** |  |
| 00931A 1FF6 |  |  | ORG | MONSTR+\$80 | 00-\$A | START OF VECTORS |  |
| 00932A 1FF6 | 004F | A | FDB | VECRAM T | TIMER | INTERRUPT HANDLER | (WAIT MODE |
| 00933A 1FF8 | 0052 | A | FDB | VECRAM+3 T | TIMER | INTERRUPT HANDLER |  |
| 00934A 1FFA | 0055 | A | FDB | VECRAM+6 I | INTERR | UPT HANDLER |  |
| 00935A 1FFC | 0058 | A | FDB | VECRAM+9 S | SWI HA | NDLER |  |
| 00936A 1FFE | 19FD | A | FDB | RESET P | POWER | ON VECTOR |  |

00938
END

Figure 3.17. ASSIST05 Program Listing (Concluded)

## CHAPTER 4 HARDWARE FEATURES

### 4.1 INTRODUCTION

Each member of the M6805 HMOS/M146805 CMOS Family (except for the MC146805E2) contains, on-chip, nearly all of the support hardware necessary for a complete processor system. The block diagram of Figure $4-1$ shows a Central Processing Unit (CPU) which is identical for all members of the family, including the MC146805E2. There is one main difference in various family members and that is the size of the stack pointer and program counter registers. Since the size of these two registers is determined by the amount of device memory, they vary from 11 bits to 13 bits. Each family member contains an on-chip oscillator which provides the processor timing, plus reset, and interrupt logic. Peripheral I/O such as a timer, some bidirectional I/O lines, RAM, and ROM (except for the MC146805E2) are included on-chip in all family members. The peripherals and memory are located in similar locations throughout the family; therefore, once the user is familiar with any family device, he is familiar with all. In addition, new devices can be incorporated in the family by adding to and/or subtracting from the peripheral blocks associated with the CPU. These peripheral blocks could include additional I/O lines, more RAM, EPROM, A/D converter, phase-lock-loop, or an external bus. The choice of using inexpensive HMOS or low-power, static CMOS is also available.


Figure 4-1. M6805 HMOS/M146805 CMOS Family Block Diagram

The M6805 HMOS/M146805 CMOS Family of MCU/MPU devices are implemented using a single address map, memory mapped I/O, and Von Neumann architecture. Peripheral I/O devices (A/D, timer, PLL, etc.) are accessed by the CPU via the peripheral control and/or data registers which are located in the address map. Data is transferred to the peripheral I/O devices with the same instructions that are used to access memory. The key to using the M6805 HMOS/M146805 CMOS Family I/O features is in learning how the peripheral registers effect the device operation. Since a second address map is not used, there is no need for the system designer to learn a second set of specialized I/O instructions.

### 4.2 PROCESSING TECHNOLOGY

As stated above, system designers have the option of using either HMOS (M6805) or CMOS (M146805) technology. Since each technology has its advantages, there are applications which will favor one over the other. Table 4-1 provides a comparison of representative features between HMOS and CMOS.

Table 4-1. Comparison of Features Between HMOS and CMOS

| HMOS | CMOS |
| :--- | :--- |
| Inexpensive Due to Smaller Die Size | Low Power Consumption |
| Fast | Silicon-Gate Devices are as Fast as HMOS <br> Devices <br> Completely Static Operation <br> Wider Voltage Range (3-6 V) <br> Increased Noise Immunity |
| Consumes Ten Times More Power than CMOS | More Expensive Since CMOS Cell is Larger |
| Dynamic Operation <br> (Requires Continuous Clock) <br> Limited Voltage Range | Sensitive to SCR Latchup |

### 4.3 TEMPORARY STORAGE (RAM)

Random Access Memory (RAM) is used as temporary storage by the CPU. The RAM is temporary in that it is volatile and its contents are lost if power is removed. However, since RAM can be read from or written to, it is best used for storing variables. All on-chip RAM is contained in the first 128 memory locations and the top of RAM is presently used by the processor as a program control stack. The stack is used to store return addresses for subroutine calls and the machine state for interrupts. The stack pointer register is used to keep track of (point to) the next free stack address location. The stack'operates in a LIFO (last-in-first-out) mode so that operations may be nested. The actual stack size varies between the different family members; however, in all cases, exceeding the stack limit should be avoided. If the stack limit is exceeded, the stack pointer wraps around to the top of the stack (\$7F) and more than likely stack data is lost. Each interrupt requires five bytes of stack space and each subroutine requires two bytes. If, at worst case, a program requires five levels of subroutine nesting and one level of interrupt, then 15 bytes of stack space should be reserved. Any unreserved stack RAM may be used for other purposes.

Low-power standby RAM for HMOS is available on the MC6805P4. Although the processor is dynamic, the RAM is static and may be powered from a separate standby supply voltage which does not power any other part of the device, thus, lowering standby supply cuirent iequirements. The amount of standby RAivi implemented is a mask option and is determined by the minimum necessary for the particular application.

### 4.4 PERMANENT STORAGE (ROM OR EPROM)

All M6805 HMOS/M146805 CMOS Family devices, except the MC146805E2, contain some form of permanent, non-volatile memory. It may be either mask programmed ROM or UVlight erasable EPROM; however, the M68705 HMOS EPROM versions contain EPROM as the main storage and a small mask ROM which is used to store the bootstrap programming routines. Non-volatile memory is generally used to store the user programs as well as tables and constants. The mask ROM versions are the most economical for large quantities while the EPROM versions are best suited for limited quantities used for production or prototyping. Currently three EPROM versions exist. Each has slightly more storage and versatility than the current mask ROM versions; however, the EPROM versions can emulate the functions of more than one of the current mask ROM versions and could be used for future mask ROM versions.

### 4.5 OSCILLATOR

This on-chip oscillator contained on every M6805 HMOS/M146805 CMOS Family device essentially generates the timing used by the device. The oscillator can be used in a number of different modes as shown in Figure 4-2. Each mode has its advantages and the basic trade-off is between economy and accuracy.


Figure 4-2. M6805 HMOS/M146805 CMOS Family Oscillator Modes

Except for the EPROM members of M6805 HMOS Family, a manufacturing mask option is required to select either the crystal oscillator or the resistor oscillator circuit. The oscillator frequency is internally divided by four to produce the internal system clocks. The EPROM devices of the M6805 HMOS Family utilize the mask option register (MOR) to select the crystal or resistor oscillator circuit.

The M146805 CMOS Family devices also use a manufacturing mask option to select either the crystal or resistor circuit. However, a second manufacturing mask option provides either a divide-by-two or divide-by-four circuit to produce the internal system clock. The EPROM devices of the M146805 CMOS Family also utilize the mask option register (MOR) to select the crystal or resistor oscillator circuit.

### 4.6 RESETS

The M6805 HMOS/M146805 CMOS Family processor can be reset in two ways: either by the initial power-up or by the external reset input pin (RESET). Additionally, a low voltage inhibit (LVI) circuit is included on some HMOS masked ROM versions to force a reset if VCC falls to VLVI. Any of the reset methods allow an orderly start-up; additionally, the RESET input can be used to exit the CMOS STOP and WAIT modes of program execution. Both the LVI and external RESET inputs allow the processor to recover from otherwise catastrophic errors. External reset (RESET) is implemented with a Schmitt trigger input for improved noise immunity. Figure 4-3 illustrates the required timing and logic levels for devices implemented with LVI. All M6805 HMOS Family members have the equivalent of an internal pullup resistor as shown in Figure 4-4 so that the RESET pin will reflect the drop in VCC.


Figure 4-3. Power and Reset Timing


Figure 4-4. Power up Reset Delay Circuit

HMOS power-on reset circuitry includes the equivalent of an internal pullup resistor, so that only a capacitor is required externally (see Figure 4-4). The power-on reset occurs when a positive transition is detected on VCC. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset. For CMOS devices, the power-on circuitry provides for a 1920 t cyc $^{\text {che }}$ delay from the time of the first oscillator operation. If the external RESET pin is low at the end of the 1920 tcyc time out, the processor remains in the reset condition until the RESET pin goes high.

Any reset causes the following to occur:

1. All interrupt requests are cleared to " 0 ".
2. All interrupt masks are set to " 1 ".
3. All data direction registers are cleared to "0" (input).
4. The stack pointer is reset to \$7F (top of stack).
5. The STOP and WAIT latches (M146805 CMOS only) are reset.
6. The reset vector is fetched and placed in the program counter. (The reset vector contains the address of the reset routine.)

### 4.7 INTERRUPTS

### 4.7.1 General

The M6805 HMOS/M146805 CMOS Family program execution may be interrupted in the following ways:

1. Externally via the $\overline{\mathrm{RQ}}$ (CMOS) or $\overline{\mathrm{NT}}$ (HMOS) pins. Additionally, some M6805 HMOS members include a second external interrupt (INT2). External interrupts are maskable.
2. Internally with the on-chip timer. The timer interrupt is maskable.
3. Internally by executing the software interrupt instruction (SWI). The SWI is nonmaskable.

When an external or timer interrupt occurs, the interrupt is not immediately serviced since the current instruction being executed is completed. Until the completion of the current instruction, the interrupt is considered pending. After the current instruction execution is completed, unmasked interrupts may be serviced. If both an external and a timer interrupt are pending, the external interrupt is serviced first; however, the timer interrupt request remains pending unless it is cleared during the external interrupt service routine. The software interrupt is executed in much the same manner as any other instruction. The external interrupt pin ( $\overline{\mathrm{RQ}}$ or INT) may be tested with the BIL or BIH conditional branch instructions. These instructions may be used to allow the external interrupt pins (except INT2) to be used as an additional input pin regardless of the state of the interrupt mask in the condition code register.

### 4.7.2 Timer Interrupt

If the timer mask bit (TCR6) is cleared, then each time the timer decrements to zero (transitions from $\$ 01$ to $\$ 00$ ) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the condition code register is set, masking further interrupts until the present one is serviced. The contents of the timer interrupt vector, containing the location of the timer interrupt service routine, is then loaded into the program counter.

If the CMOS WAIT mode is enabled (M146805 CMOS Family only), the timer may be used to exit the low-power mode and the timer WAIT vector is used instead of the normal timer interrupt vector. Software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program. Note that if an external hardware interrupt is used to exit the WAIT mode, the timer interrupt will vector to the normal timer vector instead of the timer WAIT vector.

### 4.7.3 External Interrupts

All external interrupts are maskable. If the interrupt mask bit (I bit) of the condition code register is set, all interrupts are disabled. Clearing the I bit enables the external interrupts. Additionally, INT2 requires that bit 6 of the miscellaneous register also be cleared. The external interrupts recognize both level- and edge-sensitive trigger interrupts for the M146805 CMOS Family as shown in Figure 4-5. The M6805 HMOS Family requires negative edge-sensitive trigger interrupts only. The level-sensitive line is mask optional on the MC146805G2 and MC146805F2 (see Figure 4-5). The level-sensitive triggered interrupts are generally used for multiple "wire-ORed" interrupt sources as shown in Figure 4-5b. Edge-sensitive interrupts may be used for periodic interrupts; however, since the interrupt request is latched by the processor, interrupt sources may return to other tasks. Periodic interrupt requests require that the interrupt request line be held low for at least one tcyc and not be repeated until the end of the service routine and the stacking operations are complete. This ensures that all requests are recognized. The interrupt line must also be released high to allow the interrupt latch to be reset.

Upon servicing a pending interrupt request, the processor executes the following sequences:

1. Mask all interrupts (set I bit).
2. Stack all CPU registers.
3. Load the program counter with the appropriate vector location contents (INT2 uses the same vector location as does the timer).
4. Execute service routine.


Mask optıonal for M146805 CMOS Famıly
(a) Interrupt Functional Diagram

(2)


Edge-Sensitive Pulse Condition
The minimum pulse width ( $t_{/ L I H}$ ) is one ${ }^{\text {t Cyc }}$ The period tilil should not be less than the number of $\mathrm{t}_{\mathrm{cyc}}$ cycles it takes to execute the interrupt service routine plus $20 \mathrm{t}_{\text {cyc }}$ cycles

Figure 4-5. External Interrupt

### 4.7.4 Software Interrupt (SWI)

The software interrupt is executed the same as any other instructon and as such will take precedence over hardware interrupts only if the I bit is set (interrupts masked). The SWI instruction is executed similar to the hardware interrupts in that the I bit is set, CPU registers are stacked, etc. The SWI is executed regardless of the state of the interrupt mask in the condition code register; however, when the I bit is clear and an external or internal hardware interrupt is pending, the SWI instruction (or any other instruction) is not fetched until after the hardware interrupts have been serviced. The SWI uses its own unique vector location.

### 4.8 I/O PORTS

At least 16 individually programmable, bidirectional I/O lines are included on each member of the M6805 HMOS/M146805 CMOS Family; however, more than this exists on most family members. Each line is individually programmable as either an input or an output via its corresponding data direction register (DDR) bit as shown in Figure 4-6. Table 4-2 provides a description of the effects of port data register operation. Data is written into the port output data latch regardless of the state of the DDR; therefore, initial output data should be written to the output data latch before programming the DDR. After a port line has been configured as an output, the data on that line reflects the corresponding bit of the output data latch. A read of the port data register reflects the last value written to the port output data latch for output lines and the current status of the input pins. Note that the DDRs in the M6805 HMOS Family are write-only registers and should not be used with any of the read-modify-write (RMW) instructions such as the bit manipulation instructions. The M146805 CMOS Family DDRs are read/write registers and may be used with RMW instructions.

Some devices include a number of input-only lines. These lines have no DDR and have read-only data registers.


Figure 4.6. Typical Port I/O Circuitry

Table 4-2. Port Data Register Accesses

| R/W | DDR Bit | Results |
| :---: | :---: | :---: |
| 0 | 0 | The $1 / 0$ pin is in input mode Data is written into the output data latch. |
| 0 | 1 | Data is written into the output data latch and output to the $\mathrm{I} / \mathrm{O} \mathrm{pin}$. |
| 1 | 0 | The state of the $1 / 0$ pin is read. |
| 1 | 1 | The I/O pin is in an output mode The output data latch is read |

$\mathrm{R} / \overline{\mathrm{W}}$ is an internal line

### 4.9 TIMER DESCRIPTION

### 4.9.1 Genera!

All M6805 HMOS/M146805 CMOS Family devices contain at least one timer on chip. The timer is basically composed of a 7-bit prescaler, an 8-bit counter, and interrupt logic. The M6805 HMOS and M146805 CMOS devices differ slightly in two areas. First, the input to the timer, as shown in Figures 4-7 and 4-8, is programmed differently. In the M146805 CMOS Family, the input is selected by programming bits 4 and 5 of the timer control register (TCR). In the M6805 HMOS Family they are mask programmable (except for the MC6805R3 and MC6805U3). The second difference is the prescaler which is software programmable in the M146805 CMOS Family and mask programmable in the M6805 HMOS Family.


Figure 4.7. M146805 CMOS Family Timer Block Diagram


NOTE. The TCR3 prescaler clear bit is not avalable in the MC6805P2, MC6805P4, and MC6805T2, however, it is used as shown in all other M6805 HMOS Family MCUs. The TCR3 bit always reads as a logical 0

Figure 4.8. M6805 HMOS Family Timer Block Diagram

The timer interrupt operates similarly to the external interrupts; however, users must clear the interrupt request bit (TCR7) to prevent a second timer interrrupt service from occurring.

Descriptions of the HMOS and CMOS timers follow in more detail. The EPROM versions allow either CMOS or HMOS timer operations via the programmable mask option register (MOR).

### 4.9.2 M146805 CMOS Family

4.9.2.1 GENERAL. The MCU timer contains an 8-bit software programmable counter with 7-bit software selectable prescaler as shown in Figure 4-7. The counter may be preloaded under program control and decrements toward zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the timer control register (TCR), is set. Then, if the timer interrupt is not masked, i.e., bit 6 of the TCR and the $I$ bit in
the condition code register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack, and then fetches the timer vector address in order to begin servicing.

The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter become stable prior to the read portion of a cycle and do not change during the read. The timer interrupt request bit remains set until cleared by the software. If a clear (write TCR7 = 0) occurs before the timer interrupt is serviced, the interrupt is lost. The TCR7 bit may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6 $=1$ ).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0 , bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are cleared to all "Os" by the write operation into TCR when bit 3 of the written data equals 1 . This allows for truncation-free counting.

The timer input can be configured in one of three different operating modes, plus a disable mode, depending on the value written to the TCR4 and TCR5 control bits. Refer to the Timer Control Register paragraph.
4.9.2.2 TIMER INPUT MODE 1. If TCR4 and TCR5 are both programmed to a " 0 ", the input to the timer is from an internal clock and the TIMER input pin is disabled. The internal clock mode can be used for periodic interrupt generation, as well as a reference in frequency and event measurement. The internal clock is the instruction cycle clock. During a WAIT instruction, the internal clock to the timer continues to run at its normal rate.
4.9.2.3 TIMER INPUT MODE 2. With TCR4 $=1$ and TCR5 $=0$, the internal clock and the TIMER input pin are ANDed to form the timer input signal. This mode can be used to measure external pulse widths. The external pulse simply turns on the internal clock for the duration of the pulse. The resolution of the measurement in this mode is $\pm 1$ clock.
4.9.2.4 TIMER INPUT MODE 3. If TCR4 $=0$ and $\operatorname{TCR} 5=1$, then all inputs to the timer are disabled.
4.9.2.5 TIMER INPUT MODE 4. If TCR $4=1$ and TCR5 $=0$, the internal clock input to the timer is disabled and the TIMER input pin becomes the input to the timer. In this mode, the timer can be used to count external events as well as external frequencies for generating periodic interrupts. The counter is clocked by the falling edge of the external signal.

Figure 4-7 shows a block diagram of the timer subsystem. Power-on reset and the STOP instruction cause the counter to be set to $\$ \mathrm{FO}$.
4.9.2.6 TIMER CONTROL REGISTER (TCR). The eight bits in the TCR are used to control various functions such as configuring the operation mode, setting the division ratio of the prescaler, and generating the timer interrupt request signal. A description of each TCR bit function is provided below. All bits in this register except bit 3 are read/write bits.

| 7 | 6 | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TCR7 | TCR6 | TCR5 | TCR4 | TCR3 | TCR2 | TCR1 | TCR0 |

TCR7 - Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic "1".
1 - Set whenever the counter decrements to zero, or under program control.
0 - Cleared on external reset, power-on reset, STOP instruction, or program control.
TCR6 - Timer interrupt mask bit: when this bit is a logic " 1 " it inhibits the timer interrupt to the processor.
1 - Set on external reset, power-on reset, STOP instruction, or program control.
0 - Cleared under program control.
TCR5 - External or internal bit: selects the input clock source to be either the external TIMER pin or the internal clock. (Unaffected by reset.)
1 - Select external clock source.
0 - Select internal clock source.
TCR4 - External enable bit: control bit used to enable the external timer pin (Unaffected by reset.)
1 - Enable external timer pin.
0 - Disable external timer pin.
Summary of Timer Clock Source Options

| TCR5 | TCR4 | Option |
| :---: | :---: | :--- |
| 0 | 0 | Internal Clock to Timer |
| 0 | 1 | AND of Internal Clock and TIMER Pin to Timer |
| 1 | 0 | Inputs to Timer Disabled |
| 1 | 1 | TIMER Pin to Timer |

Refer to Figure 4-7 for logic representation.
TCR3 - Timer prescaler Reset bit: writing a "1" to this bit resets the prescaler to zero. A read of this location always indicates " 0 ". (Unaffected by reset.)

TCR2, TCR1, TCR0 - Prescaler select bits: decoded to select one of eight taps on the prescaler. (Unaffected by reset.)

Prescaler

| TCR2 | TCR1 | TCR0 | Result |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\div 1$ |
| 0 | 0 | 1 | $\div 2$ |
| 0 | 1 | 0 | $\div 4$ |
| 0 | 1 | 1 | $\div 8$ |


| TCR2 | TCR1 | TCR0 | Result |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | $\div 16$ |
| 1 | 0 | 1 | $\div 32$ |
| 1 | 1 | 0 | $\div 64$ |
| 1 | 1 | 1 | $\div 128$ |

### 4.9.3 M6805 HMOS Family Timer

The timer block diagram for these family members is shown in Figure 4-8. This timer consists of an 8-bit software programmable counter (timer data register, TDR) which is decremented towards zero by a clock input from a prescaler. The prescaler clock input is received either from the TIMER pin via an external source or from the internal $\phi 2$ of the MCU. The actual clock input to the prescaler is determined by a mask option when the MCU is manufactured.

The mask option allows the prescaler to be triggered either directly from the external TIMER pin or from a gated $\phi 2$ internal clock. When $\phi 2$ signal is used as a clock source, it is only applied whenever the TIMER pin is a logical high. This allows the user to perform a pulse width measurement of the TIMER pin input pulse. In order to provide a continuous $\phi 2$ input to the prescaler in this configuration, it is only necessary to connect the TIMER pin to VCC.

The prescaler divide ratio is selected by a mask option which is determined when the MCU is manufactured. This option allows the TDR to be triggered by every clock input to the prescaler ( 20 ), by the 128 th clock input to the prescaler ( 27 ), or by any other power of two in between.

The TDR (8-bit counter) may be loaded under program control and is decremented towards zero by each output from the prescaler. Once the TDR has decremented to zero, it sets bit 7 of the timer control register (TCR) to generate a timer interrupt request. Bit 6 of the TCR can be software set to inhibit the timer interrupt request, or software cleared to pass the interrupt request to the processor, provided the I bit is cleared. Since the 8-bit counter (TDR) continues to count (decrement) after falling through \$FF to zero, it can be read any time by the processor without disturbing the count. This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process. Once the processor receives the timer interrupt, the MCU responds by saving the present CPU state on the stack, fetching the timer vector, and executing the interrupt routine. The processor is sensitive to the level of the timer interrupt request line; therefore, if the interrupt is masked (l bit set), bit 7 of the TCR may be cleared by the timer interrupt service routine without generating an interrupt. When servicing a timer interrupt, bit 7 of the TCR must be cleared by the timer interrupt service routine in order to clear the timer interrupt request.

At power up or reset, the prescaler and TDR (8-bit counter) are initialized with all logical ones, TCR bit 7 is cleared, and TCR bit 6 is set.

## NOTE

The above description does not fully apply to EPROM members of the M6805 HMOS/MC146805 CMOS Family (or the MC6805R3 and MC6805U3). This is because EPROM MCUs use TCR bits $0-5$ to select prescaler output divide ratio, determine clocking source, and clear the prescaler. EPROM versions may also be programmed, via the MOR, to allow the prescaler to be software programmed.

### 4.10 ANALOG-TO-DIGITAL (AID) CONVERTER

The MC6805R2 MCU and MC68705R3 EPROM MCU both have an 8-bit A/D converter implemented on-chip. This AID converter uses a successive approximation technique, as shown in Figure 4-9. Up to four external analog inputs, via port D, may be connected to the A/D converter through a multiplexer. Four internal analog channels may be selected for calibration purposes ( $\mathrm{V}_{\mathrm{RH}}, \mathrm{V}_{\mathrm{RL}}, \mathrm{V}_{\mathrm{RH} / 2}$, and $\mathrm{V}_{\mathrm{RH} / 4}$ ). The accuracy of these internal channels will not necessarily meet the accuracy specifications of the external channels.


Figure 4-9. A/D Block Diagram
The multiplexer selection is controlled by the A/D control register (ACR) bits 0,1 , and 2 ; see Table 4-3. This register is cleared during any reset condition.

Table 4-3. A/D Input Multiplexer Selection

| A/D Control Register |  |  | Input Selected | A/D Output (Hex) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACR2 | ACR1 | ACRO |  | Min | Typ | Max |
| 0 | 0 | 0 | ANO |  |  |  |
| 0 | 0 | 1 | AN1 |  |  |  |
| 0 | 1 | 0 | AN2 |  |  |  |
| 0 | 1 | 1 | AN3 |  |  |  |
| 1 | 0 | 0 | $\mathrm{V}_{\mathrm{RH}}{ }^{*}$ | FE | FF | FF |
| 1 | 0 | 1 | $\mathrm{V}_{\text {RL }}{ }^{*}$ | 00 | 00 | 01 |
| 1 | 1 | 0 | $\mathrm{V}_{\text {RH/4 }}{ }^{\text {* }}$ | 3 F | 40 | 41 |
| 1 | 1 | 1 | $\mathrm{V}_{\mathrm{RH} / 2}{ }^{*}$ | 7F | 80 | 81 |

Whenever the ACR is written, the conversion in progress is aborted, the conversion complete flag (ACR bit 7) is cleared, and the selected input is sampled and held internally.

The converter operates continuously using 30 machine cycles (including a 5 -cycle sample time) to complete a conversion of the sampled analog input. When conversion is complete, the digitized sample or digital value is placed in the A/D result register (ARR), the conversion complete flag is set, the selected input is sampled again, and a new con-
version is started. Conversion data is updated during the part of the internal cycle that is not used for a read. This ensures that valid, stable data is continuously available after initial conversion.

## NOTTE

Negative transients on any analog lines during conversion will result in an erroneous reading.

The A/D is ratiometric. Two reference voltages ( $V_{R H}$ and $V_{R L}$ ) are supplied to the converter via port D pins. An input voltage greater than $V_{R H}$ converts to \$FF and no overflow indication is provided. For ratiometric conversions, the source of each analog input should use VRH as the supply voltage and be referenced by VRL.

### 4.11 PHASE-LOCK-LOOP (PLL)

### 4.11.1 General

The MC6805T2 MCU contains (in addition to the normal ROM, RAM, timer, and I/O functions) a phase-lock-loop (PLL). This feature, not normally found in an MCU, may be used in applications ranging from television tuner control to public service scanner radios.

By providing a PLL which is part of the on-chip MCU circuitry, the functions of frequency control and front panel indication are easily attained. The MC6805T2 contains sufficient ROM and RAM for a program allowing for controlling all the necessary television channels currently used, plus a display showing the channel number.

Figure 4-10 contains a block diagram of a PLL system in an rf synthesizer and Figure 4-11 shows the on-chip MC6805T2 components. As shown, the system components internal to


Figure 4-10. Phase-Lock-Loop in an rf Synthesizer
the MC6805T2 MCU contain: a 14-bit binary variable divider ( $\div \mathrm{N}$ ), a fixed 10-stage reference divider ( $\div$ R), a digital phase and frequency comparator with a three-state output, and circuitry to avoid "back-lash" effects in phase lock condition. External to the MCU, a suitable high-frequency prescaler ( $\div P$ ) and an active integrator loop filter plus a VCO rounds out the system.


Figure 4-11. MC6805T2 PLL Block Diagram

### 4.11.2 Reference Divider

Refer to Figure 4-11. This 10-stage binary counter generates a reference frequency which is applied as a constant reference frequency to a phase comparator circuit. The reference divider is mask programmable, thus, allowing the user a choice of reference frequency at the time of manufacture.

### 4.11.3 Variable Divider

The variable divider (shown in Figure 4-11) is a 14-bit binary down counter which communicates with the CPU via two read/write registers located at address \$00A, for the LS byte, and \$00B, for the MS byte. The upper two bits in register \$00B, always read as logical " 1 s ". When the variable divider count has reached zero, a preset pulse, fVAR, is generated. The fVAR is applied to the phase comparator circuit together with the constant frequency fREF signal. The phase/frequency difference between the two signals results in an error signal output ( $\phi$ COMP, pin 7) which is used to control the VCO frequency. In addition, the fVAR signal is also used to reload the 14-bit divider latch as shown in Figure 4-11.

Data transfers from registers $\$ 00 \mathrm{~A}$ and $\$ 00 \mathrm{~B}$ to the latch occur outside the preset time and only during a write operation performed on register \$00A. For example, a 6-bit data transfer to register $\$ 00 \mathrm{~B}$ is only transferred to the variable divider if followed by a write operation to register \$00A. Figure 4-12 shows a typical error free manipulation of the 14 -bit data in the fine tuning operations.


Figure 4-12. Typical Fine Tune Software Example
The use of the 14-bit latch synchronizes the data transfer between two asynchronous systems, namely, the CPU and the variable divider.

At power-up reset both the variable divider and the contents of the PLL registers are set to logical "1s".

The variable frequency input pin, $\mathrm{f}_{\mathrm{in}}$, is self biased requiring an ac coupled signal of about 0.5 V . The input frequency range of $f_{i n}$ allows the device, together with a suitable prescaler, to cover the entire TV frequency spectrum.

### 4.11.4 Phase Comparator

The phase comparator compares the frequency and phase of fVAR and fREF, and according to the phase relationship generates a three-level output (1, 0, or Hi-Z), $\phi$ COMP, as shown in Figure 4-13. The output waveform is then integrated, amplified, and the resultant dc voltage is applied to the voltage controlled oscillator.


Figure 4-13. Phase Comparator Output Waveform
In practice, a linear characteristic around the steady-state region can not be achieved due to internal propagation delays. Thus, phase comparators exhibit non-linear characteristics and for systems which lock in phase, this results in a "backlash" effectcreating sidebands and FM distortion. To avoid this effect, a very short pulse is injected periodically into the system. The loop, in turn, attempts to cancel this interference and in so doing brings the phase comparator to its linear zone.

### 4.12 MC146805E2 MICROPROCESSOR (MPU) EXTERNAL BUS DESCRIPTION

The MC146805E2 CMOS MPU does not contain on-chip non-volatile memory; however, by using the external multiplexed address-then-data bus, additional memory and peripherals may be added. In order to conserve pins, the MC146805E2 multiplexes the data bus with the eight lower address bits. The lower address bits appear on the bus first and are valid prior to the falling edge of address strobe (AS). Data is then transferred during data strobe (DS) high. The MC146805E2 latches read data (RNW is high) on the falling edge of DS.

The MC146805E2 bus timing is generated from the waveform at the OSC1 input. Figure 4-14 shows the relationship of the MC146805E2 bus timing to the OSC1 input. Because the MC146805E2 is a completely static device, it may be operated at any frequency below its maximum ( 1 MHz bus) rate. Since generating the timing specifications for all of the possible frequencies is impossible, Figure 4-14 can be used to estimate the effects on bus timing for the oscillator frequency (fosc). For instance, decreasing fosc increases
the multiplexed address hold time since the multiplexed bus does not switch until a half OSC1 cycle after AS goes low. On the other hand, the required read data hold time is not a function of $\mathrm{f}_{\mathrm{Os}}$.


Figure 4-14. OSC1 to Bus Transitions

## CHAPTER 5 HARDWARE APPLICATIONS

### 5.1 INTRODUCTION

When the initial microprocessors appeared in the marketplace, the actual on-chip circuitry was extremely limited. This required the use of a large number of devices just to support the actual processor. However, as technology progressed much of the support hardware was included en-chip with the processor. The M6805 HMOS/M146805 CMOS Family now includes standard on-chip features such as: an oscillator, ROM, RAM, timer, and a wide variety of I/O devices. Combining these standard features with other features such as analog-to-digital conversion, phase-lock-loop, etc. onto a single chip simplifies system design efforts while reducing production costs.

This chapter contains discussions and examples of applications which describe how some of these on-chip hardware features may be used and enhanced. The first paragraphs provide discussions of some of the features, whereas, the latter paragraphs describe application examples which perform real tasks.

The evaluation ROM devices for each member of the M6805 HMOS/M146805 CMOS Family contain evaluation examples which can be used to better understand the device. Many of the evaluation examples have been used to perform real tasks, and many of these are described in various Motorola application notes.

One paragraph of this chapter is dedicated to CMOS design considerations. This discussion highlights the somewhat different design considerations required when designing a system using CMOS.

### 5.2 I/O EXPANSION

The M6805 HMOS/M146805 CMOS Family devices may require interfacing with other peripherals. Several representative descriptions are provided in this paragraph, all of which are in general terms except for the MC146805E2 MPU.

### 5.2.1 MC146805E2 Microprocessor Unit (MPU)

The MC146805E2 MPU is the only member of the M6805 HMOS/M146805 CMOS Family that has no on-chip ROM; however, it does use a multiplexed address/data bus to interface with external memory or peripherals. Multiplexed bus memory peripheral interfacing techniques are discussed below. In addition, the MC146805E2 can also be interfaced with non-multiplexed bus memory peripherals, and this technique is also discussed
below. In some applications it is necessary to interface the MC146805E2 with peripherals which require longer access times ("slow memory"). A discussion of this technique is also included as part of this paragraph.
5.2.1.1 INTERFACING MULTIPLEXED BUS MEMORY WITH PERIPHERALS. A multiplexed bus device is characterized by an address latch and an output enable signal. The address latch captures the lower eight bits of the address from the multiplexed bus, and the output enable signal is used to determine when data can be safely transferred. The circuit in Figure 5-1 illustrates a typical multiplexed bus interface. This figure provides a detailed representation of the minimum circuit required to use the CBUG05 debug monitor which is contained in the MCM65516 $2 \mathrm{~K} \times 8$ CMOS ROM. A complete description of the CBUG05 can be found in Motorola Application Note AN-823.

The circuit shown in Figure 5-1 consists entirely of CMOS devices. The system could be expanded easily by adding CMOS RAM, ROM, EPROM, or peripherals such as MC146818 real time clock or the MC146823 CMOS peripheral interface.

The MCM65516 ROM uses the AS signal from the MC146805E2 to latch the multiplexed address and the DS signal to transfer data. The data transfer direction is controlled by the $R / \bar{W}$ signal. Since the MCM65516 ROM is a read-only device, R/W is used together with A11 and A12 to provide the chip select and enable lines to ensure that an inadvertant write does not cause a bus conflict. The chip enable and select lines on the MCM65516 are mask programmable as either active high or active low; therefore, no external address decoding is necessary in this example. A second example is discussed below which uses an MC146823 CMOS peripheral interface to emulate the C and D ports of the MC146805G2.
5.2.1.2 INTERFACING NON-MULTIPLEXED BUS MEMORY WITH PERIPHERALS. Since the majority of existing memory and peripheral devices use a non-multiplexed bus, an interface with the MC146805E2 can be relatively simple. The main difference between multiplexed and non-multiplexed memory and peripheral devices is the absence of an address latch in non-multiplexed bus devices. The non-multiplexed bus devices require that all address lines be valid for the entire cycle. In order to provide this valid address to a non-multiplexed memory or peripheral device, the MC146805E2 multiplexed bus can be demultiplexed merely by adding an external address latch. This is illustrated in Figure 5-2 which uses an MC74HC373 to demultiplex the bus for the non-multiplexed MCM27C16 EPROMs. The multiplexed address lines (B0-B7 of the MC146805E2) are latched in the MC74HC373 by the falling edge of address strobe (AS). They remain latched until AS goes high. The emulator shown in Figure 5-2 is further discussed in the Emulating The MC146805G2 MCU paragraph.


Figure 5-1. CBUG05 Debug Monitor Minimum CMOS Only System, Schematic Diagram


5-2. MC146805G2 Emulator Schematic Diagram
5.2.1.3 INTERFACING WITH SLOW MEMORY AND PERIPHERAL DEVICES. At times, it is desirable to use memory or peripheral devices which require both chip enable and output enable. In these devices, the access time is calculated from when chip enable is valid, whereas, output enable simply opens the gates to the external bus.

The emulator circuit of Figure $5-2$ shows an interface with an MC146805E2 and an MCM27C16; however, slow, single-supply SC682716 EPROMs could be used. Note that the chip enable ( $\bar{E}$ ) of the MCM27C16 EPROM is continuously held low. This allows the address to be gated by using the MC146805E2 DS signal to generate the output enable $(\bar{G})$. The DS signal is actually used in decoder SN74HC139 to generate three $\bar{G}$ inputs, one for each EPROM. In this type of interface, the output enable time is the limiting factor and it is typically much shorter than the access time. On most devices power consumption increases when this type of interface is used.
5.2.1.4 EMULATING THE MC146805G2 MCU. The circuit shown in Figure 5-2 illustrates the use of each of the three interfacing techniques to allow the MC146805E2 MCU to provide real-time emulation for the MC146805G2 Microcomputer (MCU). In the circuit of Figure 5-2 all devices are CMOS; however, the actual MC146805G2 power consumption will be approximately $20 \%$ of that consumed by the emulator. More information concerning MC146805G2 emulation, as well as other MCUs, is contained in Motorola Application Note AN-853.

### 5.2.2 Single-Chip Microcomputer (MCUs)

The increased circuit density of single-chip MCUs greatly reduces the need for additional hardware external to the MCU itself. By combining as much I/O as needed on a single integrated circuit device, the cost is lowered and reliability increased. Since the probability of system failure increases with each added system component, system reliability increases as a result of more system components being designed into a single-chip MCU.

The single-chip MCUs which are part of the M6805 HMOS/M146805 CMOS Family continue to grow in order to fill the diversity of I/O needs in the controller market; however, some applications may require I/O functions that are not yet included, or are unsuitable for inclusion, as part of the single-chip MCU. Whatever the reason, the MCU must provide a means for using external devices in a system.

All M6805 HMOS/M146805 CMOS MCUs contain programmable bidirectional I/O lines; however, the actual number of these I/O lines may vary between specific MCUs. In all cases an external interface may be simulated by properly manipulating these lines. The MC145000 LCD driver interface described in Chapter 3 is an example of such an interface.

More complicated interfaces may be simulated as shown in Figure 5-3. This example combines the MC146818 real-time clock with an M6805 HMOS/M146805 CMOS Family MCU. Eleven I/O lines are used in this interface to provide the multiplexed bus required by the MC146818. If an interface requiring more lines were used, a peripheral interface adapter (PIA), latch, or input buffer could be added to increase the effective number of I/O lines.


Figure 5-3. MCU Interface With Multiplexed Bus Peripheral
All MCU interfaces require some amount of software overhead. The software requirement for the MC146818 interface is illustrated in Figure 5-4. The MC146818 multiplexed bus requires that signals and transitions occur in specific order. The software of Figure 5-4 guarantees that these timing requirements are met.

```
* INITIALIZATION OF I/O LINES
PORTB EQU 1
PORTC EQU 2
DDRB EQU 5
DDRC EQU 6
AS EQU 0
DS EQU 1
RW EQU 0
ADDR RMB 1 ADDRESS OF BYTE TO BE ACCESSED
INIT CLR PORTC CLEAR PORT C OUTPUT DATA LATCH
CLEAR PORT B OUTPUT DATA LATCH
CONFIGURE PBO-PB7 AS OUTPUT
CONFIGURE PCO-PC2 AS OUTPUTS
RETURN
    FORCE R/W AND AS HIGH
    PRESENT MUXED ADDRESS
    FORCE AS LOW TO LATCH MUXED ADDRESS
    CONFIGURE PORT B AS INPUTS
    READ DS HIGH
    READ DATA
    STORE DATA IN RAM FOR LATER USE
    REINITIALIZE LINES AND RETURN
    FORCE AS HIGH
    PRESENT MUXED ADDRESS
    FORCE AS LOW TO LATCH MUXED ADDRESS
    PRESENT WRITE DATA
    TOGGLE DS TO LATCH DATA INTO MC146818
    REINITIALIZE LINES AND RETURNS
```

Figure 5-4. MCU to MC146818 Interface Software

### 5.3 PERIODIC WAKE-UP FROM WAIT MODE

The timer may be used to generate a signal which causes a member of the M146805 CMOS Family to exit from the WAIT mode. The WAIT instruction (like the STOP instruction) places the MPU or MCU into a low-power mode which may be exited by using either a reset or an external interrupt; however, unlike the STOP mode, the WAIT mode does not disable the timer. In the WAIT mode, the timer interrupt can also cause the processor to exit the WAIT mode and begin execution of the program pointed to by the timer wait interrupt vector. This feature of using the timer interrupt to periodically "wake-up" the processor, is extremely useful in systems that require the lowest possible power consumption and at the same time require infrequent processor control. In these systems, the processor is "put to sleep" and periodically "awakened" by the timer interrupt.

The example shown in Figure 5 -5 is similar to the keyscan example described in Chapter 3. The main difference between the examples is that the keyscan routine uses the external interrupt to exit the STOP mode; whereas, the example of Figure 5-5 uses the internal bus frequency to exit the WAIT mode. Power consumption using the WAIT mode is slightly higher than the STOP mode. This is because the timer is active and consumes power during the WAIT mode. Also, in the example of Figure 5-5, the data at ports A and B are compared (using the SUB instruction) and the difference is outputted at port C every 100 milliseconds. No external hardware, except as necessary to guard against possible CMOS latch-up, is necessary.

| PORTA | EQU | 0 |  |
| :--- | :--- | :--- | :--- |
| PORTB | EQU | 1 |  |
| PORTC | EQU | 2 |  |
| DDRC | EQU | 6 |  |
| TDR | EQU | 8 |  |
| TCR | EQU | 9 |  |
| RESET | CLR | PORTC | INITIALIZE PORT C OUTPUT DATA LATCH |
|  | LDA | \#SFF | CONFIGURE PORT C AS OUTPUT PINS |
|  | STA | DDRC |  |
|  | LDA | \#S20 | DISABLE TIMER |
| PAUSE | LDA | TCR |  |
|  | STA | TDR | LOAD TIMER DATA REGISTER |
|  | LDA | \#SOO | ENABLE TIMER INTERRUPT AND FOR INTERNAL INPUT |
|  | STA | TCR |  |
|  | WAIT |  | ENTER LOW-POWER WAIT MODE |
|  | BRA | PAUSE | RETURN HERE AFTER INTERRUPT IS SERVICED |
| TWIRQ | LDA | TCR |  |
|  | LDEAD TIMER CONTROL REGISTER TO CLEAR INTERRUPT REQUEST |  |  |
|  | SUB | PORTA | READ PORT A REGISTER INPUT DATA |
|  | STA | PORTC | FIND DIFFERENCE |
|  | OUTPUT DIFFERENCE TO PORT C |  |  |

Figure 5-5. Timer Wait Mode Exit Software

### 5.4 INTERRUPTS

The $\overline{\mathrm{RQ}}$ or INT pins on the M6805 HMOS/M146805 CMOS Family may be used in many different interrupt-type applications. An interrupt is used either as a request by a peripheral for MPU/MCU service or as a flag to the MPU/MCU which indicates the occurrence of some event. The following paragraphs provide descriptions in which the interrupt line is used as a flag for the processor.

### 5.4.1 Exiting From STOP Mode

The STOP instruction is used in the M146805 CMOS Family to enter a low-power operating mode. In most MPU/MCU applications, there are intervals in which no processing, except to wait for an event to occur, is required. The example described in Chapter 3 of the $4 \times 4$ keypad interface is a typical example. One of the features of this keypad interface is that the processor enters the low-power STOP mode and remains there until a valid keypad switch closure occurs. When a key is depressed, the $\overline{\mathrm{RQ}}$ line is pulled low. This causes the processor to exit the STOP mode and enter the interrupt service routine. The interrupt service routine polls (scans) the keypad rows and columns to determine which key was depressed. After the depressed key location is verified, the interrupt service routine is exited. Processing then continues at the instruction that follows the STOP instruction that was last executed.

The location of the depressed keypad key may be used in conjunction with a jump table to initiate the execution of any one of a number of routines, or a conversion table to translate the key location into a value or a character. When keypad input is required, all that need be done to accept it is to execute the STOP instruction. The interrupt mask is automatically cleared by the STOP instruction, the depressed keypad key causes an interrupt, and the depressed key location is returned in the accumulator.

### 5.4.2 60 Hz Interrupt For Time of Day Clock

By attenuating the 60 Hz standard 110 Vac power line and inputting this signal into the M6805 HMOS/M146805 CMOS Family MCU as shown in Figure 5-6, a time of day clock can be controlled. Since the 60 Hz line voltage is constantly monitored and regularly corrected by the power company, its average frequency is maintained as close to 60 Hz as possible. This accurate frequency and ready availability make the standard power line ideal for accurate timekeeping. The circuit shown in Figure 5-6 first attenuates the line voltage to a level that meets the maximum input voltage specification of the INT pin. The capacitor serves to eliminate dc from the INT pin input and the diodes limit the peak-topeak voltage. A Schmitt trigger, which is internal to the MPU/MCU, ensures that noise does not generate false interrupts. The diodes clamp the input ac voltage to ensure that it does not exceed the rated peak-to-peak input, while, at the same time, providing 60 falling edges per second. Thus, the MPU/MCU enters the interrupt service routine 60 times per second.


Figure 5.6. Typical Zero Crossing Interrupt Circuit Schematic Diagram

The software illustrated in Figure 5-7 is necessary to count the number of interrupts and convert that number to seconds, minutes, and hours. Also included in the software of Figure 5-7 is a procedure that initializes the clock.


Figure 5-7. Time of Day Clock Software Listing

### 5.5 CMOS DESIGN CONSIDERATIONS

Digital devices may be implemented in any number of processing technologies, and, as shown in Table 5-1, each processing technology has its advantages and disadvantages. For applications requiring low power consumption, CMOS has been the dominant technology; however, until recently, CMOS could not match the speeds found in other processes. With the advent of silicon-gate CMOS and the emerging high-density CMOS (HCMOS) processes, CMOS technology is not only replacing NMOS in many designs, but is responsible for a whole new field of products.

The M146805 CMOS Family of MPU/MCUs, and the M74HCXX Family of CMOS interface logic, combine the CMOS low power consumption with the speeds of NMOS/HMOS and TTL. However, since CMOS requires a larger silicon area than NMOS or HMOS, it is more expensive.

Table 5-1. Comparison of Processing Techniques

| Process | Advantages | Disadvantages | Comments |
| :---: | :--- | :--- | :--- |
| TTL | Fast with high drive <br> capability. | Consumes more power than <br> NMOS/HMOS, CMOS or <br> HCMOS | TTL has a high drive capability <br> compared to NMOS and is used <br> in interface devices. |
| NMOS/HMOS | Fast, high density, inexpensive, <br> consumes less power than TTL. | Restrictive voltage supply <br> requirements for portable <br> applications | HMOS is high-speed, high-density <br> version of NMOS |
| CMOS | Consumes very little power, <br> uses a wider voltage range than <br> NMOS, SI-gate versions are as <br> fast as NMOS. | More expensive than NMOS, <br> metal-gate versions are slow | CMOS densities are approaching <br> those of NMOS. |
| HCMOS | Fast, dense, inexpensive, <br> low-power | Consumes more power than <br> CMOS but less than NMOS. | Currently avalable in 74HCXX <br> series of CMOS interface logic. <br> Combines NMOS and CMOS <br> devices to get the best of both <br> processes. |

The following two paragraphs provide a design criteria discussion that should be considered in order to use CMOS effectively and reliably. These discussions include: (1) factors that contribute to CMOS power consumption and how the effects of these factors can be reduced, and (2) the phenomenon of CMOS latch-up and how it can be avoided.

### 5.5.1 Power Consumption

The two factors which greatly affect CMOS power consumption are supply voltage and operating frequency. Reducing the supply voltage (VDD) proportionally reduces power consumption since the El product is lower. A "side effect" of lowering the supply voltage is a reduction in the maximum operating frequency of the device. This is the result of reduced internal drive caused by lowered VDD.

The power consumption of a CMOS device is primarily affected by capacitive loading rather than resistive loading as for HMOS or NMOS. Each CMOS cell is basically composed of two complementary transistors (a P channel and an N channel), and, in the steady state, only one transistor is turned on. The active P-channel transistor sources current when the output is a logic high, and presents a high impedance when the output is a logic low. Thus, the overall result is extremely low power consumption because there is no power loss through the active P-channel transistor. Since only one transistor is turned on during the steady state, power consumption is determined by leakage currents.

During a transition, both transistors pass through the active regions of their operating characteristics. The actual time spent simultaneously in these active regions directly affects the power consumption. The higher the operating frequency, the more time is spent in these simultaneous active regions, thus, higher power consumption. By reducing the number of transitions within the CMOS device, power consumption can be reduced. Also, since power consumption depends upon the time spent in transition, the rise and fall times of the signals should be as fast as possible. This can be accomplished by minimizing capacitive loading. It is important to note that although slower operating frequencies have longer rise and fall times, the effects of this additional time are generally negligible when compared to effects of reducing operating frequency.

### 5.5.2 CMOS Latch-Up

Due to the required layout of CMOS devices, a virtual semiconductor controlled rectifier (SCP) may be formed when an input exceeds the supply voltage. The SCR that is formed by this high input causes the device to become "latched" in a mode that may result in excessive current drain and eventual destruction of the device. Although the M146805 CMOS Family is implemented with input protection diodes, care should be exercised to ensure that the maximum input voltage specification is not exceeded. Some systems may require that the CMOS circuitry be isolated from voltage transients; others may require no additional circuitry.

### 5.6 32-kHz OSCILLATOR

The M146805 CMOS Family can operate at frequencies down to dc; however, the on-chip oscillator cannot be used with series type crystals. Because low frequency crystals are series type, additional circuitry is necessary. To generate this clock input, an external oscillator similar to that shown in Figure 5-8 is required. The MC14069 CMOS hex inverter was chosen for this circuit because of its low power consumption, and its ability to operate in the linear region with reasonable stability. Only two resistors are required for the oscillator: bias resistor R1 ensures linear operation and R2 provides current limiting protection for the crystal. Two load capacitors (C1 and C2) ensure proper loading plus correct start-up frequency. Variable capacitor C1 also allows limited tuning of the output frequency.


Figure 5-8. $\mathbf{3 2 . 7 6 8}$ kHz Square Wave Oscillator Schematic Diagram
The $32-\mathrm{kHz}$ oscillator described above functions properly and exhibits relatively good frequency stability over ambient temperature ranges. However, there is a possibility of minor frequency variations resulting from voltage fluctuation. The 32 kHz oscillator circuit, shown in Figure 5-8, will react only slightly to a decrease in VDD from 5 V down to 3.9 V . The actual change in frequency over this 1.1 V range would be about 0.1 Hz and could result in an error of about 7.9 seconds per month.

With R2 as a 330 k resistor, the oscillator is very sensitive to the values of capacitors C1 and C2, and at times the R2 value must be chosen to match the crystal. With R2 removed or decreased in value to 2 k , the oscillator is less sensitive to C 1 and C 2 ; however, it is considerably more prone to frequency changes resulting from voltage variations. For example, with R2 at a value of 2 k , a 1.1 volt change in VDD could result in a 1.2 Hz frequency change. This amounts to an error of 87 seconds in a month.

In many cases, either of the above discussed errors ( 7.9 or 87 seconds) is not acceptable. In these cases, there are two suggestions which might be helpful. The first, and possibly the easiest to implement, is to keep the battery backup voltage equal to VDD. This would require a slightly higher power consumption from the backup battery but the frequency drift would be lessened or eliminated. A second method would be to use a voltage and temperature compensated oscillator to provide a stable 32.768 kHz source. The latter method is more complex and requires more power; however, in systems where accurate time is a requirement, a simple oscillator is not adequate. Higher frequency crystals exhibit similar voltage-frequency drift characteristics even when attached directly to an M146805 CMOS Family device.


Figure 5-9. Stand-Alone A/D Converter Schematic Diagram

### 5.7 STAND-ALONE ANALOG-TO-DIGITAL CONVERTER (AN-869)

The stand-alone A/D converter shown in Figure 5-9 is configured using an MC6805R2()1 MCU. The circuit uses three SPDT switches to control the multiplexer selection (a 1-of-8 on-chip select multiplexer which is controlled via the A/D control register from inputs at PAO-PA2). Table 5-2 lists the inputs to the AID control register which select either the ANO-AN3 inputs or an internal calibration level. The eight bit result of the A/D conversion is output on port B (PB0-PB7). The output on PB3 may be used to indicate that the port B data is valid.

## Table 5-2. A/D Control Inputs For Selecting ANO-AN3 and Calibration Channels

| Channel | PC2 | PC1 | PC0 |
| :--- | :---: | :---: | :---: |
| ANO | 0 | 0 | 0 |
| AN1 | 0 | 0 | 1 |
| AN2 | 0 | 1 | 0 |
| AN3 | 0 | 1 | 1 |
| $\mathrm{~V}_{\mathrm{RH}}$ (Calibration) | 1 | 0 | 0 |
| $\mathrm{~V}_{\mathrm{RL}}$ (Calibration) | 1 | 0 | 1 |
| $\mathrm{~V}_{\mathrm{RH} / 4}$ (Calibration) | 1 | 1 | 0 |
| $\mathrm{~V}_{\mathrm{RH} / 2}$ (Calibration) | 1 | 1 | 1 |

As shown in Figure 5-9, the output of the 10 k 10-turn potentiometer can be used to select a voltage value between $V_{R H}$ and $V_{R L}$. An input voltage to the selected ANO-AN3 input, which is equal to $\mathrm{V}_{\mathrm{RH}}$, converts to FF (full scale) on the LCD. Conversely an input which is equal to $\mathrm{V}_{\text {RL }}$ converts to 00 on the LCD. Input levels between $\mathrm{V}_{\text {RH }}$ and $\mathrm{V}_{\text {RL }}$ provide corresponding indications on the LCD. Figure 5-10 contains the program listing for the A/D conversion routine which is used in the MC6805R2()1.

### 5.8 FREQUENCY SYNTHESIZER USING THE MC6805T2L1 (AN-871)

The MC6805T2L1 Microcomputer Unit (MCU) contains seven distinct program modules, one of which is referred to as the frequency synthesis program (synthesizer [PLL05] mode). The synthesizer mode allows the MC6805T2L1 to function in a phase-locked loop (PLL), which controls the output frequency of a variable frequency oscillator (VFO). The program is written in a way that it can be used to synthesize a complete set of TV channels for either Europe, Japan, or USA. The firmware program is located in masked ROM, and automatically takes into account differences in intermediate frequencies, first and last channel numbers, channel spacing, etc., as they exist between the systems used in those countries/lands. The desired mode option configuration is entered by selecting the PLL-( ) country code shown in Table 5-3.

Figure 5-11 provides a schematic diagram of the MC6805T2L1 used in a synthesizer mode configuration (USA selected). All peripheral devices are shown, except for the VCO (tuner) and prescaler (if used).


Figure 5-10. A/D Conversion Routine Software

Table 5-3. PLL Country/Land Selection Configuration

| MC680512L1 Pins |  |  |  |  | Mode <br> Option |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PC0 | PC1 | PC2 | PB0 | PB1 |  |
| X | 1 | 1 | 1 | 0 | PL-Eu |
| X | 1 | 1 | 0 | 1 | PLL-USA |
| X | 1 | 1 | 1 | 1 | PLL-Japan |



Figure 5-11. Synthesizer Mode Configuration Schematic Diagram

By using a keypad and display, any channel from 00-99 may be selected and displayed. The program calculates the frequency code (divide ratio) and stores it in the PLL registers (Hi and Lo). The contents of the PLL register are then loaded into a variable divider where it controls the fin division. The variable divider output frequency is then compared to a reference divider frequency and the result of this comparison ( $\phi$ COMP) is used to control the synthesizer frequency. Actually, the VCO frequency is divided in a prescaler in order to develop the fin input at pin 11. A complete list of all synthesized channels is shown in Tables 5-4, 5-5, and 5-6.

In the synthesizer mode of operation configuration shown in Figure 5-11, the MC6805T2L1 program provides the following functions in conjunction with the $4 \times 4$ keypad.

1. channel select (keys 0-9)
2. channel or frequency display (CH/FR, key 10)
3. clear after one digit selected (CLEAR, key 11)
4. decrement frequency in 62.5 kHz steps (FTMIN, key 12)
5. increment frequency in 62.5 kHz steps (FTPL, key 13)
6. stop search (STOP, key 14)
7. channel search incrementing by one repeatedly (SRCH, key 15)

NOTE
In the description which follows, a European system is assumed. For USA and Japan differences refer to Tables 5-5 and 5-6.

At reset, the system of Figure 5-11 synthesizes and displays channel number 00 (lowest channel) and the channel indicator lights. Depressing the CH/FR key (10) causes the corresponding channel frequency (331.1) in MHz to appear on the 4-digit display, and the frequency indicator lights. The value shown can now be incremented in 62.5 kHz steps by depressing the FTMIN key (12). Only hundreds of kHz are displayed ( 331.125 displays as 331.1); therefore, the display might not change with each 62.5 kHz step.

A channel search operation can be activated by depressing the SRCH key (15). Depressing the SRCH key starts the search at the current channel and increments the channel every 350 milliseconds. When channel 99 (USA 83, Japan 62) is reached, the search cycle is repeated from channel 00 (USA 02, Japan 01). While the channel number is advanced, the corresponding frequency is also synthesized successively. Since the CH/FR key remains active, either the channel or resultant frequency is visible. To stop the search, it is only necessary to depress the STOP key (14).

For the USA and Japan PLL configurations, all channel numbers are not used; therefore, entering a non-existant channel (for example, 98 or 00 ) is interpreted by the program as a reset. After reset, the USA configuration display is 02 and the Japan configuration display is 01. A channel search operation is only made on existing channels.

The CLR key (11) allows the first selected digit (tens) of the channel number to be cleared in case of error during entry.

Table 5-4. Channel Characteristics for Europe

| Channel No. | Band |  |  | Divide Ratio |  | $\begin{aligned} & \text { Osc. Frequency } \\ & \mathbf{M H z} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | III | UHF | Hex | Decimal |  |
| 00 | 0 | 1 | 0 | 14D2 | 5298 | 331.125 |
| 01 | 1 | 0 | 0 | 0552 | 1362 | 85.125 |
| 02 | 1 | 0 | 0 | 572 | 1394 | 87125 |
| 03 | 1 | 0 | 0 | 5E2 | 1506 | 94.125 |
| 04 | 1 | 0 | 0 | 652 | 1618 | 101125 |
| 05 | 0 | 1 | 0 | D62 | 3426 | 214125 |
| 06 | 0 | 1 | 0 | DD2 | 3538 | 221125 |
| 07 | 0 | 1 | 0 | E42 | 3650 | 228125 |
| 08 | 0 | 1 | 0 | EB2 | 3762 | 235125 |
| 09 | 0 | 1 | 0 | F22 | 3874 | 242.125 |
| 10 | 0 | 1 | 0 | F92 | 3986 | 249.125 |
| 11 | 0 | 1 | 0 | 1002 | 4098 | 256125 |
| 12 | 0 | 1 | 0 | 1072 | 4210 | 263.125 |
| 13 | 1 | 0 | 0 | 5CA | 1482 | 92.625 |
| 14 | 1 | 0 | 0 | 652 | 1618 | 101125 |
| 15 | 1 | 0 | 0 | 792 | 1938 | 121.125 |
| 16 | 0 | 1 | 0 | D62 | 3426 | 214125 |
| 17 | 0 | 1 | 0 | DEA | 3554 | 222.125 |
| 18 | 0 | 1 | 0 | E72 | 3698 | 231125 |
| 19 | 0 | 1 | 0 | F02 | 3842 | 240125 |
| 20 | 0 | 1 | 0 | F92 | 3986 | 249.125 |
| 21 | 0 | 0 | 1 | 1FE2 | 8162 | 510125 |
| 22 | 0 | 0 | 1 | 2062 | 8290 | 518.125 |
| 23 | 0 | 0 | 1 | 20E2 | 8418 | 526125 |
| 24 | 0 | 0 | 1 | 2162 | 8546 | 534.125 |
| 25 | 0 | 0 | 1 | 21E2 | 8674 | 542125 |
| 26 | 0 | 0 | 1 | 2262 | 8802 | 550125 |
| 27 | 0 | 0 | 1 | 22E2 | 8930 | 558125 |
| 28 | 0 | 0 | 1 | 2362 | 9058 | 566.125 |
| 29 | 0 | 0 | 1 | 23 E 2 | 9186 | 574125 |
| 30 | 0 | 0 | 1 | 2462 | 9314 | 582.125 |
| 31 | 0 | 0 | 1 | 24E2 | 9442 | 590125 |
| 32 | 0 | 0 | 1 | 2562 | 9570 | 598125 |
| 33 | 0 | 0 | 1 | 25E2 | 9698 | 606125 |
| 34 | 0 | 0 | 1 | 2662 | 9826 | 614.125 |
| 35 | 0 | 0 | 1 | 26E2 | 9954 | 622125 |
| 36 | 0 | 0 | 1 | 2762 | 10082 | 630125 |
| 37 | 0 | 0 | 1 | 27E2 | 10210 | 638.125 |
| 38 | 0 | 0 | 1 | 2862 | 10338 | 646125 |
| 39 | 0 | 0 | 1 | 28E2 | 10466 | 654125 |
| 40 | 0 | 0 | 1 | 2962 | 10594 | 662.125 |
| 41 | 0 | 0 | 1 | 29E2 | 10722 | 670125 |
| 42 | 0 | 0 | 1 | 2A62 | 10850 | 678125 |
| 43 | 0 | 0 | 1 | 2AE2 | 10978 | 686125 |
| 44 | 0 | 0 | 1 | 2BC2 | 11106 | 694125 |
| 45 | 0 | 0 | 1 | 2BE2 | 11234 | 702125 |
| 46 | 0 | 0 | 1 | 2 C 62 | 11362 | 710125 |
| 47 | 0 | 0 | 1 | 2CE2 | 11490 | 718125 |
| 48 | 0 | 0 | 1 | 2D62 | 11618 | 726125 |
| 49 | 0 | 0 | 1 | 2DE2 | 11746 | 734125 |
| 50 | 0 | 0 | 1 | 2 E 62 | 11874 | 742125 |

Table 5-4. Channel Characteristics for Europe (Continued)

| Channel No. | Band |  |  | Divide Ratio |  | $\begin{aligned} & \text { Osc. Frequency } \\ & \mathrm{MHz} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | III | UHF | Hex | Decimal |  |
| 51 | 0 | 0 | 1 | 2EE2 | 12002 | 750125 |
| 52 | 0 | 0 | 1 | 2F62 | 12130 | 758125 |
| 53 | 0 | 0 | 1 | 2FE2 | 12258 | 766125 |
| 54 | 0 | 0 | 1 | 3062 | 13386 | 774125 |
| 55 | 0 | 0 | 1 | 30E2 | 12514 | 782125 |
| 56 | 0 | 0 | 1 | 3162 | 12642 | 790125 |
| 57 | 0 | 0 | 1 | 31E2 | 12770 | 798125 |
| 58 | 0 | 0 | 1 | 3262 | 12898 | 806125 |
| 59 | 0 | 0 | 1 | 32E2 | 13026 | 814125 |
| 60 | 0 | 0 | 1 | 3362 | 13154 | 822125 |
| 61 | 0 | 0 | 1 | 33E2 | 13282 | 830125 |
| 62 | 0 | 0 | 1 | 3462 | 13410 | 838125 |
| 63 | 0 | 0 | 1 | 34E2 | 13538 | 846125 |
| 64 | 0 | 0 | 1 | 3562 | 13666 | 854125 |
| 65 | 0 | 0 | 1 | 35E2 | 13794 | 862125 |
| 66 | 0 | 0 | 1 | 3662 | 13922 | 870125 |
| 67 | 0 | 0 | 1 | 36E2 | 14050 | 878125 |
| 68 | 0 | 0 | 1 | 3762 | 14178 | 886125 |
| 69 | 0 | 0 | 1 | 37E2 | 14306 | 894125 |
| 70 | 1 | 0 | 0 | 602 | 1538 | 96125 |
| 71 | 1 | 0 | 0 | 672 | 1650 | 103125 |
| 72 | 1 | 0 | 0 | 7 D 2 | 2002 | 125125 |
| 73 | 1 | 0 | 0 | 862 | 2146 | 134125 |
| 74 | 1 | 0 | 0 | 8 D 2 | 2258 | 141125 |
| 75 | 0 | 1 | 0 | B12 | 2834 | 177125 |
| 76 | 0 | 1 | 0 | F82 | 3970 | 248125 |
| 77 | 0 | 1 | 0 | FF2 | 4082 | 255125 |
| 78 | 1 | 0 | 0 | 6C2 | 1730 | 108125 |
| 79 | 1 | 0 | 0 | 732 | 1842 | 115125 |
| 80 | 1 | 0 | 0 | 7A2 | 1954 | 122125 |
| 81 | 1 | 0 | 0 | 902 | 2306 | 144125 |
| 82 | 0 | 1 | 0 | 972 | 2418 | 151125 |
| 83 | 0 | 1 | 0 | 9 E 2 | 2530 | 158125 |
| 84 | 0 | 1 | 0 | A52 | 2642 | 165125 |
| 85 | 0 | 1 | 0 | AC2 | 2754 | 172125 |
| 86 | 0 | 1 | 0 | B32 | 2866 | 179125 |
| 87 | 0 | 1 | 0 | BA2 | 2978 | 186125 |
| 88 | 0 | 1 | 0 | C12 | 3090 | 193125 |
| 89 | 0 | 1 | 0 | C82 | 3202 | 200125 |
| 90 | 0 | 1 | 0 | CF2 | 3314 | 207125 |
| 91 | 0 | 1 | 0 | 10E2 | 4322 | 270125 |
| 92 | 0 | 1 | 0 | 1152 | 4434 | 277125 |
| 93 | 0 | 1 | 0 | 11C2 | 4546 | 284125 |
| 94 | 0 | 1 | 0 | 1232 | 4658 | 291125 |
| 95 | 0 | 1 | 0 | 12 A 2 | 4770 | 298125 |
| 96 | 0 | 1 | 0 | 1312 | 4882 | 305125 |
| 97 | 0 | 1 | 0 | 1382 | 4994 | 312125 |
| 98 | 0 | 1 | 0 | 13F2 | 5106 | 319125 |
| 99 | 0 | 1 | 0 | 1462 | 5218 | 326125 |

Table 5-5. Channel Characteristics for USA

| Channel No. | Band |  | UHF | Divide Ratio |  | $\begin{aligned} & \hline \text { Osc. Frequency } \\ & \mathrm{MHz} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | III |  | Hex | Decimal |  |
| 02 | 1 | 0 | 0 | 650 | 1616 | 101.000 |
| 03 | 1 | 0 | 0 | 6B0 | 1712 | 107000 |
| 04 | 1 | 0 | 0 | 710 | 1808 | 113.000 |
| 05 | 1 | 0 | 0 | 7B0 | 1968 | 123.000 |
| 06 | 1 | 0 | 0 | 810 | 2064 | 129.000 |
| 07 | 0 | 1 | 0 | DD0 | 3536 | 221000 |
| 08 | 0 | 1 | 0 | E30 | 3632 | 227000 |
| 09 | 0 | 1 | 0 | E90 | 3728 | 233.000 |
| 10 | 0 | 1 | 0 | EFO | 3824 | 239000 |
| 11 | 0 | 1 | 0 | F50 | 3920 | 245.000 |
| 12 | 0 | 1 | 0 | FB0 | 4016 | 251000 |
| 13 | 0 | 1 | 0 | 1010 | 4112 | 257000 |
| 14 | 0 | 0 | 1 | 2050 | 8272 | 517.000 |
| 15 | 0 | 0 | 1 | 20B0 | 8368 | 523000 |
| 16 | 0 | 0 | 1 | 2110 | 8464 | 529000 |
| 17 | 0 | 0 | 1 | 2170 | 8560 | 535000 |
| 18 | 0 | 0 | 1 | 21D0 | 8656 | 541000 |
| 19 | 0 | 0 | 1 | 2230 | 8752 | 547.000 |
| 20 | 0 | 0 | 1 | 2290 | 8848 | 553000 |
| 21 | 0 | 0 | 1 | 22F0 | 8944 | 559000 |
| 22 | 0 | 0 | 1 | 2350 | 9040 | 565000 |
| 23 | 0 | 0 | 1 | 23B0 | 9136 | 571.000 |
| 24 | 0 | 0 | 1 | 2410 | 9232 | 577000 |
| 25 | 0 | 0 | 1 | 2470 | 9328 | 583.000 |
| 26 | 0 | 0 | 1 | 24D0 | 9424 | 589000 |
| 27 | 0 | 0 | 1 | 2530 | 9520 | 595.000 |
| 28 | 0 | 0 | , | 2590 | 9616 | 601.000 |
| 29 | 0 | 0 | 1 | 25F0 | 9712 | 607.000 |
| 30 | 0 | 0 | 1 | 2650 | 9808 | 613000 |
| 31 | 0 | 0 | 1 | 26B0 | 9904 | 619000 |
| 32 | 0 | 0 | 1 | 2710 | 10000 | 625000 |
| 33 | 0 | 0 | 1 | 2770 | 10096 | 631000 |
| 34 | 0 | 0 | 1 | 27D0 | 10192 | 637.000 |
| 35 | 0 | 0 | 1 | 2830 | 10288 | 643000 |
| 36 | 0 | 0 | 1 | 2890 | 10384 | 649.000 |
| 37 | 0 | 0 | 1 | 28F0 | 10480 | 655000 |
| 38 | 0 | 0 | 1 | 2950 | 10576 | 661000 |
| 39 | 0 | 0 | 1 | 29B0 | 10672 | 667.000 |
| 40 | 0 | 0 | 1 | 2A10 | 10768 | 673000 |
| 41 | 0 | 0 | 1 | 2A70 | 10864 | 679000 |
| 42 | 0 | 0 | 1 | 2ADO | 10960 | 685000 |
| 43 | 0 | 0 | 1 | 2B30 | 11056 | 691000 |
| 44 | 0 | 0 | 1 | 2B90 | 11152 | 697000 |
| 45 | 0 | 0 | 1 | 2BFO | 11248 | 703000 |
| 46 | 0 | 0 | 1 | 2 C 50 | 11344 | 709000 |
| 47 | 0 | 0 | 1 | 2 CBO | 11440 | 715000 |
| 48 | 0 | 0 | 1 | 2D10 | 11536 | 721.000 |
| 49 | 0 | 0 | 1 | 2D70 | 11632 | 727000 |
| 50 | 0 | 0 | 1 | 2DD0 | 11728 | 733.000 |
| 51 | 0 | 0 | 1 | 2E30 | 11824 | 739000 |
| 52 | 0 | 0 | 1 | 2E90 | 11920 | 745.000 |
| 53 | 0 | 0 | 1 | 2EFO | 12016 | 751000 |
| 54 | 0 | 0 | 1 | 2F50 | 12112 | 757.000 |
| 55 | 0 | 0 | 1 | 2FBO | 12208 | 763000 |
| 56 | 0 | 0 | , | 3010 | 12304 | 769000 |
| 57 | 0 | 0 | 1 | 3070 | 12400 | 775000 |
| 58 | 0 | 0 | 1 | 30D0 | 12496 | 781.000 |
| 59 | 0 | 0 | 1 | 3130 | 12592 | 787000 |
| 60 | 0 | 0 | 1 | 3190 | 12688 | 793000 |

Table 5-5. Channel Characteristics for USA (Continued)

| Channel No. | Band |  |  | Divide Ratio |  | Osc. Frequency MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | III | UHF | Hex. | Decimal |  |
| 61 | 0 | 0 | 1 | 31F0 | 12784 | 799000 |
| 62 | 0 | 0 | 1 | 3250 | 12880 | 805000 |
| 63 | 0 | 0 | 1 | 32B0 | 12976 | 811000 |
| 64 | 0 | 0 | 1 | 3310 | 13072 | 817000 |
| 65 | 0 | 0 | 1 | 3370 | 13168 | 823000 |
| 66 | 0 | 0 | 1 | 33D0 | 13264 | 829000 |
| 67 | 0 | 0 | 1 | 3430 | 13360 | 835000 |
| 68 | 0 | 0 | 1 | 3490 | 13456 | 841000 |
| 69 | 0 | 0 | 1 | 34FO | 13552 | 847000 |
| 70 | 0 | 0 | 1 | 3550 | 13648 | 853000 |
| 71 | 0 | 0 | 1 | 35B0 | 13744 | 859000 |
| 72 | 0 | 0 | 1 | 3610 | 13840 | 865000 |
| 73 | 0 | 0 | 1 | 3670 | 13936 | 871000 |
| 74 | 0 | 0 | 1 | 36D0 | 14032 | 877000 |
| 75 | 0 | 0 | 1 | 3730 | 14128 | 883000 |
| 76 | 0 | 0 | 1 | 3790 | 14224 | 889000 |
| 77 | 0 | 0 | 1 | 37F0 | 14320 | 895000 |
| 78 | 0 | 0 | 1 | 3850 | 14416 | 901000 |
| 79 | 0 | 0 | 1 | 38B0 | 14512 | 907000 |
| 80 | 0 | 0 | 1 | 3910 | 14608 | 913000 |
| 81 | 0 | 0 | 1 | 3970 | 14704 | 919000 |
| 82 | 0 | 0 | 1 | 39D0 | 14800 | 925000 |
| 83 | 0 | 0 | 1 | 3A30 | 14896 | 931000 |

Table 5-6. Channel Characteristics for Japan

| Channel No. | Band |  |  | Divide Ratio |  | $\begin{aligned} & \text { Osc. Frequency } \\ & \mathrm{MHz} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | III | UHF | Hex. | Decimal |  |
| 01 | 1 | 0 | 0 | 960 | 2400 | 150000 |
| 02 | 1 | 0 | 0 | 9 CO | 2496 | 156000 |
| 03 | 1 | 0 | 0 | A20 | 2592 | 162000 |
| 04 | 0 | 1 | 0 | E60 | 3680 | 230000 |
| 05 | 0 | 1 | 0 | ECO | 3776 | 236000 |
| 06 | 0 | 1 | 0 | F20 | 3872 | 242000 |
| 07 | 0 | 1 | 0 | F80 | 3968 | 248000 |
| 08 | 0 | 1 | 0 | FC0 | 4032 | 252000 |
| 09 | 0 | , | 0 | 1020 | 4128 | 258.000 |
| 10 | 0 | 1 | 0 | 1080 | 4224 | 264000 |
| 11 | 0 | 1 | 0 | 10 EO | 4320 | 270000 |
| 12 | 0 | 1 | 0 | 1140 | 4416 | 276000 |
| 13 | 0 | 0 |  | 2120 | 8480 | 530000 |
| 14 | 0 | 0 | 1 | 2180 | 8576 | 536000 |
| 15 | 0 | 0 | 1 | $21 E 0$ | 8672 | 542000 |
| 16 | 0 | 0 | 1 | 2240 | 8768 | 548000 |
| 17 | 0 | 0 | 1 | 22A0 | 8864 | 554000 |
| 18 | 0 | 0 | 1 | 2300 | 8960 | 560000 |
| 19 | 0 | 0 | 1 | 2360 | 9056 | 566000 |
| 20 | 0 | 0 | 1 | 23 CO | 9152 | 572000 |
| 21 | 0 | 0 | 1 | 2420 | 9248 | 578000 |
| 22 | 0 | 0 | 1 | 2480 | 9344 | 584000 |
| 23 | 0 | 0 | 1 | 24E0 | 9440 | 590000 |
| 24 | 0 | 0 | 1 | 2540 | 9536 | 598000 |
| 25 | 0 | 0 | 1 | 25A0 | 9632 | 602000 |
| 26 | 0 | 0 | 1 | 2600 | 9728 | 608000 |
| 27 | 0 | 0 | 1 | 2660 | 9824 | 614000 |
| 28 | 0 | 0 | 1 | 26C0 | 9920 | 620000 |
| 29 | 0 | 0 | 1 | 2720 | 10016 | 626000 |
| 30 | 0 | 0 | 1 | 2780 | 10112 | 632000 |
| 31 | 0 | 0 | 1 | 27E0 | 10208 | 638000 |
| 32 | 0 | 0 | 1 | 2840 | 10304 | 644.000 |
| 33 | 0 | 0 | 1 | 28A0 | 10400 | 650000 |
| 34 | 0 | 0 | 1 | 2900 | 10496 | 656000 |
| 35 | 0 | 0 | 1 | 2960 | 10592 | 662000 |
| 36 | 0 | 0 | 1 | 29 CO | 10688 | 668000 |
| 37 | 0 | 0 | 1 | 2A20 | 10784 | 674000 |
| 38 | 0 | 0 | 1 | 2A80 | 10880 | 680000 |
| 39 | 0 | 0 | 1 | 2AE0 | 10976 | 686.000 |
| 40 | 0 | 0 | 1 | 2B40 | 11072 | 692000 |
| 41 | 0 | 0 | 1 | 2BA0 | 11168 | 698000 |
| 42 | 0 | 0 | 1 | 2 COO | 11264 | 704000 |
| 43 | 0 | 0 | 1 | 2 C 60 | 11360 | 710000 |
| 44 | 0 | 0 | 1 | 2CC0 | 11456 | 716000 |
| 45 | 0 | 0 | 1 | 2D20 | 11552 | 722000 |
| 46 | 0 | 0 | 1 | 2D80 | 11648 | 728.000 |
| 47 | 0 | 0 | 1 | 2DEO | 11744 | 734000 |
| 48 | 0 | 0 | 1 | 2 E 40 | 11840 | 740000 |
| 49 | 0 | 0 | 1 | 2EA0 | 11936 | 746000 |
| 50 | 0 | 0 | 1 | 2F00 | 12032 | 752000 |

Table 5-6. Channel Characteristics for Japan (Continued)

| Channel <br> No. | Band <br> III |  |  | UHF | Divide Ratio |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | I | Hex. | Decimal | Osc. Frequency |  |  |
| MHz |  |  |  |  |  |  |

A flowchart showing the main synthesizer (PLLO5) mode routine is shown in Figure 5-12 and selection of the various programs in the MC6805T2L1 is shown in Figure 5-13. Note that in Figure 5-13 the reset routine will exit to one of the eight modes depending upon the configuration of PB0, PB1, PC0, PC1, and PC2 per Table 1.

### 5.9 KEYLESS ENTRY SYSTEM USING THE MC146805F2()1 (AN-863)

### 5.9.1 Introduction

The keyless entry system (also referred to as a digital lock) is a dedicated MC146805F2()1 Microcomputer Unit (MCU), executing a program, that can control a larger configuration to form a security system. Figure 5-14 contains a schematic diagram of the digital lock complete with keypad and liquid crystal display.

## NOTE

The keyless entry system using the MC146805F2()1 8-Bit Microcomputer Unit is not intended to be used by itself in a secure entry system. It is intended to be used only as an aid in better understanding the MC146805F2 MCU and how it can fit into a secure entry system.

The digital lock accepts inputs from the $3 \times 4$ keypad, and, if the inputs are in the corrently coded sequence, generates an output which indicates the lock is open. The digital lock MCU has a feature which protects against "trial-and-error" attempts to gain entry. If two incorrect code combinations are entered, an alarm output is generated (PB2 goes high). The alarm condition remains active until the combination is entered or power is disconnected.

The user interfaces with the digital lock MCU through a $3 \times 4$ keypad and a "wake-up" pushbutton. This allows multiple users to gain access to a secure area without the necessity of carrying a key. The LCD displays a dash for each keypad entry. This ensures that the user knows how many of the required keypad entries have been made. Once the correct combination has been entered via the keypad, the LCD spells out the word OPEN. From this time, the user has eight seconds to open the door or other locked device.


Figure 5-12. Main Synthesizer (PLL05) Routine Flowchart


Figure 5-13. Reset Routine Flowchart


Figure 5-14. Digital Lock System Schematic Diagram

### 5.9.2 Initialization

When power is initially applied or if power is lost and then reapplied, the 8-digit combination code is lost in RAM. It now becomes necessary to enter a new 8 -digit combination. This can be done by performing the procedure outlined in the Changing The Coded Sequence paragraph.

### 5.9.3 Operation

Two operating modes are described below. One is the normal user procedure to open the digital lock and the other describes a method to change the coded sequence combination.
5.9.3.1 OPENING THE DIGITAL LOCK. To open the digital lock proceed as follows:

1. Press the "wake-up" pushbutton and check that the LCD is clear.
2. Use the keypad to enter the 8 -digit combination code. Note that each time a keypad switch is depressed a dash will appear, on the LCD, to indicate that a digit is entered. The total number of digits entered is equal to the total number of dashes.
3. Once the correct 8 -digit combination code is entered, the LCD displays the word "OPEN". The open signal is then active for approximately eight seconds. If the user fails to mechanically open the door (or other entry device) during the 8 -second time period, the above procedure must be repeated to again gain entry.

## NOTE

If an incorrect code is entered for the second time, the alarm signal becomes active. The alarm will stay active until the correct code is entered, as described above, or power is removed.
5.9.3.2 CHANGING THE CODED SEQUENCE. To change the digital lock coded sequence (combination), proceed as follows:

1. Press the "wake-up" pushbutton and check that the LCD is clear.
2. Use the keypad to enter the 8-digit "change combination code" number 14680502. Note that each time a keypad switch is depressed, a dash will appear, on the LCD, to indicate that a digit is entered. Once all eight digits are entered, the LCD goes blank.
3. Use the keypad to enter the new 8-digit combination code. As before, a dash appears each time a keypad switch is depressed.
4. Once the eight new digits are entered, the word "VERIFY" appears on the LCD. This is a prompt for the user to enter the same 8 -digit combination code as in 3 above. If the second 8 -digit entry is not exactly the same as the first, the word "ERROR" is displayed on the LCD. In this case, the user must repeat the procedure from 3 above.

## NOTE

Changing the combination coded sequence does not open the lock. Once the new code has been verified, the LCD goes blank. The lock can then be opened as described above in the Opening The Digital Lock paragraph.

### 5.10 BICYCLE COMPUTER USING THE MC146805G2()1 (AN-858)

### 5.10.1 Introduction

In the configuration shown in Figure 5-15, the MC146805G2()1 is used as a bicycle computer. Features provided by the bicycle computer include: (1) instantaneous speed, (2) average speed, (3) resettable trip odometer, (4) resettable long distance odometer, (5) cadence (pedal crank revolutions per minute), (6) selection of English or metric units, and (7) calibration for wheel size.


Figure 5-15. Bicycle Computer Schematic Diagram

a. Parts Location

b. Circuit Board Art (Actual Size)

Figure 5-16. Bicycle Computer Circuit Board

### 5.10.2 Hardware Configuration

A schematic diagram for the bicycle computer is shown in Figure 5-15 and Figure 5-16 shows a parts layout diagram plus circuit board art. As shown on the schematic diagram, the MC146805G2()1 and the liquid crystal display (LCD) are the only major components required for the bicycle computer. All necessary drive signals for the LCD are contained in firmware. Two pushbutton switches (S1 and S2, function and set) are required to furnish two momentary ground inputs, and two sensor inputs (one from the wheel and one
from the pedal crank) are required as an interrupt and to pulse certain counters. Each sensor is a normally-open switch which is activated by a magnet mounted on the wheel and pedal crank.

Figure $5-15$ shows the layout of a PCB that may be used when assembling the bicycle computer. The printed circuit board (PCB) is designed to fit in a Wonder-Lite case. The Wonder-Lite is designed to mount on a bicycle and provide nighttime illumination. Dimensions for this bord are $4.5^{\prime \prime} \times 2.5^{\prime \prime}$ and could require some tailoring before fitting into the mounting case. However, an equivalent size wire-wrap type board using the wirewrap connections and mounting sockets could be used with an equivalently sized case.

### 5.10.3 Bicycle Computer Function

When power is initially applied to the circuit or when the MC146805G2()1 is reset, the bicycle computer program is selected and the bicycle computer displays the current instantaneous speed on the display (Function 1). Each time the "function" button (S1) is pushed, the bicycle computer will step to the next function. The functions are:

1. instantaneous speed
2. average speed
3. resettable trip odometer
4. resettable long distance odometer
5. cadence
6. English or metric units selection
7. wheel size calibration

Each time the function switch is pushed, the program steps to the next function; however, after function 7 it returns to function 1 . Some functions may require resetting. For example, at the beginning of each bicycle trip it may be desirable to reset the trip odometer to zero for miles or kilometers. The "set" pushbutton (S2) is provided to perform this task. If the set button is pushed while in function 3 , the trip odometer is reset to zero. However, it is not desirable to have the "set" button enabled at all times. For example, if the "set" button were accidentally pushed during a trip, the trip odometer would be reset to zero. Therefore, the "set" button is only enabled for the first five seconds after a new function is selected. Pushing the "set" button after five seconds will not affect the function. During the five seconds that the "set" button is enabled, the bicycle computer displays a fixed function identification display. For example, the trip odometer will display " ado " during this function 3 time. After five seconds the selected function value is displayed and remains displayed until the "function" button is again pushed, stepping to the next function. Complete descriptions for these functions are provided in Motorola Application Note AN-858.

### 5.11 AVAILABLE APPLICATION NOTES

Several application notes for the M6805 HMOS/M146805 CMOS Family are (or will be) available as of the printing of this users manual. A list of these application notes is provided in Table 5-7.

Table 5.7. List of Available Application Notes

| AN\# | Title |
| :--- | :--- |
| 823 | CBUG05 Monıtor Program for MC146805E2 Mıcroprocessor Unıt |
| 852 | Monitor for the MC146805G2L1 Mıcrocomputer |
| 853 | M146805 CMOS Famıly Emulators |
| 855 | Versatıle Thermostat usıng CMOS MC146805E2 MPU |
| 857 | MC68705P3/R3/U3 EPROM Mıcrocomputer Programmıng Module |
| 858 | Bıcycle Computer using the MC146805G2L1 Mıcrocomputer |
| 863 | Keyless Entry System using an MC146805F2( 11 8-Bit Microcomputer Unıt |
| 869 | Applıcatıon Summary for the MC6805R2( )1 Single-Chıp Mıcrocomputer With A/D Converter |
| 871 | AN Applicatıons Summary for the MC6805T2L1 Single-Chıp Microcomputer Wıth Phase-Lock-Loop |
| 883 | A Radıo Set Phase-Lock-Loop (PLL) using an MC6805T2( )2 Sıngle-Chip Microcomputer |

In addition, the TWX, TELEX, DITEL, and telephone numbers plus the mailing address of the Literature Distribution Center (where the application notes are available) are listed below.

The Literature Distribution Center, located in Phoenix, Arizona, offers a method by which a sales office or customer can order the application notes listed in Table 5-7. A listing of various methods to communicate with the Literature Distribution Center is shown below.

| Phone: | Literature Distribution Center | 602-994-6561 |
| :--- | :--- | ---: |
| TWX: | (MOT SEMI PHX) | $901-951-1334$ (LDC) |
| DITEL: | (Motorola Facilities) | $234-6561$ |
| Mail Drop: | Broadway BIdg. (BB100) |  |
| Address: | Motorola Semiconductors Products, Inc. |  |
|  | Literature Distribution Center |  |
|  | P. O. Box 20924 |  |

## CHAPTER 6 EPROM PROGRAMMING

### 6.1 INTRODUCTION

### 6.1.1 General

The M6805 HMOS/M146805 CMOS Family of MCUs uses either on-chip masked ROM or on-chip EPROMs for program storage. Erasable Programmable Read Only Memory (EPROM) devices allow programs to be written into memory and, if desired, later erased with ultraviolet light and revised. These features give the user an alterable, non-volatile memory. Each EPROM in this family includes a bootstrap routine in masked ROM, which makes programming relatively easy. Currently, four EPROM devices exist, three of which are implemented in the M6805 HMOS Family with the fourth being implemented in the M146805 CMOS Family.* These devices may be used to emulate various masked ROM versions of other members of the family. The EPROM devices have more capabilities than do the masked ROM versions, thus allowing some EPROM devices to emulate more than one masked ROM version.

Each EPROM includes a Mask Option Register (MOR) which is implemented in EPROM. The MOR is located at address $\$ 784$ in the MC68705P3, $\$ F 38$ in the MC68705R3, \$F38 in the MC68705U3, and \$1FF5 in the MC1468705G2. The M6805 HMOS Family MOR is used to determine which of the timer options are to be used and to select the clock oscillator circuit (crystal or RC); whereas, the M146805 CMOS Family MOR is used to select the clock oscillator circuit, divide ratio of the clock oscillator, and type of interrupt trigger input. The MOR, like all EPROM locations, contains all zeros after erasing. Table 6-1 gives a description of the function of each MOR bit used in the M6805 HMOS Family and Table 6-2 provides equivalent MOR information for the MC1468705G2.

### 6.1.2 M6805 HMOS Family Bootstrap

Each member of the M6805 HMOS Family of EPROM devices contains a bootstrap program which is implemented in on-chip masked ROM. The bootstrap program clocks an external counter which is used to generate an address. The address is then used to read a location in an external memory. The data from the external memory is presented to the EPROM via an I/O port. After data from that location is loaded into the EPROM, the

[^1]bootstrap routine clocks the counter to increment the address and read the next location. After the data from all locations are loaded into the EPROM, its contents are compared to those in external memory. The programming status is indicated by two LEDs (see Table 6-3 and Figure 6-1).

Table 6-1. M6805 HMOS Family Mask Option Register

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Mask Optıon |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK | TOPT | CLS |  |  | P2 | P1 | P0 |  |


| b7, CLK <br> b6, TOPT | Clock Oscillator Type $\begin{aligned} & 1=\mathrm{RC} \\ & 0=\text { Crystal } \end{aligned}$ <br> NOTE <br> $V_{\text {IHTP }}$ on the TIMER/BOOT pin (8) forces the crystal mode |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Timer Option <br> $1=$ M6805 HMOS Family type timer/prescaler. All bits, except 3, 6, and 7, of the timer control register (TCR) are invisible to the user. Bits $5,2,1$, and 0 of the mask option register determine the equivalent M6805 HMOS Family mask options <br> $0=$ All TCR bits are implemented as a software programmable tımer. The state of MOR bits $5,4,2,1$, and 0 sets the initial values of their respective TCR bits (TCR is then software controlled after initialization) |  |  |  |
| b5, CLS | $\begin{aligned} & \text { Timer/Clock Source } \\ & 1=\text { External TIMER pin } \\ & 0=\text { Internal } \phi 2 \end{aligned}$ |  |  |  |
| b4 | Not used if MOR TOPT $=1$ <br> Sets initial value of TCR TIE if MOR TOPT $=0$ |  |  |  |
| b3 | Not used |  |  |  |
| $\begin{aligned} & \mathrm{b} 2, \mathrm{P} 2 \\ & \mathrm{~b} 1, \mathrm{P} 1 \\ & \mathrm{b0}, \mathrm{P0} \end{aligned}$ | Prescaler Option - the logical levels of these bits, when decoded, select one of eight taps on the timer prescaler The division resulting from decoding combinations of these three bits is shown here |  |  |  |
|  | P2 | P1 | P0 | Prescaler Division |
|  | 0 | 0 | 0 | 1 (Bypass Prescaler) |
|  | 0 | 0 | 1 | 2 |
|  | 0 | 1 | 0 | 4 |
|  | 0 | 1 | 1 | 8 |
|  | 1 | 0 | 0 | 16 |
|  | 1 | 0 | 1 | 32 |
|  | 1 | 1 | 0 | 64 |
|  | 1 | 1 | 1 | 128 |

Table 6-2. M1468705G2 Mask Option Register

|  | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Mask Op tıon |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CLK | DIV |  | INT |  |  |  |  | Regıster |
| b7, CLK | Clock Oscillator Type$\begin{aligned} & 1=\text { RC } \\ & 0=\text { Crystal } \end{aligned}$ |  |  |  |  |  |  |  |  |
| b6, DIV | Determınes Divisıon of Clock Oscillator <br> 1 = Divide-by-2 oscillator clock <br> $0=$ Divide-by-4 oscillator clock |  |  |  |  |  |  |  |  |
| b5, | Not used |  |  |  |  |  |  |  |  |
| $\mathrm{b} 4, \mathrm{INT}$ | Determines type of Interrupt Trigger Input <br> $1=$ Both Edge-sensitive and level-sensitive triggered interrupt <br> $0=$ Edge-sensitive triggered interrupt only |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { b0, b1, } \\ & \text { b2, b3 } \end{aligned}$ | Not used. |  |  |  |  |  |  |  |  |

Table 6-3. M6805 HMOS EPROM LED Results

| LED | Function |
| :---: | :--- |
| DS1 (PB1) | Turned on (when PB1 goes low) to indıcate EPROM device is programmed |
| DS2 (PB2) | Turned on (when PB2 goes low) to indıcate EPROM contents are successfully verified (approxımately two seconds <br> after DS1 is turned on) Programming and verification are now complete |

Two examples for programming the M6805 HMOS Family MOR are discussed below.
Example 1 When emulating an MC6805P2 (using an MC68705P3) to verify your program with an RC oscillator and an event counter input for the timer with no prescaling, the MOR should be programmed to '11111000'. To write the MOR, it is simply programmed as any other EPROM byte. (The same criteria is applicable when using the MC68705R3 to emulate the MC6805R2 or the MC68705U3 to emulate the MC6805U2.)
Example 2 Suppose you wish to use the EPROM programmable prescaler functions, and you wish the initial condition of the prescaler to be a divide-by-64, with the input disabled and an internal clock source. If the clock oscillator is to be in the crystal mode, the MOR would be programmed to "00001110".


Figure 6-1. MC68705P3/R3/U3 Programming Module Schematic Diagram

### 6.1.3 M146805 CMOS Family Bootstrap

The MC1468705G2 MCU EPROM device also contains a bootstrap program which is implemented in on-chip masked ROM. However, in this program no external counter is required to generate the address. Instead, the address is generated internally and applied via port $A$ and port $D$ lines to read the location in external memory. As with the M6805 HMOS Family, the data from external memory is presented to an I/O port. After data from that location is loaded into the EPROM, the bootstrap routine increments the output address and reads the next location. Two LEDs provide an indication of the programming status (see Table 6-4 and Figure 6-2).

Table 6-4. MC1468705G2 EPROM LED Results

| LED | Function |
| :---: | :--- |
| DS2 (PD6) | Turned on (when PD6 goes low) to indıcate EPROM device is being programmed |
| DS1 (PD5) | Turned on (when PD5 goes low) to indıcate EPROM contents are successfully verified Programming and verıfica- <br> tion are now complete |

An example for programming the MC1468705G2 EPROM MOR is as follows: when emulating an MC146805G2 (using an MC1468705G2) to verify your program with a crystal oscillator, a divide-by-4 oscillator clock, and both edge-sensitive and level-sensitive triggered inputs, the MOR should be programmed to " 00010000 ".

### 6.2 PROGRAMMING

### 6.2.1 M6805 HMOS Family

Figure 6-1 contains a schematic diagram of a circuit which can be used to program the MC68705P3, MC68705R3, and MC68705U3 EPROM Microcomputer Unit devices. Since the routine required to program the EPROM MCU is actually located within the device, only a small number of parts are required to build the circuit for programming the EPROM MCU. Figure $6-3$ shows a parts layout of the printed circuit board and Table 6-5 provides a parts list.

Except for the socket used for mounting the EPROM MCU device the use of either a 2 K (MCM2716) or 4K (MCM2532) EPROM for U2, programming either of the EPROM MCUs is basically the same. Because of this similarity, the procedure for programming the MC68705P3 is described first, followed by the MC68705R3/U3 procedure.
6.2.1.1 MC68705P3 Programming. Prior to programming the MC68705P3 EPROM, it should be erased by exposing it to a high-intensity ultraviolet (UV) light with a wavelength of 2537 angstroms. The recommended dose (UV intensity $x$ exposure time) is $15 \mathrm{Ws} / \mathrm{cm}^{2}$. The UV lamps should be used without shortwave filters and the MC68705P3 should be positioned about one inch from the UV tubes. Be sure the EPROM window is shielded from light except when erasing.

2. The value of $V_{E E}$ should be such as to provide the approprate $V_{p p}$ required $V_{E E}$ must not
exceed - 14 Vdc .
3. Switches S1 and S2 are shown in the open (off) position and S3 is shown in the closed (off)

Figure 6-2. MC1468705G2 Programming Circuit Schematic Diagram


Figure 6-3. MC68705P3/R3/U3 Programming Module Parts Layout

Table 6-5. MC68705P3/R3/U3 Programming Module Parts List

| R1 | 100 』 | 01 | 2N2222 or Equiv |
| :---: | :---: | :---: | :---: |
| R2 | $47 \mathrm{k} \Omega$ | Q2 | 2N2222 or Equiv. |
| R3 | 47 k ת | Y1 | 1 MHz (AT-Cut Parallel Resonance, $100 \Omega$ Max.) |
| R4 | $510 \Omega$ | U1 | MC68705P3 Only Use One |
| R5 | $510 \Omega$ | U2 | MC68705R3/U3 Only Use One |
| R6 | $4.7 \mathrm{k} \Omega$ | U3 | MCM2716 or MCM2532 |
| R7 | $4.7 \mathrm{k} \Omega$ | U4 | MC14040B |
| C1 | $0.1 \mu \mathrm{~F}$ | VR1 | ASTEC Voltage Converter 26A05 |
| C2 | $10 \mu \mathrm{~F}$ | VR2 | MC78L12 |
| C3 | 100 pF | DS1 | Red LED |
| C4 | $1.0 \mu \mathrm{~F}$ | DS2 | Green LED |
| C5 | $10 \mu \mathrm{~F}$ | PCB1 | Printed Circuit Board |
| C6 | $10 \mu \mathrm{~F}$ | Misc. | 1-40 Pin Low Insertion Force Socket |
| C7 | $10 \mu \mathrm{~F}$ |  | 1-28 Pin Low Insertion Force Socket |
| D1 | 1 N 4001 |  | 1-24 Pın Low Insertion Force Socket |
| D2 | 22 V Zener-1N4748A or Equiv |  | 1-16Pin Solder Tall Socket |
| D3 | 1N4001 |  | 2 - SPDT Switches |
| D4 | 1 N 4001 |  |  |

The MCM2716 UV EPROM is used for U3 when programming the MC68705P3. Before the MC68705P3 can be programmed, the MCM2716 UV EPROM must first be programmed with an exact duplicate of the information that is to be transferred to the MC68705P3.

## NOTE

The first 128 bytes of EPROM (MCM2716) are ignored; location $\$ 80$ of the EPROM is placed in location $\$ 80$ of the MC68705P3.

Step 1-Close switches S1 and S2 and be sure that voltage ( +5 V in this case) is not applied to the circuit board.

Step 2—Insert the MCM2716 into the socket for U3 and insert the MC68705P3 into the U1 socket.

Step 3-Apply +5 V to the circuit board.
Step 4-Open switch S1 to apply VPP to the MCU and then open switch S2 to remove reset.

## NOTE

Once the MCU comes out of reset, the CLEAR output control line (PB4) goes high and then low, then the MC14040B counter is clocked by the PB3 output (COUNT). The counter selects the MCM2716 EPROM byte which is to load the equivalent MC68705P3 EPROM byte selected by the MCU bootstrap program. Once data is programmed, COUNT increments the counter to the next location. This continues until the MCU is completely programmed.

Step 5—Check that the programmed LED indicator is lit followed by lighting of the verified indicator LED. This signals that the EPROM MPU has been correctly programmed.

Step 6—Close switch S1 to remove VPP and VIHTP. Close switch S2 to reset the MCU.
Step 7-Disconnect (or turn off) the +5 V input to the circuit board and then remove the newly programmed EPROM MCU from its socket.

Step 8-Remove the U3 EPROM from its socket if no further programming is required.
6.2.1.2 MC68705R3/MC68705U3 Programming. Programming either of these MCU EPROMs is similar to that described above for the MC68705P3 with three minor exceptions. These three exceptions are:

1. The MCM2532 UV EPROM is used for U3 when programming either the MC68705R3 or MC68705U3 EPROM MCU. This UV EPROM must be programmed with an exact duplicate of the information being transferred to MC68705R3 or MC68705U3.
2. In step 2 the MCM2532 is inserted into the U3 socket and the MC68705R3 or MC68705U3 is inserted into the U2 socket.
3. In the note under step 4, operation of the MCM2532 and MC68705R3/U3 is identical to that described for the MCM2716 and MC68705?3.
6.2.1.3 Printed Circuit Board. The PCB is a double-sided board with plated through holes. However, a single-sided board requiring only 10 wire jumpers could be used. The wire jumpers would be in place of the wiring shown in the a section of Figure 6-4. Component tolerances are generally not critical. The 5-to-26 volt converter (VR1) is manufactured by ASTEC International under part number ADIP26A05; however, if this part is not available, +26 Vdc may be applied to the soldering feed through which is adjacent to the $\mathrm{C} 4+$ soldering feed through (PCB ground must also be connected for this supply).

Figure 6-3 is a parts layout detail as shown from the component side of the board. Figure 6-4 contains the circuit board (both component side and circuit side) detail. These are actual sizes and can be used for developing a double-sided board.

### 6.2.2 MC1468705G2 Programming

Figure 6-2 contains a schematic diagram of a circuit which can be used to program the MC1468705G2 EPROM Microcomputer Unit, and Table 6-6 contains a parts list. Since the routine required to program the EPROM MCU plus the address to select the data is actually located in the device, only a small number of parts are required to build the circuit for programming the EPROM MCU. The procedure for programming the MC1468705G2 is described below.

Table 6-6. MC1468705G2 MCU EPROM Programming Circuit Parts List

| R1 | $100 \mathrm{k} \Omega$ | C8 | $0.1 \mu \mathrm{~F}$ |
| :---: | :---: | :---: | :---: |
| R2 | $1 \mathrm{M} \Omega$ | C7 | $01 \mu \mathrm{~F}$ |
| R3 | 470 』 | D1 | 1N4148 |
| R4 | 470 』 | Q1 | 2N3905 or Equiv. |
| R5 | $30 \Omega$ | 02 | 2N2222 or Equiv. |
| R6 | 1 k ת | Q3 | 2N3905 or Equiv. |
| R7 | $82 \mathrm{k} \Omega$ | Y1 | 1 MHz (AT-Cut Parallel Resonance, $100 \mathrm{\Omega}$ Max.) |
| R8 | $3 \mathrm{k} \Omega$ | U1 | MCM2716 |
| R9 | $82 \mathrm{k} \Omega$ | U2 | MCM2716 |
| R10 | $15 \mathrm{k} \Omega$ | U3 | MC1468705G2 |
| R11 | $1 \mathrm{k} \Omega$ | DS1 | LED |
| C1 | $01 \mu \mathrm{~F}$ | DS2 | LED |
| C2 | $0.1 \mu \mathrm{~F}$ | PB1 | Printed Circuit Board |
| C3 | $01 \mu \mathrm{~F}$ | Misc | 1-40 Pin Low Insertion Force Socket |
| C4 | 27 pF |  | 2-24 Pin Low Insertion Force Socket |
| C5 | 27 pF |  | 2 - SPDT Switches |
| C6 | $001 \mu \mathrm{~F}$ |  | 1 - DPDT Switch |



Figure 6.4. MC68705P3/R3/U3 Programming Module Circuit Board Art


Figure 6-4. MC68705P3/R3/U3 Programming Module Circuit Board Art (Continued)

The schematic diagram of Figure 6-2 provides connections for using two MCM2716 $(2 K \times 8)$ EPROMs or one MCM2532 ( $4 \mathrm{~K} \times 8$ ) EPROM or one MCM68764 ( $8 \mathrm{~K} \times 8$ ) EPROM. Since each of these EPROM devices are 24 pin devices, the 24 -pin low insertion force socket connector for U1 can be used for all three devices with only minor jumper modifications. Jumper connections only need be changed for three different pins depending on the EPROM device being used: pins 18, 20, and 21. These jumper connections are labeled 1 through 6 on the schematic diagram and the table below provides jumpering connection for each EPROM device.

NOTE
When using the MCM2532 or MCM68764 EPROM devices, be sure that nothing is plugged into the socket designated for U2 on the schematic diagram of Figure 6-2.

| EPROM | Jumper Connections |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ |
| MCM2716 | In | Out | Out | In | In | Out |
| MCM2532 | Out | In | In | Out | In | Out |
| MCM68764 | Out | In | In | Out | Out | In |

Since the actual EPROM memory used in the MC1468705G2 is 2106 bytes, the EPROM device(s) used in programming only needs 4 K bytes of memory location. Figure $6-5$ shows the memory location in which the MC1468705G2 program should be stored.

Prior to programming the MC1468705G2 EPROM, it should be erased by exposure to highintensity ultraviolet (UV) light with a wavelength of 2537 angstroms. The recommended integrated dose (UV intensity $x$ exposure time) is $15 \mathrm{Ws} / \mathrm{cm}^{2}$. The UV lamps should be used without shortwave filters and the MC1468705G2 should be positioned about one inch from the UV tubes. Be sure the EPROM window is shielded from light except when erasing.

## CAUTION

Be sure that S1 is open, and S2 and S3 are closed when inserting the MC1468705G2 and/or MCM2716, MCM2532, or MCM68764 EPROM(s) into their respective sockets. This ensures that RESET is held low and power is not applied when inserting the device(s).

Step 1-Close S1 (to apply VDD, VEE, and to provide a positive voltage to the TIMER pin and a negative voltage to the $\overline{\mathrm{IRQ}} \mathrm{pin}$ ).

## NOTE

The following steps are applicable to the MCM2532 and MCM68764 EPROMs as well as MCM2716 EPROMS.

Step 2-Open S3 (to provide VPP voltage) and open S2 (to remove reset).

## NOTE

Once the MCU comes out of reset, the VPP control line (PD7) goes low and the VPP voltage is applied to pin 3 provided S3 is open. With VPP applied, the EPROM is programmed one byte at a time with the corresponding data in the MCM2716 EPROMs. The MC1468705G2 bootstrap provides the address and chip select ( $\overline{\mathrm{CSO}} / \overline{\mathrm{CS} 1})$ signals to permit complete self programming.

Step 3-Check that the programming LED is turned on and remains on throughout the programming sequence.

## NOTE

Transfer of the entire contents of both MCM2716 EPROMs requires approximately 200 seconds. The internal counter is then cleared and the loop is repeated to verify that the programmed data is precisely the same as the incoming data from the two MCM2716 EPROMs.

Step 4-Check that the programming LED turns off and the verified LED is turned on. This signals that the MC1468705G2 has been correctly programmed.

Step 5—Close S2 (to reset the MC1468705G2), close S3 (to prevent VPP from being applied), and open S1 (to remove VEE and VDD) prior to removing any device (MCU or EPROM) from its socket.


Figure 6-5. MC1468705G2 Program Memory Location In MCM2716, MCM2532, or MCM68764

## CHAPTER 7 SELF.CHECK

### 7.1 INTRODUCTION

One of the advanced architectural features of the M6805 HMOS/M146805 CMOS Family of microcomputers is the ability to test itself, using on-chip firmware. These firmware programs are commonly referred to as self-check routines and subroutines, which are used for quick go/no-go functional tests of the individual microcomputer (MCU).

The additional components and terminal connections necessary to support the selfcheck of each MCU are shown in their respective data sheets. In these cases, the selfchecks are initiated by application of power to the test set-up, or by actuation of the reset switch. These self-check subroutines are initiated and automatically sequenced through their pre-determined programs with individual results as noted in the data sheets.

Several of the self-check subroutines can be initiated by the user program. These usercallable subroutines are RAM, ROM, timer (provided the timer is clocked by the internal clock), and the 4-channel A/D (where applicable) tests. One extremely valuable feature of the self-check is that it can be incorporated into the acceptance test of all M6805 HMOS/M146805 CMOS Family devices (except MC146805E2) to provide go/no-go indications for the particular device.

The tests shown for the devices listed in Table 7-1 can be part of the normal power-up sequence, or included in the regular preventive maintenance schedule as well as the repair/ service schedule for the user system. These self-check subroutines can be called by the user and merged into the overall system program, without additional components or terminal connections. Table 7-1 contains a list of microcomputers which have this selfcheck firmware. Also, the address to enter and exit each user-callable self-check subroutine is listed with appropriate comments. Each self-check subroutine ends with the RTS instruction, and must be called by the BSR/JSR instruction from the users main program.

## Table 7-1. Subroutine Enter/Exit Addresses

| MCU | RAM Test | ROM Test | A/D | Timer Test* |
| :---: | :---: | :---: | :---: | :---: |
| MC6805R2 | \$OF6F/\$0F89 | \$0F8A/\$0FA3 | \$0FA4/\$0FBE | \$0FCF/\$0FDE |
| MC6805U2 | \$0F6F/\$0F89 | \$0F8A/\$0FA3 | - | 10FCF/\$0FDE |
| MC146805G2 | \$1F87/\$1FA0 | \$1FA1/\$1FBA | - | \$1FBB/\$1FDA |
| MC146805F2 | \$078B/\$07A3 | \$07A4/\$07BD | - | \$07BE/\$07DC |

[^2]Seven devices in the current M6805 HMOS/M146805 CMOS Family do not have the usercallable self-check feature. These include: (1) MC6805P2, MC6805P4 and MC6805T2these devices do have the self-check feature but it is not user-callable, (2) MC68705P3, MC68705R3, MC68705U3, and MC146805G2-these EPROM devices contain a bootstrap routine instead of self-check, and (3) MC146805E2—this microprocessor device has no on-chip ROM for firmware.

### 7.2 SELF-CHECK DESCRIPTION

### 7.2.1 RAM Self-Check

This test is the walking-bit diagnostic pattern, and when completed, the $Z$ bit is cleared if any error was detected. If no error was detected, the $Z$ bit is set. When the RAM selfcheck is completed, the contents of RAM are not valid and are assumed to be lost.

### 7.2.2 ROM Self-Check

This test is an exclusive OR (odd parity) checksum method and returns with the Z bit clear if any error was detected. If no error was detected, the $Z$ bit is set. The RAM used in the checksum is the stack RAM except for the upper two bytes which contain the return memory address.

### 7.2.3 Timer Self-Check

The timer self-check subroutine counts the number of times the clock counts in 128 MCU cycles. The number must be a power of two, since the prescaler is a power of two. If not, the timer is not counting correctly. The routine also detects a non-running timer condition.

In order to work correctly as a user subroutine, the internal clock must be the clocking source, and the interrupts must be disabled. Upon completion of this test, the $\mathbf{Z}$ bit is cleared, if any error is detected; or set if no error is detected. The A and X register contents are lost during this test, and upon exit, the clock is left running and the interrupt mask is cleared; thus, the user must protect the main program of the system if deemed necessary.

### 7.2.4 A/D Self.Check

The $A$ and $X$ register contents are lost during this test. When called from a user program, the $X$ register must be configured to $\$ 04$ before the call. Upon return $X=8$, and A/D channel seven is selected. This A/D test uses the internal reference voltages and confirms the port connections. The $Z$ bit is cleared if any error is detected, or set if no error is found.

### 7.2.5 Flowchart Example

An example of the timer test for the MC146805G2 is shown flowcharted in Figure 7-1. The pass/fail result can be utilized by the user program for system go/no-go considerations. Note that previous values in the accumulator and index registers are lost.


Figure 7-1. MC146805G2 MPU Timer Test (TIMTST) Flowchart

## APPENDIX A M6805 HMOS/M146805 CMOS FAMILY COMPATIBILITY WITH MC6800

## A. 1 INTRODUCTION

Strictly speaking, the M6805 HMOS/M146805 CMOS Family is neither source- nor objectcode compatible with the MC6800; but it is very similar to all M6800 Family processors. An experienced MC6800 programmer should have little difficulty adapting to the M6805 HMOS/M146805 CMOS Family instruction set. The following paragraphs enumerate the difference between the MC6800 and the M6805 HMOS/M146805 CMOS Family.

## A. 2 REMOVED B-REGISTER

In order to free up valuable opcode space, the B register is removed in the M6805 HMOS/ M146805 CMOS Family. Therefore, none of the register/memory or read/modify/write instructions have a B-register form. Several other instructions are also not available in the M6805 HMOS/M146805 CMOS Family, including:

SBA, CBA, TAB, TBA, ABA, PSHB, and PULB

## A. 3 REMOVED V-FLAG

The V-flag bit and the logic to set it is removed in the M6805 HMOS/M146805 CMOS Family. This was done because usage of the small controller does not generally require signed arithmetic operations. However, unsigned arithmetic operations are still available. Without the V-flag bit, the following MC6800 instructions are not available in the M6805 HMOS/M146805 CMOS Family.

> SEV, CLV, BVC, BVS, BGE, BLT, BGT, and BLE

In the M6805/M146805 CMOS Family, unsigned inequalities are still available using BHS (BCC) and BLO (BCS).

## A. 4 REDUCED STACK CONTROL

Instructions relating to the manipulation of the SP are greatly reduced in the M6805 HMOS/M146805 CMOS Family. On reset, or upon execution of the RSP instruction, the SP is initialized to \$7F. Other instructions that were deleted include:

LDS, STS, INS, DES, PSHA, PULA, TXS, TSX, and WAI
Do not confuse the WAIT instruction used with the M146805 CMOS Family with the WAI instruction used by the MC6800.

## A. 5 REMOVED DAA

The DAA has been deleted in the M6805 HMOS/M146805 CMOS Family members. The H bit, however, is retained and two additional branches are added to branch if the H bit is set or cleared (BHCS, BHCC). These branches can be used to write software subroutines accomplishing DAA (remember, ROM is much cheaper than the DAA).

## A. 6 CHANGED REGISTER LENGTHS

The X register is reduced to eight bits, the SP to eight bits or less, and the PC to 16 bits or less in the M6805 HMOS/M146805 CMOS Family. The change in the $X$ register size from 16 to eight bits required changes in the addressing modes; these are described in the Addressing Modes paragraph of Chapter 2. Also, since the $X$ and $A$ registers are equal in size, two new instructions are added to transfer $X$ to $A$ and $A$ to $X$ (TXA, TAX).

## A. 7 BIT MANIPULATION

Bit manipulation instructions are added to the M6805 HMOS/M146805 CMOS Family because they are extremely useful for low-end applications. Two classes of bit manipulation instructions were added: bit set/clear and test and branch on bit set/clear.

## (a) Bit Set/Clear

These instructions allow any bit in page zero, including bits in the I/O ports (but not always the data direction registers), to be set or cleared with one 2-byte instruction. Page zero includes the first 256 addressable memory locations from $\$ 00$ through $\$ F F$.

## (b) Test and Branch on Bit Set/Clear

These instructions test any bit in page zero (including I/O, RAM, and ROM) and will cause a branch, if the bit is set or cleared. In addition, the C bit of the condition code register contains the state of the bit tested.

## A. 8 NEW BRANCHES

Several new branches are added to facilitate low-end type programs in the M6805 HMOS/M146805 CMOS Family. The BHCS and BHCC are useful in BCD additions. A branch, if interrupt mask bit is set or cleared (BMS/BMC), is also added. This eliminates the need for TAP and TPA since each bit in the condition code register can be tested by a branch. Two more branches are added that branch on the logic condition of the interrupt line (high or low): BIH/BIL. These allow the interrupt line to be used as an additional input in systems not using interrupts.

## A. 9 NEW ADDRESSING MODES

The addressing modes of the MC6800 were optimized for the M6805 HMOS/M146805 CMOS Family. For more details see the Addressing Modes paragraph in Chapter 2 of this manual.

## A. 10 READ/MODIFY/WRITE THE X REGISTER

By utilizing the column in the opcode map vacated by the B register for read/modify/write, and since the $X$ register is now eight bits, all of these operations are ava!lable to the $X$ register. For example:

ROLX, INCX, CLRX, NEGX, etc.
This eliminated the traditional INX, DEX. However, mnemonics INX and DEX are still recognized by the assembler for compatibility.

## A. 11 CONVENIENCE MNEMONICS

These are not new M6805 HMOS/M146805 CMOS Family instructions, but only represent improvements to the M6805 HMOS/M146805 CMOS assembler that allows existing instructions to be recognized by more than one mnemonic.
(a) LSL (Logical Shift Left)

Since logical and arithmetic left shifts are identical, LSL is equivalent to ASL.

## (b) BHS (Branch Higher or Same)

After a compare or subtract, the carry is cleared if the register argument was higher or equal to the memory argument; hence, the BHS is equivalent to BCC.
(c) BLO (Branch if Lower)

After a compare or subtract, the carry is set if the register argument was lower than the memory argument; hence, the BLO is equivalent to BCS.

## APPENDIX B <br> RASM05 MACRO ASSEMBLER SYNTAX AND DIRECTIVES

## B. 1 ASSEMBLY LANGUAGE SYNTAX AND ASSEMBLER DIRECTIVES

This appendix provides information concerning the assembly language syntax and assembler directive for the M6805 HMOS/M146805 CMOS Family. This information is more thoroughly discussed in Macro Assemblers Reference Manual M68MASR(D2) for M6800, 6801, 6805, and 6809; Motorola Literature Distribution Center, Phoenix, Az.

M6805 Family assembly language source statements follow the same format as M6800 source statements. See Macro Assembler Reference Manual M68MASR(D2) for detailed MC6805 HMOS/M146805 CMOS Family syntax. Highlights of syntax and assembler directives are discussed in the following paragraphs.

## B. 2 OPERATION FIELD SYNTAX

All instruction mnemonics for the M6805 HMOS/M146805 CMOS Family are three, four, or five characters long. Examples are:

LDA
JSR
INC
BHCC
BRSET
If the accumulator or index register is used as the operand of read/modify/write instructions, then the register is appended to the operation field. For example:

NEGA
RORX
INCX
DECA
TSTA

## B. 3 OPERAND FIELD SYNTAX

## B.3.1 Inherent

Inherent instructions are the only type which do not include information in the operand field. All information necessary is incorporated in the operation field. Some examples are listed below. Note that an " $A$ " or an " $X$ " is added to the opcode for the register reference inherent instructions.

RTS
CLC
INCA
RORA
INCX
RORX

## B.3.2 Immediate

The immediate value appears in the operand field preceded by a "\#". Example:
LDA
\#30
LDX \#\$49
CPX \#\$FF
LDA \#ADDR

## B.3.3 Direct Addressing

The direct address appears in the operand field. If, on any pass through the source program, the assembler finds an unresolved (undefined) forward reference, the longer extended adressing mode is chosen instead of the direct addressing mode even if the address is subsequently found to be on page zero. To ensure direct addressing for direct variables, always define the variable before using it. In read/modify/write instructions all addresses are assumed to be direct since extended addressing is illegal with this mode. Examples:
LDA CAT

STA $\$ 30$
CPX DOG
ROL \$01
Where CAT and DOG have addresses $<\$ 100$.

## B.3.4 Extended Addressing

The extended address appears in the operand field. This mode is only legal when executing register/memory instructions. Examples:

LDA BIG
LDA \$325
STA COW
Where BIG and COW have addresses $>\$ 100$.

## B.3.5 Indexed - No Offset

The characters comma and $X$ appear in the operand field. For example:
LDA , X
COM ,X
STA ,X
INC ,X
TST ,X

## B.3.6 Indexed - One Byte Offset

The offset appears followed by a comma and " $X$ ". The offset must have a value $<\$ 100$. Examples:

LDA $3, X$
LDA TABLE, X
INC $50, X$
Where TABLE $<\$ 100$.

## B.3.7 Indexed - Two Byte Offset

The offset appears followed by a comma and " $X$ ". The offset would normally have a value $>\$ 100$. Examples:

LDA 300, X
LDA ZOT, $X$
COM 500, X
Where ZOT >\$100.

## B.3.8 Bit Set/Clear

The bit set and clear instructions contain the bit number followed by a comma and the address. Examples:

BSET 3, CAT
BCLR 4, \$30
BCLR 5, DOG
Where CAT and DOG are $<\$ 100$.

## B.3.9 Bit Test and Branch

The bit test and branch instructions contain the bit number, a comma, the address to be tested, a comma, and the location to branch to if the test was successful. Examples:

PIG BRSET 3, CAT, DOG
DOG BRCLR 4, CAT, PIG
Where CAT < $\$ 100$, DOG and PIG are relative addresses similar to those explained in the next paragraph.

## B.3.10 Relative Addressing

The operand field contains the label of the address to be loaded into the program counter if the branch is taken. The branch address must be in the range -126 to +129 . Examples:

| BEQ | CAT |
| :--- | :--- |
| BNE | DOG |
| BRA | PIG |

## B. 4 ASSEMBLER DIRECTIVE SUMMARY

The assembler directives are instructions to the assembler rather than instructions which are directly translated into object code. Detailed descriptions are provided in the M68MASR(D2) reference manual.

## B.4.1 Assembly Control Directives

END Program end
FAIL Programmer generated errors
NAM Assign program name
ORG Origin program counter

## B.4.2 Symbol Definition Directives

| ENDM | Macro definition end |
| :--- | :--- |
| CQU | Assign permanent value |
| MACR | Macro definition start |
| SET | Assign temporary value |

## B.4.3 Data Definition/Storage Allocation Directives

BSZ Block storage of zero; single bytes
FCB Form constant byte
FCC Form constant character string
FDB $\quad$ Form constant double byte
RMB Reserve memory; single bytes

## B.4.4 Program Relocation Directives

ASCT Absolute section
BSCT Base section
COMM Named common section
CSCT Blank common section
DSCT Data section
IDNT Identification record
PSCT Program section
OPT REL Relocatable output selected
XDEF External symbol definition
XREF External symbol reference

## B.4.5 Conditional Assembly Directives

ENDC End of current level of conditional asssembly
IFC Assemble if strings compare
IFEQ Assemble if expression is equal to zero
IFGE Assemble if expression is greater than or equal to zero
IFGT Assemble if expression is greater than zero
IFLE Assemble if expression is less than or equal to zero
IFLT Assemble if expression is less than zero
IFNC Assemble if strings do not compare
IFNE Assemble if expression is not equal to zero

## B.4.6. Listing Control Directives

| OPT ABS | Select absolute MDOS-loadable object output |
| :--- | :--- |
| OPT CL | Print conditional assembly directives |
| OPT NOCL | Don't print conditional assembly directives |
| OPT CMO | Allow CMOS instructions STOP and WAIT (M146805 CMOS only) |
| OPT NOCMO | Don't allow CMOS instructions STOP and WAIT (M146805 CMOS <br> only) <br> OPT CRE |
| Print cross reference table |  |
| OPT G | Print generated lines of FCB, FCC, and FDB directives |
| OPT NOG | Don't print generated lines of FCB, FCC, and FDB directives |
| OPT L | Print source listing from this point |
| OPT NOL | Inhibit printing of source listing from this point |
| OPT LLE $=$ n | Change line length |
| OPT LOAD | Select absolute EXORciser-loadable object output |
| OPT M | Creat object output in memory |
| OPT MC | Print macro calls |
| OPT NOMC | Don't print macro calls |
| OPT MD | Print macro definitions |
| OPT NOMD | Don't print macro definitions |
| OPT MEX | Print macro expansions |
| OPT NOMEX | Don't print macro expansions |
| OPT O | Create object output file |
| OPT NOO | Do not create object output file |
| OPT P = n | Change page length |
| OPT NOP | Inhibit paging and printing of headings |
| OPT REL | Select relocatable object output |
| OPT S | Print symbol table |
| OPT SE | Print user-supplied sequence numbers |
| OPT U | Print unassembled code from conditional directives |
| OPT NOU | Don't print unassembled code from conditional directives |
| PAGE | Print subsequent statements on top of next page |
| SPC | Skip lines |
| TTL | Initialize heading for source listing |

# APPENDIX C INSTRUCTION SET DETAILED DEFINITION 

## C. 1 INTRODUCTION

In the pages that follow this section, the various accumulator and memory operations, together with the respective mnemonic, provides a heading for each of the executable instructions. The STOP and WAIT instructions apply only to the M146805 CMOS Family. The pages are arranged in alphabetical order of the mnemonic. A brief description of the operation is provided along with other applicable pertinent information, including: condition code status, Boolean formula, source forms, usable addressing modes, number of execution cycles (for both HMOS and CMOS), number of bytes required, and the opcode for each usable addressing mode. Paragraph C. 2 contains a listing of the various nomenclature (abbreviations and signs) used in the operations.

## C. 2 NOMENCLATURE

The following nomenclature is used in the executable instructions which follow this paragraph.
(a) Operators:
( ) indirection, i.e., (SP) means the value pointed to by SP
$-\quad$ is loaded with (read: "gets")

- boolean AND
$v$ boolean (inclusive) OR
$\oplus \quad$ boolean EXCLUSIVE OR
~ boolean NOT
- negation (twos complement)
(b) Registers in the MPU:

| ACCA | Accumulator (shown as A in Boolean formula for condition codes and |
| :--- | :--- |
| CC | source forms) |
| Condition Code Register |  |
| X | Index Register |
| PC | Program Counter |
| PCH | Program Counter High Byte |
| PCL | Program Counter Low Byte |
| SP | Stack Pointer |

(c) Memory and Addressing:

M Contents of any memory location (one byte)
Rel Relative address (i.e., the twos complement number stored in the second byte of machine code in a branch instruction)
(d) Bits in the Condition Code Register:

C Carry/Borrow, Bit 0
Z Zero Indicator, Bit 1
N Negative Indicator, Bit 2
1 Interrupt Mask, Bit 3
H Half Carry Indicator, Bit 4
(e) Status of Individual Bits BEFORE Execution of an Instruction

An $\quad$ it $n$ of ACCA ( $n=7,6,5,4,3,2,1,0$ )
$X n \quad$ Bit $n$ of $X(n=7,6,5,4,3,2,1,0)$
$\mathrm{Mn} \quad$ Bit n of $\mathrm{M}(\mathrm{n}=7,6,5,4,3,2,1,0)$. In read/modify/write instructions, Mn is used to represent bit $n$ of $M, A$ or $X$.
(f) Status of Individual Bits AFTER Execution of an Instruction:

Rn $\quad$ Bit $n$ of the result ( $n=7,6,5,4,3,2,1,0$ )
(g) Source Forms:

P Operands with IMMediate, DIRect, EXTended and INDexed (0, 1, 2 byte offset) addressing modes
Q Operands with DIRect, INDexed (0 and 1 byte offset) addressing modes dd Relative operands
DR Operands with DIRect addressing mode only.
(h) iff abbreviation for if-and-only-if.

Operation: $\quad A C C A-A C C A+M+C$
Description: Adds the contents of the $C$ bit to the sum of the contents of ACCA and $M$, and places the result in ACCA.

## Condition

Codes: $\quad$ H: Set if there was a carry from bit 3; cleared otherwise.
I: Not affected.
N : Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
C: Set if there was a carry from the most significant bit of the result; cleared otherwise.

Boolean Formulae for Condition Codes:
$\mathrm{H}=\mathrm{A} 3 \cdot \mathrm{M} 3 \mathrm{vM} 3 \cdot \mathrm{R} 3 \mathrm{vR} 3 \cdot \mathrm{~A} 3$
$\mathrm{N}=\mathrm{R7}$
$Z=\overline{R 7} \cdot \overline{R 6} \cdot \overline{R 5} \cdot \overline{R 4} \cdot \overline{R 3} \cdot \overline{R 2} \cdot \overline{R 1} \cdot \overline{R 0}$
$\mathrm{C}=\mathrm{A} 7 \cdot \mathrm{M} 7 \mathrm{vM} 7 \cdot \overline{\mathrm{R} 7} \mathrm{v} \overline{\mathrm{R} 7} \cdot \mathrm{~A} 7$
Source
Form(s): ADC P

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :---: | :---: | :---: | :---: | :---: |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate | 2 | 2 | 2 | A9 |
| Direct | 4 | 3 | 2 | B9 |
| Extended | 5 | 4 | 3 | C9 |
| Indexed 0 Offset | 4 | 3 | 1 | F9 |
| Indexed 1-Byte | 5 | 4 | 2 | E9 |
| Indexed 2-Byte | 6 | 5 | 3 | D9 |

Operation: $\quad A C C A-A C C A+M$
Description: Adds the contents of ACCA and the contents of $M$ and places the result in ACCA.

Condition
Codes: $\quad$ H: Set if there was a carry from bit 3; cleared otherwise.
I: Not affected.
N : $\quad$ Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
C: Set if there was a carry from the most significant bit of the result; cleared otherwise.

Boolean Formulae for Condition Codes:
$H=A 3 \cdot M 3 v M 3 \cdot R 3 v R 3 \cdot A 3$
$\mathrm{N}=\mathrm{R7}$
$\mathrm{Z}=\overline{\mathrm{R7}} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{RO}}$
$C=A 7 \cdot M 7 v M 7 \cdot \overline{R 7} v \overline{R 7} \cdot A 7$

Source
Form(s): ADD P

|  | Cycles |  | Bytes | Opcode |
| :--- | :--- | :--- | :--- | :--- |
| Addressing Mode | HMOS | CMOS |  |  |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  | 2 | AB |
| Immediate | 2 | 2 | 2 | BB |
| Direct | 4 | 3 | 3 | CB |
| Extended | 5 | 4 | 3 | FB |
| Indexed 0 Offset | 4 | 3 | 1 | EB |
| Indexed 1-Byte | 5 | 4 | 2 | EB |
| Indexed 2-Byte | 6 | 5 | 3 | DB |

Operation: $\quad$ ACCA $\leftarrow$ ACCA • M
Description: Performs logical AND between the contents of ACCA and the contents of $M$ and places the result in ACCA. Each bit of ACCA after the operation will be the logical AND result of the corresponding bits of $M$ and of ACCA before the operation.

Condition
Codes: $H: \quad$ Not affected.
I: Not affected.
$\mathrm{N}: \quad$ Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
C: Not affected.
Boolean Formulae for Condition Codes:
$N=\frac{R 7}{R} \cdot \overline{R 7} \cdot \overline{R 5} \cdot \overline{R 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{RO}}$
$\mathrm{Z}=\overline{\mathrm{R}}$
Source
Form(s): AND P

|  | Cycles |  | Bytes | Opcode |
| :--- | :--- | :--- | :--- | :--- |
| Addressing Mode |  |  |  |  |
| HMOS | CMOS |  |  |  |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register | 2 | 2 | 2 | A4 |
| Immediate | 2 | 3 | 2 | B4 |
| Direct | 4 | 4 | 3 | C4 |
| Extended | 5 | 3 | 1 | F4 |
| Indexed 0 Offset | 4 | 4 | 2 | E4 |
| Indexed 1-Byte | 5 | 4 | 3 | D4 |
| Indexed 2-Byte | 6 | 5 |  |  |

## ASL

Operation:


Description: Shifts all bits of ACCA, $X$ or $M$ one place to the left. Bit 0 is loaded with a zero. The C bit is loaded from the most significant bit of ACCA, X or M .

## Condition

Codes: H: Not affected.
I: Not affected.
$\mathrm{N}: \quad$ Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
C: $\quad$ Set if, before the operation, the most significant bit of ACCA, $X$ or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:
$N=\frac{R 7}{}$
$Z=\overline{R 7} \cdot \overline{R 6} \cdot \overline{R 5} \cdot \overline{R 4} \cdot \overline{R 3} \cdot \overline{R 2} \cdot \overline{R 1} \cdot \overline{R 0}$
$\mathrm{C}=\mathrm{b} 7$ (before operation)
Comments: Same opcode as LSL
Source
Form(s): ASL Q, ASLA, ASLX

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| Inherent |  |  |  |  |
| Relative | 4 | 3 | 1 | 48 |
| Accumulator <br> Index Register | 4 | 3 | 1 | 58 |
| Immediate | 6 | 5 | 2 | 38 |
| Direct <br> Extended | 6 |  |  |  |
| Indexed 0 Offset <br> Indexed 1-Byte <br> Indexed 2-Byte | 6 | 5 | 1 | 78 |
|  | 7 | 6 | 2 | 68 |

Operation:


Description: Shifts all bits of ACCA, X or M one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C bit.

Condition
Codes: H: Not affected.
I: Not affected.
N: Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
C: Set if, before the operation, the least significant bit of ACCA, $X$ or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:
$N=R 7$
$\mathrm{Z}=\overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{RO}}$
$\mathrm{C}=\mathrm{b} 0$ (before operation)

## Source

Form(s): ASR Q, ASRA, ASRX

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :---: | :---: | :---: | :---: | :---: |
|  | HMOS | CMOS |  |  |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator | 4 | 3 | 1 | 47 |
| Index Register | 4 | 3 | 1 | 57 |
| Immediate |  |  |  |  |
| Direct | 6 | 5 | 2 | 37 |
| Extended |  |  |  |  |
| Indexed 0 Offset | 6 | 5 | 1 | 77 |
| Indexed 1-Byte | 7 | 6 | 2 | 67 |
| Indexed 2-Byte |  |  |  |  |

Operation: $\quad \mathrm{PC}-\mathrm{PC}+0002+$ Rel iff $\mathrm{C}=0$
Description: Tests the state of the $C$ bit and causes a branch iff $C$ is clear. See BRA instruction for further details of the execution of the branch.

Condition
Codes: Not affected.
Comments: Same opcode as BHS
Source
Form(s): BCC dd

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| Inherent | CMOS | Oy |  |  |
| Relative | 4 | 3 | 2 | 24 |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

## BCLR n

Operation: $\mathrm{Mn}-0$
Description: Clear bit $n(n=0,7)$ in location $M$. All other bits in $M$ are unaffected.

## Condition

Codes: Not affected.
Source
Form(s): BCLR n, DR
Addressing Mode

HMOS CMOS Bytes | Opcode |
| :---: |
| Inherent |
| Relative |
| Accumulator |
| Index Register |
| Immediate |
| Direct |
| Extended |
| Indexed 0 Offset |
| Indexed 1-Byte |
| Indexed 2-Byte |

## BCS

Operation: $\mathrm{PC}-\mathrm{PC}+0002+$ Rel iff $\mathrm{C}=1$
Description: Tests the state of the C bit and causes a branch iff $C$ is set. See BRA instruction for further details of the execution of the branch.

## Condition

Codes: Not affected.
Comments: Same opcode as BLO
Source
Form(s): BCS dd

| Addressing Mode | Cycles |  | By | HMOS |
| :--- | :---: | :---: | :---: | :---: |
| CMOS | Opcode |  |  |  |
| Inherent |  |  |  |  |
| Relative | 4 | 3 | 2 | 25 |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: $\quad \mathrm{PC} \leftarrow \mathrm{PC}+0002+\operatorname{Rel}$ iff $Z=1$
Description: Tests the state of the $Z$ bit and causes a branch iff $Z$ is set. Following a compare or subtract instruction BEQ will cause a branch if the arguments were equal. See BRA instruction for further details of the execution of the branch.

## Condition

Codes: Not affected.

## Source <br> Form(s): BEQ dd

| Addressing Mode | Cycles |  | By | BMOS |
| :--- | :---: | :---: | :---: | :---: |
| CMOS | Opcode |  |  |  |
| Inherent | 4 | 3 | 2 | 27 |
| Relative | 4 |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: $\mathrm{PC}-\mathrm{PC}+0002+$ Rel iff $\mathrm{H}=0$
Description: Tests the state of the H bit and causes a branch iff H is clear. See BRA instruction for further details of the execution of the branch.

## Condition

Codes: Not affected.
Source
Form(s): BHCC dd

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS |  |  |  |
| Inherent |  |  | 2 | 28 |
| Relative | 4 | 3 | 2 |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

## BHCS

Operation: $\quad \mathrm{PC}-\mathrm{PC}+0002+$ Rel iff $\mathrm{H}=1$
Description: Tests the state of the H bit and causes a branch iff H is set. See BRA instruction for further details of the execution of the branch.

Condition
Codes: Not affected.
Source
Form(s): BHCS dd
Addressing Mode HMOS CMOS Bytes Opcode
Inherent Relative
Accumulator Index Register Immediate
Direct
Extended Indexed 0 Offset Indexed 1-Byte Indexed 2-Byte

Operation: $\quad \mathrm{PC}-\mathrm{PC}+0002+$ Rel iff $(\mathrm{C} \vee \mathrm{Z})=0$
i.e., if $A C C A>M$ (unsigned binary numbers)

Description: Causes a branch iff both C and Z are zero. If the BHI instruction is executed immediately after execution of either of the CMP or SUB instructions, the branch will occur if and only if the unsigned binary number represented by the minuend (i.e., ACCA) was greater than the unsigned binary number represented by the subtrahend (i.e., M). See BRA instruction for further details of the execution of the branch.

Condition
Codes: Not affected.
Source
Form(s): $\quad \mathrm{BHI}$ dd

| Addressing Mode | Cycles |  | BMOS | CMOS |
| :--- | :---: | :---: | :---: | :---: | Bytes | Opcode |
| :---: |
| Inherent |
| Relative |

Operation: $\quad \mathrm{PC}-\mathrm{PC}+0002+\mathrm{Rel}$ iff $\mathrm{C}=0$
Description: Following an unsigned compare or subtract, BHS will cause a branch iff the register was higher than or the same as the location in memory. See BRA instruction for further details of the execution of the branch.

## Condition

Codes: Not affected.
Comments: Same opcode as BCC
Source
Form(s): BHS dd

| Addressing Mode | Cycles |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS | Bytes | Opcode |  |
| Inherent | 4 | 3 | 2 | 24 |
| Relative | 4 |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: $\quad \mathrm{PC}-\mathrm{PC}+0002+$ Rel iff $\overline{\mathrm{INT}}=1$
Description: Tests the state of the external interrupt pin and branches iff it is high. See BRA instruction for further details of the execution of the branch.

## Condition

Codes: Not affected.
Comments: In systems not using interrupts, this instruction and BIL can be used to create an extra I/O input bit. This instruction does NOT test the state of the interrupt mask bit nor does it indicate whether an interrupt is pending. All it does is indicate whether the INT line is high.

## Source

Form(s): BIH dd

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :---: | :---: | :---: | :---: | :---: |
| Inherent |  |  |  |  |
| Relative | 4 | 3 | 2 | 2F |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: $\quad \mathrm{PC}-\mathrm{PC}+0002+$ Rel iff $\overline{\mathrm{INT}}=0$
Description: Tests the state of the external interrupt pin and branches iff it is low. See BRA instruction for further details of the execution of the branch.

## Condition

Codes: Not affected.
Comments: In systems not using interrupts, this instruction and BIH can be used to create an extra I/O input bit. This instruction does NOT test the state of the interrupt mask bit nor does it indicate whether an interrupt is pending. All it does is indicate whether the INT line is Low.

## Source <br> Form(s): BIL dd

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS |  |  |  |
| Inherent |  |  | 2 | 2E |
| Relative | 4 | 3 | 2 |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: ACCA • M
Description: Performs the logical AND comparison of the contents of ACCA and the contents of $M$ and modifies the condition codes accordingly. The contents of ACCA and $M$ are unchanged.

Condition
Codes: H: Not affected.
I: Not affected.
N : Set if the most significant bit of the result of the AND is set; cleared otherwise.
Z: Set if all bits of the result of the AND are cleared; cleared otherwise. C: Not affected.

Boolean Formulae for Condition Codes:
$N=R 7$
$\mathrm{Z}=\overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{RO}}$

Source
Form(s): BIT P

|  | Cycles |  | Bydes | Opcode |
| :--- | :--- | :--- | :--- | :--- |
| Addressing Mode |  |  |  |  |
| HMOS | CMOS | Bytes |  |  |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  | 2 | 2 | A5 |
| Immediate | 2 | 3 | 2 | B5 |
| Direct | 4 | 3 | 3 | C5 |
| Extended | 5 | 4 | 1 | F5 |
| Indexed 0 Offset | 4 | 3 | 2 | E5 |
| Indexed 1-Byte | 5 | 4 | 3 | D5 |
| Indexed 2-Byte | 6 | 5 | 3 |  |

Operation: $\quad \mathrm{PC}-\mathrm{PC}+0002+\mathrm{Rel}$ iff $\mathrm{C}=1$
Description: Following a compare, BLO will branch iff the register was lower than the memory location. See BRA instruction for further details of the execution of the branch.

Condition
Codes: Not affected.

Comments: Same opcode as BCS
Source
Form(s): BLO dd
Addressing Mode Cycles HMOS CMOS Bytes Opcode

Inherent
Relative Accumulator Index Register Immediate Direct
Extended
Indexed 0 Offset
Indexed 1-Byte
Indexed 2-Byte

Operation: $\quad \mathrm{PC}-\mathrm{PC}+0002+$ Rel iff $(\mathrm{C} v \mathrm{Z})=1$
i.e., if $A C C A \leq M$ (unsigned binary numbers)

Description: Causes a branch if ( $C$ is set) OR ( $Z$ is set). If the BLS instruction is executed immediately after execution of either of the instructions CMP or SUB, the branch will occur if and only if the unsigned binary number represented by the minuend (i.e., ACCA) was less than or equal to the unsigned binary number represented by the subtrahend (i.e., M). See BRA instruction for further details of the execution of the branch.

## Condition

Codes: Not affected.

## Source

Form(s): BLS dd

| Addressing Mode | Cycles |  | BMOS | CMOS |
| :--- | :---: | :---: | :---: | :---: | Bytes | Opcode |
| :---: |
| Inherent |
| Relative |

Operation: $\mathrm{PC}-\mathrm{PC}+0002+$ Rel iff $\mathrm{I}=0$
Description: Tests the state of the I bit and causes a branch iff I is clear. See BRA instruction for further details of the execution of the branch.

Condition
Codes: Not affected.
Comments: This instruction does NOT branch on the condition of the external interrupt line. The test is performed only on the interrupt mask bit.

Source
Form(s): BMC dd

| Addressing Mode | Cycles |  | By |  |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS | Bytes | Opcode |  |
| Inherent |  |  |  |  |
| Relative | 4 | 3 | 2 | 2C |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: $\quad \mathrm{PC}-\mathrm{PC}+0002+$ Rel iff $\mathrm{N}=1$
Description: Tests the state of the N bit and causes a branch iff N is set. See BRA instruction for further details of the execution of the branch.

## Condition

Codes: Not affected.

## Source

Form(s) BMI dd

| Addressing Mode | Cycles |  | HMOS | CMOS |
| :--- | :---: | :---: | :---: | :---: | Bytes | Opcode |
| :---: |
| Inherent |
| Relative |

Operation: $\mathrm{PC}-\mathrm{PC}+0002+$ Rel iff $\mathrm{I}=1$
Description: Tests the state of the I bit and causes a branch iff I is set. See BRA instruction for further details of the execution of the branch.

Condition
Codes: Not affected.

Comments: This instruction does NOT branch on the condition of the external interrupt line. The test is performed only on the interrupt mask bit.

Source
Form(s): BMS dd

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| Inherent |  |  |  |  |
| Relative | 4 | 3 | 2 | 2D |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

## BNE

## Branch if Not Equal

Operation: $\quad \mathrm{PC}-\mathrm{PC}+0002+$ Rel iff $Z=0$
Description: Tests the state of the $Z$ bit and causes a branch iff $Z$ is clear. Following a compare or subtract instruction BNE will cause a branch if the arguments were different. See BRA instruction for further details of the execution of the branch.

## Condition

Codes: Not affected.
Source
Form(s): BNE dd

| Addressing Mode | Cycles |  | BMOS | CMOS |
| :--- | :---: | :---: | :---: | :---: | Bytes | Opcode |
| :---: |
| Inherent |
| Relative |

Operation: $\quad \mathrm{PC} \leftarrow \mathrm{PC}+0002+$ Rel iff $\mathrm{N}=0$
Description: Tests the state of the $N$ bit and causes a branch iff $N$ is clear. See BRA instruction for further details of the execution of the branch.

Condition
Codes: Not affected.
Source
Form(s): BPL dd

| Addressing Mode | Cycles |  | BMOS | CMOS |
| :--- | :---: | :---: | :---: | :---: | Bytes | Opcode |
| :---: |
| Inherent |
| Relative |

Operation: $\quad \mathrm{PC}-\mathrm{PC}+0002+\mathrm{ReI}$
Description: Unconditional branch to the address given by the foregoing formula, in which Rel is the relative address stored as a twos complement number in the second byte of machine code corresponding to the branch instruction.

NOTE: The source program specifies the destination of any branch instruction by its absolute address, either as a numerical value or as a symbol or expression which can be evaluated by the assembler. The assembler obtains the relative address Rel from the absolute address and the current value of the program counter.

## Condition

Codes: Not affected.
Source
Form(s): BRA dd

| Addressing Mode | Cycles |  | BMOS | CMOS |
| :--- | :---: | :---: | :---: | :---: | Bytes | Opcode |
| :---: |
| Inherent |
| Relative |

## BRCLR n

Operation: $\mathrm{PC} \leftarrow \mathrm{PC}+0003+$ Rel iff bit n of M is zero
Description: Tests bit $n(n=0,7)$ of location $M$ and branches iff the bit is clear.

## Condition

Codes: H: Not affected.
I: Not affected.
$\mathrm{N}: \quad$ Not affected.
Z: Not affected.
C: $\quad$ Set if $M n=1$; cleared otherwise.

Boolean Formulae for Condition Codes:

$$
C=M n
$$

Comments: The C bit is set to the state of the bit tested. Used with an appropriate rotate instruction, this instruction is an easy way to do serial to parallel conversions.

Source
Form(s): BRCLR n, DR, dd

| Addressing Mode | Cycles |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS | Bytes | Opcode |  |
| Inherent |  |  |  |  |
| Relative | 10 | 5 | 3 | $01+2 \bullet n$ |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

## BRN

Description: Never branches. Branch never is a 2 byte 4 cycle NOP.

## Condition

Codes: Not affected.
Comments: BRN is included here to demonstrate the nature of branches on the M6805 HMOS/M146805 CMOS Family. Each branch is matched with an inverse that varies only in the least significant bit of the opcode. BRN is the inverse of BRA. This instruction may have some use during program debugging.

Source
Form(s): BRN dd

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| Inherent |  | CMOS |  |  |
| Relative | 4 | 3 | 2 | 21 |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

## BRSET n

Operation: $\quad \mathrm{PC}-\mathrm{PC}+0003+$ Rel iff Bit n of M is not zero
Description: Tests bit $\mathrm{n}(\mathrm{n}=0,7)$ of location $M$ and branches iff the bit is set.
Condition
Codes: H: Not affected.
I: Not affected.
N : Not affected.
Z: Not affected.
C: Set if $M n=1$; cleared otherwise.
Boolean Formulae for Condition Codes:
$C=M n$

Comments: The C bit is set to the state of the bit tested. Used with an appropriate rotate instruction, this instruction is an easy way to provide serial to parallel conversions.

Source
Form(s): BRSET n, DR, dd

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :---: | :---: | :---: | :---: | :---: |
| Inherent |  |  |  |  |
| Relative | 10 | 5 | 3 | $2 \cdot n$ |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

## BSET n

## Operation: $\mathrm{Mn}-1$

Description: Set bit $\mathrm{n}(\mathrm{n}=0,7)$ in location $M$. All other bits in $M$ are unaffected.

## Condition

Codes: Not affected.

## Source <br> Form(s): BSET n, DR

Addressing Mode
HMOS Cycles

CMOS Bytes | Opcode |
| :---: |
| Inherent |
| Relative |
| Accumulator |
| Index Register |
| Immediate |
| Direct |
| Extended |
| Indexed 0 Offset |
| Indexed 1-Byte |
| Indexed 2-Byte |

Operation: $\quad \mathrm{PC}-\mathrm{PC}+0002$
$(S P) ~-P C L ; S P \leftarrow S P-0001$
$(S P)-P C H ; S P-S P-0001$
$P C \leftarrow P C+R e l$
Description: The program counter is incremented by 2. The least (low) significant byte of the program counter contents is pushed onto the stack. The stack pointer is then decremented (by one). The most (high) significant byte of the program counter contents is then pushed onto the stack. Unused bits in the program counter high byte are stored as 1 s on the stack. The stack pointer is again decremented (by one). A branch then occurs to the location specified by the relative offset. See the BRA instruction for details of the branch execution.

## Condition

Codes: Not affected.

Source
Form(s): BSR dd

| Addressing Mode | Cycles |  | By |  |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS | Bytes | Opcode |  |
| Inherent |  |  |  |  |
| Relative | 8 | 6 | 2 | AD |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Clear Carry Bit
CLC

Operation: $\quad \mathrm{C}$ bit $\leftarrow 0$
Description: Clears the carry bit in the processor condition code register.
Condition
Codes: H: Not affected.
I: Not affected.
N: Not affected.
Z: Not affected.
C: Cleared.

Boolean Formulae for Condition Codes:
$C=0$
Source
Form(s): CLC

|  | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| Inherent | 2 | 2 | 1 | 98 |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: $\quad$ I bit $\leftarrow 0$
Description: Clears the interrupt mask bit in the processor condition code register. This enables the microprocessor to service interrupts. Interrupts that were pending while the I bit was set will now begin to have effect.

Condition
Codes: $H$ : Not affected.
I: Cleared
N: Not affected.
Z: Not affected.
C: Not affected.
Boolean Formulae for Condition Codes:

$$
I=0
$$

## Source

Form(s):

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS | Onherent | 2 | 2 |
| Inherive |  |  |  | 9 A |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Registers |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: $\quad X-00$ or, ACCA - 00 or, $\mathrm{M} \leftarrow 00$

Description: The contents of ACCA, X, or M are replaced with zeroes.

## Condition

Codes: $\quad \mathrm{H}: \quad$ Not affected.
I: Not affected.
$\mathrm{N}: \quad$ Cleared.
Z: Set.
C: Not affected.
Boolean Formulae for Condition Codes:

$$
\begin{aligned}
& N=0 \\
& Z=1
\end{aligned}
$$

Source
Form(s): CLR Q, CLRA, CLRX

| Addressing Mode | Cycles |  | BMOS | CMOS |
| :--- | :---: | :---: | :---: | :---: | Bytes | Opcode |
| :---: |
| Inherent |
| Relative <br> Accumulator <br> Index Register |
| Immediate |
| Direct |
| Extended |
| Indexed 0 Offset <br> Indexed 1-Byte <br> Indexed 2-Byte |

Operation: ACCA - M
Description: Compares the contents of ACCA and the contents of $M$ and sets the condition codes, which may then be used for controlling the conditional branches. Both operands are unaffected.

## Condition

Codes: H: Not affected.
I: Not affected.
N : Set if the most significant bit of the result of the subtraction is set; cleared otherwise.
Z: Set if all bits of the result of the subtraction are cleared; cleared otherwise.
C: Set if the absolute value of the contents of memory is larger than the absolute value of the accumulator; cleared otherwise.

Boolean Formulae for Condition Codes:

$$
\begin{aligned}
& N=\frac{R 7}{} \\
& Z=\overline{R 7} \cdot \overline{R 6} \cdot \overline{R 5} \cdot \overline{\mathrm{R4}} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R2} \cdot} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R0} 0} \\
& \mathrm{C}=\overline{\mathrm{A} 7} \cdot \mathrm{M} 7 \mathrm{vM} 7 \cdot \mathrm{R} 7 \mathrm{vR7} \cdot \overline{\mathrm{~A} 7}
\end{aligned}
$$

## Source

Form(s): CMP P

|  | Cycles |  | Bytes | Opcode |
| :--- | :--- | :--- | :--- | :--- |
| Addessing Mode  <br> HMOS CMOS |  |  |  |  |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  | 2 | 2 | A1 |
| Immediate | 2 | 3 | 2 | B1 |
| Direct | 4 | 4 | 3 | C1 |
| Extended | 5 | 4 | 1 | F1 |
| Indexed 0 Offset | 4 | 3 | 2 | E1 |
| Indexed 1-Byte | 5 | 4 | 3 | D1 |

Operation: $\quad X-\sim X=\$ F F-X$ or,
ACCA $-\sim$ ACCA $=\$ F F-A C C A$ or, $M \leftarrow \sim M=\$ F F-M$

Description: Replaces the contents of ACCA, X, or M with the ones complement. Each bit of the operand is replaced with the complement of that bit.

## Condition

Codes:
H: Not affected.
I: Not affected.
$\mathrm{N}: \quad$ Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
C: Set.
Boolean Formulae for Condition Codes:
$\mathrm{N}=\mathrm{R7}$
$\mathrm{Z}=\overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{RO}}$
$\mathrm{C}=1$
Source
Form(s): COM Q, COMA, COMX

| Addressing Mode | Cycles |  | ByOS | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| Inherent |  |  |  |  |
| Relative | 4 | 3 | 1 | 43 |
| Accumulator <br> Index Register | 4 | 3 | 1 | 53 |
| Immediate | 6 | 5 | 2 | 33 |
| Direct <br> Extended | 6 |  |  |  |
| Indexed 0 Offset <br> Indexed 1-Byte <br> Indexed 2-Byte | 6 | 5 | 1 | 73 |
|  | 7 | 6 | 2 | 63 |

Operation: X - M
Description: Compares the contents of $X$ to the contents of $M$ and sets the condition codes, which may then be used for controlling the conditional branches. Both operands are unaffected.

## Condition

Codes:
H: Not affected.
I: Not affected.
N : Set if the most significant bit of the result of the subtraction is set; cleared otherwise.
Z: Set if all bits of the result of the subtraction are cleared; cleared otherwise.
C: Set if the absolute value of the contents of memory is larger than the absolute value of the index register; cleared otherwise.

Boolean Formulae for Condition Codes:
$\mathrm{N}=\mathrm{R} 7$
$Z=\overline{R 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R4}} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R2}} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{RO}}$
$\mathrm{C}=\overline{\mathrm{X7}} \cdot \mathrm{M} 7 \mathrm{VM} 7 \cdot \mathrm{R} 7 \mathrm{vR7} \cdot \overline{\mathrm{X} 7}$

Source
Form(s): CPX P

| Addressing Mode | Cycles <br> HMOS | CMOS |
| :--- | :--- | :--- | :--- | :--- | Bytes Opcode

## DEC

## Decrement

Operation: $\quad X \leftarrow X-01$ or,
ACCA $\leftarrow$ ACCA - 01 or,
$M-M-01$
Description: Subtract one from the contents of ACCA, $X$, or $M$. The $N$ and $Z$ bits are set or reset according to the result of this operation. The $C$ bit is not affected by this operation.

Condition
Codes: H: Not affected.
I: Not affected.
N: Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
C: Not affected.

Boolean Formulae for Condition Codes:
$N=\frac{R 7}{}$
$Z=\overline{R 7} \cdot \overline{R 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R0} 0}$

Source
Form(s): DEC Q, DECA, DECX, (DEX is recognized by the Assembler as DECX)

| Addressing Mode | Cycles |  | BMOS | CMOS |
| :--- | :---: | :---: | :---: | :---: | Bytes | Opcode |
| :---: |
| Inherent |
| Relative <br> Accumulator <br> Index Register |
| Immediate |
| Direct |
| Extended |
| Indexed 0 Offset <br> Indexed 1-Byte <br> Indexed 2-Byte |

## EOR

## Operation: ACCA - ACCA $\oplus \mathrm{M}$

Description: Performs the logical EXCLUSIVE OR between the contents of ACCA and the contents of M, and places the result in ACCA. Each bit of ACCA after the operation will be the logical EXCLUSIVE OR of the corresponding bit of $M$ and ACCA before the operation.

## Condition

Codes: H: Not affected.
I: Not affected.
N : Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
C: Not affected.
Boolean Formulae for Condition Codes:
$N=\frac{R 7}{}$
$Z=\overline{R 7} \cdot \overline{R 6} \cdot \overline{R 5} \cdot \overline{R 4} \cdot \overline{R 3} \cdot \overline{R 2} \cdot \overline{R 1} \cdot \overline{R 0}$

Source
Form(s): EOR P

| Addressing Mode | Cycles |  | By |  |
| :--- | :--- | :--- | :--- | :--- |
| HMOS | CMOS | Bytes | Opcode |  |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  | 2 | 2 | A8 |
| Immediate | 2 | 3 | 2 | B8 |
| Direct | 4 | 3 | 3 | C8 |
| Extended | 5 | 4 | 1 | F8 |
| Indexed 0 Offset | 4 | 3 | 2 | E8 |
| Indexed 1-Byte | 5 | 4 | 3 | D8 |
| Indexed 2-Byte | 6 | 5 | 3 |  |

Operation: $\quad X-X+01$ or,
$A C C A-A C C A+01$ or,
$M-M+01$
Description: Add one to the contents of ACCA, $X$, or $M$. The $N$ and $Z$ bits are set or reset according to the result of this operation. The $C$ bit is not affected by this operation.

Condition
Codes:
H: Not affected.
I: Not affected.
N : Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
C: Not affected.

Boolean Formulae for Condition Codes:
$\mathrm{N}=\mathrm{R7}$
$Z=\overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{RO}}$

Source
Form(s): INC Q, INCA, INCX (INX is recognized by the Assembler as INCX)

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :---: | :---: | :---: | :---: | :---: |
|  | HMOS | CMOS |  |  |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator | 4 | 3 | 1 | 4 C |
| Index Register | 4 | 3 | 1 | 5C |
| Immediate |  |  |  |  |
| Direct | 6 | 5 | 2 | 3 C |
| Extended |  |  |  |  |
| Indexed 0 Offset | 6 | 5 | 1 | 7 C |
| Indexed 1-Byte | 7 | 6 | 2 | 6C |
| Indexed 2-Byte |  |  |  |  |

Operation: PC $\leftarrow$ effective address
Description: A jump occurs to the instruction stored at the effective address. The effective address is obtained according to the rules for EXTended, DIRect or INDexed addressing.

Condition
Codes: Not affected.
Source
Form(s): JMP P

| Addressing Mode | Cycles |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| HMOS | CMOS | Bytes | Opcode |  |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  | 2 | 2 | BC |
| Direct | 3 | 3 | 3 | CC |
| Extended | 4 | 2 | 1 | FC |
| Indexed 0 Offset | 3 | 2 | 2 | EC |
| Indexed 1-Byte | 4 | 3 | 3 | DC |
| Indexed 2-Byte | 5 | 4 |  |  |

Operation: $\quad \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{N}$
$(S P) \leftarrow P C L ; S P \leftarrow S P-0001$
(SP) - PCH ; SP - SP - 0001
$P C \leftarrow$ effective address

Description: The program counter is incremented by $\mathrm{N}(\mathrm{N}=1,2$, or 3 depending on the addressing mode), and is then pushed onto the stack (least significant byte first). Unused bits in the program counter high byte are stored as is on the stack. The stack pointer points to the next empty location on the stack. A jump occurs to the instruction stored at the effective address. The effective address is obtained according to the rules for EXTended, DIRect, or INDexed addressing.

Condition
Codes: Not affected.

## Source

Form(s): JSR P
Addressing Mode Cycles HMOS CMOS Bytes Opcode
Inherent
Relative
Accumulator
Index Register
Immediate

| Direct | 7 | 5 | 2 | BD |
| :--- | :--- | :--- | :--- | :--- |
| Extended | 8 | 6 | 3 | CD |
| Indexed 0 Offset | 7 | 5 | 1 | FD |
| Indexed 1-Byte | 8 | 6 | 2 | ED |
| Indexed 2-Byte | 9 | 7 | 3 | DD |

## LDA

Operation: ACCA - M
Description: Loads the contents of memory into the accumulator. The condition codes are set according to the data.

Condition
Codes: $H$ : Not affected.
I: Not affected.
N : Set if the most significant bit of the accumulator is set; cleared otherwise.
Z: Set if all bits of the accumulator are cleared; cleared otherwise.
C: Not affected.
Boolean Formulae for Condition Codes:
$\mathrm{N}=\mathrm{R7}$
$Z=\overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{RO}}$
Source
Form(s): LDA P
Addressing Mode Cycles HMOS CMOS Bytes Opcode

Inherent
Relative
Accumulator Index Register $\begin{array}{lllll}\text { Immediate } 2 & 2 & 2 & \text { A6 }\end{array}$

| Direct | 4 | 3 | 2 | $B 6$ |
| :--- | :--- | :--- | :--- | :--- |

Extended $\quad 5 \quad 4 \quad 3 \quad$ C6
Indexed 0 Offset 4 F6
Indexed 1-Byte $5 \quad 4 \quad 2 \quad$ E6

| Indexed 2-Byte | 6 | 5 | 3 | D6 |
| :--- | :--- | :--- | :--- | :--- |

Load Index Register from Memory

Operation: $\quad \mathrm{X} \leftarrow \mathrm{M}$
Description: Loads the contents of memory into the index register. The condition codes are set according to the data.

## Condition

Codes: H: Not affected.
I: Not affected.
N : Set if the most significant bit of the index register is set; cleared otherwise.
Z: Set if all bits of the index register are cleared; cleared otherwise.
C: Not affected.
Boolean Formulae for Condition Codes:
$\mathrm{N}=\mathrm{R7}$
$\mathrm{Z}=\overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{RO}}$

Source
Form(s): LDX P

|  | Cycles |  | Bytes | Opcode |
| :--- | :--- | :--- | :--- | :--- |
| Addressing Mode |  |  |  |  |
| HMOS | CMOS | By |  |  |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  | 2 | 2 | AE |
| Immediate | 2 | 3 | 2 | BE |
| Direct | 4 | 4 | 3 | CE |
| Extended | 5 | 3 | 1 | FE |
| Indexed 0 Offset | 4 | 3 | 2 | EE |
| Indexed 1-Byte | 5 | 4 | 3 | DE |
| Indexed 2-Byte | 6 | 5 | 3 |  |

## Logical Shift Left

Operation:


Description: Shifts all bits of the ACCA, $X$ or $M$ one place to the left. Bit 0 is loaded with a zero. The C bit is loaded from the most significant bit of ACCA, $X$ or $M$.

## Condition

## Codes:

H: Not affected.
I: Not affected.
N : Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
C: Set if, before the operation, the most significant bit of ACCA, $X$ or $M$ was set; cleared otherwise.

Boolean Formulae for Condition Codes:

$$
\begin{aligned}
& N=\frac{R 7}{N 7} \cdot \overline{R 6} \cdot \overline{R 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R3}} \cdot \overline{\mathrm{R2}} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{RO}} \\
& \mathrm{Z}=\overline{\mathrm{R7}} \\
& \mathrm{C}=\mathrm{b} 7 \text { (before operation) }
\end{aligned}
$$

Comments: Same as ASL

## Source

Form(s): LSL Q, LSLA, LSLX

| Addressing Mode | Cycles |  | By |  |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS | Bytes | Opcode |  |
| Inherent |  |  |  |  |
| Relative <br> Accumulator <br> Index Register | 4 | 3 | 1 | 48 |
| Immediate | 4 | 3 | 1 | 58 |
| Direct <br> Extended | 6 | 5 | 2 | 38 |
| Indexed 0 Offset <br> Indexed 1-Byte <br> Indexed 2-Byte | 6 | 5 | 1 | 78 |
|  | 7 | 6 | 2 | 68 |

Operation:


Description: Shifts all bits of ACCA, X or M one place to the right. Bit 7 is loaded with a zero. Bit 0 is loaded into the $C$ bit.

## Condition

## Codes:

H: Not affected.
I: Not affected.
N: Cleared.
Z: Set if all bits of the result are cleared; cleared otherwise.
C: Set if, before the operation, the least significant bit of ACCA, $X$ or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:
$N=0$
$\mathrm{Z}=\overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
$\mathrm{C}=\mathrm{b} 0$ (before operation)
Source
Form(s): LSR Q, LSRA, LSRX

| Addressing Mode | Cycles |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS | Bytes | Opcode |  |
| Inherent |  |  |  |  |
| Relative <br> Accumulator | 4 | 3 | 1 | 44 |
| Index Register <br> Immediate | 4 | 3 | 1 | 54 |
| Direct | 6 | 5 | 2 | 34 |
| Extended <br> Indexed 0 Offset <br> Indexed 1-Byte <br> Indexed 2-Byte | 6 | 5 | 1 | 74 |
|  | 7 | 6 | 2 | 64 |

Operation: $\quad X-X(i . e ., 00-X$ ) or,
ACCA - - ACCA (i.e., 00 - ACCA) or, $M--M$ (i.e., 00 - $M$ )

Description: Replaces the contents of ACCA, X or $M$ with its twos complement. Note that $\$ 80$ is left unchanged.

## Condition

Codes: $H$ : Not affected.
I: Not affected.
$N$ : Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
C: Set if there would be a borrow in the implied subtraction from zero; the $C$ bit will be set in all cases except when the contents of ACCA, $X$ or $M$ before the NEG is 00 .

Boolean Formulae for Condition Codes:
$\mathrm{N}=\mathrm{R7}$
$\mathrm{Z}=\overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
$C=R 7 v R 6 v R 5 v R 4 v R 3 v R 2 v R 1 v R 0$

Source
Form(s): NEG Q, NEGA, NEGX

| Addressing Mode | Cycles |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS | Bytes | Opcode |  |
| Inherent |  |  |  |  |
| Relative <br> Accumulator <br> Index Register | 4 | 3 | 1 | 40 |
| Immediate | 6 | 3 | 1 | 50 |
| Direct <br> Extended | 6 | 5 | 2 | 30 |
| Indexed 0 Offset <br> Indexed 1-Byte <br> Indexed 2-Byte | 6 | 5 | 1 | 70 |
|  | 7 | 6 | 2 | 60 |

Description: This is a single-byte instruction which causes only the program counter to be incremented. No other registers are changed.

## Condition <br> Codes: Not affected. <br> Source <br> Form(s): NOP

| Addressing Mode |  | cles CMOS | Bytes | Opcode |
| :---: | :---: | :---: | :---: | :---: |
| Inherent | 2 | 2 | 1 | 9 D |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: ACCA - ACCA v M
Description: Performs logical OR between the contents of ACCA and the contents of $M$ and places the result in ACCA. Each bit of ACCA after the operation will be the logical (inclusive) OR result of the corresponding bits of M and ACCA before the operation.

## Condition

Codes:
H: Not affected.
I: Not affected.
$\mathrm{N}: \quad$ Set if the most significant bit of the result is set; cleared otherwise.
Z: $\quad$ Set if all bits of the result are cleared; cleared otherwise.
C: Not affected.
Boolean Formulae for Condition Codes:
$\mathrm{N}=\mathrm{R7}$
$Z=\overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Source
Form(s): ORA P

|  | Cycles |  | Bytes | Opcode |
| :--- | :--- | :--- | :--- | :--- |
| Addressing Mode |  |  |  |  |
| HMOS | CMOS | Bytes |  |  |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  | 2 | 2 | AA |
| Immediate | 2 | 3 | 2 | BA |
| Direct | 4 | 4 | 3 | CA |
| Extended | 5 | 3 | 1 | FA |
| Indexed 0 Offset | 4 | 3 | 2 | EA |
| Indexed 1-Byte | 5 | 4 | 3 | DA |
| Indexed 2-Byte | 6 | 5 | 3 |  |

Operation:


Description: Shifts all bits of the ACCA, $X$, or $M$ one place to the left. Bit 0 is loaded from the $C$ bit. The $C$ bit is loaded from the most significant bit of ACCA, $X$, or $M$.

Condition
Codes: H: Not affected.
I: Not affected.
N : Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
C: Set if, before the operation, the most significant bit of ACCA, X or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:

$$
\begin{aligned}
& N=\frac{R 7}{N} \cdot \overline{R 6} \cdot \overline{R 5} \cdot \overline{\mathrm{R4}} \cdot \overline{\mathrm{R3}} \cdot \overline{\mathrm{R2}} \cdot \overline{\mathrm{R1}} \cdot \overline{\mathrm{RO}} \\
& \mathrm{Z}=\overline{\mathrm{RF}} \\
& \mathrm{C}=\mathrm{b7} \text { (before operation) }
\end{aligned}
$$

## Source

Form(s): ROL Q, ROLA, ROLX

| Addressing Mode |  |  | Bytes | Opcode |
| :---: | :---: | :---: | :---: | :---: |
| Inherent | HMO |  |  |  |
| Relative |  |  |  |  |
| Accumulator | 4 | 3 | 1 | 49 |
| Index Register | 4 | 3 | 1 | 59 |
| Immediate |  |  |  |  |
| Direct | 6 | 5 | 2 | 39 |
| Extended |  |  |  |  |
| Indexed 0 Offset | 6 | 5 | 1 | 79 |
| Indexed 1-Byte | 7 | 6 | 2 | 69 |
| Indexed 2-Byte |  |  |  |  |

## ROR

Operation:


Description: Shifts all bits of ACCA, $X$, or $M$ one place to the right. Bit 7 is loaded from the $C$ bit. Bit 0 is loaded into the $C$ bit.

## Condition

Codes:
H: Not affected.
I: Not affected.
N : Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
C: Set if, before the operation, the least significant bit of ACCA, X or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:
$\mathrm{N}=\mathrm{R7}$
$\mathrm{Z}=\overline{\mathrm{R7}} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{RO}}$
$\mathrm{C}=\mathrm{b} 0$ (before operation)
Source
Form(s): ROR Q, RORA, RORX
Addressing Mode HMOS CMOS Bytes Opcode

Inherent
Relative

| Accumulator | 4 | 3 | 1 | 46 |
| :--- | :--- | :--- | :--- | :--- |


| Index Register | 4 | 3 | 1 | 56 |
| :--- | :--- | :--- | :--- | :--- |

Immediate

| Direct | 6 | 5 | 2 | 36 |
| :--- | :--- | :--- | :--- | :--- |

Extended
$\begin{array}{lllll}\text { Indexed } 0 \text { Offset } & 6 & 5 & 1 & 76\end{array}$

| Indexed 1-Byte | 7 | 6 | 2 | 66 |
| :--- | :--- | :--- | :--- | :--- | Indexed 2-Byte

Operation: $\quad$ SP $\leftarrow \$ 7 F$
Description: Resets the stack pointer to the top of the stack.

## Condition

Codes: Not affected.

## Source <br> Form(s): RSP

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS | By | Inherent | 2 |
| Relative |  |  | 1 | $9 C$ |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: $\quad S P-S P+0001 ; C C-(S P)$
$S P-S P+0001 ; A C C A-(S P)$
$S P-S P+0001 ; X-(S P)$
$S P \leftarrow S P+0001 ; P C H \leftarrow(S P)$
$S P \leftarrow S P+0001 ; P C L \leftarrow(S P)$
Description: The condition codes, accumulator, index register, and the program counter are restored according to the state previously saved on the stack. Note that the interrupt mask bit (l bit) will be reset if and only if the corresponding bit stored on the stack is zero.

Condition
Codes:
Set or cleared according to the first byte pulled from the stack.
Source
Form(s): RTI

|  | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| Adressing Mode | HMOS | CMOS | By | Op |
| Inherent | 9 | 9 | 1 | 80 |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

## RTS

Operation: $\quad S P \leftarrow S P+0001 ; P C H \leftarrow(S P)$
$S P \leftarrow S P+0001 ; P C L \leftarrow(S P)$
Description: The stack pointer is incremented (by one). The contents of the byte of memory, pointed to by the stack pointer, are loaded into the high byte of the program counter. The stack pointer is again incremented (by one). The byte pointed to by the stack pointer is loaded into the low byte of the program counter.

Condition
Codes: Not affected.

Source
Form(s): RTS

|  | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| Addressing Mode | HMOS | CMOS | By | (nherent |
| Inelative | 6 | 6 | 1 | 81 |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: ACCA - ACCA - M - C
Description: Subtracts the contents of $M$ and $C$ from the contents of ACCA, and places the result in ACCA.

Condition
Codes: H: Not affected.
I: Not affected.
$\mathrm{N}: \quad$ Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
C : $\quad$ Set if the absolute value of the contents of memory plus the previous carry is larger than the absolute value of the accumulator; cleared otherwise.

Boolean Formulae for Condition Codes:

$$
\begin{aligned}
& \mathrm{N}=\frac{\mathrm{R} 7}{} \\
& \mathrm{Z}=\overline{\mathrm{R7}} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R5}} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R2}} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0} \\
& \mathrm{C}=\overline{\mathrm{A} 7} \cdot \mathrm{M} 7 \mathrm{vM} 7 \cdot \mathrm{R} 7 \mathrm{vR} 7 \cdot \overline{\mathrm{~A} 7}
\end{aligned}
$$

## Source

Form(s): SBC P

|  | Cycles |  | By |  |
| :--- | :--- | :--- | :--- | :--- |
| Addressing Mode | HMOS | CMOS | Bytes | Opcode |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  | 2 | A2 |
| Immediate | 2 | 2 | 2 | B2 |
| Direct | 4 | 3 | 2 | C2 |
| Extended | 5 | 4 | 3 | F2 |
| Indexed 0 Offset | 4 | 3 | 1 | E2 |
| Indexed 1-Byte | 5 | 4 | 2 | D2 |
| Indexed 2-Byte | 6 | 5 | 3 |  |

Operation: $\quad$ C bit -1
Description: Sets the carry bit in the processor condition code register.
Condition
Codes: $\mathrm{H}: \quad$ Not affected.
I: Not affected.
N: Not affected.
Z: Not affected.
C: Set.
Boolean Formulae for Condition Codes:

$$
C=1
$$

Source
Form(s): SEC

| Addressing Mode | Cycles |  | ByOs | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| Inherent | 2 | 2 | 1 | 99 |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: I bit - 1
Description: Sets the interrupt mask bit in the processor condition code register. The microprocessor is inhibited from servicing interrupts, and will continue with execution of the instructions of the program until the interrupt mask bit is cleared.

Condition Codes: H: Not affected.

I: Set
N: Not affected.
Z: Not affected.
C: Not affected.

Boolean Formulae for Condition Codes:

$$
l=1
$$

## Source

Form(s): SEI

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS | Onherent | 2 | 2 |
| Inhertive |  |  |  | $9 B$ |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

## STA

Operation: M - ACCA
Description: Stores the contents of ACCA in memory. The contents of ACCA remain the same.

## Condition

Codes: $\quad \mathrm{H}: \quad$ Not affected.
I: Not affected.
N : Set if the most significant bit of the accumulator is set; cleared otherwise.
Z: Set if all bits of the accumulator are clear; cleared otherwise.
C: Not affected.

Boolean Formulae for Condition Codes:

$$
\begin{aligned}
& \mathrm{N}=\frac{\mathrm{A} 7}{\mathrm{Z}} \cdot \overline{\mathrm{~A} 7} \cdot \overline{\mathrm{~A} 5} \cdot \overline{\mathrm{~A} 4} \cdot \overline{\mathrm{~A} 3} \cdot \overline{\mathrm{~A} 2} \cdot \overline{\mathrm{~A} 1} \cdot \overline{\mathrm{~A} 0}
\end{aligned}
$$

Source
Form(s): STA P

| Addressing Mode | Cycles |  | ByOS | Opcode |
| :--- | :--- | :--- | :--- | :--- |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  | 2 | B7 |
| Direct | 5 | 4 | 3 | C7 |
| Extended | 6 | 5 | 1 | F7 |
| Indexed 0 Offset | 5 | 4 | 1 | B7 |
| Indexed 1-Byte | 6 | 5 | 2 | E7 |
| Indexed 2-Byte | 7 | 6 | 3 | D7 |

Description: Reduces power consumption by eliminating all dynamic power dissipation. Results in: (1) timer prescaler to clear, (2) disabling of timer interrupts, (3) timer interrupt flag bit to clear, (4) external interrupt request enabling, and (5) inhibiting of oscillator.

When $\overline{\text { RESET }}$ or $\overline{\mathrm{IRQ}}$ input goes low: (1) oscillator is enabled, (2) a delay of 1920 instruction cycles allows oscillator to stabilize, (3) the interrupt request vector is fetched, and (4) service routine is executed.

External interrupts are enabled following the RTI command.

## Condition

Codes:
H: Not affected.
I: Cleared.
N: Not affected.
Z: Not affected.
C: Not affected.

## Source <br> Form(s): STOP

|  | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| Addressing Mode | HMOS | CMOS | Oy | ( |
| Inherent | - | 2 | 1 | 8 E |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: $M-X$
Description: Stores the contents of $X$ in memory. The contents of $X$ remain the same.

## Condition

Codes: H: Not affected.
I: Not affected.
N : Set if the most significant bit of the index register is set; cleared otherwise.
Z: Set if all bits of the index register are clear; cleared otherwise.
C: Not affected.
Boolean Formulae for Condition Codes:

$$
\begin{aligned}
& N=\frac{X 7}{N} \cdot \bar{X} \cdot \bar{X} \cdot \bar{X} 4 \cdot \overline{X 3} \cdot \overline{X 2} \cdot \bar{X} \cdot \overline{X 0} \\
& Z=\bar{X} 7
\end{aligned}
$$

Source
Form(s): STX P

|  | Cycles |  | Bddressing Mode |  |
| :--- | :--- | :--- | :--- | :--- |
| HMOS | CMOS | Bytes | Opcode |  |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  | 2 | BF |
| Direct | 5 | 4 | 3 | CF |
| Extended | 6 | 5 | 1 | FF |
| Indexed 0 Offset | 5 | 4 | 1 |  |
| Indexed 1-Byte | 6 | 5 | 2 | EF |
| Indexed 2-Byte | 7 | 6 | 3 | DF |

## SUB

Operation: $\quad$ ACCA $-A C C A-M$
Description: Subtracts the contents of $M$ from the contents of ACCA and places the result in ACCA.

## Condition

Codes: H: Not affected.
I: Not affected.
N: Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the results are cleared; cleared otherwise.
C : $\quad$ Set if the absolute value of the contents of memory are larger than the absolute value of the accumulator; cleared otherwise.

Boolean Formulae for Condition Codes:
$\mathrm{N}=\mathrm{R7}$
$\mathrm{Z}=\overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
$\mathrm{C}=\overline{\mathrm{A} 7} \cdot \mathrm{M} 7 \mathrm{VR7} \cdot \mathrm{R} 7 v R 7 \cdot \overline{\mathrm{~A} 7}$

## Source

Form(s): SUB P

|  | Cycles |  | Bytes | Opcode |
| :--- | :--- | :--- | :--- | :--- |
| Addressing Mode |  |  |  |  |
| HMOS | CMOS | By |  |  |
| Inherent |  |  |  |  |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  | 2 | AO |
| Immediate | 2 | 2 | 2 | B0 |
| Direct | 4 | 3 | 3 | C0 |
| Extended | 5 | 4 | 1 | F0 |
| Indexed 0 Offset | 4 | 3 | 1 |  |
| Indexed 1-Byte | 5 | 4 | 2 | E0 |
| Indexed 2-Byte | 6 | 5 | 3 | DO |

Operation: $\quad \mathrm{PC} \leftarrow \mathrm{PC}+0001$
$(S P) \leftarrow P C L ; S P \leftarrow S P-0001$
$(S P)-P C H ; S P-S P-0001$
(SP) - X ; SP - SP - 0001
$(S P)-A C C A ; S P-S P-0001$
$(S P)-C C$; SP $-S P-0001$
I bit - 1
PCH - n - 0003
PCL $-n-0002$
Description: The program counter is incremented (by one). The program counter, index register and accumulator are pushed onto the stack. The condition code register bits are then pushed onto the stack with bits $\mathrm{H}, \mathrm{I}, \mathrm{N}, \mathrm{Z}$, and C going into bit positions 4 through 0 with the top three bits ( 7,6 and 5 ) containing ones. The stack pointer is decremented by one after each byte is stored on the stack.

The interrupt mask bit is then set. The program counter is then loaded with the address stored in the software interrupt vector located at memory locations $n-0002$ and $n-0003$, where $n$ is the address corresponding to a high state on all lines of the address bus.

## Condition

Codes: $H: \quad$ Not affected.
I: Set.
$\mathrm{N}: \quad$ Not affected.
Z: Not affected.
C: Not affected.
Boolean Formulae for Condition Codes:
$1=1$

Caution: This instruction is used by Motorola in some of its software products and may be unavailable for general use.

Source
Form(s): SWI

## Software Interrupt

 (Continued)| Addressing Mode | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS | Oy | Inherent | 11 |
| Relative |  |  | 1 | 83 |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: X - ACCA
Description: Loads the index register with the contents of the accumulator. The contents of the accumulator are unchanged.

## Condition

Codes: Not affected.

## Source <br> Form(s): TAX

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :---: | :---: | :---: | :---: | :---: |
| Inherent | 2 | 2 | 1 | 97 |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Operation: $X-00$ or,
ACCA - 00 or,
M - 0
Description: Sets the condition codes $N$ and $Z$ according to the contents of $A C C A, X$, or M.

## Condition

Codes: $H: \quad$ Not affected.
I: Not affected.
$N$ : Set if the most significant bit of the contents of ACCA, $X$, or $M$ is set; cleared otherwise.
Z: Set if all bits of ACCA, X, or M are clear; cleared otherwise.
C: Not affected.
Boolean Formulae for Condition Codes:
$\mathrm{N}=\mathrm{M} 7$
$\mathrm{Z}=\overline{\mathrm{M} 7} \cdot \overline{\mathrm{M} 6} \cdot \overline{\mathrm{M} 5} \cdot \overline{\mathrm{M} 4} \cdot \overline{\mathrm{M} 3} \cdot \overline{\mathrm{M} 2} \cdot \overline{\mathrm{M} 1} \cdot \overline{\mathrm{M} 0}$
Source
Form(s): TST Q, TSTA, TSTX

|  | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| Addressing Mode <br> Inherent |  |  |  |  |
| Relative | 4 | 3 | 1 | 4D |
| Accumulator <br> Index Register | 4 | 3 | 1 | $5 D$ |
| Immediate | 6 | 4 | 2 | 3D |
| Direct <br> Extended | 6 |  |  |  |
| Indexed 0 Offset <br> Indexed 1-Byte <br> Indexed 2-Byte | 6 | 4 | 1 | 7D |
|  | 7 | 5 | 2 | 6D |

Operation: ACCA $-X$
Description: Loads the accumulator with the contents of the index register. The contents of the index register are unchanged.

Condition
Codes: Not affected.
Source
Form(s): TXA

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS | Opherent | 2 | 2 |
| Inhereive |  |  |  | $9 F$ |
| Relativer |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

Description: Reduces power consumption by eliminating dynamic power dissipation in all circuits except the timer and timer prescaler. Causes enabling of external interrupts and stops clocking or processor circuits.

Timer interrupts may be enabled or disabled by programmer prior to execution of WAIT.

When RESET or $\overline{\mathrm{RQ}}$ input goes low, or timer counter reaches zero with counter interrupt enabled: (1) processor clocks are enabled, and (2) interrupt request, reset, and timer interrupt vectors are fetched.

Interrupts are enabled following the RTI command.

## Condition

 Codes:H: Not affected.
I: Cleared.
N : Not affected.
Z: Not affected.
C: Not affected.
Source
Form(s): WAIT

| Addressing Mode | Cycles |  | Bytes | Opcode |
| :--- | :---: | :---: | :---: | :---: |
| HMOS | CMOS | Opherent | - | 2 |
| Inhereive |  |  | 1 | 8 F |
| Relative |  |  |  |  |
| Accumulator |  |  |  |  |
| Index Register |  |  |  |  |
| Immediate |  |  |  |  |
| Direct |  |  |  |  |
| Extended |  |  |  |  |
| Indexed 0 Offset |  |  |  |  |
| Indexed 1-Byte |  |  |  |  |
| Indexed 2-Byte |  |  |  |  |

## APPENDIX D INSTRUCTION SET ALPHABETICAL LISTING

This appendix provides an alphabetical listing of the mnemonic instruction set, together with addressing modes used and the effects on the condition code register.

|  | Addrassing Modes |  |  |  |  |  |  |  |  |  | Condition Codes |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Inherent | Immediate | Direct | Extended | Relative | Indexed (No Offset) | Indexed <br> (8 Bits) | Indexed (16 Bits) | Bit Set/ Clear |  | H | 1 | N | Z | C |
| ADC |  | X | X | X |  | X | X | X |  |  | $\Lambda$ | $\bullet$ | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| ADD |  | X | X | X |  | X | X | x |  |  | $\Lambda$ | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| AND |  | X | X | X |  | X | X | X |  |  | $\bullet$ | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| ASL | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| ASR | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| BCC |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BCLR |  |  |  |  |  |  |  |  | X |  | $\bullet$ | $\bullet$ | - | - | $\bullet$ |
| BCS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | - |
| BEO |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | - |
| BHCC |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | - |
| BHCS |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BHI |  |  |  |  | X |  |  |  |  |  | - | - | $\bullet$ | - | - |
| BHS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | - |
| BIH |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | - |
| BIL |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | $\bullet$ | $\bullet$ |
| BIT |  | X | X | X |  | X | X | X |  |  | $\bullet$ | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| BLO |  |  |  |  | $x$ |  |  |  |  |  | - | - | - | - | - |
| BLS |  |  |  |  | X |  |  |  |  |  | - | - | $\bullet$ | - | - |
| BMC |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BMI |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | $\bullet$ |
| BMS |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| BNE |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BPL |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | $\bullet$ |
| BRA |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| BRN |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | $\bullet$ |
| BRCLR |  |  |  |  |  |  |  |  |  | X | $\bullet$ | - | - | - | $\Lambda$ |
| BRSET |  |  |  |  |  |  |  |  |  | X | $\bullet$ | - | - | - | $\Lambda$ |
| BSET |  |  |  |  |  |  |  |  | X |  | - | - | - | - | $\bullet$ |
| BSR |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| CLC | $x$ |  |  |  |  |  |  |  |  |  | - | - | - | - | 0 |
| CLI | X |  |  |  |  |  |  |  |  |  | - | 0 | - | - | - |
| CLR | X |  | X |  |  | X | X |  |  |  | - | - | 0 | 1 | $\bullet$ |
| CMP |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| COM | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | 1 |
| CPX |  | X | X | X |  | X | X | X |  |  | $\bullet$ | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |


|  | Addressing Modes |  |  |  |  |  |  |  |  |  | Condition Codes |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Inherent | Immediate | Direct | Extended | Relative | Indexed <br> (No Offset) | Indexed (8 Bits) | Indexed (16 Bits) | Bit <br> Set/ <br> Clear | $\begin{array}{\|c\|} \hline \text { Bit } \\ \text { Test \& } \\ \text { Branch } \\ \hline \end{array}$ | H | 1 | N | Z | C |
| DEC | X |  | X |  |  | X | X |  |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | - |
| EOR |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| INC | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| JMP |  |  | X | X |  | X | X | X |  |  | - | - | - | - | - |
| JSR |  |  | X | X |  | X | X | X |  |  | - | - | - | - | $\bullet$ |
| LDA |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| LDX |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| LSL | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| LSR | X |  | X |  |  | X | X |  |  |  | - | - | 0 | $\Lambda$ | $\Lambda$ |
| NEQ | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| NOP | X |  |  |  |  |  |  |  |  |  | - | - | - | $\bullet$ | $\bullet$ |
| ORA |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | - |
| ROL | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| RSP | X |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| RTI | X |  |  |  |  |  |  |  |  |  | ? | ? | ? | ? | ? |
| RTS | X |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| SBC |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| SEC | X |  |  |  |  |  |  |  |  |  | - | - | $\bullet$ | $\bullet$ | 1 |
| SEI | X |  |  |  |  |  |  |  |  |  | - | 1 | $\bullet$ | $\bullet$ | - |
| STA |  |  | X | X |  | X | X | X |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\bullet$ |
| STX |  |  | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| STOP | X |  |  |  |  |  |  |  |  |  | - | 1 | - | $\bullet$ | $\bullet$ |
| SUB |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| SWI | X |  |  |  |  |  |  |  |  |  | - | 1 | $\bullet$ | $\bullet$ | $\bullet$ |
| TAX | X |  |  |  |  |  |  |  |  |  | - | - | $\bullet$ | $\bullet$ | - |
| TST | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | - |
| TXA | X |  |  |  |  |  |  |  |  |  | $\bullet$ | - | - | $\bullet$ | $\bullet$ |
| WAIT | X |  |  |  |  |  |  |  |  |  | - | 1 | $\bullet$ | - | - |

## Condition Code Symbols

H Half Carry (From Bit 3)
I Interrupt Mask
$N \quad$ Negative (Sign BIt)
Z Zero
C Carry/Borrow
$\Lambda$ Test and Set if True, Cleared Otherwise

- Not Affected

Load CC Register From Stack
Set
Clear

## APPENDIX E INSTRUCTION SET FUNCTIONAL LISTING

This instruction set contains a list of functions which are categorized as to the type of instruction. It provides five different categories of instructions and provides the following information for each function: (1) corresponding mnemonic, (2) addressing mode, (3) op code, (4) number of bytes, and (5) number of cycles.

Branch Instructions

| Function | Mnemonic | Relative Addressing Mode |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { Op } \\ & \operatorname{Cod} \end{aligned}$ | $\begin{gathered} \not \ddagger \\ \text { Bytes } \end{gathered}$ | HMOS/CMOS \# Of Cycles |
| Branch Always | BRA | 20 | 2 | 4/3 |
| Branch Never | BRN | 21 | 2 | 4/3 |
| Branch IFF Higher | BHI | 22 | 2 | 4/3 |
| Branch IFF Lower or Same | BLS | 23 | 2 | 4/3 |
| Branch IFF Carry Clear | BCC | 24 | 2 | 4/3 |
| (Branch IFF Higher or Same) | (BHS) | 24 | 2 | 4/3 |
| Branch IFF Carry Set | BCS | 25 | 2 | 4/3 |
| (Branch IFF Lower) | (BLO) | 25 | 2 | 4/3 |
| Branch IFF Not Equal | BNE | 26 | 2 | 4/3 |
| Branch IFF Equal | BEQ | 27 | 2 | 4/3 |
| Branch IFF Half Carry Clear | BHCC | 28 | 2 | 4/3 |
| Branch IFF Half Carry Set | BHCS | 29 | 2 | 4/3 |
| Branch IFF Plus | BPL | 2A | 2 | 4/3 |
| Branch IFF Minus | BMI | 2B | 2 | 4/3 |
| Branch IFF Interrupt Mask Bit is Clear | BMC | 2 C | 2 | 4/3 |
| Branch IFF Interrupt Mask Bit is Set | BMS | 2D | 2 | 4/3 |
| Branch IFF Interrupt Line is Low | BIL | 2 E | 2 | 4/3 |
| Branch IFF Interrupt Line is High | BIH | 2 F | 2 | 4/3 |
| Branch to Subroutine | BSR | AD | 2 | 8/6 |

## Bit Manipulation Instructions

| Function | Mnemonic | Addressing Modes |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit Set/Clear |  |  | Bit Test and Branch |  |  |
|  |  | $\begin{aligned} & \mathrm{Op} \\ & \text { Code } \end{aligned}$ | $\begin{gathered} * \\ \text { Bytes } \end{gathered}$ | HMOS/CMOS $\#$ of Cycles | $\begin{gathered} \hline \text { Op } \\ \text { Code } \end{gathered}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | HMOS/CMOS \# of Cycles |
| Branch IFF Bit n is set | BRSET n ( $\mathrm{n}=0 . \ldots .7)$ | - | - | - - | 2•n | 3 | 10/5 |
| Branch IFF Bit n is claar | BRCLR $\mathrm{n}(\mathrm{n}=0 . \ldots .7)$ | - | - | - | $01+2 \cdot n$ | 3 | 10/5 |
| Set Bit $n$ | BSET n ( $\mathrm{n}=0 . . .7$ ) | $10+2 \cdot n$ | 2 | 7/5 | - | - | - |
| Clear bit $n$ | BCLR $\mathrm{n}(\mathrm{n}=0 \ldots .7$ ) | $11+2 \cdot n$ | 2 | 7/5 | - | - | - |

Control Instructions

| Function | Mnemonic | Inherent |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{Op} \\ \text { Code } \end{gathered}$ | $\begin{gathered} \hline \\ \text { Bytes } \end{gathered}$ | HMOS/CMOS \# of Cycles |
| Transfer A to X | TAX | 97 | 1 | 2/2 |
| Transfer $X$ to $A$ | TXA | 9 F | 1 | 2/2 |
| Set Carry Bit | SEC | 99 | 1 | 2/2 |
| Clear Carry Bit | CLC | 98 | 1 | 2/2 |
| Set Interrupt Mask Bit | SEI | 9B | 1 | 2/2 |
| Clear Interrupt Mask Bit | CLI | 9 A | 1 | 2/2 |
| Software Interrupt | SWI | 83 | 1 | 11/10 |
| Return from Subroutine | RTS | 81 | 1 | 6/6 |
| Return from Interrupt | RTI | 80 | 1 | 9/9 |
| Reset Stack Pointer | RSP | 9C | 1 | 2/2 |
| No-Operation | NOP | 9 D | 1 | 2/2 |
| Enable IRQ, Stop Oscillator | STOP | 8 E | 1 | -/2 |
| Enable Interrupt, Stop Processor | WAIT | 8F | 1 | -/2 |

Read/Modify/Write Instructions

| Function | Mnem. | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Inherent (A) |  |  | Inherent (X) |  |  | Direct |  |  | Indexed (No Offset) |  |  | Indexed (8-Bit Offset) |  |  |
|  |  | $\begin{array}{\|c} \hline \text { Op } \\ \text { Code } \end{array}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | $\left\lvert\, \begin{gathered} \text { Cycles } \\ \text { (see note) } \end{gathered}\right.$ | $\begin{array}{\|c\|} \hline \text { Op } \\ \text { Code } \end{array}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | Cycles (see note) | $\begin{array}{\|c\|} \hline \text { Op } \\ \text { Code } \\ \hline \end{array}$ | $\begin{array}{c\|} \hline \# \\ \text { Bytes } \end{array}$ | Cycles (see note) | $\begin{array}{\|c\|} \hline \text { Op } \\ \text { Code } \\ \hline \end{array}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Cycles } \\ \text { (see note) } \end{array}$ | $\begin{array}{\|c\|} \hline \text { Op } \\ \text { Code } \\ \hline \end{array}$ | $\begin{array}{c\|} \# \\ \text { Bytes } \end{array}$ | $\begin{array}{\|c\|} \hline \text { Cycles } \\ \text { (see note) } \end{array}$ |
| Increment | INC | 4C | 1 | 4/3 | 5C | 1 | 4/3 | 3C | 2 | 6/5 | 7C | 1 | 6/5 | 6C | 2 | 7/6 |
| Decrement | DEC | 4A | 1 | 4/3 | 5A | 1 | 4/3 | 3A | 2 | 6/5 | 7A | 1 | 6/5 | 6 A | 2 | 7/6 |
| Clear | CLR | 4F | 1 | 4/3 | 5 F | 1 | 4/3 | 3F | 2 | 6/5 | 7F | 1 | 6/5 | 6 F | 2 | 7/6 |
| Complement | COM | 43 | 1 | 4/3 | 53 | 1 | 4/3 | 33 | 2 | 6/5 | 73 | 1 | 6/5 | 63 | 2 | 7/6 |
| Negate (2's complement) | NEG | 40 | 1 | 4/3 | 50 | 1 | 4/3 | 30 | 2 | 6/5 | 70 | 1 | 6/5 | 60 | 2 | 7/6 |
| Rotate Left Thru Carry | ROL | 49 | 1 | 4/3 | 59 | 1 | 4/3 | 39 | 2 | 6/5 | 79 | 1 | 6/5 | 69 | 2 | 7/6 |
| Rotate Right Thru Carry | ROR | 46 | 1 | 4/3 | 56 | 1 | 4/3 | 36 | 2 | 6/5 | 76 | 1 | 6/5 | 66 | 2 | 7/6 |
| Logical Shift Left | LSL | 48 | 1 | 4/3 | 58 | 1 | 4/3 | 38 | 2 | 6/5 | 78 | 1 | 6/5 | 68 | 2 | 7/6 |
| Logical Shift Right | LSR | 44 | 1 | 4/3 | 54 | 1 | 4/3 | 34 | 2 | 6/5 | 74 | 1 | 6/5 | 64 | 2 | 7/6 |
| Arithmetic Shift Right | ASR | 47 | 1 | 4/3 | 57 | 1 | 4/3 | 37 | 2 | 6/5 | 77 | 1 | 6/5 | 67 | 2 | 7/6 |
| Test for Negative or Zero | TST | 4D | 1 | 4/3 | 5D | 1 | 4/3 | 3D | 2 | 6/4 | 7 D | 1 | 6/4 | 6D | 2 | 7/5 |

NOTE: The cycles column actually shows the number of HMOS/CMOS cycles (e g., $4 / 3$ indicates 4 HMOS cycles or 3 CMOS cycles).

Register/Memory Instructions

| Function | Mnem. | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Immediate |  |  | Direct |  |  | Extended |  |  | Indexed (No Offset) |  |  | Indexed (8-Bit Offset) |  |  | Indexed (16-Bit Offset) |  |  |
|  |  | $\begin{array}{\|c\|} \hline \text { Op } \\ \text { Code } \end{array}$ | $\begin{array}{\|c\|} \hline \# \\ \text { Bytes } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Cycles } \\ \text { (see note) } \end{array}$ | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ |  | Cycles (see note) | $\begin{array}{\|c\|} \hline \text { Op } \\ \text { Code } \end{array}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | Cycles (see note) | $\begin{array}{\|c\|} \hline \text { Op } \\ \text { Code } \end{array}$ | Bytes | $\begin{array}{\|c\|} \hline \text { Cycles } \\ \text { (see note) } \\ \hline \end{array}$ | Op Code | $\begin{array}{\|c\|} \hline \# \\ \text { Bytes } \\ \hline \end{array}$ | Cycles (see note) | $\begin{array}{\|c\|} \hline \text { Op } \\ \text { Code } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \# \\ \text { Bytes } \end{array}$ | Cycles (see note) |
| Load A from Memory | LDA | A6 | 2 | 2/2 | B6 | 2 | 4/3 | C6 | 3 | 5/4 | F6 | 1 | 4/3 | E6 | 2 | 5/4 | D6 | 3 | 6/5 |
| Load X from Memory | LDX | AE | 2 | 2/2 | BE | 2 | 4/3 | CE | 3 | 5/4 | FE | 1 | 4/3 | EE | 2 | 5/4 | DE | 3 | 6/5 |
| Store A in Memory | STA | - | - | - | B7 | 2 | 5/4 | C7 | 3 | 6/5 | F7 | 1 | 5/4 | E7 | 2 | 6/5 | D7 | 3 | 7/6 |
| Store X in Memory | ST.X | - | - | - | BF | 2 | 5/4 | CF | 3 | 6/5 | FF | 1 | 5/4 | EF | 2 | 6/5 | DF | 3 | 7/6 |
| Add Memory to A | ADD | $A B$ | 2 | 2/2 | BB | 2 | 4/3 | CB | 3 | 5/4 | FB | 1 | 4/3 | EB | 2 | 5/4 | DB | 3 | 6/5 |
| Add Memory and Carry to A | ADC | A9 | 2 | 2/2 | B9 | 2 | 4/3 | C9 | 3 | 5/4 | F9 | 1 | 4/3 | E9 | 2 | 5/4 | D9 | 3 | 6/5 |
| Subtract Memory | SUB | A0 | 2 | 2/2 | B0 | 2 | 4/3 | C0 | 3 | 5/4 | F0 | 1 | 4/3 | E0 | 2 | 5/4 | D0 | 3 | 6/5 |
| Subtract Memory from A with Borrow | SBC | A2 | 2 | 2/2 | B2 | 2 | 4/3 | C2 | 3 | 5/4 | F2 | 1 | 4/3 | E2 | 2 | 5/4 | D2 | 3 | 6/5 |
| AND Memory to A | AND | A4 | 2 | 2/2 | B4 | 2 | 4/3 | C4 | 3 | 5/4 | F4 | 1 | 4/3 | E4 | 2 | 5/4 | D4 | 3 | 6/5 |
| OR Memory with A | ORA | AA | 2 | 2/2 | BA | 2 | 4/3 | CA | 3 | 5/4 | FA | 1 | 4/3 | EA | 2 | 5/4 | DA | 3 | 6/5 |
| Exclusive OR Memory with A | EOR | A8 | 2 | 2/2 | B8 | 2 | 4/3 | C8 | 3 | 5/4 | F8 | 1 | 4/3 | E8 | 2 | 5/4 | D8 | 3 | 6/5 |
| Arithmetic Compare A with Memory | CMP | A1 | 2 | 2/2 | B1 | 2 | 4/3 | C1 | 3 | 5/4 | F1 | 1 | 4/3 | E1 | 2 | 5/4 | D1 | 3 | 6/5 |
| Arithmetic Compare $X$ with Memory | CPX | A3 | 2 | 2/2 | B3 | 2 | 4/3 | C3 | 3 | 5/4 | F3 | 1 | 4/3 | E3 | 2 | 5/4 | D3 | 3 | 6/5 |
| Bit Test Memory with A (Logical Compare) | BIT | A5 | 2 | 2/2 | B5 | 2 | 4/3 | C5 | 3 | 5/4 | F5 | 1 | 4/3 | E5 | 2 | 5/4 | D5 | 3 | 6/5 |
| Jump Unconditional | JMP | - | - | - | BC | 2 | 3/2 | CC | 3 | 4/3 | FC | 1 | 3/2 | EC | 2 | 4/3 | DC | 3 | 5/4 |
| Jump to Subroutine | JSR | - | - | - | BD | 2 | 7/5 | CD | 3 | 8/6 | FD | 1 | 7/5 | ED | 2 | 8/6 | DD | 3 | 9/7 |

NOTE. The cycles column actually shows the number of HMOS/CMOS cycles (e.g., $4 / 3$ indicates 4 HMOS cycles or 3 CMOS cycles).

## APPENDIX F INSTRUCTION SET NUMERICAL LISTING

This appendix provides a numerical listing of the operation codes used with the M6805 HMOS/M146805 CMOS Family. In addition, the corresponding mnemonic, mode, number of MCU/MPU cycles required to complete the instruction, and the number of bytes contained in the instruction are also included. Symbols and abbreviations used in the appendix are listed below.

|  | Miscellaneous Symbols |
| :--- | :--- |
| OP | Operations Code (Hexadecimal) |
| \# | Number of MPU Cycles |
| \# | Number of Program Bytes |
| MNEM | Mnemonic Abbreviation |
|  |  |
| INH | Abbreviations for Address Modes |
| Inherent |  |
| A | Accumulator |
| X | Index Register |
| IMM | Immediate |
| DIR | Direct |
| REL | Relative |
| BSC | Bit Set/Clear |
| BTB | Bit Test and Branch |
| IX | Indexed (No Offset) |
| IX1 | Indexed, 1-Byte (8-Bit) Offset |
| IX2 | Indexed, 2-Byte (16-Bit) Offset |
| EXT | Extended |

INSTRUCTION SET NUMERICAL LISTING

| OP | MNEM | MODE | HMOS | CMOS | \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | BRSETO | BTB | 10 | 5 | 3 |
| 01 | BRCLR0 | BTB | 10 | 5 | 3 |
| 02 | BRSET1 | BTB | 10 | 5 | 3 |
| 03 | BRCLR1 | BTB | 10 | 5 | 3 |
| 04 | BRSET2 | BTB | 10 | 5 | 3 |
| 05 | BRCLR2 | BTB | 10 | 5 | 3 |
| 06 | BRSET3 | BTB | 10 | 5 | 3 |
| 07 | BRCLR3 | BTB | 10 | 5 | 3 |
| 08 | BRSET4 | BTB | 10 | 5 | 3 |
| 09 | BRCLR4 | BTB | 10 | 5 | 3 |
| 0A | BRSET5 | BTB | 10 | 5 | 3 |
| OB | BRCLR5 | BTB | 10 | 5 | 3 |
| OC | BRSET6 | BTB | 10 | 5 | 3 |
| 0D | BRCLR6 | BTB | 10 | 5 | 3 |
| OE | BRSET7 | BTB | 10 | 5 | 3 |
| OF | BRCLR7 | BTB | 10 | 5 | 3 |
| 10 | BSETO | BSC | 7 | 5 | 2 |
| 11 | BCLRO | BSC | 7 | 5 | 2 |
| 12 | BSET1 | BSC | 7 | 5 | 2 |
| 13 | BCLR1 | BSC | 7 | 5 | 2 |
| 14 | BSET2 | BSC | 7 | 5 | 2 |
| 15 | BCLR2 | BSC | 7 | 5 | 2 |
| 16 | BSET3 | BSC | 7 | 5 | 2 |
| 17 | BCLR3 | BSC | 7 | 5 | 2 |
| 18 | BSET4 | BSC | 7 | 5 | 2 |
| 19 | BCLR4 | BSC | 7 | 5 | 2 |
| 1A | BSET5 | BSC | 7 | 5 | 2 |
| 1 B | BCLR5 | BSC | 7 | 5 | 2 |
| 1 C | BSET6 | BSC | 7 | 5 | 2 |
| 1D | BCLR6 | BSC | 7 | 5 | 2 |
| 1E | BSET7 | BSC | 7 | 5 | 2 |
| 1 F | BCLR7 | BSC | 7 | 5 | 2 |
| 20 | BRA | REL | 4 | 3 | 2 |
| 21 | BRN | REL | 4 | 3 | 2 |
| 22 | BHI | REL | 4 | 3 | 2 |
| 23 | BLS | REL | 4 | 3 | 2 |
| 24 | BCC | REL | 4 | 3 | 2 |
| 25 | BCS | REL | 4 | 3 | 2 |
| 26 | BNE | REL | 4 | 3 | 2 |
| 27 | BEQ | REL | 4 | 3 | 2 |
| 28 | BHCC | REL | 4 | 3 | 2 |
| 29 | BHCS | REL | 4 | 3 | 2 |
| 2A | BPL | REL | 4 | 3 | 2 |
| 2B | BMI | REL | 4 | 3 | 2 |
| 2C | BMC | REL | 4 | 3 | 2 |

INSTRUCTION SET NUMERICAL LISTING (CONTINUED)

| 0 Op | MNEM | MODE | HMOS | CMOS | \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2D | BMS | REL | 4 | 3 | 2 |
| 2E | BIL | REL | 4 | 3 | 2 |
| 2F | BIH | REL | 4 | 3 | 2 |
| 30 | NEG | DIR | 6 | 5 | 2 |
| 33 | COM | DIR | 6 | 5 | 2 |
| 34 | LSR | DIR | 6 | 5 | 2 |
| 36 | ROR | DIR | 6 | 5 | 2 |
| 37 | ASR | DIR | 6 | 5 | 2 |
| 38 | LSL | DIR | 6 | 5 | 2 |
| 39 | ROL | DIR | 6 | 5 | 2 |
| 3A | DEC | DIR | 6 | 5 | 2 |
| 3C | INC | DIR | 6 | 5 | 2 |
| 3D | TST | DIR | 6 | 4 | 2 |
| 3 F | CLR | DIR | 6 | 5 | 2 |
| 40 | NEGA | INH | 4 | 3 | 1 |
| 43 | COMA | INH | 4 | 3 | 1 |
| 44 | LSRA | INH | 4 | 3 | 1 |
| 46 | RORA | INH | 4 | 3 | 1 |
| 47 | ASRA | INH | 4 | 3 | 1 |
| 48 | LSLA | INH | 4 | 3 | 1 |
| 49 | ROLA | INH | 4 | 3 | 1 |
| 4A | DECA | INH | 4 | 3 | 1 |
| 4C | INCA | INH | 4 | 3 | 1 |
| 4D | TSTA | INH | 4 | 3 | 1 |
| 4F | CLRA | INH | 4 | 3 | 1 |
| 50 | NEGX | INH | 4 | 3 | 1 |
| 53 | COMX | INH | 4 | 3 | 1 |
| 54 | LSRX | INH | 4 | 3 | 1 |
| 56 | RORX | INH | 4 | 3 | 1 |
| 57 | ASRX | INH | 4 | 3 | 1 |
| 58 | LSLX | INH | 4 | 3 | 1 |
| 59 | ROLX | INH | 4 | 3 | 1 |
| 5A | DECX | INH | 4 | 3 | 1 |
| 5C | INCX | INH | 4 | 3 | 1 |
| 5D | TSTX | INH | 4 | 3 | 1 |
| 5F | CLRX | INH | 4 | 3 | 1 |
| 60 | NEG | IX1 | 7 | 6 | 2 |
| 63 | COM | IX1 | 7 | 6 | 2 |
| 64 | LSR | IX1 | 7 | 6 | 2 |
| 66 | ROR | IX1 | 7 | 6 | 2 |
| 67 | ASR | IX1 | 7 | 6 | 2 |
| 68 | LSL | IX1 | 7 | 6 | 2 |
| 69 | ROL | IX1 | 7 | 6 | 2 |
| 6A | DEC | IX1 | 7 | 6 | 2 |
| 6C | INC | IX1 | 7 | 6 | 2 |


| OP | MNEM | MODE | HMOS | CMOS | \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6D | TST | IX1 | 7 | 5 | 2 |
| 6F | CLR | IX1 | 7 | 6 | 2 |
| 70 | NEG | IX | 6 | 5 | 1 |
| 73 | COM | IX | 6 | 5 | 1 |
| 74 | LSR | IX | 6 | 5 | 1 |
| 76 | ROR | IX | 6 | 5 | 1 |
| 77 | ASR | IX | 6 | 5 | 1 |
| 78 | LSL | IX | 6 | 5 | 1 |
| 79 | ROL | IX | 6 | 5 | 1 |
| 7A | DEC | IX | 6 | 5 | 1 |
| 7C | INC | IX | 6 | 5 | 1 |
| 7D | TST | IX | 6 | 4 | 1 |
| 7F | CLR | IX | 6 | 5 | 1 |
| 80 | RTI | INH | 9 | 9 | 1 |
| 81 | RTS | INH | 6 | 6 | 1 |
| 83 | SWI | INH | 11 | 10 | 1 |
| 8E | STOP | INH | - | 2 | 1 |
| 8F | WAIT | INH | - | 2 | 1 |
| 97 | TAX | INH | 2 | 2 | 1 |
| 98 | CLC | INH | 2 | 2 | 1 |
| 99 | SEC | INH | 2 | 2 | 1 |
| 9A | CLI | INH | 2 | 2 | 1 |
| 9B | SEI | INH | 2 | 2 | 1 |
| 9C | RSF | INH | 2 | 2 | 1 |
| 9D | NOP | INH | 2 | 2 | 1 |
| 9 F | TXA | INH | 2 | 2 | 1 |
| AO | SUB | IMM | 2 | 2 | 2 |
| A1 | CMP | IMM | 2 | 2 | 2 |
| A2 | SBC | IMM | 2 | 2 | 2 |
| A3 | CPX | IMM | 2 | 2 | 2 |
| A4 | AND | IMM | 2 | 2 | 2 |
| A5 | BIT | IMM | 2 | 2 | 2 |
| A6 | LDA | IMM | 2 | 2 | 2 |
| A8 | EOR | IMM | 2 | 2 | 2 |
| A9 | ADC | IMM | 2 | 2 | 2 |
| AA | ORA | IMM | 2 | 2 | 2 |
| AB | ADD | IMM | 2 | 2 | 2 |
| AD | BSR | IMM | 8 | 6 | 2 |
| AE | LDX | IMM | 2 | 2 | 2 |
| B0 | SUB | DIR | 4 | 3 | 2 |
| B1 | CMP | DIR | 4 | 3 | 2 |
| B2 | SBC | DIR | 4 | 3 | 2 |
| B3 | CPX | DIR | 4 | 3 | 2 |
| B4 | AND | DIR | 4 | 3 | 2 |
| B5 | BIT | DIR | 4 | 3 | 2 |
| B6 | LDA | DIR | 4 | 3 | 2 |

INSTRUCTION SET NUMERICAL LISTING (CONTINUED)

| OF | ivisivinin | ViODE | 'rivios | Cinos | \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B7 | STA | DIR | 4 | 4 | 2 |
| B8 | EOR | DIR | 4 | 3 | 2 |
| B9 | ADC | DIR | 4 | 3 | 2 |
| BA | ORA | DIR | 4 | 3 | 2 |
| BB | ADD | DIR | 4 | 3 | 2 |
| BC | JMP | DIR | 3 | 3 | 2 |
| BD | JSR | DIR | 7 | 5 | 2 |
| BE | LDX | DIR | 4 | 3 | 2 |
| BF | STX | DIR | 5 | 4 | 2 |
| C0 | SUB | EXT | 5 | 4 | 3 |
| C1 | CMP | EXT | 5 | 4 | 3 |
| C2 | SBC | EXT | 5 | 4 | 3 |
| C3 | CPX | EXT | 5 | 4 | 3 |
| C4 | AND | EXT | 5 | 4 | 3 |
| C5 | BIT | EXT | 5 | 4 | 3 |
| C6 | LDA | EXT | 5 | 4 | 3 |
| C7 | STA | EXT | 6 | 5 | 3 |
| C8 | EOR | EXT | 5 | 4 | 3 |
| C9 | ADC | EXT | 5 | 4 | 3 |
| CA | ORA | EXT | 5 | 4 | 3 |
| CB | ADD | EXT | 5 | 4 | 3 |
| CC | JMP | EXT | 4 | 4 | 3 |
| CD | JSR | EXT | 8 | 6 | 3 |
| CE | LDX | EXT | 4 | 4 | 3 |
| CF | STX | EXT | 5 | 5 | 3 |
| D0 | SUB | IX2 | 6 | 5 | 3 |
| D1 | CMP | IX2 | 6 | 5 | 3 |
| D2 | SBC | IX2 | 6 | 5 | 3 |
| D3 | CPX | IX2 | 6 | 5 | 3 |
| D4 | AND | IX2 | 6 | 5 | 3 |
| D5 | BIT | IX2 | 6 | 5 | 3 |
| D6 | LDA | IX2 | 6 | 5 | 3 |
| D7 | STA | IX2 | 7 | 6 | 3 |
| D8 | EOR | IX2 | 6 | 5 | 3 |
| D9 | ADC | IX2 | 6 | 5 | 3 |
| DA | ORA | IX2 | 6 | 5 | 3 |
| DB | ADD | IX2 | 6 | 5 | 3 |
| DC | JMP | IX2 | 5 | 5 | 3 |
| DD | JSR | IX2 | 9 | 7 | 3 |
| DE | LDX | IX2 | 6 | 5 | 3 |
| DF | STX | IX2 | 7 | 6 | 3 |
| EO | SUB | IX1 | 5 | 4 | 2 |
| E1 | CMP | IX1 | 5 | 4 | 2 |
| E2 | SBC | IX1 | 5 | 4 | 2 |
| E3 | CPX | IX1 | 5 | 4 | 2 |

INSTRUCTION SET NUMERICAL LISTING (CONCLUDED)

|  |  | NODE | HMOS | CMOS | \# |
| ---: | :--- | :---: | :---: | :---: | ---: |
| E4 | MNEM | MODE | IX1 | 5 | 4 |
| E5 | AND | BIT | IX1 | 5 | 4 |
| E6 | LDA | IX1 | 5 | 4 | 2 |
| E7 | STA | IX1 | 6 | 5 | 2 |
| E8 | EOR | IX1 | 5 | 4 | 2 |
| E9 | ADC | IX1 | 5 | 4 | 2 |
| EA | ORA | IX1 | 5 | 4 | 2 |
| EB | ADD | IX1 | 5 | 4 | 2 |
| EC | JMP | IX1 | 4 | 4 | 2 |
| ED | JSR | IX1 | 8 | 6 | 2 |
| EE | LDX | IX1 | 5 | 2 |  |
| EF | STX | IX1 | 6 | 4 | 2 |
| F0 | SUB | IX | 4 | 5 | 2 |
| F1 | CMP | IX | 4 | 3 | 2 |
| F2 | SBC | IX | 4 | 3 | 1 |
| F3 | CPX | IX | 4 | 3 | 1 |
| F4 | AND | IX | 4 | 3 | 1 |
| F5 | BIT | IX | 4 | 3 | 1 |
| F6 | LDA | IX | 4 | 3 | 1 |
| F7 | STA | IX | 5 | 3 | 1 |
| F8 | EOR | IX | 4 | 4 | 1 |
| F9 | ADC | IX | 4 | 3 | 1 |
| FA | ORA | IX | 4 | 3 | 1 |
| FB | ADD | IX | 4 | 3 | 1 |
| FC | JMP | IX | 3 | 3 | 1 |
| FD | JSR | IX | 7 | 3 | 1 |
| FE | LDX | IX | 4 | 5 | 1 |
| FF | STX | IX | 5 | 3 | 1 |

## APPENDIX G INSTRUCTION SET CYCLE-BY.CYCLE OPERATION SUMMARY

This appendix provides a detailed description of the cycle-by-cycle operation for each instruction. The information is contained in two tables: one for the M146805 CMOS Family and the other for the M6805 HMOS Family. Each table contains information which includes the total number of cycles required to execute the instruction, plus a step-by-step breakdown of each cycle. All of the M6805 HMOS Family and, except for the MC146805E2 Microprocessor Unit (MPU), all of the M146805 CMOS Family are Microcomputer Units (MCUs). This means that only the MC146805E2 has an external address bus, R/W pin, and data bus. In all others, these are internal to the MCU and are not connected to any external pin(s).

The information contained in these two tables is useful in comparing actual with expected results, while debugging both software and hardware, during control program execution. The information is categorized in groups according to the addressing mode and number of cycles per instructions.

Table G1. M146805 CMOS Family Summary of Cycle-by-Cycle Operation

| Instructions | Cycles | Cycle \# | Address Bus* | R/W | Data Bus* |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INHERENT |  |  |  |  |  |
| ASL ASR CLR COM DEC INC LSL LSR NEG ROL ROR TST | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Opcode Next Instruction <br> Opcode Next Instruction |
| CLC CLI NOP RSP SEC SEI TAX TXA | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Opcode Address Opcode Address + 1 | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode Opcode Next Instruction |
| RTS | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Stack Pointer <br> Stack Pointer +1 <br> Stack Pointer + 2 <br> New Opcode Address | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Opcode Next Instruction <br> Return Address (HI Byte) *** <br> Return Address (LO Byte)*** <br> irrelevant Data <br> New Opcode |
| SWI | 10 | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 8 \\ & 9 \\ & \\ & \hline 10 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Stack Pointer <br> Stack Pointer - 1 <br> Stack Pointer - 2 <br> Stack Pointer - 3 <br> Stack Pointer - 4 <br> Vector Address \$1FFC** <br> Vector Address \$1FFD** <br> Interrupt Routine Starting <br> Address | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Opcode Next Instruction <br> Return Address (LO Byte) <br> Return Address (HI Byte) <br> Contents of Index Register <br> Contents of Accumulator <br> Contents of CC Register <br> Address of Interrupt Routine <br> (HI Byte) <br> Address of Interrupt Routine <br> (LO Byte) <br> Interrupt Routine First Opcode |
| RTI | 9 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 8 \\ & 9 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Stack Pointer <br> Stack Pointer +1 <br> Stack Pointer +2 <br> Stack Pointer +3 <br> Stack Pointer +4 <br> Stack Pointer +5 <br> New Opcode Address | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Opcode Next Instruction <br> Irrelevant Data <br> Contents of CC Register* ** <br> Contents of Accumulator* ** <br> Contents of Index Register*** <br> Return Address (HI Byte) * ** <br> Return Address (LO Byte) * * * <br> New Opcode |
| IMMEDIATE |  |  |  |  |  |
| ADC ADD AND BIT CMP CPX EOR LDA LDX ORA SBC SUB | 2 | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Operand Data |
| BIT SET/CLEAR |  |  |  |  |  |
| $\begin{aligned} & \text { BSET } n \\ & \text { BCLR } n \end{aligned}$ | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Address of Operand <br> Address of Operand <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Opcode <br> Address of Operand <br> Operand Data <br> Operand Data <br> Manipulated Data |
| BIT TEST AND BRANCH |  |  |  |  |  |
| BRSET n BRCLR $n$ | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Address of Operand <br> Opcode Address + 2 <br> Opcode Address + 2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Address of Operand <br> Operand Data <br> Branch Offset <br> Branch Offset |

Table G1. M146805 CMOS Family Summary of Cycle-by-Cycle Operation (Continued)

| Instructions | Cycles | Cycle \# | Address Bus* | R/W | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RELATIVE |  |  |  |  |  |
| BCC (BHS) BCS (BLO) BEO BHCC BHCS BHI BIH BIL BLS BMC BMI BMS BNE BPL BRA BRN | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Branch Offset <br> Branch Offset |
| BSR | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address +1 <br> Subroutine Starting Address <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | Opcode <br> Branch Offset <br> Branch Offset <br> 1st Subroutine Opcode <br> Return Address (LO Byte) <br> Return Address (HI Byte) |
| DIRECT |  |  |  |  |  |
| JMP | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | Opcode Jump Address |
| ADC ADD AND BIT CMP CPX EOR LDA LDX ORA SBC SUB | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Address of Operand <br> Operand Data |
| TST | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Address of Operand <br> Opcode Address + 2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Address of Operand <br> Operand Data <br> Opcode Next Instruction |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address +1 <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & \hline \end{aligned}$ | Opcode <br> Address of Operand <br> Address of Operand <br> Operand Data |
| ASL ASR CLR COM DEC INC LSL LSR NEG ROL ROR | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Address of Operand <br> Address of Operand <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Opcode <br> Address of Operand Current Operand Data Current Operand Data New Operand Data |
| JSR | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Subroutine Starting Address <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Opcode <br> Subroutine Address (LO Byte) <br> 1st Subroutine Opcode <br> Return Address (LO Byte) <br> Return Address (HI Byte) |
| EXTENDED |  |  |  |  |  |
| JMP | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Jump Address (HI Byte) <br> Jump Address (LO Byte) * * |
| ADC ADD AND BIT CMP CPX EOR LDA LDX ORA SBC SUB | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 2 <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Address of Operand (HI Byte) <br> Address of Operand (LO Byte) <br> Operand Data |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address +2 <br> Opcode Address + 2 <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & \hline \end{aligned}$ | Opcode <br> Address of Operand (HI Byte) <br> Address of Operand (LO Byte) <br> Address of Operand (LO Byte) <br> Operand Data |
| JSR | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address +2 <br> Subroutine Starting Address <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | Opcode <br> Addr of Subroutine (HI Byte) <br> Addr of Subroutine (LO Byte) <br> 1st Subroutine Opcode <br> Return Address (LO Byte) <br> Return Address (HI Byte) * * |

Table G1. M146805 CMOS Family Summary of Cycle-by-Cycle Operation (Continued)

| Instructions | Cycles | Cycle \# | Address Bus* | R/W | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INDEXED, NO-OFFSET |  |  |  |  |  |
| JMP | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Opcode Address Opcode Address + 1 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | Opcode <br> Opcode Next Instruction |
| ADC ADD AND BIT CMP CPX EOR LDA LDX ORA SBC SUB | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Index Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode Opcode Next Instruction Operand Data |
| TST | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Index Register <br> Opcode Address + 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Opcode Next Instruction <br> Operand Data <br> Opcode Next Instruction |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 1 <br> Index Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Opcode <br> Opcode Next Instruction Opcode Next Instruction Operand Data |
| ASL ASR CLR COM DEC INC LSL L.SR NEG ROL ROR | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Index Register <br> Index Register <br> Index Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Opcode <br> Opcode Next Instruction <br> Current Operand Data <br> Current Operand Data <br> New Operand Data |
| JSR | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Index Register <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | Opcode <br> Opcode Next Instruction <br> 1st Subroutine Opcode <br> Return Address (LO Byte) <br> Return Address (HI Byte) |
| INDEXED, 8-BIT OFFSET |  |  |  |  |  |
| JMP | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Offset <br> Offse |
| ADC ADD AND <br> BIT CMP CPX <br> EOR LDA LDX <br> ORA SBC SUB | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 1 <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Offset <br> Offset <br> Operand Data |
| $\begin{array}{\|l} \text { STA } \\ \text { STX } \end{array}$ | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address +1 <br> Opcode Address +1 <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Opcode <br> Offset <br> Offset <br> Offset <br> Operand Data |
| TST | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address +1 <br> Opcode Address +1 <br> Index Register + Offset <br> Opcode Address + 2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Offset <br> Offset <br> Operand Data <br> Opcode Next Instruction |
| ASL ASR CLR COM DEC INC LSL LSR NEG ROL ROR | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 1 <br> Index Register + Offset <br> Index Register + Offset <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Opcode <br> Offset <br> Offset <br> Current Operand Data Current Operand Data New Operand Data |
| JSR | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 1 <br> Index Register + Offset <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | Opcode <br> Offset <br> Offset <br> 1st Subroutine Opcode <br> Return Address (LO Byte) <br> Return Address (HI Byte)** |

Table G1. M146805 CMOS Family Summary of Cycle-by-Cycle Operation (Continued)

| Instructions | Cycles | Cycle \# | Address Bus* | R/W | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INDENED, 16-BIT OFFSET |  |  |  |  |  |
| JMP | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address +2 <br> Opcode Address + 2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Offset (HI Byte) <br> Offset (LO Byte) <br> Offset (LO Byte) |
| ADC ADD AND BIT CMP CPX EOR LDA LDX ORA SBC SUB | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address +2 <br> Opcode Address +2 <br> Index Register + Offset | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Offset (HI Byte) <br> Offset (LO Byte) <br> Offset (L.O Byte) <br> Operand Data |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 2 <br> Opcode Address +2 <br> Opcode Address +2 <br> Index Regıster + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Opcode <br> Offset (HI Byte) <br> Offset (LO Byte) <br> Offset (LO Byte) <br> Offset (LO Byte) <br> New Operand Data |
| JSR | 7 | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 2 <br> Opcode Address +2 <br> Index Register + Offset <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Opcode <br> Offset (HI Byte) <br> Offset (LO Byte) <br> Offset (LO Byte) <br> 1st Subroutine Opcode <br> Return Address (LO Byte) <br> Return Address (HI Byte)** |

Table G1. M146805 CMOS Family Summary of Cycle-by-Cycle Operation (Concluded)

| RESET AND INTERRUPT |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instructions | Cycles | Cycle \# | Address Bus* | Reset | R/W | Data Bus* |
| Hardware Reset | 5 |  | \$1FFE** | 0 | 1 | Irrelevant Data |
|  |  |  | \$1FFE** | 0 | 1 | Irrelevant Data |
|  |  | 1 | \$1FFE** | 1 | 1 | Irrelevant Data |
|  |  | 2 | \$1FFE** | 1 | 1 | Irrelevant Data |
|  |  | 3 | \$1FFE** | 1 | 1 | Vector (HI Byte) |
|  |  | 4 | \$1FFF** | 1 | 1 | Vector (LO Byte) |
|  |  | 5 | Reset Vector | 1 | 1 | Opcode |
| Power on Reset | 1922 | 1 | \$1FFE | 1 | 1 | Irrelevant Data |
|  |  | - |  | - | - |  |
|  |  | $\bullet$ | - | - | $\bullet$ |  |
|  |  | $\bullet$ | $\bullet$ | - | $\bullet$ |  |
|  |  | 1919 | \$1FFE** | 1 | 1 | Irrelevant Data |
|  |  | 1920 | \$1FFE** | 1 | 1 | Vector (HI Byte) |
|  |  | 1921 | \$1FFF** | 1 | 1 | Vector (LO Byte) |
|  |  | 1922 | Reset Vector | 1 | 1 | Opcode |


| HARDWARE INTERRUPTS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instructions | Cycles | Cycle \# | Address Bus* | $\overline{\bar{R} \bar{Q}}$ | R/प̄ | Data Bus* |
|  |  |  | Last Cycle of Previous Instruction | 0 | X | X |
|  |  | 1 | Next Opcode Address | 0 | 1 | Irrelevant Data |
|  |  | 2 | Next Opcode Address | X | 1 | Irrelevant Data |
|  |  | 3 | Stack Pointer | X | 0 | Return Addr. (LO Byte) |
| $\overline{\mathrm{TRO}}$ Interrupt | 10 | 4 | Stack Pointer - 1 | X | 0 | Return Addr. (HI Byte) |
| (Vector HI: \$1FFA, ** |  | 5 | Stack Pointer - 2 | X | 0 | Contents Index Reg |
| Vector LO: \$1FFB**) |  | 6 | Stack Pointer - 3 | $x$ | 0 | Contents Accumulator |
| Timer Interrupt (Vector HI: |  | 7 | Stack Pointer - 4 | X | 0 | Contents CC Register |
| \$1FF9** , Vector LO: |  | 8 | \$1FFA** | $x$ | , | Vector (HI Byte) |
| \$1FF8**) |  | 9 | \$1FFB** | X | 1 | Vector (LO Byte) |
|  |  | 10 | $\overline{\text { IRO }}$ Vector | X | 1 | interrupt Routıne First |

*Except for the MC146805E2 MPU, the address bus, R/W, and data bus are internal to the device.
** All values given are for devices with 13-bit program counters (e.g., MC146805E2 and MC14680562). For devices with 11-bit program counters (MC146805F2), the HI byte is " 07 " instead of " 1 F "

X Indicates don't care.

*     * On the MC146805E2 the data bus is external and, since the stack is on-chip, data on the external bus is ignored during the RTI and RTS instructions

Table G2. M6805 HMOS Family Summary of Cycle-by-Cycle Operation

| Instructions | Cycles | Cycle \# | Address Bus | R/W | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INHERENT |  |  |  |  |  |
| ASL ASR CLR COM DEC INC LSL LSR NEG ROL ROR TST | 4 | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address +1 <br> Opcode Address + 2 <br> Opcode Address +2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Opcode Next Instruction Byte Following Next Opcode Byte Following Next Opcode |
| CLC CLI NOP RSP SEC SEI TAX TXA | 2 | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Opcode Next Instruction |
| RTS | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Stack Pointer <br> Stack Pointer +1 <br> Stack Pointer +2 <br> Stack Pointer +3 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Opcode Next Instruction <br> Irrelevant Data <br> Return Address (HI Byte) <br> Return Address (LO Byte) <br> Irrelevant Data |
| SWI | 11 | $\begin{gathered} \hline 1 \\ 2 \\ 3 \\ 4 \\ 4 \\ 5 \\ 6 \\ 7 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \end{gathered}$ | Opcode Address <br> Opcode Address + 1 <br> Stack Pointer <br> Stack Pointer - 1 <br> Stack Pointer - 2 <br> Stack Pointer - 3 <br> Stack Pointer - 4 <br> Stack Pointer - 5 <br> Vector Address \$7FC* <br> Vector Address \$7FD* <br> Interrupt Routine Starting <br> Address | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Opcode Next Instruction Return Address (LO Byte) Return Address (HI Byte) Contents of Index Register Contents of Accumulator Contents of CC Register Irrelevant Data Addr. of Int. Routine (HI Byte) Addr. of Int. Routine (LO Byte) Interrupt Routine First Opcode |
| RTI | 9 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 8 \\ & 9 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Stack Pointer <br> Stack Pointer + 1 <br> Stack Pointer +2 <br> Stack Pointer +3 <br> Stack Pointer +4 <br> Stack Pointer +5 <br> Stack Pointer +6 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Opcode Next Instruction <br> Irrelevant Data <br> Contents of CC Register Contents of Accumulator Contents of Index Register Return Address (HI Byte) Return Address (LO Byte) Irrelevant Data |
| IMMEDIATE |  |  |  |  |  |
| ADC ADD AND BIT CMP CPX EOR LDA LDX ORA SBC SUB | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Opcode Address Opcode Address + 1 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | Opcode Operand Data |
| BIT SET/CLEAR |  |  |  |  |  |
| BSET n BCLR $n$ | 7 | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> Address of Operand <br> Address of Operand <br> Address of Operand <br> Address of Operand | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Opcode <br> Address of Operand <br> Data at \$07F (Unused) <br> Operand Data <br> Operand Data <br> Operand Data <br> Manipulated Data |
| BIT TEST AND BRANCH |  |  |  |  |  |
| BRSET n BRCLR $n$ | 10 | $\begin{gathered} \hline 1 \\ 2 \\ 3 \\ 4 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \end{gathered}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> Address of Operand <br> Address of Operand <br> Address of Operand <br> Address of Operand <br> Opcode Address + 2 <br> Opcode Address + 3 <br> Opcode Address + 3 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Address of Operand <br> Data at \$07F (Unused) <br> Operand Data <br> Operand Data <br> Operand Data <br> Operand Data <br> Branch Offset <br> Opcode Next Instruction <br> Opcode Next Instruction |

Table G2. M6805 HMOS Family Summary of Cycle-by-Cycle Operation (Continued)

| Instructions | Cycles | Cycle \# | Address Bus | R/W | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RELATIVE |  |  |  |  |  |
| BCC (BHS) BCS (BLO) BEQ BHCC BHCS BHI BIH BIL BLS BMC BMI BMS BNE BPL BRA BRN | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 2 <br> Opcode Address + 2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Branch Offset <br> Opcode Next Instruction Opcode Next Instruction |
| BSR | 8 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 7 \\ & 8 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 2 <br> Opcode Address + 2 <br> Subroutine Starting Address <br> Stack Pointer <br> Stack Pointer - 1 <br> Stack Pointer - 2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | Opcode <br> Branch Offset <br> Opcode Next Instruction Opcode Next Instruction 1st Subroutine Opcode Return Address (LO Byte) Return Address (HI Byte) Irrelevant Data |
| DIRECT |  |  |  |  |  |
| JMP | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Jump Address <br> Data at \$07F (Unused) |
| ADC ADD AND BIT CMP CPX EOR LDA LDX ORA SBC SUB | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Address of Operand <br> Data at \$07F (Unused) <br> Operand Data |
| TST | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> Address of Operand <br> Address of Operand <br> Address of Operand | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Address of Operand <br> Data at \$07F (Unused) <br> Operand Data <br> Operand Data <br> Operand Data |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> Address of Operand <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Opcode <br> Address of Operand Data at \$07F (Unused) Current Operand Data New Operand Data |
| ASL ASR CLR COM DEC INC LSL LSR NEG ROL ROR | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> Address of Operand <br> Address of Operand <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & \hline \end{aligned}$ | Opcode <br> Address of Operand Data at \$07F (Unused) Current Operand Data Current Operand Data New Operand Data |
| JSR | 7 | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> Subroutine Starting Address <br> Stack Pointer <br> Stack Pointer - 1 <br> Stack Pointer - 2 | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | Opcode <br> Subroutine Address (LO Byte) <br> Data at \$07F (Unused) <br> 1st Subroutine Opcode <br> Return Address (LO Byte) <br> Return Address (HI Byte)** <br> Irrelevant Data |

Table G2. M6805 HMOS Family Summary of Cycle-by-Cycle Operation (Continued)

| Instructions | Cycles | Cycle \# | Address Bus* | R/प̄ | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EXTENDED |  |  |  |  |  |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address +2 <br> XFF <br> Address of Operand <br> Address of Operand | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Opcode <br> Address of Operand (HI Byte) <br> Address of Operand (LO Byte) <br> Data at \$XFF (Unused) <br> Current Operand Data <br> New Operand Data |
| JSR | 8 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 7 \\ & 8 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 2 <br> \$XFF <br> Subroutine Starting Address <br> Stack Pointer <br> Stack Pointer - 1 <br> Stack Pointer - 2 | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | Opcode <br> Addr of Subroutine (HI Byte) <br> Addr of Subroutine (LO Byte) <br> Data at \$XFF (Unused) <br> 1st Subroutine Opcode <br> Return Address (L.O Byte) <br> Return Address (HI Byte) ** <br> Irrelevant Data |
| INDEXED NO OFFSET |  |  |  |  |  |
| JMP | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Opcode Next Instruction <br> Data at \$07F (Unused) |
| ADC ADD AND BIT CMP CPX EOR LDA LDX ORA SBC SUB | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> Index Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Opcode Next Instruction <br> Data at \$07F (Unused) <br> Operand Data |
| TST | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 5 \\ & 6 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> Index Register <br> Index Register <br> Index Register | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Opcode Next Instruction <br> Data at \$07F (Unused) <br> Operand Data <br> Operand Data <br> Operand Data |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> Index Register <br> Index Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Opcode <br> Opcode Next Instruction Data at \$07F (Unused) Current Operand Data New Operand Data |
| ASL ASR CLR COM DEC INC LSL LSR NEG ROL ROR | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> Index Register <br> Index Register <br> Index Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Opcode <br> Opcode Next Instruction Data at \$07F (Unused) Current Operand Data Current Operand Data New Operand Data |
| JSR | 7 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> Index Register <br> Stack Pointer <br> Stack Pointer - 1 <br> Stack Pointer - 2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | Opcode <br> Opcode Next Instruction <br> Data at \$07F (Unused) <br> 1st Subroutine Opcode <br> Return Address (LO Byte) <br> Return Address (HI Byte) ** <br> Irrelevant Data |

Table G2. M6805 HMOS Family Summary of Cycle-by-Cycle Operation (Continued)

| Instructions | Cycles | Cycle \# | Address Bus | R/W | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INDEXED 8-BIT OFFSET |  |  |  |  |  |
| JMP | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | ```Opcode Address Opcode Address + 1 $07F $07F``` | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Offset <br> Data at \$07F (Unused) <br> Data at \$07F (Unused) |
| ADC ADD AND BIT CMP CPX EOR LDA LDX ORA SBC SUB | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | ```Opcode Address Opcode Address + } $07F $07F Index Register + Offset``` | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Offset <br> Data at \$07F (Unused) <br> Data at \$07F (Unused) <br> Operand Data |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> \$07F <br> Index Register + Offset <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Opcode <br> Offset <br> Data at \$07F (Unused) <br> Data at \$07F (Unused) <br> Current Operand Data <br> New Operand Data |
| TST | 7 | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> \$07F <br> Index Register + Offset <br> Index Register + Offset <br> Index Register + Offset | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Offset <br> Data at \$07F (Unused) <br> Data at \$07F (Unused) <br> Operand Data <br> Operand Data <br> Operand Data |
| ASL ASR CLR COM DEC INC <br> LSL LSR NEG ROL ROR | 7 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & \hline \end{aligned}$ | Opcode Address Opcode Address + 1 <br> \$07F <br> \$07F <br> Index Register + Offset <br> Index Register + Offset <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & \hline \end{aligned}$ | Opcode <br> Offset <br> Data at \$07F (Unused) Current Operand Data Current Operand Data Current Operand Data New Operand Data |
| JSR | 8 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 8 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> \$07F <br> \$07F <br> Index Register + Offset <br> Stack Pointer <br> Stack Pointer - 1 <br> Stack Pointer - 2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | Opcode <br> Offset <br> Data at \$07F (Unused) <br> Data at \$07F (Unused) <br> 1st Subroutine Opcode <br> Return Address (LO Byte) <br> Return Address (HI Byte)** <br> Irrelevant Data |
| INDEXED 16-BIT OFFSET |  |  |  |  |  |
| JMP | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address + 2 <br> \$XFF <br> \$XFF | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Opcode <br> Offset (HI Byte) <br> Offset (LO Byte) <br> Data at \$XFF (Unused) <br> Data at \$XFF (Unused) |
| ADC ADD AND BIT CMP CPX EOR LDA LDX ORA SBC SUB | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Opcode Address <br> Opcode Address + 1 <br> Opcode Address +2 <br> \$XFF <br> \$XFF <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Opcode <br> Offset (HI Byte) <br> Offset (LO Byte) <br> Data at \$XFF (Unused) <br> Data at \$XFF (Unused) <br> Operand Data |

Table G2. M6805 HMOS Family Summary of Cycle-by-Cycle Operation (Concluded)

| RESET FUNCTION |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instructions | Cycles | Cycle \# | Address Bus | Reset | R/ $\bar{W}$ | Data Bus |
|  |  |  | Irrelevant Address | 0 | X | Irrelevant Data |
|  |  |  | Irrelevant Address | 0 | $X$ | Irrelevant Data |
|  |  | 1 | \$7FE* | 1 | 1 | Reset Vector (HI Byte) |
| Hardware Reset | 8 | 2 | \$7FE* | 1 | 1 | Reset Vector (HI Byte) |
| Power-on Reset |  | 3 | \$7FE* | 1 | 1 | Reset Vector (HI Byte) |
|  |  | 4 | \$7FE* | 1 | 1 | Reset Vector (HI Byte) |
|  |  | 5 | \$7FE* | 1 | 1 | Reset Vector (HI Byte) |
|  |  | 6 | \$7FE* | 1 | 1 | Reset Vector (HI Byte) |
|  |  | 7 | \$7FF* | 1 | 1 | Reset Vector (LO Byte) |
|  |  | 8 | \$000 | 1 | 1 | Data at \$000 (Unusable) |


| HARDWARE INTERRUPTS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instructions | Cycles | Cycle \# | Address Bus | IRQ | R/产 | Data Bus |
|  |  |  | Last Cycle of Previous Instruction | 0 | $X$ | Data from Last Cycle |
|  |  | 1 | Next Opcode Address | 0 | 1 | Next Opcode |
|  |  | 2 | Next Opcode Address | $x$ | 1 | Next Opcode |
|  |  | 3 | Stack Pointer | $x$ | 0 | Return Addr (LO Byte) |
| IRQ Interrupt | 11 | 4 | Stack Pointer - 1 | $x$ | 0 | Return Addr. (HI Byte)** |
| (Vector HI: \$7FA*, |  | 5 | Stack Pointer - 2 | $x$ | 0 | Contents of Index Register |
| Vector LO: \$7FB*) |  | 6 | Stack Pointer - 3 | $x$ | 0 | Contents of Accumulator |
| Timer Interrupt |  | 7 | Stack Pointer - 4 | $x$ | 0 | Contents of CC Register |
| (Vector HI: \$7F8*, Vector LO. \$7F9*) |  | 8 | Stack Pointer - 5 | X | 1 | Data at Stack Pointer-5 (Unused) |
|  |  |  | Vector Address HI | $x$ | 1 |  |
|  |  | $10$ | Vector Address LO | $x$ | $1$ | Vector (LO Byte) |
|  |  | 11 | Vector Address LO + 1 | X | 1 | Data at Vector LO (Unusable) |

NOTES.

* All values given are for devices with 11-bit program counters (e.g., MC6805P2, MC6805P4, MC68705P3, etc) For devices with 12-bit program counters (e.g, MC6805R2, MC6805U2, MC68705R3, MC68705U3, etc) the HI byte is "0F" instead of "07"
*     * For storing the HI byte of the PC on the stack, unused bits are stored as $1 \mathrm{~s}, \mathrm{e} . \mathrm{g}$, a PCH of " $03^{\prime \prime}$ is stored as "FB" on devices with 11-bit PCs and a PCH of " 03 "' is stored as F3 on devices with a 12-bit PC.


## X Indicates don't care.

## APPENDIX H ASCII HEXADECIMAL CODE CONVERSION CHART

This appendix shows the equivalent alphanumeric characters for the equivalent ASCII hexadecimal code.

| Hex | ASCII | Hex | ASCII | Hex | ASCII | Hex | ASCII | Hex | ASCII |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | nul | 1C | fs | 38 | 8 | 54 | T | 70 | p |
| 01 | soh | 1D | gs | 39 | 9 | 55 | U | 71 | q |
| 02 | stx | 1E | rs | 3A | : | 56 | V | 72 | $r$ |
| 03 | etx | 1F | us | 3B | ; | 57 | W | 73 | S |
| 04 | eot | 20 | sp | 3 C | < | 58 | X | 74 | t |
| 05 | enq | 21 | ! | 3D | = | 59 | Y | 75 | u |
| 06 | ack | 22 | " | 3E | > | 5A | Z | 76 | v |
| 07 | bel | 23 | \# | 3F | ? | 5B | [ | 77 | w |
| 08 | bs | 24 | \$ | 40 | @ | 5C | 1 | 78 | X |
| 09 | ht | 25 | \% | 41 | A | 5D | ] | 79 | y |
| OA | nl | 26 | \& | 42 | B | 5E | $\Lambda$ | 7A | z |
| OB | vt | 27 | , | 43 | C | 5F | - | 7B | 1 |
| OC | ff | 28 | $($ | 44 | D | 60 | , | 7C | \| |
| OD | cr | 29 | ) | 45 | E | 61 | a | 7D | \} |
| OE | so | 2 A | , | 46 | F | 62 | b | 7E | $\sim$ |
| OF | si | 2B | $+$ | 47 | G | 63 | c | 7F | del |
| 10 | dle | 2 C | , | 48 | H | 64 | d |  |  |
| 11 | dc1 | 2D | - | 49 | 1 | 65 | e |  |  |
| 12 | dc2 | 2 E | . | 4A | $J$ | 66 | $f$ |  |  |
| 13 | dc3 | 2 F | 1 | 4 B | K | 67 | g |  |  |
| 14 | dc4 | 30 | 0 | 4C | L | 68 | h |  |  |
| 15 | nak | 31 | 1 | 4D | M | 69 | i |  |  |
| 16 | syn | 32 | 2 | 4E | N | 6A | j |  |  |
| 17 | etb | 33 | 3 | 4F | 0 | 6 B | k |  |  |
| 18 | can | 34 | 4 | 50 | P | 6C | 1 |  |  |
| 19 | em | 35 | 5 | 51 | Q | 6D | m |  |  |
| 1A | sub | 36 | 6 | 52 | R | 6E | n |  |  |
| 1B | esc | 37 | 7 | 53 | S | 6 F | 0 |  |  |

## APPENDIX I INSTRUCTION SET OPCODE MAP

The opcode map contains a summary of opcodes used with the M6805 HMOS and M146805 CMOS Family. The map is outlined by two sets ( $0-F$ ) of hexadecimal numbers: one horizontal and one vertical. The horizontal set represents the MSD and the vertical set represents the LSD. For example, a 25 opcode represents a BCS (located at the 2 and 5 coordinates) used in the relative mode. There are five different opcodes for COM, each in a different addressing mode (direct; accumulator; indexed; indexed, one-byte offset; and indexed, two-byte offset). A legend is provided, as part of the map, to show the information contained in each coordinate square. The legend represents the coordinates for opcode FO (SUB). Included in the legend is the opcode binary equivalent, the number of execution cycles required for both the M6805 HMOS and M146805 CMOS Family, the required number of bytes, the address mode, and the mnemonic.


## Abbreviations for Address Modes

| INH | Inherent | EXT | Extended | IX | Indexed (No Offset) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| A | Accumulator | REL | Relative | IX1 | Indexed, 1 Byte (8-Bit) Offset |
| $\times$ | Index Register | BSC | Bit Set/Clear | IX2 | Indexed, 2 Byte (16-Bit) Offset |
| IMM | Immediate | BTB | Bit Test and Branch | $*$ | M146805 CMOS Family Only |
| DIR | Direct |  |  |  |  |


| Control |  | Register/Memory |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Iivi | INHi | liviivi | DIn | Eर̌T | $1 \times 2$ | $1 \times 1$ | IN |  |
| $\begin{gathered} 8 \\ 1000 \end{gathered}$ | $\begin{gathered} 9 \\ 1001 \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ 1010 \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ 1011 \end{gathered}$ | $\begin{gathered} \mathrm{C} \\ 1100 \end{gathered}$ | $\begin{gathered} \hline \text { D } \\ 1101 \end{gathered}$ | $\begin{gathered} \mathrm{E} \\ 1110 \end{gathered}$ | $\begin{gathered} F \\ 1111 \end{gathered}$ |  |
| ${ }^{9} \mathrm{RTI}^{9}$ |  | $\begin{array}{\|lll} \hline 2 & & \\ & \text { SUB } \\ 2 & \mathrm{IMMM} \\ \hline \end{array}$ | ${ }^{4} \text { SUB }^{3}$ | ${ }^{5} \text { SUB }^{4}$ | ${ }^{6} \text { SUB }{ }^{5}$ | ${ }^{5} \text { SUB }^{4}$ | $4^{4} \text { SUB }^{3}$ | $\begin{gathered} 0 \\ 0000 \\ \hline \end{gathered}$ |
| $1 \quad \mathrm{INH}$ |  |  | 2 DIR | 3 EXT | $3 \quad 1 \times 2$ | $2 \quad 1 \times 1$ | 1 l |  |
| ${ }^{6} \text { RTS }^{6}$ |  | $\begin{array}{lll} 2 & & { }^{2} \\ \mathrm{CMP}^{2} \\ 2 & \mathrm{IMM} \end{array}$ | ${ }^{4} \mathrm{CMP}^{3}$ | ${ }^{5} \mathrm{CMP}^{4}$ | ${ }^{6}$ CMP $^{5}$ | ${ }^{5} \mathrm{CMP}^{4}$ |  | $\begin{gathered} 1 \\ 0001 \end{gathered}$ |
| 1 INH |  |  | $2 \quad$ DIR | $\begin{array}{\|l\|} \hline 3 \\ \hline 5 \end{array}$ | $3 \quad 1 \times 2$ | $22 \quad \mid \times 1$ | 1 \|X |  |
|  |  | ${ }^{2} \text { SBC }^{2}$ | ${ }^{4} \text { SBC }^{3}$ | ${ }^{5} \text { SBC }^{4}$ | ${ }^{6} \text { SBC }^{5}$ | ${ }^{5} \text { SBC }^{4}$ | ${ }^{4} \mathrm{SBC}^{3}$ | $\begin{gathered} 2 \\ 0010 \end{gathered}$ |
|  |  | $2 \quad \mathrm{IMM}$ | 2 DIR | 3 EXT | $3 \quad 1 \times 2$ | $2 \quad \mid \times 1$ | 1 \| $1 \times$ |  |
| ${ }^{11} \mathrm{SWI}^{10}$ |  | $\begin{array}{\|lll} \hline 2 & { }^{2} & \\ & \mathrm{CPX}^{2} \\ 2 & \mathrm{IMM} \\ \hline \end{array}$ | $\int_{2}{ }^{4} \mathrm{CPX}^{3}$ | ${ }^{5} \mathrm{CPX}^{4}$ | ${ }^{6} \quad \mathrm{CPX}^{5}$ | $\text { CPX }{ }^{4}$ | ${ }^{4} \mathrm{CPX}^{3}$ | $\begin{gathered} 3 \\ 0011 \end{gathered}$ |
| $1 \quad \mathrm{INH}$ |  |  |  | 3 EXT | $3 \quad 1 \times 2$ | $2 \quad 1 \times 1$ | 1 IX |  |
|  |  | ${ }^{2} \text { AND }^{2}$ | ${ }_{2}^{4} \mathrm{AND}^{3}$ | $\int_{3}^{5} \quad \text { AND }^{4}$ | $\begin{array}{\|lrr} \hline 6 & & 5 \\ & \text { AND }^{5} & \\ 3 & 1 \times 2 \\ \hline \end{array}$ | $\left.\right\|_{2} ^{5} \quad \text { AND }_{1 \times 1}^{4}$ | ${ }^{4} \mathrm{AND}^{3}$ | $\begin{gathered} 4 \\ 0100 \\ \hline \end{gathered}$ |
|  |  | $2 \quad \mathrm{MMM}$ | 2 DIR |  |  |  | $1 \times$ |  |
|  |  | $2^{2} \quad \mathrm{BIT}^{2}$ | $4^{4} \text { BIT }^{3}$ | 5  <br> 3 BIT <br> 3  <br> 3  | $\begin{array}{\|lll\|} \hline 6 & & 5 \\ & \text { BIT } & \\ 3 & & \text { IX2 } \end{array}$ | $\begin{array}{lll} \hline 5 & & 4 \\ & \text { BIT } & \\ 2 & & \text { IX1 } \end{array}$ | $\begin{array}{lll} \hline 4 & & 3 \\ 1 & \text { BIT } & \\ 1 & & \text { IX } \end{array}$ | $\begin{gathered} 5 \\ 0101 \end{gathered}$ |
|  |  | $2 \quad \mathrm{MM}$ | 2 DIR |  |  |  |  |  |
|  |  | ${ }^{2} \text { LDA }^{2}$ | $\begin{array}{ll} \hline 4 & 3 \end{array}$ | $\int_{3}^{5} \quad{ }^{5} \quad{ }^{4}{ }^{4}$ | $\begin{array}{\|lll} \hline 6 & & 5 \\ & \text { LDA } & \\ 3 & & 1 \times 2 \end{array}$ | $\begin{array}{\|lll\|} \hline 5 & & 4 \\ & \text { LDA } & \\ \hline 2 & & 1 \times 1 \\ \hline \end{array}$ | ${ }^{4} \mathrm{LDA}^{3}$ | $\begin{gathered} 6 \\ 0110 \end{gathered}$ |
|  |  | $2 \quad \mathrm{IMM}$ | $2 \quad \mathrm{Dir}$ |  |  |  |  |  |
|  | ${ }^{2} \text { TAX }^{2}$ |  | $\int_{2}^{5} \text { STA }_{\text {DIR }}^{4}$ | $\begin{array}{\|ccc} \hline 6 & & 5 \\ 3 & \text { STA } \\ \hline \end{array}$ | $\begin{array}{\|llr\|} \hline 7 & & 6 \\ & \mathrm{STA}^{2} & \\ \hline & & \mathrm{IX2} \end{array}$ | $\begin{array}{\|lrl} \hline 6 & & \\ \mathrm{STA}_{2}^{5} \\ & \mathrm{IX}_{1} \\ \hline \end{array}$ | $\int_{1}^{5} \text { STA }^{4}$ | $\begin{gathered} 7 \\ 0111 \\ \hline \end{gathered}$ |
|  | $1 \quad \mathrm{INH}$ |  |  |  |  |  |  |  |
|  | ${ }^{2} \text { CLC }^{2}$ | ${ }^{2} \text { EOR }^{2}$ | ${ }^{4} \text { EOR }^{3}$ | $\begin{array}{\|lrl} \hline 5 & & 4 \\ 3 & \text { EOR } \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 6 & & 5 \\ & \text { EOR } & \\ 3 & & 1 \times 2 \\ \hline \end{array}$ | ${ }_{2}$ EOR $^{4}$ | $\int_{1}^{4} \text { EOR }{ }^{3}$ | $\begin{gathered} 8 \\ 1000 \end{gathered}$ |
|  | 1 INH | $2 \quad$ IMM | 2 DIR |  |  |  |  |  |
|  | ${ }^{2} \text { SEC }^{2}$ | ${ }^{2} \mathrm{ADC}^{2}$ | $\int_{2}^{4} \mathrm{ADC}^{3}$ | $\int_{3}^{5} \mathrm{ADC}^{4}$ | ${ }^{6} \quad \mathrm{ADC}^{5}$ | ${ }_{2}^{5} \text { ADC }^{4}$ | $\int_{1}^{4} \mathrm{ADC}^{3}$ | $\begin{gathered} 9 \\ 1001 \end{gathered}$ |
|  | 1 INH | 2 IMM |  |  |  |  |  |  |
|  | ${ }^{2} \mathrm{CLI}^{2}$ | ${ }^{2} \text { ORA }^{2}$ | $\begin{array}{\|lrr} \hline 4 & & 3 \\ 2 & \text { ORA } \\ \hline \end{array}$ | $\int_{3}^{5} \quad \text { ORA }^{4}$ | $\int_{3}^{6} \quad \begin{array}{ll} \text { ORA }^{5} \\ & \\ 1 \times 2 \end{array}$ | ${ }^{5} \quad \text { ORA }^{4}$ | ${ }^{4} \text { ORA }^{3}$ | $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ |
|  | $1 \quad \mathrm{INH}$ | $2 \quad \mathrm{IMM}$ |  |  |  |  | 1 IX |  |
|  | $2^{2} \mathrm{SEI}^{2}$ | ${ }^{2} \mathrm{ADD}^{2}$ | $\int_{2}^{4} \mathrm{ADD}^{3}$ | $3_{3}^{5} \quad \mathrm{ADD}^{4}$ | $\int_{3}^{6} \mathrm{ADD}^{5}$ | $\int_{2}^{5} \mathrm{ADD}^{4}$ | ${ }^{4} \mathrm{ADD}^{3}$ | $\begin{gathered} \text { B } \\ 1011 \\ \hline \end{gathered}$ |
|  | $1 \quad \mathrm{INH}$ | $2 \quad$ IMM |  |  |  |  | 1 IX |  |
|  | ${ }^{2}$ RSP ${ }^{2}$ |  | $3{ }^{3} \mathrm{JMP}^{2}$ | $3_{3}^{4} \mathrm{JMP}^{3}$ | $\begin{array}{\|lr} 5 & \\ 3 & \mathrm{JMP}^{4} \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 4 & & \\ & \mathrm{JMP}^{3} \\ \hline \end{array}$ | $\int_{1}^{3} \quad \mathrm{JMP}^{2}$ | $\begin{gathered} C \\ 1100 \end{gathered}$ |
|  | $1 \quad \mathrm{INH}$ |  |  |  |  |  |  |  |
|  | ${ }^{2} \text { NOP }^{2}$ | ${ }^{8} \mathrm{BSR}^{6}$ | $\begin{array}{\|lll} \hline 7 & & 5 \\ & \mathrm{JSR}^{5} \\ 2 & \text { DIR } \\ \hline \end{array}$ | $\begin{array}{\|lrr} \hline 8 & & 6 \\ & \mathrm{JSR}^{6} \\ 3 & \text { EXT } \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 9 & & \\ & \mathrm{JSR}^{7} \\ 3 & & \mathrm{I} \times 2 \\ \hline \end{array}$ | $\begin{array}{\|lll} 8 & & 6 \\ & \mathrm{JSR} & \\ 2 & & \mathrm{IX1} \\ \hline \end{array}$ | $\int_{1}^{7} \quad \mathrm{JSR}_{\mathrm{IX}}^{5}$ | $\begin{gathered} D \\ 1101 \\ \hline \end{gathered}$ |
|  | 1 INH | 2 REL |  |  |  |  | 1 IX |  |
| * STOP ${ }^{2}$ |  | ${ }^{2}$ LDX $^{2}$ | ${ }^{4}$ LDX $^{3}$ | ${ }^{5} \text { LDX }^{4}$ | $\int_{3}^{6} \quad \operatorname{LDX}^{5}$ | $\int_{2}^{5} \quad \text { LDX }^{4}$ | ${ }^{4} \operatorname{LDX}^{3}$ | $\begin{gathered} E \\ 1110 \end{gathered}$ |
| $1 \quad$ INH |  | $2 \quad \mathrm{IMM}$ | 2 DIR | $3 \quad$ EXT |  |  | 1 IX |  |
| ${ }^{*} \text { WAIT }^{2}$ | ${ }^{2} \mathrm{TXA}^{2}$ |  | ${ }_{2}{ }^{5} \text { STX }^{4}$ | $\int_{3}^{6} \begin{array}{rr} 5 \\ \mathrm{STX}^{6} & \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 7 & & 6 \\ 3 & \text { STX }^{6} & \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 6 & & 5 \\ 2 & & \\ \hline \end{array}$ | $\int_{1}^{5} \mathrm{STX}^{4}$ | F <br> 1111 |
|  |  |  |  |  |  |  |  |  |

## LEGEND



Providing users with concise, up-to-date information on Motorola's M6805 HMOS/M146805 CMOS family, this manual shows how various family members can be used for design of control and instrumentation as well as other diverse applications. Basic design differences between 15 of the family devices are listed in this easy-to-use manual:

| MC6805P2 | MC68705P3 |
| :--- | :--- |
| MC6805P4 | MC68705R3 |
| MC6805P6 | MC68705U3 |
| MC6805R2 | MC1468705G2 |
| MC6805R3 | MC146805E2 |
| MC6805T2 | MC146805F2 |
| MC6805U2 | MC146805G2 |
| MC6805U3 |  |

This versatile family of microcomputers and a microprocessor offers many versions for diverse applications with the latest features including EPROM for easy prototype system design, low power versions, low cost, and powerful architecture.

Detailed information on software (descriptions and applications) and hardware (features and applications) is provided in the main chapters. Also included are chapters on the EPROM programmer and on the self-test, the on-chip firmware test capability. Appendices are included to provide designers with the latest M6805 HMOS/M146805 CMOS family programming information.


[^0]:    *Indıcates standby RAM.

[^1]:    *At the initial printing of this manual, four different M6805 HMOS/M146805 CMOS Family EPROM types are available; however, others are scheduled to follow.

[^2]:    * The clocking source must be the internal $\phi 2$ clock

