

STD 7000

7304 Dual UART Card USER'S MANUAL

7304 Dual UART Card USER'S MANUAL

FREE FREE STATES



TABLE OF CONTENTS

SECTION	TITLE	PAGE
1	Data Sheet for 7304	4
2	Functional Description	8
3	Mapping	14
4	Operation and Programming Examples	15
5	Environmental Specifications	21
6	Electrical Specifications	21
7	Mechanical Component Placement	25
8	Connector Pin List	26

LIST OF ILLUSTRATIONS

FIGURE	TITLE	PAGE
1	7304 Block Diagram	4
2	Control Byte Format	9
3	Command Byte Format	9
4	Status Byte Format	11
5	Baud Rate Register Format	13
6	7304 Mapping	14
7	Initialize UART Flowchart	16
8	Write Character Flowchart	17
9	Read Character Flowchart	18
10	Initialize Subroutine for 8085	19
11	Write Subroutine for 8085	2Ô
12	Read Subroutine for 8085	21
13	7304 Component Placement	25
14	Connector Jl Pin List for RS-232C	26
15	Connector J3 Pin List for RS-232C	26
16	Connector Jl Pin List for TTY	27
17	STD Connector Pin List	27

U

PRODUCT OVERVIEW

The 7304 provides two, fully independent, RS-232C serial data communication channels on a single STD card. Asynchronous operation up to 19,200 baud is supported for full duplex DTE (Data Terminal Equipment) or DCE (Data Communications Equipment) applications.

Capabilities include a TTY Interface provision for one channel and polled interrupt logic for both channels.

PRODUCT FEATURES

RS-232C Serial Interface specification Dual, independent 8241A USARTS Independent program selectable baud rates to 19200 baud for RS-232C Independent polled interrupt logic Connection available for 7320 priority interrupt card Selectable DTE/DCE configuration for each channel Dual 26 pin male header connectors +5V, ±12V operation Socketed ICs ASR-33 TTY interface circuit Fully compatible with 7801, 7802, and 7803 CPU cards



FIGURE 1 7304 BLOCK DIAGRAM

FUNCTIONAL CAPABILITY

- Industry standard 8251A USART, functional in asynchronous mode of operation only
- Asychronous RS-232C operation to 19,200 baud
- Independent baud rates of 110, 150, 300, 1200, 1800, 2400, 4800, 9600 and 19,200 baud.
- Variable character length of 5, 6, 7 or 8 bits
- Optional parity checking for odd or even parity
- Varible stop time of 1, 1 1/2, or 2 stop bits
- Optional configuration for data terminal equipment or data communications equipment
- Transmit handshake capability (CTS, RTS)
- Equipment status handshake capability (DTR, DSR)
- Overrun detection
- Polled interrupt logic on board for use with 8085, Z80 and 6800.
- Vectored interrupt available using 7320 Priority Interrupt Card
- TTY interface for one channel using Pro-Log standard

MAPPING

- Occupies 8 read/write ports
- Standard mapping of EØ through E7
- Remapping allowed by changing wire jumpers

ENVIRONMENTAL SPECIFICATIONS

- Free air operating temperature from 0°_{2} C to 55°_{2} C
- Free air storage temperature from -40°C to 75°C
- Operating humidity from 0% to 95% non-condensing relative humidity

POWER REQUIREMENTS

- Vcc requirement of +5 ±0.25 volt at 660mAmp maximum
- Aux +V requirement of +12 ± 0.60 volt at 120mAmp maximum
- Aux -V requirement of -12 ± 0.60 volt at 120mAmp maximum

RS-232C INTERFACE SPECIFICATIONS

- High level output at +9.0 volt minimum
- Low level output at -9.0 volt maximum
- High level short circuit current of +12.0 mAmp maximum
- Low level short circuit current of -12.0 mAmp maximum
- Output range of change of 30 volt/user maximum

J1 CON	NECT	OR P	IN LI	ST FO	R RS-232C
PIN NU	MBEF	1		PIN N	UMBER
SIGNAL FLOW					SIGNAL FLOW
SIGNAL]				SIGNAL
		2	1		
		4	3		TXD (BA)
		6	5		RXD (BB)
		8	7		RTS (CA)
		10	9		CTS (CB)
		12	11	NOUT	DSR (CC)
DTR (CD)	NOUT	14	13		SIGNAL GND (AB)
		16	15		
		18	17		
		.20	19		
		22	21		
		24	23		
		26	25		

CONNECTOR J1 PIN LIST FOR RS-232C

J3 CON	NECT	OR P	IN LI	ST FO	R RS-232C
PIN NU	JMBER			PIN N	UMBER
SIGNAL FLOW	N				SIGNAL FLOW
SIGNAL]				SIGNAL
		2	1		
		4	3		TXD (BA)
		6	5		RXD (BB)
		8	7		RTS (CA)
		10	9		CTS (CB)
		12	11		DSR (CC)
DTR (CD)	NOUT	14	13		SIGNAL GND (AB)
		16	15		
		18	17		
		20	19		
		22	21		
		24	23		
		26	25		

CONNECTOR J3 PIN LIST FOR RS-232C

J1 CO	NNEC	TOR	PI	NL	IST FO	OR TTY
PIN NU	JMBER	1				UMBER
SIGNAL FLOW	SIGNAL FLOW					SIGNAL FLOW
SIGNAL						SIGNAL
TAPE DRIVE	OUT	2	Π	1	IN	TAPE RETURN
TRANSMIT DRIVE	Ουτ	4	$\ $	3		
TRANSMITRETURN	IN	6		5		
RECEIVE INPUT	IN	8		7	OUT	RECEIVE RETURN
		10		9	Ουτ	PULL-UP
	T	12	11	11		
	1	14		13		
		16	11	15		
		18	11	17		
	1	20	I	19		
· · · · · · · · · · · · · · · · · · ·		22	11	21		
		24	IГ	23		
		26	11	25		

CONNECTOR JI PIN LIST FOR TTY

ST	D/730	4 EDG	ECC	1(INE	CTOR	PIN LI	ST
P	IN NU	MBER	1	Π		PIN N	UMBE	R
OUTPUT (LSTTL I	DRIVE))					OUTP	UT (LSTTL DRIVE)
INPUT (LSTTL LOADS)								INPUT (LSTTL LOADS)
MNEMONIC								MNEMONIC
+5 VOLTS	IN	,	2	Π	1		IN	+5 VOLTS
GROUND	IN		4		3		IN	GROUND
-5V			6		5			-5V
D7	í	60	8		7	60	1	D3
D'6	1	60	10		9	60	1	D2
D5	1	60	12		11	60	1	D1
D4	1	60	14		13	60	1	D0
A15			16		15		1	A7
A14			18		17		1	A6
A13			20		19		1	A5
A12			22		21		1	A4
A11			24		23		1	A3
A10			26		25		1	A2
A9			28		27		1	A1
A8			30		29		1	A0
RD'	1		32		31	1		WR.
MEMRQ.			34		33	1		IORQ.
MEMEX.			36		35	1		IOEXP.
MCSYNC.			38		37			REFRESH
STATUS 0'			40		39			STATUS 1*
BUSRQ.			42		41			BUSAK'
INTRQ.		60	44		43	1		INTAK'
NMIRQ*			46		45			WAITRQ'
PBRESET			48		47	1		SYSRESET
CNTRL.			50		49			CLOCK.
PC1	IN		52		51		OUT	PC0
AUX GND			54		53			AUX GND
AUX-V (-12V)	IN		56		55		IN	AUX +V (+12V)
Low Level Active								

Edge Connector Pin List

STD CONNECTOR PIN LIST

2 FUNCTIONAL OPERATION AND PROGRAMMING

The operation of each data channel may be divided into three functional areas. The first area involves programming the 8251A USART which includes mode control/commands, status, parallel data output and parallel data input. Because the characteristics of this industry standard USART are unaltered for asynchronous operation in this application, only a short description of operation will be included here. For an extended description of operation, consult one of the major suppliers of the this integrated circuit.

8251A OPERATION AND PROGRAMMING

The 8351A must be reset following power on and maybe reset at any following time after completion of an operation and before a new operation is started. After a reset, the USART enters an initialization state where it waits for two bytes from the CPU. Note that during this initialization state the USART may neither transmit nor receive data. The first byte sent after reset is interpreted by the USART as a control byte.

CONTROL BYTES

After reset the first byte sent to the command register is interpreted as a control byte. The control byte format is shown in Figure 2. Control codes bits 1 and 0 must be set to a non-zero value to define asynchronous operation and to define the relationship between data transfer baud rate and receiver or transmitter clock rate. Note that the 7304 supports the asynchronous mode of operation only. Asynchronous serial data may be received or transmitted on every clock pulse, on every 16th clock pulse, or on every 64th clock pulse. Normally these two bits should be programmed as 10 to select the 16X baud rate factor. See figure 5 for further details.

Control bits 3 and 2 determine the number of data bits which will be present in each data character.

Bits 5 and 4 determine whether there will be a parity bit in each character, and if there is, whether odd or even parity will be used when transmitting or when checking during receiving.

Control bits 7 and 6 determine the number of stop bits that will be appended to each serial byte when transmitting and the number allowed when receiving each serial byte.

COMMAND BYTE

After reset the second byte and every subsequent byte thereafter sent to the command register is interpreted as a command byte. The command byte may therefore be sent at any time to control the USART operation. The format of the command word is shown in Figure 3.

Bit 0 of the command word is the transmit enable bit. Output data from the USART cannot take place unless this bit is in the active state:

<u>D7</u>	<u>D6</u>	<u>D5</u>	D4.	<u>D3</u>	<u>D2</u>	<u>D1</u>	DO	
STOP	BIT	EVEN PARITY	PARITY	BITS	/CHARACTER	RATE	FACTOR	
STOP	BIT		- 00 IN 01 1 10 1 11 2	VALID STOP BI 1/2 STO STOP BI	T P BITS TS			
EVEN	PARI	ТҮ	- 0 0D 1 EV	D PARIT EN PARI	Y TY			
PARI	TY EN	ABLE	- O PA 1 PA	RITY DI RITY EN	SABLE ABLE •			
BITS	/CHAR	ACTER	- 00 5 01 6 10 7 11 8	BITS PE BITS PE BITS PE BITS PE	R CHARACTER R CHARACTER R CHARACTER R CHARACTER			
RATE	FACT	OR	- 00 IN 01 AS 10 AS 11 AS	VALID YNC MOD YNC MOD YNC MOD	E 1X BAUD RA E 16x BAUD R E 64x BAUD R	ATE ATE ATE		
			FIC	GURE 2				
			CONTROL	BYTE F	ORMAT			
<u>D7</u>	<u>D6</u>	<u>D5</u> <u>D1</u>	<u>D3</u>	<u>D2</u> <u>I</u>				
	SR	TH EF	SBRK	RENE	RO TEN			
SR -	SOF	TWARE RESE	T	- 0 1	INACTIVE MOMENTARY A	CTIVE		
тн -	- TRAM	ISMITE HAN	IDSHAKE	- 0 1	INACTIVE ACTIVE (RT	S FOR [DTE CTS	FOR DCE
ER -	ERRO	OR FLAG RE	SET	- 0 1	INACTIVE MOMENTARY A	CTIVE		
SBRK	- SEN	ID BREAK	ч. С	- 0 1	INACTIVE ACTIVE			
REN -	RECE	IVE ENABL	Ε	- 0 1	INACTIVE ACTIVE			
ERO -	EQUI	PMENT REA	DY OUTPUT	- 0 1	INACTIVE ACTIVE (DTR	FOR DT	E, DSR F	OR DCE)
TEN -	TRAN	SMIT ENAB	LE	- 0 1	INACTIVE			

FIGURE 3

COMMAND BYTE FORMAT

)

 \bigcirc

D

Bit 1 of the command word is the equipment ready output bit. When the 7304 channel is configured as DTE, this bit sends the data terminal ready (DTR) message. When the 7304 channel is configured as DCE, this bit sends the data set ready (DSR) message.

Bit 2 is the receive enable command bit. This bit is used to enable the received ready signal. This bit does not prevent the assembly of serial characters, however. Note that an overrun error may occur if characters are continuously sent To insure proper operation, the overrun error is usually reset with the same command that sets the receive enable command bit.

Bit 3 is the send break command bit. When this bit is set, the serial transmitted data is interrupted and a continuous low level (spacing) signal is transmitted. This signal will be sent continuously as long as this bit is set.

Bit 4 is the error reset bit. This bit clears the three error flags in the status register. This bit performs a momentary function.

Bit 5 is the transmit handshake bit. When the 7304 is configured as DTE, this bit sends the request to send (RTS) message. When the 7304 is configured as DCE, this bit sends the clear to send (CTS) message.

Bit 6 is the software reset bit. The USART channel enters the initialize state. This bit performs a momentary function. For a description of the initialized state, see the beginning of this section.

STATUS BYTE

The status byte for each channel may be obtained by reading the port address shown in Figure 6. The format of the status byte is shown in Figure 4

Bit 0 is the transmit ready bit. This bit indicates that the transmit character buffer is empty and that the USART can accept a new character for transmission. This bit is cleared when the transmit buffer is loaded by the CPU.

Bit 1 is the receive ready bit. This bit indicates that the receive buffer has a character available. This bit is cleared when the receive buffer has been emptied by the CPU.

Bit 2 indicates when the transmit output buffer is empty.

Bit 3 is the parity error signal which indicates that the received character has an error. This bit is reset by the error reset bit in the command word.

Bit 4 is the overrun error bit which indicates that the received character has been overwritten by the next character. This bit is reset by the error reset bit in the command word.

Bit 5 is the framing error bit which indicates that the received character had either an incorrect number of bits or the wrong number of stop bits. This bit is reset by the error reset bit in the command word.

	<u>D7</u>	<u>D6</u>	<u>D5</u>	<u>D4</u>	<u>D3</u>	<u>D2</u>	DI	DO			
	ERI		FE	OE	PE	TOE	RRDY	TRDY			
ERI -	EQUIPM	IENT REA	DY INP	UT		- 0 IN. 1 AC	ACTIVE TIVE (DSI	R FOR DTE	E, DTR	FOR	DCE)
FE -	FRAMIN	IG ERROR	t			- 0 IN 1 AC	ACTIVE TIVE				
OE -	OVERRU	N ERROR				- 0 IN 1 AC	ACTIVE TIVE				
PE -	PARITY	ERROR				- 0 IN 1 AC	ACTIVE FIVE				
TOE -	TRANSM	IT OUTP	UT BUF	FER EM	ΡΤΥ	- 0 IN/ 1 AC	ACTIVE				
RRDY -	RECEI	VE READ	Y BIT			- 0 IN/ 1 ACT	ACTIVE FIVE				
TRDY -	TRANS	MIT REA	DY BIT			- 0 IN/ 1 AC1	ACTIVE FIVE				
					_ •						

FIGURE 4

STATUS BYTE FORMAT

¢

ŀ

L

٤

Bit 6 is not used.

Bit 7 is the equipment ready input bit. When the 7304 channel is confidured as DTE, this bit indicates the state of data set ready (DSR) line. When the 7304 channel is configured as DCE, this bit indicates the state of the data terminal ready (DTR) line.

BAUD RATE OPERATION AND PROGRAMMING

Each channel of the 7304 must have the buad rate selected before data can be transmitted or received. This is accomplished by writing to the baud rate register with the appropriate value as shown in Figure 5. Normally the baud rate is selected before the 8251 control and command bytes are programmed.

The transmit and receive baud rates are equal for each channel. The baud rates for each channel are completely independent from each other. This is accomplished by generating all eight baud rate frequencies simultaneously. The baud rate multiplexer for each channel then selects the frequency desired for that channel.

The two interrupt enable bits for each channel will be described in the interrupt programming section.

INTERRUPT OPERATION AND PROGRAMMING

The 7304 has a polled interrupt capability for each channel. This logic will generate an interrupt request to the CPU if the interrupt is enabled and the interrupt condition becomes true. Combined enables for transmit and receive ready conditions are located in the baud rate register and must be set to 'one' for an interrupt to occur. Conditions causing an interrupt to occur include the transmit ready bit going true (TRDY-BIT 0 of the status byte) or the receive ceive ready bit going true (RRDY-BIT 1 of the status byte) for either channel.

The interrupt is acknowledged (cleared) by the CPU taking action on the request. This would include reading a data byte for the RRDY bit becoming true or writing a data byte for the TRDY bit becoming true. The CPU may determine the source of the interrupt by reading the status from each channel ("polling").

This method of interrupt processing is fully compatible with the Z80 Mode 1, 8085 and 6800. For use with other processor specific interrupt types, a connector is available for use with other interrupt controllers such as the 7320.

TTY CONFIGURATION

The 7304 contains a standard Pro-Log TTY interface circuit. The capability may be selected only for channel B by placing an on-board configuration jumper in the correct position (see Mechanical Section). This interface operates only as DCE at speeds up to 300 baud. See the 7301 Data Sheet for further details.

07	<u>D6</u>	D5	<u>D4</u>	<u>D3</u>	<u>D2</u>	<u>D1</u>	DO
EA	BAUD	RATE	A	EB	BAUD	RAT	ΕB
R		τε Δ Δ		000	11	0 RAI	
0	for vi	6 fac	tor	000	15		
(0 rac	[0]]	001	30		
				010	120	O BA	10
e.				100	120	0 BAI	10
				100	240	0 RAI	10
				110	480	0 RAI	10
				111	960	O BAI	JD
BA	UD RAT	EAA	ND B	000	176	O BA	UD
(for x1	facto	or)	001	240	O BA	UD
-			-	010	480	0 BA	UD
				011	1920	0 BA	UD
				100		-	
				101		-	
				110		-	
				111		-	
Ε ^	- 117	EDDUDT		סוב הש		•	0 016401

t

t

1

EA -	INTERRUPT	ENABLE	CHANNEL	A (DISABLE INTERRUPT ENABLE INTERRUPT
E8 -	INTERRUPT	ENABLE	CHANNEL	B 0	DISABLE INTERRUPT ENABLE INTERRUPT

FIGURE 5

BAUD RATE REGISTER FORMAT

3 MAPPING

The 7304 appears to the programmer as a series of ports as shown in Figure 6 Each UART channel has a read data/write data port, a command/status port, and a baud rate select port.

The 1/0 ports of the 7304 are selected by a decoded combination of address lines A7 through A0. The 7304 is shipped with the port assignments shown in Figure 6. The user may change the port address assignments by changing jumper wires SX and SY. Refer to Figure 13 for the position of SX and SY. Refer to the Series 7000 STD BUS Technical Manual for additional card mapping information for the eight port per card scheme.

	<u>D7 D6 D5 D4 D3 D2 D1 D0</u>
PORT E7 - WRITE	- DON'T CARE
PORT E7 - READ	← DON'T CARE
PORT E6 - WRITE	DON'T CARE
PORT E6 - READ	← DON'T CARE
PORT E5 - WRITE	← DON'T CARE>
PORT E5 - READ	DON'T CARE
PORT E4 - WRITE	←COMMAND/CONTROL CHANNEL A →
PORT E4 - READ	-STATUS CHANNEL A
PORT E3- WRITE	-OUTPUT DATA CHANNEL A
PORT E3 - READ	INPUT DATA CHANNEL A>
PORT E2 - WRITE	\leftarrow COMMAND/CONTROL CHANNEL B \rightarrow
PORT E2 - READ	← STATUS CHANNEL B
PORT E1 - WRITE	\leftarrow output data channel b \longrightarrow
PORT E1 - READ	← INPUT DATA CHANNEL B>
PORT EO - WRITE	\leftarrow BAUD RATE REGISTER \longrightarrow
PORT EO - READ	DON'T CARE

FIGURE 6

7304 MAPPING

4. OPERATION AND PROGRAMMING EXAMPLES

Typical operation of the 7304 involves three basic functions. These functions include:

- 1. Initializing the UART
- 2. Writing a character to the UART
- 3. Reading a character from the UART

A flowchart of each operation is included with subroutines for Pro-Log's 7801 808 5A CPU card.

The initialize subroutine first sets the desired baud rate as shown in Figure 7. Because interrupt processing is not needed in this example, the interrupt enable bit will be set to zero for the desired channel. The control byte is written out next with bits set as shown in Figure 2. The command byte is written out last with bits shown in Figure 3. Because a control byte is sent there is an assumption that the subroutine is called only once after power on or system reset. See Section 2 for further details.

To write a character out, the flowchart in Figure 8 may be used. The first operation performed is reading the UART status to determine if the UART transmitter is ready for a data byte. If it is, the data character is output to the data port. If the UART is not ready, the program waits until it is ready. After the character is output the subroutine exits.

To read a character in, the flowchart in Figure 9 may be used. The first operation performed is reading the UART status to determine if the UART receiver has received a data byte. If no character has been received, the program waits until a data byte is input. When the input character has been assembled into an 8-bit wide character in the receiver, several checks are made to determine if the character is valid. The parity of the character is checked against the parity bit to determine if any bits in the character were altered. An overrun error is detected if the current byte was sent while the previous byte was still in the UART. This error indicates the microprocessor system is not servicing the UART fast enough. A framing error is detected if either an incorrect number of data bits were received or if an incorrect number of stop bits were used to terminate the character. If any of these error conditions are true, an error flag in memory is set, the UART error is reset, and the subroutine exits. If the data byte is error-free, the data byte is read, the correct number of bits is masked off, and the subroutine exits.





INITIALIZE UART FLOWCHART

FIGURE 7

 \bigcirc



£11

WRITE CHARACTER FLOWCHART

FIGURE 8



 \bigcirc

D

READ CHARACTER FLOWCHART FIGURE 9

			11.4 LUN			The second second second second
Frad.	ZALIF CIL	·····	T	Ma Mara		TITLE DATE
A1-11	A	111.111	1 4141	147.14	MERENE IE FE	COMMUNICATS
<u>–"</u>	00	00	INITIALIZE UNAT	NOP		
	2	00		AOP		67 06 05 04 03 D2 D1 D0
	3	3E		LDAL		WAITE BAUD RATE
	4	33_			33	-1200 B MASK A- BAND A BAND B
	5	23		OPA		MALK B
	7	36		- IDAI	<u> </u>	THE POINTE CONTROL PATE
	8	LA		-	CA	+12 STOP BITS STOPPITS FARING BUTS BATE
	9	D3		OPA		NO PARITY CHARACTER
	A	E4			. E4	CHAR IX BAND
	B	53		OPA	63	
	D	35		LDAI	<u> </u>	- WRITE COMMAND BUTE
	Ε	37		-	37	D7 06 05 04 03 02 01 00
	F	D3		OPA		NOT USED
	0	E4		-	E4 ·	SOFTWARE RET TRINS MIT
		52		- <u>00</u> 4	52	EREA FLAG RESET
	3	CA	<u> </u>	RTS		SEND BREAK
	4					
	5					
	6					
				<u>†</u>		
	9	1				
	A					
	8	ļ				
	- c	ļ				
		<u> </u>			1	
	E	1	1	1	1	
	F					
	F	FIG	URE 10 - IN	ITJALI	ZE SUBRO	UTINE FOR 8085
	F	FIG	URE LO - IN PRO-LOG	ITJALI CORPORA	ZE SUBRO	DITINE FOR 8085
	F	FIG	URE 10 - IN PRO-LOG		ZE SUBRO	DTINE FOR 8085 PROGRAM ASSEMBLY FORM
HE PAGE ADS		FIG	URE 10 - IN PRO-LOG		ZE SUBRO	PROGRAM ASSEMBLY FORM
HE PAGE ADS 11		FIG	URE LO - IN PRO-LOG LABEL (HRITE UNRTA)	ITJALL CORPORA MILENCIC INSTR IPA		DITINE FOR 8085 MENT
PAGE ADS 11	E F XACEO.V L ¹¹ ACO 20 1 20	FIG NSTR DB E4 Eb	URE LO - IN PRO-LOG LABEL (NRITE UARTA)	ITJALL CORPORA INSTR IPA - ANAI	ZE SUBRO	DITINE FOR 8085 PROGRAM ASSEMBLY FORM TITLE DATE COMMENTS - WAIT FOR READY
HE PAGE ADS II	E F XACEO.V ACEO	FIG NSTR DB E4 Eb O1	URE 10 - IN PRO-LOG LABEL (NRITE UARTA)	ITJALI CORPORA INSTR IPA - ANAI -	ZE SUBRO	DITINE FOR 8085 PROGRAM ASSEMBLY FORM TITLE DATE COMMENTS -WAIT FOR READY
не Рабь АДЗ 11	E F 2.0 1 2 3 4	FIG	URE LO - IN PRO-LOG LABEL (NRITE UART A)	ITJALI CORPORA INSTR IPA - ANAI - JP	ZE SUBRO	DITINE FOR 8085 MAIN 177 PROGRAM ASSEMBLY FORM TITLE DATE COVMENTS - WAIT FOR READY
PAGE AQ3	E F ACE C.V. L ^{1,C} ACE 20 1 2 3 4 5	FIG 144 145 ^{-R} DB E4 E6 01 CA 20	URE LO - IN PRO-LOG LABEL (HRITE UNRTA)	ITJALI CORPORA INSTR INSTR IPA - ANAI - JP - JP	ZE SUBRO	DITINE FOR 8085
	E F 2.0 1 2 3 4 5 6 7	FIG VISTR DB E4 E6 01 CA 20 11 7E	URE LO - IN PRO-LOG LABEL (NRITE UART A)	ITJALI CORPORA UNEMENIC INSTR IPA - ANAI - JP - - LDA	ZE SUBRO	DITINE FOR 8085
	E F 2.0 1 2 3 4 5 6 7 8	FIG VISTR DB E4 E6 01 CA 20 11 7E D3	URE LO - IN PRO-LOG LABEL (NRITE UARTA)	ITJALL CORPORA UNSTR IPA - ANAI - JP - LDA	ZE SUBRO	DITINE FOR 3035
	E F XACEC.W L ¹ VE ACB 20 1 2 3 4 5 6 7 8 9	FIG NSTR DB E4 E6 01 CA 20 11 7E D3 E3	URE IO - IN PRO-LOG LAGEL (NRITE UNRTA)	ITJALI CORPORA INSTR IPA - ANAI - JP - LDA	ZE SUBRO	DITINE FOR 8085
	E F ACEC.W L ¹ VE ACE 2.0 1 2 3 4 5 6 7 8 9 A	FIG 14 15°R DB E4 E6 01 CA 20 11 7E D3 E3 CQ	URE LO - IN PRO-LOG LABEL (HRITE UNRT A)	ITJALI CORPORA INSTR IPA - ANAI - JP - LDA - RTS	ZE SUBRO	DITINE FOR BOBS NOR 117 PROGRAM ASSEMBLY FORM TITLE DATE COMMENTS - WAIT FOR READY - WAIT FOR READY - WRITE ASCIL
	E F 20 1 2 3 4 5 6 7 8 9 9 A B	FIG 141 15 ^{TR} DB E4 E6 01 CA 20 11 7E D3 E3 C4	URE LO - IN PRO-LOG LABEL (HRITE UART A)	ITJALI CORPORA UNSTR IPA - ANAI - JP - LDA - RTS	ZE SUBRO	DITINE FOR 8085 """"""""""""""""""""""""""""""""""
	E F 7 2.0 1 2 3 4 5 6 7 8 9 A B C D	FIG VISTR DB E4 E6 01 CA 20 11 7E D3 E3 C4	URE 10 - IN PRO-LOG LABEL (NRITE UART A)	ITJALI CORPORA UNSTR INO	ZE SUBRO	DITINE FOR 8085 """"""""""""""""""""""""""""""""""
	E F 20 1 2 3 4 5 6 7 8 9 9 A B C C D E	FIG VISTR DB E4 E6 01 CA 20 11 7E D3 E3 C4	URE 10 - IN PRO-LOG LABEL (NRITE UART A)	ITJALI CORPORA UNSTR IPA - ANAI - JP - LDA - RTS	ZE SUBRO	DITINE FOR 8085
	E F F 20 1 2 3 4 5 6 7 8 9 9 A B C D E F	FIG NSTR DB E4 E6 01 CA 20 11 7E D3 E3 C4	URE IO - IN PRO-LOG LABEL (HRITE UNRT A)	ITJALI CORPORA INSTR IPA - ANAI - JP - LDA - RTS	ZE SUBRO	DITINE FOR BOBS NOR 117 PROGRAM ASSEMBLY FORM TITLE DATE COMMENTS - WAIT FOR READY - WAIT FOR READY - WRITE ASCIL
	E F A 20 1 2 3 4 5 6 7 8 9 9 A B C C D F F S 0	FIG 15 ^{-A} DB E4 E6 01 CA 20 11 7E D3 E3 C4 D3 E3 C4 D3 E3 C4 D3 E3 C4 D3 E3 C4 D3 E3 C4 D3 E3 C4 C4 C4 C4 C5 C5 C4 C5 C5 C5 C5 C5 C5 C5 C5 C5 C5	URE IO - IN PRO-LOG LABEL (HRITE UART A)	ITJALI CORPORA UNSTR IPA - ANAI - JP - LDA - RTS	ZE SUBRO	UTINE FOR BOBS """"""""""""""""""""""""""""""""""
	E F F 20 1 2 3 4 5 6 7 8 9 A B C D E F 7 30 1 2	FIG NSTR DB E4 E6 01 CA 20 11 7E D3 E3 C9 E2 E6 E6	URE 10 - IN PRO-LOG LABEL (NRITE UART A)	ITJALI CORPORA UNSTR IPA - ANAI - LDA - RTS - IPA - -	ZE SUBRO	DITINE FOR BOSS """"""""""""""""""""""""""""""""""
	E F F 2.0 1 2 3 4 5 6 7 8 9 4 5 6 7 8 9 A B C D E F T 3 0 1 2 3 1 2 3	FIG VISTR DB E4 E6 01 CA 20 11 7E D3 E3 CQ DB E2 E6 C1	URE 10 - IN PRO-LOG LABEL (NRITE UART A)	ITJALI CORPORA UNSTR IPA - ANAI - JP - LDA - RTS - IPA - - ANAI - - ANAI -	ZE SUBRO	DITINE FOR BOSS """"""""""""""""""""""""""""""""""
	E F F 2.0 1 2 3 4 5 6 7 8 9 9 4 5 6 7 7 8 8 9 9 4 5 5 6 7 7 8 8 9 9 4 5 7 7 8 9 9 4 4 5 7 7 8 9 9 1 2 0 1 2 3 4 4 5 5 6 7 7 1 2 0 1 1 2 3 4 4 5 5 5 1 1 1 2 1 2 1 1 2 1 1 2 1 1 1 1 1	FIG 141 1578 DB E4 Eb 01 CA 20 11 7E D3 E3 C4 D3 E2 E4 C4 CA	URE IO - IN PRO-LOG LABEL (NRITE UARTA)	ITJALI CORPORA UNSTR IPA - ANAI - JP - LDA - RTS - NNAI - JP - JP	ZE SUBRO	DITINE FOR BOBS MONITY PROGRAM ASSEMBLY FORM TITLE DATE COMMENTS - WAIT FOR READY L WRITE ASCIL - WAIT FOR READY - MAIT FOR READY
	E F F 20 1 2 3 4 5 6 7 8 9 4 5 6 7 8 9 9 4 5 6 7 7 8 9 9 4 5 6 7 7 8 9 9 4 5 6 7 7 8 9 9 4 5 5 6 7 7 8 9 9 4 5 5 6 7 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 1 2 0 1 1 2 0 1 1 2 0 1 1 2 0 1 1 2 0 1 1 2 0 1 1 2 0 1 1 2 0 1 1 2 0 1 1 2 0 1 1 2 0 1 1 1 2 0 1 1 1 2 0 1 1 1 2 0 1 1 1 1	FIG NSTR DB E4 E6 01 CA 20 11 7E D3 E3 C4 D3 E3 C4 D3 E3 C4 D3 E4 D3 E3 C4 D3 C4 D3 E3 C4 D3 C4 D3 C4 D3 C4 D3 C4 D3 C4 D3 C4 D3 C4 D3 C4 D3 C4 D3 C4 D3 C4 D3 C4 D3 C4 D3 C4 C4 C4 C4 C4 C4 C4 C4 C4 C4	URE 10 - IN PRO-LOG (ABEL (HRITE UART A)	ITJALI CORPORA INSTR IPA - ANAI - JP - LDA - LDA - NAI - JP - - LDA - - LDA - - - - - - - - - - - - - - - - - - -	ZE SUBRO	UTINE FOR BOSS
	E F F 2.0 1 2 3 4 5 6 7 8 9 9 4 5 6 7 7 8 9 9 4 5 6 7 7 8 9 9 4 5 5 6 7 7 8 9 9 4 5 5 6 7 7 8 9 9 4 5 5 6 7 7 8 9 9 4 5 7 7 7 7 8 9 9 4 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	FIG VISTR DB E4 E6 01 CA 20 11 7E D3 E3 CQ 11 7E D3 E3 CQ E4 E5 CA 20 11 7E D3 E3 CQ 11 7E D3 E4 E5 CA 20 11 7E D3 E4 E5 CA 20 11 7E D3 E4 E5 CA 20 11 7E D3 E4 E5 CA 20 11 7E D3 E3 CQ 11 7E D3 E4 E5 CA 20 11 7E D3 E4 E5 CA 20 11 7E D3 E5 CQ 11 7E D3 E5 CQ 11 7E D3 E5 CQ 11 7E D3 E5 CQ 11 7E D3 E5 CQ 11 7E D3 E5 CQ 11 7E D3 E5 CQ 11 7E D3 E5 CQ 11 7E D3 E5 CQ 11 7E D3 E5 CQ 11 7E D3 E5 CQ CQ 20 11 7E D3 E5 CQ CQ 20 11 7E D3 E5 CQ CQ 20 11 7E D3 E5 CQ CQ 20 11 7E D3 E5 CQ CQ CQ 20 11 7E D3 E5 CQ CQ CQ CQ CQ CQ CQ CQ CQ CQ	URE IO - IN PRO-LOG LABEL (HRITE UART A)	1 TJ ALL CORPORA UNSTR 1 PA - ANAI - JP - LDA - RTS - NNAI - JP - - LDA - - RTS	ZE SUBRO	UTINE FOR BOSS
	E F F 20 1 2 3 4 5 6 7 8 9 4 5 6 7 8 9 4 5 6 7 8 9 4 5 6 7 8 9 4 5 6 7 8 9 4 5 6 7 8 9 8 9 4 5 6 7 8 8 9 7 8 8 9 8 7 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 8 9 8 8 8 9 8 8 8 8 9 8 8 8 8 8 9 8	FIG NSTR DB E4 E6 01 CA 20 11 7E D3 E3 C4 DB E2 E6 C1 CA 30 11 7E D3 E3 C4 D3 E3 C4 D3 E3 C4 D3 E5 D3 E4 D3 E5 D3 D3 E5 D3 D3 E5 D3 D3 E5 D3 D3 D3 D3 D3 D3 D3 D3 D3 D3	URE 10 - IN PRO-LOG LABEL (NRITE UART A)	ITJALI CORPORA UNSTR IPA - ANAI - JP - LDA - RTS - IPA - - JP - - LDA - - ANAI - - - LDA - - - - - - - - - - - - - - - - - - -	ZE SUBRO	UTINE FOR BOSS
	E F F 2.0 1 2 3 4 5 5 6 7 8 9 A B C C D F F F 30 1 2 3 4 5 5 6 7 7 8 8 9 4 8 9 4 5 5 6 7 7 8 8 9 4 8 9 7 8 9 7 8 9 7 8 9 8 9 7 8 9 8 9 7 8 9 8 9	FIG r_{AL} $r_{S} r_{R}$ DB E4 E6 01 CA 20 11 7E D3 E3 CQ D3 E2 E6 C1 CA 30 11 7E D3 E2 E5 C1 CA 30 E1 E5 C1 CA CA CA CA CA CA CA CA CA CA	URE LO - IN PRO-LOG LABEL (NRITE UART A)	ITJALI CORPORA UNSTR IPA - ANAI - JP - LDA - RTS - IPA - - JP - - LDA - - ANAI - - LDA	ZE SUBRO	DUTINE FOR BOQS

FIGURE 11 - WRITE SUBROUTINE FOR 8085

O

0

0 с D E F

PRO-LOG CORPORATION	· · ·	PROGRAM ASSEMBLY FORM

	AL 1 / 17.	AI		MATER AN ITAL		TITLE DATE
"PALL	LITA	IN-1716	1 4111 (INSTR	RACHENIK BERR	Color Dr.
	40	DB	(READ CHARACTER A)	IPA		- WAIT FOR EXITS WITH DATA IN MEMORY
_ <u></u>	1	E4		-	VART CONTROL A	RECEIVE POINTED TO BY AL
	2	47		LDB	A	READY
	3	E6		ANAI		
	4	02		•	02	
	5	CA		JP	ZI	
	6	40		-	(READ CHARACTERA)	
	7	11		•		•
	8	78		LDA	В	F CHECK FOR PARITY ERROR
	9	£6		ANA1		
	A	08		-	08	
	8	C2		JP	20	
	С	XX		-		
	D	XX		•		
	E	78		LDA	В	
	F	Eю		ANAI		
	50	10		-	10	
	1	C2		JP	20	
	2	XX -		-	OVERRUN ERBOR	
	3	XX		-		
	4	18		LDA	в	ECHECK FOR FRAMING ERROR
	5	E6		ANA	I	•
	6	20		-	2.5	
	7	C2		JP	20	,
	8	XX		-	FRAMING ERROR	
	9	XX		· -		
	A	DB		IPA		INPUT ASCIL
	В	E3		-	UART DATA A	•
	c	F6		ORAI		SET PARITY BIT
	D	80		-	90	
	E	77		STAN	(HL)	STORE IN MEMORY
<u> </u>	5 F	<u>C9</u>	L	RTS		
FIG	ORE	E 17	2 · READ	SUBR	WTINE FOR	2 8085

PRO-LOG CORPORATION

PROGRAM ASSEMBLY FORM

 \bigcirc

	ADECIM	AL		MINEMONIC		TITLE DATE
	ATR	11:579	LABEL	INSTR	MODIFIER	COMMENTS
11	60	DB	READ CHARACTER A	IPA_		- WAIT FOR EXITS WITH DATA IN MEMORY
	1	E2		-	UART CONTROL B	RECEIVE POINTED TO BY AL
	2	47		LDA	А	READY
·	3	Elo		ANAI		
	4	02		-	02	
	5	CA		JP	21	
	6	60		-	(READ CHARACTER B)	
	7	11		-		
	8	78		LDA	В	CHECK FOR PARITY ERROR
~	9	E6		ANAI		
	A	08.		-	08	
·	8	C2		JP	20	
	c	XX		-	PARITY ERBOR	
	D	XX		-		•
	E	78		LDA	В	CHECK FOR OVERRUN ERROR
	6F	Еb		ANAI		
	70	10		-	10	
	1	<u>C2</u>		JP	20	
	2	XX		-	OVERRUN ERROR	
	3	XX		-		
	•	78_		L DA	в	- CHECK FOR FRAMING ERROR
	5	66		ANA	I	
	6	20		•	20	
	~	C2		JP		
		TX		-	FRAMING_ERROR_	
	- 9	XX		•		
	-	DB		IPA		INPUT ASCIL
	D	EI			WART DATA B	4
	c	FO		ORAT	· · · · · · · · · · · · · · · · · · ·	SET PARITY BIT
· · ·	0	90_			80	L
·	E	77		STAN	(11-)	- STORE IN MEMORY
	11	69	l	RTS		

7304 DUAL WART CARD ENVIRONMENTAL SPECIFICATIONS

RECOMMENDED OPERATING LIMITS				ABSOLUTE NON-OPERATING LIMITS			
PARAMETER	MIN	TYP	МАХ	MIN	MAX	UNITS	
Free Air Temperature	0	25	55	-40	75	°c	
Humidity	0		95 🛈	0	95 🕕	%RH	
Shock	Not Specified Not Specified						
Vibration	**************************************			11			
EMI	11			11			
ESD					11		

① NON-CONDENSING RELATIVE HUMIDITY

<u>n</u>

7304 DUAL UART CARD ELECTRICAL SPECIFICATIONS

RECOMMENDED OPERATING LIMITS					ABSOLUTE NON OPERATING LIMITS			
PARAMETER	MIN	ТҮР	MAX	MIN	МАХ	UNITS		
v _{cc}	4.75	5.00	5.25	0.0	7,00	Volt		
AUX +V	11.40	12.00	12.60	0.0	15.00	Volt		
AUX -V	-12.60	-12.00	-11.40	-15.0	0.0	Volt		

RS-232C USER INTERFACE ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING LIMITS

PARAMETER	MIN	ТҮР	MAX	UNITS
HIGH LEVEL OUTPUT VOLTAGE	9.0	10.0		Volt
LOW LEVEL OUTPUT VOLTAGE ()		-10.0	-9.0	Volt
HIGH LEVEL SHORT-CIRCUIT CURRENT	+6.0	+10.0	+12.0	mA
LOW LEVEL SHORT-CIRCUIT CURRENT	-12.0	-10.0	-6.0	mA
HIGH LEVEL INPUT THRESHOLD VOLTAGE			3.0	Volt
LOW LEVEL INPUT THRESHOLD VOLTAGE	-3.0			Volt

() At termination resistance of 3.0K Ω minimum

TTY USER INTERFACE ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING LIMITS

PARAMETER	MIN	ТҮР	MAX	UNITS
HIGH LEVEL OUTPUT CURRENT ()			.0.0	mA
LOW LEVEL OUTPUT CURRENT (2)			25.0	mA
HIGH LEVEL INPUT CURRENT \bigcirc			1.0	mA
LOW LEVEL INPUT CURRENT (2)			0.00	mA

()At a compliance voltage of +11.40 volt minimum

2)At a voltage of 0.0 volt minimum

6. STD BUS ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATION LIMITS

PARAMETER	MIN	ТҮР	MAX	UNITS		
Vcc SUPPLY CURRENT		400	660	mA		
AUX +V SUPPLY CURRENT		76	120	mA		
AUX -V SUPPLY CURRENT		72	120	mA		
STD BUS INPUT LOAD	See Figure 17					
STD BUS OUTPUT DRIVE	See Figure 17					

6. SWITCHING CHARACTERISTICS OVER RECOMMENDED OPERATING LIMITS

PARAMETER	MIN	ΤΥΡ	MAX	UNITS
RS-232C OUTPUT RATE OF CHANGE			30	V/µsec
RS-232C BAUD RATE			9600	Baud
CURRENT LOOP BAUD RATE	s	110	300	Baud

7 MECHANICAL

Refer to Figure 13 for component placement informaton. The 7304 meets all STD BUS general mechanical specifications. The 7304 requires one card slot in a standard STD BUS card rack.

To configure data communications Channel A for DTE or DCE modes of operation, shorting jumper block 'A' should be moved to the 'DTE', or 'DCE' positions shown • in Figure 13. Physical connection to the RS-232C signals are provided at connector J3 which is a 26 pin locking male PC board header. Connection to the industry standard 25 pin 'D' connector should be made with a cable link equivalent to RC-25-M for the DTE configuration or RC-25-F for the DCE configuration. These assemblies are available from Pro-Log and are described in a separate data sheet.

Mechanical configuration of Channel B is similar to the procedure for Channel A. In addition, to configure Channel B for the TTY interface option, shorting jumper block 'B' should be moved to the 'TTY' position shown in Figure 13 Physical connection to the current loop signals are provided at connector J1 which is also a 26 pin locking male PC board header. Connection to the Pro-Log standard 9 pin 'D' connector should be made with a cable link equivalent to RC-9-M (see separate data sheet).



FULLE 13





USER'S MANUAL



2411 Garden Road Monterey, California 93940 Telephone: (408) 372-4593 TWX: 910-360-7082