TRAINING GROUP FILE COPY PROPERTY OF SD3 TRAINING DEPT.

SDS

SCIENTIFIC DATA SYSTEMS Reference Manual

SDS 930 Computer

SDS 930 BASIC INSTRUCTIONS

			Page				Page
Mnemonic	<u>Octal Code</u>	Name	<u>Ref.</u>	Mnemonic	<u>Octal Code</u>	Name	<u>Ref.</u>
CENTRAL PRO	CESSOR			BRANCH			
LOAD, STORE				BRU A,T	01	Branch Unconditionally	14
				BRX A,T	41	Increment Index & Branch	14
STA A, T	35	Store A	8	BRM A,T	43	Mark Place & Branch	15
STB A, T	36	Store B	8	BRR A,T	51	Return Branch	15
STX A,T	37	Store Index	8	TEST/SKIP			
XMA A,T	62	Exchange M and A	9				
LDX A,T	71	Load Index	8	SKS A	40	Skip if Signal Not Set	27
LDB A,T	75	Load B	8	SKE A,T	50	Skip if A Equals M	15
LDA A,T	76	Load A	8	SKB A,T	52	Skip if M and B Do Not Compare Ones	16
EAX A, T	77	Copy Effective Address	8	SKN A,T	53	Skip if M Negative	16
		into index		SKR A,T	60	Reduce M, Skip if < 0	16
ARITHMETIC				SKM A,T	70	Skip if A = M on B Mask	15
	·			SKA A,T	72	Skip if M and A Do Not Compare Ones	16
SUB A, T	54	Subtract M from A	10	SKG A,T	73	Skip if A Greater Than M	15
ADD A,T	55	Add M to A	9	SKD A, T	74	Difference Exponents; Skip	16
SUC A,T	56	Subtract with Carry	10				
ADC A,T	57	Add with Carry	9	SHIFT			-
MIN A,T	61	Memory Increment	9 9	LRSH N, T		Logical Right Shift AB	17
ADM A, T	63 64	Add A to M	10	RSH N, T		Right Shift AB	17
MUL A,T DIV A,T	65	Multiply Divide	10	RCY N,T		Right Cycle AB	17
DIV A,I	00	Divide	11	LSH N,T		Left Shift AB	18
·				LCY N,T NOD N,T		Left Cycle AB	18
LOGICAL				NOD N, I	0 6/ 10///	Normalize; Decrement X	18
ETR A, T	14	Extract	11	CONTROL			
MRG A, T	14	Merge	11	HLT	00	Halt	18
EOR A, T	17	Exclusive Or	11	NOP	20	No Operation	19
				EXU A,T	23	Execute	19
REGISTER CHA	NCE						.,
REGISTER CHA	NGE			BREAKPOINT T			
CLA	0 46 00001	Clear A	12	BPT 4	0 40 20040	Breakpoint No. 4 Test	19
CLB	0 46 00002	Clear B	12	BPT 3	0 40 20100	Breakpoint No. 3 Test	19
CAB	0 46 00004	Copy A into B	12	BPT 2	0 40 20200	Breakpoint No. 2 Test	19
CBA	0 46 00010	Copy B into A	12	BPT 1	0 40 20400	Breakpoint No. 1 Test	19
XAB	0 46 00014	Exchange A and B	12	OVERFLOW			
CBX	0 46 00020	Copy B into Index	13	ROV	0 02 20001	Reset Overflow	19
СХВ	0 46 00040	Copy Index into B	13	REO	0 02 20010	Record Exponent Overflow	18
ХХВ	0 46 00060	Exchange Index and B	13	OVT	0 40 20001	Overflow Test; Reset	19
STE	0 46 00122	Store Exponent	13				
LDE	0 46 00140	Load Exponent	14	INTERRUPT			
XEE	0 46 00160	Exchange Exponents	14	EIR	0 02 20002	Enable Interrupts	23
CXA	0 46 00200	Copy Index into A	13	DIR	0 02 20004	Disable Interrupts	23
CAX	0 46 00400	Copy A into Index	13	AIR	0 02 20020	Arm Interrupts	23
XXA	0 46 00600	Exchange Index and A	13	IDT	0 40 20002	Interrupt Disabled Test	23
CNA	0 46 01000	Copy Negative into A	14	IET	0 40 20004	Interrupt Enabled Test	23
BAC	0 46 00012	Copy B into A, Clear B	13				
ABC	0 46 00005	Copy A into B, Clear A	13	MEMORY EXTE	NSION		
CLR	0 46 00003	Clear AB	12		0 06 200SR	Set Extension Register	19
CLX	2 46 00000	Clear X	13		0 40 4000T	Extension Register Test	20

Legend:

A = address; *A = indirect address; T = tag field; N = number of shifts

SDS 930 INPUT/OUTPUT INSTRUCTIONS

Mnemonic	Octal Code	Name	Page <u>Ref</u> .	Mnemonic	<u>Octal Code</u>	Name	Page <u>Ref</u> .
INPUT/OUTPUT	INSTRUCTIO	NS		MAGNETIC TAP	E		
GENERAL		_		TRT C,U FPT C,U	0 40 10410 0 40 14010	Tape Ready Test File Protect Test	57 57
EOM A EOD A	02 06	Energize Output M Energize Output to Direct Access Channel	26 27	BTT C,U TGT C ETT C,U	0 40 12010 0 40 12610 0 40 11010	Beginning of Tape Test Tape Gap Test End of Tape Test	57 58 58
MIW A,T MIY A,T	12 10	Memory into W when Empty Memory into Y when Empty	38 39	DT2 C,U DT5 C,U DT8 C,U	0 40 16210 0 40 16610 0 40 17210	Density Test, 200 BPI Density Test, 556 BPI Density Test, 800 BPI	58 58 58
PIN A, T POT A, T WIM A, T	33 13 32	Parallel Input Parallel Output W into Memory when Full	41 41 39	TFT C	0 40 13610 0 40 10210 C 0 02 02610	Tape EOF Test MAGPAK Test Read Tape Decimal (BCD)	58 58 58
YIM A,T CHANNEL	30	Y into Memory when Full	39		0 02 03610 0 02 14000 0 02 13610	Read Tape Binary Convert READ to Scan Skip Remainder of Record	58 58 58
ALC C DSC C	0 02 50000 0 02 00000	Alert Channel Disconnect Channel	33 33	SFB C,U,C	 0 02 02630 0 02 03630 0 02 06630 	Scan Forward Decimal (BCD) Scan Forward Binary Scan Reverse Decimal (BCD)	58 58 58
TOP C BET W BET Y	0 02 14000 0 40 20010 0 40 20020	Terminate Output Buffer Error Test W Buffer Error Test Y	33 37 37	WTD C,U,C	0 02 07630 0 02 02650 0 02 03650	Scan Reverse Binary Write Tape Decimal (BCD) Write Tape Binary	58 58 58
BRT W BRT Y ASC C	0 40 21000 0 40 22000 0 02 12000	Buffer Ready Test W Buffer Ready Test Y Alert to Store Address	37 37 33	EFT C,U,C	0 02 03670 0 02 07670 0 02 14010	Erase Forward Tape Erase Reverse Tape Rewind	58 58 58
CAT C CET C CIT C	0 40 14000 0 40 11000 0 40 10400	Channel Active Test; Skip if Inactive Channel Error Test; Skip if no Error Channel Inter-Record Test	37 37 38	LINE PRINTER			50
CZT C	0 40 12000 /ICE INSTRUC	Channel 0 Count Test; Skip if Count=0 TIONS AND TESTS	38	PRT C,U EPT C,U PFT C,U	0 40 12060 0 40 14060 0 40 11060	Printer Ready Test End of Page Test Printer Fault Test	63 63 63
	en are for the	W Channel, device number 0 (bits 21–		POL C,U PSC C,U,N PSP C,U,N PLP C,U,CC		Print Off-Line Printer Skip to Channel N Printer Space N Lines Print Line Printer	63 63 63 63
PAPER TAPE				TYPEWRITER	0 01 01000		00
PTL C,U,C	C 0 02 02604 C 0 02 00644	Read Paper Tape Punch Paper Tape, Leader	49 49	RKB C,U,CC TYP C,U,CC		Read Keyboard Write Typewriter	46 46
PPT C,U,C	C 0 02 02644	Punch Paper Tape, No Leader	49	OCTAL CODE CI	IANNEL SELE	CTION	
CARD				Channel	EOM (02) SKS (40)	
CRT C,U	0 40 12006	Card Reader Ready Test	53	W Y	000000 000001		
FCT C,U RCD C,U,CO	0 40 14006 0 02 02606 0 02 03606	First Column Test Read Card Decimal (Hollerith) Read Card Binary	53 53 53	C D E	200000 200001 004000	00 2000000 00 20000100	
CFT C,U SRC C,U CPT C,U	0 40 11006 0 02 12006 0 40 14046	Card Reader EOF Test Skip Remainder of Card Card Punch Ready Test	53 53 53	F G H	004001 204000 204001	00 20040000	
PBT C,U PCD C,U,CO	0 40 12046 C 0 02 02646 C 0 02 03646	Punch Buffer Test Punch Card Decimal (Hollerith) Punch Card Binary	53 53 53			e octal code to select the channel) for channel G is 20602646.	I. 2013 1

Legend:

A=address; T=tag field; C = channel number; U = unit number; CC = character/word count; N = number.

SDS 930 COMPUTER REFERENCE MANUAL

February 1966



SCIENTIFIC DATA SYSTEMS/1649 Seventeenth Street/Santa Monica, California/(213)UP1-0960

REVISIONS

This publication, SDS 90 00 64D, dated February 1966, is a revision of the SDS 930 Computer Reference Manual, SDS 90 00 64C. Changes to the previous manual are indicated by a vertical line in the margin of the page.

RELATED PUBLICATIONS

Title of Manual	Publication Number
SDS ALGOL 60 Reference	90 06 99
SDS 900 Series FORTRAN II Reference	90 00 03
SDS 900 Series FORTRAN II Operations	90 05 87
SDS MONARCH Reference	90 05 66
SDS SYMBOL and META-SYMBOL Reference	90 05 06
SDS 920/930 Programmed Operators Technical	90 00 20
SDS 930 Computer EXAMINER Diagnostic System Technical	90 00 97
SDS 900 Series Utility and Debug Package (AID)	01 20 13
SDS Project Management System Reference	90 08 18
SDS SORT/MERGE Reference	90 09 97
SDS Business Language Reference	90 10 22

CONTENTS

Ι.	GENERAL DESCRIPTION 1
	Introduction1SDS 930 Registers3SDS 930 Memory4Memory Word Formats4Special Characteristics6
II.	MACHINE INSTRUCTIONS
	Introduction8Load/Store Instructions8Arithmetic Instructions9Logical Instructions11Register Change Instructions12Branch Instructions14Test and Skip Instructions15Shift Instructions17Control Instructions18Breakpoint Tests19Overflow Instructions19Memory Extension Instructions20
III.	INTERRUPT SYSTEM
	Priority Interrupt System21Priority Interrupt Operations21Interrupt Control22Non-Interruptable Instructions22Enable/Disable Interrupt Instructions22Arming Feature (Optional)23Channel Interrupt Designations24End-of-Word/End-of-Transmission Interrupt24Operations; Compatible Mode24Count Equals Zero/End-of-Record;24
IV.	INPUT/OUTPUT INSTRUCTIONS
	Introduction25Direct Memory Access System26Primary Input/Output Instructions26Communication Channel Input/Output28Communication Channel EOM31Standard EOM/EOD Instructions33Compatible/Extended Input/Output Modes34Input/Output Class EOM/EOD34Terminal Functions; Extended Mode35Channel and Device SKS37Single-Word Data Transfer Via38Direct Parallel Input/Output Instructions41Single-Bit Input/Output41Communication Channel Programming42Control Console44

IV. (Continued)

Peripheral Equipment Description 49	
Paper Tape Input/Output	
Card Input/Output	
Magnetic Tape Input/Output	
Line Printer	

APPENDICES

SDS Character Codes A-1
Table of Powers of Two
Octal-Decimal Integer Conversion Table A-3
Octal-Decimal Fraction Conversion Table A-7
Two's Complement Arithmetic A-10
Optional Equipment A-11
Data Multiplexing System
Memory Interface Connection A-15
Automatic Power Fail-Safe A-15
Memory Parity Interrupts A-15
Real-Time Clock A-16
Programmed Operator Instructions A-17
Channel Memory Access Priority A-19
Division Instruction A-19
Instruction List – Functional Categories A-20
Instruction List – Numerical Order A-25
Instruction List – Alphabetical Order A-29


FIGURES

	SDS 930 Computer (Frontispiece) iv
1-1	SDS 930 Computer Configuration
1-2	Basic Register Flow Diagram 3
4-1	SDS 930 Time-Multiplexed Communication
	Channel, Block Diagram
4-2	SDS 930 Direct Access Communication
	Channel, Block Diagram
4-3	SDS 930 Computer Control Panel 45
4-4	Card Read Into Memory in Hollerith 52
4-5	Printer Control Indicator Lights and Switches 62
A-1	SDS 930 Computer Overall Configuration A-12

TABLES

3-1	Interrupt Location Assignments	22
4-1	Unit Address Codes	32
4-2	Format Control Characters	65

iii



SDS 930 Computer

I. GENERAL DESCRIPTION

INTRODUCTION

The SDS 930 is a high-speed, low-cost, general-purpose digital computer with the following characteristics:

- 24-bit word plus parity bit
- Binary arithmetic
- Single address instructions with

Index Register Indirect Addressing Programmed Operators

 Basic core memory 4,096 words, expandable to 32,768 words, all addressable with

0.7 microsecond access time 1.75 microsecond cycle time

- Memory overlap between Central Processor and I/O with two memory banks
- Memory available in 4, 8, and 16 K banks
- Multi-precision programming facility
- Typical execution times (including memory access and indexing)

Fixed-Point Operations (in microseconds)

Add	3.5
Multiply	7.0

Floating-Point Operations (in microseconds)

24-bit Fraction	39-bit Fraction
(plus 9-bit Exponent)	(plus 9-bit Exponent)

Add	77	92
Multiply	54	147

- Program interchangeability with other SDS 900 Series Computers
- Parity checking of all memory and input/output operations
- Priority Interrupt System

SDS I/O Options Interrupts 2 levels standard, 38 optional

System Interrupts, 896 optional

- Optional power fail-safe feature permits saving contents of memory and programmable registers in case of power failure.
- Up to four I/O communication channels (with optional interlacing capability), time-multiplexed with computer operation, providing input/output rates of up to one word per 3.5 microseconds
- An optional Direct Memory Access System that allows input/output transfer to occur simultaneously with computer memory access, providing input/output rates of up to one word per 1.75 microseconds
- One to four Direct Access Communication Channels that incorporate the Direct Memory Access System
- Data Multiplex Channel that uses direct memory access connection and accepts/transmits information from external devices, or subchannels, which may operate simultaneously; thus, externally controlled and sequenced equipment may perform input/output buffering and control operations rather than the computer.
- Time-Multiplexed Input/Output Channels operate upon either words or characters. A 6-bit character is the standard character size; 6- and 12-bit characters, or 6-, 12-, and 24-bit characters can be specified as desired. Direct Access Channels operate upon words and characters. These channels accept 6-, 8-, 12-, and 24-bit characters. The number of characters per word is specified by the external device.
- Input/output with Scatter-Read and Gather-Write facility
- Standard input/output

Time-Multiplexed Communication Channel (without interlace)

Control Console

• Optional input/output devices

Automatic typewriter

Photoelectric paper-tape reader and paper-tape punch, and spooler mounted on cart

MAGPAK Magnetic Tape System


Magnetic-tape units (IBM-compatible; binary and BCD)

Punched-card equipment

Line printers, graph plotters

Typewriter with electromechanical paper-tape reader and punch, auxiliary disc files

1



* W-Buffer Standard; W Channel optional

Figure 1–1. SDS 930 Computer Configuration

Communications equipment, teletype consoles, display oscilloscopes

A/D converters, digital multiplexer equipment, and other special system equipment

- FORTRAN II and symbolic assembler as part of complete software package
- All-silicon semiconductors
- Operating temperature range: 10° to 40°C
- Dimensions: 124 inches x 25-1/2 inches x 65 inches
- Power: 3 kva

SDS 930 REGISTERS

The 930 Central Processor contains the following arithmetic and control registers. They are full-word, 24-bit registers except as noted.

AVAILABLE TO THE PROGRAMMER (see Fig. 1-2, dark lines)

The A Register is the main accumulator of the computer. The B Register is an extension of the A Register. The B Register contains the less significant portion of double-length numbers.

The Index Register, X, used in address modification, is a fullword register. Indexing operations occur only with the least significant 14 bits. The P Register is a 14-bit register that contains the memory address of the current instruction. Unless modified by the program, the contents of P increase by one at the completion of each instruction.

The Memory Extension Registers, EM3 and EM2, are 3-bit registers that specify the portion of extended memory being used.

NOT AVAILABLE TO THE PROGRAMMER (see Fig. 1-2, light lines)

The S Register is a 14-bit register that contains the address of the memory location to be accessed for instructions or data. The address is augmented by one of the Memory Extension Registers.

The C Register is an arithmetic and control register used in multiply, divide, and other operations. All instructions come from memory to the C Register before decoding. Address modification and parity generation/detection take place in the C Register.

The O Register is a 6-bit register that contains the instruction code of the instruction being executed.

The M Register is a 24-bit register that holds each word as it comes from memory. Recopying of a word into memory takes place from the M Register.

3




Figure 1-2. Basic Register Flow Diagram

SDS 930 MEMORY

Core memory is expandable from 4,026 to 32,768 words. Word length is 24 bits plus parity. The address field in the instruction format is 14 bits long, allowing direct access of up to 16,384 words. The Memory Extension System provides direct access to the total 32,768 words.

Memory is available in 4,096-, 8,192-, and 16,384-word banks.

As an optional feature, if a power loss is detected, the computer may be interrupted and the transient, programmable registers stored to provide complete fail-safe capability. With this option, power failure causes no loss of information.

Even parity is automatically generated or checked during each read/write cycle. A control panel switch may be set to halt the computer automatically in case of parity error detection.

The memory is cyclic, or "wrap-around", for each 16,384 words being addressed. An attempt to access from a location whose address is greater than that available results in an access of all zeros. An attempt to store into such a location results in a "no-op" operation, with the next instruction in sequence being executed.

MEMORY EXTENSION SYSTEM


The Memory Extension System, containing two memory extension registers, allows addressing of memories greater than 16,384 words. The program loads either or both of the Extend Memory Registers and activates them as desired. Each register contains 3 bits, or one octal digit, that can become the most significant, or fifth, digit of any operand address.




The program uses the first extension register, EM3, by calling for an address with a 1, 1 in the most and next most significant address bits, respectively (a "3" for the most significant octal digit). The program calls for EM2, the second extension register, by setting the same two address bits to 1,0 (a "2" for the most significant octal digit). Via memory extension instructions, the program can set each of the registers to a desired "5th digit" and can test the current setting of each register. Once set, the contents of either register remain set until changed by program or by pressing the START button.

The program always addresses the first 8,192 words of core, 00000-17777, directly without regard to the Extend Memory Registers. Whenever the operator initializes the computer (presses START), the computer presets a 3 in EM3 and a 2 in EM2. This allows the programmer to address the first 16,384 words of core, 00000-37777, without being concerned with the extension system.

Example 1. By previously setting EM2 to 4, the program adds the contents of location 43300 to the A Register by executing ADD 23300. The "2" calls for register EM2:



Example 2. EM3 setting is 5; EM2 setting is 7:



When $(EM3) \neq 3$, the computer lights the EM3 light on the control panel. When $(EM2) \neq 2$, the computer lights the EM2 light on the control panel. When executing the MARK PLACE AND BRANCH (BRM) instruction, the computer records the contents of EM3, EM2, and the Overflow Indicator in the mark location. BRM stores overflow in bit 0 of the mark; it stores the contents of EM3 in bits 3 through 5 and the contents of EM2 in bits 6 through 8. Bits 1 and 2 are unpredictable; bit 9 is zero.

Memory Write Lock-Out Feature (Optional)


Permanent memory protection for selected areas of memory in the SDS 930 Computer is provided by a memory lock-out feature, which is controlled either manually by switches or by the program with a lock-out register, protects the contents of memory from inadvertent destruction by operating programs.

The entire memory is divided into 2048 word blocks. This first block, from 0000 to 2047, is further divided into four subblocks of 512 words each. Each of these blocks can be individually protected by turning on the appropriate switch with the manualcontrolled option or placing a one in the appropriate position of the lock-out register with the program-controlled option.

Read operations are always allowed, but if a program or I/O channel attempts to store or write into a protected block of memory, an internal interrupt occurs to octal location 35. The memory cell referenced is not altered. Therefore, not only is memory protected, but also the supervisory program is notified that an attempt to write into an interlocked area has occurred.

MEMORY WORD FORMATS

A computer word is 24 binary digits (bits) long.



The format above numbers the bits from the left, or most significant end of the word, to the right, or least significant end of the word. This numbering format is the basis of references to bit positions or bit numbers. Octal notation most easily describes the contents of the 24 bits of a word. Thus, one octal digit, 0 through 7, represents three binary digits. For example, the octal number, 01234567, represents its binary equivalent, 000 001 010 011 100 101 110 111.

The computer instruction word format is:

R	х	Ir	nstr	uctio	n Code	I			Address	Field	
0	1 00	2	1	01	02	9	10 O3	04	05	06	23 07

Bit position 0 contains the Relative Address Bit. Standard loading programs use this bit; central processor decoding logic does not use or sense this bit. A 1-bit (octal value of 4) in this position causes some standard loading programs to add the assigned location of the instruction to the address field contents prior to actual storage into the assigned location.

Bit position 1 (octal value of 2) contains the Index Register Bit.

Bit positions 2 through 8 contain the Instruction Code Field which determines the operation to be performed. The Programmed Operator facility uses bit position 2 (octal value of 1); it is part of the "Tag" Field (bit positions 0 – 2).

Bit position 9 (octal value of 4) contains the Indirect Address Bit.

Bit position 10 (octal value of 2) contains the Memory Extension Bit that controls addressing above location 8, 191. A 1-bit in this position activates the memory extension logic.

Bit positions 10 through 23 contain the Address Field which usually represents the location of the operand called for by the instruction code.

The following examples use standard assembler format in expressing instructions. This format is:

LDA 1000,T

where :

LDA is a representative mnemonic instruction code, 1000 is a representative address that is written decimally, and T is a 1-digit octal integer that represents the Tag Field.

To express indirect addressing (that is, a "one" in the Indirect Address position), the programmer prefixes an asterisk to the address field:

LDA *1000, T

The interpretation of the Tag Field (bit positions 0 - 2) integer, T, when required, is composed of the sum of the octal values of its constituents; it is written as follows:

Tag Field Integer T	Interpretation
0 (or blank)	No Relative Address, No Index, No Programmed Operator
1	Programmed Operator
2	Index
3	Programmed Operator and Index
4	Relative Address
5	Programmed Operator and Relative Address
6	Both Relative Address and Index
7	Programmed Operator, Index, and Relative Address

Tag Fields of 1,3,5,7 are usually replaced by a specific Programmed Operator mnemonic along with Tag Fields of 0,2,4,6, respectively.


In the explanation of specific instructions, the format used for the instruction word is:

R	х		00	0	I		•	M		•	
0	1 00	2	01	02	8'9	10 O3	04	1 O5	O6	23 07	

where R, X, and I are as defined previously, 000 represents the instruction, and M represents a generalized memory address.

FIXED-POINT FORMAT

Fixed-point data words have the format:



Numbers held in this format are 8-digit, octal numbers, with the sign incorporated as the "leading bit" in the most significant octal digit. Bit position 0 is the sign bit, with negative numbers having a "1" in bit position 0 and positive numbers having a "0" in bit position 0.


The memory holds fixed-point numbers as 23-bit fractions with an assumed binary point to the left of bit position one. Numbers held in one word have the equivalent precision of over six decimal digits. The range of values of the fixed-point format is from minus one to slightly less than plus one. Scaling is used in handling numbers during computation.

Programmers sometime consider fixed-point numbers to be integers, with the binary point to the right of bit position 23. The range of integer values is from -2^{23} to $+2^{23}-1$.

The memory holds negative, fixed-point numbers in two's complement form; the computer operates on these numbers arithmetically in a two's complement number system. See Appendix A-10 for a discussion of two's complement arithmetic.

FLOATING-POINT FORMAT


SDS offers standard programmed operator packages for performing double and single-precision floating-point arithmetic. The following paragraphs explain the standard floating-point number formats.




The fractional portion of a double-precision, floating-point number is a 39-bit, proper fraction, with the leading bit being the sign bit and the assumed binary point just to the left of the most significant magnitude bit (bit 1 of the upper word). The floating-point exponent is a 9-bit integer, with the leading bit being the sign. The standard routines operate on both fraction and exponent in two's complement form. If F represents the contents of the fractional field and E represents the contents of the exponent field, the number has the form $F \times 2^{E}$.

Double-precision, floating-point numbers have over 11 decimal digits of precision and a decimally equivalent exponent range of 10^{-77} to 10^{+77} .

Standard Programmed Operators assume that the more significant word is in the A Register, or stored in memory location M + 1, and that the less significant word is in the B Register, or stored in memory location M.





The fractional portion of a single-precision, floating-point number is a 24-bit proper fraction, with the leading bit being the sign and the assumed binary point just to the left of the most significant magnitude bit. The floating-point exponent is a 9-bit integer with a leading sign bit. The standard routines operate on both fraction and exponent in two's complement form.

Single-precision, floating-point numbers have over six decimal digits of precision and a decimally equivalent exponent range of 10^{-77} to 10^{+77} .

Standard Programmed Operators assume that the fractional word is in A, or stored in memory location M + 1, and that the exponent word is in B, or stored in memory location M. When entering a standard Programmed Operator routine, bits 0 – 14 of the exponent word are ignored.

SPECIAL CHARACTERISTICS

Certain computer features simplify programming and provide significant economies in memory and in program running time.

ADDRESS MODIFICATION

Indexing and indirect addressing, used singly or in combination, perform address modification. In both indexing and indirect addressing, the computer performs address modification after bringing the instruction from memory but before executing it. The instruction remains in memory in its original form. The results of indexing and/or indirect addressing form the "effective address".

INDEXING

The computer contains an Index Register for address modification. The use of this register to modify the address in an instruction does not increase instruction execution time.

If the content of the Index Bit in an instruction is a "one", the computer adds the contents of bits 10 through 23 of the X Register to the contents of the Address Field of the instruction prior to execution. This addition does not keep any overflow or carry beyond the fourteenth address bit.

The instruction set provides instructions for modifying and testing the X Register, and for transferring information between the X and B Registers, the X and A Registers, and the X Register and memory.

INDIRECT ADDRESSING

The Indirect Address Bit is in bit position 9 of the instruction. This bit determines whether the computer uses indirect addressing with the instruction being executed. A zero in the Indirect Address Bit causes the computer to use the contents of the Address Field (bit positions 10-23 in the instruction) as the 5-digit, octal address requested by the instruction. A one in the Index Bit causes the computer to add the contents of the Index Register to this address to form the effective address.

A one in the Indirect Address Bit causes the computer to decode the contents of the effective address, accessed as described above, as if it were an instruction without an instruction code; that is, the address logic reinitiates address decoding, using the word in the effective location (the memory cell whose address is the effective address). This is an iterative process and provides multi-level indirect addressing. Indirect addressing adds one cycle time to instruction execution time for each level of addressing. The programmer can use indexing to modify indirect addressing at every level.

EXAMPLES: INDEXING AND INDIRECT ADDRESSING

The octal instruction code for LOAD A REGISTER (LDA), used in the examples, is 76.

Location Contents	<u>Effect</u>
X 0000001	
1000 00001001	
1001 00041002	
1002 00001003	
1003 00000002	
2000 0 76 01000	(1000) = 00001001→ A
2001 2 76 01000	(1000 + 1) = (1001) = 00041002 → A
2002 0 76 41000	((1000)) = (1001) = 00041002 → A
2003 2 76 41000	((1000 + 1)) = ((1001)) = (41002) =
	((1002)) = (1003) = 00000002 → A

Nomenclature

When discussing properties of the various instructions, including the indirect addressing facility, several terms describe specific locations or addresses.

The term "effective memory location" describes the location in memory from which the final operand is taken at the conclusion of all indirect addressing and indexing. This term is sometimes shortened to "effective location." It is the location whose address is the effective address.

The term "effective operand" means the contents of the effective memory location.

PROGRAMMED OPERATORS

Programmed Operators (called POP) permit the calling of subroutines with a single instruction of the same form as built-in machine instructions. The computer decodes the codes $100_8 - 177_8$ as special instructions and transfers to a subroutine uniquely determined by the code. The computer records the address of the POP instruction at location 00000 together with an indirect address bit so that the program continuity may be maintained. By indirect addressing which refers to location 00000, which in turn refers to the POP instruction, the subroutine can gain access to the effective address of the operand associated with the POP instruction.

Programmed Operator subroutines are assigned three-letter, mnemonic designations in the same manner as built-in, machine instructions described in Section II. A program can use up to 64 Programmed Operators at any one time; however, since Programmed Operators are programmer-specified, the programmer can select alternate sets or sub-sets of the 64 Programmed Operators from program to program or from section to section of the same program. The total number of Programmed Operators is without limit; but it is inconvenient to use more than 64 in one program. Other computers in the SDS 900 Series maintain symbolic homogeneity through use of Programmed Operators. Mnemonic designations are identical in all computers. For example, while the designation "FLA" (for Floating ADD) may refer to a built-in, machine instruction in one computer, it refers to a Programmed Operator subroutine in another. This technique preserves the one-to-one instruction relationship; programs written for one 900 Series Computer can run on any other computer in the series.

A more detailed discussion and a list of standard SDS Programmed Operator routines are in Appendix A-17.

OVERFLOW

The Overflow Indicator in the computer permits the detection of erroneous arithmetic operations that occur during the execution of a program. The Overflow Indicator turns on if any of the following occur:

A sum or difference resulting from an addition or subtraction that cannot be contained within the A Register.

Multiplication of N by N where N is 40000000, the largest negative number that can be represented in an SDS 930 word. The A and B Registers cannot contain this product.

A division operation where the absolute value of the numerator is equal to (positive result) or larger than the absolute value of the denominator. The A Register cannot contain this quotient.

A left-shift operation that shifts a bit of absolute magnitude equal to one beyond position 1 of the A Register.

The instruction set (see Section II) contains instructions to reset, or test and reset the state of the Overflow Indicator.

The only instruction whose execution is altered by the state of the Overflow Indicator is OVERFLOW TEST (OVT), which skips if overflow is reset. Thus, the state of the Overflow Indicator can be ignored if desired. This is unlike some machines in which overflow causes a trap or halt. To determine whether a particular instruction causes overflow, turn off the Overflow Indicator before executing the instruction. An instruction that may be used to turn on overflow is BRR. The instruction A BRR A, 4 "branches" to the next location and turns on the Overflow Indicator.

If the Overflow Indicator is on, it remains on until the appropriate instruction turns it off.

The execution of Programmed Operator, closed and interrupt subroutines automatically preserves the status of the Overflow Indicator. In the execution of a Programmed Operator instruction, the computer automatically places the status of the Overflow Indicator in bit position 0 of location 00000 and resets the Overflow Indicator. The instruction, MARK PLACE AND BRANCH (BRM), places the status of the Overflow Indicator in bit position 0 of the effective memory location and does not disturb the Overflow Indicator.

The instruction, RETURN BRANCH (BRR), automatically merges the contents of the Overflow Indicator with the contents of bit position 0 of the effective memory location and places the result in the Overflow Indicator. Section II contains a description of the above branch instructions.

SUBROUTINE EXECUTION

The SDS 930 Computer provides three distinct methods of subroutine execution:

Normal closed subroutine where the input parameters are specified in appropriate registers such as the A Register

Interrupt subroutine that is entered as the result of an interrupt

Programmed Operator subroutine.

A program enters a normal closed subroutine via a MARK PLACE AND BRANCH (BRM) instruction; BRM automatically stores the contents of the Program Counter (P) Register and the status of EM3, EM2, and Overflow Indicator in the branch-to location. P Register value is the address of the BRM instruction. A RE-TURN BRANCH (BRR) instruction accomplishes the return to the main program; the BRR adds one to the stored P Register value and transfers control to that location. See Section II, Branch Group, for a description of the branch instructions.

Interrupt subroutines are closed subroutines that are initiated by the detection of program-controlling interrupts that automatically cause the specific interrupt subroutine to be entered. A BRM instruction enters an interrupt subroutine; the BRM automatically stores the contents of the P Register, EM3, EM2, and Overflow Indicator in the branch-to location. The value stored from the P Register is the address of the instruction to which program control should return after the interrupt is serviced by the interrupt subroutine. A BRANCH UNCONDITION-ALLY (BRU) instruction with indirect addressing returns control to the main program at the completion of the subroutine. BRU also clears the interrupt from the active state. Note that this differs from the normal closed subroutine return that uses the BRR (stored P value + $1 \rightarrow P$). The point in an execution cycle at which the interrupt routine-entering BRM executes has already caused the proper incrementing to occur.

7

II. MACHINE INSTRUCTIONS

INTRODUCTION

This section describes SDS 930 instructions; the instructions are in functional groups. Lists of instructions in functional, numerical, and alphabetical order are in Appendices A-20, A-25, and A-29, respectively.

The following statements apply to the instruction descriptions:

All instruction times are in memory cycles, where each cycle is 1.75 microseconds, and include accessing the instruction and all required operands.

Parentheses denote "contents of." For example, "(A)" denotes "contents of the A Register."

Indexing and Indirect Addressing apply to all instructions except as noted. Indexing does not change the instruction execution time. Each¹level of indirect addressing requires one additional memory cycle.

The interrupt system can interrupt the program sequence at the end of any instruction except as noted.

Each instruction description specifies the registers affected.

With the description of each instruction is a diagram representing the format of the instruction. Preceding this diagram is the mnemonic code that identifies the instruction and the name of the instruction.

EXAMPLE:

R	X	0	5	55	I		1	м		
0	1	2	3	8	9	10	, , , ,		1	23
	\bigcirc		01	02		03	O_4	05	06	07

The letter M represents the address part of the instruction. Some instructions have octal numbers in the address field. These instructions do not refer to memory.

LOAD/STORE INSTRUCTIONS

LDA LOAD A

R	х	0	7	6	I		M	•		
0	1	2	3	8	9	10	 1	1	1	23

LDA loads the contents of the effective memory location into the A Register.

Deviators Affected A	T:
Registers Affected: A	Timing: 2

STA STORE A


		r-			<u> </u>	 	
R	X	0	35	. I		M	
0	1	2	3	89	10	1	23

Timing: 3

STA stores the contents of the A Register in the effective memory location.

Registers Affected : M

LDB LOAD B



LDB loads the contents of the effective memory location into the B Register.

Registers Affected: B Timing: 2

STB STORE B

ſ	R	X	0		3	6		Ι			м	1	
	0	1	2	3		,	8	9	10				23

STB stores the contents of the B Register in the effective memory location.

Registers Affected : M

Timing: 3

LDX LOAD INDEX

R X O	71	I		Μ	
0 1 2 3	1	8 9 10)		23

LDX loads the entire 24-bit contents of the effective memory location into the Index Register.

Registers Affected: X

Timing: 2


STX STORE INDEX

R	х	0		3	7	1			м.	
0	1	2	3		1	3'9	10	1		23

STX stores the entire 24-bit contents of the Index Register in the effective memory location.

Registers Affected: M

Timing: 3



R	Х	0	7	7	I		M	L	
0	1	2	3	8	9	10			23

EAX copies the address of the effective memory location into the Index Register.

The addressing process for this instruction operates as in a Load A instruction, except that instead of obtaining the contents of the effective memory location, the effective memory address acts as the operand. This addressing process is sometimes called "immediate addressing." For example, if execution of this instruction occurs with a zero indirect address bit and a zero

ffective memory locat

in the index field, then the actual bit configuration in the address field of EAX copies into the Index Register.

The ten most significant bits of the Index Register are unaffected.

Registers Affected: X₁₀₋₂₃ Timing: 2

EXCHANGE MEMORY AND A

 R
 X
 0
 62
 I
 M

 0
 1
 2
 3
 8
 9
 10
 23

XMA loads the contents of the effective memory location into the A Register and stores the contents of the A Register in the effective memory location.

Registers Affected: A, M Timing: 3

ARITHMETIC INSTRUCTIONS

XMA

ADD ADD MEMORY TO A R X 0 55 I M 0 1 2 3 8 9 10 23

This instruction adds the contents of the effective memory location to the A Register and places the result in A.

After execution, bit position 0 of the Index (X) Register contains the carry from bit position 0 of the 24-bit adder. Therefore, the programmer should be careful when attempting to hold a full word quantity in X while performing an addition.

If both numbers are of the same sign but the sign of the result is opposite, overflow has occurred and the computer has set the Overflow Indicator.

Registers Affected: A, X₀, Overflow Indicator Timing: 2

ADC ADD WITH CARRY

R	х	0		57		I	÷.	М			
0	1	2	3		8	9	10		-	1	23

This instruction performs multi-precision addition. Using the instruction, ADD M TO A (55), the program adds the lower halves of the numbers first. ADD automatically retains the carry in the sign position of the X Register. The program then adds the two upper halves, using ADC. ADC is the same as ADD M TO A (55), except that it adds the carry bit previously generated into the low-order position.

After execution, bit position 0 of the Index (X) Register contains the carry from bit position 0 of the 24-bit adder. Therefore, the programmer should be careful when attempting to hold a full word quantity in X while performing an add with carry.

XO WILL SET CZ

The computer automatically clears the Overflow Indicator prior to execution of this instruction since overflow resulting from the addition of the lower half of the multi-precision numbers is not meaningful.

If both numbers of the upper half are of the same sign but the sign of the result is opposite, an overflow has occurred and the computer sets the Overflow Indicator.

Registers Affected: A, X₀, Overflow Indicator Timing: 2

EXAMPLE :

Assume the A and B Registers contain a double-precision number to which the double-precision number, 15034166 12300000, in Locations 1021 and 1020 is added. The less significant half appears in 1020.

The sign position of B and the sign position of the less significant half (1020) are not considered signs but are binary digits. Thus, a double-precision number in AB consists of a sign (A_0) and 47 binary digits ($A_1 - A_{23}$, $B_0 - B_{23}$). The number is in two's complement form.

The program is:

ļ	Location	Instruction	<u>A</u>	<u>_</u>	Carry
	(Prior to	Execution)	20314624	71510426	_ '
	2100	XAB	71510426	20314624	-
	2101	ADD 1020	04010426	20314624	1
	2102	XAB	20314624	04010426	1
	2103	ADC 1021	35351013	04010426	0

NOTE: Since the process is self-propagating, this instruction is used in performing additions of any precision. See the instruction, EXCHANGE A AND B (XAB), one of the Register Change Instructions, this section, for an explanation of its operation.

ADM ADD A TO MEMORY

R	x	0	63		I			Μ					
<u>ر</u>	1	2	3	+		8	1 ,	10	 		+		 23

ADM adds the contents of the A Register to the effective memory location and stores the result in the same location.

If both numbers are of the same sign but the sign of the result is opposite, an overflow occurs and the computer sets the Overflow Indicator. The contents of the A Register do not change.

Registers Affected: M, Overflow Indicator

Timing: 3

MIN MEMORY INCREMENT

R	х	0	6	1	Ι	-	M		
0	1	2	3	8	9	10			23

MIN increases the contents of the effective memory location by one, and places the resulting sum in the same location. The contents of the A Register do not change. Overflow occurs with this instruction only when the contents of M are 37777777 before execution. In this case, 40000000 is the result in M.

Registers Affected: M, Overflow Indicator

SUB

SUBTRACT MEMORY FROM A

	Ι.		-		T	T				٦.
R	X	0		54 J	1		1	 ·	 	
0	1	2	3	' 8	9	10			,	23

SUB subtracts the contents of the effective memory location from the A Register and places the result in the A Register.

After execution, bit position 0 of the Index (X) Register contains the carry from bit position 0 of the 24-bit adder. Therefore, the programmer should be careful when attempting to hold a full word quantity in X while performing a subtraction.

If both numbers are of the same sign after the subtrahend has been complemented for addition but the sign of the result is opposite, an overflow has occurred and the computer sets the Overflow Indicator.

Registers Affected: A, X₀, Overflow Indicator Timing: 2

SUC SUBTRACT WITH CARRY

R	Х	0	5	6	I			Ν		
0	1	2	3	8	9	10				23

This instruction performs multiple precision subtractions. The program uses the instruction, SUBTRACT M FROM A (54), to subtract the lower half of the numbers first; this automatically retains the carry in the sign position of the X Register. This instruction (SUC) then subtracts the two upper halves. SUC is the same as SUBTRACT M FROM A (54), except for the retention of the carry bit previously generated in the sign position of the X Register.

After execution, bit position 0 of the Index (X) Register contains the carry from bit position 0 of the 24-bit adder. Therefore, the programmer should be careful when attempting to hold a full word quantity in X while executing SUC.

The Overflow Indicator automatically clears prior to execution of this instruction since overflow resulting from the subtraction of the lower half of the numbers is not meaningful.

If both numbers of the upper half of the subtraction are of the same sign after the computer complements the subtrahend for addition but the sign of the result is opposite, overflow occurs and the computer sets the Overflow Indicator.

EXAMPLE :

Timing: 3

Assume that Registers A and B and memory location M contain a triple-precision number from which the triple-precision number in location L+2, L+1, and L is subtracted. The octal numbers 36142070 31567000 10000001 and 14236213 46120000 10000000 are in the following locations:

<u>A</u>	<u>B</u>	M
36142070	31567000	10000001
<u>L+2</u>	<u>L+1</u>	<u> </u>
14236213	46120000	1000000

The sign of one triple-precision number is in A₀, while its 71 binary digits are in A₁₋₂₃, B₀₋₂₃, and M₀₋₂₃. The sign of the other number is in L₀, and its 71 digits are in L₁₋₂₃, L+1₀₋₂₃, and L+2₀₋₂₃.

Execution:	
LACCONON;	

Location	Instruction	A	<u>B</u> .	Carry
2100	XMA M	1000001	31567000	_
2101	SUB L	0000001	31567000	0
2102	XMA M	36142070	31567000	0
2103	XAB	31567000	36142070	0
2104	SUC L+1	63447000	36142070	1
2105	XAB	36142070	63447000	1
2106	SUC L+2	21704655	63447000	0

Answer: 21703654 63447000 00000001

NOTE: Since the process is self-propagating, this instruction performs subtractions of any precision. See EXCHANGE A AND B (XAB), under Register Change Instructions, this section, for explanation of its operation.

Registers Affected : A, X₀, Overflow Indicator Timing: 2

MUL MULTIPLY

R	х	0	6	4	Ι		1	M	t		
0	1	2	3	8	9	10	•	i e			23

This instruction multiplies the contents of the A Register by the contents of the effective memory location and places the product in the A and B Registers with the more significant portion in A. The sign of the product is in A_0 ; the bit in B_0 is part of the product, not treated as a sign bit. Since the product contains at most 46 significant bits, the content of B₂₃ is not significant and is zero.

The original contents of B do not affect the operation of the MULTIPLY instruction and are destroyed. If the contents of both the multiplier and multiplicand have the value 40000000₈, overflow occurs and the computer sets the Overflow Indicator.

Registers Affected: A, B, Overflow Indicator Timing: 4

EXAMPLE: Multiplication of 3 by 3

В Memory 0000003 0000003 **Before Execution** Not Meaningful 00000022 0000003 0000000 After Execution 0000000 00000118 scaled at # 46 Note that is equal to 0000000 00000228 scaled at 🗯. 47

DIV DIVIDE

Ŕ		0	65	I			М		
0	1	2	3 8	9	10	1		1	23

This instruction divides the contents of the A and B Registers, treated as a double-precision number, by the contents of the effective memory location and places the quotient in the A Register, with the remainder in the B Register.

No overflow occurs if $-1 \le \frac{(A, B)}{M} \le 1$ (if the contents of A and B divided by the contents of the effective location are greater than or equal to minus one but strictly less than plus one). If the quotient exceeds these boundaries, overflow occurs and the computer sets the Overflow Indicator. In this latter case, the results are not arithmetically correct. See Appendix A-19 for a further description of division.

Registers Affected: A, B, Overflow Indicator Timing: 10

EXAMPLE :

Division of 7 scaled at binary 46 by 3 at binary 23 is:

	A	B	Memory
Before Execution	00000000	00000016	0000003
After Execution	0000002	0000001	0000003

LOGICAL INSTRUCTIONS

ETR EXTRACT

R	X	0	1	4	I		м	•		
0	1	2	3	8	9	10		1	-	23

ETR performs a logical "AND" between corresponding bits of the A Register and the effective memory location and places the result in A. This instruction performs the operation bit by corresponding bit according to the following:

<u>A</u>	M	Result in A
0	0	0
0	1	0
1	0	0
1	1	1. State 1.
Affected: A		Timing: 2

Registers Affected: A

EXAMPLE :

	A	M
Before Execution	64231567	00777600
After Execution	00231400	00777600

MRG MERGE												
R	x	0	16		I		•		м	•	 	
0	1	2	3	- 8	9	10		t		1		23

MRG performs a logical "Inclusive OR" between corresponding bits of the A Register and the effective memory location and places the result in A. This instruction performs the operation bit by corresponding bit, as follows:

<u>A</u>	M	Result in A
0	0	0
0	1	1
1	0	1
	1	1
Registers Affected : A		Timing: 2
EXAMPLE :		
	<u>A</u>	M
Before Execution	06446254	02340712
After Execution	06746756	02340712

EOR EXCLUSIVE OR

RXO	17	1	Μ	

EOR performs a logical "Exclusive OR" between corresponding bits of the A Register and the effective memory location and places the result in A. This instruction performs the operation bit by corresponding bit, as follows:

A	M	Result in A
0	0	0
0	1	1
1	0	1
1	1	0

Registers Affected: A

Timing: 2

EXAMPLE :		
	A	M
Before Execution	34165031	70077021
After Execution	44112010	70077021

The proper memory word configuration logically inverts selected bit positions of the A Register. If all "ones" appear in the memory word, a one's complement of A results.

11

EXAMPLE:

	<u>A</u>	M
Before Execution	10357211	77777777
After Execution	67420566	77777777

REGISTER CHANGE INSTRUCTIONS

The facility to operate on and exchange data between the A, B, and Index Registers is available within the set of microinstructions in the Register Change Group.

All instructions in the group use the same operation code, 46. Bit positions 14 through 23 of the address field specify the function to be performed by each micro-instruction. The programmer may specify combinations of address bits to perform simultaneous operations.

If the selected bits copy two registers into a third during one operation, a merge of the former two registers into the latter results.

If the selected control bits copy into a register and clear that same register, the clear has no effect.

The function of each address bit is :

Instruction Bit	Octal Position	<u>Octal Value</u>	Function
1	00	2	Clear X
23		1	Clear A
22	07	2	Clear B
21		4	Copy (A) into B
20		1	Copy (B) into A
19	06	2	Copy (B) into X
18		4	Copy (X) into B
17		1	Bits 15-23 only*
16	O5	2	Copy (X) into A
15		4	Copy (A) into X
14	04	1	Copy -(A) into A

*See STORE EXPONENT (4600122) for special functions of this bit.

EXAMPLE :

The following instruction copies (A) into B and clears the A Register:

0 46 00005

Both functions occur simultaneously, that is, within the one cycle time of the instruction.

Indirect addressing and indexing do not apply to these instructions.

These instructions require one machine cycle regardless of the number of functions performed. As an aid to the programmer, the most useful combinations have mnemonic designations assigned to them that are recognized by standard SDS programming systems.

	CLA	C	LE	AR	,
--	-----	---	----	----	---

	0	46		00001					
1	0 2		89					23	

CLA clears the contents of the A Register to zero.

Registers Affected : A

Timing: 1

CLB CLEAR B


	0	4	6			00002			
0	2	3	1	8'9				23	<u>ا</u> د.

CLB clears the contents of the B Register to zero.

Registers Affected : B

Timing: 1

CLR CLEAR AB



CLR clears the contents of both the A and B Registers to zero.

Registers Affected: A, B Timing: 1

CAB COPY A INTO B

0	4	6			00004			
$\begin{bmatrix} \\ 0 \\ 2 \end{bmatrix}$	l <u>.</u> I	8	9		 		+ 23) }

CAB copies the contents of the A Register into the B Register.

Registers Affected : B

Timing: 1

CBA COPY B INTO A


Registers Affected: A

0	4	6		•	00010			
0 2	2 3	8	9	1	•	• • • • • •	23	

CBA copies contents of the B Register into the A Register.

Timing: 1

XAB EXCHANGE A AND B




XAB copies the contents of the A Register into the B Register and, simultaneously, copies the contents of the B Register into the A Register.

Registers Affected: A, B

Timing: 1

BAC COPY B INTO A, CLEAR B CBX 0 46 00012 0 2'3 0 8'9 23 2'3 0 BAC copies the contents of the B Register into the A Register and, simultaneously, clears the B Register to zero. Registers Affected: A, B Timing: 1 CXB ABC COPY A INTO B, CLEAR A 0 46 00005 0 2'3 ō 2'3 8 9 23 ABC copies the contents of the A Register into the B Register and, simultaneously, clears the A Register to zero. Registers Affected: A, B Timing: 1 CLX CLEAR INDEX REGISTER XXB 00000 2 46 8'9 The contents of the Index Register are set to zero. Registers Affected: X Timing: 1 COPY INDEX INTO A CXA 0 00200 46 STE 2'30 23 CXA copies the contents of the Index Register into the A Register. Registers Affected: A Timing: 1 CAX COPY A INTO INDEX 0 46 00400 $\overline{0}$ 2'3 8'9 23 EXAMPLE : CAX copies the contents of the A Register into the Index Register. Registers Affected: X Timing: 1 EXCHANGE INDEX AND A XXA 0 46 00600 Note: 8'9 23 0 2'3 XXA copies the contents of the Index Register into the A Register and, simultaneously, copies the contents of the A Register into the Index Register. Registers Affected: A, X Timing: 1


COPY B INTO INDEX



CBX copies the contents of the B Register into the Index Register.

Registers Affected: X Timing: 1

CXB COPY INDEX INTO B



CXB copies the contents of the Index Register into the B Register.

Registers Affected: B Timing: 1

XB EXCHANGE INDEX AND B

	0	46				00060		
0	2	3	8	9	1		 +	23

XXB copies the contents of the Index Register into the B Register and, simultaneously, copies the contents of the B Register into the Index Register.

Registers Affected: B, X

Timing: 1

STE STORE EXPONENT

	0	4	6		1	00122	
0	2	3	8	9			 23

STE copies the least significant nine bits of the B Register into the Index Register, extends bit 15 of the Index Register (the sign of the exponent) into bit 0, and then clears the nine least significant bits of B.

	B	Index
Before Execution	64152713	
After Execution	64152000	77777713

Note: This instruction assists in the manipulation of floating-point, double-precision numbers, where the fraction is stored in the high order 39 bits and the exponent in the low order nine bits of the combined AB Register. (See Floating-Point Operations, this section.)

Registers Affected: B, X

Timing: 1

13

LDE

LOAD EXPONENT

	0 1	46			00140				
			I		1	1		1	
0	2'	3	8	9				1	23

LDE copies the least significant nine bits of the Index Register into the least significant nine bits of the B Register and clears the nine least significant bits of B prior to the transfer.

EXAMPLE :

	<u>B</u>	Index
Before Execution	34765712	00000151
After Execution	34765151	00000151

Note: This instruction assists in the manipulation of floating-point, double-precision numbers, where the fraction is stored in the most significant 39 bits and the exponent in the least significant nine bits.

Registers Affected: B

Timing: 1

XEE EXCHANGE EXPONENTS

	,	4	6	55		00160			
0	2	3	8	9	+	 		+	23

XEE exchanges the least significant nine bits of the B Register and the Index Register. The exchange loses no information. The new bit 15 of the Index Register (the sign of the exponent) then extends into bit 0.

EXAMPLE :

	<u>B</u>	Index
Before Execution	67142355	77777133
After Execution	67142133	00000355

Note: This instruction assists in the manipulation of floating-point, double-precision numbers, where the fraction is stored in the most significant 39 bits and the exponent in the least significant nine bits.

Registers Affected: B, X Timing: 1

CNA

COPY NEGATIVE INTO A

	0		4	6			01000		
0	2	3		8	9			1	23


CNA copies the two's complement of the contents of the A Register into the A Register.

Registers Affected: A

BRANCH INSTRUCTIONS

Branch instructions conditionally or unconditionally change the course of the program by altering the contents of the program counter. The programmer should note that these instructions branch to locations determined by the effective address; this means that the branch can operate with all levels of indirect and indexed addressing.

BRU BRANCH UNCONDITIONALLY




BRU takes the next instruction from the location determined by the effective address.

A BRU instruction with an Indirect Address bit equal to "one" clears the highest priority interrupt level then active in addition to branching to the effective location.

Registers Affected: P

Timing: 1





BRX increments the contents of the entire Index Register by one. If the resultant Index Register value contains a "1" in bit position 9 of the index, the computer transfers control to the effective location. If not, it takes the next instruction in sequence.

If a BRX instruction is indexed, any transfer of control is to the effective address determined by the value of the index immediately prior to the execution of BRX. The test for transfer is on the incremented value of the Index Register, just as if the BRX instruction were not indexed.

The most significant bits of the Index Register (bits 0-8) have no effect on the execution of the instruction, but may be affected by it.

If a branch occurs, an interrupt cannot occur following the execution of this instruction.

EXAMPLE	:

Location	Instru	uction	X Register	
0777		STA	1500	7777776
1000		BRX	1006	77777777
1001		LDA	2000	
1006		BRX	1001	00000000
1007		LDA	2100	00000000

Timing: 1

The execution of these instructions is in the following order as given by their locations:

	0777 1000 1006		
	1007		
Registers Affected : X		Timing:	1, if branch 2, if no branch

BRM

MARK PLACE AND BRANCH

R	x	0	43	Ι			м	•	
0	1	2	I <mark>3 I I I</mark>	8'9	10	1		1	23

BRM stores the contents of the P Register (the address of the BRM instruction itself) in the effective memory location and transfers control to the effective memory location plus one. BRM also stores the status of the Overflow Indicator in bit 0 of the effective location and EM3 and EM2 in bits 3–5 and 6–8, respectively. The contents of bits 1–2 of the effective location are unpredictable. The content of bit 9 is zero. EXAMPLE:

Location	Instruction	EM3	EM2	
01517	BRM 522	3	2	
		Overflow Indicator	Location 0522	P Register
Before	Execution	l (on)		01517
After E	xecution	1 (on)	43201517	00523

Note: Use this instruction to enter subroutines where a return to the main program is desired after the subroutine has been completed. Use RETURN BRANCH (51) to return to the main program.

Registers Affected: M

Timing: 2



 R
 0
 51
 1
 M

 0
 1
 2
 3
 8
 9
 10
 1
 23

BRR copies the contents of the effective memory location into an internal register and increments the contents by one. The instruction then stores the least significant 14 bits in the P Register. It also performs a logical OR between bit 0 and the Overflow Indicator; and places the result in the Overflow Indicator. There is no change in the contents of the effective memory location.

EXAMPLE:

Location	Contents
2100	BRR 2000
2000	00003220

If the computer executes the instruction in location 2100, it takes the next instruction from location 3221. Location 2000 still contains 00003220.

Note: Use BRR to return to the main program after completion of a subroutine in conjunction with MARK PLACE AND BRANCH (43).


Timing: 2

Registers Affected: Overflow Indicator

The Memory Extension registers are unaffected by BRR.

TEST AND SKIP INSTRUCTIONS

SKE SKIP IF A EQUALS MEMORY



SKE compares the contents of the A Register with the contents of the effective memory location. If the contents of A equal the contents of the effective location, the computer skips the next instruction in sequence and executes the following instruction. If the contents of A do not equal the contents of the effective location, the computer executes the next instruction in sequence. SKE alters neither A nor memory.


Registers Affected:	None	Timing:	2,	if no skip
- -			З,	if skip

SKG SKIP IF A GREATER THAN MEMORY

SKG algebraically compares the contents of the A Register with the contents of the effective memory location. If the contents of A are greater than the contents of the effective location, the computer skips the next instruction in sequence and executes the following instruction. If the contents of A are less than or equal to the contents of the effective location, the computer executes the next instruction in sequence. SKG alters neither A nor memory.

Registers Affected:	None	Timing:	2,	if no skip
			З,	if skip

SKM SKIP IF A EQUALS MEMORY ON B MASK



SKM compares selected bits of the contents of the A Register with the corresponding bits in the contents of the effective memory location. If the selected bits in A are identical to the selected bits in the contents of the effective memory location, the computer skips the next instruction in sequence and executes the following instruction. If the selected bits in the contents of the A Register are not identical to the contents of the effective location, the computer executes the next instruction in sequence.

The programmer selects the bits in A to be compared by placing ones in the corresponding bit positions of the B Register and zeros in the remaining bit positions of B. SKM considers the contents of A, B, and the effective location to be unsigned, 24-bit, non-numeric quantities, and does not alter them.

EXAMPLE:

<u>A</u>	B	Memory
00043007	00177000	57643240

Since SKM compares bit positions 8-14 only (as determined by B), and (A) = (M) in these positions, a skip occurs. Note that if (B) = 0, a skip occurs regardless of (A) and (M). Note also that if (B) = 777777777, instruction SKM functions identically like instruction SKE.

Registers Affected:	None

Timing: 2, if no skip 3, if skip

SKA SKIP IF A AND MEMORY DO NOT COMPARE ONES

R	X	0	7	2	I		м		
0	1	2	3	8	9	10			23

SKA compares the contents of the A Register, bit by bit, with the contents of the effective memory location. If the contents of the A Register and the contents of the effective location do not have any one pair of ones in corresponding bit positions, the computer skips the next instruction in sequence and executes the following instruction. If the contents of the A Register and the contents of the effective location do have at least one pair of 1-bits in corresponding bit positions, the computer executes the next instruction in sequence.

The instruction logically ANDS corresponding bits in A and Memory, based on the following table:

<u>A</u>	Memory	Result
0	0	0
0	1	0
1	0	0
1	1	1

If the result produces a "1" in any bit position, a skip does not occur.

Note: Different configurations of the memory word result in a wide variety of conditional instructions for use by the programmer. Some representative configurations are:

Memory Configuration	Instruction
4000000	Skip if A is Positive
77777777	Skip if $A = 0$
00000001	Skip if A is Even

Contents of A Register

4000000	Skip if Memory is Positive	
77777777	Skip if Memory = 0	
00000001	Skip if Memory is Even	

Registers Affected : None

Timing: 2, if no skip 3, if skip

SKB SKIP IF B AND MEMORY DO NOT COMPARE ONES

R	x	0	52	I	•	 M	1		
0	1	2	3 8	9	10			1	23

This instruction functions identically like SKA but operates on the B Register.

Timing: 2, if no skip 3, if skip

SKN SKIP IF MEMORY NEGATIVE

Registers Affected: None

R >	$\langle c \rangle$,	!	53		I			M			
0	1 2	3	3	+	8	9	10	1	1	1	1	23

If the contents of the effective memory location are negative, i.e., if $(M_0) = 1$, the computer skips the next instruction in sequence and executes the following instruction. If the contents of the effective location are positive or zero, the computer executes the next instruction in sequence.

Registers Affected : None		Timing :	2,	if no skip
			З,	if skip

SKR REDUCE MEMORY, SKIP IF NEGATIVE

R	х	0	60		I			м	
0	1	2	3	8	9	10	-		23

SKR reduces the contents of the effective memory location by one, places the result in the same location, and then tests for negative. If the contents of the effective memory location are then negative, the computer skips the next instruction in sequence and executes the following instruction. If the contents of the effective location are positive or zero, the computer executes the next instruction in sequence.

An overflow occurs if the initial contents of memory are 40000000. The result in memory in this case is 37777777.

Registers Affected: M, Overflow Indicator Timing: 3

SKD DIFFERENCE EXPONENTS AND SKIP

R	х	0	-	74	4	1	I			м		na Na L	
0	1	2	3			8	9	10	1	1	1		23

SKD subtracts the contents of bits 15 through 23 of the effective memory location from bits 15 through 23 of the B Register. It then stores the absolute magnitude of the difference in bits 15 through 23 of the X Register and destroys the contents of bits 0 through 14 of the X Register. If the 9-bit contents of the effective location are less than or equal to the 9-bit contents of the B Register, the computer executes the next instruction in sequence. If not, the computer skips the next instruction in sequence and executes the following instruction.

Registers Affected: X

Timing: 2, if no skip 3, if skip

SHIFT INSTRUCTIONS

The shift instructions operate on the contents of the A and B Registers and offer a complete facility for right and left shifting, cycling, and normalizing the contents of these two registers. The A and B Registers, in combination, form a doublelength register whose double-length contents can be shifted, cycled, or normalized. This double-length register is named "AB."

When the contents of the AB Register shift right, bits from bit position 23 of the A Register shift into bit position 0 of the B Register. When the AB Register shifts left, bits from bit position 0 of the B Register shift into bit position 23 of the A Register.

The 48-bit contents of the AB Register may be cycled using the shift instructions. When the contents of the AB Register cycle, the bits that shift from one end of the one register copy into the other end of the other register.

These instructions use the instruction code to determine the direction of shift (66 = right; 67 = left); bits 10–11 (octal position 3) of the instruction address determine the method of shifting as follows:

Bits 10, 11	Octal Value	Function
00	0	AB Shift
10	2	AB Cycle
01	1 (a. 17)	Normalize (Left only)

Indirect addressing is permissible with these instructions, bits 10 and 11 of the effective address determining the method of shifting.

Since the type of shift and number of shifts are determined by bits 10 through 23 of the effective address, indirect addressing and/or indexing drastically alter the action specified in a shift instruction. When procuring the effective location for a shift instruction,

14-bit indexing is performed with all indirectly addressed operands, and

9-bit indexing is performed with all directly addressed operands.

That is, indexing with a direct address can affect only the 9bit shift count.

When the computer interprets a shift instruction, bit positions 15 through 23 of the effective address of the instruction determine the amount of the shift. The computer treats these nine bits as an unsigned count. If the initial count is equal to zero, no shifting occurs. If the initial count is greater than 48, it is set to 48 prior to shifting. Once the shift begins, the count reduces by one for each position shifted until it reaches zero. The count C in the following instructions indicates the number of places to be shifted. Shift timing is:

Left Shift and Normalize Count	Cycles	Right Shift Count
0 - 6	2	0 - 3
7 - 2 <i>8</i>	3	4 - 14
27 - 48	4	15 - 25
47 - 48	5	26 - 36
	6	37 - 47
	7	48

RSH RIGHT SHIFT AB

0	х	0	66	5	I		00		С	
0	1	2	3	8	9	10	14	15		23

RSH shifts the contents of the AB Register (that is, A and B Registers) right the number of places specified in bits 15 through 23 of the effective address. The bit in the sign position of A does not shift, but its value copies into the vacated bit positions of the shifted number. The bit in the sign position of B shifts. Bits shifted out of A_{23} shift into B_0 . Bits shifting past position B_{23} are lost.

Registers Affected: A, B

EXAMPLE:

The instruction is: RSH 00022

	A	B
Before Execution	45261237	27651260
After Execution	7777745	26123727

Note: This instruction may perform scaling of floating-point numbers by use of indexing, where the difference of exponents is in the Index Register as positive quantity.

LRSH LOGICAL RIGHT SHIFT AB

0	X	0		66	oyaanaan taada	I		24			 с	7
0	1	2	3	1	8	9	10		14	15		23

LRSH performs a logical right shift. It shifts the contents of AB right the number of places specified in bits 15 through 23 of the effective address. The bits in the sign position of A and the sign position of B shift with the rest of the number. Vacated bits on the left fill with zeros. Bits shift out of A_{23} into B_0 . Bits shifting past B_{23} are lost.

Registers Affected: A, B

Timing: 2-7

Timing: 2-7

RCY RIGHT CYCLE AB

c	x	0	6	6	Ι		20		14	С	
0	1	2	3		8'9	10	14	15	1		23

RCY shifts the contents of the AB Register right the number of places specified in bits 15 through 23 of the effective address. The bit in the sign position of B shifts like any other bit in B. Bits shifting out of A_{23} shift into B_0 . Bits from bit position 23

of B go into bit position 0 of A. The computer treats the doublelength register as if it were circular and cycles it onto itself; it loses no bits.

Registers Affected: A, B Timing: 2-7 EXAMPLE:

The instruction is: RCY 00017

	<u>A</u>	B
Before Execution	61235703	41537701
After Execution	37701612	45703416

LSH LEFT SHIFT AB

0	X	0	ć	57	Ι		00		C	1	
0	1	2	3	8	9	10	14	15		1	23

LSH shifts the contents of the AB Register left the number of places specified in bits 15 through 23 of the effective address. Bits shift left through the sign position of A, but when a bit, different in value from the original sign, shifts into the sign position, the computer sets the Overflow Indicator. Bits shifting out of B_0 go into A_{23} . Bits shifting past position 0 in A are lost. Zeros fill the vacated bit positions on the right end of the B Register.

Registers Affected:	А,	Β,	Overflow Indicator	Timing:	2-5

EXAMPLE:

The instruction	n is: LSH O	0022	
		<u>A</u>	<u>B</u>
Before Exec	cution	46712370	64132711

LCY	LEF	I CYC	LE AB		

After Execution

·	-	-			r					
0	x	0		67	Ι		20		С	
0	1	2	3	8	9	10	14	15	1	23

70641327

11000000

LCY shifts the contents of the AB Register left the number of places specified in bits 15 through 23 of the effective address. The bits in the sign positions of A and B shift like any other bits in the number. Bits shifting out of B_0 shift into A_{23} . The instruction copies bits that shift from bit position 0 of A into bit position 23 of B. The computer treats the double-length register as if it were circular and cycles it onto itself. It loses no bits.

Registers Affected:	A, B		Timing:	2-5

EXAMPLE:

The instruction is: LCY	00011	
The manoenon is. Let	<u>A</u>	<u>B</u>
Before Execution	71432560	34156723
After Execution	32560341	56723714

NORMALIZE AND DECREMENT

0	X	0		6	7		I		10			-	С			
0	1	2	3			8'	9	10		14	'15		 ÷.,	 2	23	

NOD shifts the contents of the AB Register left until (1) a bit appears in position 1 of A that is not equal to the bit in the sign position of A, or (2) until C shifts occur. The computer keeps count of the number of places shifted and when the normalize operation is completed, it subtracts the count from the contents of the Index Register and places the result back into the Index. If, in the attempt to normalize, shifting exceeds 48 places, the contents of the AB Register were initially zero. In this case, the computer subtracts 48 from the Index Register. Zeros fill the vacated positions.

The number, C, placed in address bit positions 15 through 23, is an upper limit for the number of left shifts that will occur. The programmer must ensure that C is sufficiently large to permit a complete normalization.

EXAMPLE:

NOD 30

NOD

	A	B	X
Before Execution	00004632	76124035	00000000
After Execution	23153705	20164000	77777765

Registers Affected: A, B, X

Timing: 2-5

REO RECORD EXPONENT OVERFLOW

	0		0	2			20010		an da si b
0	1 2	3			3 9	}	 	I	23

This instruction causes the Overflow Indicator to be turned on if the content of bit 14 of the Index Register is not equal to the content of bit 15 of the Index Register.


This instruction is normally used after a normalize operation to record a floating-point exponent overflow. See Floating-Point Operations, this section.

Registers Affected: Overflow

Timing: 1

CONTROL INSTRUCTIONS





When the computer executes this instruction, it halts computation and lights the HALT indicator in the console. Before halting, the computer increments the P Register and brings the next instruction to the C Register to be displayed. To resume computation, the operator must first set the RUN-IDLE-STEP switch to IDLE, then back to RUN.

The computer then executes the next instruction, according to the P Register, and turns the HALT light off when the switch is set to either the RUN or STEP position.


Indirect addressing and indexing do not apply to this instruction.

When the computer executes HLT, all internal computation ceases at the end of the present instruction being executed. If an input/output operation is in progress, it continues until completed. Computation automatically resumes with the occurrence of a program interrupt, if the RUN-IDLE-STEP switch is still in the RUN position and the interrupt system is enabled.

Registers Affected: None

Timing: 1 + wait

NOP NO OPERATION



Executing NOP does not affect the A Register, B Register, X Register, or memory. Indirect addressing and indexing do not apply to this instruction.

Registers Affected : None

Timing: 1

EXU EXECUTE

R	Х	0	23	I			м
0	1	2	3 8'	9	10	1	23

EXU causes the contents of the effective memory location to be executed as an instruction without altering the contents of the Program Counter. If the effective location is not a Branch, Skip, or another Execute instruction, the computer executes the next instruction in sequence following the Execute instruction, after it executes the contents of the effective location.

If the contents of the effective memory location are a Branch instruction, program control goes to the effective address of the branch and not to the next instruction in sequence following the Execute instruction.

If the contents of the effective memory location are a skip instruction, then, depending on the skip decision, program control returns to the next instruction, or the next instruction plus one, following the Execute instruction.

If the contents of the effective memory location are another Execute instruction, the above process continues identically, with the normal return being the initial Execution location plus one. This process can cascade indefinitely.

Registers Affected: None

Timing: 1

BREAKPOINT TESTS

This instruction tests the status of the Breakpoint switches singly or in any combination. If any one of the Breakpoint switches tested is reset, the computer skips the next location in sequence and executes the following instruction. If none of the Breakpoint switches tested is reset, the computer executes the next instruction in sequence.

Mnemonic	Name of Instruction	Octal Configuration
BPT 1	Breakpoint No. 1 Test	0 40 20400
BPT 2	Breakpoint No. 2 Test	0 40 20200
BPT 3	Breakpoint No. 3 Test	0 40 20100
BPT 4	Breakpoint No. 4 Test	0 40 20040
Registers Affec	ted: None	Timing: 1, if no skip 2, if skip

OVERFLOW INSTRUCTIONS

OVT OVERFLOW INDICATOR TEST AND RESET

	0	4	10			20001	1	
0	2	3	8	9	1	1	•	23

This instruction tests the status of the Overflow Indicator, skips or not accordingly, and turns the indicator off. If the indicator is off, the computer skips the next instruction in sequence and executes the following instruction. If the indicator is on, the computer executes the next instruction in sequence.

Registers Affected :	Overflow Indicator	Timing :	1, if no skip 2, if skip
ROV RESET	OVERFLOW		

	0	02			20001		
ľ	0 2	l ₃ l	8	l ₉		 	23

ROV unconditionally resets the Overflow Indicator (clears to zero).

Registers Affected: Overflow

SET EXTENSION REGISTER

Timing: 1

MEMORY EXTENSION INSTRUCTIONS

0 06 200SR

ĺ	0)6		2	T	 4	5	S	R	3	R	 2	٦
l				·			_	غلب	3	2	1	-		`	
	0	2	3	' 8	3'9	1	1	' 1	6	17	18	20	21		23

This instruction sets (or loads) Memory Extension Register 3 and/ or 2 with the contents of fields R3 and R2, respectively.

If S3, position 16, is a 1, the computer sets the contents of R3, bit positions 18 through 20, into EM3. This destroys the previous contents of EM3. If S3 is a 0, SET does not affect EM3.

If S2, position 17, is a 1, the computer sets the contents of R2, bit positions 21 through 23, into EM2. This destroys the previous contents of EM2. If S2 is a 0, SET does not affect EM2.

If both S3 and S2 are 1, SET loads both EM3 and EM2 simultaneously. If both S3 and S2 are 0, SET is effectively a "no-op" instruction.

Registers Affected: EM3, EM2

Timing: 1

EXTENSION REGISTER TEST	0 40 4000T						
0 40 4 0 2'3 8'9 11	Т 1 21 22 23						
This instruction tests the contents of the ex follows:	tension register as						
<u>T</u> <u>TEST</u>							
0 No test. The computer executes the n sequence.	ext instruction in						
	Test EM2. If $(EM2) \neq 2$, the computer skips the next instruc- tion in sequence. If $(EM2) = 2$, the computer executes the next instruction in sequence.						
2 Test EM3. If (EM3)≠3, the computersk tion in sequence. If (EM3)=3, the co next instruction in sequence.							
3 Test EM3 and EM2. If (EM3) ≠ 3 or (E puter skips the next instruction in sequ (EM3) = 3 and (EM2) = 2, the computer instruction in sequence.	ence. When						
Registers Affected: None Ti	ming: 1, if no skip 2, if skip						

FLOATING POINT OPERATIONS

Floating-point operations are performed via Programmed Operator subroutines in either single or double-precision. Doubleprecision is used when accuracy of approximately 11 decimal digits must be maintained. Single-precision permits faster execution times with approximately seven decimal digits of accuracy.

These standard Programmed Operators assume that the most significant word is in A, or stored in location M + 1, while the less significant word is in B, or memory location M. See Section I, Floating-Point Format.

DOUBLE-PRECISION FLOATING-POINT OPERATIONS

Double-precision floating-point operations are performed using a fractional number of 39 bits (38 bits plus sign) and an exponent of nine bits (eight bits plus sign). Numbers are represented with a fraction equal to 11 decimal digits plus sign and a multiplier as high as $10^{\pm 77}$.

The Programmed Operator subroutines that perform doubleprecision, floating-point operations are :

Desig– <u>nation</u>	Name	Function	Approx. Execution Time
FLA	Floating Add	Floating (A,B) + (M+1,M) →A,B	92 µsec
FLS	Floating Subtract	Floating (A, B) – (M+1, M) →A, B	101 µsec
FLM	Floating Multiply	Floating (A,B) × (M+1,M) →A,B	147 µsec
FLD	Floating Divide	Floating (A,B) ÷ (M+1, M)→A, B	157 µsec

SINGLE-PRECISION, FLOATING-POINT OPERATIONS

Single-precision, floating-point operations are performed using a fractional number of 24 bits (23 bits plus sign) and an exponent of nine bits (eight bits plus sign). Numbers are represented with a fraction equal to six decimal digits plus sign and an exponent as high as $10^{\pm 77}$.

Approv

The Programmed Operator subroutines that perform singleprecision floating-point operations are :

Desig- nation	Name	Function	Execution Time
FSA	Floating Add, Single-Precision	Floating (A) + (M+1) →A Exponent in B,M	77 µsec
FSS	Floating Subtract, Single-Precision	Floating (A) - (M+1) →A Exponent in B,M	80 µsec
FSM	Floating Multiply, Single-Precision	Floating (A) \times (M+1) \Rightarrow A Exponent in B, M	54 µsec
FSD	Floating Divide, Single-Precision	Floating (A)÷ (M+1)→A Exponent in B,M	101 µsec

SDS 930 INSTRUCTIONS FOR FLOATING-POINT OPERATIONS

To maintain accuracy in floating-point operations, all fractional numbers must be in normalized form, that is, shifted to the left to eliminate leading insignificant digits. When a floating-point arithmetic operation has been performed, the fractional number must be normalized and the exponent adjusted to reflect the change in the fractional number. NORMALIZE AND DECRE-MENT X is used to:

- (a) shift the fractional number to the left to eliminate leading insignificant digits.
- (b) adjust the exponent (contained in the X Register) for each bit position shifted.

To determine whether the adjusted exponent has overflowed the 15th bit in the Index Register during the above normalize operation, the instruction, RECORD EXPONENT OVERFLOW (REO), is used. This instruction causes the Overflow Indicator to be turned on if $(X_{14}) \neq (X_{15})$.

When performing floating-point addition and subtraction, it is necessary to align the numbers so that the exponents are equal before the arithmetic is performed. The single instruction, DIFFERENCE EXPONENTS AND SKIP (74):

- (a) determines which of the numbers is to be shifted, and
- (b) determines the number of positions to be shifted to align the numbers. Alignment is performed using SHIFT AB, Index bit equal to one, with the number of shifts located in the X Register.

Manipulation of the exponent is required in all floating-point operations. Capability is included in the Register Change instruction to:

- (a) transfer the exponent portion of the word to and from the A, B, and X Registers, and
- (b) clear exponent bits when arithmetic is to be performed.

These operations can be performed in effective combinations in one machine cycle.

PRIORITY INTERRUPT SYSTEM

SDS 900 Series Computers contain a priority interrupt system that provides added program control of input/output operations, aids in programming simultaneous input/output and compute operations, and allows immediate recognition of special external conditions.

Interrupts, as specified by the program, can signal when a single word or a block of words has been transmitted. When received. the internal logic examines the interrupt signal and causes the computer to interrupt the program sequence at the end of the execution cycle of the current instruction. Without disturbing the Program Counter Register, the computer transfers program control to one of a selected set of memory locations. A MARK PLACE AND BRANCH (BRM) instruction in this location saves the contents of the program counter, EM3, EM2, and overflow indicator and transfers to the particular interrupt servicing routine required. Entrance to the proper service routine occurs since each interrupt has a unique interrupt location. To exit from the routine, a BRANCH UNCONDITIONALLY (BRU) instruction using indirect addressing returns control to the next instruction in proper sequence in the main program; it also clears the interrupt. Note that when an interrupt occurs causing the execution of the BRM in the interrupt level, the address stored in the mark location is the location plus one of the instruction that was interrupted. In other words, the computer increments, the program counter prior to inspecting its registers for an interrupt condition.

The priority interrupt system has up to 896 System interrupt levels. The levels are numbered upward from 200 and have priority according to number; the higher priority levels have a smaller number. See Table 3-1, Interrupt Locations, for the specific assignment.

The two standard as well as the additional interrupts obtained with SDS optional hardware are located at interrupt levels numbered from 30. In general, these have priority according to number like the System interrupts. Note that interrupts 30-77 have priority over any System interrupt (200 or more). The Power Fail-Safe option interrupts (in locations 36 and 37) are "out-of-order" interrupts; they have the highest priority of all.

When an interrupt has occurred and its service subroutine has been entered, an interrupt of higher priority can interrupt the subroutine and gain program control for the servicing of its more important operation. But an interrupt of lower priority cannot interrupt an interrupt-processing subroutine of a higher level. Thus, the priority interrupt system allows interrupts to be arranged according to their importance and/or according to their need for speedy servicing.

The above type of interrupt is called a <u>normal priority</u> interrupt to differentiate from another interrupt feature, the <u>single-</u>

instruction interrupt. This different kind of interrupt causes the execution of only one instruction before automatically clearing itself and returning to the program that it interrupted. For example, if an external clock source is connected to the computer so that it pulses an interrupt line at set intervals, the program can maintain a programmed real-time clock. Each time the external pulse causes an interrupt, the program executes the single instruction, MEMORY INCREMENT (MIN), to add one to the memory word selected for use as the programmed real-time clock. The main program can examine this memory location whenever necessary to determine how many time increments have elapsed since the clock was started.

If the single instruction that is executed is a branch instruction, and the branch occurs, the interrupt is cleared but there is no return to the program that was interrupted. This type of interrupt needs no branch instruction to clear it.

Since the single-instruction interrupt performs just one instruction and clears itself, it can be sandwiched into a priority system without disturbance. Any of the optional System interrupts (200-1777) can be single- or normal-instruction interrupts in any combination desired.

PRIORITY INTERRUPT OPERATIONS

A normal priority interrupt level has three operational states: Inactive, Waiting, and Active.

In the <u>inactive</u> state, no interrupt signal has been received into the level and none is currently being processed by its interrupt servicing subroutine.

In the <u>waiting</u> state, an interrupt has been received into the level, but is not being processed. This situation may be due to an interrupt of higher priority being processed at this time. When all higher waiting interrupts have been processed, this level goes to the active state.

In the <u>active</u> state, the interrupt has caused the main program to recognize its presence and has transferred to its assigned interrupt location where it is being processed. When the interrupt processing is completed, a BRANCH UNCONDITIONAL-LY (BRU) instruction with indirect addressing exits from the service subroutine by transferring control to the proper return location. This branch instruction also sets the interrupt level to the inactive state.

A single-instruction interrupt operates in the same way as the normal priority interrupt in the inactive and waiting states. However, when acknowledged, this interrupt enters the active state, and remains there during the execution of one instruction. At the completion of the one instruction, the singleinstruction interrupt returns to the inactive state without the aid of a branch instruction. The single instruction must have a two-cycle or greater execution time.

INTERRUPT CONTROL

Two program control features are available in the interrupt system. These features are Arm/Disarm and Enable/Disable. Arm/Disarm controls whether an interrupt can proceed from the inactive state to the waiting state. When armed, an interrupt signal sets the interrupt to the waiting state. The disarmed condition causes that level to retain no record of an interrupt signal entering the level.

Enable/Disable operates on the entire interrupt system. When the interrupt system is enabled, the System interrupts (200-1777) are enabled; when the interrupt system is disabled, the system interrupts are disabled. Enable/Disable operates differently for the interrupts obtained with SDS options (30-77). Enable/ Disable has no effect on the Power Fail-Safe interrupts; they are always enabled and armed. See the last two subsections of this section for a description of how the channel interrupts are affected.

The control of the optional Arm/Disarm feature operates on individual System interrupt levels, that is, any chosen interrupt COMPATIANCEEXTENDED ONLY FOR INTERCOCE Table 3-1. Interrupt Location Assignments

level may be selectively armed or disarmed. But the instruction structure for Arm/Disarm allows operation on these interrupts in groups of sixteen.

NON-INTERRUPTABLE INSTRUCTIONS


Three instructions prohibit interrupts following their execution. If a branch occurs, an interrupt cannot occur between the execution of INCREMENT INDEX AND BRANCH (BRX) and the instruction to which BRX branches. An interrupt cannot occur between the execution of ENERGIZE OUTPUT M (EOM) and the instruction following it or between the execution of ENERGIZE OUTPUT TO DIRECT ACCESS CHANNEL (EOD) and the instruction following it.

ENABLE/DISABLE INTERRUPT INSTRUCTIONS

Three instructions are available for setting, resetting, and testing the state of the INTERRUPT ENABLED indicator.

30	Channel Y	Count Equals Zero (End-of-Word)
31	Channel W	Count Equals Zero (End-of-Word)
32	Channel Y	End-of-Record (End-of-Transmission)
33	Channel W	End-of-Record (End-of-Transmission)
36	Power ON	Power Fail-safe interrupt: Power Return
37	Power OFF	Power Fail-safe interrupt: Power below safe limit
60	Channel C	Count Equals Zero (End-of-Word)
61	Channel C	End-of-Record (End-of-Transmission)
62	Channel D	Count Equals Zero (End-of-Word)
63	Channel D	End-of-Record (End-of-Transmission)
64	Channel E	Count Equals Zero
65	Channel E	End-of-Record
66	Channel F	Count Equals Zero
67	Channel F	End-of-Record
70	Channel G	Count Equals Zero
71	Channel G	End-of-Record
72	Channel H	Count Equals Zero
73	Channel H	End-of-Record
74	Clock Sync.	
75	Clock Pulse	Locations 74, 75 are for the real-time clock
200 217	Group 0 Optional G	eneral-Purpose Interrupts
220 237	Group 1 Optional G	eneral-Purpose Interrupts

EIR ENABLE INTERRUPT




EIR unconditionally sets the INTERRUPT ENABLED indicator and enables the interrupt system. If any interrupt levels are waiting, the one with the highest priority becomes active.

Registers Affected: None

Timing: 1

DIR DISABLE INTERRUPT



DIR unconditionally resets the INTERRUPT ENABLED indicator and disables the interrupt system. This instruction does not change the current state of any interrupt level.

Registers Affected: None Timing: 1


IET INTERRUPT ENABLED TEST; SKIP IF INTERRUPT SYSTEM ENABLED

)	4	0		 200	04	
0	2	3	8	9	 		23

If the priority interrupt system is enabled, the computer skips the next instruction in sequence and executes the following instruction. If the priority interrupt system is disabled, the computer executes the next instruction in sequence.

Registers Affected:	None	-		if no skip
			2,	if skip

INTERRUPT DISABLED TEST; SKIP IF INTERRUPT SYSTEM DISABLED



If the priority system is disabled, the computer skips the next instruction in sequence and executes the following instruction. If the priority interrupt is enabled, the computer executes the next instruction in sequence.

Registers Affected: None


IDT

Timing: 1, if no skip 2, if skip

ARMING FEATURE (Optional)

The arming feature is controlled for a group of 16 interrupts by a word sent to the group with the ARM INTERRUPTS (AIR) instruction followed by the PARALLEL OUTPUT (POT) instruction. AIR operates only on System interrupts (200-1777).

AIR ARM INTERRUPTS




AIR prepares the arm interrupt control unit to receive a control word for a group of 16 interrupt levels. A PARALLEL OUTPUT (POT) must always follow AIR, or an unpredictable operation results.

Registers Affected: None

Timing: 1

Section IV, Input/Output System, contains a discussion of PARALLEL OUTPUT (POT). The word that the POT instruction addresses has the following format:



The address field in bit positions 0 through 5 identifies which group of 16 interrupts in the system is being addressed. Address 00 refers to the group of locations 200-217. The C field controls what is done to the particular interrupt levels selected in bit positions 8 through 23. Bit position 8 refers to the lowestnumbered level of the group, therefore the one with highest priority. Bit position 23 refers to the last or highest-numbered level, the one with lowest priority. For example, a word of 00240000 arms level number 201.

The control operations are:

Bit Octal Position Position	Octal Value	Function
6-7 O2		
00	0	Not used
01	2	Arm all interrupt levels that are selected by a 1 in bit positions 8 – 23
10	4	Disarm all interrupt levels that are selected by a 0 in bit positions 8 – 23
11	6	Arm all interrupts selected by a 1 and disarm all interrupts selected by a 0 in bit positions 8 – 23.

23

CHANNEL INTERRUPT DESIGNATIONS

As shown in the Interrupt Location Table, each I/O channel has two interrupt levels. These reflect the two distinct uses of interrupts during channel input and output. Also, each W, Y, C, and D channel level has two names that reflect their use in the Extended or Compatible I/O Modes (see Section IV, Compatible/ Extended Input/Output Modes.

END-OF-WORD/END-OF-TRANSMISSION INTERRUPT OPERATIONS; COMPATIBLE MODE

A program can use Channels W and Y as single-word, direct, program-controlled, input/output buffers. Special I/O instructions applicable to Channels W and Y control this type of operation (see Section IV). In this mode, the program can specify that interrupts occur as each word is transferred from the buffer to the peripheral device on output, or as soon as the buffer is filled from the peripheral device on input. This is the End-of-Word interrupt. The program can specify that an Endof-Transmission interrupt occurs when the buffer detects a signal such as End-of-Record from magnetic tape. During both input and output operations, this interrupt occurs when the peripheral device used in the transmission disconnects and the buffer becomes ready for another input/output operation.

These two interrupts also can control input/output termination for any communication channel when the program is operating the buffers in the block transmission or "interlaced" compatiblé mode (optional system). The End-of-Transmission interrupt operates in the fashion described above. In this mode, the Endof-Word interrupt only occurs on input. The End-of-Word interrupt occurs after the channel has read the number of words specified and then another word fills the buffer. If the program encounters the last word before an End-of-Transmission interrupt, the Endof-Word interrupt occurs after the next word is read. If an End-of-Record condition occurs first, the End-of-Transmission interrupt occurs. No End-of-Word interrupt occurs during output.

The Enable or Disable instructions "enable and arm" or "disable and disarm" the End-of-Word and End-of-Transmission interrupts when the channel is not operating in the extended interlace mode. When the EIR instruction is executed, the interrupt system is enabled and these interrupts are also armed; when DIR is executed, the system is disabled and these interrupts are also disarmed.

COUNT EQUALS ZERO/END-OF-RECORD; EXTENDED MODE

When the SDS 930 Input/Output System uses channels within its full capabilities, SDS 930 input/output functions control interlaced block transmission operations (see Input/Output Functions, Section IV). The interrupts used with the extended input/output function control are Count Equals Zero and Endof-Record. The Count Equals Zero interrupt occurs when the last of the number of words specified is placed into or brought from memory. The End-of-Record interrupt occurs when the channel receives an End-of-Record signal (gap). Input/output functions can alter this latter occurrence for use with magnetic tapes.

EFFECTS OF THE ENABLE/DISABLE FEATURE ON ARMABLE INTERRUPTS

When operating an Input/Output Channel in the extended mode, the interrupt Enable feature controls the Armable interrupts (Count Equals Zero and End-of-Record). If a channel generates an extended mode I/O interrupt while the system is disabled, the designated interrupt level goes to the Waiting state. When the program again enables the interrupt system, the interrupt goes to the Active state when its priority allows.

This feature allows the programmer great ease in handling multiple channel operations. The interrupt processing subroutine for one channel can disable the interrupt system while it processes the interrupt. During this time, the system receives all other interrupts in their respective levels and goes to the Waiting state until the system is again enabled.




Figure 3-1. Interrupt Arm-Enable Response

IV. INPUT/OUTPUT INSTRUCTIONS

INTRODUCTION

The SDS 930 has a flexible, input/output system to complement its high, internal processing speed and versatile instructions. This system can transmit data in word, character, or single-bit form to and from the computer at the speed of internal computation. The input/output system assumes control of conditions imposed by different characteristics of a wide variety of devices, but leaves a high degree of input/output control to the programmer.

This system includes the following types of input/output:

Buffered input/output of data words, each under direct program control

Communication channel input/output of characters or words, time-shared with memory and multiplexed with computation.

Communication channel input/output of characters or words, fully buffered and simultaneous with computation.

Direct parallel input/output of up to 24 bits of information to and from external equipment, completely controlled and sequenced externally.

Direct parallel input/output of up to 24-bit words to and from external static registers under program control.

Single-bit input/output, such as equipment on/off status, sense switches, and pulsing and sensing of special devices.

DATA FLOW PATHS

The SDS 930 includes as standard equipment one Time-Multiplexed Communication Channel (TMCC), without interlacing capability, as well as provision for three additional channels. The interlace unit is available as an option. The W and Y channels are available with or without interlace; the C and D channels are available only with interlace. These channels are capable of automatically controlling the flow of data to and from memory at rates up to one word every 3.5 microseconds. These channels run independently of the central processor and only communicate with it to transfer data to or from memory.

In addition to the Time-Multiplexed Channels, a Direct Memory Access System is available. This system uses a path to memory separate from those used by the central processor. Up to four Direct Access Communication Channels (with direct access memory connections) can be attached to the Direct Access System. These channel operate like the time-multiplexed Channels except that they are faster and provide for a true overlap of input/output with processing.

A Data Multiplex System, which uses the direct access memory connection, is also available as an option. This system consists of a Data Multiplex Channel that accepts/transmits data words and memory addresses from many external devices or subchannels, all of which may be in operation at the same time. The system is capable of transmitting up to 572,000 words per second simultaneous with computation (see Appendix A-11).

COMMUNICATION CHANNELS

Using Channels W and Y, characters and words can be transmitted between memory and peripheral devices under the direct control of single instructions. Each channel has associated with it two instructions to facilitate direct control operations. For Channel W, W INTO MEMORY (WIM) causes a word from a peripheral transmission to be taken from the Channel W buffer register and placed directly in the specified memory location without disturbing any internal registers. MEMORY INTO W (MIW) causes a word to be taken from a specified memory location and placed in the Channel W buffer register to be read out to the currently operating peripheral device connected to the channel. WIM and MIW are preceded by instructions from the EOM group that set up the input/output operation. YIM and MIY instructions function in an analogous manner for channel Y. The general test instruction, SKIP IF SIGNAL NOT SET (SKS) provides the facility for testing error indications and/ or for testing various peripheral device indicators.

Additionally, using any channel including Channels W and Y with interlace, data can be transmitted to and from core storage under channel control. Operation of a channel is initiated by the execution of a sequence of instructions in the central processor. Once started, the channel operates independently of the central processor, automatically transferring each word at the correct time.

Four instructions control the process of transmitting and receiving data between channel peripheral equipment and the central processor. These instructions are:

EOM	ENERGIZE OUTPUT M
EOD	ENERGIZE OUTPUT TO DIRECT ACCESS CHANNELS
POT	PARALLEL OUTPUT
SKS	SKIP IF SIGNAL NOT SET

EOM instructions activate one of Channels W, Y, C, or D, to select the peripheral device to be used, and to set up the initial conditions of the data transmission, including the peripheral operation to be performed. EOD instructions activate one of Channels E, F, G, or H. The other functions of EOD are similar to EOM. An EOM (EOD) instruction also specifies terminal conditions for an operation.

PARALLEL OUTPUT (POT) sends out to the channel the number of words in the transmission and the address at which the output begins.

SKIP IF SIGNAL NOT SET (SKS) can test the Error indicators, End-of-Transmission indicators, and other input/output control indicators, such as printer end-of-form or card hopper empty.

The general order of use of these instructions for interlaced operation is:

Input/Output)

Instruction EOM

Function

to address the channel, connect the peripheral device, specify various input/output conditions, and alert the optional channel interlace (see Communication Channel

Instruction	Function
EOM	to specify the terminal conditions and inter- rupts desired during the transmission
POT	to transmit to the channel a word containing the transmission starting address and block

Bits 0 through 9 of this latter word contain the ten lower order bits of the word count; bits 10 through 23 contain the 14 bits of the starting address. The second EOM contains the highorder bits of the word count and starting address when needed.

DIRECT PARALLEL INPUT/OUTPUT

length

The direct parallel input/output (POT/PIN) facility allows any word in core memory to be presented, in parallel, at any special system connector or applicable standard peripheral connector; or, conversely, allows signals sent to a connector to be stored in any core memory location. EOM and SKS instructions control parallel input/output operations in the same way as in channel operations. POT/PIN instructions also generate or check for correct parity with each word transmitted.

See Direct Parallel Instructions, this section, for a detailed description of parallel input/output.

SINGLE-BIT INPUT/OUTPUT

EOM and SKS instructions also perform single-bit input/output and testing for special or standard devices. The execution of an EOM transmits a single signal of approximately 1.4 microseconds duration to an external connector and also provides the connector with a 15-bit address for the destination of this signal. SKS tests whether a similar signal is present on an external connector and skips accordingly. See Single-Bit Transmission, this section, for further description of single-bit input/output.

DIRECT MEMORY ACCESS SYSTEM

This optional system provides direct transmission between peripheral devices and core memory. Two access paths to the memory module are available. The standard path connects to the central processor; the other path connects to Direct Access Communication Channels on the Direct Memory Access Connection. Direct memory access allows data to be transmitted at the rate of one 24-bit word every 1.75 microseconds, thus sustaining an input/output rate of 572,000 words (equivalent to 2,284,000 characters) per second in parallel with full-speed computation.


Communication Channels, E, F, G, and H, if present in a system, require the Direct Memory Access System, and therefore, are called Direct Access Communication Channels. Operation of these channels is discussed in Communication Channel Input/ Output, this section.

Note that the Direct Memory Access System may be obtained separately and used to incorporate special-purpose input/output equipment instead of the standard Direct Access Channels. Externally controlled and sequenced devices may present data and addresses to the direct access connectors, thus allowing input/output operations or other memory accesses to be performed independently of the computer.

These special input/output systems present an address and various timing and control signals to the connector. External data may be stored in any specified location, or read from any location specified by the external unit. For example, the external equipment may provide an interface register, thereby allowing an entire block of data to be entered into or read from memory. Telemetry data may be automatically decommutated, thus obviating sorting and sequencing within the computer.

PRIMARY INPUT/OUTPUT INSTRUCTIONS

EOM ENERGIZE OUTPUT M



The major instruction for preparing Channel W (or Y, C, D) and an attached peripheral device to perform a data transmission or other peripheral activity is the multi-purpose instruction, ENERGIZE OUTPUT M (EOM). It operates in four distinct modes with many functional configurations. These modes are Buffer Control, Input/Output Control, Internal Control, and System Control. In the third and fourth modes, EOM controls and initiates non-communication channel operations such as special systems transmissions. Each of the frequently used EOM instruction configurations has a mnemonic tag used with standard SDS assemblers. These mnemonics appear in this manual with the description of the specified configurations. The different modes of operation are program-selectable by the setting of two bits (10, 11 of octal position 3) within the EOM instruction format:

Bit Posi- tion 10	Bit Posi- tion 11	Area
0	0	Buffer Control
0	1	Input/Output Control
1	0	Internal Control
1	1	System Control
		<u>tion 10</u> <u>tion 11</u> 0 0 0 1

A Buffer Control mode EOM operates essentially as a set-up or preparation facility for data transmissions or other peripheral activities using the channel. The channel to be used, the peripheral unit on that channel, the operation to be performed, and the type of character format to be used are all detailed within this EOM. It also details the use of BCD or binary data transmission, the allowance or not of a leader (as in paper tape), and the direction of operation (as in forward direction for magnetic tape). Execution of such an EOM "connects" the specified peripheral unit to the channel. An EOM in this mode can also alert the interlace, which is the optional, automatic buffer control for input/output. An EOM in the Input/Output mode directs peripheral devices to perform non-transmitting operations such as rewind magnetic tape and upspace the printer. This EOM selects certain channel operations such as interrupt response and input/output terminal function desired. It alerts peripheral devices that a PARALLEL INPUT (PIN) or PARALLEL OUTPUT (POT) instruction follows. It also can give an extension of the word count to 15 bits for the number of words to be transmitted and an extension of the address specification to 15 bits. Without disturbing the associated channel, this EOM can also set up the interlace unit. It is with the input/output mode EOM that the user selects his I/O operation as <u>compatible</u> or <u>extended</u> I/O modes (described later in this section).

This coding sequence initiates such an interlaced channel operation (compatible mode):

Instruction	Function
EOM (Input/ Output Control Mode)	Alert the interlace
POT	transmit starting address and block length to interlace
EOM (Buffer Control Mode)	address channel, connect peripheral device, specify various input/output conditions, start transmission


Initiating an interlaced input/output operation via this sequence of instructions facilitates checkout by allowing the programmer to single-step through this portion of the program. The first two instructions, EOM (Ioc) and POT, set up the interlace with data address and block length. Therefore, single-stepping through the sequence allows the interlaced channel to complete the input/output operation. When a single EOM (Buffer Control mode) sets up the channel and interlace with a POT instruction following, the programmer cannot step through the sequence since the input/output operation proceeds before the next stepped instruction (POT) places the address and block length in the interlace.

An EOM in the Internal Control mode enables and disables the interrupt system. EOM in this mode also can prepare the system for the selective arming and disarming of the system interrupt levels. This mode does not directly concern the input/output programmer.


An EOM in the System Control mode is specifically coded for a given installation and system. Address capability is 15 bits or 32,768 combinations for these special system designations.


Note: If an interrupt occurs during the execution of an EOM in any mode, no acknowledgement occurs until the completion of the execution of the instruction following the EOM.

EOD ENERGIZE OUTPUT TO DIRECT ACCESS CHANNEL



The EOD instruction operates in the Buffer Control and Input/ Output Control modes. It refers to Channels E, F, G, and H, when present, and performs the same functions and operations as an EOM on these channels.





The principal instruction for testing the states and responses of data channels and their attached peripheral devices, as well as testing internal and external indicators, is the multi-purpose instruction, SKIP IF SIGNAL NOT SET (SKS). SKS is a "skip class" instruction yielding a decision and transfer capability to all channels, devices, indicators, and systems that require it. It operates in four distinct modes: Special Internal Test, Channel and Device Test, Internal Test, and Special System Test. In the second mode, SKS tests channel-oriented, input/output functions. Each of the frequently used SKS instruction configurations has a mnemonic tag, used with SDS assemblers. These mnemonics appear in this manual with the description of the specific configuration.

These different modes of operation are program-selectable by the setting of two bits (10, 11 of octal position 3) within the SKS instruction format:

Bit Pos <u>10</u>	sitions <u>11</u>	Octal Value	Area	Timing
0	0	0	Special Internal Test	1,2
0	1	1	Channel and Device Test	2,3
1	0	2	Internal Test	1,2
4	1	3	Special System Test	2,3

In the Channel and Device Test mode, SKS tests a channel for channel Ready (not active), interlace Word Count Equal to Zero, and Error. This mode also tests peripheral devices directly. These include testing indicators in a magnetic tape unit such as Beginning-of-Tape, End-of-Tape, File-Protect Ring present, and End-of-File. For example, an SKS instruction might address an indicator within the printer to determine whether the paper is at the End-of-Form.

In the Internal Test mode, SKS tests whether the interrupt system is enabled or disabled, whether a breakpoint switch is set, and whether Overflow is set.

In the Special Internal and Special System Test modes, SKS tests signals of special configuration as the specific system requires.

COMMUNICATION CHANNEL INPUT/OUTPUT

GENERAL INFORMATION

SDS Communication Channels provide fully buffered, input/ output control and transmission, multiplexed or simultaneous with computation. Up to eight data channels can connect to the central processor, all operating independently of each other.

Each channel can control as many as 30 input/output devices and automatically handles character, word assembly and disassembly, input/output parity detection and generation, data transmission to and from memory, and End-of-Transmission detection.

All channels are bi-directional and can communicate with 6-bit character devices or word devices of up to 24 bits. In the case of character-oriented devices, the program specifies the number of characters to be contained in each word during the transmission.

A channel buffer assembles and disassembles data words as they are transmitted between core memory and the peripheral equipment. The buffer maintains control of operations such as characters **p**er word transmitted and direction of peripheral operation (as in magnetic tape forward/reverse).

A Buffer Control mode EOM or EOD sets up the channel buffer for operation. The execution of this EOM sets the operation controls, places the unit address in the buffer, and initiates data assembly/disassembly. The presence of the unit address activates the buffer, causing it to look for data coming from the peripheral device or from memory, as determined by the unit address.

When in use, a channel interlace controls the transfer of the data words going through the associated channel buffer. This interlace supplies the memory address of data coming from or going to memory and maintains the word count determining the number of words transferred. The terminal interrupts, End-of-Record and Zero Word Count, come from the interlace and are under its control. The interlace controls input/output termination functions during interlaced operation.

Two EOM instructions and a POT instruction alert and set up a channel interlace. The first EOM alerts the interlace, that is, activates the interlace and instructs it to expect a word count and starting address to be sent to it by the POT instruction. The second EOM is an Input/Output mode EOM that specifies the interrupt and the terminal function to be used. This EOM also can specify a 15th address bit and five more high-order word count bits expanding the word count from 10 bits to 15. This sequence is written: EOM (Alert), EOM (I/O), and POT. When the channel buffer is being set up at the same time, the buffer control EOM can alert the interlace. When the buffer is already set up, during a continuing I/O operation, the programmer may use the I/O EOM, ALERT CHANNEL (00250000), to alert the interlace.

When the programmer does not desire to program the Extended Mode with the input/output terminal functions, interrupts, and additional count or address, only the EOM (Alert) and the POT are necessary to set up the channel interlace (Compatible mode). In the Extended Mode, the eight channels are programmed in the same way, though there is a distinction between Channels W through D and Channels E through H. The former group are Time-Multiplexed Channels; the latter are Direct Access Channels.

The Time-Multiplexed Channels use the memory logic of the central processor to facilitate input and output of data words. The transfer of each word between a time-multiplexed channel buffer and memory requires two memory cycles. During this time, computation stops in the central processor. Priority for the use of the word input/output logic is in the order: Channel D, C, Y, W. Any Time-Multiplexed Channel operating with interlace has priority over the central processor for memory access.

Each Direct Access Channel has its own independent memory logic. When memory access is needed to read or store a data word, computation stops for one cycle. When two or more Direct Access Channels require memory access simultaneously, determination of priority is as described in Appendix A-19.

Transmission to and from Direct Access Channels and core memory are under the control of the channel. At the onset of each memory cycle, the control unit interrogates all Direct Access Channels to determine whether any channel requires a transfer to or from computer memory; each channel gets priority on the basis of need. If, during a channel transmission, a transfer to or from computer memory is to take place, the computer connects the memory bank to the selected Direct Access Channel. If, simultaneously, the computer requires access to the same memory bank, the channel takes precedence and there is a delay of one memory cycle. If the computer is not accessing the same memory bank as the direct access channel, the transfer takes place without affecting computation speed. Thus, internal computation and direct access channel transmissions occur simultaneously and independently when the computer and channel are accessing separate memory banks. Channel control logic permits the transfer of only one word per memory cycle to and from the computer memory independent of the number of operating channels connected to the computer. Thus, the maximum transfer rate for the channel system is equal to one word every memory cycle, or approximately 572,000 words per second, or in excess of two and one-quarter million characters per second for direct access channels.

COMMUNICATION CHANNEL DESCRIPTION

Figures 4–1 and 4–2 contain block diagrams of the channels, the functional control of information between the channels, the Data Multiplexing System, the memory bank, and the external devices.

Up to 30 peripheral devices may be connected to one channel. Each of these devices has a unique, two-digit, octal address by which it is selected for an input/output operation. To select the peripheral device, the program loads the proper unit address into the 6-bit Unit Address Register (UAR) in the channel buffer. This address selects both the device and, if appropriate, the function to be performed. Placing a non-zero unit address in the Unit Address Register "connects" the peripheral unit addressed to the channel and it becomes "active". When the UAR contains a zero address, or any time that a terminal or initial condition clears the contents of UAR, the channel is "inactive." The zero in UAR also means that it is not connected to a peripheral unit.

When the channel and the peripheral unit to be used have been connected, the channel must have information pertaining to the location in memory of the data to be transmitted or received and pertaining to the number of data words in the transfer.




Figure 4-1. SDS 930 Time-Multiplexed Communication Channel, Block Diagram

23

23

23

23

TIME-MULTIPLEXED CHANNEL REGISTERS

In the Time-Multiplexed Channels W through D, there are two registers important to the programmer, the Word Assembly Register (WAR) and the Single-Character Register (SCR). The WAR, a 24-bit, word-sized buffer, contains the word of data actively being received or transmitted during an input or output operation. During input, 6-bit characters (plus parity) enter the Single-Character Register where the channel buffer assembles them, one at a time, into the WAR. Then the completed word is placed in memory. Depending on the number of characters per word specified, the word assembled and placed in memory during input has the form:

Word in Memory

One character per word mode Unpredictable lst 17'18 Two characters per word mode Unpredictable lst 2nd 11'12 17'18 Three characters per word mode Unpred lst 2nd 3rd 17'18 0 5'6 11 12 Four characters per word mode lst 2nd 3rd 4th 11 12 17 18 5'6 The unfilled character positions contain unpredictable data.

When assembled during a single-word operation, a WIM instruction places the word into memory. Under interlace control, the interlaced channel automatically places the word in memory when assembled.

When the end of an information record is detected by a buffer, the buffer automatically disengages from the device and is then "ready" for another operation. The buffer logic is reset, except that the state of the error indicator is maintained and the last word of the input is still in the word register. If the number of characters in the input record was not a multiple of the number of characters assembled into each computer word, then zeros are automatically forced into the least significant positions of the last word. This last word can then be stored in memory by a BUFFER INTO M WHEN READY WIM or YIM instruction after the buffer has disengaged. If the number of characters in the input record was a multiple of the number of characters assembled into each computer word, then the word remaining in the W buffer is either the last group of characters from the input device, if they were not previously transferred to memory by a BUFFER INTO M WHEN READY WIM or YIM, or zeros if the last group of characters had been transferred to memory. In either case, it is safe to issue one such instruction after the buffer has disengaged without "hanging up" the computer.

During output, words come from memory into the WAR where the channel buffer disassembles them into the SCR one 6-bit character at a time. Depending on the characters per word mode specified, the 6-bit characters within the word are output as tollows:

Function	Mode
Output one character from bits 0 through 5	One character per word
Output two characters from bits 0 through 5, 6 through 11	Two characters per word
Output three characters from bits 0-5, 6-11, 12-17	Three characters per word
Output four characters from bits 0-5, 6-11, 12-17, 18-23	Four characters perword
Output two characters from bits 0 through 5, 6 through 11 Output three characters from bits 0-5, 6-11, 12-17 Output four characters from bits	Three characters per w

As required, the characters are transferred into the Single-Character Register and output with generated parity. After each character transfer, the word in the WAR is shifted left six bits to be ready for the next transfer. Only those characters needed from each word are used; when required, a new word is brought to the WAR for the next character. For special applications, a Time-Multiplexed Channel may be equipped with a 12- or 24-bit Single-Character Register. The external device which has a character size greater than 6 bits specifies to the channel what its size is, 12 or 24 bits. Standard 6-bit devices are unaffected by the installation of a wider SCR.

Interlace Registers

A channel interlace contains two working registers, the Word Count Register (WCR) and the Memory Address Register (MAR). In the set-up sequence -- EOM, EOM, POT -- for an interlaced input/output operation, the POT instruction transmits to the interlace a data word made up of the word count (that is, length) and the starting address of the data block. The 15-bit Word Count Register (WCR) contains the data word count during a data transfer. The number of data words is decremented by one and the new count replaces the old one in the WCR for each word transmitted.

The count is assembled into the WCR from two places: the least significant 10 bits is from the "POTted" word and the most significant 5 bits is from the "HI COUNT" field of the second EOM. The form of the "POTted" word is:

	Word Count				S	tart A	ddress		
L			10	10	+			 	23

When the word count is equal to zero, the transmission is complete. During output, this causes a termination; during input, the interlace allows any further data to fill the channel buffer and generates the End-of-Word interrupt, if enabled.

The Memory Address Register (MAR) contains the starting destination or source address in memory of the transmitted data. The memory locations to or from which data words are to be transmitted enter the MAR at the same time the word count does. During transmission of data, the interlace increments the contents of the MAR after each word as it decrements the contents of the WCR. These two registers provide the interlace control of block transmissions. The highorder 15th address bit comes from the second EOM, also.

DIRECT ACCESS CHANNEL REGISTERS

In the Direct Access Channels E through H, two other important registers are the Word Assembly Register (WAR) and the Input/Output Register (IOR). The Word Assembly Register is a 24-bit word-sized buffer which, during a transmission, contains the information actively being transmitted to, or received from, the external device. Information is assembled into, or disassembled from, the WAR in one of four character sizes, 5, 8, 12 or 24 bits. The 6-bit mode is the normal mode of operation. A device with a larger character size will send the channel a signal to indicate its character size. It is the programmer's responsibility to select a character/word count suitable for the character size.

(Time-Multiplexed channels can handle only 6-bit characters, standard. There are, however, two options which will increase the acceptable character size to 12 bits and to 24 bits. As with the DACCs the external device signals the TMCC with its character size.)

When receiving 6-bit characters from a peripheral device (operation is similar for other character sizes), the first character of a word enters the WAR into bit positions 18 through 23. When the WAR receives the next character, the first




Figure 4-2. SDS 930 Direct Access Communication Channel, Block Diagram

six bits in positions 18 through 23 shift into bit positions 12 through 17 and the incoming character is placed into bit positions 18 through 23. The next incoming character causes the two 6-bit characters in bit positions 12 through 23 to be shifted to bit positions 6 through 17 and the incoming character is placed into bit positions 18 through 23. The next character causes another 6-bit left shift and then the character is placed in the vacated bit positions 18 through 23. At this point, there are 24 bits completely filling the WAR. This information is now copied into the IOR to be placed into the proper memory location.

The above procedure occurs when the programmer specifies four characters per data word for the data transmission. If the specification is three characters, the data word contains three 6-bit characters in bit positions 6 through 23 and unpredictable information in bit positions 0 through 5 are transmitted to the IOR. The next incoming character is accepted as the first of another set of three characters. If the programmer specifies two characters, the data word contains two 6-bit characters in bit positions 12 through 23 and random data in bit positions 0 through 11 are transmitted to the IOR. If the specification is one character, the data word transmitted to the IOR contains only one character in bit positions 18 through 23. When transmitting data using the character format mode, characters are taken from the WAR from the most significant end. If the programmer specifies one character per word, the 6-bit character in bit positions 0 through 5 is transmitted to the external device and then another full word of information is received from the IOR. If the programmer specifies two characters per word, the 6-bit character in bit positions 0 through 5 is transmitted. Then the contents of bit positions 6 through 23 shift left into bit positions 0 through 17, the new 6-bit character in bit positions 0 through 5 is transmitted and another word is accepted from the IOR to be processed. If the programmer specifies three characters, the 6-bit character in bit positions 0 through 5 is transmitted. The contents shift left six bits and the new contents of bit positions 0 through 5 are transmitted. The contents shift left six bits again and the third character from bit positions 0 through 5 is transmitted. Then another word is received from the IOR to be processed. If the programmer specifies four characters, the above process continues to one more 6-bit left shift and the final six bits of the word are transmitted before the next word is accepted from the IOR.

The Input/Output Register (IOR) is a 24-bit register which is a full-word buffer between the WAR and memory. The Direct Access Channel control unit places words into the IOR, awaiting their transfer to the WAR to be output. During input, the IOR receives full words from the WAR and places them into memory under control of the word count and memory address being used in the transmission. During multiple data word transfers, the WAR and the IOR simultaneously contain data information.

COMMUNICATION CHANNEL PROGRAMMING

The ENERGIZE OUTPUT M (EOM) used in the Buffer Control mode addresses and connects the specified Channel W, Y, C, or D, and selects the desired unit address. The detailed instruction format is:

0 <mark>B</mark> 0	C)2	$\frac{1}{N}00$	FLD RNB	C\⊗	В 2	Un	it
0 1 2 00	3 01	02	9 1011 O3	12 13 14 04	15 16 05		718 06	23 07

Bit Designation	Octal Position	Octal <u>Value</u>	Function
BI	00	2	Bit positions 1 and 17 specify the channel to be activated.
B2	O5	I	Channel W is numbered 00, Channel Y is 01, Channel C is 10, and Channel D is 11.
02	01-2	02	Bit positions 3 through 8 contain 02, the instruc- tion code for EOM.
I/N	О3	4	A 1-bit in position 9 alerts the buffer interlace.
00	03	0	Bit positions 10 and 11 contain the EOM mode in- dicator for the Buffer Con- trol mode.
F/R	04	4	Bit position 12 specifies the direction in which the peripheral device will op- erate. A "0" specifies the forward direction. A "1" specifies the reverse direction.
L/N	04	2	Bit position 13 specifies whether the device should be started with a leader as in paper tape. A "0" spe- cifies a start with leader. A "1" specifies a start with- out leader.
D/B	04	1	Bit position 14 specifies the mode of character format. A "0" specifies BCD format. A "1" specifies Binary format.
C/W	O5	0 2 4 6	Bit positions 15 and 16 spe- cify the number of charac- ters to be assembled into, or disassembled from, each transmitted word. One character per word is spe- cified by 00 (octal 0), two by 01 (octal 2), three by 10 (octal 4) and four by 11 (octal 6).
UNIT	O6-7		Bit positions 18 through 23 specify the unit and the function to be performed

31

with that unit.

Table 4-1. Unit Address Codes

00	Disconnect	40	-
01	Type Input No. 1	41	Type Output No. 1
02	Type Input No. 2	42	Type Output No. 2
03	Type Input No. 3	43	Type Output No. 3
04	Paper Tape Input No. 1	44	Paper Tape Punch Output No. 1
05	Paper Tape Input No. 2	45	Paper Tape Punch Output No. 2
06	Card Reader Input No. 1	46	Card Punch Output No. 1
07	Card Reader Input No. 2	47	Card Punch Output No. 2
10	Magnetic Tape Input No. 0	50	Magnetic Tape Output No. 0
11	Magnetic Tape Input No. 1	51	Magnetic Tape Output No. 1
12	Magnetic Tape Input No. 2	52	Magnetic Tape Output No. 2
13	Magnetic Tape Input No. 3	53	Magnetic Tape Output No. 3
14	Magnetic Tape Input No. 4	54	Magnetic Tape Output No. 4
15	Magnetic Tape Input No. 5	5 5	Magnetic Tape Output No. 5
16	Magnetic Tape Input No. ó	56	Magnetic Tape Output No. 6
17	Magnetic Tape Input No. 7	57	Magnetic Tape Output No. 7
20		60	High-Speed Printer Output No. 1
21	an an the second se	61	High-Speed Printer Output No. 2
22		62	en de la companya de
23		63	- 1
24	en e	64	Incremental Plotter Output No. 1
25	an a	65	Incremental Plotter Output No. 2
26	Disc File Input No. 1	66	Disc File Output No. 1
27	Disc File Input No. 2	67	Disc File Output No. 2
30	Scan Magnetic Tape No. 0	70	Magnetic Tape Erase No. 0
31	Scan Magnetic Tape No. 1	71	Magnetic Tape Erase No. 1
32	Scan Magnetic Tape No. 2	72	Magnetic Tape Erase No. 2
33	Scan Magnetic Tape No. 3	73	Magnetic Tape Erase No. 3
34	Scan Magnetic Tape No. 4	74	Magnetic Tape Erase No. 4
35	Scan Magnetic Tape No. 5	75	Magnetic Tape Erase No. 5
36	Scan Magnetic Tape No. 6	76	Magnetic Tape Erase No. 6
37	Scan Magnetic Tape No. 7	77	Magnetic Tape Erase No. 7

EOD ENERGIZE OUTPUT TO DIRECT ACCESS CHANNEL

The EOD instruction used in the Buffer Control mode alerts and connects the specified Direct Access Channel (E, F, G, H) and the desired unit address. The instruction format is:

0 <mark>B</mark> 0	0	6	ΓŹ	00	FLD RNB	Ś	В 2	Un	it
0 1 2 00	' ³ 01	02	9	10 11 O3	12 1314 04	15 16 05		18 06	23 07
Bit Desig		Octal Position	-	octal <u>′alue</u>			Fu	nction	
B1		00		2	cif	y the	chc	s 1 and annel to Channe	be .
B2	B2 O5		1	activated. Channel E numbered 00, Channel 01, Channel G is 10,			nel Fis		
					Ch	annel	н	IS 11.	

All other indicators in the EOD are identical with EOM and function in the same way.

STANDARD EOM AND EOD CHANNEL INSTRUCTIONS

Several EOM and EOD function configurations have standard uses. These have standard, assembler-type mnemonics and are separate instructions.

ALC ALERT CHANNEL

ALC alerts the channel interlace. This instruction does not disturb the channel buffer in any way. ALC has no effect on W or Y Buffers without interlace.

The channel Alerts are:

L

<u>Mnemonic</u>	<u>Alert Channel</u>	Instruction
ALC 0	W	0 02 50000
ALC 1	Y	0 02 50100
ALC 2	С	2 02 50000
ALC 3	D	2 02 50100
ALC 4	E	0 06 50000
ALC 5	F	0 06 50100
ALC 6	G	2 06 50000
ALC 7	Н	2 06 50100

Registers Affected: None

```
Timing: 1
```

DSC	DISCO	NNECT C	HANNEL		
0	02			00000	
0 2	H ₃ - H-	8 9			 2

DSC disconnects the channel. It unconditionally sets the Unit Address Register to 00 regardless of whether the channel is currently addressing a device. This instruction disconnects any device which may be connected to the channel. It also unconditionally makes the channel Ready (Inactive) and clears the Error indicator.

Mnemonic	Disconnect Channel	Instruction
DSC 0	W	0 02 00000
DSC 1	Y	0 02 00100
DSC 2	С	2 02 00000
DSC 3	D	2 02 00100
DSC 4	E	0 06 00000
DSC 5	F	0 06 00100
DSC 6	G	2 06 00000
DSC 7	Н	2 06 00100
Registers Affected:	None	Timing: 1

ASC ALERT TO STORE ADDRESS FROM CHANNEL

	0	0	2		 1200	. 00	· .	
(0 2	3	8	9	 			23

ASC alerts an interlaced channel so the PIN instruction that follows can store the contents of the Memory Address Register. This instruction affects the operation of the channel in no other way. See Direct Parallel Instructions, this section, for a detailed discussion of PIN.

ASC is always used in conjunction with PIN to determine the current status of a peripheral operation being performed by the selected channel. The two instructions are written together:

ASC n PIN m,x

When the program executes these two instructions, the contents of the effective memory location designated by the PIN instruction are:

Bit Positions		Contents
DIT FOSTITONS		Contents
0 through 9		Zero
10 through 23		Contents of channel's Memory Address Register
<u>Mnemonic</u>	Channel	Instruction
ASC 0	W	0 02 12000
ASC 1	Y	0 02 12100
ASC 2	С	2 02 12000
ASC 3	D	2 02 12100
ASC 4	E	0 06 12000
ASC 5	F	0 06 12100
ASC 6	G	2 06 12000
ASC 7	Н	2 06 12100
Registers Affected: None	e "****	Timing: 1

TOP TERMINATE OUTPUT OF CHANNEL

	0		02				14000	- -	
0	2	3		8'	9	1	1	-1	23

When the last word of a block enters the channel, TOP terminates channel output. After the execution of this instruction, the following occurs. When the channel buffer delivers the last character to the peripheral device, the buffer disconnects. TOP always terminates a non-interlaced channel output operation. It may be used with all communication channels if the particular function selected is terminal function 11 but no further data output is required (see Terminal Functions, this section).

T	erminate Output	
Mnemonic	<u>on Channel</u>	Instruction
TOP 0	W a	0 02 14000
TOP 1	Y	0 02 14100
TOP 2	С	2 02 14000
TOP 3	D	2 02 14100
TOP 4	E se	0 06 14000
TOP 5	F	0 06 14100
TOP 6	G	2 06 14000
TOP 7	Н	2 06 14100
Registers Affected:	None	Timing:

COMPATIBLE/EXTENDED INPUT/OUTPUT MODES

The termination of an I/O operation and the interrupts that may be associated with that termination fall into two classes: Compatible and Extended. The choice of one of these two "modes" of input/output operation determines how the system behaves when the termination of an I/O operation occurs.

As mentioned in Section III, Interrupt System, interrupts occurring at the same level (e.g., location 30, 31, etc.) can have different names (e.g., Count Equal Zero and End-of-Word). These names reflect the different I/O mode in operation when the interrupt occurs. The differences include the timing of interrupt occurrence relative to the I/O operation and type of interrupt requested.

The Compatible mode of operation for channels W, Y, C, D is directly compatible with the SDS 920 Computer mode of I/O operation. The types of interrupts that can be requested are the End-of-Word and End-of-Transmission interrupts.

The Extended mode for all channels expands the I/O capabilities to include the "terminal functions" discussed below. The types of interrupts that can be requested are the Count Equal Zero and End-of-Record interrupts.

The I/O mode is selected in the Input/Output EOM (EOD) via bit 12, the Interrupt Arm bit. A 0-bit makes the system operate in the Compatible mode; a 1-bit sets the system in the Extended mode.

In particular, the Interrupt Arm (IA) bit determines whether any of the Extended functions operate; that is, a "0" in IA means that the other Extended mode controls, bits 13, 14, 15 and 16, have no effect.

INPUT/OUTPUT CLASS EOM/EOD

The Input/Output EOM (EOD) selects the I/O operation mode. When the Extended mode is selected, this EOM also selects (arms) which interrupts are to be operational and selects the desired terminal function. This EOM applies to Channels W, Y, C, and D. EOD applies to Channels E, F, G, and H.

0 B 1 0	02,				_	/ \ I'			_				Cour	nt
0 1 2 00	³ 01	02	9	10 ጋ3	11	121 O	3 14 4	15	05	17 5	18	19 26	0	23 7

Bit Designation	Octal Position	Octal <u>Value</u>
0		
B1 B2	00 05	2 1
02/06	01-02	02/06
01	O3	1
IA	04	4

1

Function

Bit positions 0 and 2 are not used with this EOM. Bit positions 1 and 17 spec-

ify the channel.

Bit positions 3 through 8 contain 02/06, the instruction code for EOM/EOD.

Bit positions 10 and 11 contain the EOM/EOD indicator for the Input/Output control mode.

Bit position 12 selects the mode of I/O operation. A "0" specifies the Compatible mode. The operation of bits 13, 14, 15, and 16 are disallowed. Channels W, Y, C and D operate in this mode which is completely SDS 920compatible. If interrupts are required, the user enables the Interrupt System, thus enabling and arming the End-of-Word and End-of-Transmission interrupts.

A "1" specifies the Extended mode. All channels can operate in this mode. This allows the use of bits 13, 14, 15, and 16. If interrupts are required, the user arms the associated ones by placing 1-bits in bit 13 and/or 14. The "terminal function" to be used is selected via bits 15 and 16.

Note: A 1-bit in 13 and/or 14 does the following:

- Arms that interrupt during this complete I/O operation; disconnecting this channel disarms the interrupt.
- 2. Once armed by bits 13 and/or 14, the interrupt can be enabled or disabled by the Enable/ Disable feature of the Interrupt System. If a channel generates an extended mode I/O interrupt while the system is disabled, the designated interrupt level goes to the Waiting state. When the program again enables the interrupt system, the interrupt goes to the Active state when its priority allows.

Direct Access Communication Channels operate only in the Extended mode; therefore, a DACC does not examine bit 12, but assumes it to be a 1. Note that with the complete omission of this second EOM, a DACC operates in the IORD or terminal function 00 mode.

	Octa on <u>Positic</u>	
ER		2
ZC		1
FC	O5	0
		2
		4
		6
А		
HI Count		

TERMINAL FUNCTIONS; EXTENDED MODE

A 2-bit function code in the Input/Output EOM (EOD) controls the termination of input/output operation in the extended mode. These functions are described below with the letter C representing the specified word count of the transmission.

	Bit Configuration	Octal <u>Value</u>
IORD INPUT/OUTPUT OF A RECORD AND DISCONNECT	00	0

Input Read C words. If C equals zero before the Endof-Record is detected, the rest of the record is ignored. At the End-of-Record, the peripheral device is disconnected and the channel becomes inactive.

Output Write C words. When C equals zero, output is terminated (i.e.,the device is signaled that the last characters have been transmitted). When the peripheral device has generated the end of record and, if necessary, checked the validity of the record, it sends an End-of-Record response to the Channel buffer. When received by the buffer, the End-of-Record signal generates an End-of-Record interrupt (if armed) and disconnects the channel.

> The line printer generates the End-of-Record response when it completes the printing of a line. If the printer encounters any print errors or faults, it sends a signal to the channel that sets the channel error indicator; this can occur since the printer has

not disconnected from the channel. The IORD is useful when the program is to print several lines and the program is not otherwise to use the channel between lines. When the printer completes each line, it causes an End-of-Record interrupt (assumed to be armed), notifying the program that it can immediately transmit the next paper control instruction and the next line image.

The unbuffered card punch operates similarly. It generates the End-of-Record response after punching each row. If any faults occur during the punching of the entire card, the card punch sends a signal to the channel that sets the channel error indicator; this occurs after punching the last row (row 9).

NOTE: A program should not use IORD with devices that do not have End-of-Record conditions on input (e.g., typewriter) or generate End-of-Record responses upon output termination, (e.g., devices such as the paper tape punch and typewriter). These devices do terminate output but give the program no indication when they receive the last characters.

INPUT/OUTPUT UNTIL SIGNAL

Bit Octal Configuration Value

IOSD

Function

the arming of the End-of-

Record interrupt. A 1-bit

arms the interrupt. A 0-

bit disarms the interrupt.

Bit position 14 controls the arming of the Zero

Word Count interrupt. A

1-bit arms the interrupt.

Bit positions 15 and 16

specify the terminal con-

dition function to be performed with the transmission

These are defined in the

Bit position 18 is the

high-order address bit.

Bit positions 19 through 23

contain the most signifi-

cant four bits of the 15-

bit word count. These

positions specify a word count greater than 1023.

next topic in this section.

A 0-bit disarms the

interrupt.

Bit position 13 controls

THEN DISCONNECT

01 2

Input Read C words. When C equals zero or when the End-of-Record is encountered, the device is disconnected and the channel becomes inactive. If the channel disconnects because of a zero count, an EOR interrupt (if armed) will be generated in addition to the count equal zero interrupt. If both are armed, C=0 will occur first.

Output Write C words. When C equals zero and when the last character has been transmitted, the channel disconnects the device and becomes inactive. If an End-of-Record signal is received before the count reaches zero, the channel will disconnect immediately.

NOTE: The IOSD is designed for use on devices which are normally operated on the basis of the word count only. Typewriters and paper tape devices are of this type, as are the printer and card punch when the user does not wish to stay connected until the operation is complete.

IORP INPUT/OUTPUT OF A RECORD AND PROCEED

Input

10

4

Read C words. If the channel counts C down to zero before the peripheral device encounters the End-of-Record (EOR), the channel ignores the rest of the record (to the End-of-Record). When the peripheral device sends the End-of-Record signal to the channel, the channel sets its End-of-Record Indicator; this signal sets the End-of-Record Interrupt (if armed). The channel does not disconnect. The channel is now in an "Inter-record" condition. When the peripheral device is magnetic tape, the tape continues to move when the tape handler encounters the End-of-Record. The End-of-Record occurs when the tape readheads encounter tape gap; this also causes a Tape Gap signal to "come high". If the program executes a new read tape or scan tape EOM during the inter-gap time (approximately.75 millisecond while the Tape Gap signal is high), the tape remains in motion and proceeds to read or scan the next record. If the program executes no such EOM before the Tape Gap signal drops, the channel disconnects and the tape comes to a stop. No additional interrupt occurs. This is the only condition that causes a channel to disconnect automatically.

All other input devices remain connected until the program takes further action. The paper tape reader remains in motion; the program should issue a "disconnect channel" instruction if the program is not reading any more tape. To proceed after the End-of-Record occurs, the program first executes a Buffer Control mode EOM to re-initialize the Channel Unit Address Register and then reloads the interlace portion of the channel (the program can alert the Interlace via the Buffer Control EOM). Otherwise, the channel immediately terminates any attempt to use its interlace portion since the channel is aware that it is still active and in the End-of-Record condition. When the program continues from an Inter-record condition, the program should use an extended mode terminal function. An IORP should not be used to read devices which do not have EOR signals (e.g., the typewriter and paper tape reader).

Output

Write C words. When the channel interlace counts C down to zero, the Interlace notifies the channel buffer that it has received the last word that is to be output; when the buffer outputs this last word, it sends a signal to the connected peripheral device indicating that the device has the last word now. When the peripheral device "receives, outputs and checks the validity of" this last word, it sends an End-of-Record response to the channel buffer. When received by the buffer, the End-of-Record signal generates an End-of-Record interrupt (if armed) and sets the Interrecord indicator; the channel does not disconnect.

When the peripheral device is magnetic tape, the tape continues to move after it signals End-of-Record. As in reading tape, the signal causes the Tape Gap signal to come high. If the program executes a new write tape or erase tape EOM during the inter-gap time (approximately one millisecond), the tape remains in motion and proceeds to write or erase a new record. If the program executes no such EOM before the Tape Gap signal drops, the channel disconnects and the tape comes to a stop. No interrupt occurs at this time. This is the only condition which causes a channel to disconnect automatically.

To proceed after the End-of-Record occurs, the program first executes a Buffer Control mode EOM to re-initialize the Channel Unit Address Register and then reloads the interlace portion of the channel (the program can alert the Interlace via the Buffer Control EOM). Otherwise, the channel immediately terminates any attempt to use its interlace portion, since the channel is aware that it is still active and in the End-of-Record condition. When the program continues from an Interrecord condition, the program should use an extended mode terminal function.

A program should not use IORP with devices that do not generate End-of-Record responses upon output termination; such devices are paper tape and typewriter. These devices do terminate output but give the program no indication when they receive the last characters.

The IORP should also not be used with the printer and card punch since these devices expect the channel to disconnect after they send EOR.

IOSP INPUT/OUTPUT UNTIL Bit Octal SIGNAL THEN PROCEED Configuration Value

Input

Read C words. If the channel counts C down to zero before the peripheral device encounters the End-of-Record, the channel generates a Count Equals Zero interrupt (if armed). The program should reload the interlace portion of the channel to continue reading the record. As far as the peripheral device knows, nothing happens at this time. Failure to reload the Interlace before the peripheral device sends enough characters to overfill the channel buffer causes a rate error; this sets the channel error indicator.

When the peripheral device encounters the End-of-Record, IOSP operates identically like the IORP command.

Output Write C words. When the channel counts C down to zero, the channel generates a Count Equals Zero interrupt (if armed); the channel does not terminate output. The programshould reload the interlace portion of the channel to continue writing in the same record. Failure to reload the Interlace before the buffer transmits all of the characters in its registers and before the peripheral device requests the next character from the buffer results in a rate error; this sets the channel error indicator.

> If the program executes a TERMINATE OUTPUT (TOP) instruction after the channel has counted C down to zero, the channel terminates the output and operates identically like the IORP from this point on.

CHANNEL AND DEVICE SKS

The Channel and Device Test mode SKIP IF SIGNAL NOT SET (SKS) tests the indicators in a channel as well as devices attached to it. To test the channel, use unit address 00. The instruction format is:

CHANNEL TESTS

	40 C	0 1 R	
	i 11		
0 1 2 3 00 01	. 8'9 O2		2 13 14 15 16 17 18 23 O4 O5 O6 O7
Bit	Octal	Octal	04 03 00 07
Designation		Value	Function
40	01-02	40	Bit positions 3 through 8 contain 40, the SKS in- struction code.
01	03	1	Bit positions 10 and 11 contain the mode selection.
C1 C2 C3	O3 O0 O5	4 2 1	Bits C1, C2, C3, used as an octal address, specify the channel to be tested. Chan- nel W is 0, Channel Y is 1, and so on, Channel H being 7.
R			Test for ready. A 1-bit selects the test. Skip if Ready or Inactive.
С	04	2	Test if indicator for Word Count Equal to Zero is set. A 1-bit selects the test. Skip if word count zero.
E		1	Test for error indicator re- set. A 1-bit selects the test. Skip if no error.
I	O5	4	Test for Inter-record condition.
00			Bit positions 18 through 23 are zero to specify a chan- nel test. Each of these tests causes a skip when the test

STANDARD SKS INSTRUCTIONS

Several SKS function configurations have standard uses. These have standard, assembler-type mnemonics and are always used as shown.

condition is true.

CAT CHANNEL ACTIVE TEST;

SKIP IF CHANNEL NOT ACTIVE

0	199	40		14000				
0 2	3		8 9	> +				23

If the channel is ready to accept a new input/output instruction, the computer skips the next instruction in sequence and executes the following instruction. If the channel is active, or in the process of disconnecting a peripheral unit, the computer executes the next instruction in sequence.

Mnemonic	Channel <u>Active Test</u>	Instruction
CAT 0	W	0 40 14000
CAT 1	Y	0 40 14100
CAT 2	С	2 40 14000
CAT 3	D	2 40 14100
CAT 4	E	0 40 54000
CAT 5	F	0 40 54100
CAT 6	G	2 40 54000
CAT 7	Н	2 40 54100
Registers Affected:	None	Timing: 2, if no skip 3, if skip

The following SDS 920- compatible instructions make the identical test as the above instructions on Channels W and Y;

BRTW	0 40 21000	W BUFFER READY TEST
BRTY	0 40 22000	Y BUFFER READY TEST
Registers Affec	ted: None	Timing: 1, if no skip 2, if skip

The indicator that CAT tests is reset only by the next EOM that connects and alerts the same channel.

CET CHANNEL ERROR TEST;

SKIP IF NO ERROR ON CHANNEL

	0		4	0				11000	
0	2	3		-	8	9	1		 23

CET tests the error indicator in the channel for being in the set condition. If the error indicator has not been set, the computer skips the next instruction in sequence and executes the following instruction. If the error indicator has been set, the computer executes the next instruction in sequence.

Mnemonic	Channel <u>Error Test</u>	Instruction
CET 0	W	0 40 11000
CET 1	Y	0 40 11100
CET 2	С	2 40 11000
CET 3	D	2 40 11100
CET 4	E	0 40 51000
CET 5	F F	0 40 51100
CET 6	G	2 40 51000
CET 7	Н	2 40 51100
Registers Affected: N	None	Timing: 2, if no skip 3, if skip

The following SDS 920-compatible instructions make the identical test of Channels W and Y:

BETY	0 40 20020	Y BUFFER ERROR TEST
BETW	0 40 20010	W BUFFER ERROR TEST
Registers Affect	ed: None	Timing: 1, if no skip 2. if skip

The indicator that CET tests is reset only by the next EOM that connects and alerts the same channel.

CZT CHANNEL ZERO COUNT TEST;

SKIP IF CHANNEL WORD COUNT IS ZERO

	0		40		1. 1.	12000	
0	2	3	1 8	9		· · ·	 23

CZT tests whether the contents of the Word Count Register in the channel have been reduced to zero. If the contents of WCR are zero, the computer skips the next instruction in sequence and executes the following instruction. If the contents of the WCR are non-zero, the computer executes the next instruction in sequence.

Mnemonic	Channel Zero	T
Minemonic	<u>Count Test</u>	Instruction
CZT 0	W	0 40 12000
CZT 1	Y	0 40 12100
CZT 2	C	2 40 12000
CZT 3	D	2 40 12100
CZT 4	E	0 40 52000
CZT 5	F	0 40 52100
CZT 6	G	2 40 52000
CZT 7	Н	2 40 52100
Registers Affected:	None	Timing: 2, if no skip

3, if skip

The indicator that CZT tests is reset only by a POT instruction to set up the word count and data address in the same channel.

CIT CHANNEL INTER-RECORD TEST;

SKIP IF INTER-RECORD INDICATOR IS SET

0		4	0		 10400		
0	2	3	8	9		1	23

CIT tests the Inter-record indicator in the selected channel. If the Inter-record indicator is set, the computer skips the next instruction in sequence and executes the following instruction. If the indicator is reset, the computer executes the next instruction in sequence. (See IORP instruction description under TERMINAL FUNCTIONS for Inter-record definition).

	Channel Inter-	
<u>Mnemonic</u>	Record Test	Instruction
CIT 0	W	0 40 10400
CIT 1	Y	0 40 10500
CIT 2	С	2 40 10400
CIT 3	D	2 40 10500
CIT 4	E	0 40 50400
CIT 5	F	0 40 50500
CIT 6	G	2 40 50400
CIT 7	Н	2 40 50500
Registers Affected:	None	Timing: 2, if no skip 3, if skip

The Inter-record indicator is set only during extended mode operation when using a Proceed Function; the indicator is set for an inter-record or zero count condition. The indicator is reset by the next alert and connect EOM.

DEVICE TESTS

The SKIP IF SIGNAL NOT SET (SKS) below, used in the Channel and Device Test mode, tests the condition of the peripheral devices in the system directly. The peripheral device sections contain the individual instruction descriptions.

0 <mark>2</mark> 0	40	01	Unit Tests C 3 Unit Address
0 1 2' 3 00 01	O2	9 1011 O3	12 16 17 18 23 O4 O5 O6 O7
Bit Designation	Octal Position	Octal <u>Value</u>	
Cl	O3	4	Bit positions 9, 1, and 17 are used as an octal digit to specify the channel.
C2	00	2	Channel W is 0, Channel Y is 1, and so on.
C3	O5	÷ 1	
40	01-02	40	Bit positions 3 through 8 contain the SKS instruction code 40.
01	O3	1	Bit positions 10 and 11 con- tain the mode selection.
Unit Tests	04-05	• الار	Bit positions 12 through 16 select the particular test and are system dependent.
Unit Address	06-07		Bit positions 18 through 23 specify the unit address.

SINGLE-WORD DATA TRANSFER VIA CHANNELS W AND Y

INSTRUCTIONS

Channels W and Y can be programmed as single-word input/ output buffers. Data transfer is performed under direct program control or with the aid of the interrupt system. Interlace is not used with these instructions.

The following two instructions perform data transfer using Channel W.

MIW	MEMORY	INTO	CHANNEL	W	WHEN	EMPTY
-----	--------	------	---------	---	------	-------

R	х	0		12		I	20 		м				
0	1	2	3		8	9	10	1		1	1	23	


MIW transfers the contents of the effective memory location into the Channel W word buffer. If necessary, the central processor "hangs up" until the buffer is empty and ready to accept the data word.

The W buffer must be connected to the desired peripheral device by a previous "connect" EOM instruction that selects the buffer, the unit address, and all appropriate control functions.

Registers Affected: None

Timing: 2 + wait

WIM CHANNEL W INTO MEMORY WHEN FULL




WIM transfers contents of the Channel W word buffer into the effective memory location. If necessary, the central processor "hangs up" until the buffer is full and ready to deliver the data word.

Registers Affected: M

Timing: 3 + wait






MIY transfers the contents of the effective memory location into the Channel Y word buffer. If necessary, the central processor "hangs up" until the buffer is empty and ready to accept the data word.

Registers Affected: None Timing: 2 + wait

YIM CHANNEL Y INTO MEMORY WHEN FULL



YIM transfers the contents of the Channel Y word buffer into the effective memory location. If necessary, the central processor "hangs up" until the buffer is full and ready to deliver the data word.

Registers Affected: M

Timing: 3 + wait

SINGLE-WORD OPERATIONS

The single-word buffer operations are used in two ways. Data words transfer between the channel and memory under direct program control. The "connect" EOM and the input or output channel instruction are in sequence and the computer "hangs up" until the buffer is ready to perform the transfer. This delay is usually due to buffer tie-up while the buffer is actively transmitting or receiving the previously requested data word.

Use of the priority interrupt system eliminates the tie-up of the central processor. The interrupt system allows the program to connect the device to be used in the transfer, to enable the interrupt, and then to continue processing in the main program. When the buffer is ready to receive from, or transfer to, memory, the End-of-Word interrupt to the corresponding interrupt location notifies the program that the buffer is Ready. A service routine entered via a BRANCH AND MARK PLACE (BRM) instruction in the appropriate interrupt location processes the interrupt. This routine contains the instruction (MIW or WIM, for example) that can execute immediately without computer tie-up.

During single-word operations, a parity error or incorrect timing error sets the buffer error indication in the channel. The incorrect timing error occurs when characters enter the buffer during input before the removal of the previous word; during output, buffer error indication occurs if characters are needed for output before the buffer receives the next word. The transmission does not terminate upon detection of any of these errors.

The interrupt system can detect an End-of-Record termination. During output, use of TERMINATE OUTPUT (TOP) after the final MIW (MIY) causes an interrupt to the appropriate End-of-Transmission location when that final data word has been processed by the buffer. This interrupt takes the place of the End-of-Word interrupt; the End-of-Transmission condition inhibits the End-of-Word interrupt. During input, the End-of-Transmission interrupt is sent to the End-of-Transmission location when the End-of-Record is detected. During input from devices which do not generate an End-of-Record, an EOM disconnects (DSC) the channel to terminate the transmission. This termination generates no End-of-Transmission interrupt.

EXAMPLE: WIM

This program reads a block of binary paper tape of any length, using the W buffer without interlace. There is an integral multiple of four characters in the block. This subroutine uses the End-of-Word and End-of-Transmission interrupts of the W buffer and reads data into memory beginning in a table at location 1024.

<u>Location</u>	Instruction	Address	Comments
H	PZE		This is an assembler instruction used to reserve the entry location by filling H with Zero.
	EIR		This instruction enables the interrupts. An End-of-Word interrupt will be received after each word is assembled in the W buffer.
	RPT	0, 1, 4	This instruction initiates the paper tape read on Channel W, four characters per word (see Paper Tape Input/ Output, this section).
	BRR	H	Return to the main program while awaiting the filling of the buffer with the first word read from tape.
TABLE	00002000		This location contains the input table starting address.
When the buf	fer fills with the firs	t word, it generates	the End-of-Word interrupt to location 31.
31	BRM	HI	This branch and mark instruction transfers to the read routine.
H1	PZE		Reserved entry location.
	WIM	*TABLE	This instruction transfers the contents of the W buffer into the location specified in the contents of location TABLE. The * indicates indirect addressing. If desired, indexing can be used.
	MIN	TABLE	This instruction increments the location for the next input word.
	BRU	*H1	This instruction transfers indirectly back to the main pro- gram to await the next End-of-Word interrupt and clears the currently active interrupt.

The above procedure continues until the end of the block. When gap is detected, the remaining character positions of the word being assembled in the buffer fill with zeros, and the End-of-Transmission interrupt to location 33 inhibits the End-of-Word interrupt.

33	BRM	H2	This instruction transfers and marks to location H2.
H2	PZE		This instruction reserves an entry location.
	BET	0	This instruction tests for the occurrence of an error during the input operation. If there were none, the next instruction is skipped and the following one is executed.
	BRM	ERR	This instruction transfers to an assumed error routine.
	BRU	*H2	This instruction returns to the main program. The read operation is complete.

Since in this example the input record has integral word-length, no characters are in the buffer when the End-of-Record is reached. If there are one, two, or three characters in the buffer when it detects the gap, an additional WIM has to be executed to place these characters into memory.

DIRECT PARALLEL INPUT/OUTPUT INSTRUCTIONS

Two instructions, PARALLEL OUTPUT (POT) and PARALLEL INPUT (PIN), permit any word in core memory to be presented in parallel at a connector; or, inversely, permit signals sent to a connector to be stored in any core memory location. The execution of a POT or PIN instruction causes a signal to be sent to the external device involved in the input/output operation. This signal notifies the device to send its data word as soon as it is operational. When the device becomes operational during a Read or PIN operation, it transmits a Ready signal to the central processor while at the same time presenting its data word. The computer places the received data word into a specified memory location without disturbing any arithmetic registers. The computer "hangs up" during the execution of PIN until it receives the Ready signal from the external device.

During the execution of a POT instruction, the central processor transmits a signal to the external device, alerting it to receive a data word. When the device becomes operational, it transmits a Ready signal to the central processor, which releases the data word to the external device. The computer "hangs up" during the execution of POT until it receives the Ready signal from the external device.

For special system requirements, POT and PIN can be used effectively with other instructions to produce high-speed, synchronized, data transfers between the central processor and external devices without the use of a communication channel. Selective input/output to and from these devices is accomplished by preceding POT or PIN with an EOM to alert the desired device by specific address. By preceding the POT or PIN with an SKS, the Ready signal of the special device can be tested after the execution of the EOM but prior to execution of the parallel transfer instruction; a possible computer "hang-up" can thereby be avoided. If the Ready signal from the external device sets one of the priority interrupts, parallel input/output operation can occur as soon as the external device is able to transmit or receive. Since the Ready signal initiating the interrupt is present through the POT or PIN execution, no computer "hang-up" occurs.

PIN PARALLEL INPUT


R	х	0		3	3		I			1	М		
0	1	2	3			8	9	10	1	1		T	23

PIN stores the contents of 24 input lines in parallel in the effective memory location.

Registers Affected: M

Timing: 4 + wait

POT PARALLEL OUTPUT



POT transmits the contents of the effective memory location in parallel to 24 output lines of an external device.


Registers Affected: None

Timing: 3 + wait

SINGLE-BIT INPUT/OUTPUT

Operating in the System mode, the two instructions, ENER-GIZE OUTPUT M (EOM) and SKIP IF SIGNAL NOT SET (SKS), provide single-bit input/output transmissions.

Execution of a System Mode EOM causes a signal of approximately 1.4 microseconds to be transmitted to one of a possible 16,384 signal destinations. The System Mode EOM format is:



Bit position 3 through 8 contain the EOM instruction code, 02.

Bit positions 10 and 11 contain the System Mode indicator.

Bit positions 12 through 23 contain the 12-bit address field that specifies the special system destinations.

Bit position 2 contains 0.


Bit positions 0 and 1 are reserved for special system address bits.

Registers Affected: None

Timing: 1

Execution of a System Test Mode SKS causes a 14-bit address to be presented to the collection of special system devices. If the addressed external device is supplying a set signal to the central processor, the computer executes the next instruction in sequence from the SKS. If no signal is set, the computer skips the next instruction in sequence and executes the following instruction.

The SKS System Test format, which has each corresponding bit-set identical to the System EOM format, is:



COMMUNICATION CHANNEL PROGRAMMING

EXTENDED MODE

Programming a block transmission of data using the full facility of the input/output system includes these instructions: EOM (Alert), EOM (I/O Control), and POT (PARALLEL OUTPUT).

A sample sequence of instructions from a magr	netic tape read operat	ion follows.	The octal con	figuration
of each instruction is given.				

Location	Instruction	Comments
1000	0 02 42610	This EOM specifies Channel W, bits 1 and 17, (no 2 in O0, no 1 in O5) alerts the interlace, bit 9 (a 4 in O3) is in the Buffer Control mode (no 2 or 1 in O3) specifies forward direction of tape motion with no leader and BCD character format, bits 12, 13, 14, (a 4, no 2 and no 1 in O4) selects four characters per word assembly mode, bits 15, 16, (a 6 in O5) and connects the unit function address 10 to read tape number 0.
1001	0 02 15001	This EOM is in the Input/Output Control mode, selects the channel interrupt mode, bit 12, (a 4 in O4) disarms the End-of-Record interrupt, bit 13, (no 2 in O4) arms the Zero Count interrupt, bit 14, (a 1 in O4) selects terminal function 00, bits 15, 16, (no 4 or 2 in O5) and specifies high order word count of 01 (bits 20 through 23).
1002	0 31 01020	This POT transmits to the channel the contents of loca- tion 1020. The location contains the word count and the starting location for data input.
1020	0 03 13500	Bit positions 0 through 9 of this location contain the low order 10 bits of the word count. Bit positions 10 through 23 contain the 14 bits of the starting address

The channel assembles the starting address from the EOM, bit 18, and from the word transmitted by the POT. In this sample, the starting address for the read operation is 135008. The word count is assembled from the same EOM, bits 19 through 23, and from the word transmitted by the POT. In this sample, the word count is 020068. This is assembled as follows. Bits 19 through 23 of the EOM in location 1001 are 000 01; bits 0 through 9 of the transmitted word are 0 000 000 110. Assembling these bits into one 15-bit count, 000 010 000 000 110, the word count becomes 02006_{0} .

These three instructions read one magnetic tape record of 2006word length into memory starting at location 13500. When the word count equals zero during the transmission, an interrupt is sent to Channel W interrupt level 31. Any further information is ignored and when the tape reaches the End-of-Record, it is stopped, disconnected, and the channel becomes inactive.

COMPATIBLE MODE

In the Compatible mode of channel operation, the second EOM may be omitted if the word count is less than 1023 (1777g) words and the starting addresses are less than 16383 (37777g). The End-of-Word and End-of-Transmission interrupts are used when interrupts are desired. They can be armed/enabled or disarmed/disabled by the Enable/Disable instructions. Since the Extended input/output functions that are specified in the second EOM cannot be used, the latter two interrupts are used along with SKS tests to determine the terminal conditions of input/output transmissions. This I/O mode operates only for Channels W, Y, C, D.

Location	<u>1</u>	Instruction	Comments
1000		0 02 42660	This EOM specifies Channel W, alerts the interlace, specifies four characters per word, and connects the unit function address 60 for Printer Number 1.
1001		0 31 01030	This POT transmits to the channel the contents of location 1030.
1030		0 20 42000	The location contains the word count and the starting address for output. Bits 0 through 9 contain the word count of 41 ₈ ; the start- ing address is 2000 ₈ .

Since the input/output facility is less comprehensive in this mode, the user should be aware of the terminal conditions that will occur. For output, the mode is equivalent to functions 00 and 01; that is, when C words have been transmitted, the output terminates, and when the last character has been sent, the device disconnects. If the interrupt system is enabled, an End-of-Transmission interrupt to location 33 occurs when the device disconnects. No interrupt occurs on level 31.

For input, this mode is equivalent to functions 00 and 01 if the End-of-Record is encountered before the word count is reduced to zero. If the word count is reduced to zero before the Endof-Record is encountered; the interlace portion of the channel disengages all control of the channel buffer. The buffer continues to assemble characters until a word is completed. If the interrupt system is enabled, the buffer then generates an Endof-Word interrupt on level 31. The program has approximately 1.5 character times to reload the interlace if reading is to continue. On Channel W (or Y) the contents of the buffer at this time can be stored with the WIM (YIM) instruction.

If this form (EOM, POT) is used with Channels E through H, the Terminal Function mode is 00 with no interrupts armed.

This mode of channel operation should generally not be used on input unless the record length of the input records is fixed and known.

43

CONTROL CONSOLE

The basic SDS 930 Computer System provides a console for operator control. This console connects directly to the central processor, contains switches for operation, and displays the contents of operational registers.

DISPLAYS

The registers displayed on the console directly reflect the contents of the hardware registers. If the operator changes or clears a display, the contents of the actual register also change identically.

PROGRAM LOCATION

The program counter is a 14-bit register that contains the location of the next instruction to be executed. The programmer may change the counter by inserting a BRU into the Instruction Register and executing it. When the computer is in the IDLE state, this register displays the location of the instruction to be executed next.

INPUT/OUTPUT

The UNIT lights contain the unit address of the peripheral device currently connected to the selected channel.

The ERROR light reflects the status of the channel error indicator. Setting the I/O DISPLAY SELECT thumbwheel switch selects the channel to be displayed.

MEMORY EXTENSION

There are two memory extension indicators. The left one lights when EM3 does not contain three (3); the right one lights when EM2 does not contain two (2).

HALT

The HALT light is on whenever the computer executes an HLT instruction while in the RUN position. To clear this indicator, set the RUN-IDLE-STEP switch to IDLE.

OVERFLOW

This display shows the status of the Overflow Indicator.

REGISTER DISPLAY

This display consists of 24 binary indicators with a clear button for the entire register and a set button for each indicator. The REGISTER thumbwheel switch selects the internal register whose contents are to be displayed. The selectable registers are:

- C C Register, which contains the full instruction immediately prior to its execution
- A A Register
- B B Register
- X Index Register X

To change the contents of the selected register, press the indicator button(s) in the corresponding bit positions. The computer must be in the IDLE state and the register previously cleared. Pressing a button places a 1-bit into the selected position of the register.

MEMORY PARITY

If an operand or instruction access from memory encounters a parity error, this light turns on. Setting the MEMORY PARITY switch to CONTINUE clears the indicator and turns off the light.

INTERRUPT ENABLED

The INTERRUPT ENABLED light is on whenever the interrupt system is enabled.

SWITCHES

POWER

The POWER switch turns the computer system power on or off. When power is on, the switch is lit.

FILL

The operator has the option of four input media to initially load or "fill" the computer. The pair of three-position, spring-loaded, center-return, toggle FILL switches are labeled: PAPER TAPE -MAG TAPE and CARDS-DRUM. For example, to select and initiate filling from paper tape on Channel W, set the first toggle switch to PAPER TAPE and release.

The fill procedure is:

- a) Set up the selected input device with the input program. The initial portion of the program contains the "bootstrap" (the short-load program).
- b) Set the RUN-IDLE-STEP switch in the IDLE position.
- c) Press the START switch.
- d) Set the RUN-IDLE-STEP switch in the RUN position.
- e) Press one of the four FILL switches. This will cause a WIM 2 (03200002) instruction to be inserted into the Instruction Register and will load the Index Register with 77777771. Depending on which switch is pressed, activation of one of the following four devices on Channel W will occur:

Paper Tape Reader No. 1 - Unit Address 04


Card Reader No. 1 - Unit Address 06


Disc File No. 1 - Unit Address 26

Magnetic Tape Unit No. 0 - Unit Address 10

The FILL switch also prepares the channel to operate in the forward, binary, four characters per word mode.

A "bootstrap" program must be in position to be read as the first input from the device. A typical bootstrap program is:





Location	Instruction	Address
00002	MIM	00012, 2
00003	BRX	00002
00004	LDX	00011
00005	WIM	00000, 2
00006	SKS	21000
00007	BRX	00005
00010	BRU	BEGIN
00011	OCT	Starting address with indirect address "tag"

The WIM 00002 instruction that is forced into the Instruction Register stores the first word of the "bootstrap" program in location 2. The computer then executes the contents of location 2. The Index Register, which contains -7, modifies the WIM in 2. The effective address of the WIM is then 00003 so that the second word is stored in 3. This word is a BRX back to the WIM.

These two instructions then load the remainder of the "bootstrap" program. The remaining six words can be those needed for the specific loading that is to be done. The one shown loads a record of any length. The Buffer Ready test in location 6 skips when the End-of-Record has been reached. In "bootstrapping" from paper tape or magnetic tape, the record may be of any length. From cards, the record is 40 words.

RUN-IDLE-STEP Switch

This is a three-position, toggle switch with two stationary positions and a spring-loaded, momentary position in STEP. In the RUN position, computation occurs at machine speed. In the IDLE position, the computer idles immediately after an instruction has been read from memory. If the REGISTER switch is in the "C" position, the REGISTER DISPLAY shows the complete instruction. In the STEP position, the computer executes the instruction and returns to the Idle state. Release the switch to the IDLE position before performing another step.

HOLD Switch

When the HOLD switch is on, the current contents of the program counter are held. Instructions inserted into the C Register and executed do not step the program counter (i.e., it is inhibited from counting).

START Switch

This switch initializes the control section of the computer. It resets all channels, clears the P Register, Overflow Indicator, Memory Parity Error Indicator, and sets up a HALT (00) instruction in the C Register. The RUN-IDLE-STEP switch must be in IDLE and the REGISTER SELECT switch must be at C when pressing this switch. It clears all interrupts and disables the interrupt system. The EM3 register is set to 3 and the EM2 register is set to 2.

REGISTER Select Switch

This four-position, thumbwheel switch selects the register to be shown on the Register Display lights.

I/O DISPLAY SELECT Switch

This eight-position, thumbwheel switch selects the channel from which the unit address and error indicator are displayed in the INPUT-OUTPUT lights.

INTERRUPT ENABLED Switch

If this switch is in the COMPUTER position, the Interrupt System may be enabled or disabled under program control. Placing the switch in the ENABLE position enables the Interrupt System regardless of program operations. The switch is stationary in the COMPUTER position and momentary in the ENABLE position.

MEMORY PARITY Switch

If this switch is in the HALT position, the computer enters an Idle state whenever a memory parity error occurs. If this switch is in the CONTINUE position, the computer does not change state when memory parity occurs.

BREAKPOINT Switches

The program may detect the status of these four switches by using a breakpoint test. The switches, labeled RESET and SET, control pre-determined options within the program.

MEMORY CLEAR Switches

To clear first 16 K words of memory, press the START switch and then press both MEMORY CLEAR switches simultaneously. To clear from 16 K through 24 K, set the Extend Memory Registers EM2 = 4 and EM3 = 5, then press these two switches simultaneously. To clear from 24 K to 32 K, set EM2 = 6 and EM3 = 7, then press both switches simultaneously.

INPUT/OUTPUT TYPEWRITER

The control console contains an electric, input/output typewriter for operator control, error or status messages, and similar functions. The Typewriter is connected to Channel W, has the input unit address 01, and the output unit address 41. Appendix A-1 lists the typewriter codes.

The typewriter control instructions follow. These sample instructions use Typewriter Number 1 on Channel W with four characters per word mode.

RKB	0, 1, 4 READ KEYBOARD W1,	
	4 characters/word	0 02 02601

This instruction alerts Channel W and connects Typewriter Number 1 to it. RKB prepares the channel to read input from the keyboard. It also lights the input indicator on the typewriter.

TYP 0, 1, 4 WRITE TYPEWRITER W1, 4 characters/word 0 02 02641

This instruction alerts Channel W and connects it to Typewriter Number 1. TYP prepares the channel to write output to the typewriter.

These examples present a straightforward sample of reading and writing with the typewriter under program control.

EXAMPLE: Typewriter Output

This routine causes the following message

ASSEMBLY DONE ENTER NEW PROGRAM

to be typed out under program control. The computer stores the internal codes for these characters in memory beginning in location 2000. The routine inserts the carriage return code, 52, and the space code, 12, where needed and requests End-of-Record interrupt. It is written as a closed subroutine using interrupts, and uses Channel W and Type-writer Number 1.

Location	Instruction	Address	Comments
1000	PZE		This instruction is an assembler instruction, used here as a convenient way to reserve the entry location for sub- routine use.
	CLR		This clears the A and B Registers.
	STA	SWICH	This clears the location called SWICH. SWICH later indicates to the main program that output is complete.
	ТҮР	*0, 1, 4	This instruction connects Typewriter Number 1 to Channel W for output, specifies four charactersper word mode, and alerts Channel W interlace. The instruction is an EOM with octal configuration, 0 02 42641.
	EXU	WRITE	This instruction causes the Input/Output EOM in location WRITE to be executed.
	POT	WRITE + 1	This instruction sends the word count and starting address in WRITE + 1 to the channel.
	BRR	1000	This instruction branches back to the main program.
WRITE	EOM 00403720	16200	This EOM specifies terminal output function code 01 (IOSD) and the End-of-Record interrupt. The word in WRITE + 1 specifies that eight words will output from memory beginning in location 2000. According to terminal function 01, when the word count equals zero during the transmission, the output terminates, and when the last character is out, the device disconnects; at this time, the interrupt occurs.
			l performs the output operation. When finished with the out- location for Channel W, occurs.
33	BRM	OKAY	This instruction, placed in location 33, branches and marks to location OKAY elsewhere in memory.
ΟΚΑΥ	PZE		This instruction saves the entry location.
	MIN	SWICH	This instruction increments location SWICH as an indica- tor for the main program.
	BRU	* OKAY	This instruction branches to the main program and clears

the active interrupt.

This is the internal code for the output message:

	А	S	S	E	м	В	L	Y	Sp	D	0	N	E	C/R	E Par	N	
2000	21	62	62	25	44	22	43	70	12	24	46	45	25	52	25	45	
	Т	Ε	R	Sp	Ν	Е	W	Sp	Ρ	R	0	G	R	Α	M	Sp	
2004	63	25	51	12	45	25	66	12	47	51	46	27	51	21	44	12	

EXAMPLE: Typewriter Input

The operator requests control to input four control characters. The subroutine is assumed to have been entered under program control. There is no request for terminal interrupts in this example.

Location	Instruction	Address	<u>Comments</u>
INPUT	PZE		This instruction saves the entry location.
	RKB	*0, 1, 4	This instruction connects Channel W to Typewriter Num- ber 1, specifies the four characters per word mode, and alerts the interlace. The input request light is lit. The octal configuration of the instruction is 0 02 42601. The asterisk prefixed to the address of read and write control- ling EOM instructions indicates the setting of the inter- lace alert bit (9).
	EXU	CHARS	This instruction executes the instruction at location CHARS.
	ΡΟΤ	CHARS + 1	This instruction transmits to the channel the word count and starting address.
	CAT	0	This instruction tests for channel not active. If the chan- nel is active when the computer executes CAT, it exe- cutes the next instruction in sequence. If the channel is inactive, the computer skips the next instruction and executes the following one.
	BRU	\$ - 1	This instruction branches to the CAT instruction. The dollar sign and accompanying signed integer in the ad- dress field is an assembler declaration for the indicated number of locations prior to or following the current one. Plus indicates following.
	BRU	CHECK	This instruction branches to an assumed routine to deter- mine what characters were typed in.
CHARS	EOM 00047640	14200	This EOM specifies terminal input function 01 and no in- terrupt at the end of transmission. The word in CHARS +1 specifies that one word can be input into location 4000. Only one word is accepted before the channel disconnects and goes inactive. The Count Equals Zero causes chan- nel disconnect.

PERIPHERAL EQUIPMENT DESCRIPTION


Communication channels facilitate a wide range of input/output operations. Combinations of input/output functions can perform Scatter-Read and Gather-Write operations. A channel may read many records into one contiguous area of memory, or skip portions of records and read subsequent portions.

This section describes some of the input/output devices, available in the computer system and explains their use.

PAPER TAPE INPUT/OUTPUT

<u>Format</u>

Paper tape used with the computer is one-inch wide, affording space for eight data holes and a sprocket hole in each frame of information. There are ten frames per inch of paper tape. Six hole positions contain information, one contains the odd parity check, and the eighth is unused.



The organization of information on the tape is in blocks. A block is a group of frames set off by a gap of at least one blank frame (in which only the sprocket hole is punched) at either end. Blocks may be of variable lengths.

For some operations a tape may consist of only one block, such as a source language tape prepared off-line. In this case, the program need not read the entire block at one time, but may stop the reader between frames, and then start again to read the remainder or another portion of the block.

Reading

All channel functions may be used in reading paper tape. An input/output function that terminates because of a zero count stops the tape between frames. A subsequent paper tape "read" starts the reader and allows the next frame to be read. An in-put/output function that terminates because of gap (End-of-Record) stops the tape after the first blank frame of the gap. When the tape starts, the tape reader ignores any leading blank frames. After reading information from the tape, the reader recognizes a blank frame as gap and signals the channel with an End-of-Record indication.

Punching

When a channel addresses the paper tape punch, the punch motor also starts (if not already on). If the punch instruction so indicates, the punch unit punches a segment of leader (gap, or blank frames). Bit position 13 of a Channel EOM or EOD instruction, which addresses the punch, contains a "0" to punch leader; bit position 13 contains a "1" to punch without leader. EXAMPLES:

This instruction

PPT 0, 1, 1 0 02 02644

prepares the punch on Channel W to punch without leader. It sets the channel to operate with one character per word.

This instruction

PTL 0, 1, 4 0 02 00644

prepares the punch and produces about 12 frames of leader. It sets the channel to operate with four characters per word.

No channel terminal function produces End-of-Record gap after punching a block. The EOM instruction that addresses the punch can only generate gap.

The punch operates at 60 characters per second, asynchronously. If the channel does not supply characters to the punch fast enough for operation at 60 cps, the punch waits for each character, losing no data and making no errors.

Programming

There are no status tests for the Paper Tape Reader or Punch, that is, they are always ready for operation. When a channel addresses either device, the device starts to send or accept data within approximately one character time. The reader and punch operate only in the binary mode and the forward direction; they ignore any different mode specified, and use the forward-binary mode. Unit addresses of 04 and 05 are for Paper Tape Readers 1 and 2, respectively, and unit addresses 44 and 45 are for Paper Tape Punches 1 and 2.

Paper Tape Instructions

The following instructions use Channel W, Paper Tape Number 1, with four characters per word format.

RPT 0, 1, 4 READ PAPER TAPE 0 02 02604

RPT initiates a paper tape read operation on tape read station number 1 connected to Channel W in the four characters per word format.

PTL 0, 1, 4 PUNCH PAPER TAPE WITH LEADER 0 02 00644

PTL initiates a paper tape punch operation on tape punch station number 1 connected to Channel W in the four characters per word mode. It generates approximately twelve frames of leader preceding the first punched frame.

PPT 0, 1, 4 PUNCH PAPER TAPE WITH NO LEADER 0 02 02644

PPT initiates a paper tape punch operation on tape punch station number 1 connected to Channel W in the four characters per word format. It generates no leader preceding the first punched frame.

The desired EOM, POT combination follows each of these instructions to control the input/output of data.

EXAMPLE: Punch Paper Tape

This program punches one block of 20 words beginning in location 2000. A twelve-frame leader precedes the block. The routine is a closed subroutine that uses interrupts.

Location	Instruction	Address	Comments
1000	PZE		This instruction saves a place for the entry location.
	CLR		This instruction clears the A and B Registers.
	STA	WHERE	This instruction clears a switch location used as an indi- cator to the main program for completion of the punch operation.
	PTL	*0, 1, 4	This instruction connects Channel W to Paper Tape Punch Number 1, specifies four characters per word mode, and alerts the interlace. The instruction specifies leader to be punched, and if not already on, turns the punch motor on. The octal configuration of this EOM is 0 02 40644.
	EXU	PUN20	This instruction executes the I/O Control EOM that sets the interrupt and selects output function 00.
	POT	PUN20 + 1	This instruction transmits to the channel the word count and starting address of the transmission.
	BRR	1000	This instruction branches back to the main program.
PUN20	EOM 01202000	16000	The EOM specifies terminal output function 00 (IORD) and the End-of-Record interrupt. The word in PUN20 + 1 speci- fies 20 words of output from memory to the punch beginning at location 2000 (0120 is 0248 shifted right one place; it

is merged with 02000 to make the "POTted" control word). According to terminal output function 00, when the word count equals zero during the transmission, the output terminates. The last word has not been fully transmitted at this time. When it is and the output is complete, the chan-

nel disconnects and the interrupt occurs.

When the Count Equals Zero interrupt occurs:

	Location	Instruction	Address	Comments
	33	BRM	END	This instruction branches and marks to END.
	END	PZE		This instruction saves a place for the entry location.
		MIN	WHERE	This instruction increments WHERE as a flag.
		BRU	* END	This instruction returns to the main program and clears the interrupt level.
1				

EXAMPLE: Read Paper Tape

This program reads a block of 64 characters from paper tape. The routine uses the four characters per word mode, making the input 16 words. It turns the tape station on and requests a Count Equals Zero interrupt, level 31, for the operation on Channel W. The routine is a closed subroutine.

Location	Instruction	Address	Comments
1000	PZE		This instruction saves a place for the entry location.
	CLR		This instruction clears the A and B Registers.
	STA	SWICH	This instruction clears location SWICH used as an input- finished indicator.
	RPT	* 0, 1, 4	This instruction connects Paper Tape Reader Number 1 to Channel W, specifies the four characters per word mode, and alerts the interlace. The octal configuration of this EOM instruction is 0 02 42604.
	EXU	REED	This instruction executes the EOM at location REED.
	POT	REED + 1	This instruction transmits to the channel the word count and starting address.
	BRR	1000	This instruction branches back to the main program for processing while the input operation is in progress.
REED	EOM 01003720	15200	This EOM specifies terminal input function 01 (IOSD) and the Count Equals Zero interrupt. The word in REED + 1 specifies that input into memory begins in location 2000 and that 16 words will be read before the operation ter- minates. When the word count equals zero, the interrupt occurs. Then the channel disconnects. When the tape read operation is complete, the Count Equals Zero inter- rupt occurs at level 31.
31	BRM	FNISH	This instruction, in location 31 for this example, branches and marks to location FNISH.
FNISH	PZE		This instruction saves the entry location.
	MIN	SWICH	This instruction sets an input-finished switch for use by the main program.
	BRU	*FNISH	This instruction branches back to the main program and clears interrupt level 31 from the active state.
The programmer of instruction.	can make a test to the	e channel, CET, for	parity error during the read operation before the BRU

I

CARD INPUT/OUTPUT

<u>Format</u>

The computer uses 80-column cards in two formats. The card reader reads Hollerith-coded information from cards and transmits the corresponding SDS character codes to memory. In this mode, each column contains the equivalent of one 6-bit internal character. Appendix A-1 lists the character codes.

The card reader reads binary-coded information from the card with two 6-bit characters per column. In binary mode, two columns form a word. The top six rows (12-3) of column 1, for example, form the first character and the bottom six (4-9) the next character. The reader reads from column 1 to 80 in this top-bottom order. A single card holds 160 characters or 40 binary words.

Figure 4-4 shows the relation of Hollerith information on a card and in memory. Hollerith output to the punch is identically the reverse.

Reading

The card reader scans the card, column by column, starting with column one, and transmits either 80 or 160 characters to the channel depending on the mode of operation. When power is on and cards are in the hopper, the operator makes the card ready by pressing the START button. During program operation, the program must test for the ready condition before initiating a card read operation. Once an EOM instruction starts the card read, the desired channel function (EOM, POT) may control the flow of information into memory. In the Hollerith mode, any column read that is not punched in one of the 64 combinations listed in Appendix A-1 results in a Validity check. The presence of a Validity check causes an error signal to be sent to the channel and lights the VALIDITY CHECK light on the reader.

If the stacker should become full, or the hopper empty, the reader is not ready and the NOT READY indicator lights. The card reader remains in the NOT READY state until the operator corrects the situation and presses the START button. Upon reading the last card, the reader sets an End-of-File signal if the EOF ON switch is on. The central processor can test the Endof-File condition to determine if more cards are in the hopper.




Figure 4-4. Card Read Into Memory in Hollerith

Punching

The card punch punches cards a row at a time, starting with row 12. The punch coupler, in both the Hollerith and binary modes, automatically rearranges the information to be punched. The card punch program must present the entire card image, 80 or 160 characters, to the punch 12 times for each card. This is necessary because of the way the punch operates. As each row of the card approaches the punch station, the coupler examines every character of the image to determine which column positions in that row should be punched. After the 12th output, the card punch punches row 9 and completes the card cycle.

The card punch is Ready to punch if there are cards in the magazine, the stacker is not full, and the operator has pressed the START button. The punch remains Ready as long as the above conditions are true. A Punch Card instruction given when the punch is Ready causes a card to feed past the punch station. The program must then address the punch and give the same instructions 12 times to transmit the card image to the coupler.

Programming Instructions

The Card Reader and Punch instructions follow. They use unit number 1 on Channel W with the four characters per word transmission mode.

Card Read Instructions

CRT 0, 1 CARD READER READY TEST 0 40 12006

This test determines if the selected card reader is Ready to read. If so, the computer skips the next instruction in sequence and executes the following instruction. If the reader is Not Ready, the computer executes the next instruction in sequence.

FCT 0, 1 FIRST COLUMN TEST 0 40 14006

This test determines if the first column is about to be read by the card reader. Since the time elapsing between the execution of a card reader EOM and the reading of the first column is approximately 85 milliseconds (48, 450 computer cycles), this test allows the computer to perform other operations during this time. If FCT is executed less than 1.2 milliseconds (approximately 685 computer cycles) before the first column is due to be read, the computer skips the next instruction in sequence and executes the following instruction. If FCT is executed 1.2 milliseconds (or more) before the first column is due to be read, the computer executes the next instruction in sequence (does not skip).

CFT 0, 1 CARD READER END-OF-FILE TEST 0 40 11006

This test determines if the End-of-File condition from the card reader has been detected. If not, the computer skips the next instruction in sequence and executes the following instruction. If the EOF condition has been detected, the computer executes the next instruction in sequence.

The reader remains in the End-of-File condition until the operator adds cards to the hopper or turns off the EOF ON switch.

RCD 0, 1, 4 READ CARD DECIMAL (Hollerith) 0 02 02606

RCD alerts the card reader, causes a card to feed from the hopper, and selects the Hollerith mode (as each column is read it is translated to an SDS internal code). This mode can read up to 80 characters (20 words) from a card.

RCB 0, 1, 4 READ CARD BINARY 0 02 03606

RCB alerts the card reader, causes a card to feed from the hopper and selects the binary mode (as each column is read it is transmitted as two 6-bit binary characters). This mode can read up to 160 characters (40 words) from a card.

SRC 0, 1 SKIP REMAINDER OF CARD 0 02 12006

This instruction causes the reader to stop transmission of characters to the channel. The remaining characters are not checked for validity, but a read check, feed check, or endof-record condition still cause an End-of-Record interrupt and disconnect the card reader from the channel.

Card Punch Instructions

PBT 0, 1 PUNCH BUFFER TEST

0 40 12046

This instruction is used to test the status of the punch buffer. If the punch buffer is clear (empty) and ready for loading when PBT is executed, the computer skips the next instruction in sequence and executes the following instruction. If the punch buffer is not clear when PBT is executed, the computer executes the next instruction in sequence (does not skip). The punch buffer is always clear if the punch is ready to feed and punch.

CPT 0, 1 CARD PUNCH READY TEST 0 40 14046

This test determines if the selected card punch is Ready to punch. If so, the computer skips the next instruction in sequence and executes the following instruction. If the punch is Not Ready, the computer executes the next instruction in sequence.

Before the punch is Ready, the operator must place blank cards in the magazine and press the START button.

PCD 0, 1, 4 PUNCH CARD DECIMAL (Hollerith) 0 02 02646

PCD alerts the punch, causes a card to feed past the punch station, and selects the Hollerith mode. A transmission of 80 characters (20 words) must follow this instruction. The instruction PCD followed by the transmission instructions for 80 characters per card is repeated 12 times.

PCB 0, 1, 4 PUNCH CARD BINARY 0 02 03646

PCB alerts the punch, causes a card to feed past the punch station, and selects the binary mode. A transmission of 160 characters (40 words) must follow this instruction. The instruction PCB followed by the transmission instructions for 160 characters per card is repeated 12 times. EXAMPLE: Card Read

This program reads one card in Hollerith mode. It is a closed subroutine that uses interrupts; assume the interrupt system is enabled.

Location	Instruction	Address	Comments
1000	PZE		This is an assembler instruction. It conveniently reserves a location for the subroutine entry.
	CRT	0, 1	This instruction is the card reader Ready test for Card Reader Number 1 on Channel W.
			If Not Ready, the computer executes the next instruction. If Ready, the computer skips the next one and executes the following instruction. The octal configuration is 0 40 12006.
	BRU	\$-1	This instruction branches back to the test on Not Ready. The programmer can put an exit to a Not-Ready correc- tive routine here.
	RCD	* 0, 1, 4	This instruction connects Card Reader 1 to Channel W, alerts the interlace, starts a card moving toward the read station, and specifies Hollerith mode. The octal config- uration for this instruction is 0 02 42606.
	EXU	READ	This instruction executes the I/O Control EOM at loca- tion READ.
	POT	READ + 1	This instruction transmits to the channel the word count and starting address.
	BRR	1000	This instruction branches back to the main program.
READ	EOM 01203720	15200	This EOM specifies terminal input function 01 (IOSD) and the Count Equals Zero interrupt. The word in READ + 1 specifies that a record will be read into memory begin- ning at location 2000 and specifies a 20-word limit.

The computer processes the main program while the channel performs the card read operation. When finished with the input, transmission of an interrupt will occur to the interrupt level 31, the Count Equals Zero location for Channel W.

31	BRM	TEST	This instruction, placed in location 31 for this example, branches and marks to location TEST.
TEST	PZE		This instruction saves a location for the routine entry.
	CET	0	This instruction tests for an error on Channel W. Its octal configuration is 0 40 11000.
	BRM	ERR	The computer executes this instruction if there is an error on Channel W. Assume that ERR is the entry to a correc- tive subroutine.
	BRU	* TEST	This instruction returns control to the main program and clears interrupt level 31. The computer executes this instruction if no error is detected.

				de. It is a closed subroutine that uses interrupts. The Index Register ard image to the punch.
Loc	cation	Instruction	Address	Comments
100	00	PZE		Saves the location for the subroutine entry.
		CLR		Clears the A and B Registers.
		STA	SWICH	Clears a switch for later use.
		LDA STA	1000 ENTR2	This pair of LDA and STA place the main program mark address in location ENTR2.
		MIN	ENTR2	MIN adds one to the stored contents.
мс	CRDS	LDX	ROWS	Initializes the Index Register with 00077765 (octal), which is –11 decimal.
		CPT	0,1	Tests the card punch for a Ready condition. The card punch is Num 1 on Channel W.
		BRU	\$-1	The computer executes this instruction if the punch is Not Ready. I branches back to the test, CPT 0, 1. The programmer can place an exit to a time loop here with the facility to tell the operator that the
				card punch will not become Ready.
GE	TRW	PCD	* 0, 1, 4	The computer executes this instruction if the punch is Ready. It ale Channel W with interlace, connects Card Punch Number 1 to Chan W, starts a card moving toward the punch station, and specifies fou characters per word and Hollerith mode.
		EXU	PNCH	Executes the EOM located in PNCH.
		POT	PNCH + 1	Transmits to the channel the word count and starting address.
		BRU	ENTR2	Branches back to the main program.
PN	СН	EOM 01203720	16000	This EOM specifies terminal output function 00 (IORD) and the End Record interrupt. The word in PNCH+1 specifies that 20 words wi output from memory beginning in location 2000.
RO	WS	00077765		Note that the program must send the card image to the channel twe times to punch a card.
				the channel performs the output. When finished with the output, tro pt level 33, the End-of-Record location for Channel W.
33		BRM	ENTR2	
EN	TR2	PZE		Saves a location for routine entry.
	, ,	BRX	GETRW	Increments the index by one. If the base has not been incremented through zero, the next instruction executed is at location GETRW. When the base increments to zero, the computer executes the next struction in sequence. The Index counts row times on the card.
		MIN	SWICH	Sets a switch to indicate to the main program that the punch operatic complete.
		BRU	* ENTR2	Returns control to the main program and clears the interrupt.

MAGNETIC TAPE INPUT/OUTPUT

Format

Magnetic tape units used in SDS computer systems are IBM-compatible. The tape is one-half inch wide, Mylar base material, 1.5 mils thick. Tape reels (10 1/2-inch, plastic) contain up to 2400 feet of tape. A reflective marker, placed on the back of the tape approximately ten feet from the beginning of it, indicates the load point. The leading ten feet leave space for threading tape through the guides on the unit. The load point marker is on the Mylar side of the tape along the edge nearest the operator when the tape is mounted. A similar marker is along the other edge of the tape to mark the end-of-reel. About 14 feet of tape are reserved between the End-of-Reel marker and the end of the tape. This space includes at least ten feet of leader and enough tape to hold a record of 9,600 characters in 200 bpi density after sensing of the End-of-Reel marker.

Character recording on tape is in seven parallel tracks. A change in the magnetic flux in a track records a 1-bit for a given character position. No change in magnetic flux indicates a 0-bit. Six of the tracks are for information; the seventh track is a parity check. The system allows both even and odd parity, as needed. Binary recording uses odd parity. In this mode, the tape unit records the six-bit characters from the channel without change. Binary-coded decimal (BCD) recording uses even parity. In this mode, the tape control unit transforms characters from the channel to conform to standard IBM, BCD interchange code (see Appendix A-1).

Arrangement of information on tape is in blocks that may contain one or more records. Only the capacity of available core storage in the computer limits block length. An inter-record gap (section of blank tape) about 3/4-inch long separates blocks of records on tape. In writing, the tape unit automatically produces gap at the end of a record or block. Reading begins with the first character sensed after the gap and continues until encountering the next gap.

An inter-record gap, followed by a special, single-character record, marks the end of a file of information. The character is a Tape Mark (0001111). Writing a one-word record in BCD with one-character-per-word format can record such a mark. A reel of tape may contain one or more files. On reading an End-of-File record, the tape control unit stops the tape and sets its End-of-File indicator, which the program may test.

The tape control unit considers any record that contains only Tape Mark (0001111) characters an End-of-File. The tape unit reads such characters into memory like any other characters.

As the tape unit writes information it makes an odd-even count of the number of 1-bits in each track. At the end of each record it writes a bit for each track such that the total number of 1-bits in each track is even. This parity check sum is always even whether the character parity is even or odd. The character containing these check bits is the longitudinal parity character; the tape unit writes it slightly past the end of recorded information in the block.

The longitudinal check character always reflects an even parity check for each channel. In the BCD mode, the check character itself always has an even number of 1-bits. In the binary mode, however, the check character may have either an even or an odd number of 1-bits. This means that a reverse scan over a binary record may result in turning on the error indicator in the channel even though the record is correct. As a general rule, the program ignores the error indicator after a reverse operation.

It is possible to write tape in a 1-, 2-, or 3-character-perword mode provided that the rate of characters is sufficient. On reading, however, the tape unit uses the character count to ascertain when it has read two characters and can look for gap. If a 1-character-per-word "read" is in operation, a single noise character will stop the tape. In reverse scan a 1-character-per-word operation causes the tape to stop after detecting the longitudinal check character at the end of the record. This means that the tape stops in the recorded information.

All scan operations must be in 3- or 4-character-per-word mode or the tape does not stop when it reaches gap.

As a general rule, the user should program tape units for three or four characters per word, if possible. The write-tape-mark operation is an exception to this rule.

Use of the TAPE READY TEST (TRT) between tape operations of opposite direction ensures that the tape unit stops and reverses. It is an advisable programming practice to terminate tape writing by several inches of erasure whenever subsequent resumption of recording is anticipated. This eliminates the effects of a possible extraneous character that might arise through subsequent tape repositioning.

Reading

Once a tape starts with a Read Binary or Read BCD EOM or EOD, it continues until the tape unit detects an End-of-Record gap. If the computer does not instruct the tape unit to continue, it stops in the middle of that gap. When the tape stops, the tape unit disconnects from the channel. If the tape encounters an End-of-File, the tape control unit sets its EOF indicator. The central processor can test this indicator, which remains set until the tape unit control receives a new EOM/EOD on that channel. The tape always stops after the Tape Mark.

At the end of the file the program reads the EOF character (0001111) into memory along with its check character. In a four-character-per-word "read", this appears in the first word of the input area as a 17170000 word.

When the tape unit is writing on tape, it may transmit flux disturbing surges ahead of the current writing positions; these surges affect previously written records further down the tape. This means that a record in the middle of a file cannot be updated or rewritten if the records that follow it are to be read.

Any errors detected either by the channel in the character parity check or by the control unit with longitudinal parity check sets the error indicator in the channel. When detecting such an error in reading, the routine should backspace the tape over the erroneous record and attempt to reread the record.

The tape unit backspaces over records using the Scan feature. A Scan reverse EOM or EOD starts the tape in reverse. The program then waits for the channel to become ready or waits for the End-of-Transmission (if enabled). When the buffer becomes ready or the End-of-Transmission interrupt occurs, the tape stops in front of the backwardly traversed record. If the program hs enabled the interrupts, the End-of-Word (I1) interrupt occurs prior to the End-of-Transmission interrupt; executing a WIM to a dummy location and clearing the interrupt with a BRU indirect ignore the interrupt.

A Scan operation is similar to a Read operation except that the channel shifts the characters read through its Word Assembly Register, but does not consider a word complete until it encounters a tape gap. When the tape reaches the gap, the channel uses the last four characters in the word assembly as the only word read from the record. When scanning in reverse, the word consists of the last four characters scanned, which are the first four logical characters of the record. This operation assembles these characters in reverse. For example, if the first four characters of the record are 1234 and the tape is scanning the record in reverse, these appear as 4321 in the word stored for that record.

The same operation occurs in the forward scan with the last four characters of the record forming the word stored. The Scan is useful for reverse searching on the first word of the records in the file being searched. In this case, the routine starts the tape in a reverse scan and loads the channel interlace with a terminal function 10 with a word count of 1 and arms the Count Equals Zero interrupt. When the tape reaches the beginning of the record, the channel stores the first word and interrupts the program which checks the key word against a search key. If they agree, then the program need only wait for the channel to become inactive (ready) and the routine reads the record forward. If the record is not the desired one, the program gives another "scan reverse" without waiting for the channel to become inactive, and reloads the channel interlace to scan the next record.

If the tape encounters the End-of-Reel marker while reading, the tape logic sets the End-of-Reel indicator in the tape unit; the program can test this at any time. An End-of-File normally indicates the end of recorded information on tape. It is possible, however, to use the End-of-Reel indicator to mark the last record on the reel.

Writing

Once a tape unit is ready and the file-protect ring is on the tape reel, that is, the file-protect test is false, a Write operation can begin. The write tape EOM starts tape motion; the tape remains in motion until it receives the termination signal from the buffer. The tape control unit then writes the remaining characters of the record and writes the longitudinal check character. When the read-after-write head reads this check character, the tape signals the channel it has reached gap. If the unit receives no further write instruction within one millisecond, the tape stops and disconnects.

If the user wishes to backspace or rewind and then to return at some later time to record additional information at the end of the previous series of records, the routine should write an Endof-File character or erase a segment of tape after the series of written records. This practice provides positive identification of the end of a record and facilitates return to a specific location on the tape. If the programmer does not use this method, the tape may not subsequently stop in the same location at the end of the series of records as it did when writing the last record. This would leave a segment of tape in the gap which has not been written and may cause erroneous operation when reading the tape. In addition to writing under program control, the program can also erase magnetic tape. When using an erase EOM with an erase unit address, the tape unit operates as though it were in a Write mode, except that it records no information. The program or interlace supplies the count of the number of words to be erased.

This type of erase is useful for the correction of a write error. When a write error occurs, an ERASE TAPE REVERSE (ERT) starts the tape in reverse. The same count, used to write the record originally, controls the erase. This procedure ensures that the tape always returns to the beginning of the erroneous record, even if a bad spot on the tape might appear as a gap. The routine may now rewrite the record. If the Write still produces an error, the routine erases the record backward and then erases it foward, using the same count, and by-passes the section of tape where the difficulty occurred. The routine may now rewrite the record on a new section of tape.

The erase procedure can produce the required 3.75 inches of blank tape between the load point and the first record. This is done by erasing 150 words at 200 bpi density, 417 words at 556 bpi density, or 600 words at 800 bpi density.

Use of a one-character-per-word, BCD, Write instruction writes an End-of-File record. Then the program loads the channel interlace with a count of 1 and loads the address of a word containing the Tape Mark character (17) in the left-most position. EOM or EOD instructions to the tape units specify startwithout-leader since the tape unit automatically generates gap at the end of all records for leader. A magnetic tape program should never include a leader instruction because an attempt to generate leader may cause an erroneous operation.

Programming

The SKS and EOM instructions for normal tape operations follow. EOM instructions use four character per word format for units on Channel W.

TRT 0, n TAPE READY TEST

0 40 1041n

TRT 0 tests tape unit number n on Channel W for Not Ready. If the tape is Not Ready, it skips the next instruction in sequence and executes the following instruction. If the tape is Ready, it executes the next instruction in sequence.

A tape is Not Ready if: (1) there is no physical unit set to the logical unit number being tested, (2) the selected unit is not in the Automatic mode, or (3) the tape is in motion for any operation.

FPT 0, n FILE PROTECT TEST

0 40 1401n

Tests tape unit number n on Channel W for file protect. If the file-protect ring is present, the computer skips the next instruction in sequence and executes the following instruction. If not inserted, it executes the next instruction in sequence. The skip does not occur if there is no logical unit n on the channel.

BTT 0, n BEGINNING OF TAPE TEST

0 40 1201n

Tests tape unit number n on Channel W for the beginning of the tape. If not positioned on the load point marker, the computer skips the next instruction in sequence and executes the following instruction. If positioned on the load point marker, it executes the next instruction in sequence. The skip does not occur if there is no logical unit n on the channel.

ETT 0, n, END OF TAPE TEST

0 40 1101n

Tests whether tape unit number n on Channel Wis not positioned at the end of the tape. If the tape unit has not sensed the Endof-Reel marker, the computer skips the next instruction in sequence and executes the following instruction. If the End-of-Reel marker has been sensed, it executes the next instruction in sequence. The End-of-Reel condition is reset when the tape unit moves the tape backward over the End-of-Reel marker. The skip does not occur if there is no logical unit n on the channel.

DT2 0, n DENSITY TEST, 200 BPI 0 40 1621 n

Tests tape unit number n on Channel W for being set at 200 bpi density. If not, the computer skips the next instruction in sequence and executes the following instruction. If so, it executes the next instruction in sequence.

DT 5 0, n DENSITY TEST, 556 BPI 0 40 1661 n

Tests tape unit number n on Channel W for being set at 556 bpi density. If not, the computer skips the next instruction in sequence and executes the following instruction. If so, it executes the next instruction in sequence.

DT8 0, n DENSITY TEST, 800 BPI 0 40 1721 n

Tests tape unit number n on Channel W for being set at 800 bpi density. If not, the computer skips the next instruction in sequence and executes the following instruction. If so, it executes the next instruction in sequence.

TFT 0 TAPE END-OF-FILE TEST 0 40 13610

Tests whether a tape under control of the tape control unit on Channel W encountered an End-of-File during the last Read or Scan operation. If not, the computer skips the next instruction in sequence and executes the following instruction. If so, it executes the next instruction in sequence.

The End-of-File indicator remains set until the program calls for another tape operation.

TGT 0, n TAPE GAP TEST 0 40 1261 n

Tests whether tape unit n on Channel W has encountered gap since it received the last EOM/EOD instruction. If not, the computer will skip the next instruction in sequence and execute the following instruction. If so, it executes the next instruction in sequence. TGT will execute the next instruction during the approximately 0.75 millisecond that the tape-gap indicator is "true".

MAGPAK TEST

0 40 1021n

Tape unit n is tested for being a MAGPAK. If the tape unit is not a MAGPAK, the computer skips the next instruction in sequence and executes the following instruction. If the tape unit is a MAGPAK, the computer executes the next instruction in sequence.

WTB 0, n, 4 WRITE TAPE IN BINARY

0 02 0365n

Starts tape unit n on Channel W in a Binary Write mode.

WTD 0, n, 4WRITE TAPE IN DECIMAL (BCD)0 02 0265nStarts tape unit n on Channel W in a BCD Write mode.EFT 0, n, 4ERASE TAPE FORWARD0 02 0367nStarts tape unit n on Channel W in an Erase mode.ERT 0, n, 4ERASE TAPE IN REVERSE0 02 0767n

Starts tape unit n on Channel W in reverse in an Erase mode.RTB 0, n, 4READ TAPE IN BINARY0 02 0361nStarts tape unit n on Channel W in a Binary Read mode.RTD 0, n, 4READ TAPE IN DECIMAL (BCD)0 02 0261nStarts tape unit n on Channel W in a BCD Read mode.

SFB 0, n, 4 SCAN FORWARD IN BINARY 0 02 0363n Starts tape unit n on Channel W forward in a Binary Scan mode.

SFD 0, n, 4 SCAN FORWARDIN DECIMAL (BCD) 0 02 0263n

Starts tape unit n on Channel W forward in a BCD Scan mode.

SRB 0, n, 4 SCAN REVERSE IN BINARY 0 02 0763n

Starts tape unit n on Channel W in reverse in a Binary Scan mode.

SRD 0, n, 4 SCAN REVERSEIN DECIMAL (BCD) 0 02 0663n Starts tape unit n on Channel W in reverse in a BCD Scan mode.

REW 0, n REWIND 0 02 1401 n

Starts tape unit n on Channel W in a Rewind. REW does not use the channel.

RTS 0 CONVERT READ TO SCAN 0 02 14000

The tape unit currently in a read mode on the channel is instructed to convert from the read mode of operation to the scan mode of operation.

SRR 0 SKIP REMAINDER OF RECORD 0 02 13610

The tape unit currently on the channel is instructed to skip the remainder of the record being read.

Note: This instruction applies only to 41.7-kc and 96-kc magnetic tape systems.

MAGNETIC TAPE EXAMPLE PROGRAMS

AMPLE: Magneti	c Tape Read		
This program	reads one record from	n Magnetic Tape Numb	er 1 on Channel W. It uses the End-of-Record interrupt. The
tape is not a	t its beginning or end	•,	
Location	Instruction	Address	Comments
1000	PZE		Saves a location for the subroutine entry.
	TRT	0, 1	Tests Ready Magnetic Tape 1 on Channel W. If Magnetic Tape 1 is ready to perform an input/output operation, the computer executes the next instruction in sequence. If no it skips the next instruction and executes the following on The octal configuration is 0 40 10411.
	BRU	\$+2	Skips one instruction.
	BRU	\$-2	Branches back to TRT 0, 1. The programmer can place her an exit to a routine that determines reasons for the Non- Ready condition.
	RTD	*0,1,4	Addresses Channel W, alerts the interlace, connects it to Magnetic Tape 1, specifies four characters per word and BCD modes, and starts tape motion.
	EXU	REDTP	Executes the EOM located in location REDTP.
	POT	REDTP+1	Transmits to the channel the word count and starting address.
	BRR	1000	Branches back to the main program.
REDTP	EOM 06203720	16000	This EOM specifies terminal input function 00 (IORD) and the End-of-Record interrupt. The word in REDTP + 1 spec fies that one record or 100 words, whichever is smaller, will be read into memory beginning in location 2000. An remaining words in the record after the first 100 will be i nored. (0620 is equal to 144 ₈ shifted right one place; it is merged with 03720 to generate the "POTted" word.)
The main pro goes to loca		e the channel performs	the input operation. When finished, the End-of-Record inter
33	BRM	COMPL	This instruction in interrupt location 33 branches and mark to COMPL to finish the read operation.
COMPL	PZE		Saves a location for the routine entry.
	CET	0	Tests for error in Channel W. If it detects an error, the c puter executes the next instruction in sequence. If not, i skips the next one and executes the following instruction. The octal configuration is 0 40 22000.
	BRM	ERTST	Branches to an assumed routine to re-read the block a nur of times and, if the error continues, to notify the operato
	BRU	* COMPL	Returns control to the main program and clears interrupt l 33.

The following	examples	show samples	s of com	olete inpu	t/output	programs fo	or magnetic tape.

EXAMPLE: Gather-Write Magnetic Tape

The program writes one record on magnetic tape. The gathering of the data written in that record is from three non-contiguous areas of memory. This program is a closed subroutine that uses the Count Equals Zero interrupt; it uses Channel W and Magnetic Tape Number 1 on Channel W with interlace.

A similar program can perform a scatter-read operation. The difference is the exchange of the read instruction (RTD) with the write instruction (WTD) and the deletion of the file-protect testing instruction.

Location	Instruction	Address	Comments
1000	PZE	 A state of the state 	Saves a location for the subroutine entry.
	CLR		Clears the A and B Registers.
	STA	COUNT	Clears location COUNT for use later as a switch.
	TRT	0, 1	Tests whether Magnetic Tape 1 on Channel W is Ready.
	BRU	\$ + 2	Branches two locations ahead. The computer executes it if the magnetic tape unit is Ready.
	BRU	\$ - 2	Branches back to the Ready test.
	FPT	0, 1	Tests whether the file-protect ring is present on the tape reel. If so, the computer skips the next instruction and executes the following one. The octal configuration is 0 40 14011.
	BRM	OPER	Branches and marks to an assumed routine to call the operator and instruct him to insert file-protect ring on Magnetic Tape 1.
	LDA STA MIN	1000 FAST FAST	These three instructions place the marked subroutine entry location plus one into location FAST.
	WTD	0, 1, 4	Connects Magnetic Tape 1 to Channel W, specifies BCD transfer mode and four characters per word, and starts the tape moving. The octal configuration is 0 02 02651.
	BRU	FAST + 1	Branches around location FAST.
FAST	PZE		Saves a location for entry to the multiple write area of the subroutine.
	LDX	COUNT	Loads the Index Register with the contents of COUNT, which picks up the proper input/output control instructions.
	LDA LDB SKM BRU BRU	OKAY MASK COUNT \$ + 2 * FAST	These five instructions determine when the write operation is complete. When it is, location COUNT contains the num- ber 6 and the active interrupt, level 31, is cleared. Loca- t ion MASK contains 777777778.
	ALC	0	Alerts the interlace in Channel W for subsequent loading.
	EXU	A, 2	Executes the EOM located in address A modified by the Index.
	POT	A + 1, 2	Transmits to the channel the word count and starting address.
	MIN MIN	COUNT COUNT	These instructions add two to the contents of COUNT.
	BRU	* FAST	Branches back to the main program.

The main program continues while the channel performs the output. When finished, the Zero Word Count interrupt goes to interrupt location 31.

Location	Instruction	Address	Comments
31	BRM	FAST	Branches and marks at location FAST.

The routine repeats this for the output words in A + 2 and in A + 4. Then the test in location FAST + 4 causes a final Branch to clear interrupt (BRU) back to the main program.

<u>Location</u>	Instruction	Address	Comments
A	EOM 06203720	1 <i>5</i> 600	This EOM specifies terminal output function 11 (IOSP) and the Count Equals Zero interrupt. The word in A + 1 speci- fies that 100 words will be read out from memory beginning in location 2000.
A + 2	EOM 14404740	1560ũ	This EOM specifies terminal output function 11 (IOSP) and the Count Equals Zero interrupt. The word in A+3 speci- fies 200 words from memory beginning in location 2500.
A + 4	EOM 06205670	15000	The EOM specifies terminal output function 00 (IORD) and the Count Equals Zero interrupt. The word in A+5 speci- fies 100 words from memory beginning in location 3000. Upon completion of the output of this sub-record, the chan- nel disconnects.
OKAY	0000006		This is the stored number 6 used in the completion test above.
NOTE: This sa	male program is for clu	arification of mar	anetic tape programming. It does not include extra programming to

NOTE: This sample program is for clarification of magnetic tape programming. It does not include extra programming to save the contents of the A or the Index Register for the main program.

LINE PRINTER

SDS buffered line printers are capable of printing up to 1000 lines per minute at 132 characters per line, with a standard set of 56 characters. Printing is accomplished by means of a rotating character drum and a bank of 132 print hammers. The drum passes 56 different characters, in lines of 132 each, past the hammer bank. Upon command from the computer, the selected print hammers drive the paper against the ribbon and onto the appropriate character typeface as it passes the print position. The characters are transmitted sequentially for storage in the printer buffer before printing. A programmable format tape loop provides fixed (or preselected) space control. Upspacing of 1 to 7 lines, as well as page control, may be accomplished by program instructions.

An optional, off-line facility allows the program or the operator to initiate card-to-printer or magnetic tape-to-printer operations simultaneous with computation (see Off-Line Printing).

Printer Controls

The printer controls, Figure 4-5, for SDS line printers consist of eight switches and indicators.




Figure 4-5. Printer Control Indicator Lights and Switches

The POWER/ON switch is an alternate action switch. The computer must be turned on for this switch to be activated. Pressing POWER/ON lights the top half of the indicator, turns on the motors and hammer driver power supply, and starts a timer that allows the motors to reach proper speed. After 20 seconds the bottom half lights, indicating that the printer is operable.

When the printer is initially turned on, the READY indicator is off. When pressed, it is turned on if:

- 1. paper is loaded in the line printer,
- 2. the lower half of the POWER/ON switch is lighted, and
- 3. the hammer power supply is on.

This indicator automatically goes off when the above conditions are not realized. The printer is ready for either online or off-line operation when READY is turned on. Ready is reset to preclude computer intervention while changing paper or ribbon, or operating the TOP OF FORM or SINGLE SPACE switches.

Pressing TOP OF FORM causes the printer to position paper according to format tape channel 1. This indicator is lighted only when the format tape is positioned at channel 1, that is, top-of-form on a standard tape loop. This switch is operative when there is paper in the printer and the READY indicator is off.

Pressing SINGLE SPACE causes the printer to upspace paper one single space, independently of the vertical format tape. This switch is operative when there is paper in the machine and READY is off.

The FAULT indicator lights when the printer detects a parity error as information transfer from the buffer to the print hammers, or when it detects a parity error in incoming data from magnetic tape or cards during an off-line operation. It remains lighted until the next EOM addresses the printer. The condition of the light corresponds to the status of a program-testable fault indicator in the printer.

MANUAL/OFF LINE^t is a combination of a switch and two independent indicators. The program or the operator may initiate off-line operation, which is indicated by the illumination of OFF LINE (the bottom half of this switch). If the operator presses this switch to initiate off-line operation, MANUAL (the top half of the switch) is also lighted and remains lighted until the operator presses the switch again. OFF LINE is normally reset when the end-of-file is detected from the input unit. Pressing READY also resets OFF LINE, that is, by switching the printer from the "ready" to the "not ready" state.

The FORMAT/SPACE[†] switch is used in off-line operation. The operator may use either mode, spacing a single space after each line of print, or using the first character stored on tape or cards as a vertical format character.

The TAPE/CARD^t switch selects the desired input device.

Paper Tape Format Loop

A paper tape format loop, placed in the printer, allows upspacing to proceed to prespecified vertical positions on the print page. The format loop is an eight-channel paper tape. Putting a punch in the specified channel at the desired vertical spacing selects the channel upspace. Channel 1 is the top-ofform channel, channel 7 is the bottom-of-form channel, and channel 0 is the single-upspace channel. In the off-line mode with SPACE control, channel 0 controls single spacing. When printing with no format loop inserted in the printer, single upspacing occurs regardless of the channel specified.

^t If an off-line coupler is not attached to the printer, the MANUAL/OFF LINE, FORMAT/SPACE, and TAPE/CARD indicators neither light nor affect printer operation. Line Printer Instructions

PLP 0, 1, 4 PRINT LINE PRINTER 0 02 02660

This instruction connects the line printer to channel W and specifies a character transmission of 4 characters per word.

This instruction is followed by the transmission of up to 132 characters. If the character count is less than 132, the characters are printed left-justified on the page. If the character count is more than 132, the printer produces an undetectable error.

The following control instructions are coded for Channel W using unit number 1:

POL 0, 1 PRINTER OFF-LINE 0 02 10260

This instruction places the printer off-line and initiates an offline print operation. The selected input device (card reader 1 or magnetic tape unit 7) also goes off-line (See Off-Line Printing).

PSC 0,1,n	PRINTER SKIP TO FORMAT	0 02 1n460
	CHANNEL n	,

This instruction causes the printer to eject paper until the paper tape format loop detects the first punched hole in the channel specified by the number n (0 to 7). (See PSP for timing.)

This instruction causes the printer to upspace n (0 to 7) lines. Consecutive upspace instructions must be separated by a sufficient time delay. Otherwise, the two PSP instructions may be merged by the printer.

Approximate completion times for PSP (from initiation of instruction to paper stop) are:

Upspace 1 line: 25 milliseconds (14, 275 cycles)

Upspace more than 1 line: add 10 milliseconds (5,690 cycles) for each additional line.

Line Printer Tests

The line printer tests to follow are coded for channel W using unit number 1:

PFT 0,1	PRINTER FAULT TEST	0 40 11060
	(Skip if no Printer Fault)	

This test determines if the printer has detected a parity error during a transfer of information from the printer buffer to the print hammers. If such an error occurs, a fault detector is set and the FAULT indicator is lighted. If the fault detector is set when PFT is executed, the computer executes the next instruction in sequence (does not skip). If the fault detector is not set, the computer skips the next instruction in sequence and executes the following instruction.

PRT 0, 1	PRINTER READY TEST	0 40 12060
	(Skip if Printer Ready)	

This instruction tests the printer for a "ready" condition. The criteria for a printer "ready" condition are:

- 1. Paper is loaded in the machine,
- 2. The lower half of the POWER/ON switch is lighted, and
- 3. The hammer power supply is on.

If the printer is ready when PRT is executed, the computer skips the next instruction in sequence and executes the following instruction. If the printer is not ready, the computer executes the next instruction in sequence (does not skip). Since the printer tests ready while ejecting paper, the program should allow a definite time interval to pass (see PSP) after a PSC or PSP instruction before executing a new PSC or PSP. A dummy PLP instruction may be issued between two space instructions (PSC or PSP). This instruction will provide the timing required. A ready test may be used to determine when the second paper space instruction may be sent.

EPT 0, 1 END OF PAGE TEST 0 40 14060 (Skip if not End of Page)

This instruction tests the printer for paper position. If the paper is positioned at the end of page (specified by format channel 7) the computer executes the next instruction in sequence (does not skip). If the paper is not positioned at the specified end of page, the computer skips the next instruction in sequence and executes the following instruction.

Terminating Line Printer Output

When the single-word mode of transmission is used for printing on the line printer, each character transmission for a line must be followed by a TERMINATE OUTPUT (TOP) instruction. TOP is automatically generated with interlaced outputs.

Error Conditions

- 1. Print fault parity error during transfer of character information from print buffer to print hammers.
- 2. Buffer error parity of character rate error during transfer of information through buffer.
- 3. Input fault parity error in incoming data from cards or magnetic tape (during off-line operation only).

Off-Line Printing

The optional, off-line facility allows the line printer to produce printed records from card or magnetic tape sources without computer attention. The character transmission proceeds directly from the source to the printer and the channel may still be used by the computer for other input/output operations (e.g., card reading on card reader 2, card punch, paper tape read/punch, disk read/write, etc.). Once initiated, the printing operation is controlled by the source and proceeds until the source generates an end-of-file signal (see card input and magnetic tape input for appropriate end-of-file conditions).

The FAULT indicator lights when a parity error is detected during the reading of a tape record; the off-line printer rereads the record in an attempt to read good data. If this reread record contains an error, FAULT lights, the off-line operation terminates, and the printer goes back on-line if physically connected

EXAMPLE: Print Two Lines

This program positions the paper at the top of the page and prints two lines with a single upspace between them. It assumes that the printer is ready to print or is becoming ready after a print operation. This program, written as a closed subroutine, uses channel W, Line Printer 1, and the Count Equals Zero and End-of-Record interrupts.

Location	Instruction	Address	Comments
1200	PZE		Reserves a location for subroutine entry.
	CLR		Clears the A and B Registers.
	STA	SWICH	Initializes a location, SWICH, which indicates that printing is completed.
	PRT	0,1	Tests for printer ready. The octal configuration for this instruction is 0 40 12060.
	BRU	\$-1	Returns control to the ready test; if the printer is not ready, the computer executes this instruction.
	PSC	0, 1, 1	Instructs the printer to move paper to the top of the page. The octal configuration for this instruction is 0 02 11460.
	PLP	*0,1,4	Connects Printer 1 to Channel W, and specifies four characters per word transfer mode, and alerts the interlace. The octal configuration for this instruction is 0 02 42660.
	EXU	PRINT	Executes the EOM located in location PRINT.
	POT	PRINT + 1	Transmits the word count and starting address.
	BRR	1200	Branches back to the main program while the line is being printed.
PRINT	EOM 02043720	16200	This EOM specifies output function 01 and the End-of-Record interrupt. The word in PRINT +1 specifies that 33 words will be output from memory beginning in location 2000.

The main program continues while the data transfer and printing is being completed. When completed, the End-of-Record interrupt goes to interrupt level 33. This indicates that all the data from memory has been obtained, and that the printing of the line has been completed.

	· · · · · · ·		
33	BRM	UPSPC	Branches and marks to location UPSPC elsewhere in memory.
UPSPC	PZE		Reserves a location for an entry.
	PRT	0,1	Tests for printer ready condition. Since the current line has been printed, the printer will be ready.
	BRU	* - 1	Returns to the test.
	PSP	0, 1, 1	Causes the printer to upspace one line. The octal configuration is 0 02 11660.
HEAR	PLP	*0,1,4	Sets up the printer with interlace.
	EXU	PRNT	Executes the EOM in location PRNT.
	POT	PRNT + 1	Transmits to the channel the word count and starting address.
	BRU	*UPSPC	Branches and clears the interrupt to the main program to await completion of the data transfer.
31	BRM	DONE	Branches and marks to location DONE elsewhere in memory.
DONE	PZE		This pseudo operation reserves a location for an entry.
	MIN	SWICH	Sets the printing complete flag.
	BRU	*DONE	Branches back to the main program and clears interrupt 31. This is the final exit.
PRNT	EOM 02043761	15000	This EOM specifies terminal output function 00(IORD) and the Count Equals Zero inter- rupt. The word in PRNT +1 specifies that 33 words will be read out from memory begin- ning in location 2033. The channel disconnects at the end of the output.

At location HEAR, note that the computer executes the instructions to print and control the printing before the printing has had time to completely upspace the paper as requested. The instructions cause an immediate transfer of data into the Print Buffer and printing begins immediately after completion of upspacing. to the computer and the MANUAL indictor is off. When a validity check occurs during a card read, FAULT lights, the operation terminates, and the printer goes back on-line if the MANUAL indicator is off. The next EOM addressing the printer resets FAULT if the printer is on-line. If the MANUAL indicator is on, the error condition may be cleared by pressing READY off and then on again. If a fault occurs in an off-line operation initiated by the computer, the usual method for clearing the error is:

- 1. Press MANUAL on.
- 2. Press READY off.
- 3. Press READY on.
- 4. Press MANUAL off.

In a manually initiated off-line operation, steps 1 and 4 are not required.

Off-line printing can be formatted as desired through the use of a single upspace or the format control mode (see Table 4-2). Off-line printing terminates by an end-of-file indicator from either device. Upon termination of an off-line operation, a physically connected off-line printer system returns on-line, provided the MANUAL indicator is off.

Table 4-2. Format Control Characters

Code	Character	Function
00 01 02 03 04 05 06 07 40 41 42 43 44 45 46 47	0 1 2 3 4 5 6 7 - (hyphen) J K L M N O P	Skip to format channel 0 Skip to format channel 1 Skip to format channel 2 Skip to format channel 3 Skip to format channel 4 Skip to format channel 5 Skip to format channel 6 Skip to format channel 7 Do not space Upspace 1 line Upspace 2 lines Upspace 3 lines Upspace 5 lines Upspace 6 lines Upspace 7 lines

Printing Off-Line Under Operator Control

The procedure for operator control of off-line printing is:

- 1. Switch on the desired input device. (Magnetic tape is selected by dialing it to logical tape number 7.)
- 2. Place paper at top of form, as desired, by means of the TOP OF FORM switch.
- Select desired input device by means of the TAPE/CARD switch.
- 4. Select either the FORMAT or SPACE mode as required.
- 5. Press MANUAL/OFF LINEswitch.
- 6. Press READY switch on, which initiates actual data transfer.

Printing Off-Line Under Computer Control

The procedure for computer control of off-line printing is:

- 1. Turn the equipment on.
- 2. Prepare the desired input device for operation.
- Select desired input device by means of the TAPE/CARD switch.
- 4. Select either the FORMAT or SPACE mode as required.
- 5. Press the READY switch on.
- 6. Under program control, test the tape or card unit and the line printer for "ready" condition.
- 7. Then, to start transfer of data, give the POL instruction to print off-line.

Off-Line Print Termination

Off-line printing terminates when an end-of-file indicator from the magnetic tape unit or card reader occurs. When printing from magnetic tape, the print operation terminates when the first character read from a record is the end-of-file code, octal 17.

When printing from cards, the print operation terminates when the end-of-file signal comes from the reader. This occurs when the card hopper becomes empty and the EOF ON switch on the reader is on (END OF FILE indicator lights). If the hopper becomes empty when EOF ON is not lighted, the printer waits for more cards to be placed in the hopper and the reader to become ready. When the reader is again ready, printing resumes.

C	haracters	SDS Internal	Ma Card	ignetic Tape BCD Code		Charc	acters	SDS Internal	l Card	Magnetic Tape BCD Code
Typewriter	Printer	Code	Code	on Tape		Typewriter	Printer	Code	Code	on Tape
Ø	0	00	0	12		-	-	40	11	40
1	1	01	1	01		J	J	41	11-1	41
2	2	02	2	02		К	к	42	11-2	42
3	3	03	3	03		L	L	43	11-3	43
4	4	04	4	04		Μ	м	44	11-4	44
5	5	05	5	05		N	N	45	11-5	45
6	6	06	6	06		0	0	46	11-6	46
7	7	07	7	07		Ρ	Ρ	47	11-7	47
8	8	10	8	10		Q	Q	50	11-8	50
9	9	11	9	¹¹		R	R	51	11-9	51
Space	Blank	12	8-2	123		Car. Ret. 1	15	52	11-04	52
# or =	=	13	8-3	13		\$	\$	53	11-8-3	53
@ or '		14	8-4	14		*	*	54	11-8-4	54
:	:	15	8-5	15]]	55	11-8-5	55
>	>	16	8-6	16		;	;	56	11-8-6	56
1	1	17	8-7	17		Δ	Δ	57	11-8-7	57
								. · · · ·		
& or +	+	20	12	60		б	Blank	60	Blank	20
А	A	21	12-1	61		1	1	61	0-1	21
В	В	22	12-2	62		а на S	S • • 2	62	0-2	22
С	С	23	12-3	63		Т	Т	63	0-3	23
D	2 D	24	12-4	64		U	U	64	0-4	24
E	E	25	12-5	65	1	V	V	65	0-5	25
F	F	26	12-6	66		W	W	66	0-6	26
G	G	27	12-7	67		Х	X	67	0-7	27
Н	Н	30	12-8	70		Y	Y	70	0-8	30
I	O O	31	12-9	71		Z	Z	71	0-9	31
Backspace	; 1) _? (5)	32	12-0(4)	72		Tab \ddagger	ŧQ	72	0-8-2	32
	•	33	12-8-3	73		'	,	73	0-8-3	33
I or))	34	12-8-4	74		% or ((5	74	0-8-4	34
[[35	12-8-5	75		~	~	75	0-8-5	35
<	<	36	12-8-6	76		\mathbf{N}	ิโ	76	0-8-6	36
≇ Stop		372	12-8-7	77		₩ Delete	` " (5)	772	0-8-7	37

NOTES:

(1) The characters ? ! and ‡ are for input only. The functions Backspace, Carriage Return, or Tab always occur on output.

(2) On the off-line paper tape preparation unit, 37 serves as a stop code and 77 as a code delete.

(3) The internal code 12 is written on tape as a 12 in BCD. When read, this code is always converted to 00.

4 The codes 12–0 and 11–0 are generated by the card punch; however, the card reader will also accept 12–8–2 for 32 and 11–8–2 for 52 to maintain compatibility with earlier systems.

5 For the 64-character printers only.

TABLE OF POWERS OF TWO

OCTAL-DECIMAL INTEGER CONVERSION TABLE

			0	1	2	3	4	5	6	7]		0	1	2	3	4	5	6	7
0000	0000	0000	0000	0001		0003			0006			0400					0260		0262	0263
10 9777	to 0511	0010	0008	0009	0010	0011	0012	0013	0014	0015		0410	0264	0265	0266	0267	0268	0269	0270	0271
(Octal)	(Decimal)	0020	1	0017 0025		0019 0027			0022 0030					0273			0276 0284			0279
		0040	0032	0033	0034	0035	0036	0037	0038	0039		0440	0288	0289	0290	0291	0292	0293	0294	0295
Octal	Decimal	0050	1		0042 0050			0045 0053		0047 0055			1				0300		0302 0310	0303
	- 4096	0070	1		0058														0318	
	- 8192 - 12288	0100	0064	0065	0066	0067	0068	0069	0070	0071		0500	0320	0321	0322	0323	0324	0325	0326	0327
40000	- 16384	0110	0072	0073	0074	0075	0076	0077	0078	0079		0510	0328	0329	0330	0331	0332	0333	0334	0335
	- 20480 - 24576	0120	1		0082 0090	0083		0085		0087 0095							0340 0348		0342 0350	0343
	- 28672	0140			0098	0099	0100	0101	0102	0103		0540	0352	0353	0354	0355	0356	0357	0358	0359
		0150			0106 0114							0550 0560					0364 0372			0367
		0170			0122							0570							0382	0383
					0130														0390	
		0210	1		0138 0146							0610					0396 0404			0399
		0230	0152	0153	0154	0155	0156	0157	0158	0159		0630	0408	0409	0410	0411	0412	0413	0414	0415
		0240			0162 0170												0420 0428		0422 0430	0423
		0260	0176	0177	0178	0179	0180	0181	0182	0183		0660	0432	0433	0434	0435	0436	0437	0438	0439
		0270	0184	0185	0186	0187	0188	0189	0190	0191		0670	0440	0441	0442	0443	0444	0445	0446	0447
		0300 0310	1		0194 0202														0454 0462	
		0320			0210			0203				· · · · · ·							0402	
		0330 0340			0218			0221 0229											0478 0486	
					0220			0229											0494	
			0240		0242 0250			0245											0502 0510	
		0010	0240	0240	0230	0231	0252	0233	0234	0233	· L	0110	0304	0303	0300	0301	0300	0303	0310	0311
				•		9	4	5	6	7]				 o			5		
1000	1 0512	1000	0	1	2	3	4	5	6	7			0	1	2	3	4	5	6	7
1000 10	0512 to	1000	0512		0514		0516		0518	0519			0768	0769	0770	0771	0772	0773	6 0774 0782	0775
to 1777	to 1023	1010 1020	0512 0520 0528	051 3 0521 05 29	0514 0522 0530	0515 0523 0531	0516 0524 0532	0517 0525 0533	0518 0526 0534	0519 0527 05 3 5		1410 1420	0768 0776 0784	0769 0777 0785	0770 0778 0786	0771 0779 0787	0772 0780 0788	0773 0781 0789	0774 0782 0790	0775 0783 0791
to	to	1010	0512 0520 0528 0536	0513 0521 0529 0537	0514 0522 0530	0515 0523 0531 0539	0516 0524 0532 0540	0517 0525	0518 0526 0534 0542	0519 0527 0535 0543		1410 1420	0768 0776 0784 0792	0769 0777 0785 0793	0770 0778 0786 0794	0771 0779 0787 0795	0772 0780 0788 0796	0773 0781 0789 0797	0774 0782	0775 0783 0791 0799
to 1777	to 1023	1010 1020 1030 1040 1050	0512 0520 0528 0536 0544 0552	0513 0521 0529 0537 0545 0553	0514 0522 0530 0538 0546 0554	0515 0523 0531 0539 0547 0555	0516 0524 0532 0540 0548 0556	0517 0525 0533 0541 0549 0557	0518 0526 0534 0542 0550 0558	0519 0527 0535 0543 0551 0559		1410 1420 1430 1440 1450	0768 0776 0784 0792 0800 0808	0769 0777 0785 0793 0801 0809	0770 0778 0786 0794 0802 0810	0771 0779 0787 0795 0803 0811	0772 0780 0788 0796 0804 0812	0773 0781 0789 0797 0805 0813	0774 0782 0790 0798 0806 0814	0775 0783 0791 0799 0807 0815
to 1777	to 1023	1010 1020 1030 1040	0512 0520 0528 0536 0544 0552 0560	0513 0521 0529 0537 0545 0553 0561	0514 0522 0530 0538 0546	0515 0523 0531 0539 0547 0555 0563	0516 0524 0532 0540 0548 0556 0564	0517 0525 0533 0541 0549 0557 0565	0518 0526 0534 0542 0550 0558 0566	0519 0527 0535 0543 0551 0559 0567		1410 1420 1430 1440	0768 0776 0784 0792 0800 0808 0816	0769 0777 0785 0793 0801 0809 0817	0770 0778 0786 0794 0802 0810 0818	0771 0779 0787 0795 0803 0811 0819	0772 0780 0788 0796 0804 0812 0820	0773 0781 0789 0797 0805 0813 0821	0774 0782 0790 0798 0806 0814	0775 0783 0791 0799 0807 0815 0823
to 1777	to 1023	1010 1020 1030 1040 1050 1060	0512 0520 0528 0536 0544 0552 0560 0568	0513 0521 0529 0537 0545 0553 0561 0569	0514 0522 0530 0538 0546 0554 0562	0515 0523 0531 0539 0547 0555 0563 0571	0516 0524 0532 0540 0548 0556 0564 0572	0517 0525 0533 0541 0549 0557 0565	0518 0526 0534 0542 0550 0558 0566 0574	0519 0527 0535 0543 0551 0559 0567 0575		1410 1420 1430 1440 1450 1460 1460	0768 0776 0784 0792 0800 0808 0816 0824	0769 0777 0785 0793 0801 0809 0817 0825	0770 0778 0786 0794 0802 0810 0818 0826	0771 0779 0787 0795 0803 0811 0819 0827	0772 0780 0788 0796 0804 0812 0820	0773 0781 0789 0797 0805 0813 0821 0829	0774 0782 0790 0798 0806 0814 0822 0830	0775 0783 0791 0799 0807 0815 0823
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1110	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584	0513 0521 0529 0537 0545 0553 0553 0561 0569 0577 0585	0514 0522 0530 0538 0546 0554 0562 0570 0578 0586	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588	0517 0525 0533 0541 0549 0557 0565 0573 0581 0581	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591		1410 1420 1430 1440 1450 1460 1470 1500 1510	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841	0770 0778 0786 0794 0802 0810 0818 0826 0834 0834	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1110 1120	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593	0514 0522 0530 0538 0546 0554 0562 0570 0578	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599		1410 1420 1430 1440 1450 1460 1470 1500 1510 1520	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849	0770 0778 0786 0794 0802 0810 0818 0826 0834 0834 0842 0850	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853	0774 0782 0790 0798 0806 0814 0822 0830 0838	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130 1140	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609	0514 0522 0530 0538 0546 0554 0554 0570 0578 0586 0594 0602 0610	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0604 0612	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606 0614	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615		1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1530 1540	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865	0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0856	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0862 0870	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1110 1110 1120 1130 1140 1150 1160	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617 0625	0514 0522 0530 0538 0546 0554 0562 0570 0578 0586 0594 0602 0610 0618 0626	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0604 0612 0620 0628	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0605 0613 0621 0629	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606 0614 0622 0630	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631		1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1530 1540 1550 1560	0768 0776 0784 0792 0800 0808 0816 0824 0832 0832 0832 0848 0856 0864 0872 0880	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881	0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0866 0874 0882	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0859 0867 0875 0883	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0866 0868	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0862 0870 0878 0886	0775 0783 0791 0799 0807 0815 0823 0839 0847 0855 0863 0871 0879 0887
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1110 1110 1120 1130 1140 1150 1160	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617 0625	0514 0522 0530 0538 0546 0554 0562 0570 0578 0586 0586 0594 0602 0610 0618	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0604 0612 0620 0628	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0605 0613 0621 0629	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606 0614 0622 0630	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631		1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1530 1540 1550 1560	0768 0776 0784 0792 0800 0808 0816 0824 0832 0832 0832 0848 0856 0864 0872 0880	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881	0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0866 0874 0882	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0859 0867 0875 0883	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0866 0868	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0862 0870 0878	0775 0783 0791 0799 0807 0815 0823 0839 0847 0855 0863 0871 0879 0887
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130 1140 1150 1160 1170	0512 0520 0528 0536 0554 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617 0625 0633 0641	0514 0522 0530 0538 0546 0554 0554 0570 0578 0586 0594 0602 0610 0618 0626 0634 0642	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0635 0643	0516 0524 0532 0540 0556 0564 0572 0580 0588 0596 0604 0612 0628 0628 0636 0644	0517 0525 0533 0541 0557 0555 0573 0581 0589 0597 0605 0613 0621 0629 0637 0645	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606 0614 0622 0630 0638 0646	0519 0527 0535 0543 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639 0647		1410 1420 1430 1440 1460 1470 1500 1510 1520 1530 1540 1550 1560 1560 1560	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872 0880 0888 0896	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881 0889 0897	0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0866 0874 0882 0890 0898	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875 0883 0891 0899	0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0868 0876 0884 0892	0773 0781 0789 0797 0805 0813 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0870 0878 0878 0894	0775 0783 0799 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895
to 1777	to 1023	1010 1020 1030 1050 1060 1070 11100 1120 1130 1140 1150 1160 1170 1200 1210	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656	0513 0521 0529 0537 0545 0553 0569 0577 0585 0593 0601 0609 0617 0625 0633 0641 0649 0657	0514 0522 0530 0546 0554 0554 0554 0570 0578 0586 0594 06594 0610 0618 0662 0618 0662 0634 0642 0650 0658	0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0635 0643 0659	0516 0524 0532 0548 0556 0564 0572 0580 0588 0596 0604 0612 0620 0628 0636 0644 0652 0660	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0629 0637 0645 0653 0661	0518 0526 0534 0550 0558 0566 0574 0582 0590 0598 0606 0614 0622 0630 0638 0646 0654 0662	0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639 0647 0655 0663		1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1530 1540 1550 1560 1570 1600 1610	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872 0880 0888 0896 0904	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881 0889 0897 0905	0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0866 0874 0882 0890 0898 0906	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875 0883 0891 0899 0907	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0884 0892 0900 0908	0773 0781 0789 0797 0805 0813 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901 0909	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0870 0878 0886 0894	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895
to 1777	to 1023	1010 1020 1030 1050 1050 1070 1110 1120 1130 1140 1150 1160 1170 1200 1210 1220	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617 0625 0633 0641 0649 065	0514 0522 0538 0546 0554 0554 0570 0578 0586 0594 0602 0618 0626 0618 0626 0642 0642 0650 0658 0666	0515 0523 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0643 0643 0651 0659 0667	0516 0524 0532 0540 0548 0556 0564 0572 0580 0596 0604 0612 0620 0628 0638 0636 0644 0652 06644	0517 0525 0533 0541 0549 0557 0565 0573 0589 0605 0613 0629 0637 0645 0637 0645	0518 0526 0534 0552 0550 0558 0566 0574 0582 0590 0606 0614 0622 0630 0638 0646 0654 0654 0652	0519 0527 0535 0543 0551 0559 0575 0575 0575 0575 0591 0599 0607 0615 0623 0631 0647 0653 0671		1410 1420 1430 1440 1460 1460 1510 1510 1520 1550 1540 1550 1560 1570 1600 1610 1620 1630	0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872 0880 0888 0896 0904 0912 0920	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0865 0873 0881 0889 0897 0905 0913	0770 0778 0786 0794 0802 0810 0818 0826 0834 0850 0858 0858 0856 0874 0890 0898 0906 0914 0922	0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875 0883 0891 0889 0907 0915 0923	0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0868 0876 0868 0876 0892 0900 0908 0916 0924	0773 0781 0789 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901 0909 0907 0917	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0878 0878 0878 0878 0894 0802 0910 0926	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0867 0895 0903 0911 0919 0927
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130 1140 1150 1160 1170 1220 1210 1220 1240 1250	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0576 0584 0576 0608 0608 0616 0624 06624 0640 0648 0656 0664 0672 0680	0513 0521 0529 0537 0545 0553 0561 0569 0609 0617 0625 0633 0661 0669 0655 0633 06641 0649 0657 0665	0514 0522 0530 0538 0546 0554 0552 0570 0578 0586 0594 0610 0618 0626 0634 0642 0650 0658 0666 0674 0682	0515 0523 0531 0539 0547 0555 0563 0571 0595 0603 0611 0619 0627 0635 0663 0651 0655 0667 0675 06683	0516 0524 0532 0540 0548 0556 0564 0588 0596 0612 0620 0628 0632 06620 06628 0636 0668 06688	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 06013 0621 0629 0637 0663 0663 0665 0669 06677 0685	0518 0526 0534 0542 0550 0558 0566 0574 0598 0606 0614 0622 0630 0638 0646 0654 0662 0670 0678	0519 0527 0535 0543 0551 0559 0575 0575 0583 0591 0599 0615 0623 0631 0639 0647 0655 0663 0671 0679 0687		1410 1420 1430 1440 1450 1460 1510 1510 1520 1550 1550 1550 1550 155	0768 07767 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0884 0886 0886 0904 0912 0920 0928 0936	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881 0889 0897 0905 0913 0921 0929 0937	0770 0778 0786 0794 0802 0810 0818 0826 0858 0856 0856 0856 0866 0866 0866 086	0771 0779 0787 0795 0803 0811 0819 0827 0843 0851 0859 0867 0875 0883 0891 0899 0907 0915 0923 0931	0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0884 0892 0900 0908 0916 0924 0932 0940	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0869 0869 0885 0893 0901 0909 0917 0925 0933 0941	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0862 0870 0878 0878 0878 0878 0870 0978 0910 0918 0926 0934 0942	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919 0925 0943
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1100 1110 1120 1130 1140 1150 1150 1150 1210 1220 1220 1220 1250 125	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0642 0640 0648 0656 0664 0656	0513 0521 0529 0537 0545 0553 0561 0569 06593 0601 0625 0625 0623 0641 0669 0649 0665 0673 0681	0514 0522 0538 0546 0554 0554 0570 0578 0578 0578 0578 0594 0602 0610 0618 0626 0634 0642 0650 0658 0666 0674	0515 0523 0531 0539 0547 0555 0663 0611 0619 0627 0635 0663 0661 06627 0655 0663 0661 06651 06651 06651 06651	0516 0524 0532 0540 0548 0556 0564 0572 0580 0596 0658 06596 0620 0628 0620 0628 0644 0652 0664 0652 0664	0517 0525 0533 0541 0549 0557 0565 0573 06597 0605 0613 0629 0637 0645 0663 0661 0669 0677 0685	0518 0526 0534 0554 0550 0558 0566 0574 0582 0590 06590 06590 0630 0630 0630 0630 0654 0664 0664 06654 06654 06654	0519 0527 0535 0543 0551 0557 0575 0583 0591 0599 0607 0615 0623 0639 0647 0655 0663 0671 0679 0687 0695		1410 1420 1430 1440 1450 1460 1510 1550 1550 1550 1550 1550 1550 15	0768 0776 0784 0792 0800 0808 0816 0824 0840 0848 0866 0864 0848 0866 0888 0886 0880 0880	0769 0777 0785 0793 0801 0829 0817 0825 0833 0841 0849 0857 0865 0873 0865 0873 0889 0897 0905 0913 0921 0929 0937	0770 0778 0786 0786 0786 0802 0818 0826 0826 0842 0850 0842 0850 0842 0850 0842 0850 0842 0850 0842 0882 0882 0882 0890 0994 0938	0771 0779 0787 0785 0803 0811 0819 0827 0843 0843 0843 0843 0843 0843 0843 0843	0772 0780 0796 0804 0828 0828 0836 0844 0852 0860 0868 0876 0884 0892 0900 0908 0916 0924 0924 0940 0948	0773 0781 0789 0797 0805 0813 0829 0837 0845 0845 0845 0845 0845 0845 0845 0845	0774 0782 0790 0798 0806 0814 0830 0838 0846 0854 0854 0870 0878 0878 0878 0876 0878 0878 0894 0910 0918 0926 0934	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0875 0863 0871 0895 0903 09911 0919 0927 0933 0943 0943
to 1777	to 1023	1010 1020 1030 1040 1050 1070 1100 1110 1120 1130 1140 1150 1140 1210 1220 1230 1240 1250 1260 1270	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0624 0624 0648 0656 0664 0664 0668 0666 0668 0666	0513 0529 0529 0553 0553 0561 0569 0593 0661 0609 0617 0625 0633 0641 0649 0665 0665 0665 06689 0697	0514 0522 0530 0538 0546 0554 0570 0578 0570 0578 0594 0602 0610 0618 0626 0634 0642 0650 0658 0666 0674 0682 0690 0698	0515 0523 0531 0539 0547 0555 0563 0571 0595 0603 0611 0619 0627 0635 0663 0651 0667 0667 0667 0667 06683 0699	0516 0524 0532 0540 0548 05564 0572 0580 0588 0596 0664 0662 0664 0668 0668 0668 0668 0668 0668	0517 0525 0533 0541 0549 0557 0565 0573 0605 0613 0665 0663 0665 0663 06645 0663 06645 0669 06677 0685 0669 0669 0669	0518 0526 0534 0552 0550 0558 0566 0574 0582 0606 0614 0622 0630 0638 0666 0654 0662 0670 0678 0670 0678 0686 0694 0702	$\begin{array}{c} 0519\\ 0527\\ 0535\\ 0543\\ 0551\\ 0559\\ 0567\\ 0575\\ 0575\\ 0583\\ 0591\\ 0599\\ 0615\\ 0623\\ 0631\\ 0639\\ 0647\\ 0655\\ 0663\\ 0671\\ 0655\\ 06687\\ 0695\\ 0703\\ \end{array}$		1410 1420 1430 1440 1440 1450 1510 1510 1520 1530 1540 1550 1540 1550 1600 1610 1620 1630 1630 1630 1630 1630	0768 07767 0784 0792 0800 0808 0816 0824 0832 0848 0856 0864 0856 0864 0858 0886 0888 0896 0904 0912 0920 0928 0936 0944 0952	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0865 0873 0881 0889 0897 0905 0913 0921 0929 0937 0945 0953	0770 0778 0786 0786 0794 0802 0818 0826 0838 0858 0858 0858 0858 0858 0858 0858	0771 0779 0787 0795 0803 0811 0827 0827 0845 0845 08451 08451 08451 08451 08451 08451 08451 08451 08451 08451 08451 08451 08451 08451 0947 0923 0923 0925	0772 0780 0786 0804 0812 0828 0836 0844 0852 0860 0868 0876 0884 0892 0900 0908 0916 0924 0924 0924 0924 0956	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901 0909 0917 0925 0933 0941 0949 0957	0774 0782 0790 0798 0806 0814 0830 0838 0854 0854 0854 0862 0870 0878 0886 0894 0902 0910 0918 0926 0934 0950 0958	0775 0783 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0855 0863 0871 0895 0903 0919 0927 0935 0943 0959
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1100 1110 1120 1140 1150 1140 1150 1210 1220 1240 1250 1250 1250 1250 1250 1250 1250 125	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656 0664 0672 0688 0696 0704 0712	0513 0521 0529 0537 0545 0553 0561 0569 0585 0585 0585 0659 06617 0625 0633 0641 0649 0657 06615 0673 0681 0689 0687 0705 0718	0514 0522 0530 0538 0546 0554 0554 0570 0578 0586 0594 0602 0610 0618 0620 0618 0620 0634 0658 06666 0674 0682 0690 0698 0706 0714	0515 0523 0531 0539 0547 0555 0603 0619 0627 0655 0663 0651 0659 0667 0675 0683 0683 0669 0689	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0588 0596 0604 0612 0620 0628 0628 0628 0664 0652 0664 0652 0664 0652 0700 0708 0778	0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0653 0629 0629 0629 0629 0629 0629 0629 0629	0518 0526 0534 05542 0550 0558 0566 0574 0582 0590 0639 0630 0638 0646 0654 0662 0670 0678 0686 0694 0702 0710 0718	0519 0527 0535 0543 0551 0557 0575 0583 0591 0599 0607 0615 0623 0639 0647 0655 0663 0671 0675 0687 0695 0703 0711 0719		1410 1420 1430 1440 1450 1460 1510 1510 1520 1530 1550 1550 1550 1550 1550 1600 1610 1620 1630 1640 1650 1650 1650 1650 1650 1650 1770 1770 1710	0768 0776 0784 0792 0800 0808 0816 0824 0840 0848 0866 0864 0848 0866 0868 0888 088	0769 0777 0785 0793 0801 0829 0817 0825 0841 0849 0857 0865 0873 0865 0873 0865 0873 0889 0897 0905 0913 0921 0929 0937 0945 0953 0961 0969	0770 0778 0786 0786 0786 0786 08794 0802 0818 0826 0826 0850 0850 0850 0850 0852 0882 0882 0882	0771 0779 0787 0795 0803 0811 0819 0827 0855 0843 0851 0859 0867 0875 0883 0891 0997 0915 0923 0931 0939 0947 0955	0772 0780 0796 0804 0828 0828 0836 0844 0852 0860 0868 0876 0884 0892 0900 0908 0916 0924 0924 0940 0948 0956	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0865 08853 0867 0885 0893 0901 0909 0917 0925 0933 0941 0949 0957	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0862 0870 0878 0866 0894 0902 0910 0918 0926 0934 0942 0950 0958 0966 0974	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0875 0863 0871 0895 0887 0895 0903 0911 0919 0927 0935 0943 0951 0959 0967 0975
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1120 1130 1140 1150 1150 1150 1210 1220 1220 1220 122	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656 0664 0672 0680 0688 0696 0704 0712 0720	0513 0521 0529 05537 0545 0553 0561 0569 0593 0659 0659 0659 0659 0641 0649 0649 06657 0665 0673 0681 0689 0687 0697	0514 0522 0530 0538 0546 0554 0552 0570 0578 0578 0578 0578 0578 0578 0578	0515 0523 0531 0539 0547 0555 0563 0571 0595 0603 0611 0619 0627 0635 0663 0651 06675 0663 0667 0675 0681 0699 0707 0715 0723	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0604 0612 0620 0628 0636 0636 0636 0668 06660 0668 0676 0692 0700 0708 0716	0517 0525 0533 0541 0549 0557 0565 0573 0589 0597 0605 0613 0629 0637 0645 0663 0663 0663 0667 06653 06677 0685 0693 0701	0518 0526 0534 0552 0550 0558 0566 0574 0592 0598 0694 0630 0638 0646 0654 0662 0670 0678 0686 0654 0664 0654 0702	0519 0527 0535 0543 0551 0559 0567 0575 0575 0591 0599 0607 0615 0623 0631 0639 0647 0655 0623 0647 0655 0623 0647 0655 0695 0697 0695 0697 0695 0703 0711 0719 0727		1410 1420 1430 1440 1450 1450 1450 1550 1550 1550 155	0768 0776 0784 0792 0800 0808 0840 0824 0840 0848 0856 0864 0856 0864 0856 0868 0896 0904 0920 0920 0920 0928 0936 0944 0952	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0865 0873 0865 0873 0897 0905 0913 0921 0929 0937 0945 0953 0961 0969 0977	0770 0778 0786 0794 0802 0810 0828 0826 0826 0850 0850 0858 0866 0874 0882 0850 0878 0890 0906 0914 0922 0930 0946 0954	0771 0779 0787 0795 0803 0811 0827 0825 0843 0851 0859 0867 0875 0883 0891 0907 0915 0923 0931 0939 0947 0955	0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0868 0876 0900 0908 0916 0924 0932 0940 0932 0940 0956 0964 0956	0773 0781 0789 0797 0805 0813 0821 0821 0821 0853 0853 0853 0861 0869 0877 0905 0931 0941 0941 0941 0945 0957 0965	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0862 0870 0878 0878 0878 0878 0894 0910 0918 0926 0934 0942 0950 0958 0966	0775 0783 0791 0799 0807 0815 0831 0831 0839 0847 0855 0863 0871 0879 0865 0863 0871 0895 0903 0911 0919 0927 0935 0951 0959 0967 0975 0983
to 1777	to 1023	1010 1020 1030 1040 1050 1060 11070 1110 1120 1130 1140 1150 1140 1210 1220 1230 1240 1240 1240 1240 1240 1240 1240 124	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0576 0584 0576 0608 0616 0624 0664 0624 0648 0656 0664 0664 0664 0664 0666 0668 0666 0668 0666 0668 0666 0704 0712 0720 0736	0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0660 0665 0633 0661 0665 0665 0665 0665 0665 0667 0665 0713 0729 0737	0514 0522 0530 0538 0546 0554 0570 0578 0570 0578 0570 0578 0594 0602 0610 0618 0626 0634 0642 0650 0658 0666 0674 0682 0690 0698 0706 0714 0738	0515 0523 0531 0539 0547 0555 0563 0571 0595 0695 0643 0651 0667 0667 0667 0667 0667 0667 0667 066	0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0662 0662 0668 0668 0668 0668 0668 066	0517 0525 0533 0541 0549 0557 0565 0573 0581 0587 0605 0605 0605 0663 0663 0663 0663 0669 0669 0669 0701 0709 0717 0725 0733 0741	0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0678 0686 0614 0622 0630 0638 0646 0654 0662 0670 0678 0666 0694 0702 0710 0718 0726	0519 0527 0535 0543 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639 0647 0655 0663 0671 0679 0687 0695 0703 0711 0719 0725 0743		1410 1420 1430 1440 1450 1500 1510 1520 1530 1550 1550 1550 1550 1550 1660 1610 1620 1640 1650 1640 1650 1640 1670 1770 1770	0768 07767 0784 0792 0800 0808 0816 0824 0832 0840 0856 0864 0856 0864 0856 09880 0992 0920 0928 0936 0994 0952 0960 0984 0992	0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0865 0873 0881 0897 0905 0913 0929 0937 0945 0953 0961 0969 0977 0985	0770 0778 0786 0794 0802 0810 0818 0826 0858 0856 0854 0856 0874 0882 0890 0888 0906 0914 0922 0930 0938 0946 0954	0771 0779 0787 0795 0803 0811 0819 0827 0843 0851 0859 0867 0875 0883 0891 0915 0923 0931 0939 0947 0955	0772 0780 0788 0796 0804 0822 0820 0828 0844 0852 0860 0868 0876 0884 0892 0900 0908 0914 0932 0940 0924 0956 0964 0956	0773 0781 0789 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901 0909 0917 0925 0933 0941 0949 0957 0985 0983	0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0862 0870 0878 0870 0878 0870 09710 0918 0926 0934 0942 0950 0958 0966 0974 0998	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919 0927 0935 0943 0951 0959 0967 0995
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1100 1110 1120 1130 1140 1150 1210 1220 1220 1220 1220 1240 1250 1250 1250 1250 1250 1250 1310 1310 1310 1310 1310 1310 1350	0512 0520 0528 0536 0544 0552 0560 0568 0576 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656 0664 0672 0680 0668 0666 0664 0672 0680 0688 0696 0704 0712 0720 0728 0736 0754	0513 0521 0529 05537 0545 0553 0561 0569 0659 0659 06657 0665 0673 0681 0649 0667 0665 0673 0681 0649 0697 0705 0711 0721 0721 0721 0721	0514 0522 0530 0538 0546 0554 0570 0578 0570 0578 0594 0602 0618 0626 0618 0626 0634 0642 0650 0658 0666 0674 0682 0690 0698 0706 0714 0722 0730	0515 0523 0531 0539 0547 0555 0563 0571 0595 0603 0611 0619 0627 0635 0663 0651 0667 0675 0683 0691 0699 0707 0715 0723 0731	0516 0524 0532 0540 0548 0556 0564 06572 0580 0596 0604 0612 0620 0628 0636 0636 0668 0636 0668 06660 06682 0700 0708 0700 0708 0716 0724 0740 0756	0517 0525 0533 0541 0549 0557 0565 0573 0589 0657 0613 0629 0637 0645 0663 0663 0663 0663 0667 06653 0667 06653 0701 0709 0707 0709 0707 0735	0518 0526 0534 0552 0550 0558 0566 0574 0592 06598 06590 06598 06590 06598 06590 06598 06590 06598 06620 06738 06646 0654 06654 06654 06654 0702 0710 0718 0726 07318	0519 0527 0535 0543 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639 0647 0655 0633 0671 0679 0685 0703 0711 0719 0727 0735 0743 0759		1410 1420 1430 1440 1450 1450 1500 1510 1520 1530 1540 1550 1550 1550 1550 1550 1550 155	0768 0776 0784 0792 0800 0808 0840 0824 0824 0824 0824 082	0769 0777 0785 0793 0801 0825 0833 0841 0849 0857 0865 0873 0865 0873 0865 0897 0905 0929 0921 0929 0935 0921 0929 0935 0953 0961 0969 0977 0985 0993 1001	0770 0778 0786 0794 0802 0810 0828 0826 0858 0864 0858 0864 0858 0864 0882 0890 0890 0906 0904 0922 0930 0938 0946 0954 0954 0954 1002	0771 0779 0787 0795 0803 0811 0827 0825 0843 0851 0875 0843 0851 0875 0883 0891 0907 0915 0923 0931 0939 0947 0955 0943 0955	0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0868 0876 0900 0908 0916 0924 0932 0940 0932 0940 0932 0940 0948 0956	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0863 0863 0863 0893 0901 0909 0907 0925 0933 0941 0949 0957 0945 0949 0957	0774 0782 0790 0798 0806 0814 0830 0838 0854 0854 0862 0870 0878 0878 0894 0802 0910 0918 0926 0934 0942 0950 0958 0966 0974 0990	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0865 0863 0871 0879 0895 0991 0991 0927 0935 0951 0959 0967 0975 0983 0991 0999 10075

Octal-Decimal Integer Conversion Table

	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7	
2000	1024	1025	1026	1027	1028	1029	1030	1031		1280								
				1035						1288								
				1043 1051						1296								
				1059						1312								
				1067						1 3 2 0								
				1075						1 3 2 8								
2070	1080	1081	1082	1083	1084	1085	1086	1087	2470	1336	1337	1338	1339	1340	1341	1342	1343	-
				1091						1344								
				1099 1107						1352								
				1115						1368								
				1123						1376								
				$1131 \\ 1139$						1384								
				1139						1 392 1 400							1	
2200	1152	1153	1154	1155	1156	1157	1158	1159	260	1408	1409	1410	1411	1412	1413	1414	1415	
				1163						1416								
				1171						1424								
				1179 1187						1432								а
				1195						1440								
				1203						1456								
2270	1208	1209	1210	1211	1212	1213	1214	1215	267	1464	1465	1466	1467	1468	1469	1470	1471	
				1219					1	1472								
				1227 1235						1480								
				1243						1400								
				1251						1504								
				1259						1512								
				1267 1275						1520								
2010	1010	1210	1211													1004	1000	
		1	te over all e maner						Linn	1520	1020						/	
	0	1	2	3	4	5	6	7]	0	1	2	3	4	5	6	7	
	1536	1537	1538	1539	4	5 1541	6 1542	7 1543	340	0	1	2 1794	3 1795	4 1796	5 1797	1798	1799	
3010	1536 1544	1537 1545	1538 1546	1539 1547	4 1540 1548	5 1541 1549	6 1542 1550	7 1543 1551	340	0 0 1792 0 1800	1 1793 1801	2 1794 1802	3 1795 1803	4 1796 1804	5 1797 1805	1798 1806	1799 1807	
3010 3020	1536 1544 1552	1537 1545 1553	1538 1546 1554	1539 1547 1555	4 1540 1548 1556	5 1541 1549 1557	6 1542 1550 1558	7 1543 1551 1559	340 341 342	0 1792 1800 1808	1 1793 1801 1809	2 1794 1802 1810	3 1795 1803 1811	4 1796 1804 1812	5 1797 1805 1813	1798 1806 1814	1799 1807 1815	
3010 3020 3030	1536 1544 1552 1560	1537 1545 1553 1561	1538 1546 1554 1562	1539 1547	4 1540 1548 1556 1564	5 1541 1549 1557 1565	6 1542 1550 1558 1566	7 1543 1551 1559 1567	340 341 342 343	0 0 1792 0 1800	1 1793 1801 1809 1817	2 1794 1802 1810 1818	3 1795 1803 1811 1819	4 1796 1804 1812 1820	5 1797 1805 1813 1821	1798 1806 1814 1822	1799 1807 1815 1823	
3010 3020 3030 3040 3050	1536 1544 1552 1560 1568 1576	1537 1545 1553 1561 1569 1577	1538 1546 1554 1562 1570 1578	1539 1547 1555 1563 1571 1579	4 1540 1548 1556 1564 1572 1580	5 1541 1549 1557 1565 1573 1581	6 1542 1550 1558 1566 1574 1582	7 1543 1551 1559 1567 1575 1583	340 341 342 343 344 345	0 1792 1800 1808 1816 1816 1824 1832	1 1793 1801 1809 1817 1825 1833	2 1794 1802 1810 1818 1826 1834	3 1795 1803 1811 1819 1827 1835	4 1796 1804 1812 1820 1828 1836	5 1797 1805 1813 1821 1829 1837	1798 1806 1814 1822 1830 1838	1799 1807 1815 1823 1831 1839	
3010 3020 3030 3040 3050 3060	1536 1544 1552 1560 1568 1576 1584	1537 1545 1553 1561 1569 1577 1585	1538 1546 1554 1562 1570 1578 1586	1539 1547 1555 1563 1571 1579 1587	4 1540 1548 1556 1564 1572 1580 1588	5 1541 1549 1557 1565 1573 1581 1589	6 1542 1550 1558 1566 1574 1582 1590	7 1543 1551 1559 1567 1575 1583 1591	340 341 342 343 344 345 346	0 1792 1800 1808 1816 1816 1824 1832 1832 1840	1 1793 1801 1809 1817 1825 1833 1841	2 1794 1802 1810 1818 1826 1834 1842	3 1795 1803 1811 1819 1827 1835 1843	4 1796 1804 1812 1820 1828 1836 1844	5 1797 1805 1813 1821 1829 1837 1845	1798 1806 1814 1822 1830 1838 1846	1799 1807 1815 1823 1831 1839 1847	
3010 3020 3030 3040 3050 3060 3070	1536 1544 1552 1560 1568 1576 1584 1592	1537 1545 1553 1561 1569 1577 1585 1593	1538 1546 1554 1562 1570 1578 1586 1594	1539 1547 1555 1563 1571 1579 1587 1595	4 1540 1548 1556 1564 1572 1580 1588 1596	5 1541 1549 1557 1565 1573 1581 1589 1597	6 1542 1550 1558 1566 1574 1582 1590 1598	7 1543 1551 1559 1567 1575 1583 1591 1599	340 341 342 343 344 345 346 347	0 1792 1800 1808 1816 1824 1832 1840 1848	1 1793 1801 1809 1817 1825 1833 1841 1849	2 1794 1802 1810 1818 1826 1834 1842 1850	3 1795 1803 1811 1819 1827 1835 1843 1851	4 1796 1804 1812 1820 1828 1836 1844 1852	5 1797 1805 1813 1821 1829 1837 1845 1853	1798 1806 1814 1822 1830 1838 1846 1854	1799 1807 1815 1823 1831 1839 1847 1855	
3010 3020 3030 3040 3050 3060 3070 3100	1536 1544 1552 1560 1568 1576 1584 1592 1600	1537 1545 1553 1561 1569 1577 1585 1593 1601	1538 1546 1554 1562 1570 1578 1586 1594 1602	1539 1547 1555 1563 1571 1579 1587 1595 1603	4 1540 1548 1556 1564 1572 1580 1588 1596 1604	5 1541 1549 1557 1565 1573 1581 1589 1597 1605	6 1542 1550 1558 1566 1574 1582 1590 1598 1606	7 1543 1551 1559 1567 1575 1583 1591 1599 1607	340 341 342 343 344 345 346 347 350	0 1792 1800 1808 1816 1824 1832 1840 1848 1856	1 1793 1801 1809 1817 1825 1833 1841 1849 1857	2 1794 1802 1810 1818 1826 1834 1842 1850 1858	3 1795 1803 1811 1819 1827 1835 1843 1851 1859	4 1796 1804 1812 1820 1828 1836 1844 1852 1860	5 1797 1805 1813 1821 1829 1837 1845 1853 1861	1798 1806 1814 1822 1830 1838 1846 1854 1862	1799 1807 1815 1823 1831 1839 1847 1855 1853	
3010 3020 3030 3040 3050 3060 3070 31100 3110	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615	340 341 342 343 344 345 346 347 350 351	0 1792 1800 1808 1816 1824 1832 1840 1848 1848 1856 1364	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871	
3010 3020 3030 3040 3050 3060 3070 3110 3120	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623	340 341 342 343 344 345 346 347 350 351 352	0 1792 1800 1808 1816 1824 1832 1840 1848 1856	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879	
3010 3020 3030 3050 3050 3070 3110 3120 3130 3140	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639	340 341 342 343 344 345 346 347 350 351 352 353 354	0 1792 1800 1808 1816 1816 1832 1840 1840 1856 1856 1856 1856 1862 1862 1862 1880	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890	3 1795 1803 1811 1819 1825 1843 1851 1859 1867 1875 1883 1891	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892	5 1797 1805 1813 1821 1821 1845 1853 1861 1869 1877 1885 1893	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895	
3010 3020 3030 3050 3050 3060 3100 3110 3120 3130 3140 3150	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647	340 341 342 343 344 345 346 347 350 351 352 353 354 355	0 1792 1800 1800 1808 1816 1824 1832 1840 1848 1856 1364 1872 1860 1888 1896	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898	3 1795 1803 1811 1819 1825 1835 1843 1851 1859 1867 1875 1883 1891 1899	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900	5 1797 1805 1813 1821 1821 1821 1853 1845 1853 1861 1869 1877 1885 1893 1901	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903	
3010 3020 3030 3050 3050 3060 3100 3120 3120 3130 3140 3150 3160	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1634	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655	340 341 342 343 344 345 346 347 350 351 352 353 354 355 356	0 1792 1800 1808 1816 1816 1832 1840 1840 1856 1856 1856 1856 1862 1862 1862 1880	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1898 1898 1906	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1899 1907	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1868 1876 1884 1890 1900	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1891 1909	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911	
3010 3020 3030 3050 3060 3070 31100 3120 3130 3140 3150 3160 3170	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1640 1648 1656	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658	$\begin{array}{c} 1539\\ 1547\\ 1555\\ 1563\\ 1571\\ 1579\\ 1587\\ 1595\\ 1603\\ 1611\\ 1619\\ 1627\\ 1635\\ 1651\\ 1659\\ 1659\\ \end{array}$	4 1540 1548 1556 1564 1572 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1629 1637 1645 1653 1661	6 1542 1550 1558 1566 1574 1590 1598 1606 1614 1622 1630 1638 1646 1634 1662	$\begin{array}{c} 7\\ 1543\\ 1551\\ 1559\\ 1567\\ 1575\\ 1583\\ 1591\\ 1599\\ 1607\\ 1615\\ 1623\\ 1631\\ 1639\\ 1647\\ 1655\\ 1663\end{array}$	340 341 342 343 344 345 346 347 350 351 352 353 354 355 356 357	0 1792 1800 1808 1816 1824 1824 1832 1832 1856 1856 1864 1856 1864 1856 1864 1862 1860 1868 1869 1904 1912	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898 1906 1914	3 1795 1803 1811 1819 1827 1835 1843 1859 1867 1875 1883 1891 1899 1907 1915	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919	
3010 3020 3030 3040 3050 3060 3100 3110 3120 3130 3140 3150 3160 3170 32200 3210	1536 1544 1552 1560 1568 1576 1584 1576 1608 1616 1624 1632 1640 1648 1656 1664 1672	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673	1538 1546 1554 1552 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658 1666 1674	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659 1667 1675	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1634 1662 1670 1678	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1637 1655 1663 1671	340 341 342 343 344 345 346 347 350 351 352 353 354 355 356 357 360	0 1792 1800 1808 1816 1824 1824 1824 1824 1840 1848 1856 1364 1364 1860 1860 1860 1860 1964 1904	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898 1906 1914	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916 1924	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919	
3010 3020 3030 3040 3050 3060 3070 3110 3120 3130 3140 3150 3160 3150 3160 3120 3120 3120 3220	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1642 1640 1648 1656 1664 1672 1680	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658 1666 1674 1682	$\begin{array}{c} 1539\\ 1547\\ 1555\\ 1563\\ 1571\\ 1579\\ 1587\\ 1595\\ 1603\\ 1611\\ 1619\\ 1627\\ 1635\\ 1643\\ 1659\\ 1667\\ 1675\\ 1683\\ \end{array}$	4 1540 1548 1556 1564 1572 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1684	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 1653 1661	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1634 1662 1670 1678 1686	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1635 1665 1665 1665 1667 1679 1687	340 341 342 343 344 345 350 351 352 353 354 355 356 357 360 361 362	0 1792 1800 1808 1816 1824 1822 1840 1856 1840 1848 1856 1848 1856 1848 1856 1868 1880 1880 1896 1904 1912 1920 1928 1936	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1866 1874 1882 1890 1914 1906 1914 1922 1930 1938	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916 1924 1932 1940	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1878 1878 1894 1902 1910 1918 1926 1934 1942	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919 1927 1935 1943	
3010 3020 3030 3050 3060 3070 3110 3120 3130 3140 3150 3160 3170 3220 3220 3230	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1672 1688	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689	$\begin{array}{c} 1538\\ 1546\\ 1554\\ 1562\\ 1570\\ 1578\\ 1586\\ 1594\\ 1602\\ 1610\\ 1618\\ 1626\\ 1634\\ 1642\\ 1650\\ 1658\\ 1666\\ 1674\\ 1682\\ 1690\\ \end{array}$	$\begin{array}{c} 1539\\ 1547\\ 1555\\ 1563\\ 1571\\ 1579\\ 1595\\ 1603\\ 1611\\ 1619\\ 1627\\ 1635\\ 1643\\ 1651\\ 1659\\ 1667\\ 1675\\ 1683\\ 1691\\ \end{array}$	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1684 1692	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1633 1661 1663 1661 1669	6 1542 1550 1558 1566 1574 1598 1598 1606 1614 1622 1630 1638 1646 1634 1662 1670 1678 1686 1694	7 1543 1551 1559 1567 1591 1607 1615 1623 1631 1639 1647 1655 1663 1671 1679 1687	340 341 342 343 344 345 346 347 350 351 352 353 354 355 356 357 356 357 360 361 362 363	0 0 1792 0 1800 0 1808 0 1808 0 1802 1802 1840 0 1856 0 1364 1856 1364 1860 1868 1888 1896 1912 1912 1920 1928 1936 1944	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1945	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1874 1890 1898 1906 1914 1922 1930 1938 1946	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1875 1875 1875 1875 1875 1899 1907 1915 1923 1939 1947	4 1796 1804 1812 1820 1828 1846 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916 1924 1932 1940 1948	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1917 1925 1933 1941 1949	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918 1926 1934 1942 1950	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919 1927 1927 1943 1951	
3010 3020 3030 3050 3050 3100 3110 3120 3130 3140 3150 3150 3150 3150 3210 3220 3220 3220 32230	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1640 1648 1656 1664 1656 1664 1672 1680 1688 1696	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1689	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1658 1666 1674 1688	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659 1667 1675 1683 1699	4 1540 1548 1556 1564 1572 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1668 1676 1684 1672	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 1669 1677 1685 1693 1701	6 1542 1550 1558 1566 1574 1590 1598 1606 1614 1622 1630 1638 1646 1634 1654 1670 1678 1686 1694 1702	7 1543 1551 1559 1567 1575 1583 1591 1695 1663 1663 1663 1663 1663 1667 1655 1663	340 341 342 343 344 345 346 347 350 351 352 353 354 355 356 357 360 361 362 363 364	0 1792 1800 1800 1808 1816 1824 1824 1832 1832 1856 1856 1856 1864 1856 1864 1864 1864 1869 1904 1912 1920 1926 1936 1944 1952	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1945 1953	2 1794 1802 1810 1818 1826 1834 1850 1858 1858 1866 1874 1882 1890 1898 1906 1914 1922 1930 1938 1946 1954	3 1795 1803 1811 1819 1827 1835 1843 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947 1955	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916 1924 1932 1940 1948 1956	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1876 1878 1894 1910 1918 1926 1934 1942 1950	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1875 1903 1911 1919 1927 1935 1943 1951 1959	
3010 3020 3030 3040 3050 3060 3070 3100 31100 3120 3150 3150 3170 32200 32210 3220 3220 3220 3220 3220 3	1536 1544 1552 1560 1568 1576 1584 1576 1608 1616 1624 1632 1640 1648 1656 1664 1672 1680 1688 1696 1704	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689 1697	1538 1546 1554 1562 1570 1578 1586 1594 1602 1618 1626 1634 1642 1650 1658 1666 1658 1666 1674 1682 1690	$\begin{array}{c} 1539\\ 1547\\ 1555\\ 1563\\ 1571\\ 1579\\ 1595\\ 1603\\ 1611\\ 1619\\ 1627\\ 1635\\ 1643\\ 1651\\ 1659\\ 1667\\ 1675\\ 1683\\ 1691\\ \end{array}$	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1684 1672 1700	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 1669 1677 1685 1693 1701	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1634 1662 1670 1678 1686 1694 1702	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1647 1655 1663 1647 1655 1667 1687 1697 1695	340 341 342 343 344 345 346 347 350 351 352 353 354 355 356 357 360 361 362 363 364 365	0 0 1792 0 1800 0 1808 0 1808 0 1802 1802 1840 0 1856 0 1364 1856 1364 1860 1868 1888 1896 1912 1912 1920 1928 1936 1944	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1945 1951	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1892 1898 1906 1914 1922 1930 1938 1946 1954 1954	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947 1953	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1868 1876 1884 1890 1908 1916 1924 1932 1940 1940 1956 1956	5 1797 1805 1813 1821 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957 1955	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1894 1902 1910 1918 1926 1934 1942 1950 1958 1956	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1885 1903 1911 1919 1927 1935 1943 1951 1959 1967	
3010 3020 3030 3050 3060 3100 3100 3120 3130 3150 3150 3150 3150 3150 3150 315	1536 1544 1552 1560 1568 1576 1584 1576 1600 1608 1616 1624 1632 1640 1648 1656 1664 1672 1680 1688 1696 1704	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689 1697 1705	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1622 1634 1642 1658 1666 1674 1682 1690 1698 1706 1714	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1625 1643 1651 1659 1667 1675 1683 1691 1699 1707	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1684 1692 1700 1708	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 1669 1667 1685 1693 1701 1709	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1634 1662 1670 1678 1686 1694 1702 1710	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655 1663 1657 1663 1671 1679 1687 1695 1703	340 341 342 343 344 345 346 347 350 351 352 353 354 355 356 357 360 361 362 363 364 365 364	0 1792 1800 1808 1808 1816 1822 1840 1832 1840 1848 1856 1364 1860 1860 1860 1964 1972 1920 1928 1936 1944 1952 1960	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1945 1953 1969	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1890 1914 1922 1930 1938 1946 1954 1962 1954	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947 1955 1963 1971	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916 1924 1948 1954 1954 1954	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1917 1925 1933 1941 1949 1957 1965 1973	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1894 1902 1910 1918 1926 1934 1942 1950 1958 1966 1974	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919 1927 1935 1943 1951 1959 1967 1975	
3010 3020 3030 3050 3060 3100 3120 3120 3130 3140 3140 3140 3220 3240 3220 3220 3220 3220 3220 32	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1672 1680 1688 1696 1704 1712 1728	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1689 1689 1697 1705 1713 1721	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1658 1666 1674 1658 1666 1674 1690 1698 1706 1714 1722	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659 1667 1675 1683 1699 1707 1715 1723	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1684 1676 1684 1692 1700 1708 1716 1724	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 1669 1677 1685 1693 1701 1709 1717 1725	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1634 1662 1670 1678 1686 1694 1702 1710 1718 1726	7 1543 1551 1559 1567 1575 1623 1631 1647 1655 1663 1647 1655 1663 1671 1679 1687 1703 1711 1719 1727	340 341 342 343 344 345 346 347 350 351 352 353 354 355 356 357 360 361 362 363 364 365 366 367 366 367	0 0 1792 1800 1808 1816 1822 1832 1840 1832 1840 1840 1832 1840 1832 1840 1848 1856 1364 1860 1860 1880 1896 1904 1920 1920 1928 1936 1944 1952 1960 1976 1976	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1945 1953 1961 1969 1977 1985	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1892 1898 1946 1954 1954 1954 1954 1957 1978	3 1795 1803 1811 1819 1825 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947 1955 1963 1971 1979 1987	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1868 1876 1908 1916 1924 1932 1940 1940 1940 1956 1964 1956 1964 1972 1980 1988	5 1797 1805 1813 1821 1837 1845 1853 1861 1869 1877 1853 1893 1901 1909 1917 1925 1933 1941 1949 1957 1957 1957 1957 1958	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1884 1894 1902 1910 1918 1926 1934 1942 1950 1958 1956 1974 1982	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1875 1903 1911 1919 1927 1935 1943 1959 1967 1975 1983 1991	
3010 3020 3030 3040 3050 3060 3100 3100 3120 3130 3140 3150 3140 3210 3220 3240 3220 3240 3250 3240 3250 3250 3250 3250 3250 3250 3250 325	1536 1544 1552 1560 1568 1576 1584 1576 1608 1616 1624 1632 1640 1648 1656 1664 1672 1680 1688 1696 1704 1712 1720 1728 1736	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689 1705 17713 1721	1538 1546 1557 1562 1570 1578 1586 1594 1602 1618 1626 1634 1642 1650 1658 1666 1674 1682 1698 1706 1714 1722	$\begin{array}{c} 1539\\ 1547\\ 1555\\ 1563\\ 1571\\ 1579\\ 1587\\ 1595\\ 1603\\ 1611\\ 1619\\ 1627\\ 1635\\ 1643\\ 1651\\ 1659\\ 1667\\ 1675\\ 1683\\ 1691\\ 1699\\ 1707\\ 1715\\ 1723\\ 1731\\ 1739\\ \end{array}$	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1644 1652 1660 1668 1676 1684 1692 1700 1708 1716 1724	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 1669 1667 1685 1693 1701 1709 1717 1725	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1634 1662 1670 1678 1686 1694 1702 1710 1718 1726 1734 1742	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655 1663 1671 1679 1687 1695 1703 1711 1719 1727 1735	340 341 342 343 344 345 346 347 350 351 352 353 354 355 356 357 360 361 362 363 3644 3655 366 367 360 361 362 363	0 1792 1800 1808 1808 1816 1824 1822 1840 1856 1840 1840 1848 1868 1868 1868 1896 1904 1912 1920 1922 1960 1968 1976 1984	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1905 1913 1921 1929 1937 1945 1953 1969 1977 1985 1993	2 1794 1802 1810 1818 1826 1834 1834 1834 1834 1834 1838 1866 1874 1898 1906 1914 1922 1930 1938 1946 1954 1962 1970 1978	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1875 1907 1915 1923 1931 1939 1947 1955 1963 1971 1979	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916 1924 1940 1948 1956 1964 1972 1980 1988 1996	5 1797 1805 1813 1821 1827 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957 1965 1973 1981	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1894 1902 1910 1918 1926 1934 1942 1950 1958 1966 1974 1982	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1885 1903 1911 1919 1927 1935 1943 1951 1955 1967 1975 1983	
3010 3020 3030 3050 3060 3060 3070 3100 3120 3130 3150 3150 3150 3150 3150 3210 3220 3220 3220 3220 3220 3220 3250 325	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1672 1688 1696 1704 1712 1720 1728 1736	1537 1545 1553 1553 1561 1569 1577 1585 1593 1609 1617 1625 1633 1641 1649 1657 1657 1665 1673 1681 1689 1697 1705 1713 1721	1538 1546 1554 1562 1570 1578 1586 1594 1602 1618 1626 1634 1642 1650 1658 1666 1674 1682 1690 1698 1706 1714 1722 1730	$\begin{array}{c} 1539\\ 1547\\ 1555\\ 1563\\ 1571\\ 1579\\ 1595\\ 1603\\ 1611\\ 1619\\ 1627\\ 1635\\ 1643\\ 1651\\ 1659\\ 1667\\ 1675\\ 1683\\ 1691\\ 1699\\ 1707\\ 1715\\ 1723\\ 1731\\ 1739\\ 1747\\ \end{array}$	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1666 1684 1692 1700 1708 1716 1724	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 16693 1701 1709 1717 1725 1733 1741	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1634 1662 1670 1678 1686 1694 1702 1710 1718 1726 1734	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1635 1663 1671 1655 1663 1671 1679 1687 1695 1703 1711 1719 1727	340 341 342 343 344 345 350 351 352 353 354 355 356 357 360 361 362 363 364 364 365 366 367 370 371 372	0 0 1792 1800 1808 1816 1824 1820 1840 1856 1364 1840 1856 1840 1856 1840 1856 1840 1872 1880 1896 1904 1912 1920 1920 1920 1926 1936 1944 1952 1968 1976 1984 1992 2000	1 1793 1801- 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1945 1953 1969 1977 1985 1993 2001	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1866 1874 1882 1890 1914 1906 1954 1954 1954 1962 1970 1978	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947 1955 1971 1979 1987 1979 1987	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1876 1884 1892 1900 1908 1916 1924 1940 1948 1954 1956 1980 1988 1996 2004	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957 1965 1973 1981 1989 1997 2005	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1896 19910 1918 1992 1958 1996 1974 1982 1990	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919 1927 1943 1951 1955 1943 1955 1967 1975 1983 1991 1999 2007	
3010 3020 3030 3040 3050 3070 3100 3110 3120 3140 3150 3140 3150 3210 3220 3240 3220 3220 3220 3220 3220 3230 323	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1656 1664 1672 1688 1696 1704 1712 1728 1728 1744 1752	1537 1545 1553 1561 1569 1577 1585 1593 1601 1605 1673 1641 1649 1657 1665 1673 1689 1689 1689 1713 1721 1729 1737 1745	1538 1546 1554 1562 1570 1578 1586 1692 1610 1626 1634 1642 1650 1658 1666 1674 1690 1698 1706 1714 1722 1730 1738	$\begin{array}{c} 1539\\ 1547\\ 1555\\ 1563\\ 1571\\ 1579\\ 1587\\ 1595\\ 1603\\ 1611\\ 1619\\ 1627\\ 1635\\ 1643\\ 1651\\ 1659\\ 1667\\ 1675\\ 1683\\ 1691\\ 1699\\ 1707\\ 1715\\ 1723\\ 1731\\ 1739\\ \end{array}$	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1668 1676 1684 1692 1700 1708 1716 1724 1732 1740 1748	5 1541 1549 1557 1565 1573 1581 1589 1605 1613 1621 1629 1637 1645 1653 1661 1669 1677 1685 1693 1701 1707 1717 1725	6 1542 1550 1558 1566 1574 1582 1598 1606 1614 1622 1630 1638 1646 1634 1662 1670 1678 1686 1694 1702 1710 1718 1726 1734 1758	7 1543 1551 1559 1567 1599 1607 1615 1623 1631 1639 1647 1655 1663 1671 1679 1687 1695 1703 1711 1719 1727 1735 1743 1751	340 341 342 343 344 345 346 347 350 351 352 353 354 355 356 356 360 361 362 363 364 365 366 367 370 371 372 373	0 1792 1800 1808 1808 1816 1824 1822 1840 1856 1840 1840 1848 1868 1868 1868 1896 1904 1912 1920 1922 1960 1968 1976 1984	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1865 1913 1921 1929 1937 1945 1953 1961 1969 1977 1985 1993 2001 2009	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1914 1922 1930 1938 1946 1954 1954 1970 1978 1986 1994	3 1795 1803 1811 1819 1827 1837 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947 1955 1963 1979 1987 1995 2003 2011	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1916 1924 1916 1924 1956 1956 1958 1956 1958 1988 1996	5 1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1887 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957 1957 1973 1981 1981 1981 1989 72005 2013	1798 1806 1814 1822 1830 1838 1846 1854 1854 1870 1878 1886 1894 1902 1910 1918 1926 1934 1950 1958 1956 1974 1982 1990 1998	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919 1927 1945 1945 1959 1967 1975 1983 1991 1991 1991	
3010 3020 3030 3050 3060 3100 3100 3120 3130 3140 3150 3210 3220 3220 3220 3220 3220 3220 322	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1672 1680 1688 1696 1704 1712 1720 1728 1736 1744 1752 1768	1537 1545 1553 1551 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1689 1689 1697 1705 1713 1721 1729 1737 1745	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658 1666 1674 1690 1698 1706 1714 1722 1730 1738 1746 1754 1762 1770	$\begin{array}{c} 1539\\ 1547\\ 1555\\ 1563\\ 1571\\ 1579\\ 1587\\ 1595\\ 1603\\ 1611\\ 1619\\ 1625\\ 1643\\ 1651\\ 1659\\ 1667\\ 1675\\ 1683\\ 1691\\ 1699\\ 1707\\ 1715\\ 1723\\ 1731\\ 1739\\ 1747\\ 1755\\ 1763\\ 1771\\ \end{array}$	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1684 1676 1684 1670 1708 1716 1724 1732 1740 1748 1756 1766 1772	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1633 1645 1653 1661 1669 1677 1685 1693 1701 1709 1717 1725 1733 1741 1749	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1634 1662 1670 1678 1686 1694 1702 1710 1718 1726 1734 1742 1750 1758 1768 1768 1774	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1647 1655 1663 1647 1655 1663 1671 1679 1687 1703 1711 1719 1727 1743 1751	340 341 342 343 344 345 350 351 352 353 354 355 356 357 360 361 362 363 364 365 366 367 370 371 372 373 374 375	0 0 1792 1800 1808 1816 1824 1820 1840 1823 1840 1840 1824 1840 1848 1848 1866 1364 1872 1880 1896 1904 1912 1920 1928 1936 1936 1942 1952 1960 1968 1976 2008 20184 2024	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1995 1913 1921 1929 1937 1945 1953 1961 1969 1977 1985 1993 2001 2009 2017 2025	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1914 1922 1930 1938 1946 1954 1962 1970 1978 1965 1994 2010 2010 2018 2026	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1907 1915 1923 1931 1939 1947 1955 2003 2011 2027	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916 1924 1932 1940 1948 1956 1964 1972 1980 1988 1996 2004 2012 2020 2028	5 1797 1805 1813 1821 1827 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957 1957 1957 1957 1957 1958 1957 195	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1884 1902 1910 1918 1926 1934 1942 1950 1958 1956 1974 1982 2066 2014 2022 2030	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1885 1903 1911 1919 1927 1935 1943 1951 1959 1967 1975 1983 1991 1999 2007 2015 2023 2031	
3010 3020 3030 3050 3060 3100 3100 3110 3120 3130 3140 3150 3220 3240 3220 3220 3220 3220 3220 322	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1672 1680 1688 1696 1704 1712 1720 1728 1736 1744 1752 1760	1537 1545 1553 1553 1561 1569 1577 1585 1593 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689 1697 1705 1713 1721 1729 1777	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658 1666 1658 1666 1674 1682 1690 1698 1706 1714 1722 1730 1738 1746 1757 1770 1778	$\begin{array}{c} 1539\\ 1547\\ 1555\\ 1563\\ 1571\\ 1579\\ 1595\\ 1603\\ 1611\\ 1619\\ 1627\\ 1635\\ 1643\\ 1651\\ 1659\\ 1667\\ 1675\\ 1683\\ 1699\\ 1707\\ 1715\\ 1723\\ 1731\\ 1739\\ 1747\\ 1755\\ 1763\\ \end{array}$	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1684 1692 1700 1708 1716 1724 1732 1740 1748 1756 1764 1776	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1633 1661 1653 1661 1669 1667 1685 1693 1701 1709 1717 1725 1733 1741 1749 1757 1773 17781	6 1542 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1648 1646 1638 1646 1638 1646 1654 1670 1678 1686 1694 1774 1758 1758 1758 1758 1758 1758 1758	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655 1663 1651 1657 1665 1703 1711 1719 1727 1743 1751 1755 1773	340 341 342 343 344 345 350 351 352 353 354 355 356 357 360 361 362 363 364 365 366 367 370 371 372 373 374 375	0 0 1792 0 1800 0 1808 0 1802 1802 1840 1824 1824 1856 1860 1848 1856 1860 1864 1856 1864 1872 1880 1896 1912 1920 1928 1944 1952 1960 1968 1976 1976 20008 2016	1 1793 1801- 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1945 1953 1969 1977 1985 1993 2001 2009 2017 2025 2033	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1856 1874 1866 1874 1866 1874 1889 1991 1992 1930 1954 1965 1954 1965 1956 1957 1968 1994 2002 2010 2018	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1907 1915 1923 1931 1939 1947 1955 1947 1955 1971 1979 1987 1979 1987 1979 1987 1979	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1876 1884 1900 1908 1916 1924 1940 1948 1956 1954 1972 1980 1988 1996 2004 2012 2020 2028 2036	5 1797 1805 1813 1821 1825 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957 1965 1973 1981 1989 1997 2005 2013 2029 2037	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1884 1902 1910 1918 1926 1934 1942 1950 1958 1966 1974 1982 2006 2014 2022 2030 2038	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919 1927 1935 1943 1951 1959 1967 1975 1983 1991 1999 2007 2015 2023 2039	

2000 1024 to to 2777 1535 (Octal) (Decimal) Octal Decimal

3000 1536 to to 3777 2047 (Octal) (Decimal)

Octal-Decimal Integer Conversion Table

		0	1	2	3	4	5	6	7		ſ	0	1	2	3	4	5	6	7
											400	2204		2205	2207	2308	2200	2310	2311
4000 2048	4000	2048 2056	2049	2050 2058	2051	2052	2053	2054	2055							2316			
4777 2559	4020	2064	2065	2066	2067	2068	2069	2070	2071	4	420	2320	2321	2322	2323	2324	2325	2326	2327
(Octal) (Decimal)	4030	2072	2073	2074	2075	2076	2077	2078	2079							2332 2340			
	4040	2080	2081	2082	2083	2084	2085	2080	2095							2348			
Octal Decimal	4060	2096	2097	2098	2099	2100	2101	2102	2103	4	460	2352	2353	2354	2355	2356	2357	2358	2359
10000 - 4096	4070	2104	2105	2106	2107	2108	2109	2110	2111	4	470	2360	2361	2362	2363	2364	2365	2366	2367
20000 - 8192	4100	2112	2113	2114	2115	2116	2117	2118	2119	4	500	2368	2369	2370	2371	2372	2373	2374	2375
30000 - 12288 40000 - 16384		2120	2121	2122	2123	2124	2125	2126	2127	4:	510	2376	2377	2378	2379	2380	2381	2382	2383
50000 - 20480	4120			2130						4	520	2384	2385	2386	2387	2388 2396	2389	2390	2391
60000 - 24576	4130	2136 2144	2137	2138	2139	2140	2141	2142	2143	4	540	2392	2393	2402	2403	2404	2405	2406	2407
70000 - 28672	4150	2152	2153	2154	2155	2156	2157	2158	2159	4:	550	2408	2409	2410	2411	2412	2413	2414	2415
	4160	2160	2161	2162	2163	2164	2165	2166	2167							2420 2428			
	4170	2168	2169	2170	2171	2172	2173	2174	2175	4	510	2929	2423	2420	2921	2420	2923	2430	2451
	4200	2176	2177	2178	2179	2180	2181	2182	2183							2436 2444			
	4210	2184	2185	2186 2194	2187	2188	2189	2190	2191							2444 2452			
	4230	2200	2201	2202	2203	2204	2205	2206	2207	46	630	2456	2457	2458	2459	2460	2461	2462	2463
	4240	2208	2209	2210	2211	2212	2213	2214	2215							2468			
	4250	2216 2224	2217	2218 2226	2219	2220	2221	2222	2223							2476 2484			
	4270	2224	2233	2234	2235	2236	2237	2238	2239							2492			
	4300	2240	2241	2242	2243	2244	2245	2246	2247	4	700	2496	2497	2498	2499	2 500	2501	2502	2503
	4310	2248	2249	2250	2251	2252	2253	2254	2255	4	710	2504	2505	2506	2507	2 508	2509	2510	2511
		2256														2516			
	4330	2264 2272	2265	2266	2267	2268	2269	2270	2279	4	740	2520	2521	2522	2523	2524 2532	2525	2520	2535
		2280								4'	750	2536	2537	2538	2539	2540	2541	2542	2543
		2288														2548			
	4370	2296	2297	2298	2299	2300	2301	2302	2303	j [4	770	2552	2003	2904	2555	2556	2007	2006	2559
																		-	
									i		}								
	·	0	1	2	3	4	5	6	7	-		0	1	2	3	4	5	6	7
5000 2560	5000			2 2562								2816	2817	2818	2819	2820	2821	2822	2823
5000 2560 to to	5010	2560 2568	2561 2569	2562 2570	2563 2571	2564 2572	2565 2573	2566 2574	2567 2575	5	410	2816 2824	2817 2825	2818 2826	2819 2827	2820 2828	2821 2829	2822 2830	2823 2831
to to 5777 3071	5010 5020	2560 2568 2576	2561 2569 2577	2562 2570 2578	2563 2571 2579	2564 2572 2580	2565 2573 2581	2566 2574 2582	2567 2575 2583	5- 5-	410 420	2816 2824 2832	2817 2825 2833	2818 2826 2834	2819 2827 2835	2820 2828 2836	2821 2829 2837	2822 2830 2838	2823 2831 2839
to to	5010 5020 5030	2560 2568	2561 2569 2577 2585	2562 2570 2578 2586	2563 2571 2579 2587	2564 2572 2580 2588	2565 2573 2581 2589	2566 2574 2582 2590	2567 2575 2583 2591	5	410 420 430 440	2816 2824 2832 2840 2848	2817 2825 2833 2841 2849	2818 2826 2834 2842 2850	2819 2827 2835 2843 2851	2820 2828 2836 2844 2852	2821 2829 2837 2845 2853	2822 2830 2838 2846 2854	2823 2831 2839 2847 2855
to to 5777 3071	5010 5020 5030 5040 5050	2560 2568 2576 2584 2592 2600	2561 2569 2577 2585 2593 2601	2562 2570 2578 2586 2594 2602	2563 2571 2579 2587 2595 2603	2564 2572 2580 2588 2596 2604	2565 2573 2581 2589 2597 2605	2566 2574 2582 2590 2598 2606	2567 2575 2583 2591 2599 2607	5 5 5 5	410 420 430 440 450	2816 2824 2832 2840 2848 2856	2817 2825 2833 2841 2849 2857	2818 2826 2834 2842 2850 2858	2819 2827 2835 2843 2851 2859	2820 2828 2836 2844 2852 2860	2821 2829 2837 2845 2853 2853 2861	2822 2830 2838 2846 2854 2862	2823 2831 2839 2847 2855 2863
to to 5777 3071	5010 5020 5030 5040	2560 2568 2576 2584 2592 2600 2608	2561 2569 2577 2585 2593 2601 2609	2562 2570 2578 2586 2594	2563 2571 2579 2587 2595 2603 2611	2564 2572 2580 2588 2596 2604 2612	2565 2573 2581 2589 2597 2605 2613	2566 2574 2582 2590 2598 2606 2614	2567 2575 2583 2591 2599 2607 2615	5 5 5 5 5 5	410 420 430 440 450 460	2816 2824 2832 2840 2848 2856 2864	2817 2825 2833 2841 2849 2857 2865	2818 2826 2834 2842 2850 2858 2856	2819 2827 2835 2843 2851 2859 2867	2820 2828 2836 2844 2852	2821 2829 2837 2845 2853 2861 2861 2869	2822 2830 2838 2846 2854 2862 2862 2870	2823 2831 2839 2847 2855 2863 2863 2671
to to 5777 3071	5010 5020 5030 5040 5050 5060 5070	2560 2568 2576 2584 2592 2600 2608 2616	2561 2569 2577 2585 2593 2601 2609 2617	2562 2570 2578 2586 2594 2602 2610 2618	2563 2571 2579 2587 2595 2603 2611 2619	2564 2572 2580 2588 2596 2604 2612 2620	2565 2573 2581 2589 2597 2605 2613 2621	2566 2574 2582 2590 2598 2606 2614 2622	2567 2575 2583 2591 2599 2607 2615 2623	5 5 5 5 5 5 5 5 5	410 420 430 440 450 460 470	2816 2824 2832 2840 2848 2856 2864 2872	2817 2825 2833 2841 2849 2857 2865 2873	2818 2826 2834 2842 2850 2858 2866 2874	2819 2827 2835 2843 2851 2859 2867 2875	2820 2828 2836 2844 2852 2860 2868 2868 2876	2821 2829 2837 2845 2853 2861 2869 2877	2822 2830 2838 2846 2854 2862 2870 2878	2823 2831 2839 2847 2855 2863 2871 2879
to to 5777 3071	5010 5020 5030 5040 5050 5060 5070 5100	2560 2568 2576 2584 2592 2600 2608 2616 2624	2561 2569 2577 2585 2593 2601 2609 2617 2625	2562 2570 2578 2586 2594 2602 2610 2618 2626	2563 2571 2579 2587 2595 2603 2611 2619 2627	2564 2572 2580 2588 2596 2604 2612 2620 2628	2565 2573 2581 2589 2597 2605 2613 2621 2629	2566 2574 2582 2590 2598 2606 2614 2622 2630	2567 2575 2583 2591 2599 2607 2615 2623 2631	5 5 5 5 5 5 5 5 5	410 420 430 440 450 460 470 500	2816 2824 2832 2840 2848 2856 2864 2872 2880	2817 2825 2833 2841 2849 2857 2865 2873 2881	2818 2826 2834 2842 2850 2858 2866 2874 2882	2819 2827 2835 2843 2851 2859 2867 2875 2883	2820 2828 2836 2844 2852 2860 2868 2876 2884	2821 2829 2837 2845 2853 2861 2869 2877 2885	2822 2830 2838 2846 2854 2862 2870 2878 2886	2823 2831 2839 2847 2855 2863 2871 2879 2887
to to 5777 3071	5010 5020 5030 5040 5050 5060 5070 5100 5110 5120	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641	2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2626 2634 2642	2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643	2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2636 2644	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645	2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646	2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	410 420 430 440 450 460 470 500 510 520	2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896	2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898	2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899	2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901	2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903
to to 5777 3071	5010 5020 5030 5050 5050 5060 5070 5100 5110 5120 5130	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649	2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2626 2634 2642 2650	2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651	2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2644 2652	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653	2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654	2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	410 420 430 440 450 460 470 500 510 520 530	2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904	2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906	2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907	2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909	2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902 2910	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911
to to 5777 3071	5010 5020 5030 5050 5050 5060 5070 5100 5110 5120 5130 5140	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657	2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2626 2634 2642 2650 2658	2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659	2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2644 2652 2660	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661	2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2654 2662	2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	410 420 430 440 450 460 470 510 520 520 530 540	2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912	2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914	2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915	2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917	2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902 2910 2918	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919
to to 5777 3071	5010 5020 5030 5040 5050 5070 5110 5120 5130 5140 5150 5160	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2656 2664	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673	2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2626 2634 2650 2658 2666 2674	2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659 2667 2675	2564 2572 2580 2588 2596 2604 2612 2620 2628 2628 2636 2644 2652 2660 2668 2676	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2677	2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2654 2654 2654 2670 2678	2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663 2671 2679	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	410 420 430 440 450 460 470 500 510 520 520 520 520 520 550 550 550	2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928	2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913 2921 2929	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914 2922 2930	2819 2827 2835 2843 2851 2859 2867 2875 2883 2899 2907 2915 2923 2931	2820 2828 2836 2844 2852 2860 2868 2876 2884 2890 2900 2908 2916 2924 2932	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933	2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902 2910 2918 2926 2934	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935
to to 5777 3071	5010 5020 5030 5040 5050 5070 5110 5120 5130 5140 5150 5160	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673	2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2626 2634 2650 2658 2666 2674	2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659 2667 2675	2564 2572 2580 2588 2596 2604 2612 2620 2628 2628 2636 2644 2652 2660 2668 2676	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2677	2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2654 2654 2654 2670 2678	2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663 2671 2679	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	410 420 430 440 450 460 470 500 510 520 520 520 520 520 550 550 550	2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928	2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913 2921 2929	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914 2922 2930	2819 2827 2835 2843 2851 2859 2867 2875 2883 2899 2907 2915 2923 2931	2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933	2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902 2910 2918 2926 2934	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935
to to 5777 3071	5010 5020 5030 5040 5050 5070 5110 5120 5130 5140 5150 5160 5170 5200	2560 2568 2576 2584 2592 2600 2608 2616 2624 2640 2648 2656 2664 2664 2664 2680 2688	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2681 2689	2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2642 2650 2658 2666 2674 2682 2690	2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659 2667 2667 2683 2683 2691	2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2644 2652 2660 2668 2664 2668 2676 2684 2692	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2677 2685 2693	2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2662 2670 2678 2686 2694	2567 2575 2583 2599 2607 2615 2623 2631 2639 2647 2655 2663 2647 2655 2663 2671 2679 2687 2695	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	410 420 430 440 450 450 500 510 520 530 550 550 550 550 560 570 600	2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928 2936 2944	2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913 2921 2929 2937 2945	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914 2922 2930 2938 2946	2819 2827 2835 2843 2859 2867 2875 2883 2899 2907 2915 2923 2931 2939 2947	2820 2828 2836 2844 2852 2860 2868 2876 2884 2890 2900 2908 2916 2924 2924 2940 2948	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949	2822 2830 2838 2846 2854 2854 2870 2878 2886 2894 2902 2910 2918 2926 2934 2942 2950	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951
to to 5777 3071	5010 5020 5030 5050 5060 5070 5100 5120 5130 5140 5150 5160 5170 5200 5210	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2642 2640 2648 2656 2664 2672 2680 2688 2696	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2681 2689 2697	2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2626 2634 2658 2658 2658 2658 2658 2666 2674 2682 2690 2698	2563 2571 2595 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659 2667 2675 2683 2691 2699	2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2636 2636 2644 2652 2660 2668 2676 2684 2692 2700	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2677 2685 2693 2701	2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2662 2670 2678 2686 2694 2694 2702	2567 2575 2583 2591 2599 2607 2615 2623 2631 2631 2639 2647 2655 2663 2671 2679 2687 2695 2703	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	410 420 430 440 450 460 470 500 510 520 550 550 550 550 550 560 600 610	2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928 2936 2936 2944	2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913 2921 2929 2937 2945 2953	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914 2922 2930 2938 2946 2954	2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915 2923 2931 2939 2947 2955	2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 29248 2956	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957	2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902 2910 2918 2926 2934 2942 2950 2958	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2959
to to 5777 3071	5010 5020 5030 5050 5050 5070 5100 5110 5130 5130 5130 5140 5150 5160 5170 5220 5220	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2664 2664 2672 2680 2688 2696 2704	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2625 2657 2665 2657 2665 2673 2681 2689 2697 2705	2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2642 2650 2658 2666 2674 2682 2690 2698 2706	2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659 2667 2675 2683 2691 2699 2707	2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2644 2652 2668 2668 2668 2668 2668 2668 2668	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2669 2669 2667 2685 2693 2701 2709	2566 2574 2582 2598 2606 2614 2622 2630 2638 2646 2654 2664 26670 2678 2686 2694 2694 2702 2710	2567 2575 2583 2599 2607 2615 2623 2631 2639 2647 2655 2663 2671 2679 2687 2695 2695 2703 2711	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	410 420 430 440 450 460 470 500 510 520 530 550 550 550 550 560 600 610 620	2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928 2936 2936 2944	2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913 2921 2929 2937 2945 2953 2961	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914 2922 2930 2938 2946 2954 2962	2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915 2923 2931 2939 2947 2955 2963	2820 2828 2836 2844 2852 2860 2868 2876 2884 2890 2900 2908 2916 2924 2924 2940 2948	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2965	2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902 2910 2918 2926 2934 2942 2950 2958 2956	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2959 2957
to to 5777 3071	5010 5020 5030 5050 5060 5070 5110 5120 5130 5140 5130 5140 5170 5200 5210 5220 5220 5220 5220 5240	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2648 2656 2664 2648 2656 2664 2672 2680 2688 2696 2704 2712 2720	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2681 2689 2697 2703 2711	2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2650 2658 2650 2658 2656 2674 2682 2690 2698 2714 2722	2563 2571 2595 2603 2611 2619 2627 2635 2643 2651 2659 2667 2675 2683 2691 2699 2705 2715 2723	2564 2572 2580 2596 2694 2612 2620 2628 2632 2644 2652 2662 2668 2668 2668 2676 2684 2692 2700 2708 2716 2724	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2677 2685 2693 2701 2709 2701 2707	2566 2574 2582 2590 2598 2606 2614 2622 2630 2654 2654 2654 2654 2654 2654 2654 2654	2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663 2671 2679 2687 2695 2703 2719 2719 2727	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	410 420 430 440 450 460 470 500 510 520 530 550 550 550 600 610 620 630 640	2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928 2934 2936 2934 2952 2968 2956 2956	2817 2825 2633 2841 2849 2857 2865 2873 2867 2905 2913 2921 2929 2937 2945 2953 2969 2957	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914 2922 2930 2938 2946 2954 2954 2954 2970 2978	2819 2827 2835 2843 2859 2867 2875 2883 2891 28997 2915 2923 2931 2939 2947 2955 2963 2979	2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 2948 2956 2956 2956 2956	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2955 2973 2981	2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2910 2918 2926 2934 2950 2958 2958 2956 2958 2956	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2959 2955 2959 2955 2983
to to 5777 3071	5010 5020 5040 5050 5060 5070 5100 5110 5120 5140 5140 5150 5160 5170 5220 5220 5220 5220 5220 5220 5220	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2672 2680 2688 2696 2704 2712 2728	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2657 2655 2673 2657 2665 2673 2681 2689 2697 2705 2713 2729	2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2642 2658 2666 2658 2666 2658 2666 2674 2690 2698 2706 2706 2712 2730	2563 2571 2595 2587 2595 2603 2611 2619 2627 2635 2643 2659 2667 2659 2667 2675 2683 2691 2699 2707 2715 2723	2564 2572 2580 2588 2596 2604 2612 2620 2628 2644 2652 2660 2668 2662 2664 2652 2660 2668 2676 2684 2692 2700 2708 2716 2724 2732	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2661 2669 2667 2665 2669 2667 2685 2693 2701 2707 2717 2725 2733	2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2652 2662 2662 2662 2662 2662 2662	2567 2575 2583 2599 2607 2615 2623 2631 2639 2647 2655 2663 2663 2671 2679 2687 2665 2703 2711 2719 2727 2735	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	410 420 430 440 450 440 470 500 510 520 530 550 550 550 550 550 600 610 620 630 640 650	2816 2824 2832 2840 2848 2856 2864 2888 2896 2904 2912 2912 2912 2912 2920 2928 2936 2934 2952 2968 2976 2984	2817 2825 2833 2841 2849 2857 2865 2873 2905 2913 2921 2929 2937 2929 2937 2945 2953 2969 2977 2985	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914 2922 2930 2938 2946 2954 2954 2954 2954 2970 29786	2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 29915 2923 2931 2939 2947 2955 2963 2971 2979 2987	2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 2938 2956 2956 2956 2956 2958	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2965 2973 2981 2989	2822 2830 2838 2846 2854 2854 2870 2878 2886 2894 2910 2918 2926 2934 2926 2934 2950 2958 2966 2974 2982 2990	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2919 2927 2935 2943 2951 2959 2967 2955 2967 2975 2983
to to 5777 3071	5010 5020 5030 5040 5050 5060 5100 5120 5120 5130 5140 5150 5170 5220 5220 5220 5220 5220 5220 5220 52	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2648 2656 2664 2648 2656 2664 2672 2680 2688 2696 2704 2712 2720	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2681 2689 2697 2705 2713 2721 2729 2737	2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2658 2658 2658 2658 2658 2658 2658 2658	2563 2571 2595 2587 2595 2603 2611 2619 2627 2635 2643 2659 2659 2659 2659 2667 2675 2683 2691 2699 2707 2715 2723 2731	2564 2572 2580 2588 2596 2604 2612 2620 2628 2644 2652 2660 2668 2666 2668 2666 2668 2666 2668 2700 2708 2716 2712 2732 2732 2732	2565 2573 2581 2589 2597 2605 2613 2629 2637 2645 2653 2661 2669 2667 2669 2667 2685 2661 2669 2701 2709 2717 2725 2733 2741	2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2662 2662 2662 2662 2662 2662	2567 2575 2583 2599 2607 2615 2623 2631 2639 2647 2655 2663 2671 2679 2665 2663 2671 2679 2687 2695 2703 2711 2719 2727 2735 2743	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	410 420 430 440 450 440 470 500 510 520 530 550 550 550 550 550 600 610 620 630 640 650 660	2816 2824 2832 2840 2848 2856 2864 2872 2880 2904 2912 2912 2912 2920 2928 2936 2944 2952 2960 2964 2954 2956 2956 2956	2817 2825 2833 2841 2849 2857 2865 2873 2905 2913 2921 2929 2937 2945 2953 2961 2965 2977 2985 2993	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2904 2930 2938 2914 2922 2930 2938 2946 2954 2954 2954 2954 2970 2978 2986 2994	2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2905 2923 2931 2939 2947 2955 2963 2971 2979 2995	2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 2948 2956 2956 2956 2956	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2965 2973 2981 2989 2997	2822 2830 2838 2846 2854 2854 2870 2878 2886 2894 2902 2910 2918 2926 2934 2942 2950 2958 2966 2974 2982 2990 2998	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2959 2967 2975 2991 2991 2999
to to 5777 3071	5010 5020 5030 5040 5050 5070 5110 5120 5130 5140 5150 5140 5170 5220 5220 5220 5220 5220 5220 5220 52	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2664 2688 2696 2704 2712 2720 2728 2776 2744	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2649 2657 2665 2673 2649 2657 2665 2673 2689 2697 2705 2713 2721 2729 2737 2745	2562 2578 2586 2594 2602 2610 2618 2626 2634 2650 2658 2666 2674 2658 2666 2674 2690 2698 2706 2714 2722 2730 2718 2714	2563 2571 2595 2603 2611 2619 2627 2635 2645 2659 2667 2655 2683 2651 2659 2667 2675 2683 2691 2699 2707 2715 2723 2731 2739 2747	2564 2572 2580 2596 2594 2612 2620 2628 2634 2652 2644 2652 2664 2652 2664 2652 2664 2688 2676 2684 2692 2700 2708 2774 2774 2774 2774 2774	2565 2573 2581 2589 2597 2605 2613 2621 2629 2645 2645 2663 2661 2669 2677 2685 2693 2701 2709 2717 2725 2713 2714 2749	2566 2574 2582 2590 2598 2606 2614 2622 2638 2646 2654 2662 2670 2678 2686 2694 2710 2710 2718 2718 2718 2718 2718 2718	2567 2575 2583 2591 2599 2607 2615 2623 2631 2631 2655 2663 2647 2655 2663 2671 2679 2687 2695 2703 2711 2719 2727 2735 2743 2751	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	410 420 430 440 450 450 470 500 510 520 550 550 550 550 550 550 600 610 620 630 640 650 660 660 670	2816 2824 2832 2840 2848 2856 2864 2872 2880 28964 2912 2920 2924 2932 2934 2952 2968 2976 2984 2976 2984 2992 3000	2817 2825 2833 2841 2849 2857 2865 2913 2921 2929 2933 2961 2953 2969 2977 2985 2953 3001	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914 2922 2930 2938 2946 2954 2954 2954 2970 2978 2986 2994 3002	2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 28997 2915 2923 2931 2939 2947 2955 2955 2971 2979 2987 2975 3003	2820 2828 2836 2844 2852 2860 2868 2876 2908 2908 2916 2924 2932 2940 2948 2956 2956 2956 2956 2956 2956 2958 2996 3004	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2957 2973 2981 2989 2997 3005	2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2910 2918 2926 2934 2950 2958 2956 2958 2956 2974 2982 2990 2998 3006	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2905 2911 2919 2927 2935 2943 2951 2957 2957 2957 2975 2983 2991 2975
to to 5777 3071	5010 5020 5040 5050 5060 5070 5110 5120 5140 5140 5150 5160 5170 5220 5210 5220 5220 5220 5220 5220 5240 5220 5240 5250 5240 5250 5240 5250 5260 5240 5250 5260 5240 5250 5260 5270 5260 5270 5260 5270 5270 5300 5300 5300 5300 5300 5300 5300 53	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2672 2680 2688 2696 2704 2712 2720 2728 2736 2736 2744 2752	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2681 2689 2697 2705 2713 2721 2729 2737 2745 2753	2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2642 2650 2658 2658 2658 2658 2658 2658 2690 2698 2714 2722 2730 2738 2716 2754	2563 2571 2595 2603 2611 2619 2627 2635 2645 2645 2659 2667 2655 2683 2691 2699 2707 2715 2723 2731 2739 2747 2755	2564 2572 2580 2588 2596 2604 2612 2620 2628 2632 2652 2660 2668 2652 2662 2664 2652 2662 2664 2652 2700 2708 2716 2774 2774 2774 2774 2775	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2677 2685 2693 2701 2709 2717 2725 2733 2741 2749 2757	2566 2574 2582 2590 2598 2606 2614 2622 2630 2654 2654 2654 2654 2654 2654 2654 2654	2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663 2671 2679 2687 2695 2703 2711 2719 2727 2735 2743 2751 2759	55555555555555555555555555555555555555	410 420 430 440 450 440 470 500 510 520 530 550 550 550 550 550 550 600 610 620 630 640 650 660 670 700	2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2994 2912 2920 2928 2936 2934 2952 2968 2976 2984 2936 2936 2936 2936 2936 2936 2936 2936	2817 2825 2833 2841 2849 2857 2865 2973 2905 2913 2921 2929 2937 2945 2953 2961 2953 2967 2977 2985 2993 3001	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2938 2906 2914 2922 2930 2938 2946 2954 2954 2954 2954 2978 2986 2994 3002 3010	2819 2827 2835 2843 2851 2859 2867 2875 2875 2987 2915 2923 2931 2939 2947 2955 2963 2971 2979 2987 2995 3003 3011	2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 2948 2956 2954 2956 2954 2972 2980 2988 2996 3004 3012	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2955 2973 2981 2989 2997 3005 3013	2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2910 2918 2926 2934 2950 2958 2956 2958 2956 2974 2982 2990 2998 3006	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2919 2927 2935 2943 2951 2959 2959 2967 2975 2983 2991 2999 3007 3015
to to 5777 3071	5010 5020 5030 5040 5050 5070 5100 5120 5130 5130 5130 5140 5150 5170 5220 5220 5220 5220 5220 5220 5220 52	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2664 26704 2712 2720 2728 2704 2712 2720 2728 2736 2744 2752 2768	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2681 2689 2697 2705 2713 2721 2729 2773 2745 2753 2769	2562 2578 2586 2594 2602 2618 2626 2634 2642 2650 2658 2664 2642 2650 2658 2664 2682 2690 2690 2698 2714 2722 2730 2738 2746 2754 2754	2563 2571 2579 2587 2595 2603 2611 2619 2627 2643 2651 2659 2667 2675 2683 2651 2659 2667 2675 2683 2691 2699 2707 2715 2723 2731 2739 2747 2755 2763 2771	2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2644 2652 2664 2668 2668 2668 2668 2670 2700 2708 2716 2724 2732 2740 2748 2756 2774	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2665 2669 2667 2665 2677 2685 2701 2770 2717 2725 2733 2741 2749 2757 2765 2773	2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2654 2662 2662 2662 2662 2710 2718 2726 2714 2750 2758 2774	2567 2575 2583 2599 2607 2615 2623 2631 2639 2647 2653 2663 2671 2679 2687 2695 2703 2711 2719 27275 2735 2743 2751	55555555555555555555555555555555555555	410 420 430 440 440 450 460 470 500 510 550 550 550 550 550 550 550 55	2816 2824 2832 28840 2848 2856 2864 2912 2920 2928 2936 2936 2936 2944 2952 2936 2936 2936 2936 2936 2936 2936 293	2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2905 2913 2929 2937 2945 2953 2929 2937 2945 2953 2961 2969 2977 2985 3001 3009 3017 3025	2818 2826 2834 2842 2850 2858 2866 2874 2890 2898 2906 2914 2922 2930 2938 2946 2954 2954 2970 2978 2956 2970 2978 2986 29978 2986 2994 3002 3010 3018	2819 2827 2835 2843 2851 2859 2867 2875 2875 2883 2891 2899 2907 2915 2923 2939 2939 2947 2955 2963 2971 2979 2955 3003 3011 3019 3027	2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 2948 2956 2964 2972 2980 2988 29564 3004 3012 3020 3028	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2965 2973 2981 2989 2997 3005 3013 3029	2822 2830 2838 2846 2854 2854 2870 2878 2886 2894 2902 2910 2918 2926 2934 2942 2950 2958 2966 2974 2982 2990 2998 3006 3014 3022 3030	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2959 2967 2959 2967 2975 2983 2991 2999 3007 3015 3023 3031
to to 5777 3071	5010 5020 5030 5040 5050 5070 5100 5120 5130 5120 5130 5140 5150 5170 5220 5220 5220 5220 5220 5220 5220 52	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2672 2680 2688 2696 2704 2712 2720 2728 2736 2744 2752 2744 2752 2760 2768 2776	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2649 2657 2665 2673 2689 2697 2705 2713 2721 2729 2737 2745 2753 2753 2761 2769 2777	2562 2578 2586 2594 2602 2618 2626 2634 2650 2658 2654 2658 2654 2658 2674 2690 2698 2714 2722 2730 2738 2754 2754 2754 2778	2563 2571 2595 2603 2611 2619 2627 2635 2651 2659 2667 2675 2683 2651 2691 2691 2691 2691 2691 2705 2723 2731 2773 2731 2775 2747 2755 2763 2779	2564 2572 2580 2588 2596 2604 2612 2620 2628 2644 2652 2660 2668 2676 2684 2700 2716 2724 2730 2716 2724 2740 2748 2748 2756 2764 2756	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2665 2693 2701 2707 2705 2733 2741 2749 2757 2749 2757 2753 2741	2566 2574 2582 2590 2598 2602 2614 2622 2638 2646 2654 2654 2662 2670 2678 2686 2694 2702 2718 2726 2731 2758 2758 2758	2567 2575 2583 2591 2599 2607 2615 2623 2631 2631 2631 2655 2663 2647 2655 2663 2671 2655 2663 2671 2695 2703 2719 2727 2735 2743 2759 2759 2759 2759	55555555555555555555555555555555555555	410 420 430 440 440 450 460 470 500 510 520 530 550 550 550 550 550 550 600 610 6620 630 640 650 640 650 670 710 7720 730	2816 2824 2832 2840 2848 2856 2864 2912 2920 2928 2934 2932 2934 2952 2968 2976 2984 2995 2968 2976 2984 2995 29968 2976 2984 2995 29968 2000 2000 2000 2000 2000 2000 2000 20	2817 2825 2833 2841 2849 2857 2865 2913 2921 2925 2913 2921 2929 2937 2945 2953 2969 2977 2985 2969 2977 2985 3001 3009 3017 3025 3033	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914 2922 2930 2938 2946 2954 2954 2954 2954 2970 2978 2986 2994 3002 3010 3018 3026	2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2897 2915 2923 2931 2939 2947 2955 2955 2955 2971 2979 2957 3003 3011 3019 3027 3035	2820 2828 2836 2844 2852 2860 2868 2876 2884 2876 2900 2908 2916 2924 2940 2948 2956 2940 2948 2956 2956 2956 2956 2956 2956 2958 2996 3004 3012 3020 3028 3036	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2909 2917 2925 2933 2941 2949 2957 2957 2973 2981 2989 2997 3005 3013 3021 3023	2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2910 2918 2926 2934 2950 2958 2956 2974 2950 2974 2982 2990 2998 3006 3014 3022 3030 3038	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2905 2911 2919 2927 2935 2943 2951 2957 2957 2957 2975 2983 2991 2997 3007 3015 3023 3039
to to 5777 3071	5010 5020 5040 5050 5060 5070 5100 5120 5140 5140 5150 5160 5170 5220 5220 5220 5220 5220 5220 5220 52	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2648 2656 2664 2672 2680 2688 2696 2704 2712 2720 2728 2736 2776 2778 2752 2760 2768 2776	2561 2569 2577 2585 2593 2609 2617 2625 2633 2641 2649 2657 2665 2673 2681 2689 2697 2705 2713 2721 2729 2737 2745 2753 2761 2769 2777 2785	2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2650 2658 2658 2656 2674 2650 2658 2666 2674 2690 2698 2714 2722 2730 2738 2716 2754 2754 2776 2778	2563 2571 2595 2603 2611 2619 2627 2635 2645 2635 2659 2667 2655 2683 2651 2699 2707 2715 2723 2731 2739 2747 2755 2763 2771 2755	2564 2572 2580 2588 2596 2604 2612 2620 2628 2632 2652 2660 2668 2676 2684 2692 2700 2708 2716 2724 2772 2774 2774 2774 2774 2775 2764 2778	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2677 2685 2693 2701 2709 2717 2725 2733 2741 2749 2757 2773 2781 2789	2566 2574 2582 2590 2598 2606 2614 2622 2630 2654 2654 2654 2654 2654 2654 2654 2654	2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663 2671 2679 2687 2695 2703 2711 2719 2727 2735 2743 2751 2759 2767 2775 2775 2775	55555555555555555555555555555555555555	410 420 430 430 450 450 500 510 550 550 550 550 550 600 610 620 630 660 650 660 670 700 710 720 730 740	2816 2824 2832 2840 2848 2856 2864 2872 2880 2880 2904 2912 2920 2924 2932 2934 2952 2968 2976 2984 2995 2968 2976 2984 2992 3000 3008 3016 3023 3040	2817 2825 2833 2841 2849 2857 2865 2913 2921 2929 2937 2945 2953 2961 2953 2969 2977 2985 2993 3001 3009 3017 3025 3033 3041	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2994 2930 2914 2922 2930 2914 2922 2930 2954 2954 2954 2954 2978 2986 2994 3002 3010 3018 3026 30342	2819 2827 2835 2843 2851 2859 2867 2875 2875 2923 2931 2997 2915 2923 2931 2947 2955 2963 2971 2979 2987 2995 3003 3011 3019 3027 30343	2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2908 2916 2924 2932 2940 2948 2956 2956 2956 2956 2956 2956 3004 3012 3020 3028 3036	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2953 2973 2981 2989 2997 3005 3013 3021 3027 3045	2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2910 2918 2926 2934 2950 2958 2956 2958 2956 2974 2982 2990 2998 3006 3014 3022 3030 3038	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2919 2927 2935 2943 2951 2959 2957 2959 2957 2975 2983 2991 2999 3007 3015 3023 3031 3039
to to 5777 3071	5010 5020 5030 5040 5050 5060 5100 5120 5120 5130 5130 5130 5140 5150 5170 5220 5230 5240 5250 5220 5250 5260 5270 5330 5330 5330 5330 5330 5330	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2672 2680 2688 2696 2704 2712 2720 2728 2736 2774 2752 2760 2768 2776 2768 2776 2784 2776	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2625 2657 2655 2673 2665 2673 2665 2673 2689 2697 2705 2713 2729 2737 2745 2753 2761 2753 2761 2753 2761 2753 2761	2562 2570 2578 2586 2594 2602 2618 2626 2634 2642 2658 2666 2674 2658 2666 2674 2698 2706 2778 2722 2730 2738 2746 2754 2770 2778 2778 2786 22970	2563 2571 2595 2603 2611 2619 2627 2635 2643 2659 2667 2659 2667 2659 2667 2675 2683 2691 2699 2707 2715 27231 2739 2747 2755 2763 2771 2779 2785 2803	2564 2572 2580 2588 2596 2604 2612 2620 2628 2644 2652 2660 2668 2664 2662 2660 2668 2666 2668 2676 2700 2708 2716 2772 2774 2774 2774 2774 2775 2764 2776 2778 2776 2778	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2667 2665 2663 2701 2707 2717 2725 2733 2741 2749 2757 2765 2773 2781 2789 2797 2805	2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2662 2662 2662 2662 2662 2662	2567 2575 2583 2599 2607 2615 2623 2631 2639 2647 2655 2663 2671 2679 2665 2703 2711 2719 2727 2735 2743 2751 2759 2767 2775 2775 2775 2799 2807	555555555555555555555555555555555555555	410 420 430 440 440 450 500 510 520 530 550 550 550 550 550 550 600 610 620 630 640 650 650 650 670 7700 7700 7700 7730 7750 7750	2816 2824 2832 28840 2848 2856 2864 2912 2920 2928 2936 2994 2952 2938 2976 2954 2952 2960 2968 2976 2984 2995 2992 2960 2968 2976 3000 3008 3016 3024 3048 3056	2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2905 2913 2929 2937 2945 2929 2937 2945 2953 29291 2953 29291 2953 2993 3001 3009 3007 3025 3033 3041	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2914 2922 2930 2914 2922 2930 2938 2946 2954 2954 2954 2954 2954 2970 29786 2994 3002 3010 3018 3026 3034 3058	2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2995 2923 2931 2939 2947 2955 2963 2971 2975 2963 2977 2995 3003 3011 3019 3027 3035 3059	2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 2938 2956 2956 2964 2972 2988 2996 3004 3012 3020 3028 3036 3042 3052 3060	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2965 2973 2981 2989 2997 3005 3013 3021 3029 3037 3045 3051	2822 2830 2838 2846 2854 2854 2870 2878 2886 2894 2902 2910 2918 2926 2934 2926 2934 2950 2958 2966 2974 2980 2998 3006 3014 3022 3030 3038 3046 3054	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2919 2927 2935 2943 2959 2967 2959 2967 2959 2967 2975 2983 2991 2999 3007 3015 3023 3031 3039 3045 3055 3063
to to 5777 3071	5010 5020 5030 5040 5050 5060 5100 5120 5120 5130 5130 5130 5140 5150 5170 5220 5230 5240 5250 5220 5250 5260 5270 5330 5330 5330 5330 5330 5330	2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2672 2688 2656 2664 2712 2720 2728 2736 2774 2752 2760 2768 2776 2768 2776	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2625 2657 2655 2673 2665 2673 2665 2673 2689 2697 2705 2713 2729 2737 2745 2753 2761 2753 2761 2753 2761 2753 2761	2562 2570 2578 2586 2594 2602 2618 2626 2634 2642 2658 2666 2674 2658 2666 2674 2698 2706 2778 2722 2730 2738 2746 2754 2770 2778 2778 2786 22970	2563 2571 2595 2603 2611 2619 2627 2635 2643 2659 2667 2659 2667 2659 2667 2675 2683 2691 2699 2707 2715 27231 2739 2747 2755 2763 2771 2779 2785 2803	2564 2572 2580 2588 2596 2604 2612 2620 2628 2644 2652 2660 2668 2664 2662 2660 2668 2666 2668 2676 2700 2708 2716 2772 2774 2774 2774 2774 2775 2764 2776 2778 2776 2778	2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2667 2665 2663 2701 2707 2717 2725 2733 2741 2749 2757 2765 2773 2781 2789 2797 2805	2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2662 2662 2662 2662 2662 2662	2567 2575 2583 2599 2607 2615 2623 2631 2639 2647 2655 2663 2671 2679 2665 2703 2711 2719 2727 2735 2743 2751 2759 2767 2775 2775 2775 2799 2807	555555555555555555555555555555555555555	410 420 430 440 440 450 500 510 520 530 550 550 550 550 550 550 600 610 620 630 640 650 650 650 670 7700 7700 7700 7730 7750 7750	2816 2824 2832 28840 2848 2856 2864 2912 2920 2928 2936 2994 2952 2938 2976 2954 2952 2960 2968 2976 2984 2995 2992 2960 2968 2976 3000 3008 3016 3024 3048 3056	2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2905 2913 2929 2937 2945 2929 2937 2945 2953 29291 2953 29291 2953 2993 3001 3009 3007 3025 3033 3041	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2914 2922 2930 2914 2922 2930 2938 2946 2954 2954 2954 2954 2954 2970 29786 2994 3002 3010 3018 3026 3034 3058	2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2995 2923 2931 2933 2931 2939 2947 2955 2963 2971 2975 2963 2971 2975 3003 3011 3019 3027 3035 3059	2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 2938 2956 2954 2956 2954 2972 2980 2998 2996 3004 3012 3020 3028 3036 304 3052	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2965 2973 2981 2989 2997 3005 3013 3021 3029 3037 3045 3051	2822 2830 2838 2846 2854 2854 2870 2878 2886 2894 2902 2910 2918 2926 2934 2926 2934 2950 2958 2966 2974 2980 2998 3006 3014 3022 3030 3038 3046 3054	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2919 2927 2935 2943 2959 2967 2959 2967 2959 2967 2975 2983 2991 2999 3007 3015 3023 3031 3039 3045 3055 3063

A-5

Octal-Decimal Integer Conversion Table

	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7	1			
6000 6010 6020 6030 6040 6050 6060 6070	3080 3088 3096 3104 3112 3120	3073 3081 3089 3097 3105 3113 3121	3074 3082 3090 3098 3106 3114 3122	3075 3083 3091 3099 3107 3115 3123	3076 3084 3092 3100 3108 3116 3124	3077 3085 3093 3101 3109 3117 3125	3078 3086 3094 3102 3110 3118 3126		640 641 642 643 644 645 646 647	0 3336 0 3344 0 3352 0 3360 0 3368 0 3376	3337 3345 3353 3361 3369 3377	3330 3338 3346 3354 3362 3370 3378	3331 3339 3347 3355 3363 3371 3379 3387	3340 3348 3356 3364 3372 3380	3333 3341 3349 3357 3365 3373 3381	3334 3342 3350 3358 3366 3374 3382	3343 3351 3359 3367 3375 3383			I D	3072 to 3583 Decimal) ecimal
6110 6120 6130 6140 6150 6160	1	3145 3153 3161 3169 3177 3185	3146 3154 3162 3170 3178 3186	3147 3155 3163 3171 3179 3187	3148 3156 3164 3172 3180 3188	3149 3157 3165 3173 3181 3189	3150 3158 3166 3174 3182 3190	3151 3159 3167 3175 3183 3191	650 651 652 653 654 655 656 656	3400 3408 3416 3424 3432 3432 3440	3401 3409 3417 3425 3433 3441	3402 3410 3418 3426 3434 3442	3395 3403 3411 3419 3427 3435 3443 3451	3404 3412 3420 3428 3436 3444	3405 3413 3421 3429 3437 3445	3406 3414 3422 3430 3438 3446	3407 3415 3423 3431 3439 3447		20000 30000 40000 50000 60000 70000	0 - 12 0 - 12 0 - 16 0 - 20 0 - 20	8192 2288 6384 0480 4576
6220 6230 6240	3208 3216 3224 3232 3240 3248	3209 3217 3225 3233 3241 3249	3210 3218 3226 3234 3242 3250	3211 3219 3227 3235 3243	3212 3220 3228 3236 3244 3252	3213 3221 3229 3237 3245 3253	3222 3230 3238	3215 3223 3231 3239 3247 3255	660) 661 662 663 664 665 665 665	 3464 3472 3480 3488 3496 3504 	3465 3473 3481 3489 3497 3505	3466 3474 3482 3490 3498 3506	3459 3467 3475 3483 3491 3499 3507 3515	3468 3476 3484 3492 3500 3508	3469 3477 3485 3493 3501 3509	3502 3510	3471 3479 3487 3495 3503 3511				
	3272 3280 3288 3296	3281 3289 3297 3305 3313	3274 3282 3290 3298 3306 3314	3315	3276 3284 3292 3300 3308 3316	3277 3285 3293 3301 3309 3317	3286 3294 3302 3310 3318	3279 3287 3295 3303 3311 3319	6730 6740 6750 6760	3528 3536 3544 3552	3529 3537 3545 3553 3561 3569	3530 3538 3546 3554 3562 3570		3532 3540 3548 3556 3564 3572	3533 3541 3549 3557 3565 3573	3534 3542 3550 3558 3566 3574	3535 3543 3551 3559 3567 3575				
	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7				
7010	0 3584 3592 3600 3608 3616 3624 3632 3640	3585 3593 3601 3609 3617 3625 3633	3586 3594 3602 3610 3618 3626 3634	3587 3595 3603 3611 3619 3627 3635	3588 3596 3604 3612 3620 3628 3636	3589 3597 3605 3613 3621 3629 3637	3590 3598 3606 3614 3622 3630 3638	3591 3599 3607 3615 3623 3631 3639	1	3840 3848 3856 3864 3872 3880 3888	3841	3842 3850 3858 3866 3874 3882 3890	3843 3851 3859 3867 3875 3883 3891	3844 3852 3860 3868 3876	3845 3853 3861 3869 3877 3885 3893	3846 3854 3862 3870 3878 3886 3894	3847 3855 3863 3871 3879		7000 to 7777 (Octa		3584 to 4095 Decimal)
7010 7020 7030 7040 7050 7060 7070 7100 7110 7120 7130 7140 7150 7160	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681 3689 3697	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3682 3690 3698	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3683 3691 3699	3588 3596 3604 3612 3620 3628 3636 3644 3652 3660 3668 3676 3684 3672 3700	3589 3597 3605 3613 3621 3629 3637 3645 3665 3661 3669 3677 3685 3693 3701	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3670 3678 3686 3694 3702	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687 3695 3703	7410 7420 7430 7450 7460 7470 7510 7510 7520 7520 7520 7520 7520 7520 7520 752	3840 3848 3856 3864 3872 3880 3888	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937 3945 3953	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930 3938 3946 3954	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3947 3955	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940 3948 3956	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3957	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3942 3950 3958	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935 3943 3951 3959		to 7777		to 4095
7010 7020 7030 7040 7050 7060 7070 7110 7120 7120 7120 7140 7150 7160 7170 7200 7210 7220 7230 7230 7240 725 7260	3584 3592 3600 3608 3616 3624 3640 3648 3656 3664 3656 3664 3672 3688 3696	3585 3593 3601 3617 3625 3633 3641 3649 3657 3665 3673 3689 3687 3705 3713 3721 3729 3737 3745 3753 3761	3586 3594 3602 3610 3618 3626 3634 3662 3658 3662 3662 3662 3662 3662 3662 3662 366	3587 3595 3603 3611 3619 3627 3635 3643 3651 3653 3663 3663 3663 3663 3663 3707 3715 3723 3731 3739 3747 3755 3763	3588 3596 3604 3612 3620 3628 3636 3644 3652 3664 3668 3676 3708 3708 3716 3724 3732 3740 3776 3776	3589 3597 3605 3613 3621 3629 3637 3645 3665 3665 3665 3665 3665 3665 3701 3709 3717 3725 3733 3741 3749 3757 3757 3757	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3654 3662 3670 3678 3686 3694 3702 3710 3718 3726 3734 3742 3750 3758 3756	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3675 3687 3695 3703 3711 3719 3727 3735 3743 3751 3759 3767	7410 7420 7430 7450 7450 7510 7550 7550 7550 7550 7550 7550 75	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936 3934 3936	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3921 3921 3923 3945 3953 3953 3961 3969 3977 3985 3993 4001 4009 4017	3842 3850 3858 3866 3874 3882 3890 3998 3906 3914 3922 3930 3938 3946 3954 3954 3954 3954 3970 3978 3986 3994 4002 4010 4018	3843 3851 3859 3867 3875 3883 3891 3907 3915 3923 3937 3939 3947 3955 3963 3971 3979 3987 3987 3995 4003 4011 4019	3844 3852 3860 3868 3876 3884 3990 3908 3916 3924 3940 3948 3956 3964 3956 3964 3972 3980 3988 3996 4004 4012 4020	3845 3853 3861 3869 3877 3885 3893 3909 3917 3925 3933 3941 3949 3957 3965 3973 3981 3989 3997 3981 3989 3997 4005 4005	3846 3854 3862 3870 3870 3910 3918 3924 3942 3950 3942 3950 3958 3942 3956 3942 3990 3998 3990 3998 4006 4014 1022	3847 3855 3863 3871 3879 3887 3903 3911 3919 3927 3935 3943 3943 3943 3951 3943 3943 3943 3943 3943 3943 3943 394		to 7777		to 4095

OCTAL-DECIMAL FRACTION CONVERSION TABLE

CTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
. 000	.000000	. 100	. 125000	. 200	. 250000	. 300	.375000
.001	,001953	. 101	. 126953	. 201	. 251953	.301	. 376953
.002	. 0 03906	. 102	. 128906	. 202	. 253906	. 302	.378906
.003	.005859	. 103	. 130859	. 203	. 255859	. 303	.380859
.004	.007812	. 104	. 132812	.203			
	.009765	. 104			.257812	. 304	. 382812
.005			. 134765	. 205	. 259765	. 305	.384765
.006	.011718	. 106	.136718	. 206	.261718	. 306	.386718
.007	.013671	. 107	.138671	. 207	.263671	. 307	.388671
.010	.015625	. 110	. 140625	. 210	. 265625	.310	. 390625
.011	.017578	. 111	. 142578	.211	. 267578	.311	. 392578
.012	.019531	. 112	. 144531	.212	. 269531		
				1		.312	.394531
.013	.021484	. 113	. 146484	.213	. 271484	.313	.396484
.014	.023437	.114	. 148437	. 214	. 273437	.314	.398437
.015	.025390	. 115	, 150390	.215	. 275390	.315	.400390
.016	.027343	. 116	152343	. 216	. 277343	.316	.402343
.017	.029296	. 117	. 154296	. 217	. 279296	.317	.404296
						1	
.020	.031250	. 120	.156250	. 220	. 281250	. 320	.406250
.021	.033203	. 121	.158203	. 221	. 283203	.321	. 408203
.022	.035156	. 122	.160156	. 222	.285156	. 322	.410156
. 023	.037109	. 123	. 162109	. 223	.287109	. 323	. 412109
. 024	.039062	. 124	. 164062	. 224	. 289062	.324	.414062
	•					1	
.025	.041015	. 125	. 166015	. 225	. 291015	. 325	.416015
.026	.042968	. 126	. 167968	. 226	. 292968	. 326	.417968
. 027	.044921	. 127	.169921	. 227	. 294921	. 327	.419921
. 030	.046875	. 130	. 171875	. 230	. 296875	. 330	.421875
031	.048828	. 131	. 173828	.231	. 298828	.331	.423828
032	.050781	. 132	. 175781	.232	.300781	1	. 425781
					-	. 332	-
.033	.052734	. 133	. 177734	. 233	.302734	. 333	.427734
034	.054687	. 134	.179687	. 234	.304687	. 334	. 429687
035	.056640	. 135	. 181640	. 235	.306640	. 335	.431640
036	.058593	. 136	. 183593	. 236	.308593	. 336	. 433593
037	.060546	. 137	. 185546	. 237	.310546	.337	.435546
						1	
.040	.062500	. 140	. 187500	. 240	.312500	.340	.437500
,041	.064453	. 141	. 189453	.241	.314453	.341	.439453
.042	.066406	. 142	. 191406	. 242	,316406	. 342	.441406
043	.068359	. 143	. 193359	. 243	. 318359	.343	.443359
.044	.070312	. 144	. 195312	.244	.320312	. 344	.445312
.045	.072265	. 145	. 197265	.245	. 322265		
						. 345	.447265
046	.074218	. 146	.199218	.246	.324218	.346	.449218
047	.076171	. 147	. 201171	. 247	.326171	.347	.451171
050	.078125	. 150	. 203125	. 250	.328125	. 350	.453125
051	.080078	. 151	. 205078	. 251	. 330078	. 351	.455078
052	.082031	. 152	. 207031	. 252	.332031		
			•			.352	.457031
053	.083984	. 153	. 208984	. 253	.333984	. 353	. 458984
054	.085937	, 154	.210937	.254	.335937	.354	.460937
055	.087890	. 155	. 212890	. 255	.337890	. 355	.462890
056	.089843	. 156	.214843	. 256	.339843	. 356	.464843
057	.091796	. 157	.216796	.257	.341796	.357	.466796
				1			
060	.093750	. 160	.218750	.260	.343750	. 360	.468750
061	.095703	.161	. 220703	. 261	.345703	.361	.470703
062	.097656	. 162	. 222656	. 262	.347656	. 362	.472656
063	.099609	. 163	.224609	. 263	.349609	. 363	.474609
064	. 101562	. 164	. 226562	. 264	.351562	. 364	. 476562
065	. 103515	. 165	.228515	.265	.353515	. 365	.478515
066	. 105468	. 166	.230468	. 266	.355468	. 366	.480468
067	.107421	. 167	. 232421	.267	.357421	. 367	.482421
070	. 109375	. 170	. 234375	. 270	.359375	.370	.484375
071	. 111328	. 171	. 236328	.271	.361328	.371	. 486328
	and the second sec						
072	. 113281	. 172	. 238281	.272	.363281	.372	.488281
073	.115234	. 173	.240234	. 273	.365234	. 373	.490234
074	.117187	. 174	.242187	. 274	.367187	.374	. 492187
075	. 119140	. 175	.244140	. 275	.369140	.375	.494140
.076	. 121093	. 176	.246093	. 276	.371093	.376	.496093
.077	. 123046	.177		.277		1	
	140040		.248046		.373046	.377	.498046

Octal-Decimal Fraction Conversion Table

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
		- <u> </u> ,	-		.000488		
.000000	.000000	.000100	.000244	.000200	• • • • • • • •	.000300	.000732
.000001	.000003	.000101	.000247	.000201	.000492	.000301	.000736
.000002	.000007	.000102	.000251	.000202	.000495	.000302	.000740
.000003	.000011	.000103	.000255	.000203	.000499	.000303	.000743
.000004	.000015	.000104	.000259	.000204	.000503	.000304	.000747
.000005	.000019	.000105	.000263	.000205	.000507	.000305	.000751
.000006	.000022	.000106	.000267	.000206	.000511	.000306	.000755
.000007	.000026	.000107	.000270	.000207	.000514	.000307	.000759
				.000210			
.000010	.000030	,000110	.000274	-	.000518	.000310	.000762
.000011	.000034	.000111	.000278	.000211	.000522	.000311	.000766
.000012	.000038	.000112	.000282	.000212	.000526	.000312	.000770
.000013	.000041	.000113	.000286	.000213	.000530	.000313	.000774
.000014	.000045	.000114	.000289	.000214	.000534	.000314	.000778
.000015	.000049	.000115	.000293	.000215	.000537	.000315	.000782
.000016	.000053	.000116	.000297	.000216	.000541	.000316	.000785
.000017	.000057	.000117	.000301	.000217	.000545	.000317	.000789
				1		ľ.	
.000020	.000061	.000120	.000305	.000220	.000549	.000320	.000793
.000021	.000064	.000121	.000308	.000221	.000553	.000321	.000797
.000022	.000068	.000122	.000312	.000222	.000556	.000322	.000801
.000023	.000072	.000123	.000316	.000223	.000560	.000323	.000805
.000024	.000076	.000124	.000320	.000224	.000564	.000324	.000808
.000025	.000080	.000125	.000324	.000225	,000568	.000325	.000812
.000026	.000083	.000126	.000328	.000226	.000572	.000326	.000816
.000027	.000087	.000127	.000331	.000227	.000576	.000327	.000820
				.000230	.000579	.000330	.000823
.000030	.000091	.000130	.000335	i			
.000031	.000095	.000131	.000339	.000231	.000583	.000331	.000827
.000032	.000099	.000132	.000343	.000232	.000587	.000332	.000831
.000033	.000102	.000133	.000347	.000233	.000591	.000333	.000835
.000034	.000106	.000134	.000350	.000234	.000595	.000334	.000839
.000035	.000110	.000135	.000354	.000235	.000598	.000335	.000843
.000036	.000114	.000136	.000358	.000236	.000602	.000336	.000846
.000037	.000118	.000137	.000362	.000237	.000606	.000337	.000850
.000040	.000122	.000140	.000366	.000240	.000610	.000340	.000854
		.000140	.000370	.000240	.000614	.000341	.000858
.000041	.000125			1		1	
.000042	.000129	.000142	.000373	.000242	.000617	.000342	.000862
.000043	.000133	.000143	.000377	.000243	.000621	.000343	.000865
.000044	.000137	.000144	.000381	.000244	.000625	.000344	.000869
.000045	.000141	.000145	.000385	.000245	.000629	.000345	.000873
.000046	.000144	.000146	.000389	.000246	.000633	,000346	.000877
.000047	.000148	.000147	.000392	.000247	.000637	.000347	.000881
.000050	.000152	.000150	.000396	.000250	.000640	.000350	.000885
.000051	.000156	.000151	.000400	.000251	.000644	.000351	.000888
.000051	.000160	.000152	.000404	.000252	.000648	.000352	.000892
							.000896
.000053	.000164	.000153	.000408	.000253	.000652	.000353	
.000054	.000167	.000154	.000411	.000254	.000656	.000354	.000900
.000055	.000171	.000155	.000415	.000255	.000659	.000355	.000904
.000056	.000175	.000156	.000419	.000256	.000663	.000356	.000907
.000057	.000179	.000157	.000423	.000257	.000667	.000357	.000911
.000060	.000183	.000160	.000427	.000260	.000671	.000360	.000915
.000061	.000186	.000161	.000431	.000261	.000675	.000361	.000919
.000062	.000190	.000162	.000434	.000262	.000679	.000362	.000923
		.000162	.000438	.000263	.000682	.000363	.000926
.000063	.000194						
.000064	.000198	.000164	.000442	.000264	.000686	.000364	.000930
.000065	.000202	.000165	.000446	.000265	.000690	.000365	.000934
.000066	.000205	.000166	.000450	.000266	.000694	.000366	.000938
.000067	.000209	.000167	.000453	.000267	.000698	.000367	.000942
.000070	.000213	.000170	.000457	.000270	.000701	.000370	.000946
.000071	.000217	.000171	.000461	.000271	.000705	.000371	.000949
.000072	.000221	.000172	.000465	.000272	.000709	.000372	.000953
.000073	.000225	.000173	.000469	.000273	.000713	.000373	.000957
		.000174	.000483	.000273	.000717	.000374	.000961
.000074	.000228					- 4	
.000075	.000232	.000175	.000476	.000275	.000720	.000375	.000965
.000076	.000236	.000176	.000480	.000276	.000724	.000376	.000968
.000077	.000240	.000177	.000484	.000277	.000728	.000377	.000972

Octal-Decimal Fraction Conversion Table

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
.000400	.000976	.000500	.001220	.000600	.001464	.000700	.001708
.000401	.000980	.000501	.001224	.000601	.001468	.000701	.001712
.000402	.000984	.000502	.001228	.000602	.001472	.000702	.001716
.000403	.000988	.000503	.001232	.000603	.001476	.000703	.001720
.000404	.000991	.000504	.001235	.000604	.001480	.000704	.001724
.000405	.000995	.000505	.001239	.000605	.001483	.000705	.001728
.000406	.000999	.000506	.001243	.000606	.001487	.000706	.001731
.000407	.001003	.000507	.001247	.000607	.001491	.000707	.001735
.000410	.001007	.000510	.001251	.000610	.001495	.000710	.001739
.000411	.001010	.000511	.001255	.000611	.001499	.000711	.001743
.000411	.001014	.000512	.001258	.000612	.001502	.000712	.001747
.000412	.001018	.000513	.001262	.000613	.001506	.000713	.001750
.000413	.001022	.000514	.001266	.000614	.001510	.000714	.001754
		.000515	.001230	.000615	.001514	.000715	.001758
.000415	.001026			1		1	
.000416	.001029	.000516	.001274	.000616	.001518	.000716	.001762
.000417	.001033	.000517	.001277	.000617	.001522	.000717	.001766
.000420	.001037	.000520	.001281	.000620	.001525	.000720	.001770
.000421	.001041	.000521	.001285	.000621	.001529	.000721	.001773
.000422	.001045	.000522	.001289	.000622	.001533	.000722	.001777
.000423	.001049	.000523	.001293	.000623	.001537	.000723	.001781
.000424	.001052	.000524	.001296	.000624	.001541	.000724	.001785
.000425	.001056	.000525	.001300	.000625	.001544	.000725	.001789
.000426	.001060	.000526	.001304	.000626	.001548	.000726	.001792
.000427	.001064	.000527	.001308	.000627	.001552	.000727	.001796
.000430	.001068	.000530	.001312	.000630	.001556	.000730	.001800
.000431	.001071	.000531	.001316	.000631	.001560	.000731	.001804
.000432	.001075	.000532	.001319	.000632	.001564	.000732	.001808
.000433	.001079	.000533	.001323	.000633	.001567	.000733	.001811
.000434	.001083	.000534	.001327	.000634	.001571	.000734	.001815
.000435	.001087	.000535	.001331	.000635	.001575	.000735	.001819
.000436	.001091	.000536	.001335	.000636	.001579	.000736	.001823
.000437	.001094	.000537	.001338	.000637	.001583	.000737	.001827
					.001586	.000740	.001831
.000440	.001098	.000540	.001342	.000640	-		-
.000441	.001102	.000541	.001346	.000641	.001590	.000741	.001834
.000442	.001106	.000542	.001350	.000642	.001594	.000742	.001838
.000443	.001110	.000543	.001354	.000643	.001598	.000743	.001842
.000444	.001113	.000544	.001358	.000644	.001602	.000744	.001846
.000445	.001117	.000545	.001361	.000645	.001605	.000745	.001850
.000446	.001121	.000546	.001365	.000646	.001609	.000746	.001853
.000447	.001125	.000547	.001369	.000647	.001613	.000747	.001857
.000450	.001129	.000550	.001373	.000650	.001617	.000750	.001861
.000451	.001132	.000551	.001377	.000651	.001621	.000751	.001865
.000452	.001136	.000552	.001380	.000652	.001625	.000752	.001869
.000453	.001140	.000553	.001384	.000653	.001628	.000753	.001873
.000454	.001144	.000554	.001388	.000654	.001632	.000754	.001876
.000455	.001148	.000555	.001392	.000655	.001636	.000755	.001880
.000456	.001152	.000556	.001396	.000656	.001640	.000756	.001884
.000457	.001155	.000557	.001399	.000657	.001644	.000757	.001888
.000460	.001159	.000560	.001403	.000660	.001647	.000760	.001892
.000461	.001163	.000561	.001407	.000661	.001651	.000761	.001895
.000462	.001167	.000562	.001411	.000662	.001655	.000762	.001899
.000463	.001171	.000563	.001415	.000663	.001659	.000763	.001903
.000464	.001174	.000564	.001419	.000664	.001663	.000764	.001907
.000465	.001178	.000565	.001422	.000665	.001667	.000765	.001911
.000466	.001182	.000566	.001426	.000666	.001670	.000766	.001914
.000467	.001186	.000567	.001430	.000667	.001674	.000767	.001918
.000470	.001190	.000570	.001434	.000670	.001678	.000770	.001922
.000471	.001194	.000571	.001438	.000671	.001682	.000771	.001926
.000472	.001197	.000572	.001441	.000672	.001686	.000772	.001930
.000472	.001201	.000573	.001445	.000673	.001689	.000773	.001934
.000474	.001205	.000574	.001449	.000674	.001693	.000774	,001937
.000475	.001209	.000575	.001453	.000675	.001697	.000775	.001941
.000475	.001213	.000576	.001457	.000676	.001701	.000776	.001945
.000478	.001213	.000577	.001461	.000677	.001705	.000777	.001949

A-9

TWO'S COMPLEMENT ARITHMETIC

SDS computer systems hold negative numbers in memory in binary two's complement form. The two's complement of a binary number is formed by adding one to the one's complement (logical inverse) of the number. This convention allows the sign of a number to be used as an integral part of the number in all arithmetic operations and obviates the need for keeping track of a detached sign with computer logic.

In SDS systems, the sign bit is in the first bit position to the left of the most significant magnitude bit. Thus, if an SDS computer word was only 6 bits long instead of 24, some common decimal values would be represented in binary format as follows:

Decimal Number	Octal Equivalent	Complement Plus 1	Binary Equivalent
3	03	-	000 011
2	02	-	000 010
1	01	-	000 001
0	00	-	000 000
-1	(-)01	77	111 111
-2	(-)02	76	111 110
-3	(-)03	75	111 101
31	37	- 1	011 111
-31	(-)37	41	100 001

This table suggests the following algorithms:

- 1. To find the binary, two's complement of a negative decimal number:
 - a. Find the octal equivalent of the absolute of the number
 - b. Form the complement and add one
 - c. Express as a binary number.

The result is the binary, two's complement equivalent.

- 2. To find the decimal equivalent of a binary two's complement number:
 - a. Express as an octal number
 - b. Subtract one and form the complement
 - c. Find the decimal equivalent.
 - The negative of the result is the decimal equivalent.

The following examples show how two's complement numbers automatically yield the correct result when used arithmetically in the computer.

Decimal Number	Binary Equivalent
+ 20	010 100
- 03	<u>+ 111 101</u>
+17	$1010\ 011 = 21_8 = 17_{10}$
	Lost carry

Note that the carry out of the most significant (sign bit) position is lost. Nevertheless, the value remaining is the correct answer.

Decimal Number	Binary Equivalent
- 32	100 000
+ 24	011 000
-8	$111\ 000 = (-)10_8 = -8_{10}$

When performing additions or subtractions in the computer, carries out of the sign bit do not always signify a true overflow condition or cause the OVERFLOW indicator to be set. In an addition, it is impossible to produce an overflow if the signs of the operands are unlike. The computer sets the OVERFLOW indicator in an addition only when the signs of the two operands are the same, but the sign of the result is opposite. In a subtraction, which in the computer is accomplished by forming the two's complement of the subtrahend and then adding to the minuend, the test for overflow is similar to that for addition. That is, overflow occurs when both numbers have the same sign after the subtrahend has been complemented but the sign of the result is opposite.

DATA MULTIPLEXING SYSTEM

The standard I/O systems provided with the SDS 930 Computer provide for operation with all standard SDS peripheral equipments and for high-performance special devices. The Data Multiplexing System provides an alternate I/O system that is of particular use in dealing with multiple source of data and for systems which may have very high data rates (see Figure A-1).

The SDS 930 Computer has essentially two major paths along which I/O data can flow to and from memory. The first path is the same that is used by the main frame itself. The PIN/ POT operations use the first path. All Time-Multiplexed Communication Channels also use this path. In addition to this path, which is primarily under the control of the main frame, there is an optional second path that is completely under the control of the units attached to it. The second path has priority over the first for access to memory. This path is made available with the installation of the Multiple Access to Memory Feature.

MULTIPLE ACCESS TO MEMORY FEATURE (MAM)

The Multiple Access feature provides the necessary modules on both main frame and memory to permit memories to be accessed via the second path. A word can be transferred over the path in either direction in one cycle. If the computer is equipped with two or more memories and the main frame is communicating with one memory while some other device is using the second path to another memory, then there is no interference with computation. If both the main frame and an I/O device using the second path address the same memory, the second path has priority; the program loses one cycle while the second path transmits.

The Multiple Access feature is required for the attachment of Direct Access Communication Channels (DACC), Data Multiplex Channels (DMC), or Memory Interface Connections (MIC). These devices all incorporate a priority scheme for determining the assignment of the second path. (See Figure A-1.) Only four DACCs can be attached to one computer system; Memory Interface Connections, and Data Multiplex Channels, however, are unlimited in number.

A practically unlimited number of MICs in addition to the four DACCs and the Data Multiplexing System (DMS) can be attached to a computer system. Each MIC has the necessary priority control to operate with other MICs and DACCs and the DMS. Both MICs and DACCs can be arranged so as to produce any required configuration of priorities.

DATA MULTIPLEXING BASIC ELEMENTS

A Data Multiplexing System consists of two basic elements:

1. The Data Multiplex Channel (DMC) for communicating with several data sources/destinations and for synchronizing I/O operations with memory, MICs, DACCs, and other DMCs. 2. One or more Data Subchannels (DSC) for interfacing between peripheral devices and systems and the DMC.

Data Multiplex Channel (DMC)

The Data Multiplex Channel is the basic unit for the Data Multiplexing System. It connects to the second path to memory via the Multiple Access to Memory feature. A DMC consists of 24-bit register and control logic. All addresses and data are transmitted between the DMC and subchannels via a bus system. The data and address are connected to memory via the MAM only when a transfer is to be made. All program control required for a given I/O operation operates directly on the individual subchannel, not the DMC.

The DMC is equipped with an internal interlace feature. This feature allows a subchannel to specify the address of a word in memory where the data address and count are to be found. When operating with internal interlace, the subchannel supplies the <u>address of its interlace</u> word instead of the actual data address. The DMC reads out the interlace word, increments the address portion, decrements the count, restores the word and then accepts the data from or transmits the data to the subchannel. The DMC also supplies a signal to the subchannel if the decremented count is zero.

The format of the internal interlace word or word pair is as shown:

	WORD CO	UNT			DA	TA A	DDRESS	
0		+	9	+		+		 23

The 9-bit word count allows for block lengths to 512 words. With the 930, transmissions using internal interlace require 3 cycles per word.

The DMC also provides for automatic memory incrementing. The counting capability of the DMC register is such that the entire 24-bit register or either the upper 12 bits or the lower 12 bits may be incremented. When such a memory increment operation is to be performed, the subchannel signals the DMC with a special increment line and supplies the address. The DMC reads out the word, increments it and then restores. If the word was zero after the incrementing, the DMC signals the subchannel which may then interrupt the program. The maximum incrementing rate is 1 count every 2 cycles. Parity generation and detection are available.

Data Subchannels (DSC-N)

There are a number of subchannels which can be attached to the DMC. A full word, 24 bits plus parity, is available for the 930. Words (24 bits) are assembled in two 12-bit characters. Subchannels can control and generate program interrupts but do not include the interrupt levels themselves. The signals must be routed to optional interrupt levels if the interrupt features are to be used.




Figure A-1. SDS 930 Overall Computer Configuration

The subchannels use a priority scheme to determine which may transmit to the DMC at any given time. This is similar to the scheme used by the MICs, DMCs, and in transmitting to memory. Up to 128 DSCs can be connected to a DMC. A DSC can use the internal interlace feature of the DMC to control its transmission or it can be equipped with an external interlace (EIN).

A DSC using internal interlace has two words assigned to it. These two words are adjacent even/odd locations and are fixed for a given subchannel. The program can select either the even or odd location. If the even location is selected, the subchannel will automatically switch to the odd location when the count field of the even word is zero. The program can also select whether or not the subchannel will switch back to the even word when the count field of the odd word is zero. The subchannel will generate an interrupt signal when the count field of either word reaches zero. Transmission termination occurs when the odd word's count equals zero if the subchannel does not switch back to the even word.

The two-word internal interlace allows a subchannel to handle continuous data by alternately working from one memory area or another. By allowing the subchannel to switch automatically from one interlace word to the other, the program is relieved of the necessity for making real-time responses to the zero count condition. Using first the even then the odd interlace word allows maximum word count of 1024 for a pair of interlace words.

CHARACTER SUBCHANNEL (DSC-I)

The DSC-I contains a 12-bit data register that can assemble and disassemble two 6-bit characters, and transmit one or two 6-bit characters or one 12-bit character. It checks and generates the parity of characters to enable it to couple with standard SDS peripherals. The DSC-I has a unit address register. For the 9300, it can be used for multiple typewriters or other character-oriented devices. However, it only uses 12 bits of the full 24-bit word.

The subchannel can operate with either internal or external interlace. It has one mode of output and two modes of input. During output, it transmits until the odd internal interlace word count is zero and then terminates if interlace cycling is not requested. The output can also be terminated if the device sends an END signal to the channel. This END signal may cause the DSC-I to generate an interrupt to the program.

Input, like output, can always be terminated due to an external END signal. The program can also specify if the DSC is to terminate and disconnect on zero count or disconnect only on the END signal. In either case, however, all transmission to memory is terminated after the odd interlace count reaches zero if interlace cycling is not requested.

FULL-WORD SUBCHANNEL (DSC-II)

The DSC-II is a general purpose subchannel designed to allow communication with word-oriented input/output units such as analog-digital and digital-analog converters. It contains no storage for data. The external device must be capable of holding the data during the transmission to/from the DMC. (An A-to-D converter would have such capability). Like the DSC-I, the DSC-II can operate with either internal or external interlace. Its operation in this respect is identical to that of the DSC-I. The DSC-II also contains control logic to facilitate memory increment operations in conjunction with the DMC.

EXTERNAL INTERLACE

The external interlace (EIN) can be attached to the DSC to control the transmission of its data to/from memory. The EIN consists of a 15-bit address register and a 9-bit count register. These registers are loaded automatically when the subchannel is activated, the information coming from the internal interlace memory locations. Once the EIN is set up, it will control the transmissions of the DSC at a maximum rate of 1 word per memory cycle. After each word is transmitted, the EIN increments its address register and decrements its count. When the count equals zero, the EIN signals the DSC, which can then generate a program interrupt and/or notify the external device. Transmission normally terminates on zero count. Sequencing of interlace words is identical to the sequence of operation performed for internal interlace, except that only two memory cycles are used for interlace word processing. The first is to access the interlace word initially; the second is to restore the interlace word when the count reaches zero.

PROGRAM CONTROL OF DATA SUBCHANNELS

Transmission of data between a DSC and computer memory is controlled by two 24-bit interlace control words unique to the DSC and wired into fixed adjacent locations in memory. During a transmission the DMC/DSC uses the two interlace control words for determination of transmission address and record length.

The DSCs are numbered from 0 to 0376 in even octal numbers; this permits a maximum of 128 subchannels. The memory locations of the interlace control word pairs associated with the DSCs are numbered X0000, X0001 for DSC-0, X0002, X0003 for DSC-2... X0376, X0377 for DSC-376. DSC-I numbering need not be contiguous, but DSC-II's are configured one or two in a module and are numbered with adjacent numbers. If a system contains multiple DSC-II modules (each with 1 or 2 subchannels), the module numbering need not be contiguous; 4, 0 and 0224, 0220 and 0314 is a typical possibility for five DSC-II subchannels. Transmissions to and from the DSC and memory may be under internal interlace control or, when so equipped, under external interlace control.

INTERNAL INTERLACE

During an internal interlace transmission, the DMC controls the interlacing operation in the following order:

1. Access Interlace Word

The DMC accesses the interlace word assigned to the requesting subchannel.

2. Process Interlace Word

The DMC increments the 15-bit address portion of the word and decrements the 9-bit word count.

3. Test for Zero and Set Indicator

Next, the DMC tests the word count for zero and if it is zero, sets an indicator in the pertinent DSC.

4. <u>Restore</u>

The DMC then places the new word count/address values back into memory using the assigned address of requesting subchannel.

5. Access/Store as Requested

The DMC accesses or stores the transmitted word as requested using the incremental address (see above).

6. Stop or Continue

The DSC checks its zero count indicator and

- a. if zero and working on the even interlace word, the DSC continues operation using the odd interlace word,
- b. if zero, working on the odd interlace word and the cycle bit is set, the DSC continues using the even interlace word,
- c. if zero, working on the odd interlace word and the cycle bit is reset, the DSC terminates the operation on a DSC-II or responds as required by the function control on a DSC-I.
- d. if not zero, the DSC returns operation to the DMC to continue at 1 (above).

Note that the first address used is the "address specified plus one" and the first word count is the "word count specified minus one". In particular, an initial word count of zero causes a 512-word block to be transmitted.

EXTERNAL I NTERLACE


During transmissions utilizing external interlace control, the interlacing operation proceeds as described above except that when the DSC is activated, the DSC with external interlace (EIN) requests the DMC to access the desired interlace control word. The interlace control word is sent to the EIN. Thereafter, data transmissions to and from the DSC to memory utilize the interlace address and word count supplied by the EIN.

Data transmissions using the EIN require only one cycle while those data transmissions using internal interlace require three cycles. Should a transmission result in the EIN detecting a zero word count condition, the DSC-EIN will restore the external interlace word and will proceed according to 6 (above). Any termination of a DSC operation prior to zero word count due to any externally derived halt signal also causes a restoring of the EIN interlace control word.

DSC PROGRAMMING

An EOM, POT sequence selects, alerts, and controls the subchannel; an EOM, SKS sequence selects and tests the status and conditions of the subchannel.

The EOM has the form:



and is referred to as the "select EOM".

Bit positions 16-23 contain the DSC number being alerted; these numbers are the even numbers from 0 to 0376 for the DSC and the C field (bits 13, 14) specifies one of three modes to which the DSC is alerted. When followed by a POT instruction, the modes have the following meaning:

Effect

<u>C</u>

00

01

10

The subchannel decodes the lower 12 bits (12–23) of the "POTted" word as the lower 12 bits of a buffer control mode EOM.

For DSC-I, this will select a device with the unit address field, set the character/word count, specify binary or BCD format, forward or reverse, and leader or no leader.

For DSC-II, the 12 bits activate the subchannel and select the proper unit (if more than one is attached to the DSC).


The subchannel decodes the lower 12 bits of the "POTted" word as the lower 12 bits of an input/ output control mode EOM. If bits 18 through 23 are zero, the "POTted" word addresses the selected DSC.

For DSC-I, these bits perform such functions as rewind tape, space paper, etc.

For DSC-II, these bits perform such functions as required by the selected device attached to the DSC.


The subchannel decodes the lower 12 bits of the "POTted" word for controlling the interlace and interrupts. The control type EOM should precede the buffer control EOM.

For DSC-I the form is:



FC is a 2-bit function code similar to the TMCC/ DACC terminal function codes. The remaining bits function as described below for DSC-II.

For DSC-II, the form is:



Bit Position

20

21

Function

A 1 in the ZWC bit arms the Zero Word Count interrupt.

A 1 in the EOR bit arms the End-of-Record interrupt for this channel.

Bit	
Position	Function

- 22 A 1 in the CY bit (cycle) sets the cycle mode such that the interlace will switch from the odd word back to the even word at the zeroing of the odd word count. If ZWC and CY are set, a zero count interrupt is generated each time the interlace switches (to either word – even or odd). If CY is set to 0, the interlace will not proceed after the count of the odd word is zero; and a zero count interrupt occurs only when the count of the odd word is zero.
- 23 A 0 in the E/O bit selects the even interlace word as the first insterlace word in a transmission; note that when starting on the even word, the interlace always switches to the odd word for further control when the even word count goes to zero. A 1 in E/O sets the odd interlace word as the first interlace word in a transmission; the interlace ceases control when the odd word count reaches zero unless the C bit is set to cycle.

TERMINATING DSC INPUT/OUTPUT

Once the cycle bit has been set, the interlace continues to cycle back and forth between the even/odd interlace words. An EOM, POT sequence is used to terminate the cycle. The EOM is:

0		EC	ЭМ	7	1	0		DSC	
0	2	3	8	9 1	112 14	4 15	5 16		23

The lower 12 bits of the "POTted" word must be:

0	2	. 0	0
12			23

The interlace terminates the next time the count reaches zero in the odd interlace word.

For example, to terminate the cycle on DSC 4, use the following sequence:

EOM 071004

POT 010000

010000 00000200

The SKS to test subchannels has the form:

Γ	0	Sł	<s< th=""><th></th><th>7</th><th></th><th></th><th>TES</th><th>Т</th><th>0</th><th></th><th>UNIT</th><th></th></s<>		7			TES	Т	0		UNIT	
0		3		8	9	11	12		16	517	18		23

A select EOM with C equal to zero (C = 0) permits the SKS to be directed to the subchannel or to the device attached to it. The UNIT field specifies the device to be tested; the TEST field is defined for the particular device. When testing the subchannel, the UNIT field is set to 00. The TEST field contains the same testing format as SKS for testing a TMCC.

For example, to test DSC 4 for error, use the following sequence:

EOM 070004

SKS 071000

MEMORY INTERFACE CONNECTION

Once a computer is equipped with a multiple access to memory feature, one or more memory interface connections (MIC) can be attached. The MIC is a general interface between the computer and the outside world that allows special devices to be connected to the computer. The MIC converts between the 4-volt logic levels used in the computer and the 8 volts used outside. It preserves the integrity of the memory by generating the parity of incoming data words. It will also check the parity of words read from memory to indicate memory failures. If incoming data is supplied with parity, the MIC will check for odd parity as it generates the internal memory parity and respond with a signal that indicates if the transmission was correct. The device that is connected to the MIC must store both the data and the address until the transmission to/from memory is completed.

AUTOMATIC POWER FAIL-SAFE SYSTEM

The computer core memory holds its information with all power removed, but information in the computer registers is destroyed by loss of power. Upon failure of main power to the computer, this system provides that the contents of all registers and other volatile information are automatically stored in core memory; also, further writing into core storage is inhibited during the decay period of the computer dc power supply outputs. Erroneous memory control is prevented during power-off and power-on operations. Power-off/-on interrupt routines permit proper resumption of a program, automatically, after power is restored. This solid-state system consists of ac power-sensing and memorysequencing circuitry, two high-priority interrupt channels, and a "shut-down/start-up" programming sequence.

The SKIP IF SIGNAL NOT SET (SKS) instruction is an aid in programming this option. Its address is 024000. If the OFF interrupt (37) has just occurred, the computer executes the next instruction in sequence (does not skip).

MEMORY PARITY INTERRUPTS

SDS computers incorporate an extensive memory parity checking system. The inclusion of parity generation and checking circuitry assures the integrity of data and instructions transferred among the memory, the central processing unit, and input/output channels.

In normal operation a switch on the computer console specifies the action to be performed by the computer when a memory parity error is detected. Two actions are available: the computer halts with the parity indicator lighted; or the computer ignores the parity error and proceeds with the program.

In many real-time applications it is desirable to keep the computer running when a parity error is detected. Also, the program must be notified of the error without stopping computation. An optional feature provides this capability by means of two levels of enabled interrupts. One interrupt level is associated with the central processor; the other interrupt level with the Direct Access Communication Channels and the Data Multiplexing System. Memory parity errors detected from these two sources produce a priority interrupt associated with the cause. The processing routine associated with the interrupt can then take appropriate action, such as reinitiate the failed operation, notify the operator, or enter a diagnostic routine. Such action allows memory parity errors to be recognized and handled properly without hindering the computer's performance of real-time or on-line calculations.

REAL-TIME CLOCK

The Real-Time Clock (RTC) provides a flexible time-orientation system for the SDS 930 Computer. It derives time pulses from the 60-cycle computer power supply. These pulses are then used to produce a timing mark every 16.67 milliseconds, or optionally every 8.33 milliseconds. The Real-Time Clock can also accept timing marks from a customer-supplied input, thereby allowing time measurement to any required resolution for special applications. These timing marks are supplied at standard SDS logic levels to the computer's RTC circuitry.

The timing marks are then used by the computer and its interrupt system to provide either an elapsed-time counter or a continuously incrementing time counter depending on the needs of the customer. The RTC operates in either mode depending only on the computer's stored program.

Location	Туре	Computer	Description
074	Normal	930	CLOCK SYNC
075	Single Instruction	930	CLOCK PULSE

The Clock Pulse and Clock Sync interrupts function together to provide elapsed-time, event counter, or time-of-day clocks.

The Clock Pulse interrupt is a single-instruction interrupt. (Note: See Single Instruction Interrupts in Section 3.) An MIN instruction is usually placed in the Clock Pulse interrupt location. When MIN is used as a single-instruction interrupt subroutine, it causes the contents of the effective address to be incremented by one. Furthermore, if the new (incremented) contents of the effective address is 0000, a Clock Sync interrupt is generated. The Clock Sync interrupt can be generated in no other way.

ELAPSED-TIME CLOCK

The elapsed-time clock times the length of a program or subroutine, or initiates or discontinues processing at programdetermined time intervals. An arbitrary memory location is reserved as a counter. When initialized, this cell contains the 2's complement of the number of time intervals to be counted. The Clock Pulse interrupt location contains an SKR instruction.

Each Clock Pulse interrupt results in decrementing the clock count by one. When the count is finished, an interrupt to the Clock Sync location occurs. A supervisory or other appropriate control program can then be entered to perform the customerdesired operation.

CONTINUOUSLY INCREMENTING CLOCK

The continuously incrementing clock maintains "time-of-day" for the computer. One memory location serves to count the timing marks. In this case, the Clock Pulse is used to increment this location. (The Clock Pulse interrupt location contains an MIN instruction.) A simple, straightforward subroutine can be entered to reconstruct the exact time-of-day from this twenty-four bit count.

ARM/DISARM

The Clock Pulse interrupt can be armed and disarmed with these instructions.

EOM Effective Address	Action
20200	Disarm Clock Pulse Interrupt
20100	Arm Clock Pulse Interrupt

The Clock Sync interrupt is always armed.

PROGRAMMED OPERATOR INSTRUCTIONS

The SDS Programmed Operator enables a programmer to code a subroutine call with a single instruction, just as if the subroutine were an actual machine instruction. Other computers usually perform standard subroutine calls by executing a transfer to the starting location of the subroutine and, at the same time, preserving a return address. This procedure requires an operation code (indicating a transfer) and an operand address (indicating the starting address of the subroutine). If the subroutine should require an additional operand, as in a floating point add subroutine, for example, the calling sequence must be longer to accommodate the specification of the operand.

The SDS Programmed Operator (abbreviated POP) uses the operation code to indicate the transfer address. When the computer detects a "one" in bit position 2 of an instruction, bit positions 2 through 8 are not interpreted as a normal instruction, but instead, are treated as an address to which the computer transfers control. Thus the operand address field is free to designate an address for use by the subroutine. There are 64 (decimal) locations $[(100)_8$ through $(177)_8]$ to which a transfer may occur. These 64 locations constitute a linkage table; they normally contain appropriate unconditional transfer instructions (BRU) to maintain the communication link between the POP code and the subroutine being called by it.

The location from which the transfer is made, at the time the computer detects the POP code (that is, the contents of the P Register), is preserved in location 0. Thus the normal BRR instruction may be used to leave the POP subroutine and return to the main program. Also, the state of the overflow toggle is preserved in the sign bit position of location 0 and the overflow toggle is immediately reset.

To allow access to the operand in the main program by the POP subroutine, bit position 9 (the indirect address bit) is unconditionally set to "one". In this manner, when the subroutine refers indirectly to location 0, the indirect addressing is perpetuated one more level, thereby enabling the subroutine to gain access to the operand in the main program. (See the Programmed Operator Example for further explanation.) By judicious use of the programmed operator principle, a one-toone correspondence may be maintained between SDS 930 instructions and SDS 925 instructions. For example, XMA is a 930 machine instruction; its function may be simulated on the SDS 925 by a subroutine, and this subroutine may be called by means of a programmed operator. Thus, the main program requires the same number of instructions for either the SDS 925 or 930.

Another advantage of the programmed operator is the ability to change the arithmetic mode of a program without recoding the arithmetic portions of the program. For example, if the programmer codes all arithmetic instructions as programmed operators, he could simply change the arithmetic subroutine package and, hence, the arithmetic mode of the main program.

The following operations take place when the computer detects a programmed operator:

1.	$(P) \longrightarrow (\mathbf{G}_{10-23})$;	save PRegister for return address
2.	$1 \longrightarrow (\mathbf{O}_{9})$;	insert indirect address bit
3.	$(O_{f}) \longrightarrow (O_{O})$;	preserve status of overflow toggle
4.	$(C)_{2-8} \longrightarrow (P)$;	branch to location indicated in POP code

A library of programmed operator subroutines is available to greatly extend the SDS 930 instruction list. A list of these subroutines is given in this appendix. Each subroutine is specified by a unique mnemonic code and represents an available instruction which may be used directly in preparing 930 programs. Up to 64 of these programmed operator instructions may be used to prepare any one program.

The program loading system automatically organizes the interconnection between the programmed operator instructions and the corresponding subroutines. Each programmed operator instruction mnemonic code is converted on input to an instruction code of 100g to 177g. A memory location from 100g through 177g corresponding to each assigned instruction code is loaded with an unconditional branch to the corresponding subroutine.

Location	Instruction	Effective Address	Contents of Effective Address	Location 0	0 _f	A Register	B Register
01342	1 XMP 02163	02163	00000012		Set	00000144	01234567
00140	0 BRU 00300			40041342	Reset		
00300	0 STB 00305						
00301	0 MUL* 00000	02163	00000012			00000000	00003720
00302	0 LSH 00027					00001750	00000000
00303	0 LDB 00305	00305	01234567			00001750	01234567
00304	0 BRR 00000				Set		
01343	Continue in main	program					

SDS 930 PROGRAMMED OPERATOR EXAMPLE

Explanation: XMP is a programmed operator that produces the integer product of the integer in the A Register and the integer contained in the effective address. Overflow is set if the integer product exceeds the capacity of a single register. The contents of the B and X Registers are unaffected by this "instruction". In this example, XMP is POP code 140.

SDS 930 STANDARD PROGRAMMED OPERATOR INSTRUCTIONS

N	Inemonic	Description	Mnemonic	Description
	LOG	Logarithm of A, single-precision, fixed-point	FLM	Floating multiply, double-precision
	LGF	Logarithm of A, floating-point	FSM	Floating multiply, single-precision
	EXP	Exponential of A, single-precision, fixed-point	FLD	Floating divide, double-precision
	EXF	Exponential of A, floating-point	FSD	Floating divide, single-precision
	ATN	Arctangent of A, single-precision, fixed-point	FLN	Floating negate, double-precision
	ATD	Arctangent of A, double-precision, fixed-point	FSN	Floating negate, single-precision
	ATF	Arctangent of A, floating-point	FSQ	Floating square root, double-precision
	SIN	Sine of A, single-precision, fixed-point	SQR	Square root, single-precision, fixed-point
	SND	Sine of A, double-precision, fixed-point	FFF	Fixed-floating format conversion
	SNF	Sine of A, floating-point	LTP	Load, triple-precision
	COS	Cosine of A, single-precision, fixed-point	LQP	Load, quadruple-precision
	CSD	Cosine of A, double-precision, fixed-point	STP	Store, triple-precision
	CSF	Cosine of A, floating-point	STQ	Store, quadruple-precision
	DPA	Double-precision add	BDD	Binary to decimal conversion,
	DPS	Double-precision subtract	DEC	double-precision, fixed-point
	DPM	Double-precision multiply	BFS	Binary to decimal conversion, single-precision, floating-point
	DPD	Double-precision divide	BDF	Binary to decimal conversion,
	DPN	Double-precision negate		double-precision, floating-point
	DSQ	Double-precision square root	DBD	Decimal to binary conversion, double-precision, fixed-point
	LDP	Load double-precision	DFS	Decimal to binary conversion,
	STD	Store double-precision		single-precision, floating-point
	FLA	Floating add, double-precision	DBF	Decimal to binary conversion, double-precision, floating-point
	FSA	Floating add, single-precision	BID	Binary to decimal conversion,
	FLS	Floating subtract, double-precision		single-precision, fixed-point
	FSS	Floating subtract, single-precision	DIB	Decimal to binary conversion, single-precision, fixed-point

CHANNEL MEMORY ACCESS PRIORITY

During each memory cycle the control unit interrogates each channel to determine if it needs access to memory. If only one channel requires memory access, the control unit permits the channel to proceed immediately. If more than one channel requires memory access, the determination of which one proceeds first is on the basis of a fixed and a variable priority. The fixed priority is in the order: Direct Access Channel, Time-Multiplexed Channel, and Central Processor. Time-Multiplexed Channels have fixed priority in the order: D, C, Y, and W. Direct Access Channels have variable priority that is normally determined by comparison of the Word Assembly Register in each channel. The channel whose Word Assembly Register has the fewest number of characters remaining to be filled is selected for memory access. For example, if the Word Assembly Register in Channel E has one character position unfilled and the Word Assembly Register in Channel F has three character positions unfilled, Channel E is selected. Thus, each channel increases its priority level as each character is read into the Word Assembly Register. If the contents of the register in two or more channels are equal in characters to be filled and no other channel in the set has fewer characters to be filled, priority is determined in sequence, with Channel E having top priority.

Note that the number of characters to be placed in the Word Assembly Register at any time is dependent on the characters per word count specified for the transmission. Consider, for example, that in Channel E the character count is three characters per word and in Channel F the character count is four characters per word. If both Channel F and Channel E need access to memory simultaneously, and if both have two characters filled in their respective Word Assembly Registers, then Channel E gets first memory access since it has only one character place to be filled.

DIVISION INSTRUCTION

During execution of the DIVIDE (DIV) instruction, the contents of the A, B Registers taken as a double-precision number are divided by the single-precision contents of the effective address. If the numerator is a single-precision number, the program should clear the B Register prior to executing the DIV, or erroneous results may occur. Although a double-length numerator is used, DIV is a single-precision operation; it should not be confused with a double-precision divide operation that uses a double-length denominator and produces a double-length quotient.

After the execution of DIV, the single-precision quotient replaces the contents of the A Register, and the remaining portion of the numerator that has not been divided (undivided remainder) replaces the contents of the B Register. The quotient is signed in accordance with algebraic convention, that is, positive if numerator and denominator signs are alike, but negative otherwise. However, DIV generates only 23 magnitude bits and, if the magnitude of the quotient is so small as to require more than 23 bits to resolve, DIV may produce a zero quotient regardless of the required sign; but the remainder reflects the undivided portion of the original numerator. The binary scaling of the quotient is equal to the numerator scale factor minus the denominator scale factor.

The undivided remainder replaces the contents of the B Register and has the same sign as the original numerator. It is scaled, in B, at numerator scaling minus 23. By definition, the undivided remainder is that quantity which must be added to the product of the denominator and the quotient to produce the original numerator. The results of the DIV instruction are consistent with definition. It should be noted that the program must shift the remainder right 23 places before adding it to the product of denominator and quotient to maintain proper scaling. Overflow is possible and the computer sets the Overflow Indicator if:

a)	$(A, B)/(M) \ge 1$
b)	(A, B)/(M) < -1

or

EXAMPLE:

Let	(A, B)	=	58.75B30
	(M)	=	10B8
Binary scaling of the	quotient	=	30 - 8 = 22
Binary scaling of the	remainder	=	30 - 23 = 7

Complete quotient should be 5.875

With the binary scale point at 22 and only 23 bits generated in the quotient, the contents of A will be 5.5. In other words, only 55 of the original 58.75 units in the numerator are divided, leaving 3.75 units undivided. The undivided remainder is thus 3.75B7 in B.

EXAMPLE:

_et (A, B)		= 44.625B28	
	(M)	= 7B7	
Quotient sc	aling	= 28 - 7 = 21	
Remainder s	caling	= 28 - 23 = 5	

Complete quotient should be 44.625/7 = 6.375

With the binary scale point at 21, only 6.25 will be generated in A. Thus only $7 \times 6.25 = 43.75$ units are divided, leaving 44.625 - 43.75 = .875 undivided. Therefore, the undivided remainder is .875B5 in B.

SDS 930 INSTRUCTION LIST — FUNCTIONAL CATEGORIES

Mnemonic	Instruction Code	Name	Function	Timing	Page <u>Ref</u>
LOAD and STC	DRE				
LDA	76	LOAD A	(M)→A	2	8
STA	35	STORE A	(A) →M	3	8
LDB	75	LOAD B	(M)→B	2	8
STB	36	STORE B	(B)→M	3	8
LDX	71	LOAD INDEX	(M) →X	2	8
STX	37	STORE INDEX	(X)→M	3	8
XMA	62	EXCHANGE M AND A	(A) <> (M)	3	9
EAX	77	COPY EFFECTIVE ADDRESS INTO INDEX REGISTER	Effective Address→X	2	8
ARITHMETIC				~	
ADD	55	ADD M TO A	(A)+(M)→A	2	9
ADC	57	ADD WITH CARRY	$(A)+(M)+Carry \rightarrow A$	2	9
ADM	63	ADD A TO M	(A)+(M) → M	3	9
MIN	61	MEMORY INCREMENT	(M)+1→M	3	9
SUB	54	SUBTRACT M FROM A	(A)-(M)→A	2	10
SUC	56	SUBTRACT WITH CARRY	(A)−(M)−Carry→A	2	10
MUL	64	MULTIPLY	(A)×(M)→A, B	4	10
DIV	65	DI∨IDE	(A, B) ; $(M) \rightarrow A, R \rightarrow B$	10	11
LOGICAL					
ETR	14	EXTRACT	(A) and (M) \rightarrow A	2	11
MRG	16	MERGE	(A) or (M) → A	2	11
EOR	17	EXCLUSIVE OR	$(M)(\overline{A})$ or $(\overline{M})(A) \longrightarrow A$	2	11
REGISTER CHA	NGE				
CLA	0 46 00001	CLEAR A	0 <i>→</i> A	1 - ¹ - 1	12
CLB	0 46 00002	CLEAR B	0 → B	1	12
CLR	0 46 00003	CLEAR AB	0 → A, B	1	12
CAB	0 46 00004	COPY A INTO B	(A) →B	1	12
СВА	0 46 00010	COPY B INTO A	(B) →A	1	12
XAB	0 46 00014	exchange a and b	(A)<⇒(B)].	12
BAC	0 46 00012	COPY B INTO A, CLEAR B	$(B) \longrightarrow A, 0 \longrightarrow B$	1	13
ABC	0 46 00005	COPY A INTO B, CLEAR A	$(A) \rightarrow B, 0 \rightarrow A$	1	13
CLX.	2 46 00000	CLEAR INDEX REGISTER	0-→X	1	13
CXA	0 46 00200	COPY INDEX INTO A	(X) → A	n an 1 ann.	13

A-20

Mnemonic	Instruction Code	Name	Function	Timing	Page Ref.
REGISTER CHANG			<u></u>	<u> </u>	
					10
CAX	0 46 00400		$(A) \longrightarrow X$	1	13
XXA CBX	0 46 00600 0 46 00020	EXCHANGE INDEX AND A COPY B INTO INDEX	$(X) \longleftrightarrow (A)$	1	13
СБА	0 46 00020	COPY INDEX INTO B	$(B) \longrightarrow X$	1	13
ХХВ	0 46 00040	EXCHANGE INDEX AND B	$(X) \rightarrow B$	1	13
STE	0 46 00122	STORE EXPONENT	(X) ←> (B)	1	13 13
SIE	0 48 00122	STORE EXPONEINI	$(B_{15-23}) \rightarrow X_{15-23}$ $0 \rightarrow B_{15-23}, X_{15} \rightarrow X_{0-14}$	1	13
LDE	0 46 00140	LOAD EXPONENT	$(X_{15-23}) \rightarrow B_{15-23}$	1	14
XEE	0 46 00160	EXCHANGE EXPONENTS	(B ₁₅₋₂₃) ← → (X ₁₅₋₂₃)	1	14
CNA	0 46 01000	COPY NEGATIVE INTO A	-(A)→A	1	14
MEMORY EXTENSI	ON				
	0 06 200SR	SET EXTENSION REGISTER	SR →ME	1	19
	0 40 4000T	extension register test	(ME) _T =0	2,3	20
BRANCH					
BRU	01	BRANCH UNCONDITIONALLY	M→P	1	14
BRX	41	INCREMENT INDEX AND BRANCH	(X)+1→X		14
			If X Neg. , M→P If X Pos. , P+1→P	1 2	
BRM	43	MARK PLACE AND BRANCH	(P)→M;M+1→P	2	15
BRR	51	RETURN BRANCH	(M)+1→P	2	15
TEST AND SKIP					
SKE	50	SKIP IF A EQUALS M	If (A)≠(M), P+1→P If (A)=(M), P+2→P	23	15
SKG	73	SKIP IF A GREATER THAN M	If $(A) \leq (M)$, P+1 \rightarrow P If $(A) > (M)$, P+2 \rightarrow P	2 3	15
SKM	70	SKIP IF A=M ON B MASK	If (B)(A)≠(B)(M), P+1→P If (B)(A)=(B)(M), P+2→P	2 3	15
SKA	72	skip if m and a do not compare Ones	If $(A)(M) \neq 0$, P+1 \rightarrow P If $(A)(M)=0$, P+2 \rightarrow P	2 3	16
SKB	52	skip if m and b do not compare Ones	If (B)(M)≠0, P+1→P If (B)(M)=0, P+2→P	2 3	16
SKN	53	SKIP IF M NEGATIVE	If $(M) \ge 0$, P+1 \longrightarrow P If $(M) < 0$, P+2 \longrightarrow P	2 3	16
SKR	60	REDUCE M, SKIP IF NEGATIVE	(M)-1→M If (M) Pos., P+1→P If (M) Neg., P+2→P	3	16

Mnemonic	Instruction Code	Name	Function	Timing	Page Ref.
TEST AND SKIP (con	<u>t.)</u>				
SKD	74	DIFFERENCE EXPONENTS AND SKIP	(B ₁₅₋₂₃)-(M ₁₅₋₂₃) →X ₁₅₋₂₃ If Difference is Pos., P+1→P If Difference is Neg., P+2→P	2 3	16
SKS	40	skip if signal not set	If Signal=1, P+1→P	2	27, 37
<u>SHIFT</u>			If Signal=0, P+2 →P	3	38, 42
RSH	0 66 00XXX	RIGHT SHIFT AB	AB Shift Right N Places	2-7	17
RCY	0 66 20XXX	RIGHT CYCLE AB	AB Cycled Right N Places	2-7	17
LRSH	0 66 24XXX	LOGICAL RIGHT SHIFT AB	AB Shift Right N Places	2 - 7	17
LSH	0 67 00XXX	LEFT SHIFT AB	AB Shift Left N Places	2-5	18
LCY	0 67 20XXX	LEFT CYCLE AB	AB Cycled Left N Places	2-5	18
NOD	0 67 10XXX	NORMALIZE AND DECREMENT INDEX	AB Left and X−1→X until A ₀ ≠A ₁ , or N Shifts	2-5	18
CONTROL					
HLT	00	HALT	Halts Computation	1.	18
NOP	20	NO OPERATION		1	19
EXU	23	EXECUTE	Instruction M is Performed, P is Unchanged	1	19
BREAKPOINT TESTS					
BPT1	0 40 20400	BREAKPOINT NO. 1 TEST	Test Breakpoint Switch	1,2	19
BPT2	0 40 20200	BREAKPOINT NO. 2 TEST	Test Breakpoint Switch	1,2	19
BPT3	0 40 20100	BREAKPOINT NO. 3 TEST	Test Breakpoint Switch	1,2	19
BPT4	0 40 20040	BREAKPOINT NO. 4 TEST	Test Breakpoint Switch	1,2	19
OVERFLOW					
OVT	0 40 20001	OVERFLOW INDICATOR TEST AND RESET	Test Overflow Indicator	1,2	19
ROV	0 02 20001	RESET OVERFLOW	Turn Off Overflow Indicator	1	19
REO	0 02 20010	RECORD EXPONENT OVERFLOW	$1 \rightarrow \text{Overflow Indicator}$ if $X_{14} \neq X_{15}$	1	18
INTERRUPT					
EIR	0 02 20002	ENABLE INTERRUPT SYSTEM		. 1	23
DIR	0 02 20004	DISABLE INTERRUPT SYSTEM		1	23
IET	0 40 20004	INTERRUPT ENABLED TEST	Skip if Interrupt System Enabled	1,2	23
IDT	0 40 20002	INTERRUPT DISABLED TEST	Skip if Interrupt System Disabled	1,2	23
AIR	0 02 20020	ARM INTERRUPTS		1	23

Mnemonic	Instruction Code	Name	Function	Timing	Page <u>Ref</u> .
CHANNEL CONTR	ROL				
ALC 0	0 02 50000	ALERT CHANNEL W	(For other channel codes, see page 35.)	1	33
DSC 0	0 02 00000	DISCONNECT CHANNEL W	(For other channel codes, see page 35.)	1	33
ASC 0	0 02 12000	ALERT TO STORE ADDRESS IN CHANNEL W	(For other channel codes, see page 35.)	1	33
TOP 0	0 02 14000	TERMINATE OUTPUT ON CHANNEL W	(For other channel codes, see page 35.)	1	33
CHANNEL TESTS					
CAT 0	0 40 14000	CHANNEL W ACTIVE TEST; SKIP IF CHANNEL INACTIVE	(For other channel codes, see page 39.)	2,3	37
CET 0	0 40 11000	CHANNEL W ERROR TEST; SKIP IF NO ERROR	(For other channel codes, see page 39.)	2,3	37
CIT 0	0 40 10400	CHANNEL W INTER-RECORD TEST	(For other channel codes, see page 40.)	2,3	38
CZT 0	0 40 12000	CHANNEL W ZERO COUNT TEST; SKIP IF COUNT EQUALS ZERO	(For other channel codes, see page 40.)	2,3	38
INPUT/OUTPUT					
MIW	12	M INTO W BUFFER WHEN EMPTY	(M)→W	2 + wait	38
MIY	10	M INTO Y BUFFER WHEN EMPTY	(M) → Y	2 + wait	39
WIM	32	W BUFFER INTO M WHEN FULL	(₩) <i>—</i> >M	3 + wait	39
YIM	30	Y BUFFER INTO M WHEN FULL	(Y) <i>→</i> M	3 + wait	39
PIN	33	PARALLEL INPUT	(Unit M)→M in Parallel	4 + wait	41
POT	13	PARALLEL OUTPUT	(M)→Unit M in Parallel	3 + wait	41
EOM	02	ENERGIZE OUTPUT M		1	26, 31
EOD	06	ENERGIZE OUTPUT TO DIRECT ACCESS CHANNEL		1	27, 33
BETW	0 40 20010	W BUFFER ERROR TEST		1,2	37
BETY	0 40 20020	Y BUFFER ERROR TEST		1,2	37
BRTW	0 40 21000	W BUFFER READY TEST		1,2	37
BRTY	0 40 22000	Y BUFFER READY TEST		1,2	37
TYPEWRITER					
RKB 0, 1, 4	0 02 02601	READ KEYBOARD			46
TYP 0, 1, 4	0 02 02641	WRITE TYPEWRITER			46
PAPER TAPE					
RPT 0, 1, 4	0 02 02604	READ PAPER TAPE		1	49
PTL 0, 1, 4	0 02 00644	PUNCH PAPER TAPE WITH LEADER		1	49
PPT 0, 1, 4	0 02 02644	PUNCH PAPER TAPE WITH NO LEADER		1	49

A-23

Mnemonic	Instruction Code	Name	Function	Timing	Page <u>Ref</u>
PUNCHED CARD					
CRT 0, 1	0 40 12006	CARD READER READY TEST		2,3	53
CFT 0, 1	0 40 11006	CARD READER END-OF-FILE TEST		2,3	53
RCD 0, 1, 4	0 02 02606	READ CARD DECIMAL (HOLLERITH)		1	53
RCB 0, 1, 4	0 02 03606	READ CARD BINARY		1	53
CPT 0, 1	0 40 14046	CARD PUNCH READY TEST		2,3	53
PCD 0, 1, 4	0 02 02646	PUNCH CARD DECIMAL (HOLLERITH)		1	53
PCB 0, 1, 4	0 02 03646	PUNCH CARD BINARY		1	53
FCT 0, 1	0 40 14006	FIRST COLUMN TEST		2,3	53
PBT 0, 1	0 40 12046	PUNCH BUFFER TEST		2,3	53
SRC 0, 1	0 02 12006	SKIP REMAINDER OF CARD		· · · · · · · · · · · · · · · · · · ·	53
MAGNETIC TAPE					
TRT 0, n	0 40 1041n	TAPE READY TEST		2,3	57
FPT 0, n	0 40 1401n	FILE PROTECT TEST		2,3	57
BTT 0, n	0 40 1201n	BEGINNING OF TAPE TEST		2,3	57
ETT 0, n	0 40 1101n	end of tape test		2,3	58
DT2 0, n	0 40 1621n	DENSITY TEST, 200 BPI		2,3	58
DT5 0, n	0 40 1661n	DENSITY TEST, 556 BPI		2,3	58
DT8 0, n	0 40 1721n	DENSITY TEST, 800 BPI		2,3	58
TFT O	0 40 13610	TAPE END-OF-FILE TEST		2,3	58
TGT 0, n	0 40 1261n	TAPE GAP TEST		2,3	58
WTB 0, n, 4	0 02 0365n	WRITE TAPE IN BINARY		1	58
WTD 0, n, 4	0 02 0265n	WRITE TAPE IN DECIMAL (BCD)		1	58
EFT 0,4	0 02 0367n	ERASE TAPE FORWARD		1	58
ERT 0, n, 4	0 02 0767n	ERASE TAPE IN REVERSE		1	58
RTB 0, n, 4	0 02 0361n	READ TAPE IN BINARY		· · · · · · · · · · · · · · · · · · ·	58
RTD 0, n, 4	0 02 0261n	READ TAPE IN DECIMAL (BCD)		1	58
SFB 0, n, 4	0 02 0363n	SCAN FORWARD IN BINARY		1	58
SFD 0, n, 4	0 02 0263n	SCAN FORWARD IN DECIMAL (BCD)		1	58
SRB 0, n, 4	0 02 0763n	SCAN REVERSE IN BINARY		1	58
SRD 0, n, 4	0 02 0663n	SCAN REVERSE IN DECIMAL (BCD)		. 1	58
REW 0, n	0 02 1401n	REWIND		1	58
	0 40 1021n	MAGPAK TEST		2, 3	58
RTS O	0 02 14000	CONVERT READ TO SCAN			58
SRR 0	0 02 13610	SKIP REMAINDER OF RECORD		1	58
PRINTER					
PRT 0, 1	0 40 12060	PRINTER READY TEST		2,3	63
EPT 0, 1	0 40 14060	END OF PAGE TEST		2,3	63
PFT 0, 1	0 40 11060	PRINTER FAULT TEST		2,3	63
POL 0, 1	0 02 10260	PRINTER OFF-LINE		1	63
PSC 0, 1, N	0 02 1N460	PRINTER SKIP TO CHANNEL N			63
PSP 0, 1, N	0 02 1N660	PRINTER SPACE N LINES			63
PLP 0, 1, 4	0 02 02660	PRINT LINE PRINTER			63

1

SDS 930 INSTRUCTION LIST-NUMERICAL ORDER

Instruction Code	Mnemonic	Name	Page Referen	nces
00	HLT	HALT		18
01	BRU	BRANCH UNCONDITIONALLY		14
02	EOM	ENERGIZE OUTPUT M	25, 26, 27, 28, 31, 34	, 41
0 02 00000	DSC 0	DISCONNECT CHANNEL W	For other channel codes see page	33
0 02 02601	RKB 0, 1, 4	READ KEYBOARD		46
0 02 02641	TYP 0, 1, 4	WRITE TYPEWRITER		46
0 02 00644	PTL 0, 1, 4	PUNCH PAPER TAPE WITH LEADER		49
0 02 02604	RPT 0,1,4	READ PAPER TAPE		49
0 02 02606	RCD 0, 1, 4	READ CARD DECIMAL (HOLLERITH)		53
0 02 0261n	RTD 0, n, 4	READ TAPE IN DECIMAL (BCD)		58
0 02 0263n	SFD 0, n, 4	SCAN FORWARD IN DECIMAL (BCD)		58
0 02 02644	PPT 0, 1, 4	PUNCH PAPER TAPE WITH NO LEADER		49
0 02 02646	PCD 0, 1, 4	PUNCH CARD DECIMAL (HOLLERITH)		53
0 02 0265n	WTD 0, n, 4	WRITE TAPE IN DECIMAL (BCD)		58
0 02 02660	PLP 0, 1, 4	PRINT LINE PRINTER		63
0 02 03606	RCB 0, 1, 4	READ CARD BINARY		53
0 02 0361n	RTB 0, n, 4	READ TAPE IN BINARY		58
0 02 0363n	SFB 0, n, 4	SCAN FORWARD IN BINARY		58
0 02 03646	PCB 0, 1, 4	PUNCH CARD BINARY		53
0 02 0365n	WTB 0, n, 4	WRITE TAPE IN BINARY		58
0 02 0367n	EFT n, 4	ERASE TAPE FORWARD		58
0 02 0663n	SRD 0, n, 4	SCAN REVERSE IN DECIMAL (BCD)		58
0 02 0763n	SRB 0, n, 4	SCAN REVERSE IN BINARY		58
0 02 0767n	ERT 0, n, 4	ERASE TAPE IN REVERSE		58
0 02 10260	POL 0, 1	PRINTER OFF-LINE		63
0 02 12000	ASC 0	ALERT TO STORE ADDRESS IN CHANNEL W	For other channel codes, see page	33
0 02 12006	SRC 0	SKIP REMAINDER OF CARD		53
0 02 13610	SRR O	SKIP REMAINDER OF RECORD		58
0 02 14000	TOP 0	TERMINATE OUTPUT ON CHANNEL W	For other channel codes, see page	34
0 02 14000	RTS O	CONVERT READ TO SCAN		58
0 02 1401n	REW 0, n	REWIND		58
0 02 1N460	PSC 0, 1, N	PRINTER SKIP TO CHANNEL N		63
0 02 1N660	PSP 0, 1, N	PRINTER SPACE N LINES		63
0 02 20001	ROV	RESET OVERFLOW		19
0 02 20002	EIR	ENABLE INTERRUPT SYSTEM		23
0 02 20004	DIR	DISABLE INTERRUPT SYSTEM		23
0 02 20010	REO	RECORD EXPONENT OVERFLOW		18

Instruction Code	Mnemonic	Name	Page References
0 02 20020	AIR	ARM INTERRUPTS	23
0 02 50000	ALC 0	ALERT CHANNEL W	For other channel codes, see page 33
06	EOD	ENERGIZE OUTPUT TO DIRECT ACCESS CHANNEL	27, 28, 33,34
0 06 200SR		SET EXTENSION REGISTER	19
10	MIY	M INTO Y BUFFER WHEN EMPTY	39
12	MIW	M INTO W BUFFER WHEN EMPTY	38
13	POT	PARALLEL OUTPUT	41
14	ETR	EXTRACT	11
16	MRG	MERGE	
17	EOR	EXCLUSIVE OR	. 11
20	NOP	NO OPERATION	19
23	EXU	EXECUTE	19
30	YIM	Y BUFFER INTO M WHEN FULL	
32	WIM	W BUFFER INTO M WHEN FULL	39
33	PIN	PARALLEL INPUT	41
35	STA	STORE A	8
36	STB	STORE B	8
37	STX	STORE INDEX	8
40	SKS	skip if signal not set	27, 37, 38, 42
0 40 1021n		MAGPAK TEST	58
0 40 10400	CIT 0	CHANNEL W INTER-RECORD TEST	For other channel codes, see page 38
0 40 1041n	TRT 0, n	TAPE READY TEST	57
0 40 11000	CET 0	CHANNEL W ERROR TEST; SKIP IF NO ERROR	For other channel codes, see page 37
0 40 11006	CFT 0, 1	CARD READER END-OF-FILE TEST	53
0 40 1101n	ETT 0, n	end of tape test	58
0 40 11060	PFT 0, 1	PRINTER FAULT TEST	63
0 40 12000	CZT 0	CHANNEL W ZERO COUNT TEST; SKIP IF COUNT EQUALS ZERO	For other channel codes, see page 38
0 40 12006	CRT 0, 1	CARD READER READY TEST	53
0 40 1201n	BTT 0, n	BEGINNING OF TAPE TEST	57
0 40 12046	PBT 0, 1	PUNCH BUFFER TEST	53
0 40 12060	PRT 0, 1	PRINTER READY TEST	63
0 40 1261n	TGT 0, n	TAPE GAP TEST	58
0 40 13610	TFT 0	TAPE END-OF-FILE TEST	58
0 40 14000	CAT 0	CHANNEL W ACTIVE TEST; SKIP IF CHANNEL INACTIVE	For other channel codes, see page 37
0 40 14006	FCT 0, 1	FIRST COLUMN TEST	53
0 40 1401n	FPT 0, n	FILE PROTECT TEST	57
0 40 14046	CPT 0, 1	CARD PUNCH READY TEST	53
0 40 14060	EPT 0, 1	END OF PAGE TEST	63
0 40 1621n	DT2 0, n	DENSITY TEST, 200 BPI	58
0 40 1661n	DT5 0, n	DENSITY TEST, 556 BPI	58

Instruction Code	Mnemonic	Name	Page References
0 40 1721n	DT8 0, n	DENSITY TEST, 800 BPI	58
0 40 20001	OVT	OVERFLOW INDICATOR TEST AND RESET	19
0 40 20002	IDT	INTERRUPT DISABLED TEST	23
0 40 20004	IET	INTERRUPT ENABLED TEST	23
0 40 20010	BETW	W BUFFER ERROR TEST	37
0 40 20020	BETY	Y BUFFER ERROR TEST	37
0 40 20040	BPT4	BREAKPOINT NO. 4 TEST	19
0 40 20100	BPT3	BREAKPOINT NO. 3 TEST	19
0 40 20200	BPT2	BREAKPOINT NO. 2 TEST	19
0 40 20400	BPT1	BREAKPOINT NO. 1 TEST	19
0 40 21000	BRTW	W BUFFER READY TEST	37
0 40 22000	BRTY	Y BUFFER READY TEST	37
0 40 4000T		EXTENSION REGISTER TEST	20
41	BRX	INCREMENT INDEX AND BRANCH	14
43	BRM	MARK PLACE AND BRANCH	15
0 46 00001	CLA	CLEAR A	12
0 46 00002	CLB	CLEAR B	12
0 46 00003	CLR	CLEAR AB	12
0 46 00004	CAB	COPY A INTO B	12
0 46 00005	ABC	COPY A INTO B, CLEAR A	13
0 46 00010	СВА	COPY B INTO A	12
0 46 00012	BAC	COPY B INTO A, CLEAR B	13
0 46 00014	XAB	exchange a and b	12
0 46 00020	CBX	COPY B INTO INDEX	13
0 46 00040	СХВ	COPY INDEX INTO B	13
0 46 00060	ХХВ	EXCHANGE INDEX AND B	13
0 46 00122	STE	STORE EXPONENT	13
0 46 00140	LDE	LOAD EXPONENT	14
0 46 00160	XEE	EXCHANGE EXPONENTS	14
0 46 00200	CXA	COPY INDEX INTO A	13
0 46 00400	CAX	COPY A INTO INDEX	13
0 46 01000	CNA	COPY NEGATIVE INTO A	14
2 46 00000	CLX	CLEAR INDEX REGISTER X	13
50	SKE	SKIP IF E EQUALS M	15
51	BRR	RETURN BRANCH	15
52	SKB	skip if m and b do not compare ones	16
53	skn	SKIP IF M NEGATIVE	16
54	SUB	SUBTRACT	10
55	ADD	ADD M TO A	9
56	SUC	SUBTRACT WITH CARRY	10
57	ADC	ADD WITH CARRY	9
60	SKR	REDUCE M, SKIP IF NEGATIVE	16
61	MIN	MEMORY INCREMENT	9

 \mathbf{x}_{i}

Instruction Code	Mnemonic	Name	Page	References
62	XMA	EXCHANGE MAND A subscription of the state of		9
63	ADM	ADD A TO M		9
64	MUL	MULTIPLY State State States		10,000
65	DIV	DIVIDE State of the second	1	. <u>1</u> 1
0 66 00XXX	RSH	RIGHT SHIFT AB		, s. 17 ,
0 66 20XXX	RCY	RIGHT CYCLE AB		17
0 66 24XXX	LRSH	LOGICAL RIGHT SHIFT AB		17
0 67 00XXX	LSH	LEFT SHIFT ÅB		18
0 67 10XXX	NOD	NORMALIZE AND DECREMENT INDEX		1.8 m
0 67 20XXX	LCY	LEFT CYCLE AB		1 8
70	SKM	SKIP IF A=M ON B MASK		15
71	LDX	LOAD INDEX		8
72	SKA	SKIP IF M AND A DO NOT COMPARE ONES		16 m
73	SKG	SKIP IF A GREATER THAN M		15
74	SKD	DIFFERENCE EXPONENTS AND SKIP		16
75	LDB	LOAD B		8
76	LDA	LOAD A	a de la companya de l En la companya de la c	8
77	EAX	COPY EFFECTIVE ADDRESS INTO INDEX REGISTER		8

 $\sum_{i=1}^{n-1} \frac{1}{i} \sum_{i=1}^{n-1} \frac{1}{i$

SDS 930 INSTRUCTION LIST — ALPHABETICAL ORDER

Mnemonic	Instruction Code	Name	Page Reference	ces
ABC	0 46 00005	COPY A INTO B, CLEAR A		13
ADC	57	ADD WITH CARRY		9
ADD	55	ADD M TO A		9
ADM	63	ADD A TO M		9
AIR	0 02 20020	ARM INTERRUPTS		23
ALC 0	0 02 50000	ALERT CHANNEL W	For other channel codes, see page	33
ASC 0	0 02 12000	Alert to store Address In Channel W	For other channel codes, see page	33
BAC	0 46 00012	COPY B INTO A, CLEAR B	· · · · · · · · · · · · · · · · · · ·	1.3
BETW	0 40 20010	W BUFFER ERROR TEST	:	37
BETY	0 40 20020	Y BUFFER ERROR TEST		37
BPT1	0 40 20400	BREAKPOINT NO. 1 TEST		19
BPT2	0 40 20200	BREAKPOINT NO. 2 TEST		19
BPT3	0 40 20100	BREAKPOINT NO. 3 TEST	· · · · · · · · · · · · · · · · · · ·	19
BPT4	0 40 20040	BREAKPOINT NO. 4 TEST	energy of the state of the second	19
BRM	43	MARK PLACE AND BRANCH		15
BRR	51	RETURN BRANCH		15
BRTW	0 40 21000	W BUFFER READY TEST		37
BRTY	0 40 22000	Y BUFFER READY TEST		37
BRU	01	BRANCH UNCONDITIONALLY		14
BRX	41	INCREMENT INDEX AND BRANCH		14
BTT 0, n	0 40 1201n	BEGINNING OF TAPE TEST		57
САВ	0 46 00004	COPY A INTO B		12
CAT 0	0 40 14000	CHANNEL W ACTIVE TEST; SKIP IF CHANNEL INACTIVE	For other channel codes, see page 3	37
CAX	0 46 00400	COPY A INTO INDEX]	13
CBA	0 46 00010	COPY B INTO A	l	12
СВХ	0 46 00020	COPY B INTO INDEX	1	13
CET 0	0 40 11000	CHANNEL W ERROR TEST; SKIP IF NO ERROR	For other channel codes, see page 3	37
CFT 0, 1	0 40 11006	CARD READER END-OF-FILE TEST	5	53
CIT 0	0 40 10400	CHANNEL W INTER-RECORD TEST	For other channel codes, see page 3	38
CLA	0 46 00001	CLEAR A		12
CLB	0 46 00002	CLEAR B	i de la companya de l	2
CLR	0 46 00003	CLEAR AB	1	2
CLX	2 46 00000	CLEAR INDEX REGISTER X	1	3
CNA	0 46 01000	COPY NEGATIVE INTO A	1	14
CPT 0, 1	0 40 14046	CARD PUNCH READY TEST	5	53
CRT 0, 1	0 40 12006	CARD READER READY TEST	5	53

Mnemonic	Instruction Code	<u>Name</u> Pa	ge References
CXA	0 46 00200	COPY INDEX INTO A	13
СХВ	0 46 00040	COPY INDEX INTO B	13
CZT 0	0 40 12000	CHANNEL W ZERO COUNT TEST; SKIP IF COUNT EQUALS ZERO	38
DIR	0 02 20004	DISABLE INTERRUPT SYSTEM	23
DIV	65	DIVIDE	11
DSC 0	0 02 00000	DISCONNECT CHANNEL W For other channel codes,	see page 33
DT2 0, n	0 40 1621n	DENSITY TEST, 200 BPI	58
DT5 0, n	0 40 1661n	DENSITY TEST, 556 BPI	58
DT8 0, n	0 40 1721n	DENSITY TEST, 800 BPI	58
EAX	77	COPY EFFECTIVE ADDRESS INTO INDEX REGISTER	8
EFT n,4	0 02 0367n	ERASE TAPE FORWARD	58
EIR	0 02 20002	ENABLE INTERRUPT SYSTEM	23
EOD	06	ENERGIZE OUTPUT TO DIRECT ACCESS CHANNEL	27, 28, 33, 34
EOM	02	ENERGIZE OUTPUT M 25, 26, 27,	28, 31, 34, 41
EOR	17	EXCLUSIVE OR	
EPT 0, 1	0 40 14060	END OF PAGE TEST	63
ERT 0, n, 4	0 02 0767n	ERASE TAPE IN REVERSE	58
ETR	14	EXTRACT	11
ETT O, n	0 40 1101n	END OF TAPE TEST	58
EXU	23	EXECUTE	19
FCT 0, 1	0 40 14006	FIRST COLUMN TEST	53
FPT 0, n	0 40 1401n	FILE PROTECT TEST	57
HLT	00	HALT	18
IDT	0 40 20002	INTERRUPT DISABLED TEST	23
IET	0 40 20004	INTERRUPT ENABLED TEST	23
IORD		I/O OF A RECORD AND DISCONNECT	35
IORP		I/O OF A RECORD AND PROCEED	35
IOSD		I/O UNTIL SIGNAL THEN DISCONNECT	35
IOSP		I/O UNTIL SIGNAL THEN PROCEED	36
LCY	0 67 20XXX	LEFT CYCLE AB	18
LDA	76	LOAD A	8
LDB	75	LOAD B	8
LDE	0 46 00140	LOAD EXPONENT	14
LDX	71	LOAD INDEX	8
LRSH	0 66 24XXX	LOGICAL RIGHT SHIFT AB	17
LSH	0 67 00XXX	LEFT SHIFT AB	18
MIN	61	MEMORY INCREMENT	9
MIW	12	M INTO W BUFFER WHEN EMPTY	38
MIY	10	M INTO Y BUFFER WHEN EMPTY	39
MRG	16	MERGE	11

Mner	nonic	Instruction Code	Name	Page References
М	UL	64	MULTIPLY	10
N	OD	0 67 10XXX	NORMALIZE AND DECREMENT INDEX	18
N	OP	20	NO OPERATION	19
0	VT	0 40 20001	OVERFLOW INDICATOR TEST AND RESET	19
PB	BT 0, 1	0 20 12046	PUNCH BUFFER TEST	53
PC	CB 0, 1, 4	0 02 03646	PUNCH CARD BINARY	53
PC	CD 0, 1, 4	0 02 02646	PUNCH CARD DECIMAL (HOLLERITH)	53
PF	т 0, 1	0 40 11060	PRINTER FAULT TEST	63
PI	N	33	PARALLEL INPUT	41
PL	P 0,1,4	0 02 02660	PRINT LINE PRINTER	63
PC	DL 0, 1	0 02 10260	PRINTER OFF LINE	63
PC	DT	13	PARALLEL OUTPUT	41
PP	T 0, 1, 4	0 02 02644	PUNCH PAPER TAPE WITH NO LEADER	49
PR	т 0, 1	0 40 12060	PRINTER READY TEST	63
PS	C 0, 1, N	0 02 1N460	PRINTER SKIP TO CHANNEL N	63
PS	P 0, 1, N	0 02 1N660	PRINTER SPACE N LINES	63
РТ	L 0, 1, 4	0 02 00644	PUNCH PAPER TAPE WITH LEADER	49
RC	CB 0, 1, 4	0 02 03606	READ CARD BINARY	53
	D 0, 1, 4	0 02 02606	READ CARD DECIMAL (HOLLERITH)	53
RC		0 66 20XXX	RIGHT CYCLE AB	17
RE	0	0 02 20010	RECORD EXPONENT OVERFLOW	18
RE	W 0, n	0 02 1401n	REWIND	58
RK	(B 0, 1, 4	0 02 02601	READ KEYBOARD	46
RC	DV	0 02 20001	RESET OVERFLOW	19
RP	T 0,1,4	0 02 02604	READ PAPER TAPE	49
RS	Н	0 66 00XXX	RIGHT SHIFT AB	17
RT	B 0, n, 4	0 02 0361n	READ TAPE IN BINARY	58
RT	D 0, n, 4	0 02 0261n	READ TAPE IN DECIMAL (BCD)	58
RT	S 0	0 02 14000	convert read to Scan	58
SF	B 0, n, 4	0 02 0363n	SCAN FORWARD IN BINARY	58
SF	D 0, n, 4	0 02 0263n	SCAN FORWARD IN DECIMAL (BCD)	58
SK	(A	72	skip if m and a do not compare Ones	16
SK	(B	52	skip if m and b do not compare Ones	16
SK	(D	74	DIFFERENCE EXPONENTS AND SKIP	16
SK	(E	50	SKIP IF A EQUALS M	15
SK	G	73	SKIP IF A GREATER THAN M	15
SK	(M	70	SKIP IF A=M ON B MASK	15
SK	(N	53	SKIP IF M NEGATIVE	16
SK	(R	60	REDUCE M, SKIP IF NEGATIVE	16

Mnemonic	Instruction Code	Name	Page References
SKS	40	SKIP IF SIGNAL NOT SET	27, 37, 38, 42
SRB 0, n, 4	0 02 0763n	SCAN REVERSE IN BINARY	58
SRC 0, 1	0 02 12006	SKIP REMAINDER OF CARD	53
SRD 0, n, 4	0 02 0663n	SCAN REVERSE IN DECIMAL (BCD)	58
SRR O	0 02 13610	SKIP REMAINDER OF RECORD	58
STA	35	STORE A	8
STB	36	STORE B	8
STE	0 46 00122	STORE EXPONENT	13
STX	37	STORE INDEX	8
SUB	54	SUBTRACT	10
SUC	56	SUBTRACT WITH CARRY	10
TFT O	0 40 13610	TAPE END-OF-FILE TEST	58
TGT 0, n	0 40 1261n	TAPE GAP TEST, CHANNEL W	58
TOP 0	0 02 14000	TERMINATE OUTPUT OF CHANNEL W	33, 34
TRT 0,n	0 40 1041n	TAPE READY TEST	57
TYP 0, 1, 4	0 02 02641	WRITE TYPEWRITER	46
WIM	32	W BUFFER INTO M WHEN FULL	39
WTB 0, n, 4	0 02 0365n	WRITE TAPE IN BINARY	58
WTD 0, n, 4	0 02 0265n	WRITE TAPE IN DECIMAL (BCD)	58
XAB	0 46 00014	EXCHANGE A AND B	12
XEE	0 46 00160	EXCHANGE EXPONENTS	14
XMA	62	EXCHANGE M AND A	9
XXA	0 46 00600	EXCHANGE INDEX AND A	13
ХХВ	0 46 00060	exchange index and b	13
YIM	30	Y BUFFER INTO M WHEN FULL	39



SALES OFFICES

EASTERN

Maryland Engineering Center 12150 Parklawn Drive Rockville, Maryland (301) 933-5900

69 Hickory Drive Waltham, Massachusetts (617) 899-4700

1301 Avenue of the Americas New York City, New York (212) 765-1230

One Bala Avenue Building Bala-Cynwyd, Pennsylvania (215) 667-4944

SOUTHERN

Holiday Office Center 3322 South Memorial Parkway Huntsville, Alabama (205) 881-5746

1325 North Atlantic Avenue Cocoa Beach, Florida (305) 784-1555

6434 Maple Avenue Dallas, Texas (214) 357-0451 3334 Richmond Avenue Houston, Texas (713) 526-2693

MIDWEST

3150 Des Plaines Avenue Des Plaines, Illinois (312) 824-8147

17500 W. Eight Mile Road Southfield, Michigan (313) 353-7360

Suite 222, Kimberly Building 2510 South Brentwood Blvd. St. Louis, Missouri (314) 968-0250

One Parkway Center 875 Greentree Road Pittsburgh, Pennsylvania (412) 921-3640

WESTERN

1360 So. Anaheim Blvd. Anaheim, California (213) 865-5293 (F.X.) (714) 774-0461 (Local) 2526 Broadway Avenue Santa Monica, California (213) 870-5862

Sunnyvale Office Center 505 West Olive Avenue Sunnyvale, California (408) 736-9193

World Savings Building 1111 South Colorado Blvd. Denver, Colorado (303) 756-8505

Fountain Professional Building 9000 Menaul Blvd., N. E. Albuquerque, New Mexico (505) 298-7683

Suite 100, Redwood Bldg. 845 106th Street, N. E. Bellevue, Washington (206) 454-3991

CANADA

864 Lady Ellen Place Ottawa 3, Ontario (613) 722-3242 FOREIGN REPRESENTATIVES

AUSTRALIA

GEC Australia Pty. Limited GPO Box 1594 104-114 Clarence Street Sydney, NSW, Australia

ENGLAND

International Systems Control Limited East Lane Wembley Middlesex, England

FRANCE

CITEC 101 Boulevard Murat Paris 16, France

JAPAN

F. Kanematsu & Co. Inc. Central P. O. Box 141 New Kaijo Building Marunouchi Tokyo, Japan