

SCIENTIFIC DATA SYSTEMS

Reference Manual

SDS 92 Computer

SDS 92 BASIC INSTRUCTIONS (CENTRAL PROCESSOR)

Mnemonic	<u>Octal Code</u>	Name	Mnemonic	Octal Code	Name
load/store			BRANCH		
LDA A, T	64	Load A	BRU A,T	73	Branch Unconditionally
LDB A,T	24	Load B	BRC A,T	32	Branch, Clear Interrupt, and Load Flag
STA A,T	44	Store A	BRL A,T	33	Branch and Load Flag
STB A,T	04	Store B	BFF A,T	31	Branch on Flag False
XMA A,T	74	Exchange Memory and A	BFT A,T	71	Branch on Flag True
XMB A,T	34	Exchange Memory and B	BDA A,T	70	Branch on Decrementing A
514.0			BAX A,T	30	Branch and Exchange A and B
FLAG			BRM A,T	77	Branch and Mark Place
	17		BMC A,T	37	Branch, Mark Place, and Clear Flag
XMF A,T	17	Exchange Memory and F	CLUTET		
LDF A,T	57	Load F	SHIFT		
SFT SFF	0044 0042	Set Flag True		40	Cuele A
INF	0042	Set Flag False	CYA A,T		Cycle A
	0040	Invert Flag	CYBA,T CFAA,T	02 43	Cycle B Cycle Flag and A
ARITHMETIC			CFB A, T	03	Cycle Flag and A Cycle Flag and B
ARTHMETIC			CYD A,T		Cycle Double
ADA A,T	62	Add to A	CFD A,T	43	Cycle Flag and Double
ADB A, T	22	Add to B	CFI A,T		Cycle Flag and Double Inverse
ACA A,T	63	Add with Carry to A	0.1 / 1,1		
ACB A,T	23	Add with Carry to B	CONTROL		
SUA A, T	60	Subtract to A			
SUB A, T	20	Subtract to B	EXU A,T	72	Execute
SCA A, T	61	Subtract with Carry to A	HLT	0041 or	Halt
SCB A, T	21	Subtract with Carry to B		0000000	
MPA A, T	76	Memory Plus A to Memory			
MPB A,T	36	Memory Plus B to Memory	TRAP		
MPO A, T	16	Memory Plus One to Memory			
MPF A,T	56	Memory Plus Flag to Memory	SCT	0061	Set Program–controlled Trap
MUA A, T	13	Multiply A (Optional)	RCT	0060	Reset Program-controlled Trap
MUB A, T	53	Multiply B (Optional)	TCT	0160	Test Program-controlled Trap
DVA A,T	52	Divide AB (Optional)			
DVB A,T	12	Divide BA (Optional)	BREAKPOINT	TESTS	
LOGICAL			BPT 1	0144	Breakpoint No. 1 Test
			BPT 2	0145	Breakpoint No. 2 Test
ANA A,T	65	AND to A	BPT 3	0146	Breakpoint No. 3 Test
ANB A,T	25	AND to B	BPT 4	0147	Breakpoint No. 4 Test
ORA A, T	67	OR to A			
ORB A, T	27	OR to B	INTERRUPTS		
EOA A, T	66	Exclusive OR to A			
EOB A,T	26	Exclusive OR to B	EIR	0051	Enable Interrupt
MAA A,T		Memory AND A to Memory	DIR	0050	Disable Interrupt
МАВ А,Т	35	Memory AND B to Memory	IET	0150	Interrupt Enabled Test
COMPARISON	1		AIR	00020001	Arm Interrupts
COA A,T	45	Compare Ones with A			
COB A, T	05	Compare Ones with B			
CMA A,T		Compare Magnitude of Memory with A			
CMB A,T		Compare Magnitude of Memory with B			
	14	Commune Mannamy Emuril to A			

CEA A, T 46 CEB A, T 06 Compare Memory Equal to A

Compare Memory Equal to B

Legend:

A = address; *A = indirect address; =A = immediate address; T = index tag

SDS 92 COMPUTER REFERENCE MANUAL

June 1965



SCIENTIFIC DATA SYSTEMS/1649 Seventeenth Street/Santa Monica, California

REVISIONS

This publication, 90 05 05C, supersedes the SDS 92 Computer Reference Manual, 900505B.

Revisions, corrections, and clarifications to the previous edition are indicated by a vertical line in the left or right margin of the page.

CONTENTS

I	GENERAL DESCRIPTION	1-1
	Introduction	1-1 1-3 1-4 1-4 1-4 1-6
II	MACHINE INSTRUCTIONS	2-1
	Load/Store InstructionsFlag InstructionsLogical InstructionsComparison InstructionsBranch InstructionsShift InstructionsControl InstructionsTrapping InstructionsBreakpoint Tests	2-1 2-2 2-3 2-4 2-4 2-5 2-6 2-7 2-7
III	INPUT/OUTPUT SYSTEM	3-1
	Introduction Data Transfer Instructions I/O Channel Operation EOM Instructions SES Instructions Interlace POT/BPO, PIN/BPI Instructions Single Bit Input/Output I/O Termination Programming Notes Priority Interrupt System (Optional) Control Console Peripheral Equipment Description Input/Output Typewriter Paper Tape Input/Output Magnetic Tape Input/Output	3-1 3-2 3-3 3-5 3-6 3-7 3-8 3-9 3-10 3-13 3-15 3-15 3-15 3-17 3-18 3-21
	Line Printer	3-25

.

APPENDIXES

APPENDIX A

SDS Character Codes	A-1
Table of Powers of Two	A-2
Octal-Decimal Integer Conversion Table	A-3
Octal-Decimal Fraction Conversion Table .	A-7
Two's Complement Arithmetic	A-10

APPENDIX B

Optional Equipment	B 1
Real-Time Clock	B-1
Automatic Power Fail–Safe	B-1
Data Multiplexing System	B-1
Memory Parity Interrupts	B-4
Trapping Return Subroutine Example	B-5
SDS 92 Memory Allocation	B-6
92 Instruction List – Functional Categories .	B-7
92 Instruction List – Numerical Order	B-11
92 Instruction List – Alphabetical Order	B-15

FIGURES

	SDS 92 Computer (Frontispiece)	iv
1-1	SDS 92 Computer Configuration	1-2
1-2	Basic Register Flow Diagram	1-3
3-1	ROT/RIN Data Transmission	3-2
3-2	SDS 92 Channel Buffer	3-3
3-3	Interrupt Arm-Enable Response	3-12
3-4	SDS 92 Computer Control Panel	3-14
3-5	Card Read into Memory in Hollerith	3-19
3-6	Printer Control Indicators and Switches	3-25

TABLES

3-1	Unit Address Codes	3-4
3-2	Interrupt Location Assignments	3-11
3-3	Format Control Characters	3-26



SDS 92 Computer

I. GENERAL DESCRIPTION

INTRODUCTION

The SDS 92 is a small, high-speed, very low-cost, generalpurpose computer designed especially to include application in the following areas:

- High-speed computer-based systems featuring speed and flexibility
- Format conversion featuring complete versatility in formats and equipment involved
- Small, general-purpose applications featuring repetitive, high-speed computation

The SDS 92 has the following characteristics:

- The first commercial computer using monolithic integrated circuits; all flip-flops are integrated
- 12-bit word plus parity bit
- 1.75 µsec memory cycle
- Binary, integer arithmetic
- 12- and 24-bit instructions
- Immediate, direct and indirect addressing
- 2048-word basic memory
- Memory expandable to 4096, 8192, 16,384 or 32,768 words, all directly addressable
- Two independent arithmetic registers, either of which may be an accumulator
- True Index Register; adds no time to execution
- Instruction set comparable to medium-scale computer; includes shift instructions
- 4096 single-bit control outputs; 4096 single-bit sense inputs
- Independent I/O buffer with automatic assembly/ disassembly of 6-bit characters to/from words (standard)
- I/O block transfer standard

• Three standard I/O modes:

6-bit characters, 286,000 characters/second, parity checked and packed 1 per word

6-bit characters, 286,000 characters/second, parity checked and packed 2 per word

12-bit parallel words, 572,000 words/second, parity checked

- I/O transfer of 12-bit characters, 286,000 characters/ second, parity checked, optional
- Four console sense switches
- Optional features

Interlace feature for standard I/O buffer

High-speed multiply and divide instructions, 5 and 13 cycles, respectively

Many-channel Data Multiplexing System using a second, independent path to memory

24-bit parallel I/O

Up to 256 levels of true priority interrupt

Automatic power fail-safe

Memory parity checking

Real-time clock

• Peripheral equipment for the SDS 92

Keyboard/printer (teletype) with or without paper tape reader and punch, 10 cps

Paper tape reader and punch, 300 and 60 cps, respectively

MAGPAK Magnetic Tape System

All equipment in SDS standard peripheral line

• Software


Basic utility package

Symbolic assembler

I/O packages for optional peripheral equipment

Mathematical subroutines, including floatingpoint arithmetic, fixed-point multiply and divide, and elementary mathematical functions

- All silicon semiconductors
- Operating temperature range: 10° to 40°C
- Dimensions: 65 in. x 30 in. x 25-1/2 in.
- Power: 1 kva



Items with dotted lines (---) are optional.



SDS 92 REGISTERS

The 92 Central Processor contains the following arithmetic and control registers. They are full-word, 12-bit registers except as noted.

AVAILABLE TO THE PROGRAMMER (dark lines)

The A Register and the B Register are two independent, 12-bit accumulators. The A Register is also the index register.

The P Register is a 15-bit register that contains the memory address of the current instruction. Unless modified by the program, the contents of P increase by one during one-word instructions and increase by two during two-word instructions. The Flag Bit Register is a one-bit register used for arithmetic carry, storage and testing.

NOT AVAILABLE TO THE PROGRAMMER (light lines)

The S Register is a 15-bit register that contains the address of the memory location being accessed for instructions or data.

The C Register is a 12-bit register that is used in arithmetic and control operations.

The O Register is a 6-bit register that contains the operation code of the instruction being executed.

The M Register is a 13-bit register that holds each word as it comes from memory. Recopying of a word into memory takes place from the M Register.




Figure 1-2. Basic Register Flow Diagram

SDS 92 MEMORY

The basic 92 memory contains 2048 words, consisting of 12 bits plus parity. Memory is available in 4096-, 8192-, 16,384and 32,768-word sizes. The central processor can directly address all memory. Addresses for memory words extend from locations 00000 to 77777 (octal). If the address of the next instruction to be executed is outside of available memory (for less than 32,768-word memories), the 92 executes a halt instruction (0000000); the P Register will contain the requested address + 2. For example, assume a 3777-word memory and

- 1. the instruction "Branch-to" 4000, or
- 2. the instruction "Load A" whose location is 3777.


In both cases, a halt occurs after execution of the instruction and the P Register contains 4002 which is outside of available memory. Note that the P Register responds as if there were always 32,768 words of memory. With a 32,768-word memory, the memory is a "wrap-around" or circular memory where the next location after 77777 is 00000. An attempt to read from a location whose address is not available causes zeros to be read. An attempt to store into such a location essentially results in a "no-op" operation, with the next instruction in sequence being executed. A program can use this property to determine the core size available in the machine.

A power fail-safe option is available such that: before accessing each memory word, the computer checks the power to ensure that it can complete the entire read/write cycle. If it detects a power loss, the computer halts.

With the memory parity option, the computer automatically generates even parity or checks for it during each read/write cycle (optional). Setting a control panel patity switch causes the computer to halt automatically in case of parity error detection.

MEMORY WORD FORMATS

A computer word is 12 binary digits (bits) long:



The word format numbers the bits from the left, or most significant end of the word, to the right, or least significant end of the word. This numbering format serves as a basis of reference to bit positions or bit numbers. Octal notation most easily describes the contents of the 12 bits of a word. Thus, one octal digit, 0 through 7, represents three binary digits. For example, the octal number, 0123, represents its binary equivalent, 000 001 010 011.

The 92 instruction word:

R		Opcode S		I	x	Y		
0	1	T	5	6	7	8	9	10 11

offers great versatility both in addressing and indexing capabilities. In most cases, the instruction can select either the A or B for use as the accumulator.

Bit Position	Meaning
0	Register Selection: $1 = A$ Register Υ 0 = B Register
1-5	Instruction Code
6	Scratch Pad Bit
7	Indirect Address Bit
8	Index Register Bit
9-11	Part of the Address Field

The flexibility of addressing in the 92 allows bits 7, 8, and 9 through 11 to be used in more than one way as explained below.

ADDRESSING FACILITIES

-. đ

The 92 has one-word or two-word instructions with the length depending on the addressing mode being used. The addressing modes are:

Туре	Addressing Area
Direct, Two Words	Full Memory
Indirect, One Word	Indirect Through Scratch Pad
Indirect, Two Words	Indirect Through Full Memory
Direct, One Word	Scratch Pad
Immediate, One Word	Next Location

Indirect addressing can be cascaded indefinitely.

The standard assembler forms for instructions are:

	Form	Туре
Label	Opcode n	Direct, One and Two Words
Label	Opcode n, l	Direct, Two Words, Index
Label	Opcode *n	Indirect, One and Two Words
Label	Opcode =c	Immediate

where n is a label or a 1- to 5-digit number, c is a 1- to 4-digit number (<4096).

The following section describes the bit configurations that the octal programmer or the symbolic assembler must provide to select the various addressing modes.

Direct Addressing

The programmer selects direct addressing by setting both bits 6 and 7 to zero. Bits 9 through 11 of the first word combine with the entire second word to form a 15-bit address to directly address up to 32,768 words. Bit 8 of the first word can specify indexing.

↑ The multiply instructions are exceptions.


Instruction Form:

		Оро	code	•		0	0	х		HI		
LOW												
0	1	2	3	4	5	6	7	8	9	10	11	

Direct Addressing With No Indexing

The computer constructs the 15-bit direct address from bits 9, 10, 11 of the instruction word and bits 0 through 11 of the next location.

Example 1:



Assembler Form: LDB 024300

Machine Language Form:

	2	1		4		0	0	0		2	
	4			3			0			0	
0	1	2	3	4	5	6	7	8	9	10	11


Note: In the standard assembler, a 0 precedes any octal number; nothing precedes a decimal number written as a literal (i.e., immediate).

Direct Addressing With Indexing

When the programmer sets the Index Bit (number 8) to 1, the computer subtracts the contents of the A Register from the direct address to obtain the effective address.

Example 2: Assume (A)=0001

Assembler Form: LDB 024300, 1 Machine Language Form:



This instruction loads the contents of location 24277 into the B Register.

Note: Although the A Register is only 12 bits long, the top three bits of the address will be modified by indexing if a "borrow" occurs.

Scratch Pad Addressing

Memory locations 00001 to 00037_8 are referred to as the "scratch pad" memory and are special only in that they can be addressed more simply.

When the programmer sets the Scratch Pad Indicator (bit 6) to 1, the instruction addresses one of the 31 scratch pad locations. This allows a complete instruction in a single word. The form of the instruction is:

	Opcode					1			tch Idre	Pad ess	
0	1	2	3	4	5	6	7	8	9	10	11

The value of n must be in the range $1 \le n \le 31_{10}$.

Example: Assume

 Location	Contents
34	2333

Then the instruction:

_			ĽĽ) B	0)34						
		2			4			7			4	
Ì	0	1	2	3	4	5	6	7	8	9	10	11

yields (B) = 2333

Immediate Addressing

When the programmer sets the Scratch Pad Indicator to 1 and sets bits 7 through 11 to 00, the instruction acquires its address by adding one to the current contents of the S Register. That is, the next location contains the operand. The computer automatically increments the Program Counter by an additional one to take the next instruction from the word following the immediate operand word.

The form of the instruction is:

	Opcode						0	0	0	0	0
OPER						AN	D				
0	1	2	3	4	5	6	7	8	9	10	11

The standard assembler form is: LDA =, where "=" means "take the following number literally".



		LC	DA -	= 0	431	 					
	6			4		1	0	0	0	0	0
	4			3			1			1	
0	1	2	3	4	5	6	7	8	9	10	11

In the standard assembler, a 0 precedes any octal number; nothing precedes a decimal number written as a literal (i.e., immediate).

Indirect Addressing

The indirect addressing facility provides two ways of specifying the "pointing" address.

Indirect From Scratch Pad

First, the single-word instruction specifies that the pointing address is within the second 16 locations of the Scratch Pad area (locations 20g through 37g). The specified pointing address used in the standard assembler form must be in the range: $20 \le n \le 36$, n even.

In this mode, the instruction bits have the form:

		Оро	code	•		0	1	. 1	1			0
0	1	2	3	4	5	6	7	8	9	10	11	C

where bit 6 is 0 and bits 7 and 8 are 1.

Bits 8, 9, 10, 11, and C form a five-bit address that selects the first of two contiguous address words. The computer always supplies a least significant fifth bit (C) that is zero, making all such Scratch Pad addresses even. When the addressing logic selects the even address, it reinitiates addressing and interprets that location and the next one as an instruction word-pair without an instruction code. These two (or one) words can specify all forms of addressing.

Bit 8 of the instruction does not effect indexing in this operating mode.

Example:

	Location	Contents
	34	0002
	35	0010
	20010	0004
Then,		

LDB *034

yields reinitialized addressing on locations 34, 35.

34	0002	
35	0010	

Since the 0 in bits 6,7,8 of location 34 indicates direct addressing, the instruction does the following:

(20010) = 0004**→**B

Indirect Full Addressing

The second form of indirect addressing is:

								-			
		Opc	ode			0	1	0		HI	
						L	0	W			
0	1	2	3	4	5	6	7	8	9	10	11

where the 0 in bit 8 specifies that the pointing address consists of a 15-bit address constructed as in Direct Addressing.

Example: Assume

Location	<u>Contents</u>
32000	0001
32001	4020
14020	2200

Take LDB *032000 which is :

	2		r	4			2			3	
	2			0			0			0	
0	1	2	3	4	5	6	7	8	9	10	11
Thi	s yie	lds:	10	000	•		01				

(32000) = 0001(32001) = 4020

The two Pointer words can specify all forms of addressing.

TRAPPING FACILITY

Program-Controlled

The program-controlled trapping facility permits the calling of subroutines with a single instruction of the same form as builtin, machine instructions. The trapping is controlled by the status of the Program-Controlled Trap (PCT) bit. When PCT is a 0, the computer decodes the eight trapping Opcodes as special instructions and executes the Opcode in the unique trapping location determined by the Opcode. When PCT is a 1, the computer decodes the eight Opcodes as normal instructions. The Opcodes, their normal names, and their respective trapping locations follow.

Opcode	Trapping Location	Normal Mnemonic
10	130	POT
50	132	BPO
11	134	WOT
51	136	ROT
14	140	PIN
54	142	BPI
15	144	WIN
55	146	RIN

One of the "branch and mark place" instructions BRM or BMC placed in the trapping location (and location plus one) by the programmer branches to the associated subroutine. The mark information provides the subroutine linkage back to the main program, i.e., the address stored in the mark is the address of the instruction that caused the trap. The program sets, resets, and tests the PCT bit via the instruction:

SET PROGRAM-CONTROLLED TRAP (SCT)

RESET PROGRAM-CONTROLLED TRAP (RCT)

TEST PROGRAM-CONTROLLED TRAP (TCT)

Multiply and Divide

When the high-speed multiply/divide option is not present in a system, an attempt to execute the associated instruction code causes a transfer to a special trap location. These locations are:

Mnemonic	Opcode	Location
MUA	13	124
MUB	53	126
DVA	52	122
DVB	12	120

When the option is absent, the trapping process is always active and cannot be inhibited by the programmer.

Trapping Notes

When a trap occurs, the P counter is not incremented. It is therefore mandatory that only branch instructions be placed in the trap instructions; otherwise, the program goes into an unrecoverable loop:

Assume there is no multiply option.

124 LDA 1000

•

1200 MUA 5000

If MUA is executed, the execution sequence is:

- 1200 MUA
- 124 LDA
- 1200 MUA
- 124 LDA
- .

Appendix B-5 contains a complete trap-subroutine example. that is useful as a guide to writing subroutine return code. 1

Nomenclature

Throughout the following discussions, the term "next location" refers to the location immediately following the location of the instruction under discussion. The similar term "next address" is also used.

The term "effective memory location" describes the location in memory from which the computer takes the final operand at the conclusion of all indirect addressing and indexing. The effective memory location is the location whose address is the effective address.

This section describes SDS 92 instructions; they are presented in functional groups. Lists of instructions in functional, numerical and alphabetical order are in Appendices B-7 through B-17.

The following statements apply to the instruction descriptions.

All instruction times are in memory cycles, where each cycle is 1.75 microseconds.

All timings assume that the instruction addresses operands in scratch-pad memory (even though the instruction may, in fact, preclude this mode of addressing). For more comprehensive addressing, add cycles to the given execution times as follows:

Addressing	Cycles
Immediate	0
Direct Full	1
Direct Full with Indexing	1
Indirect Addressing One-Word, even scratch-pad address	Р
Indirect Addressing Two-Word, Fulladdress	1 + P

where P is the number of cycles required to process the indirect address pair.

Parentheses denote "contents of", as, for example, (A) represents the contents of the A Register.

The interrupt system (optional) can interrupt the program sequence at the end of any instruction except as noted.


Those instructions that apply to the A and the B Registers appear with the B Register operation code and mnemonic in parentheses.

With each instruction description is a diagram depicting the instruction format. Preceding this diagram is the mnemonic code and the instruction name. In the diagram, S stands for Scratch Pad Bit, I stands for Indirect Address Bit, X stands for Index Bit, and Y stands for part of the address. The letter M depicts a general memory location.

LOAD/STORE INSTRUCTIONS



LOAD A (LOAD B)



LDA loads the contents of the effective memory location into the A Register.

Registers Affected: A(B)

Timing: 2

STA (STB) STORE A (STORE B)

	44(04)		s	I	x		Y
0		5	6	7	8	9	11

STA stores the contents of the A Register in the effective memory location.

Registers Affected: M

Timing: 2

XMA (XMB) EXO

EXCHANGE M AND A (EXCHANGE M AND B)

74(34)		S	I	х		Y
0	5	6	7	8	9	11

XMA loads the contents of the effective memory location into the A Register and stores the contents of the A Register in the effective memory location.

Registers Affected: A(B), M

Timing: 3

FLAG INSTRUCTIONS



EXCHANGE M AND FLAG

17		s	I	х		Y	
0	5	6	7	8	9	11	

XMF loads the content of the Flag Bit into bit 0 of the effective memory location and loads the content of bit 0 into the Flag Bit; it leaves bit positions 1 through 11 of the effective memory location the same as they were.

Registers Affected: F, M LDF LOAD FLAG

57 SIXY


LDF loads the content of bit 0 of the effective memory location into the Flag Bit.

Registers Affected: F

Timing: 3

Timing: 3

SFT SET FLAG TRUE



SFT unconditionally sets the Flag Bit to a one.

SFT cannot be interrupted.

Registers Affected: F

Timing: 3,4

SFF SET FLAG FALSE

00 42

SFF unconditionally resets the Flag Bit to a zero.

SFF cannot be interrupted

Registers Affected: F

INF INVERT FLAG

	00			46	
0		5	6		11

INF unconditionally inverts the Flag Bit. If it is a 1, INF sets it to a 0; if it is a 0, INF sets it to a 1.

INF cannot be interrupted.

Registers Affected: F

ARITHMETIC INSTRUCTIONS



62	s	Ι	x		Y	
0	5	6	7	8	9	11

ADA adds the contents of the effective memory location to the contents of A and stores the result in A; it stores the carry from bit 0 of the addition in the Flag Bit.

Registers Affected: A(B), F

Timing: 2

Timing: 3,4

Timing: 3,4

Example: Assume

$$(A) = 4300$$

 $(1000) = 3700$
 $(F) = 0$, Flag Bit

Performing ADA 01000 yields (A) = 0200 (F) = 1

ACA (ACB) ADD WITH CARRY TO A (ADD WITH CARRY TO B)

63(23)			s	I	x		Y
0.		5	6	7	8	9	11

ACA adds the contents of the effective memory location to the contents of A; it also adds the content of the Flag Bit to bit position 11 of the result. ACA places the final result in A and records the carry from bit 0 in the Flag Bit.

Registers Affected: A(B), F

Timing: 2

SUA (SUB)

Example:

SUBTRACT TO A (SUBTRACT TO B)

	60	(20)		s	Ι	х		Y
0			5	6	7	8	9	11

SUA subtracts the contents of the effective memory location from the contents of A and places the result in A; it stores the carry from bit 0 in the Flag (F) bit. $[(M) > (A) \text{ sets F}; (A) \ge (M)$ resets F.]

Registers Affected: A(B), F

Timing: 2

Assume

$$(A) = 3003$$

 $(10) = 4010$
 $(F) = 0$
Performing SUB 010 yields
 $(A) = 6773$

$$(F) = 1$$

SCA (SCB) SUBTRACT WITH CARRY TO A (SUBTRACT WITH CARRY TO B)

61(21)		s	I	x		Y
0	5	6	7	8	9	11

SCA subtracts the content of the effective memory location from the contents of the A Register, then subtracts the content of F from the least significant end of the difference and places the result in A. It places the carry from bit 0 in the Flag (F) bit. [(M)+F>(A)sets F; $(A) \ge (M)+F$ resets F.]

Registers Affected: A(B), F

Timing: 2

MPA (MPB) MEMORY PLUS A TO MEMORY (MEMORY PLUS B TO MEMORY)

	76	(36)		s	I	x		Y
0		1	5	6	7	8	9	11

MPA adds the contents of the effective memory location to the contents of A and places the result in the effective memory location; it stores the carry from bit 0 in the Flag Bit.

Registers Affected: M, F

Timing: 3

MPO MEMORY PLUS ONE TO MEMORY

	1	6		s	I	x		Y]
0			5	6	7	8	9	11	1

MPO increments the contents of the effective memory location by one and places the result back into the same location; it places the carry bit from bit 0 in the Flag Bit.

Registers Affected: M, F

Timing: 3

MPF

MEMORY PLUS FLAG TO MEMORY

		5	6			s	I	х		Y	
0	1	2	3	4	5	6	7	8	9	10	11

MPF adds the content of the Flag Bit to the contents of the effective memory location at bit position 11 and places the result back into the effective location. The carry from bit 0 of the addition goes into the Flag Bit.

Timing: 3

MUA MULTIPLY A (Optional)

	13		s	I	х		Y]
0	1	5	6	7	8	9	11	-

MUA multiplies the contents of A by the contents of the effective memory location and places the product in A and B with the more significant portion in A.

Registers Affected: A, B

Example: Assume (A) = 3411

(1000) = 0220

Performing MUA 01000 yields (A) = 0077(B) = 2420

MUB

лUВ			MI	JLI	TPL	ΥB	(0	Opti	ona	I)
	5	53			s	I	x		Y	
0		1		5	6	7	8	9		11

MUB multiplies the contents of B by the contents of the effective memory location and places the product in A and B with the more significant portion in A.

Registers Affected: A,B

Timing: 5

DVA(DVB) DIVIDE AB (DIVIDE BA) (Optional)

	52	(12)		s	I	х		Y
0			5	6	7	8	9	11

DVA(DVB) divides the contents of the A and B Registers (B and A Registers), treated as a double-precision number, by the contents of the effective memory location and places the quotient in the B Register, with the remainder in the A Register. The A Register (B Register) must initially contain the more significant half of the dividend. The contents of the effective memory location must be greater than the contents of A (B).

Registers Affected: A,B

Timing: 13

Example:	Assume


(A) = 0027(B) = 4335

(1000) = 0036

Performing DVA 01000 yields (B) = 6217

(A) = 0033

The division is performed as follows:



LOGICAL INSTRUCTIONS

ANA (ANB) AND TO A (AND TO B)

	65	(25)		s	Ι	х		Y
0		1	5	6	7	8	9	11

ANA performs a logical AND with the contents of the A Register and the contents of the effective memory location; it places the result in A. The previous contents of A are lost.

Registers Affected: A, (B)

Timing: 2


OR TO A (OR TO B) ORA (ORB)

	67(27)		s	I	х		Y	
0		5	6	7	8	9	11	1

ORA performs a logical "inclusive OR" with the contents of the A Register and the contents of the effective memory location; it places the result in A. The previous contents of A are lost.

Registers Affected: A, (B) Timing: 2

EXCLUSIVE OR TO A (EXCLUSIVE OR TO B) EOA (EOB)



EOA performs a logical "exclusive OR" with the contents of the A Register and the contents of the effective memory location; it places the result in A. The previous contents of A are lost.

Timing: 2 Registers Affected: A, (B)

MAA(MAB) MEMORY AND A TO MEMORY (MEMORY AND B TO MEMORY)

	75	(35)		s	I	х		Y
0			5	6	7	8	9	11

MAA performs a logical AND with the contents of the A Register and the contents of the effective memory location; it places the result in the effective memory location. The previous contents of the memory location are lost; MAA leaves the contents of A undisturbed.

COMPARISON INSTRUCTIONS

COA(COB) COMPARE ONES WITH A (COMPARE ONES WITH B)

45	i(05)	s	I	х		Y
0	5	6	7	8	9	11

COA compares the contents of the A Register, bit by bit, with the contents of the effective memory location. If the contents of A and the contents of the effective location have any ones in corresponding bit positions, COA resets the Flag Bit. If there is no such corresponding pair of one bits, COA sets the Flag Bit.

Registers Affected: F

CMA(CMB) COMPARE MAGNITUDE OF M WITH A (COMPARE MAGNITUDE OF M WITH B)

	47(07)		s	I	х		Y
0		5	6	7	8	9	11

If the contents of the A Register are arithmetically less than the contents of the effective memory location, CMA resets the Flag Bit. Otherwise, it sets the Flag Bit.

Registers Affected: F

Timing: 2

Timing: 2

CEA(CEB) COMPARE M EQUAL TO A (COMPARE M EQUAL TO B)

	46(06)		s	I	х		Y
0	1	5	6	7	8	9	11

If the contents of the A Register are equal to the contents of the effective memory location, CEA resets the Flag Bit. Otherwise, it sets the Flag Bit.

Registers Affected: F

Timing: 2

BRANCH INSTRUCTIONS

BRU BRANCH UNCONDITIONALLY

	7	3		s	I	x		Y
0			5	6	7	8	9	11

The computer takes the next instruction from the location determined by the effective address. BRU cannot be interrupted.

Registers Affected: None Timing: 1

BRC

	32		S	I	х		Y
0		5	6	7	8	9	11

The computer takes the next instruction from the location determined by the effective address; it also clears the currently active interrupt level. If BRC uses direct addressing, it clears the Flag Bit and sets the PCT bit. If it uses indirect addressing, BRC places into the Flag Bit and PCT bit the content of bits 0 and 1 of the first word of the last indirect address pair.

Timing: 3

BRL BRANCH AND LOAD FLAG

Registers Affected: F, PCT

	33		S	I	х		Y	
0	1	5	6	7	8	' 9		11

BRL transfers to the effective memory location. If BRL uses direct addressing, it clears the Flag Bit and sets the PCT bit. If it uses indirect addressing, BRL places into the Flag Bit and the PCT bit the content of bits 0 and 1 of the first word of the last indirect address pair. BRL cannot be interrupted.

Registers Affected: F, PCT

Timing: 1

BFF BRANCH ON FLAG FALSE



If the content of the Flag Bit is zero, the computer takes the next instruction from the location determined by the effective address. If the content is one, the computer executes the next instruction in sequence. If a branch occurs, there can be no interrupt.

Registers Affected: None

Timing: 1 if Branch 2 if No Branch BFT

BRANCH ON FLAG TRUE

71		s	Ι	x		Y
0	5	6	7	8	9	11

Registers Affected: None

If the content of the Flag Bit is one, the computer takes the next instruction from the location determined by the effective address. If the content is zero, the computer executes the next instruction in sequence. If a branch occurs, there can be no interrupt.

Timing: 1 if Branch

2 if No Branch BDA BRANCH ON DECREMENTING A 70 S I X Y 0 5 6 7 8 9 11

BDA decrements the contents of the A Register by one. It then tests the result unequal to 7777₈. If unequal, the computer takes the next instruction from the location determined by the effective address. If equal, the computer executes the next instruction in sequence.[†] If a branch occurs, there can be no interrupt. If this instruction specifies indexing, the indexing is performed before A (the index register) is decremented.

Registers Aff	Registers Affected: A BAX BRANCH AND EX	Timing:	1 if Branch 2 if No Branch
BAX	BRANCH AND E	CHANGE A A	ND B

		3	0			s	Ι	х		Υ	
0	1	2	3	4	5	6	7	8	9	10	11

BAX exchanges the contents of A with the contents of B; then it branches to the location determined by the effective memory address. BAX cannot be interrupted. If this instruction specifies indexing, the indexing will be performed before the interchange of "A" and "B."

Registers A	ffected: A,B	
BRM	BRANCH AND MARK PLACE	


	77		S	Ι	х		Y
0	1	-5	6	7	8	9	11

BRM stores the contents of the Program Counter (which contains the address of the next instruction in sequence) in bits 9 through 11 of the effective memory location and bits 0 through 11 of the effective location plus one. It stores the content of the Flag Bit in bit 0 and the content of the PCT bit in bit 1 of the effective location; bits 2 through 5 of the effective location are unpredictable. Bits 6 through 8 of the effective location plus two. Immediate addressing is not allowed.

Registers Affected: M, M+ 1

Timing: 3

Timing: 1



BMC stores the contents of the Program Counter in bits 9 through 11 of the effective memory location and bits 0 through 11 of the effective location plus one. It stores the contents of the Flag Bit in bit 0 and the contents of the PCT bit in bit 1 of the effective location; bits 2 through 5 of the effective location are unpredictable. Bits 6 through 8 of the effective location are cleared. The Flag Bit is cleared and the PCT bit is set. BMC then branches to the effective memory location plus two. Immediate addressing is not allowed.

BRANCH, MARK PLACE, AND CLEAR FLAG

Registers Affected: M, M + 1, F, PCT Timing: 3

Note that the BMC instruction is the one normally executed when an interrupt occurs. The address stored in this case is the location of the next instruction to be executed in the main program.

SHIFT INSTRUCTIONS

BMC

Shift instructions operate on the A, B, and Flag Registers. The shifts can be single or double register. All shifts are to the left. The number of shifts N is specified in the least significant 4 bits of the effective address. The maximum number of shifts is 15 (17₈); zero is allowed. N is written in the 4 bits, in one's complement form (i.e., a shift N = 7 appears as 10_8).


The single or double shift is determined via bit 7 of the effective address; it is a 0 for single-register shift and a 1 for doubleregister shift.

ł

I

The conventional address formats are:

One-Word Address



Two-Word Address

	Opcode	÷	0	0	0	
				D=1 S=0	1's mer	Comple- nt of N
0	1	5	6	7	8	11

Shift Timing

Shift Count (Decimal)	Timing (Cycles)
0 - 3	3
4 - 6	4
7 - 9	5
10 - 12	6
13 - 15	7

^tAs with any instruction, when using immediate addressing with a BDA, the phrase "the next instruction in sequence" refers to the instruction two locations beyond the BDA.

CYA(CYB) CYCLE A (CYCLE B)


	42 (02)		s	I	х		Y	
0	1	5	6	7	8	9		11

CYA shifts the contents of the A Register N places to the left. All bits shifting past position 0 shift into position 11. The one's complement of N, the number of positions to be shifted, is placed in the least significant 4 bits of the effective address.

Registers Affected: A(B)





CFA(CFB) CYCLE FLAG AND A	(CYCLE FLAG AND B)
---------------------------	--------------------



CFA shifts the contents of the A Register and the Flag Bit, taken as a single 13-bit register, N places to the left. All bits shifting past position 0 shift into the Flag Bit, bits from the Flag Bit go into position 11. The one's complement of N is placed in the least significant 4 bits of the effective address.


Registers Affected: A(B), F






CYD shifts the contents of the A and B Registers N places to the left. All bits shifting out of position 0 of A shift into position 11 of B; all bits shifting out of position 0 of B shift into position 11 of A. The one's complement of N is placed in the least significant 4 bits of the effective address.

Registers Affected: A, B






CFD shifts the contents of the A and B Registers and the Flag Bit, taken as a single 25-bit register, N places to the left. Bits shift from position 0 of B into position 11 of A, from position 0 of A into the Flag Bit, and from the Flag Bit into position 11 of B. The one's complement of N is placed in the least significant 4 bits of the effective address.


Registers Affected: A, B, F	
-----------------------------	--

CYCLE FLAG AND DOUBLE INVERSE



CFI shifts the contents of the B and A Registers and the Flag Bit, taken as a single 25-bit register, N places to the left. Bits shift from position 0 of A into position 11 of B, from position 0 of B into the Flag Bit, and from the Flag Bit into position 11 of A. The one's complement of N is placed in the least significant 4 bits of the effective address.

Registers Affected: A, B, F



CONTROL INSTRUCTIONS

CFI

EXU EXECUTE



EXU executes the instruction in the effective memory location. Then the computer executes the next instruction following EXU. If the effective memory location contains a branch, control goes to the branch-to location. If the effective location contains another EXU, the process repeats with control always returning to the next location after the first EXU or to the branch-to location if the last instruction is a branch instruction. Immediate addressing is not allowed on EXU (this restriction does not apply to the instruction executed). No "trappable" instruction that will trap can be executed.

Registers Affected: None HLT HALT One Word				Timing: 1 + time o instructior execution			
0	0	2	41				
0	5	6	1	11			

			T٧	vo \	Vor	ds				
0)		0			0			0	
()		0			0			0	
0	2	3		5	6		8	9		11

HLT halts instruction execution and lights the HALT light. To resume computation, the operator sets the mode switch to IDLE and then to RUN or STEP at which time the computer executes the instruction in the location addressed by the contents of the Program Counter. (This will be the instruction following the HLT instruction if the operator has not changed the contents of the Program Counter.)

If an interrupt occurs while halted by a HALT (while still in RUN), the computer acknowledges the interrupt and computation resumes. (The instruction following the HLT instruction will be executed following the processing of the interrupt.)

Registers Affected: None

Timing: 3,4

TRAPPING INSTRUCTIONS

SCT SET PROGRAM-CONTROLLED TRAP

SCT unconditionally sets the PCT bit to a one.

SCT cannot be interrupted.

Registers Affected: PCT

RCT

٠.

Timing: 3,4

	00			6	0
0	1	5	6		11

RESET PROGRAM-CONTROLLED TRAP

RCT unconditionally sets the PCT bit to a zero.

RCT cannot be interrupted.

Registers Affected: PCT

Timing: 3,4

TCT TEST PROGRAM-CONTROLLED TRAP



TCT tests the status of the PCT bit. If PCT is a one, it sets the Flag Bit to a one. If PCT is a zero, it sets the Flag Bit to a zero.

Registers Affected: F

Timing: 3,4

BREAKPOINT TESTS

This instruction tests the status of the Breakpoint switches. If the selected switch is set, the Flag Bit is set to a 1. If the switch is reset, the Flag is set to a 0.

Coding
0144
0145
01 46
01 47

Registers Affected: F

Timing: 3,4

III. INPUT/OUTPUT INSTRUCTIONS

INTRODUCTION

The SDS 92 has a comprehensive input/output system to complement its high internal processing speed. This system can transmit data in word, character, and single-bit form to and from the computer at the speed of internal computation. The input/ output system is of great variety and can assume control of conditions imposed by a wide range of input/output, special system devices; but the computer always leaves a high degree of flexible input/output control to the programmer.

The system contains:

Buffered input/output of data words, under program control in blocks or as single words.

Input/output of blocks of data via subchannels; up to 64 channels simultaneously operating through a multiplexing system (optional).

Direct parallel input/output of 12-bit words, singly or in blocks, to and from external static registers.


Single bit input/output, such as equipment on/off status, sense switches, and pulsing and sending of special signals.

I/O CHANNEI


The I/O Channel, standard equipment in the computer, performs input/output of words singly or in blocks. On output, the I/O channel transmits words in 6-bit characters, one or two characters per word as selected, or in 12-bit (optional) single character form. On input, the I/O channel receives words in 6-bit characters, one or two per word, or 12-bit (optional) characters as desired. This channel transmits single words or blocks. The program places the block count in the A Register prior to the transfer and the computer counts this down to 7777 automatically to terminate the transfer operation.

SINGLE WORD TRANSMISSION

Using the I/O Channel, a program can transmit data words between memory and peripheral devices under single instruction control. To do this, the program first activates the channel and the peripheral device with an energize or "alert" instruction (one of the configurations of the multi-purpose instruction, ENERGIZE OUTPUT M (EOM)). WOT is the WORD OUT instruction; WIN is the WORD IN instruction. WIN causes a word from a peripheral device to be taken from the I/O channel and placed directly into the specified memory location without disturbing any internal registers.



WOT causes a word to be taken from the specified memory location and placed in the I/O Channel to be output when requested by the currently active peripheral device.



To transfer blocks of data words via the I/O channel, the program uses the same EOM configuration to set the channel for operation; the program specifies the number of words in the transfer by placing the word count minus one in the A Register ((A) + 1 = N). The RECORD OUT (ROT) instruction causes the computer to output words from the effective address M through the effective address plus the contents of A (M through M + (A)). The RECORD IN (RIN) instruction causes the operation terminates when the computer receives N words, or when it receives an "end-of-record" from the peripheral device. RIN and ROT tie up the computer during the entire input/output transmission.




Figure 3-1. ROT/RIN Data Transmission

Two instructions control the process of transmitting and receiving data between peripheral equipment and the central processor using the I/O Channel. These instructions are:

EOM	ENERGIZE OUTPUT M
SES	SENSE EXTERNAL SIGNAL

The EOM instruction activates the I/O Channel, selects the peripheral device, and requests the desired operation. The programmer uses the SES instruction to test for all input/output operational conditions; SES is multipurpose like the EOM. Later sections describe the exact configurations of EOM and SES.

DIRECT PARALLEL INPUT/OUTPUT, 12 BIT

The parallel input/output facility allows full, 12-bit words to be transmitted directly out of and into the memory. After activating the peripheral device or special system device with an activating EOM, the PARALLEL OUTPUT (POT) and PARALLEL INPUT (PIN) cause any selected word in core memory to be presented to the peripheral device connector; or conversely, cause a word (12-bit signal) received into the device connector to be stored in the selected location. POT/PIN also check or generate correct memory parity with each word transmitted. The system provides a block transfer form of POT and PIN with the instructions, BLOCK PARALLEL IN (BPI) and BLOCK PAR-ALLEL OUT (BPO). By placing the word count N minus one in the A Register, BPI and BPO provide the identical function of PIN and POT, respectively, on N consecutive words.

Parity checking/generating is automatic for these operations on machines equipped with the memory parity feature.

See POT/BPO, PIN/BPI Instructions in this section.

DIRECT PARALLEL INPUT/OUTPUT, 24-BIT (Optional)

A 12-bit register is available to extend the word for POT/PIN operations to 24 bits. For a POT, the device operates as follows: EOM to activate the extender, POT to place the most significant 12 bits in the extender, EOM to activate the external device to get the data, and POT to transmit the lower 12 bits. This last POT transmits the entire 24 bits.

For a PIN, EOM alerts the sending device, PIN stores the least significant 12 bits, the high-order bits fill the extender, EOM alerts the extender, and another PIN stores the contents of the extender. Neither of these coding sequences can be interrupted. See the Interrupt System paragraphs for the Alert Extender EOM for both POT and PIN.

SINGLE BIT INPUT/OUTPUT

The EOM and SES instruction provide a general single bit transmitting and sensing facility for use as test and control signals with special systems and standard peripheral devices.

DATA TRANSFER INSTRUCTIONS

No interrupt can occur between any of these instructions and the instruction following it.

WOT	WORD OUT
r	

<u>.</u>	11		s	I	х		
0	- I.	5	6	7	8	9	11

WOT transfers the contents of the effective memory location into the I/O channel buffer. If the buffer is not ready, the central processor "hangs up" until the buffer empties from a previous instruction and is ready to accept the new data word.

Registers Affected: None

Timing: 4 + wait

ROT RECORD OUT


51		S	I	х		
0	5	6	7	8	9	11

Starting with the effective memory location, ROT transfers N sequential words into the I/O channel buffer. The contents of the A Register are the word count N minus one; ROT can output to 4096 words per execution. The central processor must wait as with WOT before it transfers the first word to the buffer; it also must wait for the buffer to clear between each word transfer. ROT completely ties up the computer until the Nth word transfers into the channel buffer. The next instruction executes before the Nth word transfers out of the channel buffer to the connected peripheral device.

Registers Affected: A

Timing: 2 + 2N + wait


WIN WORD IN



WIN transfers the contents of the channel buffer into the effective memory location. If the buffer is not already filled, the central processor "hangs up" until the buffer fills with the word being received from the peripheral device.

Registers Affected: M

Timing: 5 + wait



Starting with the effective memory location, RIN transfers N words from the channel buffer into sequential locations. The contents of the A Register are the word count N minus one; RIN can input up to 4096 words per execution. The central processor must wait as with WIN before it receives the first word from the channel buffer; it also must wait for the buffer to fill between each word transfer. RIN completely ties up the computer until the Nth word is in memory. This input will also terminate if the computer receives an END signal from the peripheral device before the Nth word. In either case, the computer executes the next instruction after RIN terminates.

Registers Affected: M to M + (A), A Timing: 3 + 2N + wait

I/O CHANNEL OPERATION

The I/O Channel can control up to 30 input/output devices; it automatically handles character, word assembly/disassembly, and input/output parity detection and generation.

The channel is bi-directional and communicates with 6-bit character devices (12-bit optional). The program specifies whether one or two characters are to be assembled/disassembled in each word during the transmission.

The program uses a Buffer Control EOM to set the operation controls such as forward/backward tape direction, to place the unit address in the channel, and to initiate the proper assembly/disassembly mode. The presence of the unit address activates the channel causing it to look for data coming from a peripheral device or from memory, as determined by the unit address (see the Unit Address Code, Table 3-1).

To get data from the channel buffer after it is received there from a peripheral device during input, the program uses a WORD IN (WIN) instruction, or its block transfer equivalent.


RIN. To place data into the channel buffer so that the channel can transmit it to the waiting peripheral device, the program uses WORD OUT (WOT), or its block transfer equivalent, ROT.

I/O CHANNEL BUFFER DESCRIPTION (See Figure 3-2.)

During the execution of ROT/RIN, the computer is completely tied up while it handles the data transfers, increments the memory location address for the data transfers, and tests for transfer termination using the word count N (by decrementing A by one whenever a word is transferred).

Each of the 30 devices which can be attached to a buffer has a unique, two-digit, octal address by which it is chosen for an input/output operation. To choose the peripheral device, the program loads the proper unit address into the 6-bit Unit Address Register (UAR). This address selects both the device and, if appropriate, the function to be performed. Placing a non-zero unit address in the Unit Address Register "connects" the peripheral unit addressed to the buffer and the buffer becomes "active". When the UAR contains a zero address, or any time that a terminal or initial condition clears the contents of UAR, the buffer is "inactive", and it is not connected to a peripheral unit.

The Word Assembly Register (WAR) and the Single Character Register (SCR) comprise the active portion of a buffer. The Word Assembly Register, a 12-bit, word-sized buffer, contains the word of data actively being received or transmitted during an input or output operation. During input, 6-bit characters (plus parity) come into the Single Character Register where the channel assembles them, one at a time, into the WAR. Depending on the number of characters per word specified, the word assembled during input has the form:



00	Disconnect	40	-
01	Type Input No. 1	41 Type Output	No. 1
02	Type Input No. 2	42 Type Output	No. 2
03	Type Input No. 3	43 Type Output	No. 3
04	Paper Tape Input No. 1	44 Paper Tape P	unch Output No. 1
05	Paper Tape Input No. 2	45 Paper Tape P	unch Output No. 2
06	Card Reader Input No. 1	46 Čard Punch (Dutput No. 1
07	Card Reader Input No. 2	47 Card Punch (Dutput No. 2
10	Magnetic Tape Input No. 0	50 Magnetic Ta	pe Output No. 0
11	Magnetic Tape Input No. 1	51 Magnetic Ta	pe Output No. 1
12	Magnetic Tape Input No. 2	52 Magnetic Taj	pe Output No. 2
13	Magnetic Tape Input No. 3	53 Magnetic Taj	pe Output No. 3
14	Magnetic Tape Input No. 4	54 Magnetic Ta	pe Output No. 4
15	Magnetic Tape Input No. 5	55 Magnetic Taj	pe Output No. 5
16	Magnetic Tape Input No. 6	56 Magnetic Ta	pe Output No. 6
17	Magnetic Tape Input No. 7	57 Magnetic Taj	pe Output No. 7
20	-	60 High-Speed	Printer Output No. 1
21	-	61 High-Speed	Printer Output No. 2
22	-	62	-
23		63	-
24	-	64 Incremental	Plotter Output No. 1
25	-	65 Incremental	Plotter Output No. 2
26	Disc File Input No. 1	66 Disc File Ou	tput No. 1
27	Disc File Input No. 2	67 Disc File Ou	tput No. 2
30	Scan Magnetic Tape No. 0	70 Magnetic Tap	pe Erase No. 0
31	Scan Magnetic Tape No. 1	71 Magnetic Ta	pe Erase No. 1
32	Scan Magnetic Tape No. 2	72 Magnetic Taj	pe Erase No. 2
33	Scan Magnetic Tape No. 3	73 Magnetic Ta	pe Erase No. 3
34	Scan Magnetic Tape No. 4	74 Magnetic Ta	pe Erase No. 4
35		75 Magnetic Tap	
	Scan Magnetic Tape No. 5	vo magnerie raj	pe Erase No. 5
36	Scan Magnetic Tape No. 5		pe Erase No. 5 pe Erase No. 6

An unfilled character position is unpredictable. When assembled during a single-word operation, a WIN instruction places the word into memory. With RIN, the computer places each word in memory when assembled.

During output, words come from memory into the WAR where the channel disassembles them into the SCR, one 6-bit character at a time. Depending on the characters per word mode specified, the channel transmits the 6-bit characters (with generated parity) as follows:

Function Mode

Output one character from bits One character per word 0 through 5

Output two characters from bits Two characters per word 0 through 5, 6 through 11


After the first character transfer, the word in the WAR shifts left six bits to be ready for the next transfer, when two characters from each word are used. Under ROT control, a new word containing the next character(s) comes to the WAR when it is required.

EOM INSTRUCTIONS (opcode 00)

BASIC CONFIGURATION

The EOM instruction is a multipurpose instruction that operates in four distinct modes with many functional configurations. The modes are Buffer Control, Input/Output Control, Internal Function Control, and System Control.

EOM ENERGIZE OUTPUT M



0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 The EOM uses the 15 bit configurations of the effective memory address as a control word to select the different control modes and to select all additional control functions. EOM allows all addressing modes in obtaining the effective address.

Setting the two bits (1, 2) in the address determines the mode of the EOM:

<u>1</u>	<u>2</u>	Control Mode
0	0	Buffer
0	1	Input/Output
1	0	Internal
1	1	System

The Buffer Control EOM operates essentially as a setup or preparation facility for data transmissions or other peripheral functions using the I/O Channel. The Input/Output Control EOM directs peripheral devices directly in such operations as rewind tape and upspace the printer. EOM in the Internal Control mode performs internal control operations such as activating the (optional) 24-bit PIN/POT extender logic. The System EOM is specifically concerned with special systems; the system determines the particular uses. EOM in any of the last three modes also can alert a device for a POT or PIN type operation.

NOTE: If an interrupt occurs during the execution of an EOM, no acknowledgement occurs until the completion of the execution of the instruction following the EOM.

Registers Affected: None

Timing: 3,4

BUFFER CONTROL EOM (effective address)

I/N 0 0	F R	‰ %	0	Ś	1		U	Ν	I	Т						
0 1 2	3	45	6	7	8	9	10	11	12	2 1	31	4				
Designation					F	unc	tion									
I/N	A	Bit pos A "O" alerts	spec	ifies	no	Int							n. A'	'1"		
00		Bit pos Indica										ma	ode	1		
F/R	t t	Bit pos the pe the for verse o	riphe warc	eral o dire	dev ect i	ice	ореі	rate	s.	А	"0	' s	bec	ifie	s	
L/N	s t	Bit pos should rape. "1" sp	be s A "	tarte 0" sp	ed v beci	vith fies	ale sast	eade tart	er c wi	is i th	n p lea	ape	er	A		
D/B	f s	Bit position 5 specifies the mode of characte format. A "0" specifies BCD format. A "1" specifies Binary format. When this is not ap propriate, bit 5 provides special control.							п							
0	ł	Bit pos	itior	n 6 i	s ur	ass	igne	d. [`]								I
C/W	† † \ (Bit pos to be transm word, 0, is u transm	assen itted 1 sp ised	nblea Iwoi ecifi forf	d in rd. ies f ull-	to, 0 s two -woi	ordi peci • O rd (1	sass fies ne	em or cho	ble ne o arao	ed f cha ctei	ror rac r p	n, « ctei er v	eacl r pe	h r	
1	I	Bit po	sitio	n 8 n	nust	alv	vays	be	1.							
UNIT	I	Bit po	sitio	ns 9	thre	bugł	n 14	spe	cif	y tl	he	uni	t a	nd		

the function to be performed with that unit.

INPUT/OUTPUT CONTROL EOM (effective address)

	I N	0	1	F			10	Ν	1		I	JN	IT			
'	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	r r
	Des	igno	itio	n						F	uncti	on			,	
	1	/N					•									spec- lace.
	()1			Bi	ts 1	, 2 s	pec	ify	the	Inpu	t/O	utput	t Coi	ntro	l mode.
	FUN	١CT	101	V			thro dev i	•	n 7	spec	ify o	ont	rol p	ecul	iar	to
	1				Bit	8	must	be	۱.							
	ι	INI	Т					-		4 con vice	ntain •	the	Uni	t Ad	dres	s of
											,					

A Unit Address of 00 refers to the I/O Channel itself.

STANDARD EOM INSTRUCTIONS

These EOM effective address configurations have standard uses.

I	SC				DIS	со	NN	ECT	. Cł	AL	INEL				
		0			0			1			0			0	
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14

DSC disconnects the I/O Channel. This instruction unconditionally sets the UNIT Address Register to 00 regardless of whether the channel is currently addressing a device. DSC disconnects any device connected to the channel; it unconditionally makes the channel inactive and clears the error indicator.

Registers Affected: None

Timing: 3,4

Timing: 3, 4

TOP TERMINATE OUTPUT ON THE CHANNEL

During output when the last word of a block goes to the channel, TOP terminates output. After execution of TOP, the following occurs. When the channel delivers the last character to the peripheral device, the channel disconnects.

TOP must always terminate a channel output operation.

Registers Affected: None

TIP TERMINATE INPUT ON THE CHANNEL

During input when the last (desired) word has been stored in memory, TIP terminates input.

TIP or DSC should always terminate a channel input operation.

Registers Affected: None Timing: 3, 4

After TIP is given during an input operation, the following occurs:

- 1. The I/O channel receives any further characters from the input device as before.
- 2. All error checks are performed as before.
- 3. However, the Word Assembly Register is never again considered "full". This means:

- a. Interlace operations store no more words.
- b. Non-interlace operations give no more End-of-Word (I1) Interrupts.
- The above "scanning-type" sequence continues until the End-of-Record at which time;
 - a. The End-of-Record (I2) Interrupt is sent (if armed).
 - b. The channel disconnects.
 - c. The channel becomes inactive.

ASC ALERT TO STORE INTERLACE COUNT

	1			0			5		0	1	0		
0	1	2	3	4	5	6	7	8'9	10	11 12	13	14	

ASC alerts the interlace option that the PIN to follow is a request for the contents of the current COUNT contents. The sequence:

ASC	
PIN	

stores the current contents of the COUNT register into location M. See Interlace Option, this section.

NOTE: The above sequence must be consecutive; no other instruction should be interposed.

Registers Affected: None

Timing: 3, 4


SES INSTRUCTIONS (opcode 01)

BASIC CONFIGURATION

The SES is a multipurpose test instruction used for testing responses to the input/output channel and attached peripheral devices as well as for testing internal and external indicators.

SES SENSE EXTERNAL SIGNAL

Instruction Word



0 1 2 3 4 5 6 7 8 9 10 11 Like the EOM, the SES uses the bit configuration of the effective address to select the different tests and also operates in four modes that are selected by address bits 1 and 2:

1	2	Test Mode
0	0	Buffer
0	1	Input/Output
1	0	Internal
1	1	System

When executed, an SES tests for a specified condition and sets or resets the Flag Bit in response to the condition. The program determines the Flag Bit status via one of the branch-onflag instructions. SES allows all addressing modes in obtaining the effective address.

The Buffer and Input/Output Test SESs are the complement of the Buffer and Input/Output Control EOMs; they sense the conditions of the $\rm I/O$ Channel and its connected peripheral devices.

INPUT/OUTPUT TEST SES (effective address)

1/ 0 1		 D N D	1	UNIT							
N '			1.								
0 1 2	34	5 6 7	8	9 10 11 12 13 14							
Designatio	n			Function							
I/N		specifie	Bit 0 specifies Interlace operation. A "0" specifies no Interlace. A "1" alerts the Interlace.								
01		Bits 1 a mode.	Bits 1 and 2 specify the Input/Output Test mode.								
COND		Bits 3 tl sensed.	Bits 3 through 7 specify conditions to be sensed.								
1		Bit 8 m	Bit 8 must be 1.								
UNIT			Bits 9 through 14 contain the Unit Address of the specified device.								
STANDARD BUFFER SES INSTRUCTIONS (effective address)											

CAT CHANNEL ACTIVE TEST; SET FLAG IF NOT ACTIVE


	0		1	4			1		1	0		0	
0	1	2	3	4	5	6	7	8	9	10	11'12	13	14

If the channel is ready to accept a new input/output instruction, CAT sets the Flag Bit. If the channel is active, CAT resets the Flag Bit. (The channel will test active during an input operation – even after the peripheral has terminated its operation – until all meaningful data words in the character buffer have been stored in memory.)

Registers Affected: F

CET

CHANNEL ERROR TEST; SET FLAG IF ERROR



CET tests the error indicator in the I/O Channel for being set. If set to no error, CET resets the Flag Bit. If set to error, CET sets the Flag Bit.

Registers Affected:	F	Timing:	3, 4	÷
----------------------------	---	---------	------	---

INTERLACE

The I/O Channel interlace is an optional hardware device that can control and perform input/output operations independent of, and simultaneous with, central processor program execution. In using the interlace, the program sets up a starting address for data in or out, sets up a record length of the data to be read or written, and starts the interlaced operation. The program then continues computation while the interlace monitors the I/O operation, accessing memory when necessary, incrementing

the data address as needed, and counting the number of words in the record. Usually, when the count goes through zero, the operation is completed and the program can use the newly entered data and/or can reset the Interlace for another independent, I/O transmission.

The Interlace contains two registers: the 12-bit COUNT register to contain the record count and the 15-bit ADDRESS register to contain the data address. When loading the record count (N), the program places N-1 (one less than the record count) in the COUNT register.

The program can use any I/O or Buffer Control EOM to "alert" the Interlace for operation. A 1-bit in bit positions 0 and 8 of the effective address generated by the EOM will alert the Interlace.

The standard assembler form for alerting the Interlace is an asterisk (*) in the first column of the address of the EOM that activates the peripheral device in the I/O transmission. For example, to alert the Interlace while activating the magnetic tape unit number 1 to read tape decimal, one could write:

RTD *1, 2

A special EOM to alert only the Interlace,

ALC ALERT CHANNEL INTERLACE

has the address form 50100; no "*" is needed.

The PARALLEL OUTPUT (POT) instruction transmits the starting address and record count to the Interlace. The three "POTs" that are needed function as follows (RTD *1, 2 is used as the alerting EOM):

RTD	*1,2
POT	HIADDR
POT	LOWADDR
POT	NLESSONE

(NOTE: This sequence must be consecutive; no other instructions should be interposed)

where:

Timing: 3,4

The least significant bits of the contents of location HIADDR form the high or most significant three bits of the starting address,

the contents of location LOWADDR form the least significant 12 bits of the 15-bit starting address, and

the contents of NLESSONE are the record length minus one (N-1).

In each case, the POT transmits the information into the proper Interlace register.

The termination of an interlace operation can be determined by using a CAT, CHANNEL ACTIVE TEST; or the progress of an operation may be monitored through the use of the ALERT TO STORE INTERLACE COUNT.

ASC (10500) alerts the Interlace that a PIN is to follow to get a record of the current COUNT contents.

The sequence:

ASC PIN M

alerts the Interlace and "PINs" the current contents of the COUNT register into location M. The contents of COUNT are N-1 minus the number of words of the record already transmitted.

I/O CHANNEL INTERRUPTS OPTION

Two interrupts II and I2 are directly associated with the I/O channel. These are priority interrupts with II having priority over I2.

When II is requested, it interrupts each time the I/O channel buffer empties or fills; that is, when requested it occurs on input each time the buffer collects a word, or it occurs on output each time the buffer transmits a complete word.

When I2 is requested, it interrupts when an End-of-Record occurs; that is, it interrupts only after a complete record is input or output.

II and I2 are always enabled (as described in the Interrupt Paragraphs, Input/Output Section of this manual).

A special instruction, EOM 11X00, arms/disarms these interrupts. The values of X are:

<u>×</u>	Function							
1	Disarm I1 and I2							
3	Arm II, disarm I2							
5	Arm I2, disarm I1							
7	Arm I1 and I2							

The instruction EOM 13X00, as a terminate output EOM, can be used effectively in conjunction with the arming feature. For 'instance, EOM 13500 terminates output, arms I2 and disarms I1. It functions like this: When the current output from the I/O channel is finished and the I/O buffer is free, the I2 interrupt occurs.

The standard assembler mnemonic and instruction form is:

ARM X

where X is as described above.

Interrupts Used with the Interlace Option

During Interlace operation, the basic interrupts function according to the names they are given below:

11 is COUNT EQUAL 77778 12 is END OF RECORD

When requested, 11 occurs when COUNT goes through zero. When requested, 12 occurs when an End-of-Record occurs.

On output or input:

If I1 is not armed, the Interlace terminates the channel (i.e., effects an automatic TOP or TIP) when the COUNT goes through zero.

Note: During input, this means that the peripheral continues to the end-of-record, but no more input words are stored in memory.

> If I1 is armed, the Interlace does not terminate the channel on COUNT passing zero; instead an I1 interrupt is generated. This allows the program to re-initiate the COUNT and starting ADDRESS in the Interlace and continue performing the same I/O operation.

The Channel always disconnects when the endof-record occurs with no regard to the interrupt arms.

Note: When armed by ARM X, an interrupt condition occuring on I1 or I2 causes the interrupt level to go to the Waiting state. If the Interrupt System is Enabled, the respective interrupt will go to the Active state as its priority permits. If the Interrupt System is Disabled, the interrupt stays in the Waiting state indefinitely.

POT/BPO, PIN/BPI INSTRUCTIONS

Two instructions, PARALLEL OUTPUT (POT) and PARALLEL INPUT (PIN), cause any word in core memory to be presented in parallel at a connector; or, inversely, cause signals sent to a connector to be stored in any core memory location. The execution of a POT or PIN instruction causes a signal to be sent to the external device involved in the input/output operation. During a PIN, this signal tells the device to send its data word as soon as it is operational. Wehn a device becomes operational during a READ or PIN operation, it transmits a Ready signal to the central processor while at the same time presenting its data word. The computer places the received data word into a specified memory location without disturbing any arithmetic registers. The computer "hangs up" during the execution of PIN until it receives the Ready signal from the external device.

During the execution of a POT instruction, the central processor transmits a signal to the external device alerting it to receive a data word. When the device becomes operational, it transmits a Ready signal to the central processor which releases the data word to the external device. The computer "hangs up" during the execution of POT until it receives the Ready signal from the external device. The block transfers forms of these instructions are BLOCK PARALLEL INPUT (BPI) and BLOCK PARALLEL OUTPUT (BPO).

Special system requirements demand that complete words of control or data information be transferred between the central processor and the special external devices. The PIN or POT preceded by the activating EOM gives exactly this facility. The EOM alerts the system device by specific address and the PIN or POT transfers the required word. That is, the EOM activates and alerts the special device and the PIN/POT transfers 12 bits to or from the effective memory location specified. To avoid a posssible computer "hang-up", the SES instruction can test the Ready signal of the special device prior to the EOM and PIN/ POT. If the Ready signal from the external device sets one of the priority interrupts (optional), parallel input/output operation can occur as soon as the external device is able to transmit or receive. Since the Ready signal initiating the interrupt persists through the POT or PIN execution, no "hang-up" occurs.


No interrupt can occur during the execution of, or between any of these instructions and the instruction following it.

POT


0

	Р	OTI	PAR	ALL	EL (00.	[PU]	Т	
1		0		S	I	х		Y	
1	2 3	4	5	6	7	8	9	10	11

POT transmits the contents of the effective memory location in parallel to 12 output lines of an external device.



Timing: 4 + wait (high-speed) and 4,5 + wait




Starting with the effective memory location, BPO transfers the contents of N sequential locations in parallel to 12 output lines of an external device. The contents of the A Register are the word count N minus one; BPO can output up to 4096 words per execution. The output lines fill and empty under control of BPO and the Ready signal.

Registers	Affected: ,	A	Timing:	3 + N + wait (high-speed)
			and 2,3	3 + 2N + wait
PIN	PARAL	LEL INPUT		

Pin stores the contents of 12 input lines in parallel in the effective memory location.





Starting with the effective memory location, BPI transfers N words from the 12 input lines in parallel into sequential locations. The contents of the A Register are the word count N minus one; BPI can input up to 4096 words per execution. The input lines fill and empty under the control of the Ready signal and BPI.


Registers Affected:	M to M + (A), A	Timing: 4 + N + wait
		(high-speed)
		and 3, 4 + 2N + wait

SINGLE BIT INPUT/OUTPUT

Operating in the System mode, the two instructions, ENERGIZE OUTPUT M (EOM) and SENSE EXTERNAL SIGNAL (SES), provide single-bit input/output transmissions.

Execution of an EOM (System Mode) causes a 1.15-microsecond signal to be transmitted to one of a possible 4096 signal destinations. The system EOM format is:

SYSTEM MODE EOM (effective address)



Bit positions 0-2 contain the System Mode Indicator.

Bit positions 3 through 14 contain the address field that specifies the special system destinations.

Registers Affected: None

Timing: 3,4

SYSTEM MODE SES (effective address)

	3					1			L			1		
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14

Execution of an SES (System Test Mode) causes an address to be presented to the collection of special system devices. If the addressed external device is supplying a set signal to the central processor, the Flag Bit is set. If there is no signal, the Flag Bit is reset.

The SES System Test Format is identical to the System EOM Format. Timing is 3, 4 cycles.

I/O TERMINATION PROGRAMMING NOTES

- There is a test to see whether the I/O channel is ready to accept a new input/output instruction – the CHANNEL ACTIVE TEST (CAT).
- Following the termination of an input operation by an Endof-Record, the channel remains active until all significant data words have been stored by the program or interlace.
- 3. Following the termination of a non-magnetic tape output operation by TERMINATE OUTPUT (TOP), the channel remains active until the last character has been delivered to the peripheral device.
- 4. Following the termination of a magnetic tape output operation by TOP, the channel remains active until the magnetic tape unit commences stopping. This is long after the last character has been delivered to the magnetic tape unit.
- 5. The End-of-Record (I2) Interrupt is never sent until the I/O channel becomes inactive.

Thus, an input program (using End-of-Word, II, Interrupts for example) must take care to store every input character presented to it by the I/O channel (in our example, every II Interrupt must result in a "WIN" or "DSC" or "TIP"). If not, the input device will proceed to End-of-Record and stop, but no I2 Interrupt will ever be given and the channel will never go inactive.

The programmer has several options after he has read as much of a record desired:

- 1. Disconnect (DSC) but not if the peripheral device is a magnetic tape.
- Do nothing but only if no more words remain in the record (i.e., the entire record has been read).
- 3. Give TIP the input peripheral device will continue to End-of-Record with all normal error checks on the remainder of the record.

- 4. TERMINATE INPUT (TIP) and TERMINATE OUTPUT (TOP) have the same octal configuration – the I/O channel differentiates TIP and TOP according to the type of operation it is performing.
- 5. The programmer can have no problem by giving a TIP when the input device is concurrently sending an End-of-Record signal or when the channel is already inactive.
- Improper programming (especially on input) can leave the I/O channel in an active state.

THE I1 INTERRUPT

A non-interlace, non-character-interrupt I/O program should disarm the II Interrupt. If this disarming is not effected, spurious II Interrupts may result:

- 1. On output, the first I1 Interrupt is generated immediately following the activating EOM.
- During ROT/RIN (and WOT/WIN), Il Interrupts may be generated—even though the I/O channel is being properly attended to by the ROT/RIN command.

This disarming does not create many programming problems or compatibility problems—the RESET button clears both I/O channel interrupt arms. Thus, only programs which use both the interrupt and the non-interrupt modes of I/O programming need take heed.

PRIORITY INTERRUPT SYSTEM (Optional)

INTRODUCTION

As an option, the SDS 92 may contain a priority interrupt system. This system provides added program control of input/ output operations, aids in programming multiplexed operations, and allows immediate recognition of special external conditions.

When an interrupt is received, the internal logic examines the interrupt signal and causes the computer to interrupt the program sequence at the end of the execution cycle of the current instruction. Without disturbing the Program Counter Register, the computer transfers program control to one of a selected set of memory locations. One of the branch and mark place BRM or BMC instructions in this location saves the contents of the Program Counter, Flag, and PCT. It also transfers to the particular interrupt servicing routine required. This enters the proper service routine since each interrupt has a unique interrupt location. To exit from the routine, a BRANCH AND CLEAR INTERRUPT (BRC) instruction using indirect addressing returns control to the next instruction in proper sequence in the main program; it also clears the interrupt and restores the original contents of the Flag and PCT.

The priority interrupt system has up to 256 System interrupt levels. The levels, numbered evenly upward from 200g, have priority according to number, with the higher priority levels having a smaller number. Additional interrupts obtained with SDS optional hardware are located at interrupt levels numbered from 150₈. In general, these also have priority according to number. Note that interrupts 150 through 176 have priority over any System interrupt (200 or more).

When an interrupt has occurred and its service subroutine has been entered, an interrupt of higher priority can interrupt the subroutine and gain program control for the servicing of its more important operation. But an interrupt of lower priority cannot interrupt an interrupt-processing subroutine of a higher level. Thus, the priority interrupt system allows interrupts to be arranged according to their importance and/or according to their need for speedy servicing.

The above type of interrupt is called a normal priority interrupt to differentiate it from another interrupt feature, the singleinstruction interrupt. This is a different kind of interrupt that causes the execution of only one instruction before automatically clearing itself and returning to the program which it interrupted. If the executed instruction is a branch instruction which branches (i.e., BRM or BMC), the interrupt is cleared but control does not return to the interrupted routine. This type of interrupt needs no branch instruction to clear it. For example, by connecting an external clock source to the computer, the program can maintain a programmed real-time clock. Each time the external pulse causes an interrupt, the program executes the single instruction, MEMORY PLUS ONE TO MEMORY, to add one to the selected memory word. The main program examines this location whenever necessary to determine how many time increments have elapsed since the clock was started. No new interrupt can occur between any singleinstruction interrupt and the return to the main program.

Any of the optional, system interrupts can be single- or normalinstruction interrupts in any combination desired.

PRIORITY INTERRUPT OPERATIONS

A normal priority interrupt level has three operational states: Inactive, Waiting, and Active.

In the <u>inactive</u> state, no interrupt signal has been received into the level and none is currently being processed by its interrupt servicing subroutine. No record is maintained if the interrupt cannot go into the waiting state.

In the <u>waiting</u> state, an interrupt request signal has been received into the level, but is not being processed. This situation may be due to an interrupt of higher priority being processed at this time. When the system is enabled and all higher waiting interrupts have been processed, this level goes to the active state.

In the <u>active</u> state, the interrupt has been acknowledged, meaning it has caused the main program to recognize its presence and has transferred to its assigned interrupt location and/or routine where it is being processed. When the interrupt processing is completed, execution of a BRANCH AND CLEAR (BRC) sets the interrupt level to the inactive state.

A single-instruction interrupt operates in the same way as the normal priority interrupt in the inactive and waiting states. However, when acknowledged, this interrupt enters the active state, and remains there during the execution of one instruction. At the completion of the one instruction, the single–instruction interrupt returns to the inactive state without the aid of a branch and clear instruction.

INTERRUPT CONTROL

Two program control features are available in the interrupt system. These features are Enable/Disable and Arm/Disarm. Arm/Disarm (optional hardware) controls whether an interrupt can proceed from the inactive state to the waiting state. The disarm condition of an interrupt level prohibits an interrupt signal entering the level from causing the interrupt to enter "waiting" from "inactive".

With Enable/Disable, the entire set of interrupts in the system can be enabled and disabled under program control. When the interrupt system is enabled, interrupts can proceed from the waiting state to the active state.

The following interrupts are exceptions and are always enabled:

- 1. Power fail-safe (2 interrupts)
- 2. Memory parity error (2 interrupts)
- 3. Real-time clock (2 interrupts)
- 4. I/O Channel (2 interrupts)

The control of the optional Arm/Disarm feature operates on individual interrupt levels of the System interrupts (200-1176), that is, any chosen interrupt level may be selectively armed or disarmed. But the instruction structure for Arm/Disarm allows these interrupts to be operated on in groups of sixteen.

SINGLE INSTRUCTION INTERRUPTS ROUTINES

Only the following instructions will be meaningfully interpreted as single-instruction interrupt routines:

- 1. EOM
- 2. BMC, BRM
- MPO MPO, in this case, will not alter the Flag. However, if the restored, incremented operand equals 0000g, a different interrupt pulse will be generated (see Real-Time Clock Option, Appendix B-1).
- 4. EXU Can only execute the above-listed instructions.

NON-INTERRUPTABLE INSTRUCTIONS

An interrupt cannot occur between the execution of ENERGIZE OUTPUT M (EOM) and the instruction following it. This is also true for the input/output instructions, POT/BPO, PIN/BPI, WOT/ROT, and WIN/RIN. No interrupt can occur between a single-instruction interrupt and the return to the main program. When these instructions branch, an interrupt cannot occur between their execution and the execution of the branch-to instruction:

BRU	BDA	BFF
BRL	BAX	BFT


Table 3-2. Interrupt Location Assignments

- 150 Power On (always armed)
- 152 Power Off (always armed)
- 154 Main Frame Parity Error (armed via a console switch)
- 156 Data Multiplexing System Parity Error (armed via a console switch)
- 160 Unassigned
- 162 Unassigned
- 164 Interrupt, Clock Sync (always armed)
- 166 Interrupt, Clock Pulse (arm furnished)
- 170 I1 (arm furnished)
- 172 I2 (arm furnished)
- 174 Unassigned
- 176 Unassigned
- 200 System Interrupts (arms optional, single instruction discretionary)
- 1177 System Interrupts

ENABLE/DISABLE INTERRUPT INSTRUCTIONS

Three instructions are available for setting, resetting, and testing the state of the INTERRUPT ENABLED indicator.

EIR ENABLE INTERRUPT




EIR unconditionally sets the INTERRUPT ENABLED indicator and enables the interrupt system. At the end of the next interruptable instruction, if any interrupt levels are waiting, the one with the highest priority becomes active.

EIR cannot be interrupted.

Registers Affected: None

Timing: 3,4

DIR DISABLE INTERRUPT



DIR unconditionally resets the INTERRUPT ENABLED indicator and disables the interrupt system. The current state of all interrupt levels is unchanged by this instruction.

DIR cannot be interrupted.

Registers Affected: None

Timing: 3,4

IET INTERRUPT ENABLED TEST; SET FLAG IF INTERRUPT SYSTEM ENABLED

01			50		
L	5	6		11	

If the priority interrupt system is enabled, IET sets the Flag Bit. If the priority interrupt system is disabled, IET resets the Flag Bit.

Registers Affected: F

Timing: 3,4

ARMING FEATURE

The arming feature is controlled for a group of 16 interrupts at one time. (The 24-bit POT/PIN option is a prerequisite for the arming feature.)


The sequence of instructions required to arm the selected interrupts is:

EOM		Alert the extender
POT	HITWELVE	Load most significant 12 bits into extender
AIR		Arm interrupts
POT	LOWTWELVE	Transmit entire 24 bits to the arm- ing chassis and arms selected inter- rupts

EXTENDER ALERT EOM

The Extender EOM alerts the extender to accept the next"POTted"word. AIR alerts the arming chassis that a 24-bit control word is coming with the POT that follows. The second POT triggers the entire 24-bit transmission.

The effective address of the <u>Extender Alert EOM</u> (an internal type) is:



AIR ARM INTERRUPTS

	2		•		0	,	0		1	
0	1	•					10		13	14

AIR prepares the arm interrupt control unit to receive a control word for a group of 16 interrupt levels. A PARALLEL OUTPUT (POT) must always follow AIR, or an unpredictable operation results.

AIR cannot be interrupted.

Registers Affected: None

Timing: 3,4

The two words which the PARALLEL OUTPUT (POT) instructions address have the following format:

High-Order 12-bit Word

	Address		с	1	nterrupt	
0		5	6 7	8		11
Low-O	rder 12-	-bit Woi	rd			
		Selec	t Bits			
12	I		r		1	23

The address field in bit positions 0 through 5 identifies which group of 16 interrupts in the system is being addressed. The C field controls what is done to the particular interrupt levels selected in bit positions 8 through 23. Bit position 8 refers to the lowest-numbered level of the group, therefore the one with the highest priority. Bit position 23 refers to the last or highestnumbered level, the one with lowest priority. The first group of 16 is group 0. For example, words of 0024 and 0000 arm level number 202 (the level of second highest priority).

The control operations are:

6-7

Function

- 00 Not used
- 01 Arm all interrupt levels that are selected by a 1 in bit positions 8-23
- 10 Disarm all interrupt levels that are selected by a 0 in bit positions 8–23
- 11 Arm all interrupts selected by a 1 and disarm all interrupts selected by a 0 in bit positions 8–23




Figure 3-3. Interrupt Arm-Enable Response

CONTROL CONSOLE

The basic computer system includes a console for operator control. This console connects directly to the central processor, contains switches for operation, and displays the contents of operational registers.

DISPLAYS

The registers displayed on the console directly reflect the contents of the hardware registers. If the operator clears or changes a display, the contents of the actual register change identically.

PROGRAM LOCATION

This display consists of 15 binary indicators with a CLEAR button for the entire register and a set button for each indicator. The program counter contains the location of the next instruction to be executed. The operator may change the contents of the program counter via the CLEAR and set buttons. When the operator places the computer in RUN, the first instruction comes from the location shown in the PROGRAM LOCATION display.

INPUT-OUTPUT

The UNIT lights contain the unit address of the peripheral device currently connected to the I/O Channel.

The ERROR light reflects the status of the I/O Channel error indicator.

HALT

The HALT light lights whenever the computer executes a halt instruction while in the RUN position. Setting the RUN/IDLE/STEP switch to IDLE clears the halt.

REGISTER DISPLAY

This display consists of 12 binary indicators with a CLEAR button for the entire register and a set button under the P Register indicators that also serve the A, B, and C Registers. The Register switch selects the internal register to be displayed. The selectable registers are:

- C C Register, which usually contains the contents of the memory word whose address is in the program counter
- A A Register
- B B Register

Placing the computer in IDLE, clearing the register, and then pressing the button in the corresponding bit positions under the indicators sets the contents of the selected register. Pressing a button places a 1-bit into the selected position of the register.

MEMORY PARITY

If an operand or instruction access from memory encounters a parity error and the memory switch is in the HALT position MEMORY PARITY lights. Setting the memory parity switch to CONTINUE clears the indicator and turns off the light.

ENABLE

ENABLE lights whenever the interrupt system is enabled.

FLAG

The FLAG indicator consists of a single binary indicator. FLAG is lit when the Flag Bit is a 1.

SWITCHES

POWER

The POWER switch turns the computer system power on or off. When power is on, the switch is lit.

FILL

To initiate a "fill",

- 1. Press the RESET button.
- 2. Hold down the FILL switch corresponding to the peripheral device from which a fill is desired.
- 3. Move the RUN/IDLE/STEP switch from IDLE to RUN while continuing to hold the appropriate FILL.
- 4. Release the FILL switch.

Fill causes the following:


- 1. An EOM opcode is generated.
 - Bit 0 = 0 Bit 1 = 0 Bit 2 = 0 Bit 3 = 0 ----- Forward Direction Bit 4 = 0 Bit 5 = 1 ----- Binary Mode Bit 6 = 0 Bit 7 = 1 ----- Two Characters per Word Bit 8 = 1 Bit 9 - Bit 14 = The unit address of the indicated peripheral:

Cards =
$$06_8$$

Mag Tape = 10_8

Paper Tape = 04_{o}

Disc = 26_8



3-14

- 9 words (or to End-of-Record) read into memory starting in location 00000g.
- 3. Computation begins at location 00000g.
- 4. NOTE: The I/O Channel is still active and the input peripheral device is still sending characters to the channel. (If the fill routine is less than 9 words, the End-of-Record makes the channel inactive; computation still goes to 00000.)

RUN/IDLE/STEP

The RUN/IDLE/STEP switch is a three-position, toggle switch with two stationary positions and a spring-loaded momentary position in STEP. In the RUN position, computation occurs at machine speed. In the IDLE position, the computer idles immediately after an instruction has been read from memory. If the Register switch is in the C position, the first word of an instruction may be viewed in the REGISTER DISPLAY. Depressing the switch to STEP reaccesses and executes the instruction; the computer returns to the Idle state. To "step" another instruction, the operator releases the switch to the IDLE position and then depresses it again to STEP. No interrupts can occur (i.e., go into the active state) while stepping.

HOLD/INCREMENT

Placing the HOLD/INCREMENT switch in the "up" position causes the current contents of the program counter to be held. This inhibits the program counter from counting.

Momentarily placing the HOLD/INCREMENT switch in the INCREMENT position increments the program counter by one and brings the contents of the newly addressed location to the C Register.

RESET

This switch initializes the control section of the computer. It resets the I/O Channel, clears the FLAG, sets PCT, clears the INTERRUPT ENABLED, clears any parity error indication, clears all interrupts arms, and clears all interrupt levels. The operator must set the RUN/IDLE/STEP switch to IDLE before pressing this switch.

Switch Select

This two-position toggle (labeled C and P) selects which REG-ISTER DISPLAY/PROGRAM LOCATION will be affected by the CLEAR and set buttons.

Register Select

This three-position switch selects the register to be shown on the REGISTER DISPLAY lights.

MEMORY PARITY

In the HALT position, this switch causes the computer to enter the Idle state whenever a memory parity error occurs. In the CONTINUE position, the computer does not change state when a memory parity occurs. In the INTERRUPT state, any memory parity will result in one of two interrupts (optional).

BREAKPOINT

The four BREAKPOINT switches are externally controlled, internally testable program switches. Breakpoint test instructions test them.

MEMORY OUT

This is a momentary switch that causes the computer, in IDLE, to place the contents of the location specified by the program counter into the C Register.

MEMORY IN

This is a momentary switch that causes the computer, in IDLE, to place into the location specified in the program counter the contents of the C Register.

PERIPHERAL EQUIPMENT DESCRIPTION

This section describes some of the input/output devices that can be attached to a buffer and explains their use.

INPUT/OUTPUT TYPEWRITER

The control console may contain an electric, input/output typewriter for operator control, error or status messages, and similar functions. The typewriter connects to the I/O Channel, has the input unit address 01, and the output unit address 41. Appendix I-1 contains the typewriter codes.

The typewriter control instructions follow. The sample instructions use Typewriter No. 1 with 2 characters per word mode.

RKB 1,2	READ KEYBOARD	
	2 Characters/Word	023017

This instruction activates the I/O Channel and connects to it Typewriter No. 1. RKB readies the channel to read input from the keyboard. This instruction lights the input light on the typwriter.

TYP 1,2	WRITE TYPEWRITER	
	2 Characters/Word	02341

This instruction activates the I/O Channel and connects to it Typewriter No. 1. TYP readies the channel to write output to the typewriter.

[†] This octal number is the EOM or SES effective address configuration.

EXAMPLE: Typewriter Output

This example types the following message:

DO

from location OUTWD; the internal codes for these characters are in this location. The routine uses Typewriter No. 1; the routine assumes the channel to be initially inactive.

Location	Instruction	<u>Address</u>	Comments
IN	RES	2	This assembler directive reserves two locations for the mark entry.
	ТҮР	1,2	This EOM instruction connects Typewriter No. 1 to the channel for output and specifies two characters per word. The octal configuration of the EOM address is 02341.
	WOT	OUTWD	This instruction transfers the contents of location OUTWD to the I/O Channel. The new contents of the channel are output to the typewriter as two 6-bit char- acters and typed. The next instruction in sequence is executed as soon as the word is placed in the channel.
	TOP		This instruction terminates output on the channel. When the channel and the Single Character Register are clear of characters to be output, the channel sets its Unit Address Register to zero; this disconnects the channel. When accessed, this instruction executes immediately; the next instruction in sequence is then executed. The octal configuration of this EOM address is 12100.
	BRU	*IN	This instruction transfers to some other program area.
OUTWD	24 46		This word contains the internal code for the characters DO.

EXAMPLE: Typewriter Output then Input

This example types out the message:

then awaits the input of a single character. Input terminates with a carriage return typed by the operator; the housekeeping necessary to determine when the carriage return has been input is not given.

PROG

IN	RES	2	
	ТҮР	1,2	Connect channel to Typewriter No. 1.
	WOT	MSSGE	Output first word of message.
	WOT	MSSGE+1	The central processor "hangs up" on this instruction until the second char- acter from the preceding instruction has cleared the channel buffer into the Single Character Buffer for output. Then this WOT executes filling the channel buffer with contents of location MSSGE+1.
	TOP		Terminate output when channel system is clear.
TEST	CAT BFF	TEST	The program "hangs up" here until the channel transmits the last character.
	RKB	1,1	This instruction connects Typewriter No. 1 to the channel for input and specifies one character per word. The octal configuration is 02101.
	WIN	KEYWD	The computer "hangs up" on this instruction until a character enters the chan- nel from the keyboard; then the word in the channel buffer is placed into loca- tion KEYWD. The input character is in bit positions 0 through 5 of KEYWD. Bit position 6 through 11 are unpredictable


a test is made to determine if the new input character is the carriage return code. Indexing or indirect addressing can be used with the WIN to facilitate input. When the carriage return is detected, the following is executed.

DSC		This instruction disconnects the channel by immediately clearing the Unit Ad- dress register to zero. The octal configuration of the EOM address is 00100.
BRU	*IN	Return to main program.

PAPER TAPE INPUT/OUTPUT

Format

The paper tape used is one-inch wide, affording space for eight data holes and a sprocket hole in each frame of information. There are ten frames per inch of paper tape. Six hole positions are used for information, one is used for an odd parity check, and the eighth is unused.



Information is organized on the tape in blocks. A block is a group of frames set off by a gap of at least one blank frame (in which only the sprocket hole is punched) at either end. Blocks may be of variable lengths.

In some operations, a tape may consist of only one block, such as a source language tape prepared off-line. In this case, the program need not read the entire block at one time, but may stop the reader between frames, by disconnecting via DSC, and then start again to read the remainder or another portion of the block.

Reading

A program reads paper tape in a straightforward way, using RIN or a WIN in a read loop until the desired number of words are input or until gap is detected. The tape stops in less than one frame; this means that no frame is missed between subsequent read operations. An input operation that terminates because of gap (End-of-Record) stops the tape after the first blank of the gap. When starting the tape for reading, the tape reader ignores any leading blank frames. After reading a meaningful data word (one or two characters as defined by the program) from the tape, the reader recognizes the next blank frame as gap and signals the channel with an End-of-Transmission indication.

Punching

The EOM to alert the tape punch also turns on the punch motor (if not already on). If the punch instruction (EOM) so indicates, the punch unit punches a segment of leader (gap, or blank frames). Bit position 4 of the EOM that addresses the punch contains a "0" to punch leader; bit position 4 contains a "1" to punch without leader.

The EOM instruction that addresses and alerts the punch produces gap. No terminal punch operation produces gap after punching a block.

The punch operates asynchronously. If the channel does not supply characters to the punch fast enough, the punch waits for each character, losing no data and creating no errors.

Programming

There are no status tests for the reader or punch, that is, they are always ready for operation. When the channel addresses either device, the device starts to send or accept data within approximately one character time. The reader and punch operate only in the binary mode and the forward direction. The reader or punch ignores any different mode specified, and uses the forward-binary mode. Unit address of 04 is for Paper Tape Reader 1, and unit address 44 is for Paper Tape Punch 1.

Paper Tape Instructions

The following instructions use the I/O channel, Paper Tape Number 1 with two characters per word format.

This instruction initiates a paper tape read operation on tape read station number 1 connected to the channel in the two characters per word format.

This instruction initiates a paper tape punch operation on tape punch station number 1 connected to the channel in the two characters per word format. It generates approximately twelve (12) frames of leader preceding the first punched frame.

This instruction initiates a paper tape punch operation on tape punch station number 1 connected to the channel in the two characters per word format. It generates no leader preceding the first punched frame. EXAMPLE: Punch Paper Tape

This routine punches one block of eight words (16 characters) from locations 02000 through 02007. A twelve-frame leader precedes the block. The routine is a closed subroutine.

Location	Instruction	<u>Address</u>	Comments
FRST	RES	2	This instruction is an assembler mnemonic used for convenience to reserve the subroutine entry locations.
	PTL	1,2	This instruction connects the channel to Paper Tape Punch No. 1 and specifies two characters per word mode. The instruction asks for leader to be punched. The octal configuration for this EOM is 00344.
	LDA	=7	This instruction sets (A) equal to 7.
	ROT	02000	This instruction transfers each word as needed to the channel beginning in loca- tion 02000.
	TOP		This instruction is executed in 4 or 5 cycles and then the computer executes the next instruction. The execution of TOP causes the channel to disconnect when the last character shifts out of the buffer and transmits out of the Single Character Register.
	BRU	*FRST	This instruction returns to the main program.

EXAMPLE: Read Paper Tape

This routine reads a 64-character block from paper tape into memory beginning at location 02000. The routine uses the two character per word mode, making the input 32 words. The routine is a closed subroutine.

FRST	RES	2	This assembler instruction reserves the entry locations.
	RPT	1,2	This instruction connects to the channel the Paper Tape Reader No. 1 and specifies two characters per word mode. The octal configuration for this EOM is 02304.
	LDA	=33	The 33 represents two more than the expected record size.
	RIN	02000	This instruction receives each word in the block beginning in location 02000 and going through 02037 ₈ .

When the channel detects the End signal (gap) following the block during the input transmission, the RIN finishes execution and the computer goes to the next instruction.

CARD INPUT/OUTPUT

<u>Format</u>

The computer uses 80-column cards in two formats: Hollerith and binary. The reader reads Hollerith-coded information from cards and the corresponding SDS character codes go into memory. In this mode, each card column contains the equivalent of one 6-bit internal character. The character codes are in Appendix I-1.

Binary-coded information goes onto the card with two 6-bit characters per column. In binary mode, one column forms a word. The reader reads the card from column 1 to 80 in a top-bottom order. A single card holds 160 characters.

Figure 3–5 shows the relation of Hollerith information on a card and in memory.

Reading

The card reader scans the card, column by column, starting with column one, and transmits either 80 or 160 characters depending on the mode of operation. With power on and cards in the hopper, the operator readies the reader by pressing the START button. During program operation, the program must test for the Ready condition before initiating a card-read. A Read EOM instruction starts the card-reading operation; then the program controls the flow of information into memory via a RIN or WIN loop. The end of the card sets the End-of-Record condition. In the Hollerith mode, any column-read that is not punched in one of the 64 combinations listed in Appendix I-1 results in a Validity check. Presence of a Validity check causes an error signal to be sent to the channel and lights the VALIDITY CHECK light on the reader. If the stacker should become full, or the hopper empty, the reader goes Not Ready and lights the NOT READY light. The card reader remains in the Not Ready state until the operator corrects the situation and presses the START button. Upon reading the last card, the reader sets an End-of-File signal if its EOF ON switch is on. The central processor can test the End-of-File signal which determines if more cards are in the hopper.

Punching

The punch punches cards a row at a time, starting with row 12. The punch coupler in both Hollerith and binary modes automatically rearranges the information to be punched. The card punch program must present the entire image, 80 or 160 characters, to the punch 12 times for each card. The punch operates in the following manner. As each row of the card approaches the punch station, the coupler examines every character of the image to determine which column position in that row should be punched. After the 12th output, the punch punches row 9 and completes the card cycle.

The card punch is Ready to punch if there are cards in the magazine, the stacker is not full, and the START button has been




Figure 3-5. Card Read Into Memory in Hollerith

pressed. The punch remains Ready as long as the above conditions are true. A punch card instruction given when the punch is Ready causes a card to feed past the punch station. The program must then give the same instructions 12 times to transmit the card image to the coupler.

Programming Instructions

The card reader instructions below use unit number 1 with the two characters per word transmission mode.

This test determines if the selected card reader is Ready to read. If the reader is Not Ready, the computer resets the Flag Bit.

This test determines if the End-of-File condition from the card reader has been detected. If not, the computer sets the Flag Bit. If the EOF condition has been detected, the computer resets the Flag Bit.

The reader remains in the End-of-File condition until cards are added to the hopper or until the EOF ON switch is turned off.

RCD alerts the card reader, causes a card to feed from the hopper, and selects the Hollerith mode (as each column is read, it is translated to an SDS internal code). This mode reads up to 80 characters (40 words) from a card. RCB 1,2 READ CARD BINARY

03306

RCB alerts the card reader, causes a card to feed from the hopper and selects the binary mode (as each column is read it is transmitted as two 6-bit binary characters). This mode reads up to 160 characters (80 words) from a card.

Card Punch Instructions

CPT 1 CARD PUNCH READY TEST 14146

This test determines if the selected card punch is Ready to punch. If so, the computer sets the Flag Bit. If the punch is Not Ready, the computer resets the Flag Bit.

The operator makes the punch Ready by placing blank cards in the magazine and pressing the START button.

PCD 1,2 PUNCH CARD DECIMAL (Hollerith) 02346

PCD alerts the punch, causes a card to feed past the punch station and selects the Hollerith mode. A transmission of 80 characters (40 words) must follow this instruction. The instruction PCD followed by the transmission instructions for 80 characters per card must be repeated 12 times.

PCB 1,2 PUNCH CARD BINARY 03346

PCB alerts the punch, causes a card to feed past the punch station and selects the binary mode. A transmission of 160 characters (80 words) must follow this instruction. The instruction PCB followed by the transmission instructions for 160 characters per card must be repeated 12 times.

EXAMPLE: Card Read

This program reads one card in Hollerith mode. It is a closed subroutine. The program enters the routine via a BRM.

TESTCRT1This instruction is the card reader Ready test for Card Reader Num It sets the Flag Bit if ready.BFFTESTThis instruction branches back to the test on Not Ready. An exit a Not Ready corrective routine can be put here.RCD1, 2This instruction connects the Card Reader 1 and starts a card movi toward the read station. Hollerith mode is specified. The octal card figuration for this instruction is 02306.LDA=39This is the repeat count for RIN.	Location	Instruction	Address	Comments
It sets the Flag Bit if ready.BFFTEST.This instruction branches back to the test on Not Ready. An exit a Not Ready corrective routine can be put here.RCD1, 2This instruction connects the Card Reader 1 and starts a card movi toward the read station. Hollerith mode is specified. The octal card figuration for this instruction is 02306.LDA=39This is the repeat count for RIN.	FRST	RES	2	This assembler instruction reserves locations for the subroutine entry.
a Not Ready corrective routine can be put here.RCD1, 2This instruction connects the Card Reader 1 and starts a card movintoward the read station. Hollerith mode is specified. The octal card figuration for this instruction is 02306.LDA=39This is the repeat count for RIN.	TEST	CRT	1	This instruction is the card reader Ready test for Card Reader Number 1. It sets the Flag Bit if ready.
toward the read station. Hollerith mode is specified. The octal c figuration for this instruction is 02306. LDA =39 This is the repeat count for RIN.		BFF	TEST	This instruction branches back to the test on Not Ready. An exit to a Not Ready corrective routine can be put here.
		RCD	1, 2	This instruction connects the Card Reader 1 and starts a card moving toward the read station. Hollerith mode is specified. The octal con-figuration for this instruction is 02306.
		LDA	=39	This is the repeat count for RIN.
RIN READ Beginning in READ, this instruction transfers words from the chann into the locations until the entire card is read.		RIN	READ	Beginning in READ, this instruction transfers words from the channel into the locations until the entire card is read.
BRU *FRST This instruction branches back to the main program.	~	BRU	*FRST	This instruction branches back to the main program.

EXAMPLE: Card Punch

The program punches one card in Hollerith mode beginning from location 03740. The B Register counts the 12 times the program presents the card image to the punch.

•

FRST	RES	2	This instruction reserves the locations for the subroutine entry.
	LDB	=11	
TEST	CPT	1	This instruction tests the card punch for a Ready condition. It sets the Flag Bit if Ready.
	BFF	ŤEST	This instruction branches back to the test, CPT 1, if the Flag is reset. An exit to a time loop with the facility to tell the operator that the card punch will not become Ready can be placed here.
GEE	PCD	1, 2	This instruction executes if the punch is Ready. It connects the channel to the Card Punch Number 1, and starts a card moving toward the punch station. The two characters per word and Hollerifh mode are specified.
	LDA	=39	Starting with location 03740, ROT transmits 40 words to the Punch.
	ROT	03740	
	TOP		This terminates output.
CTEST	CAT		Wait for the last character to be transmitted.
	BFF	CTEST	· · · · · · · · · · · · · · · · · · ·
	SUB	=] .	SUB decrements (B) by one and sets F if the new (B) is equal to 7777_8 .
	BFF	GEE	Note that the card image must be sent to the channel twelve times to punch a card.
	BRU	*FRST	Return to main program via location FRST.

MAGNETIC TAPE INPUT/OUTPUT

<u>Format</u>

Magnetic tape units used in SDS computer systems are IBMcompatible. The tape is one-half inch wide, Mylar base material, 1.5 mils thick. Tape reels (10 1/2 inch, plastic) contain up to 2400 feet of tape. A reflective marker, placed on the back of the tape approximately ten feet from the beginning of it, indicates the load point. The leading ten feet leave space for threading tape through the guides on the unit. The load point marker is on the Mylar side of the tape along the edge nearest the operator when the tape is mounted. A similar marker is along the other edge of the tape to mark the end-ofreel. About 14 feet of tape are reserved between the end-ofreel marker and the end of the tape. This space includes at least ten feet of leader and enough tape to hold a record of 9,600 characters in 200 bpi density after the end-of-reel marker is sensed.

Characters are recorded on tape in seven parallel tracks. A change in the magnetic flux in a track records a 1-bit for a given character position. No change in magnetic flux indicates a 0-bit. Six of the tracks contain information; the seventh track is a parity check. The system allows both even and odd parity, as needed. Binary recording uses odd parity. In this mode, the tape records the six-bit characters from memory without change. Binary-coded decimal (BCD) recording uses even parity. In this mode, the tape control unit transforms characters from the channel to conform with standard IBM, BCD interchange code (see Appendix A-1).

Only the capacity of available core storage in the computer limits block length. A record gap (section of blank tape) about 3/4-inch long separates blocks on tape. In writing, the tape automatically produces gap at the end of a record. Reading begins with the first character sensed after the gap and continues until the next gap is encountered.

An inter-record gap, followed by a special, single-character record, marks the end of a file of information. The character is a Tape Mark (0001111). Writing a one-word record in BCD with one-character-per-word format can record such a mark.

A program may write one or more files on a reel of tape. On reading an End-of -File record, the tape control unit stops the tape and sets its End-of-File indicator which may be tested by the program.

The tape control unit considers any record containing only Tape Mark (0001111) characters an End-of-File. The tape reads such characters into memory like any other characters.

As the tape unit writes information, it makes an odd-even count of the number of 1-bits in each track. At the end of each record, it writes a bit for each track such that the total number of 1-bits in each track is even. This parity check sum is always even whether the character parity is even or odd. The character containing these check bits is the longitudinal parity character; the tape unit writes it slightly past the end of recorded information in the block. The longitudinal check character always reflects an even parity check for each channel. In the BCD mode, the check character itself always has an even number of 1-bits. In the binary mode, however, the check character may have either an even or an odd number of 1-bits. This means that a reverse scan over a binary record may result in turning on the error indicator in the buffer even though the record itself is correct. As a general rule, the program ignores the error indicator after a reverse operation.

Routines should always place a TAPE READY TEST (TRT) between tape operations of opposite direction to ensure that the tape unit stops and reverses. Good programming terminates tape writing by several inches of erasure whenever subsequent resumption of recording is anticipated. This eliminates the effects of a possible extraneous character that might arise through subsequent tape repositioning.

Reading

A Read Binary or Read BCD EOM starts a tape which continues until the tape unit detects an End-of-Record gap. If the computer does not instruct the tape unit to continue, it stops in the middle of that gap. When the tape stops, the tape unit disconnects from the channel. If the tape encounters an End-of-File, the tape control unit sets its EOF indicator. The central processor can test this indicator which remains set until the tape unit control receives a new EOM. The tape always stops after the Tape Mark.

At the end of the file, the program reads the EOF character (0001111) into memory along with its check character. In a two character per word read, this appears in the first word of the input area as a 1717 word.

When the tape unit is writing on tape, it may transmit flux disturbing surges ahead of the current writing position; these surges affect previously written records further down the tape. This means that a record in the middle of a file cannot be updated or rewritten if the records that follow it are to be read.

Any error detected either by the channel in the character parity check or by the control unit with the longitudinal parity check sets the channel error indicator. When detecting such an error in reading, the routine should backspace the tape over the erroneous record and attempt to "re-read" the record.

The tape backspaces over records using the Scan feature. A Scan reverse EOM starts the tape in reverse. A TERMINATE INPUT (TIP) EOM should immediately follow. The program then waits for the channel to become inactive (or awaits the End-of-Transmission interrupt if armed and the interrupt system is enabled). When the channel becomes inactive (or the Endof-Transmission interrupt occurs), the tape stops in front of the backwardly traversed record.

A Scan operation is similar to a Read operation except that the channel shifts the characters read through its Word Assembly Register, but does not consider a word complete until a tape gap is encountered. When the tape reaches the gap, the channel uses the last two characters in the word assembly as the only word read from the record. When scanning in reverse, the word consists of the last two characters scanned that are the first two logical characters of the record. This operation assembles these characters in reverse. For example, if the first two characters of the record are 12 and the tape scans the record in reverse, these appear as 21 in the word stored for that record.

The same operations occurs in the forward scan with the last two characters of the record forming the word stored. The Scan is useful for reverse searching on the first word of the records in the file being searched. In this case, the routine starts the tape in a reverse scan and "hangs up" on a WIN. When the tape reaches the beginning of the record, the first word of the record transfers to the buffer. The WIN stores the first word and the program checks the key word against the search key. If they agree, then the program need only wait for the channel to become inactive and the routine reads the record forward. If the record is not the desired one, the program gives another Scan reverse without waiting for the channel to become inactive.

If the tape encounters the End-of-Reel marker while reading, the tape logic sets the End-of-Reel indicator in the tape unit; the program can test this at any time. An End-of-File normally indicates the end of recorded information on tape. Possibly, however, the End-of-Reel indicator may mark the last record on the reel.

Writing

A Write routine writes tape after testing the tape unit for Ready and testing for the file protect ring on the tape reel (i.e., the flag was set by the test). The Write tape EOM starts tape motion; the tape remains in motion until it receives the termination signal from the channel. The tape control unit then writes the remaining characters of the record (those in the channel buffer) and writes the longitudinal check character. When the read-after-write head reads this check character, the tape signals the channel that it has reached Gap. If the tape receives no further Write instruction within one millisecond, the tape stops and disconnects.

If the user wishes to backspace or rewind and then to return at some later time to record additional information at the end of the previous series of records, the routine should write an Endof-File character or erase a segment of tape after the series of written records. This practice provides positive identification of the end of a file and facilitates return to a specific location on the tape. If the programmer does not use this method, the tape may not subsequently stop in the same location at the end of the series of records as it did when writing the last record. This would leave a segment of tape in the gap which has not been written and may cause erroneous operation when reading the tape. In addition to writing under program control, the program can also erase tape. When an Erase EOM with an erase unit address is used, the tape operates as though it were in a Write mode, except that it records no information. The program counts the number of words to be erased.

The use of this type of erase is for the correction of a Write error. When a Write error occurs, an ERASE REVERSE TAPE starts the tape in reverse. Then the same count used to write the record originally controls the erase. This procedure ensures that the tape always returns to the beginning of the erroneous record, even if a bad spot on the tape might appear as a gap. The routine may now rewrite the record. If the Write still produces an error, the routine erases the record backward and then erases it forward, using the same count and bypassing the section of tape where the difficulty occurred. The routine may now rewrite the record on a new section of tape.

The erase procedure is used to produce the required 3.75 inches of blank tape between the load point and the first record. A routine does this by erasing 300 words at 200 bpi density, 834 words at 556 bpi density, or 1200 words at 800 bpi density.

EOM instructions to the tape units specify start-without-leader since the tape unit generates gap at the end of all records for leader. A leader instruction should never be included in a magnetic tape program because an attempt to generate leader may cause an erroneous operation.

Programming

The SES and EOM instructions for normal tape operations are listed below. The EOM instructions use two characters per word format.

TRT n TAPE READY TEST 1051n

TRT test tape unit number n for Not Ready. If the tape is Not Ready, the computer sets the Flag Bit. If the tape is Ready, the computer resets the Flag Bit.

A tape is Not Ready:

if there is no physical unit set to the logical unit number being tested,

if the selected unit is not in the Automatic mode, or

if the tape is in motion for any operation.

FPT tests tape unit number n for file protect ring. If the file ring is inserted, the computer sets the Flag Bit. If not inserted, the computer resets the Flag Bit. The reset will occur if logical unit n is absent from the channel line. BTT tests tape unit number n for the beginning of the tape. If it is not positioned on the load-point marker, the computer sets the Flag Bit. If positioned at the load-point marker, the computer resets the Flag Bit. The reset will occur if logical unit n is absent from the channel line.

ETT tests whether tape unit number n is not positioned at the end of the tape. If the tape unit has not sensed the End-of-Reel marker, the computer sets the Flag Bit. If the End-of-Reel marker has been sensed, the computer resets the Flag Bit. The End-of-Reel condition is reset when the tape is moved backward over the End-of-Reel marker. The reset will occur if logical unit n is absent from the channel line.

DT2 tests tape unit number n for being set at 200 bpi density. If not, the computer sets the Flag Bit. If so, the computer resets the Flag Bit.

DT5 tests tape unit number n for being set at 556 bpi density. If not, the computer sets the Flag Bit. If so, the computer resets the Flag Bit.

DT8 tests tape unit number n for being set at 800 bpi density. If not, the computer sets the Flag Bit. If so, the computer resets the Flag Bit.

TFT test the tape control unit for a tape under its control encountering an End-of-File during the last Read or Scan operation. If the End-of-File indicator is reset, the computer sets the Flag Bit. If the End-of-File indicator is set, the computer resets the Flag Bit.

The End-of-File indicator remains set until another tape operation is requested.

WID II, Z WAITE IAFE IN BINART 0333F	WTB n,2	WRITE TAPE IN BINARY	0335n
--------------------------------------	---------	----------------------	-------

WTB starts tape unit n in a Binary Write mode.

WTD n, 2 WRITE TAPE IN DECIMAL (BCD) 0235n

WTD starts tape unit Wn in a BCD Write mode.

	EFT n,2	ERASE FORWARD TAPE	0337n
--	---------	--------------------	-------

EFT starts tape unit n in an Erase mode.

ERT n,2	ERASE REVERSE TAPE	0737n
ERT starts tap	e unit n in reverse in an Erase mode.	
RTB n,2	READ TAPE IN BINARY	0331n

RTB starts tape unit n in a Binary Read mode.

RTD n,2	READ TAPE IN DECIMAL (BCD)	0231n
RTD starts ta	pe unit n in a BCD Read mode.	
SFB n,2	SCAN FORWARD IN BINARY	0333n
SFB starts tap	be unit n forward in a Binary Scan mode.	

SFD n,2	SCAN FORWARD IN DECIMAL (BCD)	0233n
SFD starts to	pe unit n forward in a BCD Scan mode.	

SRB n, 2SCAN REVERSE IN BINARY0733nSRB starts tape unit n in reverse in a Binary Scan mode.

SRD n,2	SCAN REVERSE IN DECIMAL (BCD)	0633n
SRD starts to	ape unit n in reverse in a BCD Scan mode.	
REW n	REWIND	1411n

REW starts tape unit n in a Rewind.

RTS 0 CONVERT READ TO SCAN 14100

RTS converts an in-process Read operation to a Scan. If the interrupts are disabled when the gap is encountered and the program is hanging on a WIN (executed after RTS, but before the gap), the WIN brings into memory the last two characters from the channel buffer. If the interrupts are enabled, an End-of-Word (I1) interrupt occurs when the gap is encountered by the tape unit; the last character is available via a WIN. If another Read or Scan EOM is executed within 1 millisecond of the gap occurrence, the tape does not stop and no End-of-Record (I2) interrupt occurs; if not, an I2 interrupt occurs when the tape is actively stopping (1 millisecond).

Note: All scans must be in the 2 characters/word mode. This necessarily implies that the read operation preceding an "RTS" must have been in the 2 characters/word mode.

MAGNETIC TAPE EXAMPLE PROGRAMS

The following examples show samples of complete input/output programs for magnetic tape.

EXAMPLE: Magnetic Tape Read

This program reads one record from Magnetic Tape No. 1 on the I/O Channel. The program is a closed subroutine. The tape is not at the beginning or the end of the tape.

Location	Instruction	Address	Comments
FRST	RES	2	This instruction reserves locations for the subroutine entry.
TEST	TRT	1	This instruction tests Ready Magnetic Tape No. 1. The octal configuration for the command is 10511.
	BFT	TEST	This instruction branches back to TRT if the Flag is set. An exit to a routine that de- termines reason for the non-Ready condition can be placed here.
	RTD	1,2	This instruction activates the channel, connects it to Magnetic Tape No. 1, and starts tape motion. The two characters per word and BCD modes are specified.
	LDA	=99	This count is for the RIN instruction to read 100 words.
	RIN	03000	Read 100 words starting at location 03000.
	TIP		Terminate input.
	BRU	*FRST	This instruction branches back to the main program via FRST.

This program	n writes one re	cord on magnet	tic tape. The program is a closed subroutine; it uses Magnetic Tape No. 1.
FRST	RES	2	This instruction reserves locations for the subroutine entry.
TEST	TRT	1	This instruction tests whether Magnetic Tape No. 1 is ready.
	BFT	TEST	This tests the Flag True. This instruction branches back to the Ready test if the Fla is set.
	FPT	1	This instruction tests whether the file protect ring is present on the tape reel.If so the computer sets the Flag Bit.The octal configuration of the address is 14111.
	BFF	BRML	If the Flag is reset, branch to BRML.
	WTD	1,2	This instruction connects the channel to Magnetic Tape No. 1, specifies BCI transfer mode, and starts the tape moving. Two characters per word mode is specified. The octal configuration of the instruction is 02351.
	LDA	=99	The 100 is the block length.
	ROT	02000	Starting at location 02000, ROT writes 100 words.
	TOP		This terminates output.
CTEST	CAT		Wait for channel to disconnect.
	BFF	CTEST	
	BRU	*FRST	This instruction branches back to the main program via FRST.
BRML	BRM	OPER	This instruction branches and marks to an assumed routine to call the operato and instructs him to insert file-protect ring on Magnetic Tape No. 1.

.

LINE PRINTER

SDS buffered line printers are capable of printing up to 1000 lines per minute at 132 characters per line, with a standard set of 56 characters. Printing is accomplished by means of a rotating character drum and a bank of 132 print hammers. The drum passes 56 different characters, in lines of 132 each, past the hammer bank. Upon command from the computer, the selected print hammers drive the paper against the ribbon and onto the appropriate character typeface as it passes the print position. The characters are transmitted sequentially for storage in the printer buffer before printing. A programmable format tape loop provides fixed (or preselected) space control. Upspacing of 1 to 7 lines, as well as page control, may be accomplished by program instructions.

An optional, off-line facility allows the program or the operator to initiate card-to-printer or magnetic tape-to-printer operations simultaneous with computation (see Off-Line Printing).

Printer Controls

The printer controls, Figure 3-6, for SDS line printers consist of eight switches and indicators.




Figure 3-6. Printer Control Indicator Lights and Switches

The POWER ON switch is an alternate action switch. The computer must be turned on for this switch to be activated. Pressing POWER ON lights the top half of the indicator, turns on the motors and hammer driver power supply, and starts a timer that allows the motors to reach proper speed. After 20 seconds the bottom half lights, indicating that the printer is operable.

When the printer is initially turned on, the READY indicator is off. When pressed, it is turned on if:

- 1. paper is loaded in the line printer,
- 2. the lower half of the POWER ON switch is lighted, and
- 3. the hammer power supply is on.

This indicator automatically goes off when the above conditions are not realized. The printer is ready for either on-line or off-line operation when READY is turned on. Ready is reset to preclude computer intervention while changing paper or ribbon, or operating the TOP OF FORM or SINGLE SPACE switches.

Pressing TOP OF FORM causes the printer to position paper according to format tape channel 1. This indicator is lighted only when the format tape is positioned at channel 1, that is, top-of-form on a standard tape loop. This switch is operative when there is paper in the printer and the READY indicator is off.

Pressing SINGLE SPACE causes the printer to upspace paper one single space, independently of the vertical format tape. This switch is operative when there is paper in the machine and READY is off.

The FAULT indicator lights when the printer detects a parity error as information transfers from the buffer to the print hammers, or when it detects a parity error in incoming data from magnetic tape or cards during an off-line operation. It remains lighted until the next EOM addresses the printer. The condition of the light corresponds to the status of a programtestable fault indicator in the printer.

MANUAL OFF LINE[†] is a combination switch and indicator for off-line operation. The computer of the operator may initiate off-line operation, which is indicated by the illumination of the bottom half of this switch. If the operator presses this switch to initiate off-line operation, the top half is also lighted. This indicator is normally reset when the end-of-file is detected from the input unit. Pressing READY when it is lighted also resets it, that is, by switching the printer from the "ready" to the "not ready" state.

The FORMAT/SPACE[†] switch is used in off-line operation. The operator may use either mode, spacing a single space after each line of print, or using the first character stored on tape or cards as a vertical format character.

The TAPE/CARD^t switch selects the desired input device.

Paper Tape Format Loop

A paper tape format loop, placed in the printer, allows upspacing to proceed to prespecified vertical positions on the print page. The format loop is an eight-channel paper tape. Putting a punch in the specified channel at the desired vertical spacing selects the channel upspace. Channel 1 is the top-of-form channel, channel 7 is the bottom-of-form channel, and channel 0 is the single-upspace channel. In the off-line mode with SPACE control, channel 0 controls single spacing. When printing with no format loop inserted in the printer, single upspacing occurs regardless of the channel specified.

Terminating Line Printer Output

When the single-word mode of transmission is used for printing on the line printer, each character transmission for a line must be followed by a TERMINATE OUTPUT (TOP) instruction. TOP is automatically generated with interlaced outputs.

Error Conditions

- 1. Print fault parity error during transfer of character information from print buffer to print hammers.
- 2. Buffer error parity or character rate error during transfer of information through buffer.

[†]If an off-line coupler is not attached to the printer, the MANUAL OFF LINE, FORMAT SPACE, and TAPE CARD indicators neither light nor affect printer operation. Input fault - parity error in incoming data from cards or magnetic tape (during off-line operation only).

Off-Line Printing

The optional, off-line facility allows the line printer to produce printed records from card or magnetic tape sources without computer attention. The character transmission proceeds directly from the source to the computer for other input/ output operations (e.g., card reading on card reader 2, card punch, paper tape read/punch, disk read/write, etc.). Once initiated, the printing operation is controlled by the source and proceeds until the source generates an end-of-file signal (see card input and magnetic tape input for appropriate endof-file conditions).

The FAULT indicator lights when a parity error is detected during the reading of a tape record; the off-line printer rereads the record in an attempt to read good data. If this reread record contains an error, FAULT lights, the off-line operation terminates, and the printer goes back on-line if physically connected to the computer and the MANUAL indicator is off. When a validity check occurs during a card read, FAULT lights, the operation terminates, and the printer goes back on-line if the MANUAL indicator is off. The next EOM addressing the printer resets FAULT if the printer is on-line. If the MANUAL indicator is on, the error condition may be cleared by pressing READY off and then on again. If a fault occurs in an off-line operation initiated by the computer, the usual method for clearing the error is:

- 1. Press MANUAL on.
- 2. Press READY off.
- 3. Press READY on.
- 4. Press MANUAL off.

In a manually-initiated off-line operation, steps 1 and 4 are not required.

Off-line printing can be formatted as desired through the use of a single upspace or the format control mode (see Table 3-3). Off-line printing terminates by an end-of-file indicator from either device. Upon termination of an off-line operation, a physically connected off-line printer system returns on-line, provided the MANUAL indicator is off.

Table 3-3. Format Control Characters

Code	Character	Function
00	0	Skip to format channel 0
01	1	Skip to format channel 1
02	2	Skip to format channel 2
03	3	Skip to format channel 3
04	4	Skip to format channel 4
05	5	Skip to format channel 5
06	6	Skip to format channel 6
07	7	Skip to format channel 7
40	- (hyphen)	Do not space
41	J	Upspace 1 line
42	K	Upspace 2 lines
43	L	Upspace 3 lines
44	M	Upspace 4 lines
45	Ν	Upspace 5 lines
46	0	Upspace 6 lines
47	Р	Upspace 7 lines

Printing Off-Line Under Operator Control

The procedure for operator control of off-line printing is:

- 1. Switch on the desired input device. (Magnetic tape is selected by dialing it to logical tape number 7.)
- 2. Place paper at top of form, as desired, by means of the TOP OF FORM switch.
- 3. Select desired input device by means of the TAPE/CARD switch.
- 4. Select either the FORMAT or SPACE mode as required.
- 5. Press MANUAL OFF LINE switch.
- 6. Press READY switch on, which initiates actual data transfer.

Printing Off-Line Under Computer Control

The procedure for computer control of off-line printing is:

- 1. Turn the equipment on.
- 2. Prepare the desired input device for operation.
- 3. Select desired input device by means of the TAPE/CARD switch.
- 4. Select either the FORMAT or SPACE mode as required.
- 5. Press the READY switch on.
- 6. Under program control, test the tape or card unit and the line printer for "ready" condition.
- 7. Then, to start transfer of data, give the POL instruction to print off-line.

Programming

SES and EOM instructions that have special use with the printer follow. For convenience, assume that the instructions address the channel and connect, test, or use Line Printer Number 1 on the channel.

This instruction tests the printer for a Ready condition. If the printer can accept a line to be printed, or accept a skip or space instruction, it is Ready. If the printer is Ready, the computer sets the Flag Bit. If the printer is Not Ready, the computer resets the Flag Bit.

When the printer is upspacing paper, PRT tests for Ready before the slew is complete. Therefore, PRT is ineffective for separating two successive upspace operations. The second upspace specified may override the first one unless sufficient delay is inserted (see PSP).

EPT 1 END OF PAGE TEST 14160

This instruction tests the printer for having paper positioned at the End-of-Page, which is marked by a punch in channel 7. If not at End-of-Page, the computer sets the Flag Bit. If at Endof-Page, the computer resets the Flag Bit.

PFT 1 PRINTER FAULT TEST 11160

This instruction tests whether the PRINT FAULT indicator is set. If not set, the computer sets the Flag Bit. If set, the computer resets the Flag Bit. This instruction places the printer off-line to begin an off-line print operation. The card reader and/or magnetic tape attached to the channel also goes off-line (see Off-Line Printing).

PSC 1, n PRINTER SKIP TO FORMAT CHANNEL n 1n560

The printer skips to format control channel n, where n denotes a channel number from 0 to 7. The format control is an eightchannel paper tape loop that is as long as the paper being used. (See PSP for timing.)

The printer upspaces from 0 to 7 lines as specified by n. Consecutive upspace instructions must be separated by a sufficient time delay. Otherwise, the two PSP instructions may be merged by the printer. Approximate completion times for PSP (from initiation of instruction to paper stop) are:

Upspace 1 line: 25 milliseconds Upspace more than 1 line: Add 10 milliseconds for each additional line.

Off-Line Print Termination

Off-line printing terminates when an end-of-file indicator from the magnetic tape unit or card reader occurs. When printing from magnetic tape, the print operation terminates when the first character read from a record is the end-of-file code, octal 17.

When printing from cards, the print operation terminates when the end-of-file signal comes from the reader. This occurs when the card hopper becomes empty and the EOF ON switch on the reader is on (END OF FILE indicator lights). If the hopper becomes empty when EOF ON is not lighted, the printer waits for more cards to be placed in the hopper and the reader to become ready. When the reader is again ready, printing resumes.

EXAMPLE: Print Two Lines

This program prints two lines at the top of a page with a single upspace between. Assume that the printer is Ready or is becoming Ready after a print operation. The program is a closed subroutine for printer number 1.

Location	Instruction	Address	Comments
FRST	RES	2	Saves locations for subroutine entry .
	LDA	= 65	Load A with 65 for the length of a line image.
TSTI	PRT	1	This instruction tests for printer Ready. If not Ready,the computer resets the Flag Bit. If Ready,the computer sets the Flag.
	BFF	TSTI	Not Ready, return to the test.
	PSC	1, 1	This instructs the printer to move paper to the top of the page. The octal configuration is 11560.
	PLP	1, 2	Connect line printer to the channel, specify 2 character/word mode.
	ROT	LINE1	Output 66 words from line 1 image area.
	TOP		Terminate output.
TST2	CAT		Wait for channel to disconnect
	BFF	T ST2	
	LDA	= 65	Reload A with 65.
TST3	PRT	1	Wait for printer to become ready after printing first line.
	BFF	TST3	
	PSP	1, 1	Upspace printer 1 line. The octal configuration is 11760.
	PLP	1, 2	Address printer.
	ROT	LINE2	Output image for line 2.
	TOP		Terminate.
	BRU	* FRST	Exit the subroutine via the BRU.

SDS CHARACTER CODES

Cha	racters	SDS Internal	N Card	Nagnetic Tape BCD Code	Charc	acters	SDS Internal	l Card	Magnetic Tape BCD Code
Typewriter	Printer	Code	Code	on Tape	Typewriter	Printer	Code	Code	on Tape
ø	0	00	0	12	-	-	40	11	40
1	1	01	1	01	L	J	41	11-1	41
2	2	02	2	02	к	к	42	11-2	42
3	3	03	3	03	L	L	43	11-3	43
4	4	04	4	04	м	м	44	11-4	44
5	5	05	5	05	Ν	N	45	11-5	45
6	6	06	6	06	0	0	46	11-6	46
7	7	07	7	07	Р	Р	47	11-7	47
8	8	10	8	10	Q	Q	50	11-8	50
ý 9	9	11	9	11	R	R	51	11-9	51
Space	Blank	12	8-2	123	Car. Ret. !(1)	<u>5</u> ا	52	11-04	52
# or =	=	13	8-3	13	\$	\$	53	11-8-3	53
@ or '	1	14	8-4	14	*	*	54	11-8-4	54
:	:	15	8-5	15]]	55	11-8-5	55
>	>	16	8-6	16	;	;	56	11-8-6	56
1	4	17	8-7	17	Δ	Δ	57	11-8-7	57
& or +	+	20	12	60	ħ	Blank	60	Blank	20
A	А	21	12-1	61	/	1	61	0-1	21
В	В	22	12-2	62	S	S	62	0-2	22
С	С	23	12-3	63	т	т	63	0-3	23
D	D	24	12-4	64	U	U	64	0-4	24
E	É	25	12-5	65	V	V	65	0-5	25
F	F	26	12-6	66	W	W	66	0-6	26
G	G	27	12-7	67	х	х	67	0-7	27
Н	Н	30	12-8	70	Y	Y	70	0-8	30
I		31	12-9	71	z	^z	71	0-9	31
Backspace ?	(1) _? (5)	32	12-0(4)	72	Tab ‡ (1)	ŧQ	72	0-8-2	32
•	•	33	12-8-3	73	,	,	73	0-8-3	33
Дor))	34	12-8-4	74	% or ((C	74	0-8-4	34
[[35	12-8-5	75	m č	<u>ر</u> 5	75	0-8-5	35
<	< ()	36	12-8-6	76	Ν	`@	76	0-8-6	36
\$ Stop	 ≰(5)	37 ⁽²⁾	12-8-7	77	# Delete	` _©	772	0-8-7	37

NOTES:

() The characters ? ! and ‡ are for input only. The functions Backspace, Carriage Return, or Tab always occur on output.

(2) On the off-line paper tape preparation unit, 37 serves as a stop code and 77 as a code delete.

(3) The internal code 12 is written on tape as a 12 in BCD. When read, this code is always converted to 00.

4 The codes 12-0 and 11-0 are generated by the card punch; however, the card reader will also accept 12-8-2 for 32 and 11-8-2 for 52 to maintain compatibility with earlier systems.

5 For the 64-character printers only.

TABLE OF POWERS OF TWO

OCTAL-DECIMAL INTEGER CONVERSION TABLE

			0	1	2	3	4	5	6	7	ן		0	1	2	3	4	5	6	7
0000	0000	0000	0000	0001	0002	0003	0004	0005	0006	0007	1	0400	0256	0257	0258	0259	0260	0261	0262	0263
10 0777	to 0511	0010		_	0010 0018							0410	0264	0265	0266	0267	0268	0269	0270 0278	
(Octal)	(Decimal)	0030			0026							0420							0286	
		0040			0034								0288							
Octal	Decimal	0050	1		0042 0050							0450							0302 0310	1
10000 -		0070	0056	005 7	0058	0059	0060	0061	0062	0063			0312							
20000 - 30000 -		0100	0064	0065	0066	0067	0068	0069	0070	0071		0500	0320	0321	0322	0323	0324	0325	0326	0327
40000 -		0110			0074								0328							
50000 - 60000 -		0120	4		0082 0090								0336							
70000 -		1 .	0096										0352							
		0150			0106								0360							
		0160	0120		0114 0122								0368 0376							
		0200	0128	0129	0130	0131	0132	0133	0134	0135		0600	0384	0385	0386	0387	0388	0389	0390	0391
			0136										0392 0400							
		0220	0152		0146 0154								0408							
		0240	0160	0161	0162	0163	0164	0165	0166	0167			0416							
		0250			0170 0178								0424 0432							
		0270			0186								0440							1
		0300	1		0194								0448							
		0310			0202 0210								0456 0464							
			0216									0730	0472	0473	0474	0475	0476	0477	0478	0479
			0224									1	0480							
		0350	0232		0234 0242								0488 0496							
		0370	0248	0249	0250	0251	0252	0253	0254	0255		0770	0504	0505	0506	0507	0508	0509	0510	0511
		•								0255	1	0110								
			0	1	2	3	4	5	6	7		01101	0	1	2	3	4	5	6	7
1000	0512	1000	0512	1 0513	2 0514	3 0515	4 0516	5	6 0518	7 0519		1400	0	1 J769	2 0770	3 0771	4	0773	6 0774	0775
1000 to 1777	0512 to 1023	1010	0512 0520	1 0513 0521	2 0514 0522	3 0515 0523	4 0516 0524	5 0517 0525	6 0518 0526	7 0519 0527		1400 1410	0 0768 0776	1 J769 0777	2 0770 0778	3 0771 0779	4 0772 0780	0773 0781	6 0774 0782	0775 0783
to 1777	to	1	0512 0520 0528	1 0513 0521 0529	2 0514	3 0515 0523 0531	4 0516 0524 0532	5 0517 0525 0533	6 0518 0526 0534	7 0519 0527 0535		1400 1410 1420	0	1 0769 0777 0785	2 0770 0778 0786	3 0771 0779 0787	4 0772 0780 0788	0773 0781 0789	6 0774 0782 0790	0775 0783 0791
to 1777	to 1023	1010 1020 1030 1040	0512 0520 0528 0536 0544	1 0513 0521 0529 0537 0545	2 0514 0522 0530 0538 0546	3 0515 0523 0531 0539 0547	4 0516 0524 0532 0540 0548	5 0517 0525 0533 0541 0549	6 0518 0526 0534 0542 0550	7 0519 0527 0535 0543 0551		1400 1410 1420 1430 1440	0 0768 0776 0784 0792 0800	1 0769 0777 0785 0793 0801	2 0770 0778 0786 0794 0802	3 0771 0779 0787 0795 0803	4 0772 0780 0788 0796 0804	0773 0781 0789 0797 0805	6 0774 0782 0790 0798 0806	0775 0783 0791 0799 0807
to 1777	to 1023	1010 1020 1030	0512 0520 0528 0536 0544 0552	1 0513 0521 0529 0537 0545 0553	2 0514 0522 0530 0538	3 0515 0523 0531 0539 0547 0555	4 0516 0524 0532 0540 0548 0556	5 0517 0525 0533 0541 0549 0557	6 0518 0526 0534 0542 0550 0558	7 0519 0527 0535 0543 0551 0559		1400 1410 1420 1430 1440 1450	0 0768 0776 0784 0792 0800 0808	1 0769 0777 0785 0793 0801 0809	2 0770 0778 0786 0794 0802 0810	3 0771 0779 0787 0795 0803 0811	4 0772 0780 0788 0796 0804 0812	0773 0781 0789 0797 0805 0813	6 0774 0782 0790 0798 0806 0814	0775 0783 0791 0799 0807 0815
to 1777	to 1023	1010 1020 1030 1040 1050	0512 0520 0528 0536 0544 0552 0560	1 0513 0521 0529 0537 0545 0553 0561	2 0514 0522 0530 0538 0546 0554	3 0515 0523 0531 0539 0547 0555 0563	4 0516 0524 0532 0540 0548 0556 0564	5 0517 0525 0533 0541 0549 0557 0565	6 0518 0526 0534 0542 0550 0558 0566	7 0519 0527 0535 0543 0551 0559 0567		1400 1410 1420 1430 1440 1450	0 0768 0776 0784 0792 0800 0808 0816	1 0769 0777 0785 0793 0801 0809 0817	2 0770 0778 0786 0794 0802 0810	3 0771 0779 0787 0795 0803 0811 0819	4 0772 0780 0788 0796 0804 0812 0820	0773 0781 0789 0797 0805 0813 0821	6 0774 0782 0790 0798 0806 0814 0822	0775 0783 0791 0799 0807 0815 0823
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 11100	0512 0520 0528 0536 0544 0552 0560 0568 0576	1 0513 0521 0529 0537 0545 0553 0561 0569 0577	2 0514 0522 0530 0538 0546 0554 0554 0562 0570 0578	3 0515 0523 0531 0539 0547 0555 0563 0571 0579	4 0516 0524 0532 0540 0548 0556 0564 0572 0580	5 0517 0525 0533 0541 0549 0557 0565 0573 0581	6 0518 0526 0534 0542 0550 0558 0566 0574 0582	7 0519 0527 0535 0543 0551 0559 0567 0575 0583		1400 1410 1420 1430 1440 1450 1460 1470 1500	0 0768 0776 0784 0792 0800 0808 0816 0824 0832	1 0769 0777 0785 0793 0801 0809 0817 0825 0833	2 0770 0778 0786 0794 0802 0810 0818 0826 0834	3 0771 0779 0787 0795 0803 0811 0819 0827 0835	4 0772 0780 0788 0796 0804 0812 0820 0828 0836	0773 0781 0789 0797 0805 0813 0821 0829 0837	6 0774 0782 0790 0798 0806 0814 0822 0830 0838	0775 0783 0791 0799 0807 0815 0823 0831 0839
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 11100	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584	1 0513 0521 0529 0537 0545 0553 0561 0569 0577 0585	2 0514 0522 0530 0538 0546 0554 0562 0570 0578 0586	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587	4 0516 0524 0532 0540 0548 0556 0564 0572 0580 0588	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589	6 0518 0526 0534 0550 0558 0566 0574 0582 0590	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591		1400 1410 1420 1440 1440 1460 1460 1470 1500 1510	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840	1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841	2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0842	3 0771 0779 0787 0795 0803 0819 0827 0835 0843	4 0772 0780 0788 0796 0804 0812 0820 0828 0828 0836 0844	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 11100 1110 1120	0512 0520 0528 0536 0544 0552 0560 0568 0576	1 0513 0521 0529 0545 0553 0561 0569 0577 0585 0593	2 0514 0522 0530 0538 0546 0554 0554 0570 0578 0586 0594	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595	4 0516 0524 0520 0540 0548 0556 0564 0572 0580 0588 0596	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597	6 0518 0526 0534 0550 0558 0566 0574 0582 0590 0598	7 0519 0527 0535 0543 0559 0567 0575 0575 0583 0591 0599		1400 1410 1420 1430 1440 1460 1460 1470 1500 1510 1520	0 0768 0776 0784 0792 0800 0808 0816 0824 0832	1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849	2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0834	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851	4 0772 0780 0788 0796 0804 0812 0820 0828 0828 0836 0844 0852	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130 1140	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608	1 0513 0521 0529 0537 0545 0553 0569 0577 0585 0593 0601 0609	2 0514 0522 0530 0548 0554 0554 0554 0570 0578 0586 0594 0602 0610	3 0515 0523 0531 0547 0555 0563 0571 0579 0587 0595 0603 0611	4 0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0604 0612	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613	6 0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606 0614	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615		1400 1410 1420 1440 1440 1460 1460 1470 1500 1510 1520 1530 1540	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864	1 J769 0777 0785 0793 0809 0817 0825 0833 0841 0849 0857 0865	2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0858	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867	4 0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869	6 0774 0782 0790 0806 0814 0822 0830 0838 0846 0854 0854 0852 0870	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130 1140 1150	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600	1 0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617	2 0514 0522 0530 0538 0554 0552 0570 0578 0578 0594 0602 0610 0618	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619	4 0516 0524 0532 0540 0556 0564 0572 0580 0588 0596 0604 0612 0620	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0621	6 0518 0526 0534 0550 0558 0566 0574 0582 0590 0598 0606 0614 0622	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0591 0591 0607 0615 0623		1400 1410 1420 1430 1440 1460 1460 1470 1500 1510 1520 1530 1540 1550	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856	1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873	2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0834 0834 0858 0858 0858 0858	3 0771 0779 0787 0795 0803 0819 0827 0835 0843 0851 0859 0867 0875	4 0772 0780 0788 0804 0812 0820 0828 0836 0844 0852 0866 0868 0868	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877	6 0774 0782 0790 0806 0814 0822 0830 0838 0846 0854 0854 0852 0870 0878	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1110 1120 1130 1130 1150 1160	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616	1 0513 0521 0529 0537 0545 0553 0569 0577 0585 0593 0601 0609 0617 0625	2 0514 0522 0530 0538 0546 0554 0554 0570 0578 0586 0594 0602 0610 0618 0626	3 0515 0523 0531 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627	4 0516 0524 0532 0548 0556 0564 0572 0580 0588 0596 0604 0612 0620 0628	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0629	6 0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606 0614 0622 0630	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631		1400 1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1550 1550 1550	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872	1 0769 0777 0785 0793 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881	2 0770 0778 0794 0802 0810 0818 0826 0834 0842 0850 0858 0858 0858 0866 0874 0882	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0859 0867 0875 0883	4 0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0846 0868 0876 0868	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0878 0878	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1120 1130 1140 1150 1160 1170	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0576 0584 0592 0600 0608 0616 0624 0632 0640	1 0513 0521 0529 0537 0545 0553 0569 0577 0585 0593 0593 0601 0609 0617 0625 0633 0641	2 0514 0522 0530 0538 0546 0554 0570 0578 0578 0578 0594 0602 0610 0618 0626 0634 0642	3 0515 0523 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0635 0643	4 0516 0524 0532 0540 0548 05564 0572 0580 0588 0596 0604 0620 0628 0664	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0605 0605 0605 0663 0662 06637	6 0518 0526 0534 0550 0558 0566 0574 0582 0696 0614 0622 0630 0638 0646	7 0519 0527 0535 0543 0551 0575 0575 0575 0583 0599 0607 0615 0623 0631 0639 0647		1400 1410 1420 1430 1440 1450 1470 1500 1510 1510 1530 1540 1550 1560 1570 1600	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872 0880 0888 0896	1 J769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881 0889 0897	2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0850 0858 0856 0856 0866 0874 0882 0890 0898	3 0771 0779 0787 0785 0803 0811 0819 0827 0843 0851 0859 0867 0867 0867 0883 0891	4 0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0866 0868 0866 0884 0862 0868 0868 08692 0900	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893	6 0774 0792 0799 0806 0814 0822 0830 0838 0846 0854 0854 0870 0878 0870 0878 0870 0878	0775 0783 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1120 1130 1140 1150 1160 1170 1220	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656	1 0513 0521 0529 0537 0545 0553 0561 0585 0585 0593 0601 0609 0617 0625 0625 0641 0649 0657	2 0514 0522 0530 0538 0546 0554 0554 0570 0578 0586 0594 0602 0610 0618 0620 0618 06234 0642 0650 0658	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0595 0603 0611 0619 0627 0635 0643 0659	4 0516 0524 0532 0540 0548 0556 0564 0564 0612 0620 0628 0628 0628 0628 0628 0628 062	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 06153 0629 0629 0629 0629 0629 0629 0629	6 0518 0526 0534 0554 0558 0566 0574 0582 0590 0614 0622 0630 0638 06646 0654 0662	7 0519 0527 0535 0543 0559 0567 0575 0583 0591 0615 0623 0631 0639 0647 0655 0663		1400 1410 1420 1430 1440 1460 1470 1500 1510 1520 1530 1550 1550 1550 1560 1570 1600 1610 1620	0 0768 0776 0784 0792 0800 0880 0816 0824 0832 0840 0848 0856 0864 0872 0880 0888 0896 0904 0912	1 J769 0777 0785 0793 0801 0809 0825 0833 0841 0849 0857 0863 0873 0881 0889 0897	2 0770 0778 0778 0786 0794 0810 0818 0826 0818 0842 0850 0842 0850 0842 0852 0842 0852 0844 0842 0850 0842 0850 0848 0864 0882 0889 08898	3 0771 0779 0787 0795 0803 0811 0819 0827 0843 0843 0843 0843 0843 0843 0843 0843	4 0772 0780 0788 0796 0804 0820 0828 0836 0844 0852 0860 0864 0852 0864 0852 0864 0852 0866 0884 0892	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 0891 0901 0909 0917	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0854 0878 0878 0878 0878 0894	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0875 0863 0871 0895 0887 0295
to 1777	to 1023	1010 1020 1030 1050 1060 1070 1100 1120 1140 1150 1160 1160 1170 1220 1220 1220	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656	1 0513 0521 0529 0537 0545 0563 0569 0657 0623 0601 0609 0617 0623 0631 0641 0649 0657	2 0514 0522 0530 0538 0546 0554 0562 0578 0586 0594 0602 0610 0618 0626 0610 0618 0626 0626 0650 0658 06666	3 0515 0523 0539 0547 0555 0563 0571 0579 0595 0603 0611 0619 0627 0635 0643 0651 0659 0667	4 0516 0524 0532 0540 0548 0556 0564 0572 0580 0596 0604 0612 0628 0636 0628 0636 0644	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0657 0613 0629 0637 0645 0653 0661	6 0518 0526 0534 0542 0550 0558 0566 0574 0598 06590 06598 06590 06598 06590 06598 06590 06598 06590 06598 0654 0662 0662	7 0519 0527 0525 0543 0551 0575 0575 0575 0599 0607 0615 0623 0631 0639 0647 0655 0663		1400 1410 1420 1430 1440 1460 1470 1500 1510 1520 1530 1540 1550 1550 1570 1600 1610 1620 1630	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872 0880 0888 0896 0904 0912 0920	1 J769 0777 0785 0793 0801 0805 0825 0833 0841 0849 0857 0865 0873 0849 0897 0905	2 0770 0778 0786 0786 0786 0786 0786 0786	3 0771 0779 0787 0785 0803 0811 0819 0827 0843 0851 0859 0867 0875 0883 0891 0899 0907 0915 0923	4 0772 0780 0788 0786 0804 0812 0820 0828 0820 0828 0844 0852 0852 0860 0852 0852 0860 0854 0852 0860 0852 0860 0852 0890 0908 09908 09916 0924	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901 0909 0917 0925	6 0774 0782 0790 0798 0806 0814 0822 0830 0846 0854 0854 0862 0870 0878 0886 0894 0910 0918 0926	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0863 0871 0879 0887 0895 0991
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1120 1130 1150 1150 1150 1170 1220 1220 1220 1220 1220	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656 0664 0672 0680	1 0513 0521 0529 0537 0545 0561 0569 0577 0585 0593 0601 0607 0617 0625 0633 0641 0649 0657 0665 0673 0681	2 0514 0522 0530 0538 0546 0554 0552 0570 0578 0586 0594 0602 0618 0626 0634 0642 0650 0658 0658 0658 0658 0658	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0635 0643 0651 0659 0667 0675	4 0516 0524 0540 0548 0556 0564 0558 0556 0588 0596 0664 0620 0620 0620 0628 0620 0664 0662 06660 06684	5 0517 0525 0533 0541 0549 0557 0557 0557 0557 0557 0557 0557 0645 0653 0621 0629 0637 06645 0653 0661 0669 0677 0685	6 0518 0526 0534 0550 0558 0566 0574 0582 0590 0598 0614 0622 0630 0622 0630 0646 0654 0678 0678	7 0519 0527 0535 0543 0559 0567 0575 0583 0599 0607 0615 0623 0623 0623 0623 0623 0623 06267 06655		1400 1410 1420 1430 1440 1450 1470 1500 1510 1550 1540 1550 1540 1550 1560 1560 1610 1620 1630	0 0768 0776 0784 0792 0800 0880 0816 0824 0832 0840 0848 0856 0864 0872 0880 0888 0896 0904 0912	1 J769 0777 0785 0793 0801 0825 0833 0841 0849 0857 0865 0873 0887 0889 0897 0905	2 0770 0778 0786 0794 0802 0818 0826 0838 0826 0858 0850 0858 0858 0858 0858 0858 085	3 0771 0779 0787 0785 0803 0811 0827 0827 0825 0843 0851 0843 0851 0843 0851 0859 0867 0875 0883 0891 0907 0915	4 0772 0780 0788 0796 0804 0820 0820 0820 0820 0820 0844 0852 0860 0852 0860 0854 0852 0860 0854 0852 0960 0900 0900 0904 0924	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901 0909 0901 0905 0925 0933	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0854 0854 0862 0870 0878 0876 0878 0886 0894 0902 0910 0910 0926 0934	0775 0783 0791 0799 0807 0815 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919 0927 0935
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1120 1130 1140 1140 1140 1170 1220 1230 1220 1230 1250	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656 0664 0664 06672	1 0513 0521 0529 0537 0545 0553 0561 0585 0593 0601 0609 0617 0625 0633 0641 0649 0657 0665 0673 0681	2 0514 0522 0530 0538 0546 0554 0554 0570 0578 0586 0594 0602 0610 0618 0620 0610 0618 0666 0634 0658 06666 0674 0682 0690	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0595 0603 0611 0619 0627 0635 0643 0659 0667 0675 0683 0691	4 0516 0524 0532 0540 05586 0554 05586 0554 0558 0558 0558 0558 0654 0620 0628 0620 0628 0626 0664 0652 0664 0652	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 06597 0605 0629 0629 0629 0629 0629 0629 0629 0629	6 0518 0526 0534 0552 0558 0558 0558 0558 0558 0558 0558	7 0519 0527 0535 0543 0559 0567 0575 0623 0639 0647 0655 0663 0647 0655		1400 1410 1420 1430 1440 1460 1460 1500 1510 1520 1530 1550 1550 1550 1560 1570 1600 1610 1620 1650 1660	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872 0880 0864 0872 0888 0896 0904 0912 0920 0928	1 J769 0777 0785 0793 0801 0809 0841 0849 0857 0865 0873 0881 0889 0897 0905 0913 0929 0937 0945	2 0770 0778 0778 0786 0794 0810 0818 0826 0818 0842 0850 0858 0850 0858 0856 0874 0882 0882 08890 08898 0906 0914 0923 0930 0938	3 0771 0779 0787 0795 0803 0811 0819 0827 0843 0843 0843 0843 0843 0843 0843 0843	4 0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0864 0866 0864 0866 0864 0866 0864 0892 0900 0908 0916 0922 0940	0773 0789 0789 0797 0805 0813 0829 0837 0845 0845 0845 0845 0845 0845 0845 0845	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0854 0878 0878 0878 0878 0878 0894 0910 0918 0926 0932 0950	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0875 0863 0871 0879 0887 0895 0903 0911 0919 0927 0933 0943 0943 0943
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1120 1140 1150 1140 1150 1140 1210 1220 1220 1220 1240 1250 1260 1270	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656 0664 0656 0688	1 0513 0521 0529 05537 0545 0553 0561 0569 0577 0585 0593 0661 0609 0617 0625 0633 0641 0649 0657 0665 06657 0665	2 0514 0522 0530 0538 0546 0554 0554 0570 0578 0586 0594 0602 0618 0626 0634 0642 0650 0658 06666 0674 0682 0698	3 0515 0523 0531 0539 0547 0555 0563 0571 0595 0603 0611 0619 0627 0643 0651 0643 0651 0667 0665 0663 0667 0675	4 0516 0524 0540 0548 0556 0564 0572 0580 0596 0604 0620 0628 0636 0668 0668 0668 0668 0668 0668 066	5 0517 0525 0533 0541 0549 0557 0565 0673 0605 0613 0629 0635 0645 0653 0661 0669 06677 0685 0693 0701	6 0518 0526 0534 0542 0550 0574 0588 0606 0614 0622 0630 0638 0646 0654 0662 0670 0678 0686 0694 0702	7 0519 0527 0535 0543 0551 0575 0575 0575 0623 0607 0615 0623 0631 0639 0647 0655 0663 0663 0663 0663 0663 0679 0665 0703		1400 1410 1420 1430 1440 1450 1470 1500 1510 1520 1530 1540 1550 1550 1570 1600 1610 1620 1630 1640 1650 1670	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872 0888 0896 0904 0912 0920 0928 0936 0944 0952	1 J769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0865 0873 0865 0913 0921 0929 0937 0945 0953	2 0770 0778 0786 0786 0786 0786 0826 0828 0850 0850 0850 0858 0850 0858 0856 0854 0850 0858 0850 0858 0850 0858 0898 0914 0922 0930 0924	3 0771 0779 0787 0785 0803 0811 0827 0827 0827 0827 0827 0843 0851 0859 0867 0859 0867 0899 0907 0915 0923 0923 0923 0925	4 0772 0780 0788 0796 0804 0820 0820 0820 0820 0820 0844 0852 0860 0868 0868 0854 0860 0868 0854 0892 0900 0908 0994 0994 0924 0926	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901 0909 0917 0925 0933 0941 0949 0957	6 0774 0782 0790 0798 0806 0814 0822 0830 0854 0854 0854 0862 0870 0878 0878 0878 0878 0894 0902 0910 0918 0926 0934 09250 0958	0775 0783 0791 0799 0807 0815 0831 0839 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919 0927 0935 0943 0951 0959
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1120 1130 1140 1140 1140 1140 1220 1230 1240 1250 1250 1260 1270 1310	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656 0664 0656 0664 0656 0664 0656 0668 0666 0668 0696	1 0513 0521 0529 0537 0545 0553 0561 0585 0593 0601 0609 0617 0625 0633 0641 0649 0657 0665 0673 0681 0689 0689 0705 0713	2 0514 0522 0530 0538 0546 0554 0554 0570 0578 0586 0594 0602 0610 0618 0620 0610 0618 0666 0634 0642 0650 0658 06666 0674 0682 0698 0706 0714	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0595 0603 0611 0619 0627 0635 0643 0659 0667 0675 0683 0691 0699 0707 0715	4 0516 0524 0532 0540 0548 0556 0604 0572 0580 0658 0658 0659 0620 0628 0620 0628 0620 0628 0664 0652 0664 0664 0664 0664 0664 0664 0664 066	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 06597 0605 0629 0629 0629 0629 0629 0629 0629 0629	6 0518 0526 0534 0552 0558 0558 0558 0558 0558 0558 0558	7 0519 0527 0535 0543 0559 0567 0575 0623 0631 0639 0647 0655 0663 0671 0679 0647 0655 0663 0671 0679 0687 0695 0703		1400 1410 1420 1430 1440 1460 1470 1500 1520 1530 1550 1550 1550 1550 1560 1570 1600 1620 1630 1650 1660 1670 1710	0 0768 0776 0784 0792 0800 0808 0824 0832 0840 0848 0856 0864 0872 0880 0888 0896 0904 0912 0920 0928 0994 0912 0920 0928 0944 0952	1 J769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0857 0853 0873 0881 0889 0995 0913 0929 0937 0945 0953 0961 0969	2 0770 0778 0778 0786 0794 0810 0818 0826 0818 0826 0850 0858 0850 0858 0856 0874 0882 0890 08828 0906 0914 0922 0930 0938 0946 0954	3 0771 0779 0787 0795 0803 0811 0819 0827 0843 0843 0843 0843 0851 0859 0867 0875 0883 0881 0889 0907 0915 0923 0931 0939 0947 0955	4 0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0864 0866 0864 0866 0884 0892 0900 0908 0916 0922 0940 0948 0956	0773 0781 0789 0797 0805 0813 0829 0829 0845 0845 0845 0845 0845 0845 0845 0845	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0854 0878 0878 0878 0878 0970 0918 0926 0938 0950 0958 0966 0974	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0855 0863 0871 0875 0895 09911 0995 09927 0943 0943 0943 0945 0945
to 1777	to 1023	1010 1020 1030 1050 1060 1070 1100 1120 1130 1140 1150 1140 1170 1220 1230 1240 1220 1240 1240 1260 1270 1310 1320	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656 0664 0672 0680 0688 0696 0704 0712 0720	1 0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0661 0625 0641 0649 0649 0649 0649 0647 06657 0665 0673 0681 0689 0697	2 0514 0522 0530 0538 0546 0554 0554 0554 0556 0570 0578 0586 0594 0602 0610 0618 0620 0618 0626 0634 0642 0650 0658 0666 0674 0682 0698 0706 0716 07122	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0595 0603 0611 0619 0627 0635 0643 0651 0659 0667 0675 0683 0699 0707 0715	4 0516 0524 0532 0540 0548 0564 0564 0564 0620 0628 0620 0628 0626 0668 0652 0668 0652 0660 0668 0676 0692 0700	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0657 0605 0613 0629 0637 0645 0663 0661 0669 0677 0685 0661 0669 0677 0685 0693 0701	6 0518 0526 0534 0542 0550 0566 0574 0582 0590 0658 0614 0622 0630 0646 0654 0662 0670 0678 0662 0670 0678 0664 0662 0670 0702	7 0519 0527 0535 0543 0551 0567 0575 0653 0659 0631 0639 0647 0655 0663 0655 0663 0671 0675 0685 0695 0703 0711		1400 1410 1420 1430 1440 1460 1470 1500 1570 1500 1550 1550 1570 1600 1610 1620 1630 1640 1650 1660 1670 1710 1720	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0864 0872 0880 0888 0896 0904 0912 0920 0928 0936 0928 0936 0936 0952	1 J769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0881 0889 0905 0905 0905 0913 0921 0923 0945 0953 0961 0969 0967	2 0770 0778 0786 0786 0786 0786 08784 0826 0834 0850 0850 0850 0850 0850 0850 0850 085	3 0771 0779 0787 0795 0803 0811 0819 0827 0875 0843 0851 0859 0867 0875 0883 0891 0997 0915 0923 0931 0939 0947 0955	4 0772 0780 0788 0796 0804 0812 0820 0820 0828 0836 0844 0852 0860 0864 0852 0860 0864 0852 0860 0900 0908 0916 0924 0930 0948 0956	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901 0909 0917 0925 0931 0949 0957 0949 0957	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0870 0878 0870 0878 0870 0878 0894 0902 0910 0918 0926 0934 0926 0958 0958	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0867 0895 0903 0911 0919 0927 0935 0943 0951 0959 0967 0975 0983
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1120 1130 1140 1150 1160 1170 1220 1220 1220 1220 1220 1240 1250 1260 1270 1310 1310 1320 1340	0512 0520 0528 0536 0544 0552 0560 0568 0576 0568 0576 0568 0608 0608 0616 0624 0640 0648 0664 0664 0664 0664 0664 066	1 0513 0521 0529 0537 0545 0561 0569 0577 0585 0593 0601 0609 0617 0625 0633 0641 0649 0657 0663 0673 0681 0689 0697 0729 0737	2 0514 0522 0530 0538 0546 0554 0552 0570 0578 0586 0594 0602 0610 0618 0626 0634 0642 0650 0658 0666 0674 0682 0690 0698 0706 0714 0738	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0635 0643 0651 0659 0667 0675 0683 0691 0679 0707 0715 0731 0731	4 0516 0524 0532 0540 0556 0556 0556 0556 0556 0556 0556	5 0517 0525 0533 0541 0549 0557 0557 0557 0557 0557 0557 0557 055	6 0518 0526 0534 0550 0558 0566 0574 0582 0590 0598 0606 0614 0622 0630 0638 0646 0654 0662 0670 0678 0686 0694 0702 0710 0718	7 0519 0527 0535 0543 0559 0567 0559 0667 0615 0623 0623 0623 0623 0631 0639 0647 0655 0663 0679 0687 0695 0703 0711 0719 0727		1400 1410 1420 1430 1440 1450 1470 1500 1510 1550 1540 1550 1540 1550 1560 1560 1560 1610 1630 1640 1650 1640 1650 1670 1710 1720 1730 1740	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0876 0888 0896 0904 0912 0920 0928 0936 0944 0952 0960 0968 0976	1 J769 0777 0785 0793 0809 0809 0809 0857 0865 0853 0841 0849 0857 0865 0913 0929 0925 0923 0945 0929 0953 0961 0965 0953	2 0770 0778 0778 0778 0794 0802 0810 0818 0826 0858 0856 0854 0858 0864 0854 0874 0822 0890 0914 0922 0930 0938 0946 0954	3 0771 0779 0787 0795 0803 0811 0819 0827 0843 0855 0843 0855 0883 0875 0883 0891 0907 0915 0923 0931 0939 0947 0955	4 0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0876 0876 0924 0900 0932 0940 0932 0940 09356 0956	0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901 0909 0917 0925 0933 0941 0949 0957 0955 0973 0989 0997	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0878 0878 0878 0894 0910 0918 0926 0910 0918 0926 0958 0958	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919 0927 0935 0943 0951 0959 0967 0995
to 1777	to 1023	1010 1020 1030 1040 1050 1060 1070 1100 1120 1130 1150 1150 1150 1220 1220 1220 1220 122	0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656 0664 06648 0656 06688 0696 0704 0728	1 0513 0521 0529 0537 0545 0553 0561 0569 0657 0665 0673 06625 0673 0681 0689 0681 0689 0687 0705 0713 0721	2 0514 0522 0530 0538 0546 0554 0554 0554 0594 0602 0610 0618 0626 0634 0642 0650 0658 06666 0674 0682 0690 0698 0706 0714 0722 0730 0746	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0595 0603 0611 0619 0627 0635 0643 0659 0667 0675 0683 0691 0699 0707 0715 0723 0731 0739	4 0516 0524 0532 0540 0548 0556 0604 0652 0620 0628 0636 0644 0652 0660 06684 0662 0664 0662 0664 0662 0664 0768 0760 0748	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0629 0637 0645 0653 0661 0669 0677 0685 0693 0701 0709 0717 0725	6 0518 0526 0534 0552 0558 0558 0558 0558 0558 0558 0558	7 0519 0527 0535 0543 0559 0567 0575 0623 0631 0639 0647 0655 0663 0671 0679 0687 0695 0703 0711 0719 0727 0743 0751		1400 1410 1420 1430 1440 1460 1470 1500 1510 1520 1530 1540 1550 1550 1550 1560 1570 1600 1630 1660 1650 1660 1670 1710 1720 1710 1720 1740	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872 0888 0896 0904 0912 0920 0928 0936 0944 0952 0960 0968 0976	1 J769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0857 0853 0905 0913 0929 0937 0945 0953 0961 0969 0977 0985	2 0770 0778 0778 0786 0794 0810 0818 0826 0834 0842 0850 0858 0856 0874 0882 0890 0882 09906 0914 0922 0930 0938 0946 0954 0954	3 0771 0779 0787 0795 0803 0811 0819 0827 0843 0843 0843 0843 0851 0859 0867 0915 0923 0931 0939 0947 0935 0939 0947 0955	4 0772 0780 0788 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0900 0908 0916 0920 0940 0932 0940 0948 0956	0773 0781 0789 0789 0797 0805 0813 0821 0829 0845 0845 0845 0845 0845 0845 0845 0845	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0854 0870 0878 0878 0870 0970 0918 0926 0938 0926 0958 0958 0958 0966 0974 09982 0990 09982	0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0855 0863 0871 0879 0887 0895 0991 09927 0943 0951 0959 0967 0975 0983 0991 0999 1007

Octal-Decimal Integer Conversion Table

						-			1											
0000	0	1	2	3	4	5	6	7	2400	0	1	2	3	4	5	6	7			
2010	1024 1032 1040	1033	1034	1035	1036	1037	1038	1039	2410	1288	1289	i 2 90	1291	1292	1293	1294	1295		2000 to	1024 to
2030	1040 1048 1056	1049	1050	1051	1052	1053	1054	1055	2430	1304	1305	1306	1307	1308	1 3 9	1310	1311	(2777 (Octal)	1535 (Decimal)
2050	1050 1064 1072	1065	1066	1067	1068	1069	1070	1071	2450	1320	1321	1322	1323	1324	1325	1326	1327			
	1080									1336									Octal 10000 -	Decimal 4096
	1088 1096									1344 1352									20000 - 30000 -	
2120	1104 1112	1105	1106	1107	1108	1109	1110	1111	2520	1360	1361	1362	1363	1364	1365	1366	1367		40000 - 50000 -	16384
2140	1120 1128	1121	1122	1123	1124	1125	1126	1127		1376	1377	1378	1379	1380	1381		1383	(50000 - 70000 -	24576
2160	1136 1144	1137	1138	1139	1140	1141	1142	1143	2560	1392 1400	1393	1394	1395	1396	1397	1398	1 3 9 9			
	1152									1408										
2210	1160 1168	1161	1162	1163	1164	1165	1166	1167	2610	1416 1424	1417	1418	1419	1420	1421	1422	1423			
2230	1176 1184	1177	1178	1179	1180	1181	1182	1183	2630	1432 1440	1433	1434	1435	1436	1437	1438	1439			
2250	1192 1200	1193	1194	1195	1196	1197	1198	1199	2650	1448 1456	1449	1450	1451	1452	1453	1454	1455			
	1208								2670							1470				
1	1216 1224							1	2700 2710	1472 1480						1478 1486				
2320	1232 1240	1233	1234	1235	1236	1237	1238	1239	2720	1488 1496	1489	1490	1491	1492	1493	1494	1495			
2340	1248 1256	1249	1250	1251	1252	1253	1254	1255	2740	1504	1505	1506	1507	1508	1509	1510	1511			
2360	1264 1272	1265	1266	1267	1268	1269	1270	1271	2760	1520 1528	1521	1522	1523	1524	1525	1526	1527			
L																				
									,	·										
	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7			
	1536	1537	1538	1539	1540	1541	1542	1543		0 1792 1800	1793	1794	1795	1796	1797	1798	1799		3000 to	1536 to
3010 3020		1537 1545 1553	1538 1546 1554	1539 1547 1555	1540 1548 1556	1541 1549 1557	1542 1550 1558	1543 1551 1559	3410 3420	1792	1793 1801 1809	1794 1802 1810	1795 1803 1811	1796 1804 1812	1797 1805 1813	1798 1806 1814	1799 1807 1815		to 3777	to 2047
3010 3020 3030 3040	1536 1544 1552 1560 1568	1537 1545 1553 1561 1569	1538 1546 1554 1562 1570	1539 1547 1555 1563 1571	1540 1548 1556 1564 1572	1541 1549 1557 1565 1573	1542 1550 1558 1566 1574	1543 1551 1559 1567 1575	3410 3420 3430 3440	1792 1800 1808	1793 1801 1809 1817 1825	1794 1802 1810 1818 1826	1795 1803 1811 1819 1827	1796 1804 1812 1820 1828	1797 1805 1813 1821 1829	1798 1806 1814 1822 1830	1799 1807 1815 1823 1831		to	to
3010 3020 3030 3040 3050 3060	1536 1544 1552 1560 1568 1576 1584	1537 1545 1553 1561 1569 1577 1585	1538 1546 1554 1562 1570 1578 1586	1539 1547 1555 1563 1571 1579 1587	1540 1548 1556 1564 1572 1580 1588	1541 1549 1557 1565 1573 1581 1589	1542 1550 1558 1566 1574 1582 1590	1543 1551 1559 1567 1575 1583 1591	3410 3420 3430 3440 3450 3450 3460	1792 1800 1808 1816 1824	1793 1801 1809 1817 1825 1833 1841	1794 1802 1810 1818 1826 1834 1842	1795 1803 1811 1819 1827 1835 1843	1796 1804 1812 1820 1828 1836 1844	1797 1805 1813 1821 1829 1837 1845	1798 1806 1814 1822 1830 1838 1846	1799 1807 1815 1823 1831 1839 1847		to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070	1536 1544 1552 1560 1568 1576	1537 1545 1553 1561 1569 1577 1585 1593	1538 1546 1554 1562 1570 1578 1586 1594	1539 1547 1555 1563 1571 1579 1587 1595	1540 1548 1556 1564 1572 1580 1588 1596	1541 1549 1557 1565 1573 1581 1589 1597	1542 1550 1558 1566 1574 1582 1590 1598	1543 1551 1559 1567 1575 1583 1591 1599	3410 3420 3430 3440 3450 3460 3470	1792 1800 1808 1816 1824 1832 1840	1793 1801 1809 1817 1825 1833 1841 1849	1794 1802 1810 1818 1826 1834 1842 1850	1795 1803 1811 1819 1827 1835 1843 1851	1796 1804 1812 1820 1828 1836 1844 1852	1797 1805 1813 1821 1829 1837 1845 1853	1798 1806 1814 1822 1830 1838 1846 1854	1799 1807 1815 1823 1831 1839 1847 1855		to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 31100 3110 3120	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623	3410 3420 3430 3440 3450 3460 3470 3500 3510	1792 1800 1808 1816 1824 1832 1840 1848	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868	1797 1805 1813 1821 1829 1837 1845 1853 1861 1861	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871		to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 31100 3110 3120 3130	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631	3410 3420 3430 3440 3450 3460 3470 3510 3510 3520 3530	1792 1800 1808 1816 1824 1832 1840 1848 1856 1864	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887		to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3110 3120 3130 3140 3150	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647	3410 3420 3430 3450 3460 3470 3510 3510 3520 3530 3540 3550	1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872 1880	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901	1798 1806 1814 1822 1830 1838 1846 1854 1862 1878 1862 1878 1886 1894 1902	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903		to 3777	to 2047
3010 3020 3030 3050 3050 3060 3070 3100 3120 3130 3140 3150 3160 3170	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1662	$\begin{array}{c} 1543\\ 1551\\ 1559\\ 1567\\ 1575\\ 1583\\ 1591\\ 1599\\ 1607\\ 1615\\ 1623\\ 1631\\ 1639\\ 1645\\ 1655\\ 1663\\ \end{array}$	3410 3420 3430 3440 3450 3460 3510 3510 3520 3530 3540 3550 3560 3570	1792 1800 1808 1816 1824 1840 1848 1856 1864 1872 1880 1888 1896 1904 1912	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898 1906 1914	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919		to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3100 3120 3130 3140 3150 3160 3170 32200 3210	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658 1666 1674	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659 1667	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1629 1637 1645 1653 1661 1669 1677	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1662 1670 1678	$\begin{array}{c} 1543\\ 1551\\ 1559\\ 1567\\ 1575\\ 1583\\ 1591\\ 1599\\ 1607\\ 1615\\ 1623\\ 1631\\ 1639\\ 1647\\ 1655\\ 1663\\ 1671\\ 1679\\ \end{array}$	3410 3420 3430 3440 3450 3460 3510 3510 3520 3530 3540 3550 3550 3550 3550 3540 3550 3560 3570 3600 3610	1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872 1880 1888 1896 1904 1912 1920 1928	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898 1906 1914 1922 1930	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916 1924 1932	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933	1798 1806 1814 1822 18300 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918 1926 1934	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919 1927 1935		to 3777	to 2047
3010 3020 3030 3050 3050 3060 3070 3100 3120 3130 3140 3150 3160 3170 3220 3220 3230	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1656 1688	1537 1545 1553 1561 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1638 1642 1658 1666 1674 1682 1682	$\begin{array}{c} 1539\\ 1547\\ 1555\\ 1563\\ 1571\\ 1579\\ 1595\\ 1603\\ 1611\\ 1619\\ 1627\\ 1635\\ 1643\\ 1651\\ 1659\\ 1667\\ 1675\\ 1683\\ 1691\\ \end{array}$	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1688 1676	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1645 1663 1661 1669 1677 1685 1693	$\begin{array}{c} 1542\\ 1550\\ 1558\\ 1566\\ 1574\\ 1582\\ 1590\\ 1598\\ 1606\\ 1614\\ 1622\\ 1630\\ 1638\\ 1646\\ 1654\\ 1662\\ 1670\\ 1678\\ 1686\\ 1694\\ \end{array}$	$\begin{array}{c} 1543\\ 1551\\ 1559\\ 1567\\ 1575\\ 1583\\ 1591\\ 1599\\ 1607\\ 1615\\ 1623\\ 1631\\ 1639\\ 1647\\ 1655\\ 1663\\ 1671\\ 1679\\ 1687\\ 1695\\ \end{array}$	3410 3420 3430 3440 3450 3460 3510 3510 3520 3530 3540 3550 3540 3550 3540 3560 3570 3600 3610 3610 3620 3630	1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872 1880 1888 1896 1904 1912 1920 1928 1936 1944	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1921 1927 1945	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1898 1996 1914 1922 1930	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916 1924 1922 1948	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918 1926 1934 1942 1950	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919 1927 1927 1943 1951		to 3777	to 2047
3010 3020 3030 3050 3060 3070 3100 3110 3120 3130 3140 3150 3160 3170 3220 3220 3220 3220 3220 3220 3220 32	1536 1544 1552 1560 1568 1576 1584 1576 1584 1576 1608 1608 1616 1624 1648 1656 1664 1672 1680 1688 1696 1704	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689 1697 1705	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1634 1634 1658 1658 1658 1666 1674 1688 1690 1698 1706	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1659 1667 1675 1683 1691 1699 1707	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1668 1676 1684 1692 1700 1708	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1629 1637 1645 1653 1661 1669 1677 1685 1693 1701 1709	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1634 1662 1670 1678 1670 1678 1686 1694 1702 1710	$\begin{array}{c} 1543\\ 1551\\ 1559\\ 1567\\ 1575\\ 1583\\ 1591\\ 1599\\ 1607\\ 1615\\ 1623\\ 1631\\ 1639\\ 1647\\ 1655\\ 1663\\ 1671\\ 1679\\ 1687\\ 1695\\ 1703\\ 1711\\ \end{array}$	3410 3420 3430 3440 3450 3460 3510 3510 3520 3530 3540 3550 3550 3560 3570 3600 3610 3620 3630 3640 3650	1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872 1880 1888 1896 1904 1912 1920 1928 1936 1944 1952 1960	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1869 1873 1905 1913 1921 1929 1937 1945 1953 1961	1794 1802 1810 1818 1826 1834 1850 1858 1866 1874 1892 1890 1898 1906 1914 1922 1930 1938 1946	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947 1955 1963	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1866 1864 1892 1900 1908 1916 1924 1932 1940 1948 1956 1964	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1917 1925 1933 1941 1949 1957	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918 1926 1934 1942 1958 1966	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1885 1903 1911 1919 1927 1935 1943 1951 1959 1967		to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 31100 3120 3130 3140 3150 3160 3170 3220 3220 3220 3220 3220 3220 3220 32	1536 1544 1552 1560 1568 1576 1584 1576 1600 1608 1616 1624 1632 1640 1648 1656 1664 1672 1680 1688 1696	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689 1697 1705	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1622 1650 1658 1666 1674 1682 1690 1698 1706 1714	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659 1667 1675 1683 1691 1707 1715	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1684 1676 1684 1692 1700 1708 1716	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 1669 1677 1685 1693 1701 1709 1717	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1662 1670 1678 1686 1694 1702 1710	$\begin{array}{c} 1543\\ 1551\\ 1559\\ 1567\\ 1575\\ 1575\\ 1575\\ 1579\\ 1615\\ 1623\\ 1615\\ 1623\\ 1639\\ 1647\\ 1655\\ 1663\\ 1671\\ 1679\\ 1687\\ 1695\\ 1703\\ 1711\\ 1719\\ \end{array}$	3410 3420 3430 3440 3450 3460 3510 3510 3520 3530 3540 3550 3550 3550 3550 3540 3550 3560 3610 3620 3640 3640 3650 3640 3650	1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872 1880 1888 1896 1904 1912 1920 1928 1936 1944 1952	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1953 1951 1961	1794 1802 1810 1818 1826 1834 1850 1858 1866 1874 1892 1890 1914 1922 1930 1938 1946 1954 1962 1954	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1868 1876 1900 1908 1916 1924 1932 1940 1948 1956 1954 1956	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957 1965	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1870 1878 1886 1902 1910 1918 1926 1934 1942 1950 1958 1966 1974	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919 1927 1935 1943 1951 1959 1967 1975		to 3777	to 2047
3010 3020 3030 3050 3060 3070 3110 3120 3140 3150 3140 3150 3140 3220 3220 3220 3220 3220 3220 3220 32	1536 1544 1552 1560 1568 1576 1584 1576 1600 1608 1616 1624 1632 1640 1648 1656 1664 1672 1680 1688 1696 1704 1712 1728	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689 1697 1705 1713 1721	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1634 1634 1658 1666 1674 1688 1690 1698 1706 1714 1722	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659 1667 1675 1683 1691 1699 1707 1715 1723	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1684 1692 1700 1708 1716 1724	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1629 1637 1645 1653 1661 1669 1677 1685 1693 1701 1709 1717 1725	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1634 1662 1670 1678 1686 1694 1702 1710 1718 1726	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655 1663 1671 1679 1687 1695 1703 1711 1719 1727	3410 3420 3430 3440 3450 3460 3510 3510 3520 3530 3540 3550 3560 3550 3560 3610 3620 3630 3640 3650 3660 3670 3670	1792 1800 1808 1816 1824 1840 1848 1856 1864 1872 1880 1888 1896 1904 1912 1920 1928 1936 1944 1952 1960 1968 1976 1984	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1861 1873 1905 1913 1921 1929 1937 1945 1953 1961 1959 1977	1794 1802 1810 1818 1826 1834 1850 1858 1866 1874 1892 1930 1938 1946 1954 1954 1957 1958	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1907 1915 1923 1931 1939 1947 1955 1963 1971 1979	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1864 1884 1892 1900 1908 1916 1924 1932 1940 1940 1940 1956 1964 1972 1980	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1957 1957 1957 1957 1981	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918 1926 1934 1942 1958 1966 1974 1974 1990	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1885 1903 1911 1919 1927 1935 1943 1959 1967 1975 1983 1991		to 3777	to 2047
3010 3020 3030 3050 3060 3070 3100 3120 3130 3140 3150 3160 3170 3220 3230 3240 3250 3260 3270 33300 3310 3250 3260 3270 33200 3250 3270 33200 3250 3270 3250 3270 3250 3270 3250 3270 3250 3270 3250 3270 3250 3270 3250 3270 3270 3270 3270 3270 3270 3270 327	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1672 1680 1688 1696 1704 1712 1720 1728 1736 1744	1537 1545 1553 1553 1561 1569 1577 1585 1593 1601 1605 1617 1625 1633 1641 1649 1657 1665 1673 1705 1713 1713 1721	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658 1666 1674 1682 1690 1698 1706 1714 1712 1730	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1643 1651 1675 1683 1691 1697 1707 1715 1723 1731 1739 1747	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1668 1676 1684 1692 1700 1708 1716 1724	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 16693 1700 1717 1725 1733	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1638 1664 1652 1670 1678 1686 1694 1702 1710 1718 1726 1734 1742 1750	$\begin{array}{c} 1543\\ 1551\\ 1559\\ 1567\\ 1575\\ 1583\\ 1591\\ 1599\\ 1607\\ 1615\\ 1623\\ 1631\\ 1639\\ 1647\\ 1655\\ 1663\\ 1671\\ 1679\\ 1687\\ 1695\\ 1703\\ 1711\\ 1719\\ 1727\\ 1735\\ 1743\\ 1751\\ \end{array}$	3410 3420 3430 3440 3450 3460 3510 3510 3520 3530 3540 3550 3550 3550 3550 3560 3610 3620 3630 3640 3650 3650 3650 3650 3650 3650 3650 365	1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872 1880 1888 1896 1904 1912 1920 1928 1936 1944 1952 1968 1976 1984 1997	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1945 1963 1961 1969 1977	1794 1802 1810 1818 1826 1834 1858 1858 1858 1858 1858 1874 1892 1930 1938 1946 1954 1962 1954 1962 1970 1978	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947 1955 1963 1971 1979 1987	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1868 1876 1900 1908 1916 1924 1932 1940 1948 1956 1956 1956 1956 1956 1956 1956 1956	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957 1965 1973 1981 1989	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918 1926 1934 1942 1950 1958 1966 1974 1982 1990 1998 2006	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919 1927 1935 1943 1951 1955 1967 1975 1983 1991		to 3777	to 2047
3010 3020 3030 3050 3050 3070 3110 3120 3140 3150 3140 3150 3210 3220 3220 3220 3220 3220 3220 322	1536 1544 1552 1560 1568 1576 1584 1576 1600 1608 1616 1624 1640 1648 1656 1664 1656 1664 1668 1696 1704 1712 1720 1728 1736 1744 1752 1760	1537 1545 1553 1551 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1689 1689 1697 1705 1713 1721 1729 1737 1745 1753 1761	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1630 1658 1666 1674 1690 1698 1706 1714 1722 1730 1738	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659 1667 1675 1683 1691 1707 1715 1723 1731 1739	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1668 1676 1708 1716 1724 1732 1740 1748 1756	1541 1549 1557 1565 1573 1581 1597 1605 1613 1629 1637 1645 1653 1661 1669 1677 1685 1663 1701 1709 1717 1725 1733 1741 1749 1757 1755	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1634 1662 1670 1678 1686 1694 1702 1710 1718 1726 1734 1742 1750 1758 1766	$\begin{array}{c} 1543\\ 1551\\ 1559\\ 1567\\ 1575\\ 1583\\ 1591\\ 1599\\ 1607\\ 1615\\ 1623\\ 1611\\ 1639\\ 1647\\ 1655\\ 1663\\ 1671\\ 1695\\ 1703\\ 1711\\ 1719\\ 1727\\ 1735\\ 1743\\ 1751\\ 1759\\ 1767\\ \end{array}$	3410 3420 3430 3440 3450 3460 3510 3510 3520 3530 3540 3550 3560 3570 3610 3620 3630 3640 3650 3660 3670 3670 3710 3710 3720 3730 3740	1792 1800 1808 1816 1824 1840 1848 1856 1864 1872 1880 1888 1896 1904 1912 1920 1928 1936 1944 1952 1960 1968 1976 1984 1992 2000 2008 2016	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1861 1889 1995 1913 1921 1929 1937 1945 1953 1961 1969 1977 1985 1993 2001	1794 1802 1810 1818 1826 1834 1850 1858 1866 1874 1882 1890 1898 1906 1914 1922 1930 1938 1946 1954 1954 1954 1954 2010 2018	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1863 1883 1891 1907 1915 1923 1931 1947 1955 1963 1971 1979 1987 1995 2003 2011 2019	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1868 1970 1908 1916 1924 1932 1940 1940 1940 1940 1956 1964 1972 1980 1988 1996 2004 2012 2020	1797 1805 1813 1821 1829 1837 1845 1853 1861 1863 1861 1869 1907 1917 1925 1933 1941 1949 1957 1945 1949 1957 1949 1957 2005 2013 2021	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1862 1870 1970 1910 1918 1926 1934 1942 1958 1966 1974 1982 1990 1998 2006 2014	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1885 1903 1911 1919 1927 1935 1943 1959 1967 1975 1983 1991 1999 2007 2015		to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3100 3120 3130 3140 3150 3160 3210 3220 3220 3220 3220 3220 3220 322	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1656 1664 1672 1680 1688 1696 1704 1712 1720 1728 1736	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1705 1705 1705 1771 1721 1729 1737 1745 1753 1761 1769 1777	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1634 1626 1634 1634 1650 1658 1666 1674 1682 1698 1706 1774 1770 1778	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1655 1643 1651 1659 1667 1707 1715 1723 1771 1739 1747 1775	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1644 1652 1660 1668 1676 1668 1770 1708 1716 1724 1732 1740 1748 1756 1764 1772 1780	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 1669 1677 1685 1693 1701 1709 1717 1725 1733 1741 1749 1755 1773 17781	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1662 1670 1678 1686 1694 1702 1710 1718 1726 1734 1742 1750 1758 1766 1774 1782	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1639 1639 1647 1655 1639 1647 1655 1663 1671 1679 1679 1679 1679 1679 1679 1679 1679 1775 1735 1743 1751 1759 1775	3410 3420 3430 3440 3450 3460 3510 3510 3520 3530 3540 3550 3540 3550 3540 3640 3610 3620 3630 3640 3650 3640 3650 3640 3650 3640 3650 3640 3710 3710 3710 3750 3750	1792 1800 1808 1816 1824 1842 1840 1848 1856 1848 1856 1864 1872 1880 1888 1896 1904 1912 1920 1928 1944 1952 1960 1968 1976 1984 1992 2000 2008	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1861 1889 1897 1905 1913 1921 1929 1937 1945 1953 1951 1969 1977 1985 1993 2001 2009 2017 2025 2023	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1892 1930 1938 1946 1954 1962 1970 1978 1962 1977 1978 1966 2010 2018	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947 1955 1963 1971 1979 1987 1995 2003 2011 2027 2027	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1868 1876 1900 1908 1916 1924 1932 1940 1948 1956 1964 1972 1980 1988 1996 2004 2012 2020 2028 2036	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1855 1901 1909 1917 1925 1933 1941 1949 1957 1965 1973 1981 1989 1997 2005 2012 2029 2021	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1878 1878 1878 1878 1878 1870 1971 1910 1918 1926 1934 1942 1950 1958 1966 1974 1982 1990 1998 2006 2014 2022 2038	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1903 1911 1919 1927 1935 1943 1951 1951 1951 1955 1983 1951 1955 1983 1991 1999 2007 2015 2023 2039		to 3777	to 2047

Octal-Decimal Integer Conversion Table

Γ	0	1	2	3	4	5	6	7]		0	1	2	3	4	5	6	7
4000 1 2048 4000	2048	2049	2050	2051	2052	2053	2054	2055		4400	2304	2305	2306	2307	2308	2309	2310	2311
to to 4010	2056 2064																2318 2326	
	2064																2320	
4040	2080	2081	2082	2083	2084	2085	2086	2087									2342	
	2088 2096																2350 2358	
	2104																2366	
20000 - 8192 30000 - 12288 4100	2112	2113	2114	2115	2116	2117	2118	2119		4500	2368	2369	2370	2371	2372	2373	2374	2375
	2120									4510	2376	2377	2378	2379	2380	2381	2382	2383
00000 20100	2128 2136																2390 2398	
60000 - 24576 4130 70000 - 28672 4140																	2406	
4150	2152																2414	
	2160 2168																2422 2430	
4200																	2438	
	2184 2192																2446 2454	
	2200																2462	
	2208 2216																2470 2478	
4260	2224	2225	2226	2227	2228	2229	2230	2231		4660	2480	2481	2482	2483	2484	2485	2486	2487
	2232																2494	
4300																	2502 2510	
4320																	2518	
4330																	2526	
4340																	2534 2542	
4360										4760	2544	2545	2546	2547	2548	2549	2550	2551
4370						2.301	2302				2552	2333	2004	2000	2556	2001	2000	2009
		2251	2230	2235				2000							2000			
<u>с</u>																		7
5000	0	1	2	3	4	5	6	7			0	1	2	3	4	5	6	7
5000 2560 5000	0 2560	1 2561	2 2562	3 2563	4 2564	5 2565	6 2566	7 2567		5400	0 2816	1 2817	2 2818	3 2819	4 2820	5 2821	6 2822	2823
5000 2560 5000 to to 5010 5777 3071 5020	0 2560 2568 2576	1 2561 2569 2577	2 2562 2570 2578	3 2563 2571 2579	4 2564 2572 2580	5 2565 2573 2581	6 2566 2574 2582	7 2567 2575 2583		5400 5410 5420	0 2816 2824 2832	1 2817 2825 2333	2 2818 2826 2834	3 2819 2827 2835	4 2820 2828 2836	5 2821 2829 2837	6 2822 2830 2838	2823 2831 2839
5000 2560 5000 to to 5010 5777 3071 5020 (Octa) (Decimal) 5030	0 2560 2568 2576 2584	1 2561 2569 2577 2585	2 2562 2570 2578 2586	3 2563 2571 2579 2587	4 2564 2572 2580 2588	5 2565 2573 2581 2589	6 2566 2574 2582 2590	7 2567 2575 2583 2591		5400 5410 5420 5430	0 2816 2824 2832 2840	1 2817 2825 2333 2841	2 2818 2826 2834 2842	3 2819 2827 2835 2843	4 2820 2828 2836 2844	5 2821 2829 2837 2845	6 2822 2830 2838 2846	2823 2831 2839 2847
5000 2560 5000 to to 5010 5777 3071 5020 (Octal) (Decimal) 5040	0 2560 2568 2576 2584 2592 2600	1 2561 2569 2577 2585 2593 2601	2 2562 2570 2578 2586 2594 2602	3 2563 2571 2579 2587 2595 2603	4 2564 2572 2580 2588 2596 2604	5 2565 2573 2581 2589 2597 2605	6 2566 2574 2582 2590 2598 2606	7 2567 2575 2583 2591 2599 2607		5400 5410 5420 5430 5440 5450	0 2816 2824 2832 2840 2848 2856	1 2817 2825 2333 2841 2849 2857	2 2818 2826 2834 2842 2850 2858	3 2819 2827 2835 2843 2851 2859	4 2820 2828 2836 2844 2852 2860	5 2821 2829 2837 2845 2853 2853 2861	6 2822 2830 2838 2846 2854 2854 2862	2823 2831 2839 2847 2855 2863
5000 2560 5000 to to 5010 5777 3071 5020 (Octol) (Decimol) 5040 5050 5060 5060	0 2560 2568 2576 2584 2592 2600 2608	1 2561 2569 2577 2585 2593 2601 2609	2 2562 2570 2578 2586 2594 2602 2610	3 2563 2571 2579 2587 2595 2603 2611	4 2564 2572 2580 2588 2596 2604 2612	5 2565 2573 2581 2589 2597 2605 2613	6 25566 2574 2582 2590 2598 2606 2614	7 2567 2575 2583 2591 2599 2607 2615		5400 5410 5420 5430 5440 5450 5460	0 2816 2824 2832 2840 2848 2856 2864	1 2817 2825 2333 2841 2849 2857 2865	2 2818 2826 2834 2842 2850 2858 2866	3 2819 2827 2835 2843 2851 2859 2867	4 2820 2828 2836 2844 2852 2860 2868	5 2821 2829 2837 2845 2853 2861 2869	6 2822 2830 2838 2846 2854 2854 2862 2870	2823 2831 2839 2847 2855 2863 2871
5000 2560 5000 to to 5010 5777 3071 5020 (Octal) (Decimal) 5040 5060 5060 5070	0 2560 2568 2576 2584 2592 2600 2608 2616	1 2569 2577 2585 2593 2601 2609 2617	2 2562 2570 2578 2586 2594 2602 2610 2618	3 2563 2571 2579 2587 2595 2603 2611 2619	4 2564 2572 2580 2588 2596 2604 2612 2620	5 2565 2573 2581 2589 2597 2605 2613 2621	6 2566 2574 2582 2590 2598 2606 2614 2622	7 2567 2575 2583 2591 2599 2607 2615 2623		5400 5410 5420 5430 5440 5450 5460 5470	0 2816 2824 2832 2840 2848 2856 2864 2872	1 2817 2825 2333 2841 2849 2857 2865 2873	2 2818 2826 2834 2842 2850 2858 2866 2874	3 2819 2827 2835 2843 2851 2859 2867 2875	4 2820 2828 2836 2844 2852 2860 2868 2876	5 2821 2829 2837 2845 2853 2861 2869 2877	6 2822 2830 2838 2846 2854 2862 2870 2878	2823 2831 2839 2847 2855 2863 2871 2879
5000 2560 5000 to to 5010 5777 3071 5020 (Octol) (Decimol) 5040 5050 5060 5070 5100 5110 5110	0 2560 2568 2576 2584 2592 2600 2608 2616 2614 2624	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635	4 2564 2572 2580 2588 2596 2604 2612 2620 2628 2636	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637	6 2566 2574 2582 2590 2598 2606 2614 2622 2630 2638	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2639		5400 5410 5420 5430 5440 5450 5460 5470 5500 5510	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888	1 2817 2825 2333 2841 2849 2857 2865 2873 2881 2889	2 2818 2826 2834 2842 2850 2858 2866 2874 2882 2890	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893	6 2822 2830 2838 2846 2854 2862 2870 2878 2886 2894	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895
5000 2560 5000 to to 5010 5777 3071 5020 (Octal) (Decimal) 5050 5000 5050 5060 5070 5110 5110 5120 5120 5120	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2632	1 2561 2577 2585 2593 2601 2609 2617 2625 2633 2641	2 2562 2570 2578 2586 2594 2602 2610 2618 2618 2626 2634 2642	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643	4 2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2644	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645	6 25566 2574 2582 2598 2606 2614 2622 2630 2638 2646	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647		5400 5410 5420 5430 5440 5450 5460 5460 5470 5500 5510 5520	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896	1 2817 2825 2333 2841 2849 2857 2865 2873 2881 2889 2897	2 2818 2826 2834 2850 2858 2866 2874 2882 2890 2898	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901	6 2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903
5000 2560 5000 to to 5010 5777 3071 5020 (Octal) (Decimal) 5040 5050 5060 5060 5070 5120 5120 5120 5120 5120 5120 5130 5140	0 2560 2568 2576 2592 2600 2608 2616 2624 2632 2640 2648 2648 2648	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2642 2634 2642 2650 2658	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659	4 2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2644 2652 2660	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2653 2661	6 2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2654 2654	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663	•	5400 5410 5420 5430 5440 5450 5460 5460 5470 5500 5510 5520 5520 5530	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904	1 2817 2825 2333 2841 2849 2857 2865 2873 2881 2889 2897 2905	2 2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909	6 2822 2830 2838 2846 2854 2862 2870 2878 2886 2894	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911
5000 2560 5000 to to 5010 5777 3071 5020 (Octal) (Decimal) 5040 5050 5060 5060 5070 5100 5110 5120 5130 5140 5150 5150 5150	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2646 2656 2664	1 2561 2569 2577 2585 2601 2609 2617 2625 2633 2641 2649 2649 2657 2665	2 2562 2570 2578 2594 2602 2610 2618 2626 2634 2626 2634 2650 2658 2658	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659 2667	4 2564 2572 2580 2598 2596 2604 2612 2620 2628 2636 2634 2634 2652 2660 2668	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669	6 25566 2574 2592 2598 2606 2614 2622 2630 2638 2646 2654 2654 2662 2670	7 2567 2575 2583 2599 2607 2615 2623 2631 2639 2647 2655 2663 2663	•	5400 5410 5420 5430 5440 5450 5460 5470 5500 5520 5530 5520 5530 5550	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920	1 2817 2825 2333 2841 2857 2865 2873 2881 2881 2881 2897 2905 2913 2921	2 2818 2826 2834 2850 2858 2856 2874 2882 2898 2898 2898 2906 2914 2922	3 2819 2827 2835 2843 2859 2867 2875 2883 2891 2899 2907 2915 2923	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2890 2900 2908 2916 2924	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925	6 2822 2830 2838 2854 2854 2862 2870 2878 2886 2894 2992 2910 2918 2926	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927
5000 2560 5000 to to 5010 5777 3071 5020 (Octal) (Decimal) 5040 5050 5060 5060 5070 5120 5120 5120 5120 5120 5120 5130 5140	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2656 2664 2656	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673	2 2562 2570 2578 2596 2602 2610 2618 2626 2634 2626 2634 2658 2658 2658 2658	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2655 2667 2675	4 2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2644 2650 2668 2668 2668 2676	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2677	6 2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2662 2670 2678	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663 2671 2679	•	5400 5410 5420 5430 5440 5450 5470 5500 5510 5520 5520 5540 5550 5550	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928	1 2817 2825 2333 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913 2921 2929	2 2818 2826 2834 2842 2850 2858 2856 2874 2882 2890 2898 2908 2914 2922 2930	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915 2923 2931	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2932	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2901 2917 2925 2933	6 2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902 2910 2918	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935
5000 2560 5000 to to 5010 5777 3071 5020 (Octal) (Decimal) 5040 5050 5060 5070 5100 5110 5120 5120 5130 5140 5150 5160 5170 5170 5200 5200	0 2560 2568 2576 2584 2592 2608 2616 2632 2640 2648 2648 2648 2656 2644 2656 2664 2656 2664 2658 2680	1 2561 2569 2577 2585 2593 2601 2617 2665 2633 2641 2649 2657 2665 2673 2681 2689	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2642 2642 2642 2642 2650 2658 2666 2674 2682 2690	3 2563 2571 2579 2587 2595 2603 2619 2627 2635 2643 2651 2659 2667 2675 2683 2691	4 2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2652 2664 2652 2664 2652 2664 2652 2664 2654 265	5 2565 2573 2581 2589 2697 2605 2613 2621 2629 2637 2645 2665 2669 2677 2685 2693	6 2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2662 2670 2678 2686 2686 2694	7 25677 25755 2583 2599 26077 26155 2623 2639 26477 2655 2663 2667 2669 2687 2695		5400 5410 5420 5430 5450 5460 5470 5510 5520 5530 5550 5550 5550 5550 5550 5570	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928 2936 2944	1 2817 2325 2333 2841 2849 2857 2873 2887 2887 2905 2913 2929 2937 2929 2937 2945	2 2818 2826 2834 2850 2858 2866 2874 2898 2896 2898 2996 2914 2922 2930 2938 2938	3 2819 2827 2835 2843 2851 2857 2875 2875 2875 2883 2891 2899 2907 2915 2923 2931 2939 2947	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2876 2884 2890 2908 2916 2924 2932 2940 2948	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949	6 2822 2830 2838 2846 2854 2854 2870 2878 2886 2894 2910 2910 2918 2926 2934 2942 2950	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951
5000 2560 5000 to to 5010 5777 3071 5020 (Octol) (Decimol) 5040 5050 5060 5070 5100 5110 5120 5130 5140 5150 5160 5170 5120 5120 5130 5160 5170 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120	0 25560 2558 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2656 2656 2664 2656 2656 2656 2668 2668 2688 2688	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2681 2689 2697	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2658 2658 2666 2674 2668 2668 2668 2669 2698	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2667 2667 2667 2667 2683 2691 2699	4 2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2644 2652 2668 2668 2668 2668 2668 2668 2668	5 2565 2573 2581 2589 2605 2613 2621 2629 2637 2645 2653 2669 2677 2685 2669 2677 2685	6 25566 2574 2592 2598 2606 2614 2622 2638 2646 2654 2654 2662 2670 2678 2686 2654 2694 2702	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663 2663 2671 2679 2687 2687 2695 2703		5400 5410 5420 5440 5450 5460 5470 5510 5520 5550 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928 2936 2994 2952	1 2817 2825 2333 2841 2849 2857 2865 2873 2865 2873 2807 2905 2913 2921 2929 2921 2929 2937 2945	2 2818 2826 2834 2858 2858 2858 2858 2858 2890 2898 2904 2922 2930 2922 2933 29245 2954	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915 2923 2931 2939 29247 2955	4 2820 2828 2836 2844 2850 2868 2876 2884 2892 2900 2908 2916 2924 2924 2932 2940 2924 2924 29256	5 2821 2829 2837 2845 2853 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 29257	6 2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902 2910 2918 2926 2934 29250 2958	2823 2831 2839 2847 2855 2863 2671 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2959
5000 2560 5000 to to 5010 5777 3071 5020 (Octal) (Decimal) 5050 5060 5060 5070 5110 5120 5130 5120 5130 5140 5150 5160 5160 5160 5170 5220 5230 5230 5230	0 25560 2558 2576 2584 2592 2600 2608 2616 2624 2632 2648 2656 2664 2664 2664 2664 2668 2668 2668 2688 268	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2681 2689 2687 2705 2713	2 2562 2570 2578 2594 2602 2610 2618 2626 2634 2650 2658 2666 2666 2674 2682 2690 2698 2706 2714	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659 2667 2675 2683 2691 2699 2707 2715	4 2564 2572 2580 2588 2596 2612 2620 2628 2636 2644 2652 2666 2668 2668 2668 2668 2668 2676 2668 2670 2700 27708 2770	5 2565 2573 2581 2589 2603 2613 2621 2629 2637 2645 2653 2661 2669 2677 2685 2693 2701 27709 2717	6 2566 2574 2582 2590 2598 2606 2614 2622 2638 2646 2654 2664 2664 2667 2670 2678 2678 2678 2678 2679 2710	7 2567 2575 2583 2591 2607 2663 2663 2663 2663 26647 26655 2663 2671 26679 2667 2667 2667 2679 2677 2679 2703 27711		5400 5410 5420 5430 5460 5460 5510 5520 5510 5520 5550 5550 5550 5560 5560 5560 556	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2988 29904 2912 2920 2928 2936 2936 2944 2950 2968	1 2817 2825 2333 2841 2849 2857 2865 2873 2881 2889 2905 2913 2921 2929 2929 2929 2929 2929 2929	2 2818 2826 2834 2850 2858 2866 2874 2890 2914 2922 2930 2930 2938 2946 2954 2954 2954	3 2819 2827 2835 2843 2851 2857 2875 2883 2891 2899 2907 2915 2923 2939 2939 2939 2939 2947 2955 2963 2971	4 2820 2828 2836 2844 2852 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 2948 2956 29564 2972	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2931 2949 2949 2957 2965 2973	6 2822 2830 2838 2846 2854 2850 2878 2886 2894 2902 2910 2918 2924 2934 2934 2934 2950 2958 2966 2974	2823 2831 2839 2847 2855 2863 2871 2879 2887 2903 2903 2911 2919 2927 2935 2943 2951 2959 2967 2975
5000 2560 5000 to to 5010 5777 3071 5020 (Octal) (Decimal) 5040 5050 5050 5050 5060 5070 5100 5110 5120 5130 5140 5150 5160 5170 5200 5210 5200 5210 5220 5220 5230 5240	0 2560 2568 2576 2584 2592 2608 2616 2624 2632 2640 2648 2656 2648 2656 2672 2688 2672 2688 2696 22704 2712 2712	1 2561 2569 2577 2585 2593 2601 2617 2665 2663 2641 2665 2673 2681 2689 2697 2705 2713 2705 2713 2721	2 2562 2570 2578 2586 2594 2602 2618 2642 2642 2642 2642 2642 2642 2642 264	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659 2667 2675 2683 2691 2699 2707 2715 2723	4 2564 2572 2580 2588 2596 2604 2628 2636 2664 2652 2664 2668 2664 2684 2692 2706 2708 2708 2716 27124	5 2565 2573 2581 2589 2605 2613 2621 2629 2637 2645 2653 2665 2663 2667 2683 2701 2709 2707 2717 2725	6 2566 2574 2582 2590 2598 2606 2638 2646 2654 2662 2670 2678 2686 2678 2686 2694 2710 2710 2718 2718	7 2567 2575 2583 2599 2607 2615 2623 2631 2639 2647 2655 2663 2671 2679 2687 2687 2687 2695 2703 2711 2719		5400 5410 5420 5430 5460 5460 5470 5500 5520 5550 5550 5550 5550 5550 55	0 2816 2824 2832 2840 2848 2864 2872 2880 2888 2896 2904 2912 2920 2928 2936 2944 2952 2952 2952 2956 2956	1 2817 2825 2333 2841 2849 2857 2865 2913 2897 2905 2913 2921 2929 2937 2937 2945 2953 2969 2977	2 2818 2826 2834 2850 2858 2866 2874 2892 2906 2914 2922 2930 2938 2946 2954 2954 2954	3 2819 2827 2835 2843 2851 2857 2875 2883 2899 2907 2915 2923 2931 2939 2947 2955 2955 2955 2971 2979	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 2948 2956 2956 2956	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2957 2957 2957 2973	6 2822 2830 2838 2846 2854 2854 2878 2878 2878 2902 2910 2918 2926 2934 2942 2950 2958 2958 2958 2958	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2959 2959 2959 2975 2983
5000 2560 5000 to 5010 5010 5777 3071 5020 (Octol) (Decimol) 5040 5060 5070 5100 5110 5120 5130 5140 5150 5160 5170 5220 5230 5240 5220 5230 5240 5250 5260	0 25560 2558 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2656 2656 2664 2656 2664 2656 2664 2656 2668 2668 2668 2668 2668 2669 2668 2704 2712 2720 2772 27736	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2657 2665 2673 2681 2689 2697 2705 2713 2721 2729 2727	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2650 2658 2656 2674 2682 2666 2674 2682 2666 2698 2714 2682 2706 2712 2730 2738	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2651 2667 2667 2667 2667 2667 2669 2667 2699 2707 2715 2731 2731	4 2564 2572 2580 2588 2596 2604 2612 2620 2628 2668 2668 2668 2668 2668 266	5 2565 2573 2581 2589 2605 2613 2621 2629 2637 2645 2669 2669 2669 2669 2669 2669 2701 2709 2717 2725 2733 2773	6 25566 2574 2590 2598 2606 2614 2622 2630 2638 2646 2654 2654 2662 2670 2678 2686 2694 2710 2718 2726 2774 2774	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663 2667 2665 2667 2667 2667 2679 2687 2679 2687 2703 2711 2719 2727 2775 2775 2773	•	5400 5410 5420 5420 5440 5450 55460 5510 5520 5530 5550 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928 2936 2924 2952 2950 2952 2950 2954 2952	1 2817 2825 2333 2841 2849 2857 2865 2873 2865 2873 2905 2913 2929 2937 2929 2937 2945 2953 2961 2965 2977 2985 2993	2 2818 2826 2834 2850 2850 2850 2856 2874 2882 2994 2994 2994 2994 2922 2930 2938 2994 2954 2954 2954 2978 2996	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915 2923 2931 2939 2947 2955 2963 2971 2971 2971 2987 2995	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 2924 2932 2940 2956 2956 2956 2956	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2955 2973 2981 2989 2997	6 2822 2830 2838 2846 2854 2870 2878 2886 2894 2902 2910 2918 2926 2934 2926 2934 2942 2950 2958 2956 2974 2980 2998	2823 2831 2837 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2959 2967 2959 2967 2993 2999
5000 2560 5000 to to 5010 5777 3071 5020 (Octal) (Decimal) 5040 5060 5070 5060 5110 5110 5120 5120 5130 5140 5150 5160 5170 5200 5210 5220 5220 5230 5240 5240 5250 5250	0 25560 2558 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2656 2656 2664 2656 2664 2656 2664 2656 2668 2668 2668 2668 2668 2669 2668 2704 2712 2720 2772 27736	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2657 2665 2673 2681 2689 2697 2705 2713 2721 2729 2727	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2650 2658 2656 2674 2682 2666 2674 2682 2666 2698 2714 2682 2706 2712 2730 2738	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2651 2667 2667 2667 2667 2667 2669 2667 2699 2707 2715 2731 2731	4 2564 2572 2580 2588 2596 2604 2612 2620 2628 2668 2668 2668 2668 2668 266	5 2565 2573 2581 2589 2605 2613 2621 2629 2637 2645 2669 2669 2669 2669 2669 2669 2701 2709 2717 2725 2733 2773	6 25566 2574 2590 2598 2606 2614 2622 2630 2638 2646 2654 2654 2662 2670 2678 2686 2694 2710 2718 2726 2774 2774	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663 2667 2665 2667 2667 2667 2679 2687 2679 2687 2703 2711 2719 2727 2775 2775 2773	•	5400 5410 5420 5420 5440 5450 55460 5510 5520 5530 5550 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928 2936 2924 2952 2950 2952 2950 2954 2952	1 2817 2825 2333 2841 2849 2857 2865 2873 2865 2873 2905 2913 2929 2937 2945 2929 2937 2945 2953 2961 2965 2977 2985 2993	2 2818 2826 2834 2850 2850 2850 2856 2874 2882 2994 2994 2994 2994 2922 2930 2938 2994 2954 2954 2954 2978 2996	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915 2923 2931 2939 2947 2955 2963 2971 2971 2971 2987 2995	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2910 2924 2932 2940 2924 2932 2940 2956 2956 2956 2956	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2955 2973 2981 2989 2997	6 2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902 2910 2918 2926 2934 2942 2950 2958 2956 2958 2966 2958 2966	2823 2831 2837 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2959 2967 2959 2967 2993 2999
5000 2560 5000 to to 5010 5777 3071 5020 (Octal) (Decimal) 5050 5060 5060 5070 5110 5120 5130 5140 5150 5160 5170 5220 5220 5200 5210 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5230 5240 5250 5260 5270 5300 2	0 2560 2568 2576 2584 2592 2608 2616 2624 2632 2640 2648 2654 2654 2672 2688 2672 2688 2696 2672 2774 2752 2752	1 2561 2569 2577 2585 2593 2601 2617 2625 2669 2617 2665 2673 2681 2689 2697 2705 2713 2705 2713 2721 2729 2737 2745	2 2562 2570 2578 2586 2594 2602 2618 2618 2642 2650 2658 2662 2658 2666 2674 2682 2690 2698 2706 2778 2776 2774	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659 2667 2675 2683 2691 2691 2697 2707 2715 2723 2731 2739 2747 2755	4 2564 2572 2580 2588 2596 2604 2628 2644 2652 2664 2668 2668 2668 2668 2700 2708 2708 2708 2708 2716 2724 2740 2748 2756	5 2565 2573 2581 2589 2605 2621 2629 2637 2645 2653 2645 2653 2665 2693 2701 2709 2707 2709 2707 2725 2733 2741 2749 2757	6 2566 2574 2582 2590 2598 2606 2638 2646 2654 2662 2670 2678 2686 2694 2700 2718 2718 2718 2726 2713 2718 2726 2734 2742 2759	7 2567 2575 2583 2599 2607 2623 2631 2639 2647 2655 2663 2671 2675 2687 2687 2687 2695 2703 2711 2719 2727 2735 2743 2751	-	5400 5410 5420 5430 5460 5460 5470 5500 5520 5530 5520 5530 5550 5550 555	0 2816 2824 2832 2840 2848 2864 2872 2880 2888 2904 2912 2920 2928 2936 2944 2952 2952 2952 2968 2952 2968 2952 2968 2976 2984 2992 3000 3008	1 2817 2825 2333 2841 2849 2857 2865 2913 2929 2937 2925 2937 2945 2953 2969 2977 2965 2953 3001 3009	2 2818 2826 2834 2850 2858 2866 2874 2892 2930 2938 2906 2914 2922 2930 2938 2946 2954 2954 2954 2954 2970 2978 2996 2994 3002	3 2819 2827 2835 2843 2851 2857 2875 2883 2891 2907 2915 2923 2931 2939 2947 2955 2955 2971 2979 2987 2995 3003 3011	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2890 2908 2916 2924 2932 2940 2948 2956 2956 2956 2956 2958 2996 3004 3012	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2957 2957 2957 2989 2997 3005 3013	6 2822 2830 2838 2846 2854 2854 2878 2878 2878 2970 2910 2918 2926 2934 2942 2950 2958 2958 2958 2958 2958 2974 2999 2998 3006 3014	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2959 2967 2983 2991 2983 2991 2999 3007 3015
5000 2560 5000 to to 5010 5777 3071 5020 (Octal) (Decimal) 5050 5060 5060 5070 5100 5110 5120 5130 5140 5150 5160 5170 5220 5230 5240 5250 5260 5270 5270	0 25560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2672 2688 2696 2712 2712 27720 27728 27726 27728 27726 27728 27726 27728 27726 27728 27726 27728 27726 27728 27726 27728 27726 27728 2772 27728 2772 2778 277 278 2778 278 2	1 2561 2563 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2681 2689 2697 2705 2771 2705 2771 2729 2737 2745 2753 2761	2 2562 2570 2578 2586 2602 2610 2618 2662 2634 2650 2658 2658 2666 2674 2668 2714 2682 2762 2772 2772 2772 2772 27738 27746	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2667 2675 2683 2667 2675 2683 2691 2699 2707 2713 2731 2739 2747 2755 2763	4 2564 2572 2580 2588 2596 2662 2662 2668 2668 2668 2668 2668 26	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2669 2677 2685 2669 2677 2685 2701 2717 2775 2773 2774 27757 2757	6 25566 2574 2590 2598 2606 2614 2622 2630 2638 2646 2654 2662 2670 2678 2686 2694 2710 2718 2786 2774 2775 27758 2758	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663 2663 2667 2665 2703 2711 2719 2687 2703 2711 2719 2777 2775 2775 2775 2775 2775 2775 277	•	5400 5410 5420 5430 5440 5450 5460 5510 5520 5530 5550 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2988 29904 2912 2920 2928 2936 2936 2944 2952 2952 2960 2968 2976 2984 2992 3000 3008 3016 3024	1 2817 2825 2333 2841 2849 2857 2865 2873 2865 2873 2905 2913 2929 2937 2945 2929 2937 2945 2953 2961 2965 2977 2985 2993 3001 3009 3017 3025	2 2818 28266 2834 2858 2858 2858 2858 2858 2858 2858 2954 2930 2938 2946 2932 2933 2945 2954 2954 2954 2954 2954 2954 2954	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915 29231 2939 2947 2955 2931 2939 2947 2955 2963 2971 2975 3003 3011 3027	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 2924 2932 2940 2956 2956 2956 2956 2956 2956 2988 2996 3004 3012 3028	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2955 2973 2981 2981 2987 3005 3013 3021 3029	6 2822 2830 2838 2846 2854 2870 2878 2870 2878 2886 2894 2902 2910 2918 2926 2934 2942 2950 2934 2955 2958 2956 2974 2980 2998 3006 3014 3022 3030	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2959 2967 2959 2967 2995 2983 2999 3007 3015 3023 3031
5000 2560 5000 to to 5010 5777 3071 5020 (Octal) (Decimal) 5050 5060 5070 5100 5100 5100 5050 5100 5110 5120 5130 5140 5150 5150 5160 5160 5160 5200 5210 5220 5230 5240 5250 5260 5260 5270 5300 5310 5310	0 25560 2558 2576 2584 2592 2600 2608 2616 2624 2632 2648 2654 2654 2654 2664 2672 2704 2775 2776 27	1 25561 25589 2577 2585 2593 2601 2609 2617 2625 2665 2665 2665 2665 2663 2668 2669 2705 2713 2721 2729 2737 2737 2745 2753 2769 2777	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2650 2658 2666 2674 2682 2690 2678 2690 2674 2706 2778 2738 2746 2754 2770 2778	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2657 2675 2683 2691 2699 2707 2715 2723 2731 2739 2747 2755 2765 2765	4 2564 2572 2580 2588 2596 2612 2620 2628 2636 2644 2652 2666 2668 2668 2668 2668 2668 2668	5 2565 2573 2581 2589 2603 2613 2621 2629 2637 2645 2653 2661 2669 2667 2665 2677 2685 2693 2701 2770 2771 2773 2741 2749 2773 2741	6 2566 2574 2590 2598 2606 2638 2662 2638 2664 2654 2662 2670 2678 2668 2694 2702 2710 2718 2702 2712 2712 2758 2758 2774 2758	7 2567 2575 2583 2591 2607 2663 2663 2663 2663 2667 2665 2663 2671 2665 2667 2667 2667 2667 2703 2771 2719 2775 2743 2751 2759 2767 2775 2775	•	5400 5410 5420 5430 5440 5450 5460 5510 5520 5530 5550 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2904 2912 2920 2928 2936 2936 2936 2944 2952 2960 2968 2976 2968 2976 2984 3000 3008 3016	1 2817 2825 2333 2841 2849 2857 2865 2873 2865 2873 2905 2913 2921 2929 2937 2945 2953 2953 2961 2969 2977 2985 2993 3001 3009 3017 3025 3033	2 2818 2826 2834 2850 2858 2866 2874 2882 2930 2938 2930 2938 2945 2954 2954 2954 2954 2954 2954 2954	3 2819 2827 2835 2843 2851 2857 2867 2875 2883 2891 2997 2915 29207 2915 2923 2937 2937 2955 2963 2971 2955 2963 2971 2955 3003 3011 3019 3027 3035	4 2820 2828 2836 2844 2852 2868 2876 2884 2900 2908 2916 2928 2916 2924 2940 2948 2956 2956 2956 2956 2956 2956 2956 3004 3012 3028 3036	5 2821 2829 2837 2845 2853 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2957 2965 2973 2981 2989 2987 3005 3013 3021 3027	6 2822 2830 2838 2846 2854 2870 2878 2886 28970 2918 29210 2918 29210 2918 292910 2918 29250 2934 2942 2950 2958 2956 2974 2982 2990 2998 3006 3014 3020 3038	2823 2831 2839 2847 2855 2863 2871 2879 2903 2911 2919 2927 2935 2943 2951 2951 2951 2951 2953 2967 2975 2983 2991 3007 3015 3023 3039
5000 2560 5000 to to 5010 5777 3071 5020 (Octol) (Decimol) 5040 5050 5060 5070 5100 5110 5120 5130 5140 5150 5160 5170 5120 5120 5130 5140 5140 5150 5160 5170 5200 5210 5220 5230 5240 5220 5230 5240 5250 5250 5250 5260 5270 5300 5310 5310 5310	0 25560 25584 2576 2584 2592 2608 2616 2624 2632 2648 2654 2654 2654 2664 2664 2664 2664 2664 2668 2668 2668 2672 2680 2688 22704 2776 2776 2776 2776 2778 27 278 277	1 2561 2569 2577 2585 2593 2609 2617 2625 2669 2667 2665 2673 2681 2689 2697 2705 2705 2705 2713 2721 2705 2777 2745 2753 2769 2777 2769	2 2562 2570 2578 2586 2594 2602 2618 2626 2634 2642 2650 2658 2666 2658 2666 2698 2706 2708 2778 2776 2778 2776	3 2563 2571 2579 2587 2595 2695 2643 2651 2659 2643 2651 2659 2663 2691 2691 2691 2707 2715 2723 2707 2715 2723 2747 2747 2755 2763 2779 2787	4 2564 2572 2580 2588 2596 2604 2628 2636 2652 2660 2668 2668 2668 2700 2708 2716 2772 2740 2774 2732 2748 2756 2756 2756 2772 2772	5 2565 2573 2581 2589 2605 2613 2621 2629 2645 2653 2665 2663 2661 2669 2709 2717 2725 2709 2717 2725 2733 2741 2749 2757 2749 2757 2773	6 2566 2574 2592 2598 2606 2638 2646 2654 2662 2670 2710 2718 2726 2734 2742 2750 2758 2758 2758 2774 2782 2774	7 2567 2575 2583 2591 2607 2663 2663 2663 2663 2663 2673 2663 2679 2687 2695 2703 2711 2719 2727 2735 2743 2751 2759 2765	•	5400 5410 5420 5430 5440 5460 5470 5500 5520 5520 5520 5550 5550 5550 55	0 2816 2824 2832 2840 2848 2864 2872 2880 2888 2896 2904 2912 2920 2928 2936 2934 2952 2934 2952 2968 2976 2968 2976 2984 2992 3000 3008 3016 3024	1 2817 2825 2333 2841 2849 2857 2865 2873 2905 2913 2929 2937 2945 2953 2961 2953 2961 2953 2963 2965 2977 2985 2993 3001 3009 3017 3025 3033 3041	2 2818 2826 2834 2850 2858 2856 2874 2890 2914 2920 2930 2938 2946 2954 2954 2954 2952 2970 2978 2994 3002 3010 3018 3026 3034	3 2819 2827 2835 2843 2851 2857 2875 2883 2891 2899 2907 2915 2923 2907 2915 2923 2931 2939 2947 2955 2963 2971 2979 2987 2995 3003 3011 3019 3027 3043	4 2820 2828 2836 2844 2852 2868 2876 2884 2876 2900 2908 2916 2924 2932 2940 2932 2940 2948 2954 2954 2954 2954 2954 2954 2956 2956 3004 3012 3020 3024	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2955 2973 2941 2949 2955 2973 2981 2989 2997 3005 3013 3021 3037 3045	6 2822 2830 2838 2846 2854 2870 2878 2870 2878 2886 2894 2902 2910 2918 2926 2934 2942 2950 2934 2955 2958 2956 2974 2980 2998 3006 3014 3022 3030	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2959 2967 2975 2983 2991 2999 3007 3015 3023 3031 3039
5000 2560 5000 to to 5010 5777 3071 5020 (Octal) (Decimal) 5040 5060 5050 5060 5070 5100 5110 5120 5130 5140 5150 5160 5170 5120 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5220 5200 5210 5300 5330 5340 5340	0 25560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2656 2656 2656 2656 2658 2656 2664 2656 2664 2672 2668 2668 2704 2712 2772 2772 2776 2760 2776 27	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2681 2689 2697 2705 2713 2729 2729 2775 2775 2775 2775 2775 2775	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2650 2658 2666 2674 2682 2666 2674 2682 2706 2714 2722 2730 2738 2746 2754 2754 2754 2774 2774 2774 2782	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2657 2663 2667 2675 2683 2691 2699 2707 2715 27231 2739 2747 2755 2763 2771 2779 2787 2795 2803	4 2564 2572 2580 2588 2596 2604 2612 2620 2628 2668 2668 2668 2668 2668 266	5 2565 2573 2581 2589 2605 2613 2621 2629 2637 2645 2669 2677 2665 2669 2677 2665 2701 2709 2717 2725 2773 27741 2773 27741 27757 2765 2773 2781 2781 2781 2781 2781 2781 2781 2781	6 25566 25574 2598 2598 2606 2614 2622 2638 2646 2654 2654 2662 2670 2678 2686 2654 2662 2710 2718 2726 2774 2750 2774 2758 2774 2758 2774 2778 2778 2778 2778 2778 2778 277	7 2567 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663 2667 2665 2663 2671 2679 2687 2773 2773 2773 2775 2775 2775 2775 2775 2775 2779 2807		5400 5410 5420 5440 5440 5450 5460 5470 5510 5520 5530 5550 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928 2936 2923 2936 2944 2952 2960 2958 2936 2952 2960 2958 2936 2952 2960 2958 2936 2952 2960 2958 2936 2952 2960 2958 2936 2952 2960 2955 2955 2955 2955 2955 2955 2955 295	1 2817 2825 2333 2841 2849 2857 2865 2873 2865 2873 2905 2913 2929 2937 2929 2937 2945 2953 2961 2965 2977 2985 2993 3001 3009 3017 3025 3039 3049 3057	2 2818 28266 2834 2850 2858 2858 2858 2858 2858 2890 2914 2922 2930 2938 2946 2954 2954 2954 2954 2954 2954 2954 3002 3010 3018 3026 3034 3042 3058	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915 2923 2931 2939 2947 2955 2963 2971 2955 2963 2971 2955 3003 3011 3019 3027 3035 3059	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 2924 2932 2940 2956 2956 2956 2956 2956 2956 2988 2996 3004 3012 3020 3028 3036 304	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957 2925 2933 2941 2949 2957 2965 2973 2981 2989 3005 3013 3021 3029 3037 3045 3053 3061	6 2822 2830 2838 2846 2854 2854 2878 2878 2878 2992 2910 2918 2992 2910 2918 2994 2994 2950 2950 2950 2956 2974 2990 2998 3006 3014 3022 3038 3046	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2959 2957 2959 2967 2995 2995 2995 2995 3007 3015 3023 3031 3039 3047

-

Octal-Decimal Integer Conversion Table

	0	1	2	3	4	5	6	7			0	1	2	3	4	5	6	7]		
6000 6010 6020 6030 6040 6050 6060 6070) 3080 3088 3096 3104 3112 3120	3105 3113 3121	3082 3090 3098 3106 3114 3122	3083 3091 3099 3107 3115 3123	3084 3092 3100 3108 3116 3124	3085 3093 3101 3109 3117 3125	3078 3086 3094 3102 3110 3118 3126 3134	3087 3095 3103 3111 3119 3127		5400 5410 5420 5430 5440 5450 5450 5460 5470	3352 3360 3368 3376	3337 3345 3353 3361 3369 3377	3338 3346 3354 3362 3370 3378	3339 3347 3355 3363 3371 3379	3340 3348 3356 3364 3372 3380	3341 3349 3357 3365 3373 3381	3334 3342 3350 3358 3366 3374 3382 3390	3343 3351 3359 3367 3375 3383		Octal 10000	3072 to 3583 (Decimal) Decimal - 4096
6110 6120 6130 6140 6150 6160	3136 3144 3152 3160 3168 3176 3184 3192	3145 3153 3161 3169 3177 3185	3146 3154 3162 3170 3178 3186	3147 3155 3163 3171 3179 3187	3148 3156 3164 3172 3180 3188	3149 3157 3165 3173 3181 3189	3158 3166 3174 3182 3190	3151 3159 3167 3175 3183 3191		5500 5510 5520 5530 5540 5550 5560 5570	3400 3408 3416 3424 3432 3440	3401 3409 3417 3425 3433 3441	3402 3410 3418 3426 3434 3442	3403 3411 3419 3427 3435 3443	3412 3420 3428 3436 3444	3405 3413 3421 3429 3437 3445	3398 3406 3414 3422 3430 3438 3446 3454	3415 3423 3431 3439 3447		30000 40000 50000 60000	- 8192 - 12288 - 16384 - 20480 - 24576 - 28672
6200 6210 6220 6230 6240 6250 6260 6270	3208 3216 3224 3232 3240 3248	3209 3217 3225 3233 3241 3249	3210 3218	3211 3219 3227 3235 3243 3251	3212 3220 3228 3236 3244 3252	3213 3221 3229 3237 3245 3253	3222 3230	3215 3223 3231 3239 3247 3255	6 6 6 6 6	600 610 620 630 6640 6650 6660 6670	3464 3472 3480 3488 3496 3504	3473 3481 3489 3497 3505	3466 3474 3482 3490 3498 3506	3467 3475 3483 3491 3499 3507	3468 3476 3484 3492 3500 3508	3469 3477 3485 3493 3501 3509	3462 3470 3478 3486 3494 3502 3510 3518	3471 3479 3487 3495 3503 3511			
6320 6330 6340 6350 6360	3272 3280 3288 3296 3304	3281 3289 3297 3305 3313	3274 3282 3290 3298 3306 3314	3291 3299 3307 3315	3276 3284 3292 3300 3308 3316	3293 3301 3309 3317	3278 3286 3294 3302	3279 3287 3295 3303 3311 3319	6 6 6 6 6	720 730 740 750 760	3528 3536 3544 3552 3560	3529 3537 3545 3553 3561 3569	3530 3538 3546 3554 3562 3570	3531 3539 3547 3555 3563 3571	3532 3540 3548 3556 3564 3572	3533 3541 3549 3557 3565 3573	3526 3534 3542 3550 3558 3566 3574 3582	3535 3543 3551 3559 3567 3575			
[0	1	2	3	4	5	6	7		ſ	0	1	2	3	4	5	6	7			
7010	3616 3624 3632	3593 3601 3609 3617 3625 3633	3594 3602 3610 3618 3626 3634	3595 3603 3611 3619 3627 3635	3596 3604 3612 3620 3628 3636	3605 3613 3621 3629 3637	3598	3623 3631 3639	7 7 7 7 7 7	410 420	3872	3849 3857 3865 3873 3881 3889	3850 3858 3866 3874 3882 3890	3851 3859 3867 3875 3883 3891	3852 3860 3868 3876	3853 3861 3869 3877 3885 3893	3886 3894	3855 3863 3871 3879		7000 to 7777 (Octal)	3584 to 4095 (Decimal)
7120 7130 7140	3656 3664 3672 3680 3688 3696	3657 3665 3673 3681 3689 3697	3666 3674 3682 3690 3698	3659 3667 3675 3683 3691 3699	3660 3668 3676 3684 3692 3700	3661 3669 3677 3685 3693 3701	3678 3686	3663 3671 3679 3687 3695 3703	7 7 7 7 7 7	510 520 530 540 550 560	3920 3928 3936 3944 3952	3913 3921 3929 3937 3945 3953	3914 3922 3930 3938 3946 3954	3915 3923 3931 3939 3947 3955	3916 3924 3932 3940 3948 3956	3917 3925 3933 3941 3949 3957	3910 3918 3926 3934 3942 3950 3958 3966	3919 3927 3935 3943 3951 3959			
							3718							3979	3980	3981	3974 3982	3983			
7230 7240 7250 7260 7270	3728 3736 3744 3752 3750	3729 3737 3745 3753 3761	3730 3738 3746 3754 3762	3731 3739 3747 3755 3763	3732 3740 3748 3756 3764	3733 3741 3749 3757 3765	3734 3742	3735 3743 3751 3759 3767	7 7 7 7 7	620 630 640 650 660	3992 4000 4008 4016	3985 3993 4001 4009 4017	3994 4002 4010 4018	3995 4003 4011 4019	3996 4004 4012 4020	3997 4005 4013 4021	3990 3998 4006 4014 1022 4030	3999 4007 4015 4023			

OCTAL-DECIMAL FRACTION CONVERSION TABLE

.000							
	.000000	. 100	. 125000	. 200	. 250000	. 300	.37500
.001	.001953	. 101	.126953	. 201	.251953	.301	.37695
.002	.003906	. 102	.128906	. 202	.253906	. 302	.37890
.003	.005859	. 103	. 130859	. 203	.255859	. 303	.38085
.004	.007812	.104	.132812	. 204	.257812	. 304	.38281
.005	.009765	. 105	.134765	. 205	. 259765	. 305	.38476
.006	.011718	. 106	.136718	. 206	.261718	. 306	.38671
.007	.013671	. 107	.138671	. 207	.263671	. 307	. 38867
.010	.015625	. 110	.140625	. 210	. 265625	.310	.39062
.011	.017578	.111	. 142578	.211	. 267578	.311	. 39257
.012	.019531	.112	. 144531	. 212	. 269531	.312	.39453
		1	. 146484	.212	.271484	.313	.39648
.013	.021484	.113			. 273437		
.014	.023437	.114	.148437	.214	-	.314	.3984
.015	.025390	. 115	. 150390	.215	. 275390	.315	. 4003
.016	.027343	. 116	.152343	.216	. 277343	.316	.4023
.017	.029296	. 117	.154296	. 217	.279296	.317	.4042
.020	.031250	. 120	.156250	. 220	.281250	.320	.4062
.021	.033203	. 121	.158203	. 221	.283203	.321	.4082
.022	.035156	. 122	.160156	. 222	.285156	. 322	.4101
. 023	.037109	. 123	.162109	. 223	.287109	. 323	. 4121
. 024	.039062	. 124	. 164062	. 224	. 289062	.324	.4140
.025	.041015	. 125	. 166015	. 225	.291015	.325	.4160
.025	.042968	. 126	.167968	. 226	. 292968	.326	.4179
				. 227	. 294921	.327	.4199
.027	.044921	. 127	. 169921	1			
.030	.046875	. 130	.171875	. 230	. 296875	.330	.4218
.031	.048828	. 131	.173828	. 231	.298828	.331	. 4238
.032	.050781	. 132	.175781	. 232	.300781	.332	.4257
.033	.052734	. 133	.177734	. 233	.302734	.333	. 4277
.034	.054687	. 134	.179687	. 234	.304687	.334	. 4296
.035	.056640	. 135	.181640	. 235	.306640	. 335	.4316
. 036	.058593	. 136	.183593	. 236	.308593	. 336	.4335
.037	.060546	. 137	. 185546	. 237	.310546	.337	.4355
.040	.062500	. 140	.187500	. 240	.312500	.340	.4375
	.064453	. 140	. 189453	.240	.314453	.341	.4394
.041		1		.242	.316406	.342	.4414
.042	.066406	.142	. 191406				
.043	.068359	. 143	. 193359	. 243	.318359	.343	.4433
.044	.070312	. 144	. 195312	. 244	.320312	.344	.4453
.045	.072265	. 145	.197265	. 245	.322265	.345	.4472
.046	.074218	. 146	.199218	.246	.324218	.346	.4492
.047	.076171	. 147	.201171	. 247	.326171	.347	.4511
. 050	.078125	. 150	.203125	. 250	.328125	. 350	.4531
.051	.080078	. 151	.205078	. 251	.330078	.351	.4550
.052	.082031	. 152	.207031	. 252	.332031	. 352	.4570
.053	.083984	. 153	.208984	. 253	.333984	. 353	. 4589
.054	.085937	. 154	.210937	. 254	.335937	.354	. 4609
.055	.087890	. 155	.212890	. 255	.337890	.355	.4628
.055	.089843	. 156	.214843	. 256	.339843	.356	.4648
		1	.216796	. 257	.341796	.357	.4667
.057	.091796	. 157					
.060	.093750	. 160	.218750	. 260	.343750	.360	.4687
.061	.095703	. 161	.220703	. 261	.345703	.361	.4707
.062	.097656	. 162	.222656	. 262	.347656	. 362	.4726
.063	.099609	. 163	.224609	. 263	.349609	. 363	.4746
.064	.101562	. 164	.226562	. 264	.351562	. 364	.4765
.065	.103515	. 165	.228515	. 265	.353515	. 365	.4785
.066	.105468	. 166	.230468	. 266	.355468	.366	.4604
.067	.107421	. 167	.232421	. 267	.357421	. 367	.4824
.070	. 109375	. 170	. 234375	. 270	.359375	.370	.4843
.071	. 111328	.171	.236328	.271	.361328	.371	.4863
.072	. 113281	. 172	.238281	. 272	.363281	.372	.4882
	. 115234	. 172	.230231	. 273	.365234	.373	.4902
. 073							
.074	. 117187	. 174	.242187	.274	.367187	.374	. 4921
.075	. 119140	. 175	.244140	.275	.369140	.375	.4941
.076 .077	.121093 .123046	. 176 . 177	.246093 .248046	. 276 . 277	.371093 .373046	.376 .377	.4960 .4980
							~~ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	• •						
	•						

Octal-Decimal Fraction Conversion Table

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
. 000000	. 000000	.000100	.000244	.000200	.000488	.000300	.000732
.000001	.000003	.000101	.000247	.000201	.000492	.000301	.000736
.000002	.000007	.000102	.000251	.000202	.000495	.000302	.000740
.000003	.000011	.000103	.000255	.000203	.000499	.000303	.000743
.000004	.000015	.000104	.000259	.000204	.000503	.000304	.000747
.000005	.000019	.000105	.000263	.000205	.000507	.000305	.000751
.000006	.000022	.000106	.000267	.000206	.000511	.000306	.000755
.000007	.000026	.000107	.000270	.000207	.000514	.000307	.000759
.000010	.000030	,000110	.000274	.000210	.000518	.000310	.000762
.000011	.000034	.000111	.000278	.000211	.000522	.000311	.000766
.000012	.000038	.000112	.000282	.000212	.000526	.000312	.000770
.000012	.000041	.000113	.000286	.000213	.000530	.000313	.000774
.000013	.000041	.000114	.000289	.000214	.000534	.000314	.000778
.000014	.000049	.000115	.000293	.000215	.000537	.000315	.000782
			.000297	.000216	.000541	.000316	.000785
.000016	.000053	.000116		1			
.000017	.000057	.000117	.000301	.000217	.000545	.000317	.000789
.000020	.000061	.000120	.000305	.000220	.000549	.000320	.000793
.000021	.000064	.000121	.000308	.000221	.000553	.000321	.000797
.000022	.000068	.000122	.000312	.000222	.000556	.000322	.000801
.000023	.000072	.000123	.000316	.000223	.000560	.000323	.000805
.000024	.000076	.000124	.000320	.000224	.000564	.000324	.000808
.000025	.000080	.000125	.000324	.000225	.000568	.000325	.000812
.000026	.000083	.000126	.000328	.000226	.000572	.000326	.000816
.000027	.000087	.000127	.000331	.000227	.000576	.000327	.000,820
.000030	.000091	.000130	.000335	.000230	.000579	.000330	.000823
.000031	.000095	.000131	.000339	.000231	.000583	.000331	.000827
.000032	.000099	.000132	.000343	.000232	.000587	.000332	.000831
.000033	.000102	.000133	.000347	.000233	.000591	.000333	.000835
.000034	.000106	.000134	.000350	.000234	.000595	.000334	.000839
.000035	.000110	.000135	.000354	.000235	.000598	.000335	.000843
.000036	.000114	.000136	.000358	.000236	.000602	.000336	.000846
.000037	.000118	.000137	.000362	.000237	.000606	.000337	.000850
		1		.000240	.000610	.000340	.000854
.000040	.000122	.000140	.000366	.000240	.000614	.000341	.000854
.000041	.000125	.000141	.000370		.000617	.000342	.000862
.000042	.000129	.000142	.000373	.000242			
.000043	.000133	.000143	.000377	.000243	.000621	.000343	.000865
.000044	.000137	.000144	.000381	.000244	.000625	.000344	.000869
.000045	.000141	.000145	.000385	.000245	.000629	.000345	.000873
.000046	.000144	.000146	.000389	.000246	.000633	.000346	.000877
.000047	.000148	.000147	.000392	.000247	,000637	.000347	.000881
.000050	.000152	.000150	.000396	.000250	.000640	.000350	.000885
.000051	.000156	.000151	.000400	.000251	.000644	.000351	.000888
.000052	.000160	.000152	.000404	.000252	.000648	.000352	.000892
.000053	.000164	.000153	.000408	.000253	.000652	.000353	.000896
.000054	.000167	.000154	.000411	.000254	.000656	.000354	.000900
.000055	.000171	.000155	.000415	.000255	.000659	.000355	.000904
.000056	.000175	.000156	.000419	.000256	.000663	.000356	.000907
.000057	.000179	.000157	.000423	.000257	.000667	.000357	.000911
.000060	.000183	.000160	.000427	.000260	.000671	.000360	.000915
.000061	.000186	.000161	.000431	.000261	.000675	.000361	.000919
.000062	.000190	.000162	.000434	.000262	.000679	.000362	.000923
.000063	.000194	.000163	.000438	.000263	.000682	.000363	.000926
.000064	.000198	.000164	.000442	.000264	.000686	.000364	.000930
.000065	.000202	.000165	.000446	.000265	.000690	.000365	.000934
	.000205	.000166	.000450	.000266	.000694	.000366	.000938
.000066				.000267	.000698	.000367	.000942
.000067	.000209	.000167	.000453	1		.000370	.000946
.000070	.000213	.000170	.000457	.000270	.000701		
.000071	.000217	.000171	.000461	.000271	.000705	.000371	.000949
.000072	.000221	.000172	.000465	.000272	.000709	.000372	.000953
.000073	.000225	.000173	.000469	.000273	.000713	.000373	.000957
.000074	.000228	.000174	.000473	.000274	.000717	.000374	.000961
.000075	.000232	.000175	.000476	.000275	.000720	.000375	.000965
.000076	.000236	.000176	.000480	.000276	.000724	.000376	.000968
.000077	.000240	.000177	.000484	.000277	.000728	.000377	.000972
	-					1	

Octal-Decimal Fraction Conversion Table

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
.000400	.000976	.000500	.001220	.000600	.001464	.000700	.001708
000401	.000980	.000501	.001224	.000601	.001468	.000701	.001712
.000402	.000984	.000502	.001228	.000602	.001472	.000702	.001716
.000403	.000988	.000503	.001232	. 000603	.001476	.000703	.001720
.000404	.000991	.000504	.001235	.000604	.001480	.000704	.001724
.000405	.000995	.000505	.001239	.000605	.001483	.000705	.001728
.000406	.000999	.000506	.001243	.000606	.001487	.000706	.001731
.000407	.001003	.000507	.001247	.000607	.001491	.000707	.001735
					.001495	.000710	.001739
.000410	.001007	.000510	.001251	.000610	• • • • • • •		
.000411	.001010	.000511	.001255	.000611	.001499	.000711	.001743
.000412	.001014	.000512	.001258	.000612	.001502	.000712	.001747
.000413	.001018	.000513	.001262	.000613	.001506	.000713	.001750
.000414	.001022	.000514	.001266	.000614	.001510	.000714	.001754
.000415	.001026	.000515	.001270	.000615	.001514	.000715	.001758
.000416	.001029	.000516	.001274	.000616	001518	.000716	.001762
.000417	.001033	.000517	.001277	.000617	.001522	.000717	.001766
.000420	.001037	. 000520	.001281	.000620	.001525	.000720	.001770
		1	.001285	.000621	.001529	.000721	.001773
.000421	.001041 .001045	.000521		.000622	.001533	.000722	.001777
.000422	• • • • • • •	.000522	.001289	1		1	
.000423	.001049	.000523	.001293	.000623	.001537	.000723	.001781
.000424	.001052	.000524	.001296	.000624	.001541	.000724	.001785
.000425	.001056	.000525	.001300	.000625	.001544	.000725	.001789
.000426	.001060	.000526	.001304	.000626	.001548	.000726	.001792
.000427	.001064	.000527	.001308	.000627	.001552	.000727	.001796
.000430	.001068	.000530	.001312	.000630	.001556	.000730	.001800
000431	.001071	.000531	.001316	.000631	.001560	.000731	.001804
.000432	.001075	.000532	.001319	.000632	.001564	.000732	.001808
.000433	.001079	.000533	.001323	.000633	.001567	.000733	.001811
.000434	.001083	.000534	.001327	.000634	.001571	.000734	.001815
.000435	.001087	.000535	.001331	.000635	.001575	.000735	.001819
		.000536	.001335	.000636	.001579	.000736	.001823
.000436	.001091					.000737	.001827
.000437	.001094	.000537	.001338	.000637	.001583		
.000440	.001098	.000540	.001342	.000640	.001586	.000740	.001831
.000441	.001102	.000541	.001346	.000641	.001590	.000741	.001834
.000442	.001106	.000542	.001350	. 000642	.001594	.000742	.001838
.000443	.001110	.000543	.001354	.000643	.001598	.000743	.001842
.000444	.001113	.000544	.001358	.000644	.001602	.000744	.001846
.000445	.001117	.000545	.001361	.000645	.001605	.000745	.001850
.000446	.001121	000546	.001365	.000646	.001609	.000746	.001853
.000447	.001125	.000547	.001369	.000647	.001613	.000747	.001857
.000450	.001129	.000550	.001373	. 000650	.001617	.000750	.001861
• • •	• • • • • • • • • • • • • • • • • • • •				.001621	.000751	.001865
.000451	.001132	.000551	.001377	.000651	-		
.000452	.001136	.000552	.001380	.000652	.001625	.000752	.001869
.000453	.001140	.000553	.001384	.000653	.001628	.000753	.001873
.000454	.001144	.000554	.001388	.000654	.001632	.000754	.001876
000455	.001148	.000555	.001392	.000655	.001636	.000755	.001880
000456	.001152	.000556	.001396	.000656	.001640	.000756	.001884
000457	.001155	.000557	.001399	.000657	.001644	.000757	.001888
000460	.001159	.000560	.001403	.000660	.001647	.000760	.001892
000461	.001163	.000561	.001407	.000661	.001651	.000761	.001895
000462	.001167	.000562	.001411	.000662	.001655	.000762	.001899
000463	.001171	.000563	.001415	. 000663	.001659	.000763	.001903
.000464	.001174	.000564	.001419	. 000664	.001663	.000764	.00190
000465	.001178	.000565	.001422	.000665	.001667	.000785	.00191
.000466	.001182	.000566	.001426	.000666	.001670	.000766	.001914
			.001428	.000667	.001674	.000767	.001918
.000467	.001186	.000567		1		1	-
.000470	.001190	.000570	.001434	.000670	.001678	.000770	.001922
.000471	.001194	.000571	.001438	.000671	.001682	.000771	.001926
.000472	.001197	.000572	.001441	.000672	.001686	.000772	.001930
000473	.001201	.000573	.001445	.000673	.001689	.000773	.001934
.000474	.001205	.000574	.001449	.000674	.001693	.000774	.001937
.000475	.001209	.000575	.001453	.000675	.001697	.000775	.001941
.000476	.001213	.000576	.001457	.000676	.001701	.000776	.001945
.000477	.001216	.000577	.001461	.000677	.001705	.000777	.001949

TWO'S COMPLEMENT ARITHMETIC

SDS computer systems hold numbers in memory in two's complement form. Single-precision numbers have 23 magnitude bits and a sign bit. The sign bit is in the first bit position to the left of the most significant of the magnitude bits. Thus, the sign bit actually is a part of the number in all arithmetic operations. A "0" bit denotes a positive sign and a "1" bit denotes a negative sign. In this system, the negative of a number is its two's complement.

An algorithm for finding the two's complement of a binary number with attached sign bit is:

To find the two's complement of the binary number B that has <u>n</u> significant bits including the sign bit, subtract it from the number 2^n expressed in binary form. This latter number is a "1" followed by <u>n</u> zeros.

EXAMPLES:

The following example indicates the two's complement of binary numbers held in five bits plus a sign bit. Their decimal equivalents are on the left.

Decimal Number	. ,	-	Two's Complement of Binary Equivalent
<u>+</u> 2	000010	- 2	111110
+14	001110	-14	110010

In the addition example below, decimal notation is on the left and binary notation on the right.

+20	010100
<u>-03</u>	111101
+17	010001

In the computer, 24-bit numbers are written as eight octal digits for convenience. The following example shows three forms of the same addition -- decimal, binary, and octal, respectively. The binary number is assumed to be an integer.

Decimal	Binary	Octal
+21 -03	000000000000000000000000000000000000000	00000025
+18	000000000000000000000000000000000000000	00000022

As the examples indicate, the sign bit is an integral part of the number to which it is attached and its value, plus or minus, is automatically taken care of during the use of two's complement arithmetic. This property is used when numbers of different length are added. For example, assume that these two signed, two's complemented, negative numbers of 6-bit and 3-bit length are added:

Decimal	Binary
-21	101011
-03	101
-24	$\overline{110000} = -16_{10}$

Notice that the third least significant bit of the first number is added to the sign bit of the second number causing an erroneous result. This error is corrected by filling in the empty, most significant bit positions with the value of the sign bit of the shorter number:

Decimal	Binary
-21	101011
-03	111101
-24	$101000 = -24_{10}$

This property suggests:

- Filling the empty bit positions with the sign value of a positive number, that is, zeros, has no changing effect on the result, and
- If the two's complement is taken by the method suggested, where <u>n</u> is the larger number's length, the sign value is automatically appended to the smaller number. For instance, in the above example, if the complement of 03 is taken using n = 6,

000000							
			011				
1	1	1	101				

the sign is properly appended to the number.

This procedure is called "extending" the sign of a number.

REAL-TIME CLOCK

The Real-Time Clock (RTC) provides a highly flexible timeorientation system for the SDS 92 Computer. It derives time pulses from the 60-cycle computer power supply. These pulses are then used to produce a timing mark every 16.67 milliseconds or optionally every 8.33 milliseconds. The Real-Time Clock can also accept timing marks from a customer-supplied input, thereby allowing time measurement to any required resolution for special applications. These timing marks are supplied at standard SDS logic levels to the computer's RTC circuitry.

The timing marks are then used by the computer and its interrupt system to provide either an elapsed-time counter or a continuously incrementing time counter depending on the needs of the customer. The RTC will operate in either mode depending only on the computer's stored program.

Two pairs of locations of priority interrupts are provided with the RTC. These are as follows:

Location	Туре	Computer	Description
164	Normal	92	CLOCK SYNC
166	Single Instruction	92	CLOCK PULSE

The Clock Pulse and Clock Sync interrupts function together to provide elapsed-time, event-counter or time-of-day clocks.

The Clock Pulse interrupt is a single-instruction interrupt. (Note: See Single Instruction Interrupts in Section III.) An MPO instruction is usually placed in the Clock Pulse interrupt location. When MPO is used as a single-instruction interrupt subroutine, it causes the contents of the effective address to be incremented by one but it does not alter the current content of the flag. Furthermore, if the new (incremented) contents of the effective address is 0000, a Clock Sync interrupt is generated. The Clock Sync interrupt can be generated in no other way.

ELAPSED-TIME CLOCK

The elapsed-time clock times the length of a program or subroutine, or initiates or discontinues processing at programdetermined time intervals. An arbitrary memory location is reserved as a counter. When initialized, this cell contains the 2's complement of the number of time intervals to be counted. The Clock Pulse interrupt location contains an MPO instruction.

Each Clock Pulse interrupt results in incrementing the clock count by one. When the count is finished, an interrupt to the Clock Sync location occurs. A supervisory or other appropriate control program can then be entered to perform the customerdesired operation.

CONTINUOUSLY INCREMENTING CLOCK

The continuously incrementing clock maintains "time-of-day" for the computer. Two memory locations serve to count the timing marks. In this case, the Clock Pulse is used to increment the least significant twelve bits of the count. (The Clock Pulse interrupt location contains an MPO instruction.) The Clock Sync is used to increment the most significant twelve bits of the count. (The Clock Sync interrupt subroutine includes an MPO instruction.) A simple, straightforward subroutine can be entered to reconstruct the exact time-of-day from this twenty-four bit count.

ARM/DISARM

The Clock Pulse interrupt can be armed and disarmed with these instructions:

EOM Effective Address	Action
20200	Disarm Clock Pulse Interrupt
20100	Arm Clock Pulse Interrupt

The Clock Sync interrupt is always armed.

AUTOMATIC POWER FAIL-SAFE SYSTEM

The computer core memory holds its information with all power removed, but information in the computer registers is destroyed by loss of power. Upon failure of main power to the computer, this system provides that the contents of all registers and other volatile information are automatically stored in core memory; also, further writing into core storage is inhibited during the decay period of the computer dc power supply outputs. Erroneous memory control is prevented during power-off and power-on operations. Power-off/-on interrupt routines permit proper resumption of a program, automatically, after power is restored.

The system consists of relay-controlled, ac power-sensing and memory-sequencing circuitry, two high-priority interrupt channels, and a "shut-down/start-up" programming sequence.


The Sense External Signal (SES) instruction is an aid in programming this option. Its effective address is 24000. If the OFF interrupt (152) has just occurred, this SES sets the Flag.

DATA MULTIPLEXING SYSTEM

INTRODUCTION

The standard I/O systems provided with the SDS 92 Computer provide for operation with all standard SDS peripheral equipments and for high-performance special devices. The Data Multiplexing System provides an alternate I/O system that is of particular use in dealing with multiple sources of data and for systems which may have data rates from low to very high.

The SDS 92 Computer has essentially two major paths along which I/O data can flow to and from memory. The first path is the same that is used by the main frame itself. The



SDS 92 Computer Configuration

PIN/POT operations use the first path. The basic I/O channel also uses this path. In addition to this path, which is primarily under the control of the main frame, there is an optional second path that is completely under the control of the units attached to it. The second path has priority over the first for access to memory. This path is made available with the installation of a Data Multiplexing System.

The Data Multiplexing System (DMS) consists of a Data Multiplex Channel (DMC) and one or more Data Subchannels (DSC). A maximum of 64 subchannels are allowed. Transmission between a DSC and computer memory is controlled by two interlace control word-pairs unique to the DSC and wired into fixed, adjacent locations in memory. During a transmission, the controlling DMC uses these two word-pairs for control of address and record length. Four DSCs (one DSC-I and three DSC-IIs) could be placed in a system as follows. The DSCs are numbered from 100, 104, ... to 1148. Control word quads associated with the DSCs are numbered accordingly: 100-103 for DSC-100, etc.

DATA MULTIPLEX CHANNEL (DMC)

The Data Multiplex Channel is a basic unit for the Data Multiplexing System. It connects to the SDS 92 Computer via the second path to memory. The DMC contains a 13-bit Data Register, 15-bit Address Register, and control logic to enable the DMS to perform a variety of functions. The data and address are connected to memory when a transfer of information is imminent. Program control required for input/output operates directly on the individual Data Subchannel (DSC), not on the DMC.

When external data addresses are provided to the DMC, the DMC transmissions require one cycle for each 12-bit word transmitted and two cycles for each 24-bit double word transmitted.

The DMC has an internal interlace feature. This feature allows subchannels to specify the addresses of word pairs in memory where the data address and count are located. When operating with internal interlace, the subchannel supplies the address of its associated interlace control words instead of the actual data address. The DMC accesses the interlace word pair, increments the address portion, decrements the word count, restores modified words, and then accepts data from, or transmits data to, the requesting subchannel. The DMC also supplies a signal to the subchannel, if the decremented word count is zero.

The format of the internal interlace word pair is:

Word N + 1-	Word N
*Word Count	Data Address
0 8	9-11'0 1

The 9-bit word count permits block lengths to 512 words. Transmissions using internal interlace require five cycles, if the required transmission is for a 12-bit word, and six cycles, if the required transmission is for a 24-bit double word.

The DMC provides for automatic memory incrementing. The counting capability of the DMC Data Register permits an externally specified memory word to be incremented. When such a memory increment operation is to be performed, the subchannel signals the DMC with a special increment line and supplies the address. For memory increments, the DMC accesses memory, increments it, and then restores the word. If a memory increment operation results in an all-zero word (or double word), the DMC signals the subchannel. The zero signal may then be used to interrupt the program. Memory increments require two cycles.

Control of the various DMC functions is achieved by four Function Code lines from the subchannels. The DMC, in conjunction with the main frame Memory Parity Checking Option, insure the integrity of data transmissions. Words read from memory are checked for parity; parity is generated for words stored in memory; words received by the DMC are checked for proper parity; a parity error signal is generated by the DMC and sent to the subchannel when an input parity discrepancy is detected.

DATA SUBCHANNELS (DSC-N)

A number of subchannels can be attached to the DMC. The two described below are standard subchannels. Subchannels can control and generate program interrupts, but do not include the interrupt levels themselves. The signals must be routed to optional interrupt levels.

The subchannels use a priority scheme to determine which may transmit to the DMC at any given time. Up to 64 DSCs may be connected to a DMC. A DSC may use the internal interlace feature of the DMC to control its transmission, or it may be equipped with an External Interlace (EIN).

A DSC using internal interlace has two word pairs assigned to it. These two word pairs are located in contiguous memory locations and are fixed for a given subchannel. The program may select either the even word pair or odd word pair location. If the even word pair location is selected, the subchannel will automatically switch to the odd word pair location when the count field of the even word pair word is zero. The program can also select whether the subchannel switches back to the even word pair when the count field of the odd word pair is zero. The subchannel generates an interrupt signal when the count field of either word pair reaches zero. Transmission termination occurs when the odd word pair's count equals zero, if the subchannel does not switch back to the even word pair.

The two word pair internal interlace allows a subchannel to handle continuous data by alternately working from one memory area or another. By allowing the subchannel to switch automatically from one interlace word pair to the other, the program is relieved of the necessity for making real-time responses to the zero count condition. Using first the even pair then the odd pair interlace words allows a maximum transmission of 1024 words or double words.

CHARACTER SUBCHANNEL (DSC-I)

The DSC-I contains a 12-bit data register that can assemble and disassemble two 6-bit characters, and transmit one or two 6-bit characters or one 12-bit character. (DSC-I has a unit address

register.) It checks and generates the parity of characters to enable it to couple with standard SDS peripheral equipment.

The subchannel may operate with either internal or external interlace. It has one mode of output and two modes of input. During output, it transmits until the odd internal interlace word pair count is zero and then terminates, if interlace cycling is not requested. The output may also be terminated if the device sends an END signal to the channel. This END signal may cause the DSC-I to generate an interrupt to the program.

Input, like output, may always be terminated due to an external END signal. The program can also specify that the DSC terminates and disconnects on zero count, or disconnects only on the END signal. In either case, however, all transmission to memory is terminated after the odd interlace count reaches zero, if interlace cycling is not requested.

FULL WORD SUBCHANNEL (DSC-II)

The DSC-II is a general-purpose subchannel, designed to allow any device to be connected to it. It contains no storage for data. Depending on the Function Code provided to the DMC, the DSC-II will permit 12- or 24-bit (plus parity) transmission between the DMC and external devices connected to the DSC-II. The external device must be capable of holding the data during the transmission to/from the DMC. (An A-to-D converter would have such capability.) Like the DSC-I, the DSC-II can operate with either internal or external interlace. Its operation in this respect is identical to the DSC-I. The DSC-II also contains control logic to facilitate memory increment operations in conjunction with the DMC.

EXTERNAL INTERLACE (EIN)

The External Interlace can be attached to the DSC to control the transmission of its data to/from memory. The EIN consists of a 15-bit address register and a 9-bit count register. These registers are loaded automatically when the subchannel is activated, the information coming from the internal interlace memory locations. Once the EIN is set up, it will control the transmission of the DSC at a maximum rate of one word per memory cycle. After each word is transmitted, the EIN increments its address register and decrements its count. When the count equals zero, the EIN signals the DSC, which can then generate a program interrupt and/or notify the external device. Transmission normally terminates on zero count. Sequencing of interlace words is identical to the sequence of operations performed for internal interlace, except that only four memory cycles are used for interlace word processing. The first is to access the interlace word pair initially; the second is to restore the interlace word pair when the count reaches zero.

MEMORY PARITY INTERRUPTS

SDS computers incorporate an extensive memory parity checking system. The inclusion of parity generation and checking circuitry assures the integrity of all data and instructions transferred among the memory, the central processing unit, and input/output channels.

In normal operation a switch on the computer console specifies the action to be performed by the computer when a memory parity error is detected. Two actions are available: the computer halts with the parity indicator lighted; or the computer ignores the parity error and proceeds with the program.

In many real-time applications it is desirable to keep the computer running when a parity error is detected. Also, the program must be notified of the error without stopping computation.

An optional feature provides this capability by means of two levels of armed interrupts. One interrupt level is associated with the central processor and the Time-Multiplexed Communication Channels; the other interrupt level with the Direct Access Communication Channels and the Data Multiplexing System. Memory parity errors detected from these two sources produce a priority interrupt associated with the cause. The processing routine associated with the interrupt can then take appropriate action, such as re-initiate the failed operation, notify the operator, or enter a diagnostic routine. Such action allows memory parity errors to be recognized and handled properly without hindering the computer's performance of realtime or on-line calculations.


TRAPPING RETURN SUBROUTINE EXAMPLE

The following code determines how many cells (one or two) the trapped instruction used: it then increments the subroutine entry accordingly to provide the proper return address.

Assume (1) the trap instruction is a multiply simulator at location 124, and (2) the branch in location 124 is BRM MUASIM. Assume also that MUA hardware is not present in the machine.

Executing an instruction containing the MUA operation code causes the BRM MUASIM to be executed. The marked place

has the form:



which marks the Flag and PCT bits in 0, 1, zeros in bits 6 through 8, and the trap instruction address in bits 9, 10, 11 to MUASIM and in bits 0 through 11 in MUASIM +1.

The subroutine return routine follows:

MUASIM	DATA		
PLUSONE	DATA		
	LDB	*MUASIM	Load trapped instruction.
	LDA	=1	Load an incrementer.
	COB	=040	
	BFT	TRUE	Branch if bit 6 is reset.
	COB	=037	
	BRU	ACK	F = 1 if address was an immediate address (two words); F = 0 if it was direct single precision.
TRUE	COB	=010	
	BFT	ACK	Branch if bit 8 is reset (i.e., if F is set to 1 which implies two word-full address with no index).
	СОВ	=020	F=0 if indirect address, single precision; $F=1$ if two word indexed
ACK	ACA	=0	Add 1 to A if two word (add 0 if one word).
	MPA	MUASIM + 1	Add 1 or 2 to the subroutine entry.
	MPF	MUASIM	This is for address overflow correction.

SDS 92 MEMORY ALLOCATION

	0000	Unassigned
0001 -	- 0037	Scratch Pad
0040 -	- 0077	Unassigned
0100 -	- 0117	DSC Interlace Control Word Pairs
	0120	Trap 12
	0122	Trap 52
	0124	Trap 13
	0126	Trap 53
	0130	Trap 10
	0132	Trap 50
	0134	Trap 11
	0136	Trap 51
	0140	Trap 14
	0142	Trap 54
	0144	Trap 15
	0146	Trap 55
ſ	0150	Interrupt, POWER ON (always armed)
	0152	Interrupt, POWER OFF (always armed)
	0154	Interrupt, MAIN FRAME PARITY (armed via console switch)
	0156	Interrupt, DATA MULTIPLEXING SYSTEM PARITY (armed via console switch)
Is	0160	Unassigned
	0162	Unassigned
	0164	Interrupt, CLOCK SYNC (always armed)
	0166	Interrupt, CLOCK PULSE (arm furnished, I _i type)
	0170	Interrupt, I1 (arm furnished)
l	0172	Interrupt, I2 (arm furnished)
ſ	0174	Unassigned
	0176	Unassigned
Ir		
0200 -	- 1177	System Interrupts (up to 256 levels; any may be of I, type if desired)

I. \rightarrow Single Instruction Interrupt Ir \rightarrow Interrupt system must be enabled before interrupt goes active.

Is ---- Interrupt always proceeds from Waiting to Active

SDS 92 INSTRUCTION LIST — FUNCTIONAL CATEGORIES

Mnemonic	Instruction <u>Code</u>	Name	Function	Timing*
LOAD/STOR	E			
LDA	64	LOAD A	(M) — A	2
LDB	24	LOAD B	(M) — B	2
STA	44	STORE A	(A) — M	2
S TB	04	STORE B	(B) —— M	. 2
XMA	74	EXCHANGE M AND A	(A) (M)	3
XMB	34	exchange m and b	(B) (M)	3
<u>FLAG</u>				
XMF	17	EXCHANGE M AND F	(M) ₀	3
LDF	57	LOAD F	(M) ₀ F	3
SFT	0044	SET FLAG TRUE	1 — F	3,4
SFF	0042	SET FLAG FALSE	0 — > F	3,4
INF	0046	INVERT FLAG	If (F)=1, 0 → F; if (F)=0, 1 → F	3,4
ARITHMETIC				
ADA	62	ADD TO A	(A)+(M) — A; Carry — F	2
ADB	22	ADD TO B	(B)+(M) → B; Carry → F	2
ACA	63	ADD WITH CARRY TO A	(A)+(M)+F A; Carry F	2
ACB	23	ADD WITH CARRY TO B	(B)+(M)+F → B; Carry → F	2
SUA	60	SUBTRACT TO A	(A) – (M) — A; Carry — F	2
SUB	20	SUBTRACT TO B	(B) - (M) → B; Carry → F	2
SCA	61	SUBTRACT WITH CARRY TO A	(A) - (M) - F A; Carry F	2
SCB	21	SUBTRACT WITH CARRY TO B	(B) - (M) - F B; Carry F	2
MPA	76	MEMORY PLUS A TO MEMORY	(M)+(A)	3
MPB	36	MEMORY PLUS B TO MEMORY	(M)+(B)	3
MPO	16	MEMORY PLUS ONE TO MEMORY	(M)+1	3
MPF	56	MEMORY PLUS FLAG TO MEMORY	(M)+(F) —— M; Carry —— F	3
MUA	13	MULTIPLY A (Optional)	$(A)_{\times}(M) \longrightarrow AB$	5
MUB	53	MULTIPLY B (Optional)	$(B) \times (M) \longrightarrow AB$	5
DVA	52	DIVIDE AB (Optional)	$(AB) \div (M) \longrightarrow B; R \longrightarrow A$	13
DVB	12	DIVIDE BA (Optional)	$(BA) \div (M) \longrightarrow B; R \longrightarrow A$	13
LOGICAL				
ANA	65	AND TO A	(A) and (M) —— A	2
ANB	25	AND TO B	(B) and (M)	2
ORA	67	OR TO A	(A) or (M) — A	2
ORB	27	OR TO B	(B) or (M) \longrightarrow B	2
EOA	66	EXCLUSIVE OR TO A	$(M)(\overline{A})$ or $(\overline{M})(A) \longrightarrow A$	2

*See page 2-1 for interpretation and use of the Timing column.

SDS 92 INSTRUCTION LIST - FUNCTIONAL CATEGORIES (continued)

Mnemonic	Instruction Code	Name	Function	Timing				
LOGICAL (continued)								
EOB	26	EXCLUSIVE OR TO B	$(M)(\overline{B})$ or $(\overline{M})(B) \longrightarrow B$	2				
MAA	75	MEMORY AND A TO MEMORY	(M) and (A)	3				
MAB	35	MEMORY AND B TO MEMORY	(M) and (B) —— M	3				
COMPARISON								
COA	45	Compare ones with a	If $(A)(M)=0$, set F; if $(A)(M)\neq 0$, reset F	2				
COB.	05	COMPARE ONES WITH B	If (B)(M)=0, set F; if (B)(M) \neq 0, reset F	2				
СМА	47	COMPARE MAGNITUDE OF M WITH A	If (A) \geq (M), set F; if (A) < (M), reset F	2				
СМВ	07	COMPARE MAGNITUDE OF M WITH B	If (B) \geq (M), set F; if (B) < (M), reset F	2				
CEA	46	COMPARE M EQUAL TO A	If $(M) \neq (A)$, set F; if $(M) = (A)$, reset F	2				
CEB	06	COMPARE M EQUAL TO B	If $(M) \neq (B)$, set F; if $(M) = (B)$, reset F	2				
BRANCH								
BRU	73	BRANCH UNCONDITIONALLY	м ——— Р	1				
BRC	32	BRANCH, CLEAR INTERRUPT, AND LOAD FLAG	M	3				
BRL	33	BRANCH AND LOAD FLAG	M► ₱ (see page 2-4)	1				
BFF	31	BRANCH ON FLAG FALSE	If $F = 0$, $M \longrightarrow P$; if $F = 1$, take next instruction	1 2				
BFT	71	BRANCH ON FLAG TRUE	If $F = 1$, $M \longrightarrow P$; if $F = 0$, take next instruction	1 2				
BDA	70	BRANCH ON DECREMENTING A	(A) - 1 \longrightarrow A If (A) \neq 7777 ₈ , M \longrightarrow P; If (A) = 7777 ₈ , take next instruction	1 2				
BAX	30	branch and exchange a and b	(A) < → (B); (M) → P	1				
BRM	77	BRANCH AND MARK PLACE	(P) $\longrightarrow M$, M+1; M+2 $\longrightarrow P$; (F) $\longrightarrow M_0$; (PCT) $\longrightarrow M_1$	3				
BMC	37	BRANCH, MARK PLACE, AND CLEAR FLAG	(See page 2-5)	3				
<u>SHIFT</u>								
CYA	42*	CYCLE A	A cycled left N places	3-7				
СҮВ	02*	CYCLE B	B cycled left N places	3-7				
CFA	43*	CYCLE FLAG AND A	F, A cycled left N places	3-7				
CFB	03*	CYCLE FLAG AND B	F, B cycled left N places	3-7				
CYD	02/42* **	CYCLE DOUBLE	A, B cycled left N places	3-7				
CFD	43*	CYCLE FLAG AND DOUBLE	A, B, F cycled left N places	3-7				
CFI	03*	CYCLE FLAG AND DOUBLE INVERSE	B, A, F cycled left N places	3-7				
CONTRO	<u>L</u>							
EXU	72	EXECUTE	Instruction M is performed, P unchanged	1				
HLT	0041/00000000**	HALT	Halts computation	3,4				

*See page 2-5 for indication of the instruction structure and code redundancy.

**A slash (/) indicates that either instruction code can be used to perform the same operation.

SDS 92 INSTRUCTION LIST - FUNCTIONAL CATEGORIES (continued)

Mnemonic	Instruction <u>Code</u>	Name		Timing
TRAPPING				
SCT	0061	SET PROGRAM-CONTROLLED TRAP	1 → PCT	3, 4
RCT	0060	RESET PROGRAM-CONTROLLED TRAP	0 → PCT	3, 4
тст	0160	TEST PROGRAM-CONTROLLED TRAP	If PCT = 0, $0 \longrightarrow F$; if PCT = 1	
BREAKPOINT -	TESTS		1→ F	
BPT 1	0144	BREAKPOINT NO. 1 TEST	Test Breakpoint Switch	3, 4
BPT 2	0145	BREAKPOINT NO. 2 TEST	Test Breakpoint Switch	3, 4
BPT 3	0146	BREAKPOINT NO. 3 TEST	Test Breakpoint Switch	3, 4
BPT 4	0147	BREAKPOINT NO. 4 TEST	Test Breakpoint Switch	3, 4
INTERRUPTS				
EIR	0051	ENABLE INTERRUPT		3, 4
DIR	0050	DISABLE INTERRUPT		3, 4
IET	0150	INTERRUPT ENABLED TEST; SET FLAG IF INTERRUPT SYSTEM ENABLED		3, 4
AIR	00020001	ARM INTERRUPTS		3, 4
<u>CHANNEL CC</u>	NTROL AND TE	<u>STS</u>		
DSC	00000100	DISCONNECT CHANNEL		3, 4
TOP	00012100	TERMINATE OUTPUT ON CHANNEL		3, 4
TIP	00012100	terminate input on channel		3, 4
ALC	00050100	ALERT CHANNEL INTERLACE		3, 4
ASC	00010500	ALERT TO STORE INTERLACE COUNT		3, 4
CAT	01004100	CHANNEL ACTIVE TEST; SET FLAG IF NOT ACTIVE		3, 4
CET	01001100	CHANNEL ERROR TEST; SET FLAG IF ERROR		3, 4
INPUT/OUTPL	JT			
WIN	15	WORD IN	(Channel)> M	5 + wait
RIN	55	RECORD IN	(Channel _{N words}) → M	3 + 2N + wait
WOT	11	WORD OUT	(M) — Channel	4 + wait
ROT	51	RECORD OUT	(M _{N words}) <u> </u>	2 + 2N + wait
PIN	14	PARALLEL INPUT	$(\text{Unit } M) \longrightarrow M \text{ in parallel}$	5 + wait, and 5, 6 + wait
POT	10	PARALLEL OUTPUT	(M) → Unit M in parallel	4 + wait, and 4,5 + wait
BPI	54	BLOCK PARALLEL INPUT	(Unit M) M in parallel, N sequential locations	4 + N + wait, and 3,4 + 2N + wait
BPO	50	BLOCK PARALLEL OUTPUT	(M) — Unit M in parallel, N sequential locations	3 + N + wait, and 2,3 + 2N + wait
EOM	00(40)*	ENERGIZE OUTPUT M	3.5 µsec pulse to points addresse	ed 3, 4
SES	01(41)*	SENSE EXTERNAL SIGNAL	If Signal = 1, set Flag Bit; if Signal = 0, reset Flag Bit	3, 4

 $\overline{\text{*Codes EOM}}$ 40 and SES 41 are reserved for use in special system applications.

SDS 92 INSTRUCTION LIST - NUMERICAL ORDER

Instruction Code	Mnemonic	Name	Page Reference
00(40)*	EOM	ENERGIZE OUTPUT M	3-5, 3-6, 3-9
0000000/0041**	HLT	HALT	2-6
00000100	DSC	DISCONNECT CHANNEL	3-6
00010500	ASC	ALERT TO STORE INTERLACE COUNT	3-6
00012100	TIP	TERMINATE INPUT ON CHANNEL	3-6
00012100	TOP	TERMINATE OUTPUT ON CHANNEL	3-6
00020001	AIR	ARM INTERRUPTS	3-12
00050100	ALC	ALERT CHANNEL INTERLACE	3-7
0042	SFF	SET FLAG FALSE	2-2
0044	SFT	SET FLAG TRUE	2-1
0046	INF	INVERT FLAG	2-2
0050	DIR	DISABLE INTERRUPT	3-11
0051	EIR	ENABLE INTERRUPT	3-11
0060	RCT	RESET PROGRAM-CONTROLLED TRAP	2-7
0061	SCT	SET PROGRAM-CONTROLLED TRAP	2-7
01(41)*	SES	SENSE EXTERNAL SIGNAL	3-6, 3-7, 3-9
01001100	CET	CHANNEL ERROR TEST; SET FLAG IF ERROR	3-7
01004100	CAT	CHANNEL ACTIVE TEST; SET FLAG IF NOT ACTIVE	3-7
0144	BPT 1	BREAKPOINT NO. 1 TEST	2-7
0145	BPT 2	BREAKPOINT NO. 2 TEST	2-7
0146	BPT 3	BREAKPOINT NO. 3 TEST	2-7
0147	BPT 4	BREAKPOINT NO. 4 TEST	2-7
0150	IET	INTERRUPT ENABLED TEST; SET FLAG IF INTERRUPT SYSTEM ENABLED	3-11
0160	тст	TEST PROGRAM-CONTROLLED TRAP	2-7
02***	СҮВ	CYCLE B	2-6
02/42** ***	CYD	CYCLE DOUBLE	2-6
03***	CFB	CYCLE FLAG AND B	2-6
03***	CFI	CYCLE FLAG AND DOUBLE INVERSE	2-6
04	STB	STORE B	2-1
05	COB	Compare ones with b	2-4
06	CEB	COMPARE M EQUAL TO B	2-4
07	CMB	COMPARE MAGNITUDE OF M WITH B	2-4
10	POT	PARALLEL OUTPUT	3-7, 3-8, 3-9, 3-12
11	WOT	WORD OUT	3-2
12	DVB	DIVIDE BA (Optional)	2-3
13	MUA	MULTIPLY A (Optional)	2-3
· -		\cdots , $\lambda = 1, \cdots, \lambda$	

*Codes EOM 40 and SES 41 are reserved for use in special system applications.

**A slash (/) indicates that either instruction code can be used to perform the same operation.

***See page 2-5 for indication of the instruction structure and code redundancy.

SDS 92 INSTRUCTION LIST - NUMERICAL ORDER (continued)

Instruction Code	Mnemonic	Name	Page Reference
14	PIN	PARALLEL INPUT	3-8, 3-9
15	WIN	WORD IN	3-2
16	MPO	MEMORY PLUS ONE TO MEMORY	2-2
17	XMF	EXCHANGE M AND F	2-1
20	SUB	SUBTRACT TO B	2-2
21	SCB	SUBTRACT WITH CARRY TO B	2-2
22	ADB	ADD TO B	2-2
23	ACB	ADD WITH CARRY TO B	2-2
24	LDB	LOAD B	2-1
25	ANB	and to b	2-3
26	EOB	EXCLUSIVE OR TO B	2-3
27	ORB	OR TO B	2-3
30	BAX	BRANCH AND EXCHANGE A AND B	2-5
31	BFF	BRANCH ON FLAG FALSE	2-4
32	BRC	BRANCH, CLEAR INTERRUPT, AND LOAD FLAG	2-4
33	BRL	BRANCH AND LOAD FLAG	2-4
34	ХMВ	exchange m and b	2-1
35	MAB	MEMORY AND B TO MEMORY	2-4
36	MPB	MEMORY PLUS B TO MEMORY	2-2
37	BMC	BRANCH, MARK PLACE, AND CLEAR FLAG	2-5
42*	CYA	CYCLE A	2-6
43*	CFA	CYCLE FLAG AND A	2-6
43*	CFD	CYCLE FLAG AND DOUBLE	2-6
44	STA	STORE A	2-1
45	COA	COMPARE ONES WITH A	2-4
46	CEA	COMPARE M EQUAL TO A	2-4
47	СМА	COMPARE MAGNITUDE OF M WITH B	2-4
50	BPO	BLOCK PARALLEL OUTPUT	3-8, 3-9
51	ROT	RECORD OUT	3-2
52	DVA	DIVIDE AB (Optional)	2-3
53	MUB	MULTIPLY B (Optional)	2-3
54	BPI	BLOCK PARALLEL INPUT	3-8, 3-9
55	RIN	RECORD IN	3-3
56	MPF	MEMORY PLUS FLAG TO MEMORY	2-3
57	LDF	LOAD F	2-1
60	SUA	SUBTRACT TO A	2-2
61	SCA	SUBTRACT WITH CARRY TO A	2-2
62	ADA	ADD TO A	2-2

*See page 2-5 for indication of the instruction structure and code redundancy.

SDS 92 INSTRUCTION LIST - NUMERICAL ORDER (continued)

Instruction Code	Mnemonic	Name	Page Reference
63	ACA	ADD WITH CARRY TO A	2-2
64	LDA	LOAD A	2-1
65	ANA	AND TO A	2-3
66	EOA	EXCLUSIVE OR TO A	2-3
67	ORA	OR TO A	2-3
70	BDA	BRANCH ON DECREMENTING A	2-5
71	BFT	BRANCH ON FLAG TRUE	2-5
72	EXU	EXECUTE	2-6
73	BRU	BRANCH UNCONDITIONALLY	2-4
74	XMA	EXCHANGE M AND A	2-1
75	MAA	MEMORY AND A TO MEMORY	2-4
76	MPA	MEMORY PLUS A TO MEMORY	2-2
77	BRM	BRANCH AND MARK PLACE	2-5

SDS 92 INSTRUCTION LIST — ALPHABETICAL ORDER

Mnemonic	Instruction Code	Name	Page Reference
ACA	63	ADD WITH CARRY TO A	2-2
ACB	23	ADD WITH CARRY TO B	2-2
ADA	62	ADD TO A	2-2
ADB	22	ADD TO B	2-2
AIR	00020001	ARM INTERRUPTS	3-12
ALC	00050100	ALERT CHANNEL INTERLACE	3-7
ANA	65	AND TO A	2-3
ANB	25	AND TO B	2-3
ASC	00010500	ALERT TO STORE INTERLACE COUNT	3-6
BAX	30	BRANCH ON DECREMENTING A	2-5
BDA	70	BRANCH AND DECREMENTING A	2-5
BFF	31	BRANCH ON FLAG FALSE	2-4
BFT	71	BRANCH ON FLAG TRUE	2-5
BMC	37	BRANCH, MARK PLACE, AND CLEAR FLAG	2-5
BPI	54	BLOCK PARALLEL INPUT	3-8, 3-9
BPO	50	BLOCK PARALLEL OUTPUT	3-8, 3-9
BPT 1	0144	BREAKPOINT NO. 1 TEST	2-7
BPT 2	0145	BREAKPOINT NO. 2 TEST	2-7
BPT 3	0146	BREAKPOINT NO. 3 TEST	2-7
BPT 4	0147	BREAKPOINT NO. 4 TEST	2-7
BRC	32	BRANCH, CLEAR INTERRUPT, AND LOAD FLAG	2-4
BRL	33	BRANCH AND LOAD FLAG	2-4
BRM	77	BRANCH AND MARK PLACE	2-5
BRU	73	BRANCH UNCONDITIONALLY	2-4
CAT	01004100	CHANNEL ACTIVE TEST; SET FLAG IF NOT ACTIVE	3-7
CEA	46	COMPARE M EQUAL TO A	2-4
CEB	06	COMPARE M EQUAL TO B	2-4
CET	01001100	CHANNEL ERROR TEST; SET FLAG IF ERROR	3-7
CFA	43*	CYCLE FLAG AND A	2-6
CFB	03*	CYCLE FLAG AND B	2-6
CFD	43*	CYCLE FLAG AND DOUBLE	2-6
CFI	03*	CYCLE FLAG AND DOUBLE INVERSE	2-6
CMA	47	COMPARE MAGNITUDE OF M WITH A	2-4
CMB	07	COMPARE MAGNITUDE OF M WITH B	2-4
COA	45	COMPARE ONES WITH A	2-4
СОВ	05	COMPARE ONES WITH B	2-4
CYA	42*	CYCLE A	2-6
СҮВ	02*	CYCLE B	2-6

*See page 2-5 for indication of the instruction structure and code redundancy.

SDS 92 INSTRUCTION LIST - ALPHABETICAL ORDER (continued)

Mnemonic	Instruction Code	Name	Page Reference
CYD	02/42* **	CYCLE DOUBLE	2-6
DIR	0050	DISABLE INTERRUPT	3-11
DSC	00000100	DISCONNECT CHANNEL	3-6
DVA	52	DIVIDE AB (Optional)	2-3
DVB	12	DIVIDE BA (Optional)	2-3
EIR	0051	ENABLE INTERRUPT	3-11
EOA	66	EXCLUSIVE OR TO A	2-3
EOB	26	EXCLUSIVE OR TO B	2-3
EOM	00(40)***	ENERGIZE OUTPUT M	3-5, 3-6, 3-9
EXU	72	EXECUTE	2-6
HLT	0000000/0041**	HALT	2-6
IET	0150	INTERRUPT ENABLED TEST; SET FLAG IF INTERRUPT SYSTEM ENABLED	3-11
INF	0046	INVERT FLAG	2-2
LDA	64	LOAD A	2-1
LDB	24	LOAD B	2-1
LDF	57	LOAD F	2-1
MAA	75	MEMORY AND A TO MEMORY	2-4
MAB	35	MEMORY AND B TO MEMORY	2-4
MPA	76	MEMORY PLUS A TO MEMORY	2-2
MPB	36	MEMORY PLUS B TO MEMORY	2-2
MPF	56	MEMORY PLUS FLAG TO MEMORY	2-3
MPO	16	MEMORY PLUS ONE TO MEMORY	2-2
MUA	13	MULTIPLY A (Optional)	2-3
MUB	53	MULTIPLY B (Optional)	2-3
ORA	67	OR TO A	2-3
ORB	27	OR TO B	2-3
PIN	14	PARALLEL INPUT	3-8,3-9
POT	10	PARALLEL OUTPUT	3-7, 3-8, 3-9, 3-12
RCT	0060	RESET PROGRAM-CONTROLLED TRAP	2-7
RIN	55	RECORD IN	3-3
ROT	51	RECORD OUT	3-2
SCA	61	SUBTRACT WITH CARRY TO A	2-2
SCB	21	SUBTRACT WITH CARRY TO B	2-2
SCT	0061	SET PROGRAM-CONTROLLED TRAP	2-7
SES	01(41)***	sense external signal	3-6, 3-7, 3-9
SFF	0042	SET FLAG FALSE	2-2
SFT	0044	SET FLAG TRUE	2-1

*See page 2-5 for indication of the instruction structure and code redundancy.

**A slash (/) indicates that either instruction code can be used to perform the same operation.

***Codes EOM 40 and SES 41 are reserved for use in special system applications.

SDS 92 INSTRUCTION LIST - ALPHABETICAL ORDER (continued)

Mnemonic	Instruction Code	Name	Page Reference
STA	44	STORE A	2-1
S TB	04	STORE B	2-1
SUA	60	SUBTRACT TO A	2-2
SUB	20	SUBTRACT TO B	2-2
TCT	0160	TEST PROGRAM-CONTROLLED TRAP	2-7
TIP	00012100	TERMINATE INPUT ON CHANNEL	3-6
TOP	00012100	TERMINATE OUTPUT ON CHANNEL	3-6
WIN	15	WORD IN	3-2
WOT	11	WORD OUT	3-2
XMA	74	EXCHANGE M AND A	2-1
ХMВ	34	EXCHANGE M AND B	2-1
XMF	17	EXCHANGE M AND F	2-1

SDS 92 INPUT/OUTPUT INSTRUCTIONS

<u>Mnemonic</u>	<u>Octal Code</u>	Name	Mnemonic	<u>Octal Code</u>	Name		
Buffer Instructions and Tests							
BUFFER CONTROL BUFFER TESTS							
EOM A, T DSC TOP TIP ASC ALC	00 or 40 00000100 00012100 00012100 00010500 00050100	Energize Output M Disconnect Channel Terminate Output on Channel Terminate Input on Channel Alert to Store Interlace Count Alert Channel Interlace	SES A, CAT CET DATA TRAN	T 01 or 41 01004100 01001100 VSFER	Sense External Signal Channel Active Test Channel Error Test		
PARALLEL IN	PUT/OUTPUT						
POT A,T BPO A,T PIN A,T BPI A,T	50 14	Parallel Output Block Parallel Output Parallel Input Block Parallel Input	WOT A, ROT A, WIN A, RIN A,	T 51 T 15	Word Out Record Out Word In Record In		
Peripheral Device Instructions and Tests							
^O TYPEWRITER			°LINE PRIN	TER (cont.)			
RKB 1,2 TYP 1,2	00002301 00002341	Read Keyboard Write Typewriter	PSC 1,r PSP 1,r PLP 1,2	n 0001n760	Printer Skip to Format Channel n Printer Space n Lines Print Line Printer		
^O PAPER TAPE			,				
RPT 1,2 PTL 1,2 PPT 1,2 ^O CARD	00002304 00000344 00002344	Read Paper Tape Punch Paper Tape with Leader Punch Paper Tape, No Leader	MAGNETIC TRT n FPT n BTT n ETT n	0101051n 0101411n 0101211n 0101111n	Tape Ready Test File Protect Test Beginning of Tape Test End of Tape Test Denotive Test Denotive Test		
CRT 1 CFT 1 RCD 1,2 RCB 1,2 CPT 1 PCD 1,2 PCB 1,2	01012106 01011106 00002306 00003306 01014146 00002346 00003346	Card Reader Ready Test Card Reader EOF Test Read Card Decimal (Hollerith) Read Card Binary Card Punch Ready Test Punch Card Decimal (Hollerith) Punch Card Binary	DT2 n DT5 n DT8 n TFT WTB n, EFT n, ERT n, RTB n,	2 0000235n 2 0000337n 2 0000737n 2 0000731n	Density Test, 200 BPI Density Test, 556 BPI Density Test, 800 BPI Tape End-of-File Test Write Tape in Binary Write Tape in Decimal (BCD) Erase Forward Tape Erase Reverse Tape Read Tape in Binary		
OLINE PRINTI PRT 1 EPT 1	ER 01012160 01014160	Printer Ready Test End of Page Test	RTD n, SFB n, SFD n, SRB n, SRD n,	2 0000333n 2 0000233n 2 0000733n	Read Tape in Decimal (BCD) Scan Forward in Binary Scan Forward in Decimal (BCD) Scan Reverse in Binary Scan Reverse in Decimal (BCD)		
PFT 1 POL 1	01011160 00010360	Printer Fault Test Printer Off-line	REW n RTS 0	0001411n 00014100	Rewind Convert Read to Scan		

Legend

A = address; *A = indirect address; =A = immediate address; T = index tag; n = number (0-7)

 $^{\rm O}{\rm Mnemonics}$ and Octal Codes are given for device number 1 in a two-character/word mode.

SCIENTIFIC DATA SYSTEMS 1649 Seventeenth Street • Santa Monica, California • Phone (213) UP 1-0960

SALES OFFICES

EASTERN

1301 Avenue of the Americas New York City, New York (212) 765-1230

69 Hickory Drive Waltham, Massachusetts (617) 899-4700

1145 Nineteenth Street, N. W. Washington, D. C. (202) 337-6838

One Bala Avenue Building Bala-Cynwyd, Pennsylvania (215) 667-4944

SOUTHERN

Holiday Office Center 3322 South Memorial Parkway Huntsville, Alabama (205) 881-5746

1325 North Atlantic Avenue Cocoa Beach, Florida (305) 784-1555

3334 Richmond Avenue Houston, Texas (713) 526-2693 6434 Maple Avenue Dallas Texas (214) 357-0451

MIDWEST

One Parkway Center 875 Greentree Road Pittsburgh, Pennsylvania (412) 921-3640

3105 Des Plaines Avenue Des Plaines, Illinois (312) 824-8147

WESTERN

2526 Broadway Avenue Santa Monica, California (213) 870-8562

Fountain Professional Building 9000 Menaul Blvd. N. E. Albuquerque, New Mexico (505) 298-8009

Sunnyvale Office Center 505 West Olive Avenue Sunnyvale, California (408) 736-9193

World Savings Building 1111 South Colorado Boulevard Denver, Colorado (303) 756-8505 Suite 100, Redwood Building 845 106th Street, N. E. Bellevue, Washington (206) 454-3991

1360 So. Anaheim Boulevard Anaheim, California (213) 865-5293 (F.X.) (714) 774-0461 (Local)

FOREIGN REPRESENTATIVES

EUROPE CECIS

14 Rue de la Baume Paris 8, France

CANADA

INSTRONICS, Ltd. P. O. Box 100 Stittsville Ontario, Canada

JAPAN

F. Kanematsu & Co. Inc. Central P. O. Box 141 New Kaijo Bldg. Marunouchi Tokyo, Japan

AUSTRALIA

RACAL Pty. Ltd. 5 Ridge Street N. Sydney, NSW, Australia