


Biwa Block Diagram

Project code: 91.4H001.001
 PCB P/N : 55.4H001.XXX
 REVISION : 06237-2(GCE, Hannstar)



CPU DC/DC		MAX8770 36	
INPUTS		OUTPUTS	
DCBATOUT		VCC_CORE_S0	0-1.3V 47A
SYSTEM DC/DC		ISL6236 37	
INPUTS		OUTPUTS	
DCBATOUT		5V_S5(5A) 3D3V_S5(5A) 5V_AUX_S5	
SYSTEM DC/DC		MAX8717 38	
INPUTS		OUTPUTS	
DCBATOUT		1D05V_S0(13A) 1D8V_S3(10A)	
G971		39	
1D8V_S3		1D5V_S0(4A)	
APL5913		39	
1D8V_S3		1D25V_S0(1.5A)	
G2997F6U		39	
1D8V_S3		DDR_VREF_S0(1.2A) DDR_VREF_S3	
G909		34	
5V_AUX_S5		3D3V_AUX_S5(100mA)	
MAXIM CHARGER		ISL6255 40	
INPUTS		OUTPUTS	
DCBATOUT		CHG_PWR	19V 4.0A UP+5V 5V 100mA

55.4H001.S03G

ICH8M Functional Strap Definitions

ICH8-M EDS 21762 2.0V1 page 16

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h)
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIe config2 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM's when sampled high
LAN100_SLP	Integrated VccLAN1_05 and VccCL1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccLAN1_05 and VccCL1_05 VRM's when sampled high
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	This signal has a weak internal pull-up. Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be used in manufacturing environments.

ICH8M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

PCI Routing

page 17

	IDSEL	INT	REQ	GNT
TI7412	AD22	G:CARDBUS B:1394 F:Flash Media G:SD Host	0	0

PCIe Routing

LANE1	LAN BCM5787M
LANE2	MiniCard WLAN
LANE3	NewCard WLAN

USB Table

USB	
Pair	Device
0	USB1
1	USB2
2	USB3
3	USB4
4	MINIC1
5	BT
6	CCD
7	Finger
8	NEW
9	NC

ICH8M Integrated Pull-up and Pull-down Resistors

ICH8-M EDS 21762 2.0V1

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K (?)
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 10K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH [3:0]	PULL-UP 20K (?)
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	PULL-UP 13K

Crestline Strapping Signals and Configuration

Crestline EDS 20954 1.0 page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG[8:6]	Reserved	
	Low Power PCI Express	0 = Normal mode 1 = Low Power mode (Default)
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE X1 are operating simultaneously via the PEG port
SDVOCRTL_DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Crestline GMCH PWROK in signal.

History

- 2007/02/16
- Page 33: Add SIO 87381 for FIR Issue.
 - Page 31, change KBC from 8768L to 8763L.
 - Page 33, del U33(LPC golden Finger).
 - Page 24/32, change ERC1/ERC2 due to 77.61021.02L is Obsoleted Part !
 - Page 37, del TC22/TC19.
 - Page 38, del TC1/TC4.


- 2007/02/09
- Page 14:Modify "Q14" "BTBTN1" "WLBTN1" symbol.
 - Page 36, 37, 38: Replace 0ohm with 0ohm pad.

- 2007/02/08a
- Page 14:Modify R428 to "FRONT_PWRLED#_1"and RN58 pin7 to "STBY_LED#_2"due to LED brightness issue.
 - Page 38:Replace "TC26" with "77.C1561.01L".

- 2007/02/08
- Page 10:Replace "R244" with "0603-PAD".
 - Page 36:Replace open power gap with close power gap.
 - Page 38:Add capacitor "TC26" for acoustic noise

55.4H001.S03G

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reference			
Size A3	Document Number	Biwa	
Date: Thursday, March 01, 2007	Sheet 2 of 42	Rev -2	



ICS9LPR502HGLFT-GP setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI4/SRC5_EN	0 = Pin29 as CPU_STOP#, pin 30 as PCI_STOP#. 1 = Pins29,30 as SRC-5 differential pair.
PCI_F5/ITP_EN	0 = SRCB/SRCB# 1 = ITP/ITP#

RTM875T-605 setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3/SRC-5_EN	0 = Pin29 as CPU_STOP#, pin 30 as PCI_STOP#. 1 = Pins29,30 as SRC-5 differential pair.
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz SS, Pin13 as SRC-0, Pin14 as SRC-0#
PCI_F5/ITP_EN	0 = SRCB/SRCB# 1 = ITP/ITP#

SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M

55.4H001.S03G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Clock Generator**

Size: Document Number **Biwa** Rev: **-2**

Date: Thursday, March 01, 2007 Sheet 3 of 42

6 H_A#(35..3) <<<>> H_A#(35..3)

H_DIN#(3..0) <<>> H_DIN#(3..0) 6
H_DSTBN#(3..0) <<>> H_DSTBN#(3..0) 6
H_DSTBP#(3..0) <<>> H_DSTBP#(3..0) 6
H_D#(63..0) <<>> H_D#(63..0) 6





Place testpoint on H_IERR# with a GND 0.1" away

Layout Note: *CPU_GTLREF0* 0.5" max length.

Layout Note: Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5" Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5"

Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals



62.10079.001
2nd source: 62.10053.401

BGA479-SKT6-GPU3


55.4H001.S03G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (1 of 2)**

Size: Document Number: **Biwa** Rev: SA


Date: Thursday, March 01, 2007 Sheet 4 of 42



U41D 4 OF 4			
A4	VSS		P6
A8	VSS		P21
A11	VSS		P24
A16	VSS		R2
A19	VSS		R22
A23	VSS		R25
AE2	VSS		T1
B6	VSS		T4
B8	VSS		T3
B11	VSS		T26
B13	VSS		U3
B16	VSS		U6
B19	VSS		U21
B21	VSS		U24
B24	VSS		V2
C5	VSS		V5
C8	VSS		V22
C11	VSS		V25
C14	VSS		W1
C16	VSS		W4
C19	VSS		W23
C2	VSS		W26
C22	VSS		Y3
C25	VSS		Y6
D1	VSS		Y21
D4	VSS		Y24
D8	VSS		AA2
D11	VSS		AA5
D13	VSS		AA8
D16	VSS		AA11
D19	VSS		AA14
D23	VSS		AA16
D26	VSS		AA19
E3	VSS		AA22
E6	VSS		AA25
E8	VSS		AB1
E11	VSS		AB4
E14	VSS		AB8
E16	VSS		AB11
E19	VSS		AB13
E21	VSS		AB16
E24	VSS		AB19
F5	VSS		AB23
F8	VSS		AB26
F11	VSS		AC3
F13	VSS		AC6
F16	VSS		AC8
F19	VSS		AC11
F2	VSS		AC14
F22	VSS		AC16
F25	VSS		AC19
G4	VSS		AC21
G1	VSS		AC24
G23	VSS		AD2
G26	VSS		AD5
H3	VSS		AD8
H6	VSS		AD11
H21	VSS		AD13
H24	VSS		AD16
J2	VSS		AD19
J5	VSS		AD22
J22	VSS		AD25
J25	VSS		AE1
K1	VSS		AE4
K4	VSS		AE8
K23	VSS		AE11
K26	VSS		AE14
L3	VSS		AE16
L6	VSS		AE19
L21	VSS		AE23
L24	VSS		AE26
M2	VSS		A2
M5	VSS		AF6
M22	VSS		AF8
M25	VSS		AF11
N1	VSS		AF13
N4	VSS		AF16
N23	VSS		AF19
N26	VSS		AF21
P3	VSS		A25
	VSS		AF25

H_SWING routing Trace width and Spacing use 10 / 20 mil


H_SWING Resistors and Capacitors close MCH 500 mil (MAX)



H_SCOMP and H_SCOMP# Resistors and Capacitors close MCH 500 mil (MAX)





H_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place them near to the chip (< 0.5")





H_REF Decoupling Crestline close Crestline 100 mil



55.4H001.S03G



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		GMCH (1 of 6)	
Size	Document Number	Rev	SA
Date: Thursday, March 01, 2007	Biwa	Sheet 6 of 42	




VCC_NCTF + VCC=1573mA


FOR VCC CORE AND VCC NCTF




POWER





VCC_AXG_NCTF + VCC_AXG=7700mA



FOR VCC AXM NCTF AND VCC AXM





www.kythuathvithinh.com

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **GMCH (6 of 6)**

Size: Document Number: **Biwa** Rev: SA

Date: Thursday, March 01, 2007 Sheet 11 of 42

PARALLEL TERMINATION


DDR_VREF_S0 Put decap near power(0.9V) and pull-up resistor




M_A_A[14..0] <<> M_A_A[14..0] 8,12
M_B_A[14..0] <<> M_B_A[14..0] 8,12

Decoupling Capacitor


Put decap near power(0.9V) and pull-up resistor



Place these Caps near DM1






Place these Caps near DM2




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR2 Termination Resistor			
Size	Document Number		Rev
	Biwa		SB
Date:	Thursday, March 01, 2007	Sheet	13 of 42

-1 modify 02/01 brightness control to KBC




LED


Power: Green : S0 Orange : S3 Orange Blinking : Enter S4



LED BD



Slide SWITCH



2nd source: 62.40068.001
-1 modify 01/31 for EMI

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File

LCD CONN & LED


Size Document Number

Biwa

Date: Thursday, March 01, 2007 Sheet 14 of 42




Rev -1

CRT I/F & CONNECTOR




Layout Note:
Place these resistors close to the CRT-out connector

Ferrite bead impedance: 47 ohm@100MHz;




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



Hsync & Vsync level shift



DDC_CLK & DATA level shift



TV CONN



Ferrite bead impedance: 150 ohm@100MHz; 100mA(min) design recommend

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: CRT/TV Connector


Size: Document Number

Date: Thursday, March 01, 2007

Sheet 15 of 42

Rev -1

Biwa



Integrated VccSus1_05,VccSus1_5,VccCLL1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCLL1_05		
LAN100_SLP	High=Enable	Low=Disable






55.4H001.S03G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH8-M (1 of 4)**



Size: Document Number: **Biwa** Rev: **SB**

Date: Thursday, March 01, 2007 Sheet 16 of 42




No Reboot Strap

SPKR LOW = Default
 High = No Reboot



USB

Pair	Device
0	USB1
1	USB2
2	USB3
3	USB4 (Bd)
4	MINIC1
5	BT
6	CCD
7	Finger
8	New
9	NC







BOOT BIOS Strap



PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	1	PCT
1	0	LPC (Default)

A16 swap override strap

PCI_GNT#3 low = A16 swap override enable
 high = default



55.4H001.S03G



緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ICH8-M (2 of 4)


Biwa

Date: Thursday, March 01, 2007 Sheet 17 of 42

U49F 6 OF 6

A23	VSS	VSS	K7
A5	VSS	VSS	L1
AA2	VSS	VSS	L13
AA7	VSS	VSS	L15
A25	VSS	VSS	L26
AB1	VSS	VSS	L27
AB24	VSS	VSS	L4
AC11	VSS	VSS	L5
AC14	VSS	VSS	M12
AC25	VSS	VSS	M13
AC26	VSS	VSS	M14
AC27	VSS	VSS	M15
AD17	VSS	VSS	M16
AD20	VSS	VSS	M17
AD28	VSS	VSS	M23
AD29	VSS	VSS	M28
AD3	VSS	VSS	M29
AD4	VSS	VSS	M3
AD6	VSS	VSS	N1
AE1	VSS	VSS	N11
AE12	VSS	VSS	N12
AE2	VSS	VSS	N13
AE22	VSS	VSS	N14
AD1	VSS	VSS	N15
AE25	VSS	VSS	N16
AE5	VSS	VSS	N17
AE6	VSS	VSS	N18
AE9	VSS	VSS	N26
AF14	VSS	VSS	N27
AF16	VSS	VSS	N4
AF18	VSS	VSS	N5
AF3	VSS	VSS	N6
AF4	VSS	VSS	P12
AG5	VSS	VSS	P13
AG6	VSS	VSS	P14
AH10	VSS	VSS	P15
AH13	VSS	VSS	P16
AH16	VSS	VSS	P17
AH19	VSS	VSS	P23
AH2	VSS	VSS	P28
AE28	VSS	VSS	P29
AH22	VSS	VSS	R11
AH24	VSS	VSS	R12
AH26	VSS	VSS	R13
AH3	VSS	VSS	R14
AH4	VSS	VSS	R15
AH8	VSS	VSS	R16
AJ5	VSS	VSS	R17
B11	VSS	VSS	R18
B14	VSS	VSS	R28
B17	VSS	VSS	R4
B2	VSS	VSS	T12
B20	VSS	VSS	T13
B22	VSS	VSS	T14
B3	VSS	VSS	T15
C24	VSS	VSS	T16
C26	VSS	VSS	T17
C27	VSS	VSS	T2
C6	VSS	VSS	U12
D12	VSS	VSS	U13
D15	VSS	VSS	U14
D18	VSS	VSS	U15
D2	VSS	VSS	U16
D4	VSS	VSS	U17
E21	VSS	VSS	U23
E24	VSS	VSS	U26
E4	VSS	VSS	U27
E9	VSS	VSS	U3
F15	VSS	VSS	V13
E23	VSS	VSS	V15
F28	VSS	VSS	V28
F29	VSS	VSS	V29
F7	VSS	VSS	W2
G1	VSS	VSS	W26
F2	VSS	VSS	W27
G10	VSS	VSS	Y28
G13	VSS	VSS	Y29
G19	VSS	VSS	Y4
G23	VSS	VSS	AB4
G25	VSS	VSS	AB23
G26	VSS	VSS	AB5
G27	VSS	VSS	AB6
H25	VSS	VSS	AD5
H28	VSS	VSS	U4
H29	VSS	VSS	W24
H3	VSS	VSS	A1
H6	VSS	VSS	A2
J1	VSS	VSS_NCTF	A28
J25	VSS	VSS_NCTF	A29
J26	VSS	VSS_NCTF	AJ28
J27	VSS	VSS_NCTF	AH1
J4	VSS	VSS_NCTF	AH29
J5	VSS	VSS_NCTF	AJ1
K23	VSS	VSS_NCTF	AJ2
K28	VSS	VSS_NCTF	AJ29
K29	VSS	VSS_NCTF	B1
K3	VSS	VSS_NCTF	B29
K6	VSS	VSS_NCTF	


ICH8-M-1-GP-U



D55 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance

SMBUS

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: ICH8-M (4 of 4)	
Size: _____	Document Number: _____
Biwa	
Date: Thursday, March 01, 2007	Rev: SA
Sheet: 19	of: 42




Setting T8 as 90 Degree

$$V_DEGREE = (((Degree-72)*0.02)+0.34)*VCC$$

DXP1:108 Degree (CPU DTS)
 DXP2:H/W Setting 90(T8)
 DXP3:105 Degree (System)

TEMP.	Digital Output Data Bits			
	Sign	MSB	LSB	EXT
+127.875	0	111	1111	111
+126.375	0	111	1110	011
+25.5	0	001	1001	100
+1.75	0	000	0001	110
+0.5	0	000	0000	100
+0.125	0	000	0000	001
-0.125	1	111	1111	111
-1.125	1	111	1110	111
-25.5	1	110	0110	100
-55.25	1	100	1000	110
-65.000	1	011	1111	000



Biwa Thermal Table 1106

Sensor	Temp	T6	T7
Sensor 0	CPU DTS	100	102
Sensor 1	CPU G792 Analog	110	113
Sensor 2	System G792	85	87
Sensor 3	T8		
Sensor 4	ADIA status		


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controller**


Size: Document Number: **Biwa** Rev: **SB**

Date: Thursday, March 01, 2007 Sheet 20 of 42






Finger Print



BLUETOOTH MODULE



MDC 1.5 CONN




Voltage Rail	4401E	5789	5787
VDDIO_PCI	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDC	1D8V_LAN_S5	1D2V_LAN_S5	
VDDIO	3D3V_LAN_S5	3D3V_LAN_S5	
VESD	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDP	Don't Care	2D5V_S5	
3D3V_2D5V_S5	3D3V_S5	2D5V_S5	
1D8V_1D2V_S5	1D8V_LAN_S5	1D2V_S5	

LAN Connector

LED COLOR


A2(+) A1(-)::GREEN
A2(+) A3(-):ORANGE

B1(+) B2(-):YELLOW



LAN Link: Green(A3), behavior is the same for 10/100/1000 bits

LAN Data: Yellow(B2), when LAN is transferring data.



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers


10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6

55.4H001.S03G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title LAN Connector		
Size A3	Document Number Biwa	Rev -1
Date: Thursday, March 01, 2007	Sheet 24 of 42	

C782 should close Pin-P15 and Pin-R17.










• All 1394 signals must be routed on top side only
 • Differential pairs of each ports should have equal trace length
 • Stubs must be keep as short as possible



TI PCI7412



CLOSE TO CHIP




ISDEL:AD22
INTA-->:INT_PIRQG#
INTB-->:INT_PIRQB#
INTC-->:INT_PIRQF#
INTD-->:INT_PIRQG#
GNT:PCI_GNT#0
REQ:PCI_REQ#0



INTA# CARBUS 1 (INT_PIRQG#)
 INTB# 1394 (INT_PIRQB#)
 INTC# Flash Media (INT_PIRQF#)
 INTD# SD Host (INT_PIRQG#) share
 MFUNC4: use bit 19-16 Register define.


55.4H001.S03G

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.





"VAUX" Pull high to enable standby mode

ALC268



-1 For modify for POPO noise

-1 For modify layout pad






55.4H001.S03G


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
AZALIA CODEC - ALC268	
Size	Document Number
	Biwa
Date: Thursday, March 01, 2007	Rev -1

AUDIO OP AMPLIFIER


I/P signal level
need +5V level




LINE IN




Internal Speaker




MIC IN



LINE OUT




Internal Microphone





緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			AUDIO AMP AND JACK		
Size	Document Number		Rev		
A3			Biwa		-2
Date:	Thursday, March 01, 2007		Sheet	30	of 42


Internet Button





Mail Button



Program Button





E-Button




2nd source: 62.40009.561




SYNC



EPRESENTATION




ELOCK



Power Button


Cover Up Switch



SB modify

2nd source: 20.F1000.002

TOUCH PAD




2nd source: 20.K0227.012

20.K0228.012

-1 modify for EMI


Internal KeyBoard CONN

EMI Bypass cap.




VISHAY FIR Module

Layout Guide:
 (1) FIR_3D3V : 30 mils,
 (2) C583, C581 close to U32




PlanarID

(1,0)
 SA: 0,0
 SB: 0,1
 -2: 1,0
 TBD: 1,1




55.4H001.S03G

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.





Connecting a 10 K external pull-down resistor makes the base address sample low, setting the Index-Data pair at 2Eh-2Fh.

**SPI FLASH ROM
8M Bits**




55.4H001.S03G

Aux Power 3D3V_AUX_S5




www.kythuatchinh.com

Run Power



Aux Power 3D3V_AUX_S5




SB modify


55.4H001.S03G

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
RUN POWER and 3D3V_AUX_S5			
Title	Document Number		Rev
Size	Biwa		-1
Date: Thursday, March 01, 2007	Sheet 34	of	42


CPU_CORE
MAXIM MAX8770



MAX8717
1D8V/1D05V




0D9V_S0




TPS51100

1D25V_S0




APL5915

1D5V_S3




APL5912

ISL6236
5V/3D3V






Charger ISL6255



55.4H001.S03G

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Power Block Diagram			
Title	Document Number		Rev
Size	Date		SA
A3	Thursday, March 01, 2007		42
Biwa		Sheet	35 of 42




55.4H001.S03G

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title		1D25V/1D5V/0D9V	
Size	Document Number	Rev	
A3	Biwa	SB	
Date:	Thursday, March 01, 2007	Sheet	39 of 42

Adaptor in to generate DCBATOUT



www.kythuativinh.com

BATTERY CONNECTOR



55.4H001.S03G


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD/BATT CONN**


Size: A3 Document Number: **Biwa** Rev: **-1**

Date: Thursday, March 01, 2007 Sheet: 41 of 42

EMI Capacitor




Unused gate




2006/12/04
SB for EMI

KBC JTAG Test Pad




TOP




-1_0131 for thermal

BOTTOM



DFX Test Point



-1_20070206

Test Point放在Dimm Door打開可量測處

55.4H001.S03G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**

Size: Document Number: **Biwa** Rev: **-1**

Date: Thursday, March 01, 2007 Sheet: 42 of 42