
COMPUTETM COMPUTETM



The Single-Board 6502 Eric Rehnke

You asked for it-you got it-your own magazine. How 'bout that?

Let's give Robert Lock a resounding 'Well Done' for giving KIM, AIM, SYM and OSI users our own magazine to expand into. Let's also understand that since we now have a greater vehicle for expressing ourselves in, we have an even greater responsibility for expressing ourselves. And since compute II pays for your time as well as putting your name up in lights, you have no excuse but to turn that writer on that lives and breathes inside every computer freaque. compute II NEEDS YOU!!!

EPROM SIMULATOR

Ever since I first saw an ad for the Pragmatic Design's 'Debug Memory' (DBM-1) board I became fascinated by the design concept of this rather unique RAM board.

Basically, the DBM-1 is a 2Kx8 RAM board for the S-100 bus which can simulate a 2K ROM or EPROM (or 2-1K ROMS) to a target system.

In other words, the same 2K block of RAM that appears to the development system as normal random-access memory, appears to the target system as a 2K ROM/EPROM through a cable plugged into that ROM socket.

It can achieve this nature by viture of its dualport RAM design. This means that the same memory can be accessed from two separate systems each with its own address and data bus.

The benefit of this type of arrangement becomes obvious when you consider that everything that is written to the 2K block of RAM in the development system also appears in the ROM/EPROM address space of the target system.

Now, instead of developing a program inside your large development system, then burning an EPROM, and installing it in the target system to see if it works, you simply write the program into the RAM on the "Debug Memory" board.

It will then appear in the target system and can be tested immediately. If there's a problem, no EPROM to erase and reprogram, simply write the corrected software to the DBM-1. The updated software automatically appears in the target system.

Saves lots of time!!!

The biggest benefit of the EPROM simulator will be gained when developing software for small, dedicated controllers which have no built-in monitor software of their own. But, using the simulator will also save lots of time when writing programs for semi-smart single-board computers like AIM or SYM, for example.

Another, not so obvious, use of the simulator is for developing a character generator for a video board. The video board can even be plugged into the development system itself.

(Most memory-mapped video boards also use this dual-port RAM concept in their design).

Of course, for the simulator to function most efficiently, the assembler in the development system must be able to assemble an object program to a location in memory other than specified by the program counter equate in the source code of that program. This is called 'assembling with offset'.

Say the EPROM socket in the target system resides at \$F800-\$FFFF in that system while the EPROM Simulator is addressed at \$C000 in the development system. To be able to have a program assembled to run at \$F800 while actually residing at \$C000, it needs to be assembled with an offset. Get it?

My assembler (from HDE) has this capability sc I decided to design my own EPROM Simulator. (I couldn't use the DBM-1 since it was designed for the S-100 bus).



EPROM SIMULATOR shown plugged into a SYM for easy software development.

Also, my version is rather more simplified than the DBM-1 since there were some features I didn't feel I needed - like trap address comparators, daisy chaining, etc.

I built it on an HDE prototyping card and designed it to simulate the 2708, the TI 2716 or the Intel 2716. This should satisfy most of the requirements. Later, when 4K EPROMS get cheaper, I'll build a version to simulate them.

So far, I've used the simulator to speed up software development for my SYM system, look forward to using it with my AIM system, and will use it to develop a PET character generator for an upcoming video board design.

As I have found, the EPROM Simulator is a development tool which can really save time and improve the efficiency of the system designer.

MORE FROM HDE

I have a difficult time keeping up with this company at times. They're surely not resting on their past accomplishments.

The first thing they've done is add conditional assembly directives to their already formidable 2-pass, disk-based assembler.

Besides the conditional assembly directives. IFZ (IFZERO), .IFN (IFNOTZERO), and .EIF (END IF), there are other special directives like .SOR (SORT SYMBOL TABLE), and .COV (INSTRUC-TION COUNT) which enable the HDE Assembler to offer capability approaching that of the 6502 Cross Assembler available on time-sharing systems. HDE's Assembler actually comes out on top in the area of conditional assembly (that capability is not available in the Cross Assembler). The only noticeable features of the Cross Assembler which aren't available in the HDE counterpart are the symbol table cross referencing facility and the macro pre-processor. As soon as HDE adds these capabilities to their system (and they're in the works, according to Hudson Digital Electronics), they will have even more features than the Cross Assembler.

Besides that, HDE added the CHAINING function to their already much enhanced version of MICROSOFT Basic. This lets you run Basic programs which are actually too large to fit into your memory. According to HDE, a disk file system is next on the list for their not-so-basic BASIC.

I've been playing with the new conditional assembler for several days, their enhanced Basic for about a month, and continue to be impressed with the software (and hardware) this company produces.

As you may know, I have a KIM system with a couple of full-size HDE floppies and can whole-heartedly recommend this company's stuff to anyone who wants a darn good 6502 development system. (HDE, POB 120, Allamuchy, NJ 07820

PHONE 201-362-6574)

TIPS FROM READERS

From Christopher J. Flynn (2601 Claxton Dr., Herndon, VA 22070)...

KIMSI fans, if they don't already know, should get a copy of Forethought's application note A15. It describes the use of the popular EXPANDORAM dynamic memory board in the KIMSI. A two chip refresh controller is added to the KIMSI breadboard area. The refresh controller causes the 6502 to wait when refresh is needed thus slowing things down a little. I have had the EXPANDORAM running for two or three months now with no problems. It's a very good way to get a lot of RAM for a moderate price without requiring a huge power supply. From Sam Sturgis, (86 Fisher St., Medway, MA 02053)...

Micro-Ade Assembler users can fix a bug in version 1.0 by changing location \$2AF9 from \$49 to \$48. This will allow use of the symbolic argument modifiers /, +, and - with the define byte (=) psuedo instruction. Without this change, the modifiers are ignored by the assembler, making it extremely difficult (if not impossible) to construct symbolic tables.

From an anonymous reader. . .

AIM users who would like to have darker print from the printer can parallel R21 with an additional 4.7K resistor. I'm not sure how this affects the life of the printhead, but I'm sure Rockwell wouldn't approve of this mod.

HARDWARE REVIEW

SPEAK & SPELL INTERFACE (available from East Coast Micro Products, 1307 Beltram CT, Odenton, MD. 21113).

The thought of having your computer actually speak to you has probably crossed about every hobbyists mind at one time or another. The fact that very few of us ever hear a word uttered from our computers is probably due more to the cost of such speech output devices and not to their availability as most of them are in the \$400-\$600 range.

When Texas Instruments introduced the SPEAK & SPELL for about \$50, I had a feeling that a truly "cheap" speech output device was just around the corner.

I forget just how long that "corner" turned out to be, but it must have been about a year before Dave Kemp of East Coast Micro Products introduced his SP-1 interface for the SPEAK & SPELL.

Dave initially sent me his information package which acquianted me with the SP-1 interface and discussed some of the basics of the SPEAK & SPELL's method of speech synthesis.

The most important thing that I learned was that

"...SP-1 does not turn SPEAK & SPELL into a black box speech synthesizer which can be used to add voice output to a users' chess, bridge, or Star Trek program. It is a tool which will allow the serious experimenter to investigate speech synthesis at a cost far below other commercially available synthesizer boards."

Later, I got the chance to review the SP-1 interface package.

The documentation for the SP-1 turned out to be quite a bit more than I expected. Only 2 of the 28 pages were devoted to assembling the interface board which indicated that this package was intended for the advanced experimenter. The software drivers were presented in well commented source listings as well as detailed explanations of how the SP-1 operates and a special section on SPEAK & SPELL theory of application. Software flow charts and a bibliography were also included.

I rate the documentation as excellent. Plenty of information here.

I hooked the interface to my SYM, loaded the hex dump software and shortly thereafter, SYM was giving me a vocal hex dump of its memory contents.

Shades of DEMON SEED. SYM was actually talking to me!!!

Other software was included to enable one to pull word data out of SPEAK & SPELL for analysis, but I never got around to using it. It would have been almost anti-climactic after hearing SYM actually talk.

The vocal hex dump software is the only piece of "black-box" software you get with the SP-1 that you can plug in and use. It's a great demo of the possibilities. The other software included is meant to aid the experimenter in working with the SPEAK & SPELL and developing things further.

By the way, no modifications were necessary to the SPEAK & SPELL as the SP-1 plugged into an internal edge connector.

The SP-1 interface package sells for \$49.00 and is available directly from East Coast Micro Products.

If you want to tinker around with speech synthesis at a low price, check out the SP-1.

SOFTWARE REVIEW

Assembler/text Editor (sold by M.S.S. Inc., POB 2034, Marshall, TX 75670).

What can you get for \$25.00 these days? Well, if you like to tinker with software, you could get the beginnings of an interesting little assembler/editor. Or, you could get an education in what makes an assembler tick.

Actually, you do get more than just the beginnings of an assembler. It's almost complete.

What's all this nonsense you ask? OK, I'll try to describe it.

For \$25.00 you get a standard, no frills line editor and 2-pass assembler that resides in slightly over 2K of memory. The assembler mnemonics are close to MOS Technology's standard. How close? The actual mnemonics correspond perfectly. It's the operand formats that differ. I'm sure you could get used to it, though.

The best thing about the package is that you get a source listing for it included for no extra money. It's not very well commented, but it's better than nothing. A serious student of the 6502 dialect should have little problem figuring out what's going on.

The reason I said that the package is ALMOST complete is because there's no built-in means of saving or loading assembler source code to/from cassette (or other mass storage device). If you want to do that, you'll have to add it yourself. They do, however present an example of a routine to add a new command to the system so, if you know what you're doing, you could probably add the necessary cassette support routines.

The fact that the source listing is included opens a rather exciting possibility. It's possible to make the assembler into a cross-assembler for some other CPU-like the 1802, for example. Then you could get that 1802 Simulator program by Dann McCreary and have a complete 1802 development system on your 6502!!!

Does that turn you on?

This assembler and its associated documentation is NOT for beginners! But, could be a good value if you know what you're getting into.

BLUE SKY CORNER

If you also have an amateur radio operator's license, you have the opportunity to connect your computer to some radio gear and communicate with fellow amateurs through a rather sophisticated satelliteborn radio repeater system.

Since the FCC has approved the use of ASCII for some satellite communications, the use of computers is a natural. And once you have a computer hooked up, all kinds of things are possible.

How 'bout a fully automatic, cross country communications network?

Is there anyone out there working along these lines? Or, do you know of any groups or publications dedicated to such an end? I'd sure like to hear from you.

Remember the Adventure Game for KIM? (Issue 3, COMPUTE)

It's \$24.95 and is available from ARESCO, Box 1142, Columbia, MD 21044

compute II.

Here, in full, is Gene's Column 1. A portion of this column was printed in Issue 3 of COMPUTE. We thought we'd start at the beginning for Issue #1 of compute II. RCL

Nuts and Volts

Gene Zunchak Niagara Micro Design, Inc. 1700 Niagara Street Buffalo, N.Y. 14207

With this article, I hope to begin a series of dissertations on the art and joy of doing it yourself. But first let me introduce myself. I'm Gene Zumchak. I graduated with an M.E.E. from Cornell in 1968. I paddled across Cayuga Lake and got my first job with a likable maverick named Robert Moog of Moog Synthesizer fame. I left my first, and one of the only legitimate jobs I've had in 1970. I moved to Buffalo and since that time have worked for a series of little flake outfits trying to find a winner, but at the same time, avoid having to work for a living. So far I've managed neither, but sure have had a lot of fun. But alas I think I'm getting closer. I now call myself Niagara Micro Design, Inc., and although the pay isn't that hot, the boss let's me play golf whenever the whim takes me (between thaws in July).

Anyway, I started drooling over micros in the early seventies when they first appeared in the electronic design magazines. Then in '75 an unknown semi company called MOS Technology made a big two month splash in the magazines (never to be heard from again) prior to a Western show. I clipped a coupon, sent in \$25 and became the proud owner of a 40legged centipede called a 6502. Now to give you some idea of just how fantastic that was, the 8080 chip set (8080, 8224, 8228) was selling for over \$200. A few days after the chip arrived, I got a flyer advertising a single-board computer for just a few bucks more than the naked 8080 chip set. I ran to the bank, withdrew my life savings and sent in coupon number two becoming an even prouder owner of KIM-1 serial no. 00005. Soon afterwards, three friends and myself contracted to design and build five smart printer systems for Honeywell, without a TTY or assembler, let alone a development system. With little more than that KIM and a Simpson VOM we delivered five microprocessor controlled printers. Today, the same job would be a lot easier, but my "development system" is still just an expanded KIM. Anyone, in fact, can put together a development system for only a couple hundred dollars over the price of a KIM, SYM, AIM or other system. Putting together that development system is one of the topics I hope to get to in the future.

Presently I am working on a book entitled "Microcomputer Design and Maintenance" with the guidance of Jon Titus of the "Blacksburg Group" who hopefully will get it published. The topics presented in this series of articles in Compute will touch on some of the material in that book, as well as different material.

A dedicated micro system can be put together for under a \$100. Why tie up your Apple or Pet to turn the furnace on, run your electric train, or program your wife's loom? Why not use your system as a tool to crank out dedicated controllers? I hope to show you how. Enough B.S. Let's start talking about hardware.

Read/Write Timing

The most important consideration in hardware design is read/write timing. It is not a complicated topic, but many "designers" avoid confronting it by surrounding a CPU with family chips (usually expensive) using circuits right out of the manuals. There's nothing wrong with the fancy family chips if you really need them. Oftentimes the most attractive chip may belong to another family. If you understand read/write timing, however, you may indeed be able to use a foreign chip.

Write Timing

The terms "reading" and "writing" always reflect the direction of data flow from the perspective of the processor. Thus in a "write" operation, data is presented by the processor to some external device, memory or output, and locked into that device. A bit of memory or output is a flip-flop. In memory, the output of the flip-flop can be read back into the processor. In "output", the output of the flip-flop is connected to the world. (In some programmable devices, an output can often be read back into the processor.)

The usual type of flip-flop used with a processor is the "D type" flip-flop. A D flip-flop has a "D" or data input, and a clock (strobe) input which is an edge-sensitive function. That is, data is presented to the D input and is transferred to the output when the active edge occurs (usually positive going). An edge triggered flip-flop's output can change only on a clock edge. An example is the TTL 7474 dual D flip-flop. A variation of this is the transparent latch. It too has a D or data input, but a Gate input, instead of a strobe. When the gate is true, the output follows the data and is transparent to the data. Data is locked into the flip-flop on a false going gate edge. The 7475 is a quad transparent latch. In both types of flip-flops, data is locked in with a clock or gate edge.

In any latching operation, the following sequence occurs: Data is presented to an input, a locking edge occurs, and finally the data is removed. In general, the data to be written exists before and after the

locking edge. We are now ready to define the important parameters of a write operation. The "set-up" time is the minimum time the data must be present before the locking clock edge occurs. The "hold" time is how long the data must remain after the locking edge has gone away. The set-up and hold times for a 7474 flip-flop are only 20 and 5 ns. respectively. Since these times are so short, TTL latches can always be assured of working with MOS processors.

6502 Write Timing

A 6502 clock cycle is read cycle when the R/W line is high, and a write cycle when the R/W line is low. A cycle is divided into two (more or less) symmetrical halves. In the first half, the 61 clock is high. The R/W line and the address lines change 61. In 62, data transfers occur. According to the spec sheet, the delay from the fall of 62 to the beginning of the rise of 61 can be zero (no max spec given). For zero delay, the 61 clock is approximately 62. However for external use, 62 and 62 are generally used. 61 should not be used as a substitute for 62. Figure 1. shows write timing for the 6502.





Figure 1. 6502 Write Timing

The R/W and address lines have a setup time (TRWS and TADS) as 300 ns. maximum after the beginning of \$\phi1\$. Data is available in a maximum of 200 ns. after the rise of 62 (TMDS). 62 has a minimum width of 430 ns with a one micro second clock (1MHz). Thus data is available a minimum of 230 ns. before the fall (locking edge) of the 62 clock. The data is held beyond the fall of \$\delta 2\$ for a minimum of 30 ns. (THW). Thus the 6502 is guaranteed to write successfully to any device with a set-up time requirement of 230 ns. or less, and a hold time requirement of 30ns. or less. Implicit in the timing is that the falling edge of $\phi 2$ is the locking edge. The 6502 generates no write strobe. A write strobe must be fabricated by NANDing 62 with the inverted R/W signal, R/W. This gives a strobe that goes low during 62 only for a write cycle. In family devices, \$\delta 2\$ and R/W are applied separately and the gating is performed internally.

6502 Read Timing

In a read operation, an external device puts its data on the data lines and it is locked internally into the 6502 at the end of \(\delta 2 \). This timing is shown in figure 2.



As in a write cycle, the address and R/W set-up time is a maximum of 300 ns. into \$\phi1\$. The data set-up time is a minimum 100 ns. before \$\phi2\$ (TDSU). In addition, the data must be held a minimum of 10 ns. past \$\phi2\$. Both the set-up and hold times for the 6502 in a read operation are quite short making it easy to read I/O devices from any MOS family.

When a device is read, the data is gated onto the bus by a read gate generated from the R/W line and a decoded address. The strobing is done internally by the processor. A gating signal allows the data to overlap the strobe. It will be seen in many 6502 systems that read gates often incorporate 62. It would appear that this would cut off the data at strobe time, and violate the hold time requirement. First of all, the tri-state gate buffering the data probably has a delay of at least 15 ns. Secondly, if 62 has gone through one or two gates of buffering, it will occur 15 to 30 ns. after the 62 seen at the 6502. Thus the data will remain on the data bus 30 to 45 ns after 62, even though 62 appears to be used to cut data off.

Interfacing Non-family Devices

Meeting the read requirements of the 6502 is easy for almost any I/O device in any family. The problem occurs when the 6502 tries to write to the relatively sluggish devices of other families. Some of these chips have relatively long set-up and hold time requirements for a write operation. The set-up times are not often a problem, however. In order to be on the safe side, the chip manufacturer often quotes a rather conservative minimum hold time spec (like 100ns.) while quoting a typical spec of 30 or even 0 ns. To insure reliable performance, you must meet the minimum spec. The 6502 will guarantee only a 30 ns write hold time. What do you do when you want to write to a Western Digital 1771 floppy

controller chip with a longer hold time requirement? There are a number of ways to overcome this problem. First, however, we should consider an additional complication.

Earlier we saw that a little delay in the \(\psi 2 \) clock when used in a read gate was not a bad thing. However, delay in 62 when used to generate a write strobe could be bad news. The 6502 provides for only 30 ns beyond the \(\phi 2 \) that it sees. A strobe generated from a delayed \(\psi^2 \) may in fact occur after the data has actually gone away. In this case, delay in the data path is beneficial. Any delay in \(\phi \)2 greater than the delay in the data path takes away from the effective write hold time. Since few designers understand, let alone consider read/write timing, it is a wonder that most microcomputer systems work at all. In a typical single-board computer system, \(\phi 2 \) is generated on the board, buffered on some motherboard, and further buffered on the individual boards which plug into the motherboard. It is really questionable whether this buffering is really helpful. The fortunate thing for us all is that the hold time of the 6502 chips and the hold time requirement for I/O chips is almost always very conservatively speced.

Let us consider some approaches for getting a little extra hold time. Figure 3. shows perhaps the safest way. The data bus write buffer consists of a transparent latch followed by a tri-state gate. The latch is gated with 62 so that the data to be written is locked into the latch at the end of 62. The R/W line




Figure 3. Write Hold Time Extender

ordinarily extends well into 61 before changing. In fact the R/W line is not guaranteed to change for at least 300 ns. (TRWS). To be on the safe side, we can always insert several gate delays in R/W so that the latched data will extend well beyond the end of 62. This approach costs the addition of a pair of quad transparent latch chips, which may be very cheap insurance for reliable operation.

Another approach to getting a longer write hold time is to generate a write strobe which finishes earlier

than 62. This can be accomplished by hitting a one-shot with the regular write strobe. In this method, however, the longer hold time is at the expense of set-up time. If you have lots of set-up time to waste there's no problem. The width of the pulse will have to be adjusted carefully. Figure 4. shows the shortened write strobe, W* and set-up time trade-off.




Figure 4. Shortened Write Strobe

Access Time

When considering RAM or ROM, we need to consider access time, which is the time it takes the data to reach the output after the address is stable. For the 6502 at 1MHz, the addresses are good 300 ns. into 61. The data must be ready 100 ns. before the end of 62. This gives us about 600 ns. of available access time. (The spec sheet guarantees 575.) If we could only steal another 75 ns., we could use much cheaper 650ns. RAM and EPROM. If we pay a \$5 premium for a 2MHz 6502, and run it at 1MHz, we can get an extra 150 ns. from a shortened address set-up time. The few extra dollars for the faster processor could save a lot more bucks ion a system with lots of memory.

In summary, no serious, or at least no creative design can be undertaken without an understanding of read/write timing. It requires accommodating the set-up and hold time requirements of the I/O devices with the corresponding times of the processor. Tricks like latching the write data can be used to overcome any discrepancies. The information is available from the device spec sheet.

DISK DRIVE WOES? PRINTER INTERACTION? MEMORY LOSS? ERRATIC OPERATION? DON'T BLAME THE SOFTWARE!





Power Line Spikes, Surges & Hash could be the culprit! Floppies, printers, memory & processor often interact! Our unique ISOLATORS eliminate equipment interaction AND curb damaging Power Line Spikes, Surges and Hash. *ISOLATOR (ISO-1A) 3 filter isolated 3-prong sockets; integral Surge/Spike Suppression; 1875 W Maximum load, 1 KW load any socket \$56.95 *ISOLATOR (ISO-2) 2 filter isolated 3-prong socket banks; (6 sockets total); integral Spike/Surge Suppression; 1875 W Max load, 1 KW either bank \$56.95 *SUPER ISOLATOR (ISO-3), similar to ISO-1A except double filtering & Suppression \$85.95 *ISOLATOR (ISO-4), similar to ISO-1A except unit has 6 individually filtered sockets \$96.95 *ISOLATOR (ISO-5), similar to ISO-2 except unit has 3 socket banks, 9 sockets total . . \$79.95 *CIRCUIT BREAKER, any model (add-CB) Add \$ 7.00 *CKT BRKR/SWITCH/PILOT any model (-CBS) Add \$14.00

PHONE ORDERS 1-617-655-1532 Electronic Specialists, Inc.

171 South Main Street, Natick, Mass. 01760

Dept. C2

VISA

Model EP-2A-79 **EPROM Programmer**

PET · APPLE · AIM-65 · KIM-1 · SYM-1 · OHIO SCIENTIFIC OPTIMAL TECHNOLOGY, EP-24-79

Software available for F-8, 6800, 8085, 8080, Z-80, 6502, 1802. 2650,6809, 8086 based systems.


EPROM type is selected by a personality module which plugs into the front of the programmer. Power requirements are 115 VAC 50/60 Hz. at 15 watts. It is supplied with a 36-inch ribbon cable for connecting to microcomputer. Requires 1½ I/O ports. Priced at \$155 with one set of software. (Additional software on disk and cassette for various systems.) Personality modules are shown below.

Part No.	Programs Price
PM-0	Programs Price TMS 2708
PM-1	2704, 2708
PM·2	2732
PM-3	TMS 2716
PM-4	TMS 2532
PM-5	TMS 2516, 2716, 2758
PM-8	MCM68764
_	

Optimal Technology, Inc. Blue Wood 127, Earlysville, Virginia 22936

Phone (804) 973-5482

KIM/SYM/AIM-65—32K EXPANDABLE RAM DYNAMIC RAM WITH ON BOARD TRANSPARANT REFRESH: THAT IS COMPATIBLE WITH KIM/SYM/AIM-65 OTHER 6502 BASED MICROCOMPUTERS.



ASSEMBLED/ TESTED

WITH 32K RAM \$419.00
WITH 16K RAM \$349.00
WITHOUT RAM CHIPS \$279.00 HARD TO GET PARTS ONLY (NO RAM CHIPS) .. \$109.00 BARE BOARD AND MANUAL

- PLUG COMPATIBLE WITH KIM/SYM/AIM-85.
 MAY BE CONNECTED TO PET USING ADAPTOR
 CABLE. SS44-E BUS EDGE CONNECTOR.
 USES -50 ONLY (SUPPLIED FROM HOST
 COMPUTER BUS). 4 WATTS MAXIMUM.
 BOARD ADDRESSABLE IN 4K BYTE BLOCKS
 WHICH CAN BE INDEPENDENTLY PLACED ON
 4K BYTE BOUNDARIES ANYWHERE IN A 64K
 BYTE ADDRESS SPACE.
 ASSEMBLED AND TESTED BOARDS. ARE
 GUARANTEED FOR ONE YEAR. AND
 PURCHASE PRICE IS FULLY REFUNDABLE IF
 BOARD IS RETURNED UNDAMAGED WITHIN
 14 DAYS. # FULL DOCUMENTATION

CONNECTS THE ABOVE 32K EXPANDABLE RAM TO A 4K OR 8K PET. CONTAINS EXPANSION INTERFACE CABLE, BOARD STANDOFFS, POWER SUPPLY MODIFICATION KIT AND COMPLETE INSTRUCTIONS.

6502, 64K BYTE RAM AND CONTROLLER SET

6502, 64K BYTE RAM AND CONTROLLER SET
MAKE 64K BYTE MEMORY FOR YOUR 6800 OR
6502. THIS CHIP SET INCLUDES:
4 32 M5K 4116-3 16KX1, 200 NSEC RAMS.
4 1 MC3409 MEMORY CONTROLLER.
4 1 MC3242 MEMORY ADDRESS
MULTIPLEXER AND COUNTER.
5 DATA AND APPLICATION SHEETS. PARTS
TESTED AND GUARANTEED.

\$295.00 PER SET

18K X I DYNAMIC RAM

THE MK4116-3 IS A 16,384 BIT HIGH SPEED
NMOS, DYNAMIC RAM. THEY ARE EQUIVALENT
TO THE MOSTEK, TEXAS INSTRUMENTS, OR
MOTOROLA 4116-3.

* 200 NSEC ACCESS TIME, 375 NSEC CYCLE
TIME.
* 16 PIN TY COLORS**

- TIME.
 16 PIN TTL COMPATIBLE.
 BURNED IN AND FULLY TESTED.
 PARTS REPLACEMENT GUARANTEED FOR ONE YEAR.

\$8.50 EACH IN QUANTITIES OF 8



1230 W.COLLINS AVE. ORANGE, CA 92668 (714) 633-7280

ALL ASSEMBLED BOARDS AND MEM-ORY CHIPS CARRY A FULL ONE YEAR REPLACEMENT WARANTY.

An Upgrade for KIM MICROCHESS 1.0 Garold R. Stone P.O. Box 153 Annapolis Junction, MD. 20701

If you have Peter Jennings' MICROCHESS program for the KIM-1 microcomputer you can teach it to play a significantly better game of chess without adding a single byte of expansion memory. This article describes a "patch" I have written for MICROCHESS which gives the computer a more flexible opening game and two new strategies for the middle and end game. Just load your copy of MICROCHESS, enter my code from the accompanying program listing along with the chess opening sample from table one, and play chess. There are no changes in the way you run the program. (For a description of the MICRO-CHESS program see KB, August 1978, page 74). For clarity I will use the term MICROCHESS only to refer to the original program as written by Peter Jennings. I will say "patch" to refer to the changes I am describing here.

Off the Shelf

The MICROCHESS I bought from Micro-ware Ltd. opens the game by playing from a pre-selected list of moves for a user chosen chess opening (Roy Lopez, French Defence, etc.). That opening list also contains one anticipated opponent move for each computer move. Things go well as long as the opponent makes the anticipated replies. But a human opponent seldom does that -- at least I don't. As soon as I make a novel move MICROCHESS permanently abandons the opening list. Whenever MICROCHESS is forced to quit the opening list too early, coherent development of pieces stops, the queen usually comes out too early, an ill-prepared attack is launched, and the computer loses its ability to castle (because castling is only possible from the opening list).

Compromises in 1.1K

Mr. Jennings points to these problems in his excellent documentation manual:

"A major problem in the analysis is that there is only one strategy which is used for the opening, the middle game and the end game. This involves a considerable compromise of three different types of play."

The single strategy used by MICROCHESS is best suited for the middle game, where the capture of pieces dominates. In order to add a dynamic opening strategy which would emphasize the development and positioning of pieces, I had to settle for my own set of compromises, as you'll see. I should point out that Mr. Jennings seems to have surmounted this

problem in the other versions of MICROCHESS he has written for microcomputers with more memory, such as the PET, TRS-80, and the APPLE.

The Opening

Table 1 shows my data format for eight opening development moves. Unlike in MICROCHESS, anticipated opponent replies are **not** listed. On each turn the patched program evaluates all of the computer's available moves. The available move which comes out with the highest evaluation is compared with the evaluation for the next legal move in my opening list and the higher of the two is selected as the computer's move for that turn. The development move is usually selected because its evaluation is always boosted by a threshold factor. I set the threshold factor high enough so that only moves with a significantly higher evaluation can override the development move. The higher the threshold, the more likely it is that the development move will be selected for that turn. Thus, the computer follows an opening game plan, responds to significant attack threats or capture opportunities, and then continues to carry out the opening game plan on the next turn by consulting the opening list again.

Books on chess openings and opening game strategy can serve as guides in writing new lists of development moves. Choose openings which are general in nature and do not depend on specific moves by the opponent. Specify each development move by giving the piece (variable DEVP), the square of origin (FROM), and the destination (TO), using the same notation as in MICROCHESS (see tables 2 and 3). Openings for white and black will require separate notation. Fill all unused locations in the opening list with the magic number 1F (hexadecimal), which causes those locations to be skipped because they are off the board.

Castling

As in MICROCHESS the computer's castling move must be completed for it by moving its rook after the computer signals castling by moving its King the necessary two squares. My added programming will prevent castling if the computer's King is off its starting square or if it would end up in check. The other rules for castling are not checked, however. If the computer castles illegally, then the move must be refereed. The simplest way is to use the "touchmove" rule -- once a player touches a piece it

0064 0065

0066

0067 0068

0069

006A

006B

006C 006D

006E

006F

CODE

00

01

02

03

04

05

06

07

80

09

0A

0B

0C

0D

0E

0F

50

60

70

51

61

71

52

62

72

Table 1
Opening Move Data

Table 2 Microchess Piece Notation and Storage MEMORY LOCATION PIECE COMPUTER OPPONENT KING 0050 0060 QUEEN 0051 0061 0052 0062 KING ROOK 0053 0063 **OUEEN ROOK**

0054

0055

0056

0057

0058

0059

005A

005B

005C

005D

005E

005F

Table 3 Board Notation

ADDR	VARIABLE	MOVE	WHITE	E BLACK	COMMENT
00C3	.FACTOR		05	05	THRESHOLD FACTOR
00C4	.DEVP-1	N-KB3	06	06	PIECE
00C5	.FROM		01	06	ORIGIN
00C6	.TO		22	25	DESTINATION
00C7	.DEVP-2	P-KN3	0A	0A	PIECE
00C8	.FROM		11	16	ORIGIN
00C9	.TO		21	26	DESTINATION
00CA	.DEVP-3	B-KN2	04	04	PIECE
00CB	.FROM		02	05	ORIGIN
00CC	.TO		11	16	DESTINATION
00CD	.DEVP-4	P-K3	0F	0F	PIECE
00CE	.FROM		13	14	ORIGIN
00CF	.TO		23	24	DESTINATION
00D0	.DEVP-5	0-0	00	00	PIECE (KING
					SIDE CASTLE)
00D1	.FROM		03	04	ORIGIN
00D2	.TO		01	06	DESTINATION -
00D3	.DEVP-6	K-QB3	07	07	PIECE
00D4	.FROM		06	01	ORIGIN
00D5	.TO		25	22	DESTINATION
00D6	.DEVP-7	P-Q4	$0\mathbf{E}$	0E	PIECE
00D7	.FROM		14	13	ORIGIN
8D00	.TO		34	33	DESTINATION
00D9	.DEVP-8	(NO	1 F	1F	
00DA	.FROM	(MOVE)1F	1 F	
00DB	.TO		1 F	1 F	

Computer 00 01 02 03 04 05 06 07 10 11 12 13 14 15 16 17 20 21 22 23 24 25 26 27 33 37 30 31 32 34 35 36 40 41 42 43 44 45 46 47

53

63

73

KING BISHOP

OUEEN BISHOP

QUEEN KNIGHT

KING KNIGHT

KR PAWN

QR PAWN

KN PAWN

ON PAWN

KB PAWN

OB PAWN

O PAWN

K PAWN

OPPONENT

55

65

75

56

66

76

57

67

77

See Tables 2 and 3 for coding of Pieces and Squares

must be moved. Thus, the computer would have to move its King somewhere else, and you would enter that move for it. If there are no legal moves left for the King, then the computer must resign. This situation seldom comes up because I write openings which castle early enough to avoid the risk and annoyance of an illegal attempt.

Program Flow

What follows is a description of how the patched program works. MICROCHESS subroutines which are not defined in my accompanying program listing are in bold letters.

Whenever it is the computer's turn to move, MICROCHESS command loop CHESS calls my version of subroutine GO (see 03A2 in the program listing). MICROCHESS uses the value of a variable called STATE to keep track of what it's doing. State 4 guides the generation and evaluation of the computer's available moves. There are other states for generating potential opponent replies, etc. MICROCHESS subroutine **GNMX** (see 03AA) initializes some variables called "counts" for evaluating moves and then generates all moves available to the computer on that turn. GNMX calls MICROCHESS subroutine JANUS to calculate and evaluate the counts for each trial move. Based on the value in STATE, JANUS decides what to do next -- generate potential opponent replies for evaluation, calculate exchanges of pieces, etc. **JANUS** changes the value in STATE as it goes.

Note: Whether playing White or Black, the Computer's starting squares are always 00 through 17. Be sure to orient the playing board so that the lower left corner is black. The White Queen should be on a white square and the Black Queen should be on a black square.

54

64

74

Table 4 New Variables Used

ADDR	VARIABLE	COMMENT
00C3	.FACTOR	Threshold factor for opening moves
00DC	.OMOVE	MICROCHESS opening move flag
00DC	.OMOVE	Base for opening move array
00EF	.BKMOB	Number of legal moves for Opponent King
00F0	.BIAS	Receives threshold factor for legal list move

JANUS and portions of GNMX call each other recursively, again and again, until all of the computer's available moves have been evaluated in the light of all possible opponent replies. By the time program control returns from that very first call to subroutine GNMX, one move has emerged with an evaluation higher than all the others.

Then my patch searches the opening move list from the beginning to find the first piece (variable DEVP) which is still where it is supposed to be (FROM) (see 03B1). The move by this piece to its destination (TO) is checked for legality by a call into the middle of MICROCHESS subroutine CMOVE.

If the list move is legal, then the threshold factor (FACTOR) is stored in the variable BIAS for later use (see 03D8). MICROCHESS subroutine **IANUS** is called to do the counts for this list move and for the opponent's potential replies.

To evaluate these counts JANUS calls up my version of subroutine STRATEGY (see 1780-17C1). This is where the evaluation of the list move is boosted by adding the threshold factor which was stored earlier in the variable BIAS. Actually, this same subroutine STRATEGY is used by JANUS to evaluate any trial move but BIAS is always zero except for legal list moves. If the selected list move is not legal, then JANUS is not called to evaluate it, and no more list moves will be tried for that turn. This ensures that moves from the opening list are made in the order you wrote them. After the last list move has actually been moved, the variable OMOVE is set to zero and the opening list is ignored for the rest of the game (see 03AF).

As you exit subroutine STRATEGY you enter that portion of MICROCHESS which compares the evaluation of the current trial move with that of the best move so far, saving the better of the two as the new best move so far. This is also where MICRO-CHESS tests for check or checkmate before returning to JANUS. Control then passes to the MICRO-CHESS subroutine which takes the best trial move and actually moves it (see 03E3). The computer's move is flashed on the KIM display and the program returns to the MICROCHESS command loop, ready for the opponent to enter his move.

Middle and End Game

MICROCHESS sees only one and a half moves ahead. With this limited horizon it has trouble finding and closing in on the opposing King. To compensate for this I give a bonus of two points for moves inside a zone which surrounds the opposing King and moves along with it. The computer's Pawns and King do not get the bonus (see 179D).

Another strategy encourages moves which hem in the opposing King, in preparation for checkmate. The value of any trial move is decreased by the number of safe moves it leaves for the opposing King. This is the same as adding a point for each square denied to the opposing King. Since MICRO-CHESS calls subroutine JANUS to evaluate only legal moves, it was easy enough to put a subroutine call inside JANUS which would increment a mobility count (BKMOB) for each legal move found for the opponent King when the computer is checking for opponent reply moves during state zero (see 0112, 17D9,179A).

Both strategies come into play only after the opening list has been emptied, so as not to interfere with the development of pieces during the opening game (see 1796).

Evaluation

I approached move evaluation in much the same way as in MICROCHESS -- adding and subtracting weighted counts representing captures, position, and mobility for both sides. I did not use some of the counts generated by MICROCHESS and I created the new ones I described above. Given the severe memory restrictions, my goal was an evaluation formula which emphasizes immediate and tangible factors, such as position and the values of pieces captureable during the current turn. Less immediate factors, such as overall attack strengths, are given fractional weighting. These become influential only after more significant factors have cancelled each other out.

For now I've had to be satisfied with just breaking MICROCHESS of its habit of throwing away its pieces by occasionally making bad decisions about captures where pieces are exchanged. In my patch any piece the computer wants to capture must be greater than or equal to the most valuable piece the computer would lose by making that move (variable BMAXC). Only trial moves which pass this admittedly simplistic test are given an extra 20 hex points (see 17B1). There is more that could be done, like making better use of the MICROCHESS counts for exchanges involving up to three captures per side.

I hope I've made my point. All you need is a shoe horn and you can slip just about any changes you want into the 1.1K KIM MICROCHESS. You may pinch a few toes in the process, but the result is a KIM that plays better chess. By trying to "upgrade" MICROCHESS I really learned to appreciate what an excellent piece of work it is.

MICROCHESS is available on KIM cassette with documentation manual from Micro-Ware Ltd., 496 Albert St., Suite 7, Waterloo, Ontario, Canada, N2L 3V4

Abbreviated Instructions for Loading and Running MICROCHESS 1.0 UPGRADE

Enter (RS) to reset KIM

Enter (AD) 00F1 (DA) 00 to reset decimal flag

Enter (AD) 17F9 (DA) C1 to enter tape ID for

program segment

Enter (AD) 1873 (GO) to start read routine of KIM

Press "Play" on cassette player

STOP recorder when display shows: 0000

Enter (RS) (AD) 1873 (GO) to read second program

segment (same label "C1")

STOP recorder when display shows: 0000 Enter (RS) (GO) to start program execution

Playing:

Enter (C) on KIM hexpad keyboard to reset program

for new game

Enter (PC) (for "play chess") because KIM plays first

After KIM gives its move, enter your move as FROM-TO according to the board notations in table 3 of the article. Keep typing until your move

shows correctly, then enter (F) (PC).

```
.BA $3A2
                0110
                                               ; RESET BEST EVALUATION
                                 LDX #$Ø4
Ø3A2- A2 Ø4
                Ø12Ø GO
                                                   SO FAR
                                 STX *BESTV
Ø3A4- 86 FA
                0130
                                              ;
                                                STATE = 4; TRAIL MOVES
                                 STX *STATE
Ø3A6- 86 B5
                0140
                                              ;
                                               ; ZERO COUNTERS & BIAS
                                 LDX #$12
                Ø15Ø
03A8- A2 12
                                              ; GENERATE TRAIL MOVES
                                 JSR GNMX
Ø3AA- 2Ø Ø2 Ø2
                Ø16Ø
                                              ; OPENING LIST DONE?
Ø3AD- A4 DC
                                 LDY *OMOVE
                0170
                                 BPL NODEVP
                                                   - YES, MID-GAME
Ø3AF- 1Ø 32
                Ø18Ø
                                                   - NO, NEXT DEVP
                                 LDY #$E6
                Ø19Ø
Ø3B1- AØ E6
                                 INY
                0200 NEXT
03B3- C8
                                                 INDEX OF DEVP
                                 INY
Ø3B4- C8
                0210
                                               ; OPENING LIST EMPTY?
Ø3B5- 84 DC
                                 STY *OMOVE
                Ø22Ø
                                                  - YES, MID-GAME
                                 BPL NODEVP
Ø3B7- 1Ø 2A
                Ø23Ø
                                              ;
                                                   -NO, NEXT DEVP
                                 LDX *DEVP,Y
Ø3B9- B6 DC
                0240
                                              ;
                                 STX *PIECE
Ø3BB- 86 BØ
                Ø25Ø
                                                       ; DEVP LOCATION
                                 LDA *BOARD,X
Ø3BD- B5 5Ø
                Ø26Ø
                                                 INDEX OF FROM
                                 INY
Ø3BF- C8
                Ø27Ø
                                                 (SAVE DEVP LOCATION)
Ø3CØ- 48
                                 PHA
                0280
                                                 TRANSFER INDEX OF
Ø3C1- 98
                0290
                                 TYA
                                      ;
                                                   FROM INTO X
                Ø3ØØ
                                 TAX
Ø3C2- AA
                                                 DEVP LOCATION IN ACCUM
                                 PLA
Ø3C3- 68
                Ø31Ø
                                 CMP *FROM, X ; DEVP AT ORIGIN?
Ø3C4- D5 DC
                Ø32Ø
                                                   - NO, GET NEW DEVP
                                 BNE NEXT ;
Ø3C6- DØ EB
                Ø33Ø
                                                 INDEX OF
                                                           TO
                                 INX
                Ø34Ø
                                     ;
Ø3C8- E8
                                              ; CHECK LEGALLITY OF DEVP
                                 LDA *TO,X
JSR CMOVE
Ø3C9- B5 DC
                Ø35Ø
                                               ; FROM .FROM TO .TO
Ø3CB- 2Ø D1 Ø2
                Ø36Ø
                                              ; NEQ = ILLEGAL MOVE
                                 BMI NODEVP
                Ø37Ø
Ø3CE- 3Ø 13
                                                   - LEGAL MOVE
                                 LDX *PIECE
Ø3DØ- A6 BØ
                                               ;
                Ø38Ø
                                               ; IS PIECE A PAWN
                                 CPX #$08
Ø3D2- EØ Ø8
                Ø39Ø
                                                   NEG = NOT PAWN
Ø3D4- 3Ø Ø2
                0400
                                 BMI LEGAL
                                               ; SET = ILLEGAL PAWN CAPTURE
Ø3D6- 7Ø ØB
                                 BVS NODEVP
                0410
                                 LDX *FACTOR ; LEGAL OPENING MOVE!!
Ø3D8- A6 C3
                Ø42Ø LEGAL
                                               ; SET BIAS TO FACTOR
                                 STX *BIAS
Ø3DA- 86 FØ
                0430
                                                EVALUATE OPENING MOVE
                                 LDX #$04
Ø3DC- A2 Ø4
                0440
                                               ;
                                                   AND PUT IT IN BESTV
                                 STX *STATE
Ø3DE- 86 B5
                Ø45Ø
                                 JSR JANUS
                                                   IF ITS THE BEST MOVE
Ø3EØ- 2Ø ØØ Ø1
                0460
                                 LDX *BESTV
                                                   SO FAR
Ø3E3- A6 FA
                Ø47Ø NODEVP
                                               ; RESIGN OR STALEMATE IF
                                 CPX #$ØF
Ø3E5- EØ ØF
                0480
                                 JMP CONT
                                                 BESTV TOO LOW
03E7- 4C C2 17
                0490
                Ø5ØØ ;
                                 .BA $17C2
                Ø51Ø
                                              ; (ORIGINAL MICROCHESS
                                 BCC MATE
17C2- 90 12
                Ø52Ø CONT
                                 LDX *BESTP
                                                   CODING)
17C4- A6 FB
                Ø53Ø MV2
                                                       ; MOVE AND DISPLAY THE
                                 LDA *BOARD, X
17C6- B5 50
                0540
                                                  BEST MOVE
                                 STA *BESTV
17C8- 85 FA
                Ø55Ø
                                 STX *PIECE
17CA- 86 BØ
                Ø56Ø
                                 LDA *BESTM
17CC- A5 F9
                Ø57Ø
                                 STA *SQUARE
17CE- 85 Bl
                Ø58Ø
17DØ- 2Ø 4B Ø3
                Ø59Ø
                                 JSR MOVE
                                              ; END COMPUTER'S TURN
                                 JMP CHESS
17D3- 4C ØØ ØØ
                0600
                                 LDA #$FF
                                               ; RESIGN OR
17D6- A9 FF
                Ø61Ø MATE
17D8- 60
                Ø62Ø
                                 RTS
                Ø63Ø ;
                                 .BA $1780
                0640
                                               ; EVALUATION = 80 + OR - SCORE
                                 LDA #$80
                Ø65Ø STRATEGY
1780- A9 80
                                 CLC
1782- 18
                Ø66Ø
                                 ADC *WMOB
                                               ; COMPUTERS'S MOBILITY
1783- 65 EB
                0670
                                 LSR A
                Ø68Ø
1785- 4A
                0690
                                 CLC
1786- 18
                                               ; RESET EVAL TO 80 +OR- SCORE
                                 ADC #$40
1787- 69 40
                Ø7ØØ
                                              ; COMPUTER'S ATTACK STRENGTH
1789- 65 ED
                                 ADC *WCC
                Ø71Ø
```

```
178B- 38
                  0720
                                   SEC
                                   SBC *BCC
                                                 : OPPONENT'S ATTACK STRENGTH
178C- E5 E5
                  Ø73Ø
178E- 4A
                  Ø74Ø
                                   LSR A
                                                 ; MOBILITY X 1/16
178F- 4A
                  Ø75Ø
                                   LSR A
1790- 4A
                  Ø76Ø
                                   LSR A
                                                 ; ATTACK STRENGTH X 1/8
1791- 18
                  Ø77Ø
                                   CLC
1792- 69 7Ø
                                   ADC #$70
                                                 ; RESET EVAL TO 80 +OR- SCORE
                  Ø78Ø
1794- 65 FØ
                                                 ; ZERO UNLESS DEVP MOVE
                  Ø79Ø
                                   ADC *BIAS
                                                 ; NEGATIVE IF STILL DEVP
1796- A4 DC
                  0800
                                   LDY *OMOVE
1798- 3Ø
          17
                  Ø81Ø
                                   BMI CAPTEST
                                                 ; MID-GAME IF POSITIVE
179A- 38
                  Ø82Ø
                                   SEC
                                                   DEDUCT MOBILITY OF THE
179B- E5
         EF
                  Ø83Ø
                                   SBC
                                       *BKMOB
                                                     OPPONENT'S KING
179D- A6
          ВØ
                  Ø84Ø
                                   LDX *PIECE
                                                  BONUS FOR MOVE INTO
179F- CA
                  Ø85Ø
                                   DEX
                                                    OPPONENT'S KING ZONE
17AØ- EØ
                                                  NOT FOR COMPUTER'S KING
          Ø7
                  0860
                                   CPX #$07
17A2- BØ
          ØD
                                                     OR PAWNS
                  Ø87Ø
                                   BCS CAPTEST
17A4- 48
                  Ø88Ø
                                   PHA
                                                   (SAVE EVALUATION)
17A5- A5
                                   LDA *BK
                                                 ; LOCATION OF OPPONENT'S KING
          60
                  Ø89Ø
17A7- 38
                                   SEC
                  0900
                                                 ; CALCULATE KING ZONE
17A8- E9 38
                                   SBC #$38
                  Ø91Ø
17AA- C5
                  Ø92Ø
                                   CMP *SOUARE
                                                 : MOVE INTO ZONE?
          Bl
17AC- 68
                                                   (RESTORE EVALUATION)
                  Ø93Ø
                                   PLA
17AD- BØ
          Ø2
                  0940
                                   BCS CAPTEST
                                                   CARRY CLEAR IS IN ZONE
17AF- 69
          Ø2
                  Ø95Ø
                                   ADC #$02
                                                     ADD BONUS, NEAR KING
17B1- A6
                                                   IF COMPUTER'S CAPTURE
         DD
                  Ø96Ø
                      CAPTEST
                                   LDX *WCAPØ
17B3- E4 E4
                 Ø97Ø
                                   CPX *BMAXC
                                                     IS NOT GREATER THAN
17B5- 90
          03
                  0980
                                   BCC QUIT
                                                     OR EQUAL OPP, QUIT
17B7- 18
                 0990 MOVEOK
                                   CLC
                                                   PASSES CAPTURE TEST
17B8- 69 20
                                   ADC #$20
                                                 ; POINTS FOR GOOD MOVE
                 1000
17BA- 65 DD
                 1010 QUIT
                                  ADC *WCAPØ
                                                  POINTS FOR CAPTURE
17BC- 38
                 1020
                                                   POINTS FOR OPPONENT'S
                                   SEC
                                        ;
17BD- E5 E4
                 1030
                                  SBC *BMAXC
                                                     MAX CAPTURE IN REPLY
17BF- 4C 77 Ø3
                 1040
                                  JMP CKMATE
                                                 ; TEST FOR CHECKMATE
                 1050;
                 1060
                                   .BA $17D9
17D9- DØ Ø6
                 1070 BKMOVE
                                  BNE OUTBK
                                                 ; RTS IF STATE NOT ZERO
17DB- C9 ØØ
                 1080
                                  CMP #$00
                                                  RTS IF NOT OPP KING'S
17DD- DØ Ø2
                 1090
                                  BNE OUTBK
                                                     MOVE
17DF- E6 EF
                 1100
                                  INC *BKMOB
                                                 ; COUNT LEGAL OPP KING
17E1- 6Ø
                                  RTS
                 1110 OUTBK
                                                     MOVES
                 1120 ;
                                  .BA $0112
                 1130
Ø112- EØ ØØ
                                                ; COUNT LEGAL REPLY MOVES
                 1140
                                  CPX #$00
Ø114- 2Ø D9 17
                 115Ø
                                                     FOR OPPONENT'S KING
                                  JSR BKMOVE
Ø117- EA
                 1160
                                  NOP
                 1170;
                                  .BA $200
                 118Ø
0200- A2 11
                 1190
                                  LDX #$11
                                                ; CLEAR COUNTERS, NOT BIAS
                                                                                 0
                 1200
                                  .EN
```

COMPUTE. and compute II. The Resources!

PROGRAM TRANSFERS (PET TO KIM)

Joseph A. Dilts
Assoc. Prof. of Chemistry
Univ. of North Carolina
Harvey B. Herman
Prof. of Chemistry
Univ. of North Carolina

In a recent 6502 User Notes editorial (Issue #14, P. 27) you propose a method to transfer BASIC programs from PET to KIM. Your editorial prompted us to document our method for your readers, as we have been doing this for almost a year now.

There are several possible methods to communicate between computers. One way, memory to memory transfer using parallel ports, has already been published ("KIM-1 Talks to PET", PET User Notes, Vol. 1 #5, p 6). However, as you point out, tokens for various Micros of BASICs differ. Consequently, a simple transfer will not work for BASIC programs.

Another way, the way we picked, is to send an ASCII version of the program from the IEEE port of the PET to the serial interface of the KIM. This method requires both an IEEE/RS232 serial adapter and a RS232/KIM adapter. We used an IEEE adapter manufactured by Connecticut Microcomputer (PET ADA 1200 \$170 assembled) which one of us (J.A.D.) uses with a word processing program (CMC). We constructed a modified version of the RS232/KIM adapter published in your journal (Issue #4, p 6) to complete the connection from PET to KIM.

It is very important to set the slide switches on the PET ADA 1200 properly. One combination that works for more than one application is:

1 parity bit

2 stop bits (10010 in switches 1-5)

7 characters even parity

The baud rate of the KIM serial line can be set with a serial terminal and the reset/rubout sequence or with the KIM keyboard (change locations \$17F2/\$17F3, see 6502 User Notes. Issue #6, p 11 for typical values.) We worked with a 300 baud terminal and the IEE/RS232 interface set at 300 baud.

The first method we tried was similar to the suggestion in your editorial. KIM BASIC was brought up as always using the terminal. A NEW command

was given, the terminal was carefully disconnected from KIM and the PET/adapter substituted (pin 2 on the KIM to pin 3 on the PET/adapter). A PET program which we wished to transfer to KIM was loaded and listed to the IEEE bus using the following sequence (on the PET).

OPEN 6, 6 CMD 6 LIST PRINT #6 CLOSE 6

The terminal was reconnected and the program listed on KIM. To our horror we found this method generally only transferred the **first** program line as apparently a delay or hand shaking is necessary after the first carriage return. One of us (HBH) uses an X-off/X-on sequence to properly load paper tapes on KIM thereby circumventing the same problem. We could not use this method here and we did not see an easy way to modify the PET ADA 1200 adapter for handshaking.

We tried another approach; one that eventually worked well. Since we saw the problem as necessitating a delay after carriage return, perhaps software, rather than hardware, could accomplish this. A BASIC program was written which could read an ASCII file from tape and send each character to the IEEE bus individually. The program adds a proper delay after the carriage return character is sent and gives KIM BASIC enough time to digest each line.

It is easy to make any PET BASIC program into a file on cassette tape after it is loaded.

OPEN 1, 1, 1 CMD 1 LIST PRINT #1 CLOSE 1

The PET program, GET, (shown in the figure) which reads the file is loaded next. (Line 45 is incomplete, see below for reason, and needs GOSUB 60 after the colon). The KIM terminal is disconnected and PET connected to KIM. GET is executed on the PET and causes the program file, made previously, to be sent character for character over the IEEE bus to KIM, inserting delays when necessary. KIM's terminal is reconnected and if the PET program happens to be directly compatable with KIM's BASIC, it can be run immediately without modification.

Some minor problems may arise:

- 1. KIM's BASIC has a line buffer limitation of 72 characters. Lines longer than 71 characters are truncated by our program to fit this line length (c.f. line 45 above) and have to be reformulated after transfer.
- 2. KIM uses " and "@" as special characters for character and line delete. If the PET

program uses these characters it may be advantageous to temporarily change locations \$2440 and \$243C (in our version of 9 digit KIM BASIC) to other ASCII characters to avoid trouble.

3. KIM and PET do not have exactly the same BASIC language. Neither do they have the same hardware. Some commands in PET BASIC will have to be translated to properly operate on KIM. Locations specific to PET will have to be relocated to be compatable with KIM. It may not be practical to transfer all programs. Users will have to use their judgement.

Even though we recognized that problems exist we have successively moved very long PET programs (close to 8K) and made them operate on KIM. As a short, possibly bad, example we transferred the GET program itself to KIM and listed it on a KIM operated teletype (110 baud). This program cannot execute on KIM because of software and hardware differences. It also illustrates the line length buffer limitation (line 45). As long as users are aware of the potential trouble spots they should have no difficulty.

We have also used the PET ADA 1200 adapter in other applications. The adapter was originally designed to directly drive a printer off the IEEE

bus. When the terminal is not in proximity to the PET but is near a telephone and modem it is possible to make listings over phone lines. We have used the Pennywhistle 103 Modem to transmit PET programs and output on a high channel frequency, to terminals whose modem is receiving on the same frequency. A simple list to the IEEE bus (with CMD) or data output of the bus is all that's required. If the terminal also requires an extra delay after carriage return more bits per character (9) could suffice or the GET program used. The remote device could also be a computer. However, we have not tried this. The best part of the remote printing operation is to watch the faces of the folks in the computer room when they spy a strange (to them) dialect of BASIC printing on their terminal.

GET PROGRAM

10 OPEN1,1,0

80 GOTO60

500 CLOSE1

15 OPEN6,6 17 FORI=1to500:NEXTI 18 PRINT#6, CHR\$(15) 20 GET #1,C\$ 30 IF (ST) AND 64 THEN 500 40 IFASC(C\$)=13THEN PRINT L\$:PRINT#6,L\$:L\$="":FOR I=1T0500:NEXTI:GOT020 45 L\$=L\$+C\$:IFLEN(L\$)=71THENPRINTL\$:PRINT#6,L\$:L\$= "": FOR I = 1 TO 500: NEXT: 50 GOTO20 60 GET#1,C\$:IF(ST)AND64THEN500 70 IFASC(C\$)=13THENRETURN

0

HERE'S A NEAT COMBINATION

IDEAL FOR DEDICATED INDUSTRIAL OR PERSONAL APPLICATION

FEATURES

- PLUGS DIRECTLY INTO AND COVERS UPPER HALF OF KIM-1. EXPANSION FINGERS CARRIED THROUGH FOR FURTHER EXPANSION.
- I/O-POWERFUL 6522 VIA (VERSATILE INTERFACE ADAPTER)
 16 BI-DIRECTIONAL I/O LINES 4 INTERRUPT/HANDSHAKE LINES 2 INTERVAL TIMERS
- PARALLEL/PARALLEL-SERIAL OPERATIONS. RAM-SOCKETS PROVIDED FOR 4K RAM CONTIGUOUS WITH KIM RAM. (LOW POWER MOSTEK 4118

SHIFT REGISTER FOR SERIAL

- **EPROM-SOCKETS PROVIDED FOR BK EPROM.** (INTEL 2716 2KX8's)
- **BLOCK SELECT SWITCHES FOR** EPROM USABLE IN ANY ONE OF FOUR SK BLOCKS FROM BOOOH.
- UP AND SWITCH SELECTABLE INTERRUPT VECTORS.
- PERMITS UNATTENDED OPERATION.
- LOW POWER CONSUMPTION 5V AT 300 Ma. FULLY LOADED
- BUFFERED ADDRESS LINES
- HIGH QUALITY PC BOARD. SOLDER MASK
- COMPLETE DOCUMENTATION
- ASSEMBLED AND TESTED

APPLICATIONS


PROM, RAM AND I/O EXPANSION ON ONE BOARD HAVING MANY INDUS-TRIAL/HOME APPLICATIONS FOR DATA ACQUISITION, PROCESS CONTROL, AUTOMATIC CONTROL OF FURNACE, SOLAR HEAT, LIGHTING, APPLI-ANCES, ETC. .



PA RESIDENTS INCLUDE 6% STATE SALES TAX

DIGITAL ENGINEERING ASSOCIATES

P.O.BOX 207 ● BETHLEHEM, PA 18016



\$139.95 LIMITED TIME 1K RAM

* KIM IS A REGISTERED TRADEMARK OF MOS TECHNOLOGY, INC.

Part 1: Implementing the IEEE-488 Bus on a SYM-1

DESIGNING AN IEEE-488 RECEIVER WITH THE SYM

Larry Isaacs, COMPUTE. Staff

This article is the first in a series on the use of a single board computer as a dedicated interface. In this section I will describe the design of an interface connecting a Spinwriter to the PET IEEE-488 Port using a SYM-1. If you have a need for an interface or controller, but not much experience using single board computers, this series should provide some pointers on how to go about implementing one.

In this article, the discussion of the IEEE-488 Bus will be limited to that which is relevant to the PET, and to how the PET sends data to a printer. Also, when the software to be presented is too general to give the actual assembly language, it will be given in PASCAL. The listings should be readable, even if you haven't had much exposure to PASCAL. The names used in the PASCAL listings will correspond to the names used in the assembly language listings. The following notes should help if you haven't seen PASCAL before.

- 1. PASCAL uses ":=" for the assignment operator;"=" is used only for comparisons.
- 2. The ";" is used to separate statements.
- 3. When statements are enclosed between a "begin" and an "end;", it means that that block of statements may be treated as if they were one statement. The programs are indented to help show which "end;"'s go with which "begin"'s.

DIVIDE AND CONQUER: A STARTING POINT

One of the most effective ways to handle design problems is to successively divide the required functions into small sets of sub-functions. Once the complexity of a sub-function has been reduced to a manageable level, then it is implemented.

The first division of the PET-to-Spinwriter interface is shown in Listing 1.

Listing 1.

program PETTOSPINWRITERINTERFACE;

procedure INIT; begin...end; {initialization}
procedure PRINT; begin...end; {send chr. to Spinwriter}
procedure CYCLE; begin...end; {get byte from IEEE}
procedure INTERFACE; begin...end; {main interface software}
begin {PET to Spinwriter Interface}
 INIT;
 INTERFACE
end.

Here, the interface task has been divided into four sub-functions. The task of the INIT procedure will become apparent as the other parts of the software are written. The INTERFACE procedure will contain the intelligence of the interface. The exact function of INTERFACE can't be determined yet, so this sub-function will be dealt with later.

The PRINT and CYCLE sub-functions will be used by INTERFACE to communicate with the PET and the Spinwriter. Unlike the others, the functions of PRINT and CYCLE are sufficiently narrow in scope to be implimented at this point. Both will involve dealing with hardware as well as software. But once done, most of the hardware details will be taken care of.

PRINT

The purpose of this routine is to handle all of the requirements for communicating with the Spinwriter. To do this, one must first consult the Spinwriter and SYM-1 documentation:


Our Spinwriter has a serial interface. This means we can use the serial interface software provided in the SYM-1 Monitor to send characters to the Spinwriter. The Spinwriter Product Description manual reveals that CARRIER DETECT (pin 8 on the RS232 connector), DATA SET READY (pin 6), and CLEAR TO SEND (pin 5) must be high (between +3 and +12 volts) for the Spinwriter to operate. This was simple to take care of since the SYM-1 provides this voltage at the corresponding locations of the T connector.

The Product Description manual also reveals a way of increasing throughput by using the ETX/ACK protocol. This makes use of the 256 character receive buffer found in the Spinwriter. You use this protocol by sending data blocks of up to 254 characters followed by an ETX character (control C). When the Spinwriter withdraws the ETX character from the receive buffer, it transmits an ACK character (control F) to indicate the buffer is empty and ready for another block of characters. This will allow the SYM to transmit at 1200 baud, and let the Spinwriter print at its maximum speed. All of this leads to Figure 1 which shows how to attach the required RS232 connector to the SYM.

After the proper initialization, the OUTCHR subroutine in the SYM Monitor can be used to send characters to the Spinwriter, and the INCHR

subroutine to receive the ACK character involved with the protocol.

Figure 1. SYM to Spinwriter Hardware



The assembly language for PRINT is shown in Listing 2.

Listing 2						
0111- 20 47	7 8A	1570	PRINT			; PRINT AND INC. COUNT
Ø114- E6 Ø0	,	158Ø			*COUNT	
0116- DØ ØC		159Ø			RETURN	
Ø118- A9 Ø3	}	1600	ACK		# \$Ø3	; ASCII ETX
011A- 20 47	8 A	1610			OUTCHR	
011D- 20 58	8 A	1620			INCHR	;WAIT FOR ACK
Ø120- A9 Ø2	2	1630		LDA	#\$02	
Ø122- 85 ØØ	ı	1640		STA	*COUNT	
0124- 60		1650	RETURN	RTS		

CYCLE

The function of CYCLE is to read the byte on the data lines during a byte transfer cycle on the IEEE bus. In some cases, the INTERFACE sub-function will need to know the state of some of the other signals during the transfer. CYCLE should therefore sample the signal lines as well.

All the information needed for the IEEE part of the interface can be found in the Commodore CBM manual. The information in this section will deal only with the byte transfer cycle. The remaining information-will be presented in the next part of this article. In the discussion below, reference is made to active and inactive devices. An active device is simply one which is participating in the current transfer cycle. Before continuing, you may want to refer to Table 1 which lists the IEEE signals and a brief description of their function. In this table, Listener refers to the receiving device, and Talker refers to the sending device.

The IEEE bus make use of three handshake signals. These are the NRFD, NDAC, and DAV lines. When the CYCLE routine is entered, both the PET, the SYM, and any other active devices are expecting a byte transfer to take place. This means that NRFD and NDAC are low, and NDAV is high. At this point CYCLE sets NRFD high, indicating the SYM is ready to proceed with the byte

transfer. Since the NRFD signal line is Wire-ORed, any active device can hold the NRFD line low. This means the cycle doesn't proceed until all active devices indicate they are ready.

Once NRFD goes high, the PET responds by placing the byte to be transferred on the DIO lines and then setting DAV low to indicate valid data. When CYCLE sees DAV go low, it should read the data lines and then sample the signal lines. Now CYCLE sets NDAC high to indicate that the data has been accepted. The NDAC line is also Wire-ORed, so the other active devices must indicate they have accepted the data before the cycle can finish.

When the PET sees the NDAC line go high, it sets DAV low. Once CYCLE sees the DAV line go high, it resets NDAC to the low state completing the cycle. Now CYCLE returns to the calling software. Refer to Listing 3 for the assembly language for this routine.

Listing	3			
00E7- A9	Ø3	1390 CYCLE	LDA #\$Ø3	
ØØE9- 8D	00 A8	1400	STA @2IORB	;NRFD=1 NDAC=0
ØØEC- 2C		1410 @1	BIT @2IORB	TEST DAV
00EF- 70	FB	1420	BVS @1	;BRANCH IF DAV=1
00F1- 6A		1430	ROR A	•
ØØF2- 8D	00 A8	1440	STA @2IORB	;NRFD=0 NDAC=0
00F5- AD	Ø1 A8	1450	LDA @2IORA	
ØØF8- 49	FF	1460	EOR #\$FF	
ØØFA- 85	Ø2	1470	STA *DATA	
ØØFC- AD	ØØ A8	1480	LDA @2IORB	
ØØFF- 85	Øl	1490	STA *SIGNALS	
Ø1Ø1- A9	00	1500	LDA #\$00	
Ø1Ø3- 8D	00 A8	1510	STA @2IORB	;NRFD=Ø NDAC=1
Ø1Ø6- 2C	00 A8	1520 @2	BIT @2IORB	
Ø1Ø9- 5Ø	FB	1530	BVC @2	;BRANCH IF DAV=0
Ø1ØB- A9	Ø1	1540		
Ø1ØD- 8D	00 A8			;NRFD=0 NDAC=0
Ø110- 60		1560	RTS	
00F2- 8D 00F5- AD 00F8- 49 00FA- 85 00FC- AD 00FF- 85 0101- A9 0103- 8D 0106- 2C 0109- 50 010B- A9 010D- 8D	00 A8 01 A8 FF 02 A8 01 00 A8 00 A8 FB	1440 1450 1460 1470 1480 1490 1510 1520 02	STA @21ORB LDA @21ORA EOR #SFF STA *DATA LDA @21ORB STA *SIGNALS LDA #\$00 STA @21ORB BIT @21ORB	;NRFD=0 NDAC=1

TABLE	5 1	
NAME	SET BY	DESCRIPTION
DI01- DI08	Talker	Data Input/Output. These lines carry the commands and data.
NRFD	Listener	Not Ready for Data. When low, it means the device is not ready to receive data. It is set high when the device is ready.
DAV	Talker	Data Valid. When high, it means the data on the data lines is not valid. It is set low once all NRFD goes high and valid data has been placed on the data lines.
NDAC	Listener	Not Data Accepted. When low, it means that the data has not been accepted. It is set low once DAV goes low and the data has been latched.
ATN	Talker	Attention. Signals that the byte on the DIO lines is a command.
EOI	Talker	End Or Identify. Signals that the last data byte is being transferred.
IFC		Interface Clear. Resets all devices.

Improved Pulse Counting Software For The 6522 VIA

Marvin L. De Jong Dept. of Mathematics-Physics The School of the Ozarks Pt. Lookout, MO 65726

Ever since I began playing with the 6522 I have been trying to find a program that would use the 6522 to count pulses for an exact one second interval. By exact I mean one million clock cycles, not one million plus or minus several instruction intervals. Of course, it should be noted that if the system clock frequency is not exactly one Megahertz then an error of several instruction intervals may not be particularly important. In this connection, the measurements I have made of clock frequencies on a few KIM-1s and one AIM 65 show that errors of several hundred parts per million are not unusual, so if your twenty-four hour clock runs slow or fast, do not be surprised.

In any case, assuming that the system clock frequency is precise to say one part per million, the program supplied in this note will count pulses for an interval that is as precise as the system clock frequency. The assembly language program to count pulses for exactly one second (one million clock cycles) is given in Table 1, and the simple interface circuit it requires is given in Figure 1. A BASIC program to convert the pulse count to decimal and display it is given in Table 2. This program works on my AIM 65, and it will probably have to be modified for other machines.

The assembly language program in Table 1 makes use of the T1 timer in its one-shot mode with PB7 enabled. That is, the T1 timer is programmed to produce a time interval of 50,000 clock cycles, and during that interval of 0.05 s PB7 is held at logic zero. Refer to Figure 1 and note that when PB7 is at logic zero the pulses from some external device will be gated to PB6, the pulse-counting pin for the T2 counter/timer. In order to produce pulse-counting intervals that are longer than 0.05 s, the T1 timer is reloaded and started N times, where N is an eight-bit number stored in a memory location labeled CNTR in Table 1. Thus, if N = 2 the counting interval is 0.1 s, if N = 20 the counting interval is 1.0 s, and if N = 200 the counting interval is 10 s. These numbers must be converted to hexadecimal numbers before using them in the program.

While T1 is timeing-out it is read continuously so that it may be reloaded and started after exactly 50,000 clock cycles. This prevents PB7 from reaching

logic one any time during the N timing intervals. If we were to allow T1 to time-out and then reload and start it, PB7 would toggle from logic zero to logic one and back to logic zero, with the possibility of producing an extraneous count on PB6. Thus, the program loop starting from REPEAT in Table 1 and ending with DUMMY in the same listing is tuned to take exactly 50,000 clock cycles. Each time through the loop N is decremented, until it reaches zero at which time T1 is finally allowed to time-out for the last time.

When T1 times out for the last time, no more pulses will reach PB6. At this time the interrupt flag register (IFR) on the 6522 is read first. If the T2 flag is set, then the pulse count was greater than \$010000 (6553610) because the T2 counter was initially loaded with \$FFFF. If the T2 interrupt flag (IFR5) is set, then the most-significant byte, PLUSHI, of the pulse-count storage locations is incremented. Otherwise it is cleared. After this operation, the T2 counter is read and the resulting pulse counts are loaded into PLSMI, the middle byte of the three-byte pulse-count storage locations, and PLSLO, the least-significant byte of the pulsecount storage locations. The program then uses a JMP instruction to return to the BASIC calling program given in Table 2. Other BASICs may use a different return technique.


The most obvious application of pulse counting is a simple frequency meter. The programs and interface described here will count at a maximum pulse count of 131,071 counts during whatever counting interval (0.1 s, 1.0 s, or 10 s) you choose. Note that 131,071 = \$01FFFF. Other applications include voltage-to-frequency converters and temperature-tofrequency converters. Commercial tachometer pickups produce a pulse rate that is proportional to the angular velocity (RPM) of a rotating shaft. The 6522 can be used to measure this pulse rate and the microcomputer can convert it to rotations per minute. The 6522 can also be interfaced to Geiger counters (GM tubes) or scintillation detectors to count nuclear events. There are a variety of new transducers appearing (temperature, light intensity, pressure) that can be used with a V/F converter to produce a pulse rate that is directly proportional to the physical quantity being measured. Although direct analog-to-digital (A/D) conversion is faster than pulse counting, it usually requires a much more sophisticated interface. In applications where speed is not a problem, investigate the possibility of using this simple program and interface.



compas microsystems

P.O. Box 687 224 S.E. 16th Street Ames, Iowa 50010 TWX 910-520-1166

DAIM



DAIM is a complete disk operating system for the ROCKWELL INTERNATIONAL AIM 65. The DAIM system includes a controller board (with 4K operating system in EPROM) which plugs into the ROCKWELL expansion motherboard, packaged power supply capable of driving two 5 1/4 inch floppy drives and one or two disk drives mounted in a unique, smoked plastic enclosure. DAIM is completely compatible in both disk format and operating system functions with the SYSTEM 65. Commands are provided to load/save source and object files, initialize a disk, list a file, list a disk directory, rename files, delete and recover files and compress a disk to recover unused space. Everything is complete — plug it in and you're ready to go! DAIM provides the ideal way to turn your AIM 65 into a complete 6500 development system. Also available are CSB 20 (EPROM/RAM) and CSB 10 (EPROM programmer) which may be used in conjunction with the DAIM to provide enhanced functional capability. Base price of \$850 includes controller board with all software in EPROM, power supply and one disk drive. Now you know why we say —

There is nothing like a

DAIM

Phone 515-232-8187

Table 1. Si	mple pulse cou	nting program f	or the 6522.
\$0F00 A9 01	START	LDA \$80	Make PB7 an output pin by loading
\$0F02 8D 02 A0		STA PBDD	one into the data direction register.
\$0F05 A9 A0		LDA \$A0	Set up the ACR so T1 runs once, PB7
\$0F07 8D 0B A0		STA ACR	enabled, and T2 counts pulses.
\$0F0A A9 14	HERE	LDA \$14	Set up counter to do 20 (\$14) intervals
\$0F0C 85 30		STA CNTR	of 0.05s, totaling one second.
\$ 0F0E A9 FF		LDA FF	Initialize T2 to start with
\$0F10 8D 08 A0		STA T2LL	\$FFFF and count down.
\$0F13 8D 09 A0		STA T2CH	T2 is now ready to count when PB7
\$0F16 A9 4F		LDA \$4F	goes to logic zero.
\$0F18 8D 04 A0		STA T1LL	Set up T1 to count 5000 clock
\$0F1B A9 C3	REPEAT	LDA \$C3	pulses. $C34F + 1 = 50000$.
\$0F1D 8D 05 A0		STA T1LH	Start T1, PB7 to logic zero.
\$0F20 AD 05 A0	WAIT	LDA T1CH	Read the T1 counter, high-order byte.
\$0F23 D0 FB		BNE WAIT	Wait until it is zero. These
\$0F25 AD 04 A0	LOOP	LDA T1CL	instructions are part of a tuned
\$0F28 C9 19		CMP \$19	loop designed to wait exactly 50000
\$0F2A B0 F9		BCS LOOP	cycles before starting T1 again.
\$0F2C C6 30		DEC CNTR	The loop is repeated until the
\$0F2E EA		NOP	contents of $CNTR = 0$.
\$0F2F 90 00		BCC DUMMY	These two dummy instructions tune
\$0F31 D0 E8	DUMMY	BNE REPEAT	the loop.
\$0F33 A9 00		LDA \$00	Clear the most-significant byte of
\$0F35 85 33		STA PLSHI	the pulses counted.
\$0F37 AD 0D A0		LDA IFR	Read the IFR to see if count went
\$0F3A 29 20		AND \$20	through zero. Mask bits other than
\$0F3C F0 02		BEQ OVER	T2 flag. If it was set, add \$010000
\$0F3E E6 33	OLUBB	INC PLSHI	to pulse counter.
\$0F40 38	OVER	SEC	Otherwise, set carry flag and
\$0F41 A9 FF		LDA \$FF	perform subtraction to see how many
\$0F43 ED 09 A0		SBC T2CH	pulses were counted.
\$0F46 85 32		STA PLSMI	Result into middle byte of pulse
\$0F48 A9 FF		LDA \$FF	counter.
\$0F4A ED 08 A0		SBC T2CL	Deput into law order buts of rules
\$0F4D 85 31		STA PLSLO	Result into low-order byte of pulse. Return to BASIC.
\$0F4F 4C D1 C0		JMP BASIC	Return to DASIC.

Table 2. Counting Pulses with a BASIC program.

10 REM THIS PROGRAM REQUIRES THE MACHINE LANGUAGE ROUTINE IN TABLE 1.


20 POKE 04,00: POKE 05,15

30 Y = USR(0) 40 X = PEEK(49) + 256*PEEK(50) + 65536*PEEK(51)

50 PRINT X; "PULSES PER SECOND"


60 GO TO 30

70 END



Interface circuit for the pulse-counting program of Table 1. The inverter can be implemented with one of the other gates on the 74LS02 chip. The incoming pulse train must be at TTL logic levels.

PERFECT AIM



ATTRACTIVE FUNCTIONAL PACKAGING FOR YOUR AIM-65 MICROCOMPUTER

- Professional Appearance
- Striking Grey and Black Color Combination
- Protects Vital Components

ENGINEERED SPECIFICALLY FOR THE ROCKWELL AIM-65

- All Switches Accessible
- Integral Reset Button Actuator
- Easy Paper Tape Replacement

EASILY ASSEMBLED

- Absolutely No Alteration of AIM-65 Required
- All Fasteners Provided

@\$46.50 each California Resident's Please Pay

\$49.52 (Includes Sales Tax)

Goes Together in Minutes

MADE OF HIGH IMPACT STRENGTH THERMOFORMED PLASTIC

- Kydex 100*
- Durable
- Molded-in Color
- Non-Conductive

AVAILABLE FROM STOCK

- Allow Three to Four Weeks for Processing and Delivery
- No COD's Please
- Dealer Inquiries Invited

TO ORDER: 1. Fill in this Coupon (Print or Type Please)
2. Attach Check or Money Order and Mail to:

NAME.			
STREE	Γ		
CITY _			
SAE 1-1	PLEASE SHIP PREPAID @\$43.50 each	SAE 1-1(s)	
	California Residents Please Pay \$46.33 (Includes Sales Tax)		
SAE 1-2	PLEASE SHIP PREPAID	SAE 1-2(s)	

enclosures group

771 bush street san francisco, california 94108

PRINTING A SYMBOL Richard F. Olivo TABLE FOR THE Biological Sciences, Smith College Northampton, MA 01063 AIM-65 ASSEMBLER

The assembler for Rockwell's AIM 65 makes assembly-language programming very convenient, particularly in conjunction with the excellent editor that is part of AIM 65's monitor. However, the assembler does not include an option to print the symbol table, although it does create such a table in memory. The following program is one way of decoding and printing the symbol table. In revising a program, a print-out of the symbol table can be very helpful.

On entering the AIM 65 assembler from the monitor, you are asked for the addresses that start and end the symbol table. The assembler places your answers in zero-page addresses 3A, 3B ("FROM") and 3E, 3F ("TO"). After assembly, the total number of symbols is available in addresses 0B, 0C (in high, low order). The symbol table itself consists of sequential eight-byte entries. The first six bytes of each entry are the symbol name, in ASCII characters (the assembler enters spaces if the symbol is less than six characters), and the last two bytes are the symbol's address, in hex notation.

The program to print the table reads through the table using indirect addressing indexed by Y. It establishes the variable ADDR (at locations 00 and 01), which provides the address of the first character of the current symbol. ADDR is initially set equal to the address in "FROM (3A, 3B); it is incremented by eight after each symbol is printed. For each symbol, the Y register is incremented from zero to seven to access the successive bytes of that symbol.

A second variable, COUNT (addresses 02 and 03), keeps track of the number of symbols that remained to be printed. COUNT is initially set equal to one less than the total number of symbols (from addresses 0B and 0C), and it is decremented by one after each symbol is printed. After COUNT reaches zero (the last symbol is numbered zero, which is why the initial count is one less than the total), the program exits and prints the total number of symbols in hex notation. The program uses AIM monitor subroutines to print the ASCII and hex characters. It also turns the AIM printer on and off at the start and end of the table, which I find very handy.

The listing given below places the program at locations 0200-027D, which are available on every AIM 65. The program could of course be placed in other memory locations, and it would be very convenient in a PROM. At the end of the listing, the program was run to list its own symbol table.

```
==0000 BLANK=$E83E
==0000 CRLOW=$EA13
==0000 EQUAL=$E7D8
==0000 PRIASC=$E97A
==0000 PRIFLG=$8411
==0000 PRIHX2=$EA46
==0000 ADDR=0
==0000 COUNT=ADDR+2
==8888
       *=$0200
INITL ADDR, COUNT, Y
==0200
; "FROM" = 3A, 3B
==0200 SYMTBL
A53A
       LDA $3A
       STA ADDR
8500
A53B
       LDA $3B
       STA ADDR+1
8591
ADDR ACCESSES TABLE
A50B
       LDA $0B
       STA COUNT
8502
A50C
       LDA $00
       STA COUNT+1
8593
==0210
COUNT-SYMBOLS TO GO
       DEC COUNT+1
0683
       SYMB=0, NOT 1
FIRST
A000
       LDY #0
; INDX 8 BYTES/SYMBOL
A980
       LDA #$80
8D1184 STR PRIFLG
TURN PRINTER ON
2013EA JSR CRLOW
2013EA JSR CRLOW
SKIP 2 LINES AT TOP
MAIN LOOP
==021F SYMLP
       LDA (ADDR), Y
B100
0006
       CPY #6
BYTES 0-5 =ASCII
       BEQ SPACE
F007
PRINT 6 ASCII CHAR.
207AE9 JSR PRIASC
68
       TNY
4C1F02 JMP SYMLP
```

PRINT SPACE & EQUAL

000D

==022C SPACE

```
PHA
 203EE8 JSR BLANK
20D8E7 JSR EQUAL
 203EE8 JSR BLANK
: NEXT 2 BYTES = HEX
         PLA
 2046EA JSR PRIHX2
 C8
         INY
 B100
        LDA (ADDR), Y
 ==023D
 2046EA JSR PRIHX2
 2013EA JSR CRLOW
 HAVE PRINTED 1 LINE
 DECR COUNT & TEST
 C603
         DEC COUNT+1
         LDA #$FF
CMP COUNT+1
 A9FF
 C503
       BORROW
 ; FF =
 D006
         BNE NXTADR
 C602
         DEC COUNT
 ==024D
 C502
        CMP COUNT
 FF = DONE
 F012
         BEQ DONE
 UPDATE ADDRESS
 ==0251 NXTADR
 18
        LDA ADDR
 A500
 LOW BYTE
 6908
         ADC
 8500
        STA ADDR
         LDA ADDR+1
 8581
 HIGH BYTE
        ADC #0
 6900
        STA ADDR+1
 8591
 8000
        LDY #0
 4C1F02 JMP SYMLP
PRINT TOTAL & EXIT
==0263 DONE
2013EA JSR CRLOW
A50B
        LDA $0B
2046ER JSR PRIHX2
A50C
        LDA $0C
2046EA JSR PRIHX2
PRINT TOTAL SKIP LN
2013EA JSR CRLOW
==0273
2013EA JSR CRLOW
A900 LDA #0
8D11A4 STA PRIFLG
; TURN PRINTER OFF
4082E1 JMP $E182
JUMP TO MONITOR
        END
BLANK
       = E83E
         E813
CRLOH
EQUAL
          E7D8
PRIASC =
          E978
PRIFIG
          A411
PRIHX2
          ER46
          BBBB
ADDR
COUNT
          9992
SYMTBL =
          0200
SYMLP
          021F
SPACE
          022C
NXTADR =
         9251
DONE
         0263
```

EXCERT, INCORPORATED *** AIM-65 ***

SPECIAL

A65-4AB AIM-65 w/4K RAM
Assembler & BASIC ROM \$595

P/N	•	QTY 1-9	SPARE P	PARTS (When Available)		
A65-1 A65-4 A65-A A65-B	AIM-65 w/1K RAM AIM-65 w/4K RAM Assembler ROM BASIC ROM	\$375 \$450 \$85 \$100	A65-P A65-D A65-K	Printer Complete Display Bd. w/Exchange of Old Bd. Keyboard	\$40 \$65 \$40 \$40	

ACCESSORIES							
P/NO.	QTY 1-9	P/NO. QTY	1-9				
Power Supplies (fully AIM-65 Compatib) PRS3 + 5V at 3A, + 24V at cord, etc	le) 1A w/mtg hardware,	From Seawell Marketing, Inc. MCP2 Little Buffered Mother TM -Single 44 pin (KII style) mother card takes MEB2, PGR2, PT and Pl02. Has on board 5V regulator AIM-65, 4 expansion slots. Routes A&E sign to duplicates on sides w/4K RAM\$19 MEB2 SEA 16 TM -16K static RAM bd takes 21 w/regulators and address switches 16K	M-4 FC2 for nals 19 14L 25 MS ool can 299 260 CP2 49 hes				
MCP1 Mother Plustm - Dual 44 pmEB1, VIB1, PTC1, fully slots underneath the AIM MEB1 Memory Plustm - 8K RAM 6522 I/O chip and pEPROMS (w/cables \$2: PTC1 Proto Plustm - Prototype KIM-1 MEB1, VIB1 VIB1 Video Plustm - Video bd wchar, up to 4K display ASCII keyboard interfaces	bin mother card takes buffered, 5 expansion	From Optimal Technology ADC1 A/D: 8 channels; D/A: 2 channels. Requires ± 12v to ± 15 volts @ 100 ma and 2 I/0 ports from user 6522\$115. Miscellaneous TPT2 Approved Thermal Paper Tape 5/165 rolls\$ MEM6 6/2114 RAM Chips\$ CLOSE-OUT! From Beta Computer MEB3 32K Dynamic Memory Card w/on bd DC DC converters (5V only .8A max)	10 45				

SYSTEMS

We specialize in assembled and tested systems made from the above items. Normally, the price will be the total of the items, plus \$5 for shipping, insurance and handling. Please call or write for exact prices or if questions arise.

Higher quantities quoted upon request. COD's accepted.

Add \$5 for shipping insurance and have

Add \$5 for shipping, insurance, and handling. Minnesota residents add 4% sales tax.

Mail Check or Money Order To:

EXCERT, INC. Educational Computer Division

P.O. BOX 8600 WHITE BEAR LAKE, MN. 55110

612-426-4114

KIMSI FLOPPY DISKS—

PERRY PERIPHERALS HAS
THE HDE MINIFLOPPY TO KIMSI
ADAPTER

MINIFLOPPY S-100 ADAPTER: \$15

- FODS and TED Diskette
- FODS and TED User Manuals
- Complete Construction Information

OPTIONS:

- FODS Bootstrap in EPROM (1st Qtr'80)
- HDE Assembler (ASM) \$75
- HDE Text Output Processor (TOPS) \$135

(N.Y. State residents add 7% Sales Tax)

Place your order with:

PERRY PERIPHERALS P.O. Box 924 Miller Place, N.Y. 11764 (516) 744-6462

Your "Long Island" HDE Distributor
KIMSI, a product of Forethought Products

MORE[™] EPROM PROGRAMMER

- 3K RAM EXPANSION SPACE
- OUTPUT PORT EXPANSION
- EPROM SOCKET FOR OFTEN NEEDED SOFTWARE
- READY TO USE ON BARE

KIM, SYM, AIM

BOARD, SOFTWARE ON KIM FORMAT TAPE, MANUAL, LISTINGS, ALL PERSONALITY KEYS FOR 2708, 2716 (±5 +12V) AND 2716, 2758, TMS 2516 (5V ONLY) -- \$169.95

• 2708 EPROM WITH SOFT-WARE IS \$20.00

T.T.I. P.O. Box 2328 Cookeville, TN 38501 Phone: 615-526-7579

6502 FORTH

- * 6502 FORTH IS A COMPLETE PROGRAMMING SYSTEM WHICH CONTAINS AN INTERPRETER/COMPILER AS WELL AS AN ASSEMBLER AND EDITOR.
- * 6502 FORTH RUNS ON A KIM-1 WITH A SERIAL TERMINAL. (TERMINAL SHOULD BE AT LEAST 64 CHR. WIDE)
- * ALL TERMINAL I/O IS FUNNELLED THROUGH A JUMP TABLE NEAR

 THE BEGINNING OF THE SOFTWARE AND CAN EASILY BE

 CHANGED TO JUMP TO USER WRITTEN I/O DRIVERS.
- * 6502 FORTH USES CASSETTE FOR THE SYSTEM MASS STORAGE DEVICE
- * CASSETTE READ/WRITE ROUTINES ARE BUILT IN (INCLUDES HYPER-TAPE).
- * 92 OP-WORDS ARE BUILT INTO THE STANDARD VOCABULARY.
- * EXCELLENT MACHINE LANGUAGE INTERFACE.
- * 6502 FORTH IS USER EXTENSIBLE.
- * 6502 FORTH IS A TRUE IMPLEMENTATION OF FORTH ACCORDING
 TO THE CRITERIA SET DOWN BY THE FORTH INTEREST
 GROUP.
- * SPECIALIZED VOCABULARIES CAN BE DEVELOPED FOR SPECIFIC APPLICATIONS.
- * 6502 FORTH RESIDES IN 8K OF RAM STARTING AT \$2000 AND CAN OPERATE WITH AS LITTLE AS 4K OF ADDITIONAL CONTIGUOUS RAM.

6502 FORTH PRICE LIST

COMPLETE ANNOTATED SOURCE LISTING \$90.00

USER MANUAL (CREDITABLE TOWARDS SOFTWARE
PURCHASE) \$15.00
PLUS S&H 1.50

SEND A S.A.S.E. FOR A FORTH BIBLIOGRAPHY AND A COMPLETE LIST OF 6502 SOFTWARE, EPROM FIRMWARE (FOR KIM, SUPERKIM, AIM, SYM, AND APPLE) AND 6502 DESIGN CONSULTING SERVICES AVAILABLE.....

ERIC C. REHNKE 540-61 so. RANCH VIEW CR. ANAHEIM HILLS, CA 92807 Hard Copy Graphics For the Kim Keith Sproul


1368 Noah Road North Brunswick,New Jersev 08902

There are many different video boards out these days, each with its own advantages and each designed for a different system. Some video boards are 'Byte Mapped', that is they display an ASCII character for every byte in memory. The other type of video board is a 'Bit Mapped' screen, this type displays one 'pixel', a dot on the television screen, for each bit in memory. Both of these types have advantages. The byte mapped screens display a character at a time and are good for high speed text applications and sometimes rough graphics. The bit mapped screens by definition give you higher resolution graphics. With a bit mapped video board you can do professional quality graphics. Characters are still possible on a bit mapped screen, but they have to be 'drawn'.

Micro Technology Unlimited of Manchester, New Hampshire makes a 'VISIBLE MEMORY' video board that is of the second type. This video board displays 200 rows of 40 bytes across. At 8 bits to the byte, this produces a graphic display of 320 by 200 pixels. That is fairly high resolution, even higher than 'High Res' on the APPLE. Besides being a good graphics board, this 'Visible Memory' doubles as 8K of memory when the graphics is not needed.

Hal Chamberlin, who is well known in the micro-computer industry and also works for M.T.U., wrote a 'V.M. Support Package' for this board. This package does everything from plotting points to drawing characters on the screen. This 'software character generator' enables the user to display text in any format, including sub-scripted and super-scripted characters. The user can also redefine his own characters or the entire character set. This enables the use of languages other than English to be displayed on the screen, a feature that is very rarely seen.

All of this is fine and pretty on the screen, but what if hard copy is needed? Plotters can be used to produce hard copy, but they are extremely expensive and are dedicated to plotting. Plotters also require extensive software to run properly. A different alternative is to use a DIABLO HyTerm II terminal. This terminal produces about the best print quality available and has built-in graphics capabilities. By using the graphics mode, the image from a bit mapped screen can be 'plotted' on the terminal, bit for bit, producing the exact image that was on the screen. The program at the end of this article is a 6502 assembler routine to print the entire contents of the 'Visible Memory' screen onto a DIABLO HyTerm II. The ideas involved can be adapted to other graphics boards as well,



but will only work with 'bit mapped' video boards such as the M.T.U. 'Visible Memory'. Figure 1 was drawn on a M.T.U. 'Visible Memory' video board and then 'plotted' on a DIABLO using this program.

This program has been somewhat optimized for speed because of the length of time that is required for printing the images. Further optimization is possible such as adding reverse printing, and using other specialized features of the DIABLO. This was omitted to keep the program small and simple.

The screen is processed in four steps, the Page, the Line, the Byte, and the Bit. The program prints a Page by calling the Line subroutine 200 times. This routine prints a Line by calling the Byte routine 40 times, which in turn prints a byte by calling the Bit or Dot routine 8 times. The Line routine checks for the end of the line, only printing up to the last non-zero byte. It also skips any completely blank line, immediately going onto the next line to decrease printing time. The Byte routine shifts the byte to the left to determine if each bit is a 'one' or a 'zero'. The program can take up to an hour to print a complicated design. The average picture takes approximately 25 minutes. The reason for the big difference in time is that to print a 'one', a 'period' and a 'space' have to be printed, and to print a 'zero', just a space has to be printed, so a 'one' takes twice as long as a 'zero'.

This same set of ideas can be used to digitize pictures using a light sensitive diode fastened to the printing mechanism of the DIABLO. Instead of reading from the Visible Memory and writing to the plotter, the process is reversed, reading from the DIABLO and writing to the Visible Memory. This method was discussed in October 1979 issue of 'Dr. Dobb's Journal'. I hope to experiment with this idea in the future but have not had time to do it yet.

Of course this is not the cheapest way to go, but a DIABLO can be used for a lot more than just plotting. It can also be used as a normal hardcopy device for text processing or just listings whereas a plotter can only be used for one thing, plotting.

	list o	f escape	e sequences understood by the Diablo e one(s) with '*' are used in this program.	<esc> <esc> <esc></esc></esc></esc>	8 9 0	CLEAR INDIVIDUAL TAB SET LEFT MARGIN SET RIGHT MARGIN
<esc></esc>	1		SET HORIZONTAL TAB	<esc></esc>	A	PRINT IN RED
<esc></esc>	2		CLEAR ALL TABS	<esc></esc>	В	PRINT IN BLACK
<esc></esc>	3	*	SETS GRAPHICS MODE	<esc></esc>	D	NEGATIVE 1/2 LINE FEED
<esc></esc>	4		CLEARS GRAPHICS MODE	<esc></esc>	U	1/2 LINE FEED
<esc></esc>	5		FORWARD PRINTING	<esc></esc>	<ht>(n)</ht>	ABSOLUTE HORIZONTAL TAB
<esc></esc>	6		SETS REVERSE PRINTING	<esc></esc>	<vt>(n)</vt>	ABSOLUTE VERTICAL TAB
<esc></esc>	7	-	not used	<esc></esc>	<1 <i>f></i>	NEGATIVE LINE FEED

DIABLO Plot Routine

This program takes the image on an M.T.U. Visible Memory Board and plots that image on a DIABLO HyTerm II printer. The routine has some intelligence in that it checks for the end of each line and only plots up to the end of the line, going on with the next line when finished. If the entire line is blank, it skips that line and advances to the next line.

The program waits for a character to be typed at the keyboard of the Diablo so that you can straighten the paper before it starts printing, be sure to type a character that does not print on the terminal (i.e. a space).

NOTE: graphics mode (and some of the other modes) are cleared when the Diablo receives a (cr) (hex \$0D), so graphics mode is reset at the beginning of every line.

48		00E0			LINADR	=	\$00E0	; ADDR OF CURRENT LINE
49		00E2			BCOUNT	8	\$00E2	; BYTE POINTER
50		COE4			ACC	=	\$00E4	
51					.,,,,			
52		2000			VM. ORG	=	\$2000	; Visible Memory Start Address
55		2000						, visible Hemoly Start Address
					SBIIL	Plot P	rogram	
55								
57		0200				=	\$ 0200	
59								
59	0200	4C	09	02	START:	JMP	P. PAGE	; TAILORING VECTORS
60	0203	4C	AO	1E	OUTCHR:	JMP	\$1EA0	; KIM PRINT CHAR ROUTINE (OR YOUR OWN)
61	0206	4C	5A	1E	GETCHR:	JMP	\$1E5A	; KIM GET CHAR ROUTINE (OR YOUR OWN)
62								
63	0209				P. PAGE:			; PLOT PAGE
64	0209	20	06	02		JSR	GETCHR	; WAIT FOR CHAR TO ALLOW SETTING UP OF PAPER
65	0200	20	88	02		JSR	CRLF	; Put Print Wheel at LEFT Column
66	020F	A2	98	-		LDX	#8	; 8 Lines down the Page (CHANGE IF DESIRED)
67	0211	A9	OA		LINFD:	LDA	#\$QA	; <1f>
68	0213	20	A6	02	LINED.	JSR	PRTCHR	7 (17)
			AO	02			PRICHE	
69	0216	CA				DEX		
70	0217	DO	F8			BNE	LINFD	
71								
72	0219	A9	00			LDA	#VM. DRG\	
73	021B	85	EO			STA	LINADR	; INIT LINADR to VM. ORG
74	021D	A9	20			LDA	#VM. ORG^	
75	021F	85	E1			STA	LINADR+1	
76								
77	0221	20	6F	02		JSR	INIPLT	; INIT Printer for PLOTTING
78	0224	A2	CB			LDX	#200	; 200 LINES/PAGE
79								
80	0226				PLOT:			; PLOT PAGE
81	0226	AO	27			LDY	#39	; INIT INDEX Pointer
82	0228	B 1	ΕO		CHKBLK:		(LINADR), Y	; TEST FOR END OF LINE
83	022A	DO	05		OTTOLK.	BNE	EOL	, 1201 1011 2110 01 22110
84	0220	88	03			DEY	EUL	
85	022D		F9				011170117	; CHECK NEXT BYTE
		DO				BNE	CHKBLK	
86	022F	FO	06			BEG	NXTLIN	; Advance to next LINE
87								; IF ALL 40 BYTES = \$00
88	0231	CB			EOL:	INY		; MAKE Y = NUMBER OF BYTES TO PRINT
87	0232	84	E2			STY	BCOUNT	; SAVE # OF BYTES IN LINE (THAT AREN'T ZERO)
90	0234	20	7 A	02		JSR	P. LINE	; PLOT the LINE at (LINADR)
91								
92	0237	18			NXTLIN:	CLC		
93	0238	A5	ΕO			LDA	LINADR	
94	023A	69	28			ADC	#40	; 40 BYTES/LINE
95	0230	85	EO			STA	LINADR	
96	023E	A5	E1			LDA	LINADR+1	
97	0240	69	00			ADC	#0	
98	0242	85	E1			STA	LINADR+1	
70 79	0244	CA	E I			DEX	ETIMONT T	
							EVIT	
100	0245	FO	1 A			BEQ	EXIT	. F-4 . 6 1 /
101							****	; End of Line
102	0247	A9	OD			LDA	#\$0D	; <cr></cr>
103	0249	20	A6	02		JSR	PRTCHR	

	024C	A9	00			LDA	#\$00	; <nu1></nu1>
105	024E	20	A6	02		JSR	PRTCHR	
105	0251	A9	00			LDA	#\$00	; <nu1></nu1>
107	0253	20	A6	02		JSR	PRTCHR	ALLER TO ADADUTED MODE
108	0256	20	6F	02		JSR	INIPLT	; INITIALIZE TO GRAPHICS MODE
109	0259	A9	OA			LDA	#\$0A	; <1f>
110	025B	20	A6	02		JSR	PRTCHR	Advance Paper 1/48 IN.
111	025E	4C	26	02		JMP	PLOT	; Go BACK & Do NEXT LINE
112								
115	0261	A9	OD		EXIT:	LDA	#\$OD	; <cr></cr>
116	0263	20	A6	02		JSR	PRTCHR	; Clear GRAPHICS Mode
117	0266	A9	oc			LDA	#\$OC	; < ++>
118	0268	20	A6	02		JSR	PRTCHR	; Advance to top of next page
	0263	60	'nΟ	-		RTS	• • • • • • • • • • • • • • • • • • • •	; IF USED AS A SUBROUTINE
119		4C	4F	1C		JMP	\$1C4F	; OTHERWISE EXIT TO SYSTEM MONITOR
120	026C	40	771	10		J	***	; (KIM WARM START)
121								
122								
124					. SBTTL	Plot Su	broutines	
127								
128								; INIT the DIABLO to PLOT MODE
129	026F	A9	1 B		INIPLT:	LDA	#\$1B	; <esc> 3</esc>
130	0271	20	A6	02		JSR	PRTCHR	; Escape Sequence for PLOT MODE
131	0274	A9	33			LDA	# '3	
132	0276	20	A6	02		JSR	PRTCHR	
133	0279	60				RTS		
134	UZ//	00						
135	0074				P. LINE:			; PLOT 1 LINE (320 BITS or 40 BYTES)
135	027A				L. LINE:			; (or the # of BYTES in BCOUNT)
137						LBY	#^	•
138	027A	AO	00			LDY	#O	; INIT Index Pointer
139	027C	98			PLINE1:			; SAVE Y
140	027D	48				PHA		
141	027E	B 1	ÉΟ			LDA	(LINADR), Y	
142	0280	20	88	02		JSR	P. BYTE	; PLOT the BYTE at (LINADR),Y
143	0283	68				PLA		; RESTORE Y
144	0284	A8				TAY		
145	0285	CB				INY		; Advance Pointer to next BYTE
146	0286	C6	E2			DEC	BCOUNT	
147	0288	DO	F2			BNE	PLINE1	
148	028A	60	, =			RTS		; Return when finished
149	VZOR	80						• • • • • • • • • • • • • • • • • • • •
151					D BYTE.			; PLOT 1 BYTE
152	0288				P. BYTE:	5114		; SAVE ACC
153	028B	48				PHA		; 8 BITS/BYTE
154	028C	AO	08			LDY	#8	; RESTORE ACC
155	028E	68			PBYTE1:			
156	028F	OA				ASL	A	; SHIFT BIT into CARRY
157	0290	48				PHA		; RE-SAVE ACC
159	0291	20	99	02		JSR	P. BIT	; PLOT THE BIT
159	0294	88				DEY		; KEEP TRACK OF BITS DONE
160	0295	DO	F7			BNE	PBYTE1	; Do all 8 BITS
161	0297	68				PLA		; RESTORE STACK
162	0298	60				RTS		
163								
164								
	0299	00	05		P. BIT:	BCC	PBLANK	; IF BIT = 0
165		90			1.011.	LDA	#'.	· · · · · · · · · · · · · · · · · · ·
165	029B	A9	2E	00			PRTCHR	; IF BIT = 1
167	029D	20	A6	02	DDI ANII	JSR	OUTSPA	; Advance Print wheel 1/60 IN.
168	02A0	20	A4	02	PBLANK:		UUIBEM	· Desgive it all wheel at my als.
169	02A3	60				RTS		
170							6 1 =	
173					SBTTL	System	Subroutines	
174								MATAIT A CARE-5
175	02A4	A9	20		OUTSPA:	LDA	# ′	; PRINT A <space></space>
176								; FALL THROUGH TO PRTCHR
177								
178								; PRINT ASCII CHAR SAVING A, X, & Y
179	02A6	85	E4		PRTCHR:	STA	ACC	; BAVE ACC
180	02AB	48	-			PHA		
181	02A9	8A				TXA		; SAVE X
182	02AA	48				PHA		
	02AB	40 98				TYA		; SAVE Y
183						PHA		Mark 1
184	02AC	48				LDA	ACC	
185	02AD	A5	E4	00			DUTCHR	; KIM OUTPUT ROUTINE (OR SYSTEM OUTPUT)
186	02AF	20	03	02		JSR	DO I COK	, nett world in the rest of the second
187	02B2	68				PLA		; RESTORE Y
188	0283	A8				TAY		, KESIORE I
189	0284	68				PLA		. BECTODE Y
190	02B5	AA				TAX		; RESTORE X
191	02B6	68				PLA		; RESTORE ACC
192	0287	60				RTS		
193								

195	0288	48			CRLF:	PHA		; SAVE ACC
196	02B9	88				TXA		; SAVE X
197	02BA	48				PHA		į,
198	02BB	A9	OD			LDA	#\$OD	; SUBROUTINE TO
199	02BD	20	03	02		JSR	DUTCHR	; PRINT <cr>,<1f></cr>
200	0200	A9	ÖÄ			LDA	#\$OA	
201	0202	20	A6	02		JSR	PRTCHR	
202	0205	A2	04	-		LDX	#4	; OUTPUT 4
203	0207	A9	00		NULL:	LDA	#\$00	; <nul> (\$00)</nul>
204	0207	20	03	02	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	JSR	OUTCHR	
205	02CC	CA	03	VE		DEX	20.0	
205	02CD	DO	F8			BNE	NULL	
	02CF	68	60			PLA	11022	; RESTORE X
207						TAX		,
208	0200	AA				PLA		; RESTORE ACC
209	02D1	68				RTS		RTS X = X Y = Y A = A
210	02D2	60				. END		, nie n
213		0000				. END		

24 Hour Clock for SYM-1 BASIC

A. M. Mackay 600 Sixth Avenue West, Owen Sound, Ontario, Canada N4K 5E7

Load this program in your SYM-1 and enter G 0FB8. It will start a clock, display the memory you should enter to protect the program, then automatically transfer you to BASIC. Be sure to enter the amount of memory shown on the CRT. If you don't, you will lose the program.

The clock sits at the very top of your memory, and will not interfere with your BASIC - in fact, you won't even know it's there unless you call it. But it will be there when you want it for control operations, time delays for games, or whatever. You can even use your CRT as a time-of-day clock. It will keep ticking away until you hit "reset" or turn your SYM off.

As written, it is a 24 hour clock. If you want a 12 hour clock, change the contents of location 0FAD to "C0".

This clock uses timer 1 of U29 to interrupt the program every 50 ms. "COUNT" totals these interrupts, and after each 20 interrupts one is added to "SECS". Timer 2 and the input ports of U29 are not affected, and can be used for other purposes.

The program is written for a SYM-1 with 4K memory. It can be relocated upwards by changing all the "0F" bytes to "1F" or whatever. Also, change the bytes in locations 0FF9 to 0FFC. For example, for 8K, change these bytes to 37 35 34 38. The formula is 131 less than the number of free bytes usually displayed after going to BASIC, with

a "3" before each digit.

The program as written keeps the time, starting at 0h, 0m, 0s from the time you enter G 0FB8. If you prefer time of day, enter the following (for 4K):

POKE &"0F7D", hour (in 24 hour time), CR POKE &"0F7E", minute, CR POKE &"0F7F", second, then hit CR on the exact second.

To use the clock in a BASIC program, enter the following BASIC command:

```
10 H = PEEK(&"0F7D"):M = PEEK(&"0F7E")
:S = PEEK(&"0F7F")
```

Then use the variables H, M and S as you require them. To use your CRT as a clock, use the following program:

```
10 - as in the paragraph above.
20 PRINT CHR$(12)
30 PRINT H; ":";M;":";S
40 FOR X = 1 TO 785: NEXT
50 GOTO 10
60 END
```

If you can turn cursor off, the clock will look much better.

The actual clock program ends at 0FDE. The rest of the program puts out the memory requirements on the CRT. If you don't want to transfer to BASIC, or if you don't have a CRT, put 4C 00 80 in locations 0FDF - 0FE1. You can then access the time by going to M 0F7D (hour), 0F7E (mins) and 0F7F (secs).

If anyone wants it, perhaps I'll write a routine for a future issue that will display the time on the SYM-1 LED readouts.


```
;THIS PROGRAM STARTS A
                 .BA $ØF7C
0010
0020 ACCESS
                 .DE $8B86
                               ;24 HOUR CLOCK AND
                 .DE $A663
                               ; DISPLAYS THE AMOUNT OF
0030 OUTVEC
                 .DE $A67E
                               ; REMAINING MEMORY TO BE
0040 IRQVEC
                               ; ENTERED WHEN REQUESTED
                 .DE $ACØ4
0050 CLRINT
                 .DE $ACØ5
                               ;THEN AUTOMATICALLY
0060 TlCH
                 .DE $ACØ6
                               ;TRANFERS TO BASIC.
ØØ7Ø TllL
```

SYM-1, 6502-BASED MICROCOMPUTER

- FULLY-ASSEMBLED AND COMPLETELY INTEGRATED SYSTEM that's ready-to-use
- ALL LSI IC'S ARE IN SOCKETS.
- 28 DOUBLE-FUNCTION KEYPAD INCLUDING UP TO 24 "SPECIAL" **FUNCTIONS**
- EASY-TO-VIEW 6-DIGIT HEX LED DISPLAY
- KIM-1* HARDWARE COMPATIBILITY

The powerful 6502 8-Bit MICROPROCESSOR whose advanced architectural features have made it one of the largest selling "micros" on the market today

- THREE ON-BOARD PROGRAMMABLE INTERVAL TIMERS available to the user, expandable to five on-board.
- 4K BYTE ROM RESIDENT MONITOR and Operating Programs.
- Single 5 Volt power supply is all that is required.
- 1K BYTES OF 2114 STATIC RAM onboard with sockets provided for immediate expansion to 4K bytes onboard, with total memory expansion to 65, 536 bytes.
- USER PROM/ROM: The system is equipped with 3 PROM/ROM expansion sockets for 2316/2332 ROMs or 2716 EPROMs
- ENHANCED SOFTWARE with simplified user interface
- STANDARD INTERFACES INCLUDE:
- -Audio Cassette Recorder Interface with Remote Control (Two modes: 135 Baud KIM-1* compatible, Hi-Speed 1500 Baud)
- -Full duplex 20mA Teletype Interface
- -System Expansion Bus Interface
- -TV Controller Board Interface
- -CRT Compatible Interface (RS-232)
- APPLICATION PORT: 15 Bi-directional TTL Lines for user applications with expansion capability for added lines
- EXPANSION PORT FOR ADD-ON MODULES (51 I/O Lines included in the basic system)
- SEPARATE POWER SUPPLY connector for easy disconnect of the d-c power
- AUDIBLE RESPONSE KEYPAD



Synertek has enhanced KIM-1* software as well as the hardware. The software has simplified the user interface. The basic SYM-1 system is programmed in machine language. Monitor status is easily accessible, and the monitor gives the keypad user the same full functional capability of the TTY user. The SYM-1 has everything the KIM-1* has to offer, plus so much more that we cannot begin to tell you here. So, if you want to know more, the SYM-1 User Manual is available, separately

SYM-1 Complete w/manuals SYM-1 User Manual Only

\$229.00 7.00

SYM-1 Expansion Kit

60.00

Expansion includes 3K of 2114 RAM chips and 1-6522 I/O chip.

SYM-1 Manuals: The well organized documentation package is complete and easy-to-understand.

SYM-1 CAN GROW AS YOU GROW. It's the system to BUILD-ON. Expansion features that are available:

BAS-1 8K Basic ROM (Microsoft)

\$ 89.00 319.00

KTM-2 (Complete terminal less monitor)

QUALITY EXPANSION BOARDS DESIGNED SPECIFICALLY FOR KIM-1, SYM-1 & AIM 65

These boards are set up for use with a regulated power supply such as the one below, but, provisions have been made so that you can add onboard regulators for use with an unregulated power supply. But, because of unreliability, we do not recommend the use of onboard regulators. All I.C.'s are socketed for ease of maintenance. All boards carry full 90-day warranty.

All products that we manufacture are designed to meet or exceed industrial standards. All components are first quality and meet full manufacturer's specifications. All this and an extended burn-in is done to reduce the normal percentage of field failures by up to 75%. To you, this means the chance of inconvenience and lost time due to a failure is very rare; but, if it should happen, we guarantee a turn-around time of less than forty-eight hours for repair.

Our money back guarantee: If, for any reason you wish to return any board that you have purchased directly from us within ten (10) days after receipt, complete, in original condition, and in original shipping carton; we will give you a complete credit or refund less a \$10.00 restocking charge per board.

VAK-1 8-SLOT MOTHERBOARD

This motherboard uses the KIM-4* bus structure. It provides eight (8) expansion board sockets with rigid card cage. Separate jacks for audio cassette, TTY and power supply are provided. Fully buffered bus

VAK-1 Motherboard

VAK-2/4 16K STATIC RAM BOARD

This board using 2114 RAMs is configured in two (2) separately addressable 8K blocks with individual write-protect switches

VAK-2 16K RAM Board with only \$239.00 8K of RAM (½ populated) 125.00 VAK-3 Complete set of chips to expand above board to 16K VAK-4 Fully populated 16K RAM 325.00

VAK-5 2708 EPROM PROGRAMMER

This board requires a +5 VDC and +12 VDC, but has a DC to DC

multiplyer so there is no need for an additional power supply. All software is resident in on-board ROM, and has a zero-insertion socket.

VAK-5 EPROM Programmer w/2708 adapter VAK-5A Single voltage 2716 adapter

\$249.00 45.00

VAK-6 EPROM BOARD

This board will hold 8K of 2708 or 2758, or 16K of 2716 or 2516 EPROMs. EPROMs not included.

VAK-6 EPROM Board

\$119.00

VAK-7 COMPLETE FLOPPY-DISK SYSTEM (Oct '79)

VAK-8 PROTYPING BOARD

This board allows you to create your own interfaces to plug into the motherboard. Etched circuitry is provided for regulators, address and data bus drivers; with a large area for either wire-wrapped or soldered IC circuitry

VAK-8 Protyping Board

\$39.00

POWER SUPPLIES

ALL POWER SUPPLIES are totally enclosed with grounded enclosures for safety, AC power cord, and carry a full 2-year warranty.

FULL SYSTEM POWER SUPPLIES

This power supply will handle a microcomputer and up to 65K of our VAK-4 RAM. ADDITIONAL FEATURES ARE: Over voltage Protection on 5 volts, fused, AC on/off switch. Equivalent to units selling for \$225.00 or

Provides +5 VDC @ 10 Amps & ±12 VDC @ 1 Amp

VAK-EPS Power Supply

unreg.

VAK-EPS/AIM provides the same as VAK-EPS plus 24V

KIM-1* Custom P.S. provides 5 VDC @ 1.2 Amps and +12 VDC @ .1 Amps KCP-1 Power Supply

SYM-1 Custom P.S. provides 5 VDC @ 1.4 Amps VCP-1 Power Supply

\$39.00

\$39.00

*KIM is a product of MOS Technology



2967 W. Fairmount Avenue Phoenix AZ. 85017 (602)265-7564





Add \$2.50 for shipping and handling per order.

```
0080 ACR
                                   .DE $ACØB
                                                 :TIME IS NOT DISPLAYED UNTIL
                  0090 IFR
                                   DE SACØD
                                                 : REOUESTED BY BASIC PROGRAM.
                  Ø1ØØ IER
                                   .DE $ACØE
                  Ø11Ø BASIC
                                   .DE $CØØØ
                                   .BY $14
                                                 ;SET COUNT TO 20
 ØF7C- 14
                  Ø12Ø COUNT
 ØF7D- ØØ
                  Ø13Ø HOUR
                                   .BY $00
                                                 ;START TIME AT 00 HOURS
                                   .BY $00
 ØF7E- ØØ
                  0140 MINS
                                                                 00 MINUTES
                                   .BY $00
 0F7F- 00
                  0150 SECS
                                                                 ØØ SECONDS
                  0170 ;***INTERRUPT ROUTINE***
 ØF8Ø- 48
                  Ø19Ø CLOCK
                                   PHA
 ØF81- CE 7C ØF
                  0200
                                   DEC COUNT
                                                 ; SEE IF 1 SEC HAS PASSED
 ØF84- DØ 2D
                  0210
                                   BNE EXIT
                                                 ; IF NO, EXIT
 ØF86- A9 14
                  0220
                                   LDA #20
                                                 ; IF YES, -
                                                 ; RESTORE COUNT AND
 ØF88- 8D 7C ØF
                  Ø23Ø
                                   STA COUNT
 ØF8B- EE 7F ØF
                  0240
                                   INC SECS
                                                 ; ADD 1 TO SECS.
 ØF8E- AD 7F ØF
                  0250
                                   LDA SECS
                                                 ;SEE IF 60 SECS HAS PASSED
 ØF91- 38
                                   SEC
                  0260
 ØF92- E9 3C
                  0270
                                   SBC #60
 ØF94- DØ 1D
                  0280
                                   BNE EXIT
                                                 ; IF NO, EXIT
 ØF96- 8D 7F ØF
                  Ø29Ø
                                   STA SECS
                                                 ; IF YES RESET SECS TO Ø AND
 ØF99- EE 7E ØF
                  0300
                                  INC MINS
                                                 ; ADD 1 TO MINS
 ØF9C- AD 7E ØF
                  Ø31Ø
                                  LDA MINS
                                                 ; SEE IF 60 MINS HAS PASSED
 ØF9F- E9 3C
                  Ø32Ø
                                  SBC #60
 ØFA1- DØ 10
                  Ø33Ø
                                  BNE EXIT
                                                 ; IF NO, EXIT
                                                 ; IF YES RESET MINS TO Ø AND
 ØFA3- 8D 7E ØF
                  Ø34Ø
                                  STA MINS
 ØFA6- EE 7D ØF
                  Ø35Ø
                                  INC HOUR
                                                 ; ADD 1 TO HOUR
ØFA9- AD 7D ØF
                  Ø36Ø
                                  LDA HOUR
                                                 ; SEE IF 24 HOURS HAS PASSED
ØFAC- E9 18
                                   SBC #24
                  Ø37Ø
                                                 ; IF NO,
ØFAE- DØ Ø3
                                   BNE EXIT
                  Ø38Ø
                                                     EXIT
                                                 ;
ØFBØ- 8D 7D ØF
                                                 ; IF YES, RESET HOUR TO Ø
                  Ø39Ø
                                   STA HOUR
ØFB3- AD Ø4 AC
                  Ø4ØØ EXIT
                                   LDA CLRINT
                                                 ; ENABLE TIMER INTERRUPT
ØFB6- 68
                  Ø41Ø
                                   PLA
ØFB7- 40
                  0420
                                   RTI
                  0440 ;***INITIATE TIMER***
ØFB8- 20 86 8B
                 0460 START
                                  JSR ACCESS
                                                 ; DISABLE WRITE PROTECT SYS. RAM
ØFBB- A9 8Ø
                 0470
                                                ;SET IRQ
                                  LDA #$80
ØFBD- 8D 7E A6
                 Ø48Ø
                                  STA IRQVEC
                                                   VECTOR
                                                ;
ØFCØ- A9 ØF
                 0490
                                  LDA #$ØF
                                                     TO
                                                ;
ØFC2- 8D 7F A6
                 0500
                                  STA IRQVEC+$1
                                                            "CLOCK"
ØFC5- A9 CØ
                 Ø51Ø
                                  LDA #$CØ
                                                ;SET BITS 6 AND 7
ØFC7- 8D ØB AC
                 Ø52Ø
                                  STA ACR
                                                ; FOR FREE-RUNNING MODE
ØFCA- 8D ØE AC
                 Ø53Ø
                                  STA IER
                                                ; AND T1 INTERRUPT ENABLE
ØFCD- AD ØD AC
                 0540
                                  LDA IFR
                                                ;CLEAR T1 FLAG BIT 6 BUT
ØFDØ- 29 BF
                 Ø55Ø
                                  AND #$BF
                                                ;DON'T DISTURB OTHER
ØFD2- 8D ØD AC
                 Ø56Ø
                                  STA IFR
                                                ; IFR BITS
ØFD5- A9 5Ø
                 Ø57Ø
                                  LDA #$50
                                                ; SET
ØFD7- 8D Ø6 AC
                 Ø58Ø
                                  STA TILL
                                                ; TIMER
ØFDA- A9 C3
                 Ø59Ø
                                  LDA #$C3
                                                ; FOR 1/20 SEC AND
ØFDC- 8D
         Ø5 AC
                 Ø6ØØ
                                  STA TICH
                                                    START TIMER
                 0620 ;***BASIC MEMORY OUT***
ØFDF- A2 ØØ
                                                ;START OF
                 0640 DISPMEM
                                  LDX #$00
ØFE1- BD F2 ØF
                 0650 OUTMEM
                                  LDA TABLE, X
                                                ; ROUTINE
ØFE4- 2Ø
         63 A6
                 Ø66Ø
                                  JSR OUTVEC ;
ØFE7- E8
                 Ø67Ø
                                                  TO
                                  INX
ØFE8- C9
         94
                 0680
                                  CMP #$04 ;
ØFEA- FØ Ø3
                 Ø69Ø
                                  BEO GOBAS
                                                ; DISPLAY
ØFEC- 4C El ØF
                 0700
                                  JMP OUTMEM
                                                ; REMAINING
ØFEF- 4C ØØ CØ
                 0710 GOBAS
                                  JMP BASIC
                                                ; MEMORY
ØFF2- ØD ØA 4D
                 0720 TABLE
                                  .BY $0D $0A 'MEM. 3965' $0D $0A $04
ØFF5- 45 4D 2E
ØFF8- 20 33 39
ØFFB- 36 35 ØD
ØFFE- ØA Ø4
```

Songs in the Key of KIM

George W. Hawkins 200 Old Country Road Melville, NY 11746

I was fascinated by Richard Martin's Four part Harmony (Cheap) program in issue 16 and decided to try coding some other songs. I have made no attempt to code to conserve memory so far. Note that I have 2K of additional memory on my KIM-1 starting at hex 0400. The tempo and note addresses for my four songs are:

Song

0007-000F

15 FF 01 97 03 8F 04 87 05 Jingle Bells Deck the Halls 13 FF 01 15 03 23 04 31 05 Shangri-La

(only 2 parts) 26 FF 01 FF 01 D5 02 D5 02 26 FF 01 AD 03 BB 04 C9 05 Love is Blue

Jingle Bells

```
5B OF 00 01 36 OF 00 01 3C OF 00 01 44 OF
200
                                               OF
                           01
                                  07
                                      00
                                         01
                                            5B
                                                   00
                         00
                               5B
                  5B
                     07
210
                               44
                                  0F
                                      00
                         00
                            01
                  3C
                     0F
220
     36
                                      00 01
                                  OF
                                            36
           00 01
                  51 OF
                         00 01
                               33
        ٥F
     51
230
                                            28
                         00
                            01
                               2D
                                  0F
                                      00
                                         01
                  48 2F
     3C OF
           00 01
                                         01
                                                   ٥٥
                                                      01
                  33 OF
                         00 01 3C
250
     2D
        0F
           00
               01
                            01
                               36
5B
                                               0F
                                      00
                                         01
                                            3C
                                  0F
                     0F
                         00
                  5B
260
                                                   00 01
                                  0F
                                      00 01
                  5B
                     2F
                         00 01
        0F
            00
               01
     44
                         00 01
                               44
                                  OF
                                      00 01
                                            51
                  3C
                     OF
        0F
            00 01
280
     36
                         00 01
                                            36
                               33
                                  0F
                                      00
                                         01
                     OF
290
            00 01
                  51
                                                   00 01
                     OF
                            01
                               2D
                                         01
                                            2D OF
                                  0F
                                      00
                         00
            00
               01
                  2D
     3C
240
                                                   00
                                  OF
                                         01
                                            33
                     0F
                         00 01
                               2D
                                      00
        0F
               01
                  28
2B0
                               36
                                  OF
                                         01
                                            36
               01
                     3F
                         00
                            01
                                      00
                  44
     3C
        ٥F
            00
2C0
                                                1F
                                                   00 01
                                  0F
                                      00
                                         01
                                            36
                     0F
                         00 01 36
     36
        1F
            00
               01
                  36
2D0
                                                0F
                               44 OF
                                         01
                                            3C
                                                   00
                     OF
                                      00
            00
               01
                  2D
                         00 01
     36
2E0
                                         01
                               33 OF
                                      00
                  33
                     0F
                         00
                            01
                                      00 01 36 OF
                  33 OF
                         00
                               36
                     07
                            01 36 OF
                                      00 01
                                            3C
                         00
                   36
310
        07
            00
               01
                         00 01
                                                   36 OF
                                             00
                                                01
                               3C
                                   20
                                      2D
                     0F
320
                                         0F
                                             00
                            1F
                                   01
                                      36
                     01
                         36
                               00
               0F
330
     00 01
                                      2D OF
                         36
                            OF 00 01
                                             00
                   00
                     01
340
     00
        01
                                         0F
                                00 01
                                      33
                                             00
                                                01
               0F
                     01
                         36
                            3F
                   00
350
                            07
                               00 01
                                      33 OF
                         33
               17
                  00
                      01
360
370
                            07 00 01
                                      36 07
                                             00
                         36
                                         0F
                                             00
                         33
                            OF
                               00 01
                                      3C
            2D OF
                   00
                     01
380
     00 01
                                         10
                                             00
                         FF
                            01 00
                                  10
                                      36
                     CO
               40
                  00
                                      36
                                         10
                                00 10
3A0
                  00
                      10
                         36 10
                                             00
                                         10
                                      33
               10
                      10
                         33
                            10
                                00
                                  10
            33
                  00
3BO
                                                10
                                             00
            33
                  00
                      10
                         33
                            10
                                00 10
                                      33 10
               10
3C0
        10
                         36 10 00 10
                                         10
                                      36
                                             00
            36 10
                  00 30
                                00 10 36
                                         10
                            10
               10
                   00
                      10
                         36
3E0
        10
            36
                            10 00 10 33 10 00
        10
               10
                      10
                         33
                         33 40 00 10 36 10 00 30
400
               0F
     00 10
            33
                         24 10 00 10
                      10
                                      28
                                         10
               10
                  00
410
     00
        10
            28
                         24
                            10
                                      28
                                         10
                                            00
                                00
                                  10
                  00
                      10
                            10 00 10 28 10 00
                         2D
                  00
                      10
430
     00
                            OF 00 01 33 10 00
                                                20
               10 00
                     10
                         28
            28
440
     00 10
                                            00
                         24 10
                                00
                                   10
                                      28
                                         10
            28 10 00 10
450
     00 10
                            10 00 10
                                      28
                                             00
                                                10
                         24
                                         10
     00
            28
               10
                  00
                      10
460
                            10-00 10 30 OF
                                             00
                                                01
                         2B
470
     00 10
               10
                  00
                     10
                                            00 CO
                                   40
                                      00 40
                         2D
                            30 00
            2D
               1F
                  00 01
480
     00 01
                            10 00 10 44 10 00 10
      00
            44 10
                  00
                      10
                         44
                            10 00 10 44 10 00 10
                         44
4A0
               10
                  00
                     10
               10 00 10 30 10 00 10 51 10
                                            00
                                                10
```

```
00 10 51 10 00 10 51 10 00 10 44 10 00 30 44 10
4C0
                                                10
                         44 10 00 10 44
                                         10 00
        10
           44
44
               10
                  00
                     10
     00
4 DO
                            10 00 10
                                      44
                                         10 00 10
               10
                     10
                         44
        10
                  00
     00
                                00 10 51 OF
                  00 10 51 10
            3C 10
                     30 36 10 00 10 36 10 00
                  00
500
     00
                                         10 00
                         36 10 00 10 36
               10 00 10
     OΩ
                                         10 00
                     10
                         33
                            10
                                00
                                   10
                                      33
               10
                  00
520
                                   10 30 10 00
                         36 10
               10
                  00
                     10
530
                                      36
                                         10
                                             00
                               00 10
                         36 10
540
               10
                  00 20
                                         10
                                      36
               10
                  00
                     10
                         36
                            10
                                00
                                   10
550
                                         10
                                             00
                                00
                                   10
                                      33
                  00
                     10
                         33
                            10
560
               10
                                             00
                            1F
                                00
                                   01
                                      33
                                         1F
                         33
570
                  00
                     01
                                      00
                                         01
                                   0F
               40
                  00
                      CO
                         8F
                            04
                                44
     00
580
                                      00 01
                                                0F
                      0F
                         00 01 44
                                   0F
                  5B
               01
590
      5B
                                             5B
                                          01
                      0F
                         00 01 44
                                   0F
                                      00
                  5B
5A0
            00 01
                                             51 OF
                                      00
                                          01
                      0F
                            01
                                   0F
                                66
5B0
      44
66
               01
                  5B
                         00
                                                 0F
                                79
                                   OF
                                      00
                                          01
                                             51
                  51
                      0F
                          00
                             01
5C0
                                             5B
                                                    00 01
                                          01
                                   0F
                                      00
            00 01
                  51
                      0F
                          00
                             01
                                5B
         0F
      79
                                                 0F
                             01 5B
                                             5B
                      OF
                                   0F
                                      00
                                          01
                         00
5E0
         0F
            00
               01
                   5B
                                44
                                   OF
                                      00
                                          01
                                             5B
                      0F
                         00 01
                      OF
OF
                             01
                                5B
                                       00
                          00
600
                          00 01
                                5B 0F
                                       00 01 5B
      5B
5B
610
                                5B
                                   0F
                                       00
                                              44
                          00
                             01
            00
620
                                                       01
                                51 OF
                                       00 01
                                             66
                      0F
                          00
                             01
         0F
            00 01
                   66
                                                       01
                                       00 01
                             01 51 OF
                          00
                      0F
640
650
               01
            00
                             01 5B
                      0F
                          00
                                   0F
                                       00 01
                   5B
            00 01
                                48 1F
                                       00 01
                          00
                             01
               01
                   51
                      1F
660
               01 44
01 44
01 44
                                   0F
                                       00 01
                                44
                      10
                          00
                             10
            00
                                       00 01
                                   0F
            00 01
                      0F
                          00
                             01
                                44
680
                      0F
                          00
                             01
                                44
                                    0F
                                       00 01
            00
690
                                44
79
                                    OF
                                       00
                                          01
                             01
                          00
            00 01
                      0F
6A0
                                   0F
                                       00 01 44
                             01
         0F
             00
               01 44
                      0F
                          00
6B0
                                       00 01 44
                      0F
                          00 01
                                44
                                   0F
                   48
               01
      5B
         0F
            00
6C0
                          00 01 79
                                    0F
                                       00
                                          01
                                              44
             00 01 44
                      0F
6D0
                                    0F
                                       00
                                          01
                                5B
                      0F
      79
         0F
             00
               01 40
                          00
                             01
6E0
                                                 0F
                                       00 01
                                    0F
               10
                   44
                      0F
                          00
                             01
                                 44
             00
6F0
      48
                                       00 01 44 0F
                              01 44
                                    0F
                       0F
                           00
             00 01 44
 700
                                        00 01
                                              44
                                                  ٥F
                              01 44 OF
                       0F
                    44
                          00
          0F
             00
                01
       44
 710
                                              44
                                                  0F
                                                     00
                                    ٥F
                                        00 01
                          00
                              01
                                 44
          0F
             00
                01
 720
                                        00 01 5B
                                    OF
                                                  0F
                01 79
                              01 44
                       0F
                           00
       44
          0F
 730
                                                     00
                                    OF 00 01 51
                                                  0F
                       OF 00 01 44
          0F
                01
                    44
       48
 740
                           00 01 48 1F 00 01 44
                       1F
       40
          0F
             00
 750
          40
             00 CO 87
```

Shangri-La

10 51 10 4C 10 44 10 51 10 5B 30 00 10 51 10 51 10 4C 00 10 10 40 4C 10 44 210 10 10 39 4C 10 3C 10 00 01 220 33 OF 00 01 33 08 33 40 18 230 10 30 1F 00 01 3**3** 10 01 33 OF 240 39 10 1F 33 10 00 01 2B 00 250 00 01 3C 10 33 1F 01 3C OF 3C 00 260 30 5B 39 10 44 33 1F 00 01 270 01 3C 10 51 10 5B 10 44 10 51 10 4C 280 4C 10 51 10 4C 10 3C 40 00 10 290 10 4C 33 44 10 30 10 39 10 00 01 5B 2A0 18 00 01 03 33 33 2F 10 30 2B0 3**3** 10 00 01 39 10 33 10 30 0F 3C 2C0 10 10 00 01 66 2F 01 79 3F 79 CO FF 01 33 40 2D0 00 01 1F 01 1F 72 3F 00 4C 00 01 51 2E0 1F 01 5B 1F 01 4C 00 3C OF 00 01 3C OF 00 01 3C 3C 40 300 40 40 3F 01 3F 00 01 **3**C 00 01 39 00 310 4C 3F 4C 1F 01 4C 3F 00 01 20 320 00 01 79 3F 00 01 00 01 60 5B 0F 330 00 01 00. 01 4C 1F 00 01 3F 72 2F 00 01 79 10 66 340 00 01 3F 00 01 5B 1F 79 3F 00 01 66 01 350 00 10 01 01 44 40 51 30 40 1F 00 1F 00 360 00 01 51 01 00 01 40 01 51 1F 5B 1F 01 4C 1F 00 370 01 2D00 07 00 01 33 07 2F 00 01 30 3C 380 OF 00 01 44 OF 00 31 00 01 48

Love is Blue 6B		,
200 36 1F 00 01 3C 17 00 01 44 07 00 01 48 0F 00 01 6D1 210 51 0F 00 01 5B 1F 00 01 51 0F 00 01 44 07 00 01 220 48 07 00 01 44 17 00 01 51 07 00 01 5B 07 00 01 230 51 07 00 01 5B 0F 00 01 6C 1F 00 01 36 1F 00 01	0 00 01 66 1F 00 01 36 1F 00 01 51 1F 00 01 51 1F	
240 3C 17 00 01 44 07 00 01 48 0F 00 01 51 0F 00 01	0	
300 51 07 00 01 51 1F 00 01 30 1F 00 01 36 3F 00 01 2B0 310 40 20 36 1F 00 01 48 2F 00 01 40 07 00 01 3C 07 2C0 320 00 01 3C 2F 00 01 48 07 00 01 56 07 00 01 51 30 2D0 330 00 10 36 1F 00 01 3C 17 00 01 44 07 00 01 48 0F 340 00 01 51 0F 00 01 5B 1F 00 01 51 0F 00 01 44 07 2F0 350 00 01 48 07 00 01 44 17 00 01 51 07 00 01 5B 07	33 OF 00 01 2D 07 00 01 28 07 00 01 26 OF 00 01 28 OF 00 01 2B OF 00 01 2D OF 00 01 33 1F 00 01 33 17 00 01 39 07 00 01 3C OF 00 01 44 OF 00 01 4C OF 00 01 44 OF 00 01 2D 07 00 01 4C OF	
360 00 01 51 07 00 01 5B 0F 00 01 6C 1F 00 01 36 1F 300 370 00 01 3C 17 00 01 44 07 00 01 48 0F 00 01 51 0F 316 380 00 01 5B 1F 00 01 51 0F 00 01 44 07 00 01 48 07 320 390 00 01 44 17 00 01 51 07 00 01 56 07 00 01 60 07 330 360 00 01 56 0F 00 01 51 20 51 20 00 A0 FF 01 00 10 34 380 36 0F 00 01 30 1F 00 01 2B 20 2D 1F 00 01 2B 20 350 350 2B 1F 00 01 2D 20 2D 1F 00 01 03 36 0F 00 01 36 0F 00 01 380 36 0F 00 01 2D 20 2D 1F 00 01 2B 20 2B 1F 00 01 36 0F 00 01 360 370 380 36 20 36 17 00 01 28 07 00 01 28 20 28 1F 00 01 370 380 360 00 01 2B 0F 00 01 2B 07 00 01 30 07 380 350 00 01 2B 0F 00 01 2B 10 00 10 00 10 36 0F 00 01 360 360 360 360 360 360 360 360 360 360	0 00 40 00 C0 FF 01 3C 17 00 01 44 07 00 01 4C 0F 00 01 51 0F 00 01 5B 0F 00 01 51 0F 00 01 4C 0F 00 01 51 07 00 01 4C 07 00 01 4C 07 00 01 66 0F 00 01 51 07 00 01 5B 07 00 01 64 07 00 01 64 0F 00 01 66 1F 00 01 3C 17 00 01 44 07 00 01 4C 0F 00 01 51 0F 00 01 5B 0F 00 01 51 0F 00 01 5D 0F 0D 01 5D 0T 0D 0	
400 30 1F 00 01 2D 20 2D 1F 00 01 28 20 28 1F 00 01 3B0 410 2D 20 2D 2D 00 10 36 0F 00 01 30 1F 00 01 2D 20 3C0 420 2D 1F 00 01 2B 20 2B 1F 00 01 36 20 36 17 00 01 3D0 430 2B 07 00 01 2B 07 00 01 3D 07 00 01 2B 0F 00 01 3D0 440 2B 1F 00 01 51 1F 00 01 48 1F 00 01 40 2F 00 01 3F0 450 51 10 00 20 3C 1F 00 01 40 40 00 20 40 20 00 10 40 460 3C 10 30 10 24 10 00 10 28 0F 00 01 2B 20 00 10 40 460 3C 10 36 10 2B 10 00 10 36 0F 00 01 2B 20 00 10 410 470 40 10 36 10 2B 10 00 10 36 0F 00 01 3D 1F 00 01 4D 2D 2D 1F 430 480 2D 20 2D 1F 00 01 2B 20 2B 1F 00 01 3C 2D 3C 4F0 00 01 3C 20 3C 1F 00 01 36 20 36 1F 00 01 40 0F 450 480 00 01 3C 20 3C 1F 00 01 36 1F 00 01 3C 2D 3C 4F0 00 01 3C 2D 3C 1F 00 01 36 1F 00 01 3C 2D 3C 4F0 00 01 3C 1F 00 01 3C 2D 4F0 00 01 3C 1F 00 01 3C 2D 4F0 00 01 3C 1F 00 01 3C 2D 4F0 00 01 3C 1F 00 01 3C 2D 480 460 3C 1F 00 01 3C 1F 00 01 3C 2D 4F0 4F0 00 01 4C 1F 00 01 3C 2D 4F0 4F0 00 01 4C 1F 00 01 3C 2D 4F0 4F0 00 01 4C 1F 00 01 3C 2D 4F0 4F0 00 01 4C 1F 00 01 3C 2D 4F0 4F0 00 01 4C 1F 00 01 3C 2D 4F0 4F0 00 01 4C 1F 00 01 3C 2D 4F0 4F0 00 01 4C 1F 00 01 3C 2D 4F0 4F0 00 01 4C 1F 00 01 3C 2D 4F0 4F0 00 01 4C 1F 00 01 3C 2D 4F0 4F0 00 01 4C 1F 00 01 3C 2D 4F0 4F0 00 01 4C 1F	0 00 01 4C 07 00 01 4C 0F 00 01 44 0F 00 01 4C 0F 00 01 4C 0F 00 01 4C 0F 00 01 4C 0F 00 01 3C 0F 00 01 3C 0F 00 01 44 0F 00 01 44 0F 00 01 44 0F 00 01 4C 0F 00 01 51 1F 00 01 3C 17 00 01 44 0F 00 01 4C 0F 00 01 51 0F 00 01 5B 0F 00 01 51 0F 00 01 66 0F 00 01 4C 07 00 01 33 07 00 0	
500 00 10 44 0F 00 01 3C 20 3C 1F 00 01 36 1F 00 01 510 36 20 33 1F 00 01 3C 20 36 1F 00 01 00 10 44 0F 520 00 01 3C 20 3C 1F 00 01 36 1F 00 01 3C 20 33 1F 4E0 530 00 01 3C 20 44 17 00 01 00 08 3C 1F 00 01 44 0F 540 00 01 36 0F 00 01 00 10 28 10 00 10 28 10 00 10	44 07 00 01 3C 0F 00 01 33 0F 00 01 36 0F 00 01 33 1F 00 01 33 17 00 01 33 07 00 01	
550	39 07 00 01 39 07 00 01 33 17 00 01 2D 07 00 01 33 0F 00 01 39 0F 00 01 3C 20 00 40 00 40 00 C0 23 04 4C 17 00 01 51 07 00 01 4C 0F 00 01 66 0F 00 01 66 07 00 01 4C 0F 00 01 4C 0F 00 01 66 07 00 01 66 07 00 01 66 07 00 01 66 07 00 01 66 0F 00 01	
580 600 00 01 58 07 00 01 66 1F 00 01 36 1F 00 01 51 1F 610 00 01 36 1F 00 01 51 1F 00 01 51 1F 00 01 51 1F 620 00 01 58 1F 00 01 44 1F 00 01 51 17 00 01 58 07 630 00 01 66 1F 00 01 58 1F 00 01 44 1F 00 01 51 1F 640 00 01 79 1F 00 01 58 1F 00 01 44 1F 00 01 51 17	00 01 66 0F 00 01 66 0F 00 01 4C 17 00 01 4C 07 00 01 4C 0F 00 01 51 0F 00 01 4C 0F 00 01 3C 0F 00 01 4C 0F 00 01 5B 0F 00 01 44 0F 00 01 44 0F 00 01 4C 0F 00 01 4C 0F 00 01 5B 0F 00 01 5B 0F 00 01 5B 0F 00 01 5B 0F 00 01 4C 0F	
650 00 01 58 07 00 01 66 1F 00 01 36 1F 00 01 51 1F 600 660 00 01 36 1F 00 01 51 3F 610 670 00 01 40 2F 00 01 51 0F 00 01 3C 3F 00 01 51 3F 620 680 00 01 40 3F 00 01 3C 3F 00 01 36 2F 00 01 36 0F 630 690 00 01 51 3F 00 01 51 1F 00 01 79 1F 00 01 58 1F 640 640 00 01 44 1F 00 01 51 17 00 01 58 07 00 01 66 1F	00 01 4C 0F 00 01 4C 0F 00 01 39 07 00 01 39 07 00 01 39 07 00 01 39 07 00 01 39 07 00 01 3C 17 00 01 39 07 00 01 3C 17 00 01 4C 20 00 40 00 40	

REVIEW KIMEX-1

PROM, RAM and I/O Expansion for the KIM Harvey B. Herman

Digital Engineering Associates \$139.95 P. O. Box 207 Bethlehem, PA 18016

Those of us who have cut our computer baby teeth on the KIM have longed to have some of the capabilities of SYM (a newer, single-board computer) without, heaven forbid, having to throw out our first love. Digital Engineering Associates has come to our rescue with their product KIMEX-1. They are marketing a single-board add-on module which plugs into the KIM expansion interface and requires 6 wires to be soldered to the KIM application connector. The following features are standard:

- 1. Sockets for 4K of RAM (4118) contiguous with KIM's 1K RAM.
- 2. A 6522 VIA with I/O lines brought out to a
- 3. Sockets for four 2716 5VEPROMs which can be selectively vectored to on power up.


The last item is really neat as this should greatly simplify operation of applications programs in EPROM by users unfamiliar with KIM.

The module appears to my eye very well designed and professionally constructed. It was trivial to connect to a basic KIM (15 minutes or less). For review purposes only, the company provided a clock program on EPROM which is described as an example in their 19-page manual. I turned on power (an extra 300 mamp from the 5V supply is necessary) and I was into the clock program and counting. Their program makes use of the 6522 VIA on board (a data sheet on the 6522 is also included with the manual). I am only just beginning to appreciate the "versatility" of the VIA chip and missed having one on the original KIM. Now's my chance.

The negative points are minor. I believe it may be more difficult and/or expensive to obtain a MOSTEK 4118 (1K x 8) than a 2114 (1K x 4), for example. Furthermore, it might have been helpful in some systems to address the 4K of RAM anywhere in memory. Other than that, I think the module is a pretty good deal for KIM owners who need its features, and I recommend it to them.


Editor's Note: If this review seems familiar to you, you may have read it in Issue 3 of COMPUTE. The blank half page in that issue was supposed to be the company's ad. Hopefully it's in this issue. We're reprinting the review as a service to you and them. My apologies to Edward H. Carlson, author of Fast Tape Read/Write Programs for your OSI (Issue 3, COMPUTE, p. 115). Here, in full, is Listing 3. Oh well... RCL

```
18:
            FAST KC TAPE READ
                                                               420 TEXT
                                                                          LDY #0
 20;
                                                               430
                                                                          STY COUNT
                                                                                         CLEAR FOR CALC. CHECK SUM
 30 LEADER =$0F
                    LEADER CHARACTER, $0F
                                                               440
                                                                          LDA #'T
 40 SCREEN =$D100
                    LOCATION ON MONITOR SCREEN
                                                               450
                                                                          STA SCREEN+10
            =$FC00
                    6850 ACIA TAPE PORT
                                                                          JSR RT
 50 ACIA
                                                               460 RBT
                                                                                         READ A BYTE OF TEXT
            =$00
                    HOLDS ADDRESS OF 1ST BYTE OF TEXT
 60 START
                                                               470
                                                                          STA (CURENT), Y
                    HOLDS ADDRESS OF LAST BYTE OF TEXT
 70 END
            =$Q2
                                                               480
                                                                          STA SCREEN
 80 EXECUT =$04
                    CONTAINS ADDRESS OF PROGRAM START
                                                               490
                                                                          CLC
 90 CURENT =$06
                    HOLDS ADDRESS OF CURRENT TEXT BYTE
                                                              500
                                                                          ADC COUNT
                                                                                         COUNT ACCUMULATES CHECK SUM
                    CHECK SUM FROM TAPE STORED HERE
100 CHKSUM =$08
                                                              510
                                                                          STA COUNT
110 COUNT
            =$09
                    COMPUTED CHECK SUM AND OTHER STUFF
                                                              520
                                                                          LDA CURENT
                                                                                         TEST FOR END OF TEXT, LO
120
            *=$C700
                                                              530
                                                                          CMP END+1
            LDA #'N
                           READING NOISE BEFORE LEADER
130
                                                              540
                                                                          BNE M3
                                                                                         NOT EQUAL, INC AND READ BYTE
140
            STA SCREEN+2
                                                                          LDA CURENT+1
                                                              550
                                                                                         LO EQUAL, TEST HI
150 MAIN
            LDY #0
                           READ LEADER, $0F 0F 0F
                                                              560
                                                                          CMP END
160
            STY COUNT
                                                                                         BRANCH IF TEXT IS ALL READ
                                                               570
                                                                          BEQ MG
170 MI
            JSR RT
                           READ TAPE BYTE
                                                               580 M3
                                                                          INC CURENT
                                                                                         INCREMENT CURRENT ADDRESS
180
            STA SCREEN
                                                               590
                                                                          BNE M4
                           IS IT A LEADER BYTE?
190
            CMP #LEADER
                                                                          INC CURENT+1
                                                               600
                           NO. READ ANOTHER BYTE
200
            BNE MAIN
                                                               610 M4
                                                                          JMP RBT
                                                                                         GO READ NEXT BYTE
210
            INC COUNT
                           YES. INCREMENT
                                                               620 M6
                                                                          JSR RT
                                                                                         READ CHECK SUM BYTE
            LDA #'L
                           PRINT L FOR EVERY $0F READ
220
                                                               630
                                                                          STA CHKSUM
230
            STA SCREEN+4, Y
                                                               640
                                                                          CMP COUNT
                                                                                         TEST CHECK SUM
240
            TNY
                                                               650
                                                                          BEQ GO
                                                                                         IF OK, BRANCH AND EXECUTE
250
            LDA #3
                           READ 3 OF THEM?
                                                               660
                                                                          LDA #'E
                                                                                         IF NOT, PRINT ERROR MESSAGE
260
            CMP COUNT
                                                              670
                                                                          STA SCREEN+12
279
            BNE M1
                           NOT YET. READ ANOTHER
                                                              680
                                                                          JSR $CB48
                                                                                         BELL
280 ADDR
           LDY #0
                          LEADER OVER. READ START.
                                                              690
                                                                          BRK
                             END, EXECUTE ADDRESSES
290
           STY COUNT
                                                               700 GO
                                                                          LDA EXECUT
300
           LDA #'A
                                                                          STA CURENT+1
                                                              710
           STA SCREEN+8
310
                                                               720
                                                                          LDA EXECUT+1
320 A1
            JSR RT
                                                               730
                                                                          STA CURENT
           STA START, Y
330
                                                              740
                                                                          JSR $CB48
                                                                                         BELL.
           STA SCREEN
                                                                                         EXECUTE
340
                                                              750
                                                                          JMP (CURENT)
350
           INY
                                                              760:
360
           CPY #6
                                                              770:
                                                                                         TAPE READ SUBROUTINE
                          BRANCH TO CONTINUE READING A
370
           BNE A1
                                                              780 RT
                                                                          LDA ACIA
                                                                                         READ A BYTE FROM 6850
                           SET INITIAL ADDRESS
380
           LDA START
                                                              790
                                                                          LSR A
390
           STA CURENT+1
                                                                          BCC RT
                                                              800
400
           LDA START+1
                                                                          LDA ACIA+1
                                                              810
           STA CURENT
410
                                                                          RTS
                                                              820
```




HIGH RESOLUTION GRAPHICS

LOOK TO MTU. WE SUPPORT HIGH RESOLUTION GRAPHICS ON: PET — AIM — KIM — SYM



Micro Technology Unlimited
P.O. Box 4596, 841 Galaxy Way
Manchester, N.H. 03108
603-627-1464
Call Or Write For Our Full Line Catalog

AIM 65. The head start in educational microcomputers.



On-Board Printer, Advanced R6502 CPU, Versatile I/O — It's the Honors Candidate for Microprocessor Learning



It's tops in its class because it's expressly designed for microprocessor learning. Rockwell's AIM 65 is a fully-assembled microcomputer system with special educational features at a low price school budgets can afford.

AIM 65's on-board thermal printer — unique in its price range — produces hard copies of exercises for easy checking by student and instructor. On-board I/Os provide dual cassette, TTY and general purpose interfaces. Bus and system expansion

is built in. Same for PROM, ROM and RAM expansion.

AIM 65's Interactive Monitor prompts students each step of the way in hands-on learning of microprocessor fundamentals. It includes a Text Editor, Interactive Mnemonic Assembler, Debugger (Trace, Breakpoints), and more!

An optional fully symbolic Assembler program makes AIM 65 a powerful hands-on learning system for microcomputer development and prototyping. Advanced students can explore high level languages with an optional ROM-resident BASIC Interpreter. There's even a

college textbook available.

And you'll find AIM 65 is ideal for equipment control and other laboratory computer applications.

Discover how with one low investment you can combine several AIM 65s for hands-on, high-productivity microprocessor learning in classes where students don't have to wait in line. Check the high features and low prices of Rockwell's AIM 65 printing microcomputer.

Contact your local distributor or write or call AIM 65 Marketing, Electronic Devices Division, Rockwell International, P.O. Box 3669, D727, Anaheim, CA 92803, (714) 632-3824.



Rockwell International

...where science gets down to business