Status Lines

Guide Lines			
STATUS LINE, U.	SPECIAL CHARACTERISTICS		
READY HOLD NMI INTR	e 1 1 1100 1110		
RESET PEREO BUSY ERROR	The second secon		
CAP FAIL INT VECT PWR FAIL 30 PWR FAIL 62	p. f, m* p p. m p. m		
GND FAIL 35 GND FAIL 9 (not used) (not used)	p, m p, m		
	READY HOLD NMI INTR RESET PEREQ BUSY ERROR CAP FAIL INT VECT PWR FAIL 30 PWR FAIL 62 GND FAIL 35 GND FAIL 9 (not used)		

Special Characteristics Definitions an enableable line

a forcing line

an interrupt miscellaneous line

a pseudo-status line. Does not reflect actual physical line


condition of a line, but indicates a condition of the Pod that is important to the user. *CAP FAIL is a forcing line for the 9000-Series Mainframe and a miscellaneous line for the 9100-Series Mainframe

BIT	CONTROL LINE	SPECIAL CHARACTERISTICS
0	LOCK	w
A 1	HLDA	w
2	PEACK	y w
2 3	BHE	
4	<u>ছ্য</u>	
5	<u>51</u> 50	l.
6	M/IŌ	
*7	COD/INTA	1
. 8	(not used)	
9	(not used)	
10 -	(not used)	
.11	(not used)	
12	(not used)	
13	(not used)	1
14, 9	(not used)	i
15	(not used)	1

9000A-80286 Quick Reference Card



Pin Assignments



P/N 824409 May 1987

© 1987, John Fluke Mig. Co., Inc., All rights reserved, Litho in U.S.A.

Quick RAM Test

ACTION		MEANING		
WRITE @ 2SXX XXXX = WRITE @ 2SYY YYYY =		SXX XXXX = starting address. S = address space 0 = memory word 1 = 1/0 word 2 = memory byte 3 = 1/0 byte YY YYYY = ending address ZZZ = increment 1 = byte addresses 0, 2 = word addresses W = function type 1 = RAM test 2 = Pattern Verify		
READ @ ENTE	R	Returns status as follows: CODE MEANING O000 O0A0 Aborted, new command entered Aborted, illegal data in cmd Aborted, illegal adr in cmd Aborted, Pod timeout occurred Busy, performing adr dcd check Busy, performing pattern verify Complete, no errors Failed, address decoding error Failed, pattern verify error		
READ @ F000	2002 2004 2006 2008 200A 200C 200E 2010 2012	Low word of starting address High word of starting address Low word of ending address High word of ending address Low word of error address High word of error address Data expected at error address Actual data returned from error adr Returns most recent code returned Hex mask of error bits Returns increment and function type		

Ouick ROM Test

QUICK NUM 1881			
ACTION	MEANING		
WRITE @ 3SXX XXXX = 0	SXX XXXX	= starting address.	
WRITE @ 3SYY YYYY = ZZZ	. S∾ss addre	se space	
634	י ט	memory word	
* *		= 1/Q word 1 1/Q word 1/Q w	
e Se na	3 =	= I/O byte	
F 517	1 77 777	instruction word ending address	
,	722 = inc	rement	
•	1 = byte addresses 0, 2 = word addresses		
READ @ ENTER		atus as follows:	
	CODE	MEANING	
	0000 00A0 00A1 00A2 00A3 00B0 00C0	No test requested Aborted, new command entered Aborted, illegal data in cmd Aborted, illegal adr in cmd Aborted, Pod timeout occurred Busy, test in progress Complete, no errors Complete, inactive bits detected	
READ @ F000 3000 READ @ F000 3002 READ @ F000 3004 READ @ F000 3006 READ @ F000 300C READ @ F000 300E READ @ F000 3010 READ @ F000 3014	High word Low word High word Signature Hex mask Returns me	of starting address of starting address of ending address of ending address of bits detected as inactive ost recent code dress increment and function	

Quick Fill and Verify Function

ACTION	MEANING		
WRITE @ 4SXX XXXX = 0 WRITE @ 4SYY YYYY = ZZZW READ @ ENTER	SXX XXXX = starting address. S = address space 0 = memory word 1 = 1/0 word 2 = memory byte 3 = 1/0 byte YY YYYY = ending address ZZZ = increment 1 = byte addresses 0, 2 = word addresses W = function type 1 = Fill 2 = Verify 3 = Fill then Verify Returns status as follows: CODE MEANING 0000 No test requested Aborted, illegal data in cmd Aborted, illegal adr in cmd Aborted, Pod timeout occurred Busy, performing fill Busy, performing verify OCCO OCCO OCCO OCCO OCCO OCCO Complete, no errors Error, data does not match		
READ @ F000 4000 READ @ F000 4002 READ @ F000 4004 READ @ F000 4006 READ @ F000 4008 READ @ F000 4000 READ @ F000 4000 READ @ F000 4000 READ @ F000 4010 READ @ F000 4012 READ @ F000 4014	Low word of starting address High word of starting address Low word of ending address High word of ending address Low word of error address High word of error address Data written by fill Actual data returned from error address Returns most recent code Hex mask of error bits Returns increment and function type		

Quick Ramp Function

ACTION	ASSEMENTING S WAS ASSESSED.	
WRITE @ 5SXX XXXX = ZZZZ	S = address space 0 = memory word 1 = I/O word XX XXXX = Ramp address ZZZZ = any data	
READ @ ENTER	Returns status as follows: CDDE MEANING	
	0000 00A0 00A2 00A3 00B0 00C0	No test requested Aborted, new command entered Aborted, illegal adr in cmd Aborted, Pod timeout occurred Busy, performing ramp Complete
READ @ F000 5000 READ @ F000 5002 READ @ F000 5010	Low word of High word of Returns mos	

Interrupt Handling

AODRESS	DESCRIPTION		
F000 0080 F000 0082 F000 0084 F000 0086 F000 0088 F000 008C F000 008E	Enable Interrupt Acknowledge Cycle Read Interrupt Type and Re-enable Read Interrupt Type and do not Re-enable Force Interrupt Acknowledge Bus Cycle Force Interrupt Acknowledge Bus Cycle and Loop Read Cascade Address (lower word) Cascade Address (most significant byte)		

Address Mapping

NAME	WORD ADDRESSES	BYTE ADDRESSES
MEMORY	0 - FF FFFE	200 0000 - 2FF FFFF
1/0	100 0000 - 100 FFFE	300 0000 - 300 FFFF
Instruction	400 0000 - 4FF FFFE	—

Sastill-Autono Duled Assurance Card

Pod Function Addresses			
ADDRESS	DESCRIPTION	W.	
Pod Contro	l-Addresses		
F000 0000	Self-Test Result Code	(Read/Write)	
F000 0002	Standby Address	(Read/Write)	
F000 0006	Standby Read Enable	(Read/Write)	
F000 0012	Software Revision Level	(Read Only)	
Error Repo	rting Addresses		
F000 0040	Last Error Summary	(Read Only)	
F000 0042	Last Control Errors	(Read Only)	
F000 0044	Last Active Forcing Line and Active Interrupts	(Read Only)	
F000 0048	Last High Address Drivability Errors	(Read Only)	
F000 004A F000 004C	Last Low Address Drivability Errors Last Data Drivability Errors	(Read Only) (Read Only)	
F000 004C	Last Status	(Read Only)	
		(nead Only)	
Error Mask			
F000 0060	Error Summary Mask	(Read/Write)	
F000 0062	Control Drivability Error Mask	(Read/Write)	
F000 0064 F000 0068	Forcing Line and Interrupt Error Mask	(Read/Write)	
F000 0068	High Address Drivability Error Mask Low Address Drivability Error Mask	(Read/Write) (Read/Write)	
F000 006C	Data Drivability Error Mask	(Read/Write)	
F000 006E	Miscellaneous Error Mask	(Read/Write)	
	Vector and Configuration Addresses	(110001111110)	
		(Dead (Mrite)	
F000 0080	Enable Interrupt Acknowledge Cycle	(Read/Write)	
F000 0082 F000 0084	Read Interrupt Vector and Re-enable Read Interrupt Vector and do not Re-enable	(Read Only) (Read Only)	
F000 0086	Force Interrupt Acknowledge Bus Cycle	(Read Only)	
F000 0088	Quick Loop on Force INTA	(Read Only)	
F000 008C	Read Cascade Address (low word)	(Read Only)	
F000 008E	Cascade Address (high byte)	(Read Only)	
Overlay R	AM Addresses		
F000 00A0	Enable Overlay RAM	(Read/Write)	
F000 00A2 F000 00A4	Overlay RAM Base Address	(Read/Write)	
F000 00A4	Enable READY from the UUT to Overlay RAM	(Head/Write)	
Breakpoin	t Addresses		
F000 00B0	Enable Breakpoint	(Read/Write)	
F000 00B2	Breakpoint Address (low word)	(Read/Write)	
F000 00B4	Breakpoint Address (high byte)	(Read/Write)	
F000 00B6	Break confirmation	(Read Only)	
Segment	Register Contents for RUN UUT		
F000 0130	CS Register Contents	(Read/Write)	
F000 0132	DS Register Contents	(Read/Write)	
1000 0134	SS Register Contents	(Read/Write)	
F000 0136	ES Register Contents	(Read/Write)	

9000-Series RON UUT Control Addresses			
FUNCTION	ADDRESS	Englescription	
RUN UUT Type 1 (Using the Default Execution Address)	FF FFFO	This is the RUN UUT default address that the Pod supplies if the operator does not specify an execution address. RUN UUT execution at FF FFFO sets all segment registers to their reset values (0000 for ES, SS, and DS, and F000 for CS) and sets the offset (IP register) to FFFO.	
RUN UUT Type 2 (Specifying the Execution Address — bottom 1M bytes)	Y XXXX	The RUN UUT execution address may be specified by entering the address from the Mainframe setup function as Y XXXX, where the CS register equals Y000, and the offset (IP register) is XXXX. This allows you to begin operation anywhere in the bottom 1M byte of UUT memory.	
RUN UUT Type 3 (Specifying the Execution Address — top 64k bytes)	FF XXXX	The RUN UUT execution address may be specified by entering the address from the Mainframe setup function as FF XXXX, where the upper four address bits are set to F, the CS register equals F000, and the offset (IP register) is XXXX. This allows you to begin operation anywhere in the upper 64k bytes of UUT memory.	
RUN UUT Type 4 (Specilying the Special Function Address)	F000 XXXX	Explicitly load the CS register using special address F000 0130 and then RUN UUT @ F000 XXXX, where the resulting address is the CS register shifted left 4 bits and the offset (IP register) is XXXX.	

NOTE

The Segment Registers may be defined prior to a Type 4 RUN UUT by writing the data to the following Pod Function addresses:

> F000 0130 = CS register F000 0132 = DS register F000 0134 = SS register

F000 0136 = ES register

After the desired values are written to the above addresses, execute RUN UUT at the address F000 XXXX, where XXXX is the desired offset address. The specified contents are loaded into the segment registers. The RUN UUT execution addresses are formed using the CS register: CS register contents are shifted left four bits, then added to the offset for the execution address.

Address Mapping

NAME	WORD ADDRESSES	BYTE ADDRESSES
MEMORY 1/0 Instruction	0 - FF FFFE 100 0000 - 100 FFFE 400 0000 - 4FF FFFE	200 0000 - 2FF FFFF 300 0000 - 300 FFFF