

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

# EVEREST-M

## WS BULID

2010.01.04

**INVENTEC**

TITLE			
EVEREST-M COVER PAGE			
SIZE	CODE	DOC.NUMBER	REV
C	CS	CS_1310AXXXXX-MTR	A01

CHANGE by Frank Hu DATE Tue Jan 04 11:08:28 2011

SHEET 1 of 97

8

7

6

5

4

3

2

1

# TABLE OF CONTENTS


PAGE		PAGE		PAGE	
1.	COVER PAGE	28.	PCCH 1	55.	MINI1 WLAN/Debug Card
2.	INDEX	29.	PCCH 2	56.	MINI2 3G
3.	BLOCK DIAGRAM	30.	PCCH 3	57.	HALL SENSOR
4.	SMB DIAGRAM	31.	PCCH 4 AXG	58.	LED
5.	POWER SEQUENCE BLOCK	32.	PCCH 5 USB	59.	CLOCK GENERATOR
6.	POWER FLOW	33.	PCCH 6 MISC	60.	XDP
7.	PCB SCREW	34.	PCCH 7 POWER	61.	ME JTAG
8.	POWER CHARGER	35.	PCCH 8 POWER	62.	PICK BUTTON BOARD
9.	POWER BATTERY	36.	PCCH 9 GND	63.	TOUCH PAD SW BOARD
10.	POWER +3A/+5A	37.	EC	64.	POWER BUTTON BOARD
11.	POWER +V1.5/+V0.75S	38.	FAN & THERMAL	65.	CARDREADER & USB BOARD
12.	POWER VCCP/+V1.05 LAN_M	39.	LAN	66.	EMI
13.	POWER +V0.85S/+V1.8S	40.	RJ45 & TRANSFORMER	67.	GPU SW/POWER
14.	POWER VCORE	41.	AUDIO CODEC	68.	GPU-1
15.	POWER VCORE	42.	AUDIO AMP	69.	GPU-2
16.	POWER GPU NVVDD	43.	TPM	70.	GPU-3
17.	POWER +V3S/+V5S/+V1.5S	44.	LCM CONN	71.	GPU-4
18.	POWER SEQ	45.	CRT CONN	72.	GPU-5
19.	POWER SEQ	46.	HDMI CONN	73.	VRAM
20.	CPU 1	47.	DP CONN	74.	VRAM
21.	CPU 2	48.	eDP CONN	75.	VRAM
22.	CPU 3 DRAM	49.	DB CONN USB & CARDREADER	76.	VRAM
23.	CPU 4 POWER	50.	SATA HDD/SSD & ODD CONN		
24.	CPU 5 POWER	51.	E-SATA CONN		
25.	CPU 6 GND	52.	USB CONN		
26.	DDR3 DIMM0	53.	K/B & TP/B CONN		
27.	DDR3 DIMM1	54.	BLUETOOTH CONN		

**INVENTEC**


TITLE EVEREST-M  
INDEX

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------

CHANGE by Frank Hu DATE Mon Dec 27 16:49:48 2010 SHEET 2 of 97



<b>INVENTEC</b>			
TITLE EVEREST-M BLOCK DIAGRAM			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01




PCIE	
1	USB3.0_TUSB7320
2	CardReader_RTS5209
3	WLAN
4	MINICARD3G
5	NC
6	LAN
7	NC
8	NC

SATA	
0	SSD
1	HDD
2	ODD
3	eSATA
4	mSATA
5	NC


USB	
0	Reserve for USB3.0
1	eSATA
2	Reserve for USB3.0
3	NC
4	NC
5	MINICARD WLAN
6	NC
7	NC
8	NC
9	NC
10	WEBCAM
11	NC
12	BLUE TOOTH
13	MINICARD 3G

<b>INVENTEC</b>			
TITLE EVEREST-M SMB DIAGRAM			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01




<b>INVENTEC</b>				
TITLE EVEREST-M POWER SEQUENCE BLOCK				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu		DATE Mon Dec 27 16:50:27 2010	SHEET 5	of 97

# EVEREST PWROWSEQUENCE




<b>INVENTEC</b>			
TITLE EVEREST-M POWER FLOW			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
CHANGE by Frank Hu		DATE Mon Dec 27 16:50:39 2010	SHEET 6 of 97



<b>INVENTEC</b>			
TITLE EVEREST-M PCB SCREW			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01

CHANGE by Frank Hu DATE Fri Dec 31 10:16:56 2010 SHEET 7 of 97





(OVP MAX : 24.67V)  
(OVP MIN : 23.106V)

(1.68V)


0X15	0X14
8.4V : 40D0H	512MA : 0200H_512MA
12.6V : 3140H	1.5A : 0600H_1.54A
16.8V : 41A0H	3A : 0C00H_3.07A

<b>INVENTEC</b>			
TITLE EVEREST-M POWER CHARGER			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
CHANGE by Frank Hu		DATE Mon Jan 03 10:52:57 2011	SHEET 8 of 97






<b>INVENTEC</b>				
TITLE EVEREST-M POWER BATTERY				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	




**SKIPSEL** >>VRE3 OR VRE5=OOA  
 >>VREF=ASKIP  
 >>GND=PWM  
  
**TONSEL** >>VRE5=365/460  
 >>VRE3=300/375  
 >>VREF=245/305  
 >>GND=200/250


<b>INVENTEC</b>				
TITLE EVEREST-M POWER +3A/+5A				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu		DATE Mon Jan 03 10:54:36 2011	SHEET 10	of 97



<b>INVENTEC</b>				
TITLE EVEREST-M POWER +V1.5/+V0.75S				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	



<b>INVENTEC</b>				
TITLE EVEREST-M POWER VCCP/+V1.05_LAN_M				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu		DATE Mon Jan 03 17:26:41	2011	SHEET 12 of 97




LOW - 0.9V  
HIGH - 0.8V

<b>INVENTEC</b>			
TITLE EVEREST-M POWER +V0.85S/+V1.8S			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
CHANGE by Frank Hu		DATE Mon Jan 03 17:27:17	2011
SHEET 13		of 97	

FOLLOW BERLIN 10RG

FOLLOW BERLIN 10RG

<b>INVENTEC</b>				
TITLE EVEREST-M POWER VCORE				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu		DATE Mon Jan 03 17:28:44	2011	SHEET 14 of 97



D

C

B


A

D


C

B




A



60A




33A



# INVENTEC

TITLE EVEREST-M  
POWER VCORE

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------



NVVDD		
VID0	VID1	VOLTAGE LEVEL
0	0	0.825V
0	1	1V
1	0	0.975V

**INVENTEC**

TITLE EVEREST-M  
POWER GPU NVVDD

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
--------	---------	------------------------------	---------




D


C

B

A




<b>INVENTEC</b>				
TITLE EVEREST-M POWER +V3S/+V5S/+V1.5S				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu		DATE Fri Dec 31 10:16:26	2010	SHEET 17 of 97




<b>INVENTEC</b>			
TITLE EVEREST-M POWER SEQ			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01

CHANGE by Frank Hu DATE Fri Dec 31 10:16:27 2010 SHEET 18 of 97




<b>INVENTEC</b>				
TITLE EVEREST-M POWER SEQ				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu		DATE Fri Dec 31 10:16:27	2010	SHEET 19 of 97


REMOVE CLKOUT\_DMI\_CLKGEN\_DP  
 CLKOUT\_DMI\_CLKGEN\_DN WS



<b>INVENTEC</b>				
TITLE EVEREST-M CPU 1				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	



**PCI EXPRESS\* - GRAPHICS**



**CLOSE to CPU**

PEG_TX15_C_DN	IN	C4546	1	2	0.1UF_6.3V_1	OUT	PEG_TX15_DN	68<
PEG_TX14_C_DN	IN	C4545	1	2	0.1UF_6.3V_1	OUT	PEG_TX14_DN	68<
PEG_TX13_C_DN	IN	C4544	1	2	0.1UF_6.3V_1	OUT	PEG_TX13_DN	68<
PEG_TX12_C_DN	IN	C4543	1	2	0.1UF_6.3V_1	OUT	PEG_TX12_DN	68<
PEG_TX11_C_DN	IN	C4542	1	2	0.1UF_6.3V_1	OUT	PEG_TX11_DN	68<
PEG_TX10_C_DN	IN	C4541	1	2	0.1UF_6.3V_1	OUT	PEG_TX10_DN	68<
PEG_TX9_C_DN	IN	C4540	1	2	0.1UF_6.3V_1	OUT	PEG_TX9_DN	68<
PEG_TX8_C_DN	IN	C4539	1	2	0.1UF_6.3V_1	OUT	PEG_TX8_DN	68<
PEG_TX7_C_DN	IN	C4538	1	2	0.1UF_6.3V_1	OUT	PEG_TX7_DN	68<
PEG_TX6_C_DN	IN	C4537	1	2	0.1UF_6.3V_1	OUT	PEG_TX6_DN	68<
PEG_TX5_C_DN	IN	C4536	1	2	0.1UF_6.3V_1	OUT	PEG_TX5_DN	68<
PEG_TX4_C_DN	IN	C4535	1	2	0.1UF_6.3V_1	OUT	PEG_TX4_DN	68<
PEG_TX3_C_DN	IN	C4534	1	2	0.1UF_6.3V_1	OUT	PEG_TX3_DN	68<
PEG_TX2_C_DN	IN	C4533	1	2	0.1UF_6.3V_1	OUT	PEG_TX2_DN	68<
PEG_TX1_C_DN	IN	C4532	1	2	0.1UF_6.3V_1	OUT	PEG_TX1_DN	68<
PEG_TX0_C_DN	IN	C4531	1	2	0.1UF_6.3V_1	OUT	PEG_TX0_DN	68<

PEG_TX15_C_DP	IN	C4530	1	2	0.1UF_6.3V_1	OUT	PEG_TX15_DP	68<
PEG_TX14_C_DP	IN	C4529	1	2	0.1UF_6.3V_1	OUT	PEG_TX14_DP	68<
PEG_TX13_C_DP	IN	C4528	1	2	0.1UF_6.3V_1	OUT	PEG_TX13_DP	68<
PEG_TX12_C_DP	IN	C4527	1	2	0.1UF_6.3V_1	OUT	PEG_TX12_DP	68<
PEG_TX11_C_DP	IN	C4526	1	2	0.1UF_6.3V_1	OUT	PEG_TX11_DP	68<
PEG_TX10_C_DP	IN	C4525	1	2	0.1UF_6.3V_1	OUT	PEG_TX10_DP	68<
PEG_TX9_C_DP	IN	C4524	1	2	0.1UF_6.3V_1	OUT	PEG_TX9_DP	68<
PEG_TX8_C_DP	IN	C4523	1	2	0.1UF_6.3V_1	OUT	PEG_TX8_DP	68<
PEG_TX7_C_DP	IN	C4522	1	2	0.1UF_6.3V_1	OUT	PEG_TX7_DP	68<
PEG_TX6_C_DP	IN	C4521	1	2	0.1UF_6.3V_1	OUT	PEG_TX6_DP	68<
PEG_TX5_C_DP	IN	C4520	1	2	0.1UF_6.3V_1	OUT	PEG_TX5_DP	68<
PEG_TX4_C_DP	IN	C4519	1	2	0.1UF_6.3V_1	OUT	PEG_TX4_DP	68<
PEG_TX3_C_DP	IN	C4518	1	2	0.1UF_6.3V_1	OUT	PEG_TX3_DP	68<
PEG_TX2_C_DP	IN	C4517	1	2	0.1UF_6.3V_1	OUT	PEG_TX2_DP	68<
PEG_TX1_C_DP	IN	C4516	1	2	0.1UF_6.3V_1	OUT	PEG_TX1_DP	68<
PEG_TX0_C_DP	IN	C4515	1	2	0.1UF_6.3V_1	OUT	PEG_TX0_DP	68<

FOX\_PZ98927\_3641\_41F\_Huronriver\_989P\_CHIEFRIVER



<b>INVENTEC</b>				
TITLE EVEREST-M CPU 2				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	

CHANGE by Frank Hu DATE Fri Dec 31 10:16:57 2010 SHEET 21 of 97

SOCKET,CPU,989P,TIN,3.0MM,STR,SMD,TR



CN4500

DDR SYSTEM MEMORY A








FOX\_PZ98927\_3641\_41F\_Huronriver\_989P\_CHIEFRIVER

27< M\_B\_DQ<63..0> BI



FOX\_PZ98927\_3641\_41F\_Huronriver\_989P\_CHIEFRIVER

DDR SYSTEM MEMORY B




INVENTEC

TITLE EVEREST-M CPU 3 DRAM




SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
--------	---------	------------------------------	---------

CHANGE by Frank Hu DATE Fri Dec 31 10:16:57 2010 SHEET 22 of 97



<b>INVENTEC</b>			
TITLE EVEREST-M CPU 4 POWER			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
CHANGE by Frank Hu		DATE Fri Dec 31 10:16:58 2010	SHEET 23 of 97

Function	xxVccSA_Select[1] [[ CPU PIN# C24 VID0 of VR ]]	xxVccSA_Select[0] [[ CPU PIN# C22 VID1 of VR ]]	VCCSA VR Vout
SNB HIGH	0	0	0.90V
IVB HIGH	0	1	0.725V
SNB LOW	1	0	0.80V
IVB LOW	1	1	0.675V



**POWER**

**LINES**

**SENSE**

**VREF**

**SA\_DIMM\_VREFDQ**

**SB\_DIMM\_VREFDQ**

**GRAPHICS**



**RAILS**

**DDR3 -1.5V**

**SA RAIL**



**1.8V RAIL**

**MISC**



<b>INVENTEC</b>				
TITLE EVEREST-M CPU 5 POWER				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	






PEG Static	Lane Reversal	CFG(2)	1: (Default) Normal operation 0: Lane Reversed
LOW eDP ENABLE		CFG(4)	1: (Default) eDP Disabled 0: eDP Enabled
PEG Defer Training		CFG(7)	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training
PCIE Port Bifurcation	Straps	CFG[6:5]	11: (Default) x16 - Device 1 function 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8, x4, x4 - Device 1 function 1 and 2 enabled

**INVENTEC**

TITLE EVEREST-M  
CPU 6 GND

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
--------	---------	------------------------------	---------




# CHA



LAYOUT NOTE: PLACE THESE CAPS NEAR SO-DIMM0 POWER PIN


NOTE: PLACE C4100 ON COMMON PATH FOR BOTH DIMM'S

PLACE THESE CAPS CLOSE TO VTT1 AND VTT2



<b>INVENTEC</b>				
TITLE EVEREST-M DDR3 DIMM0				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu DATE Fri Dec 31 10:17:00 2010 SHEET 26 of 97				





Distance between the PCH and cap on the "P" signal should be identical distance between the PCH and cap on the "N" signal for same pair


# INVENTEC

TITLE EVEREST-M  
PCH 1

SIZE C	CODE CS	DOC.NUMBER CS_1310AAXXXXX-MTR	REV A01
--------	---------	-------------------------------	---------

CHANGE by Frank Hu DATE Sun Jan 02 19:22:09 2011 SHEET 28 of 97



CLOSED TO EC CLOSED TO PCH



WS  
 REMOVE CLK\_XDP\_CLKGEN\_DN  
 REMOVE CLK\_XDP\_CLKGEN\_DP

<b>INVENTEC</b>			
TITLE EVEREST-M PCH 2			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
CHANGE by Frank Hu		DATE Sun Jan 02 15:32:31	2011 SHEET 29 of 97

DSWVRMEN - Deep S4/S5 Well On-Die Voltage Regulator Enable  
 high-Enabled(Default)  
 low-Disabled



D

C

B









A

D




C

B

A



System Power Management



<b>INVENTEC</b>			
TITLE EVEREST-M PCH 3			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
CHANGE by Frank Hu		DATE Sun Jan 02 18:04:44	2011
SHEET 30		of 97	

D

C

B


A

D

C

B

A




**INVENTEC**


TITLE EVEREST-M  
PCH 4 AXG

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
--------	---------	------------------------------	---------

GPIO51		GPIO19		BOOT BIOS	
BBS_BIT1	BBS_BIT0	DESTINATION			
0	1	RESERVED(NAND)			
1	0	-			
1	1	SPI (DEFAULT)			
0	0	LPC			



Routed with 90 ohms impedance  
Total length no longer than 11 inches



P3V3\_S


BBS STRAP

BBS\_BIT1

STP\_A16OVR



P3V3\_A



P3V3\_A

PLT\_RST#

CLK\_PCI\_EC

CLK\_PCI\_TPM

CLKIN\_PCI\_FB

BUF\_PLT\_RST#

CLK\_PCI\_DEBUG

CLK\_PCI\_EC\_R

CLK\_PCI\_TPM\_R

CLK\_PCI\_FB\_R

CLK\_PCI\_DEBUG\_R

U4700

- BG26 TP1
- BJ26 TP2
- BH25 TP3
- BJ16 TP4
- BG16 TP5
- AH38 TP6
- AH37 TP7
- AK43 TP8
- AK45 TP9
- C18 TP10
- N30 TP11
- H3 TP12
- AH12 TP13
- AM4 TP14
- AM5 TP15
- Y13 TP16
- K24 TP17
- L24 TP18
- AB46 TP19
- AB45 TP20
- B21 TP21
- M20 TP22
- AY16 TP23
- BG46 TP24

RSVD

NVRAM

PCI

DEBUG PORT

USB

BT

3G

WEBCAM

WLAN

RESERVE FOR USB3.0

FOR eSATA

RESERVE FOR USB3.0

RESERVE FOR USB3.0

FOR eSATA

RESERVE FOR USB3.0

PCH\_XDPFN0

PCH\_XDPFN1

PCH\_XDPFN2

PCH\_XDPFN3

PCH\_XDPFN4

PCH\_XDPFN5

PCH\_XDPFN6

PCH\_XDPFN7


**INVENTEC**

TITLE EVEREST-M  
PCH 5 USB







SIZE	CODE	DOC.NUMBER	REV
C	CS	CS_1310AXXXXX-MTR	A01

CHANGE by Frank Hu DATE Sun Jan 02 17:15:21 2011 SHEET 32 of 97







**STRAP PIN**  
**HOST\_ALERT#1 - TLS CONFIDENTIALITY**  
 LOW - (DEFAULT) INTEL ME CRYPTO TRANSPORT LAYER SECURITY(TLS) CIPHER SUITE WITH NO CONFIDENTIALITY  
 HIGH - INTEL ME CRYPTO TLS CIPHER SUITE WITH CONFIDENTIALITY




**FDI\_OVRVLTG**  
 LOW- TX,RXTERMINATED TO SAME VOLTAGE  
 (DC COUPLING MODE) DEFAULT




**PCH\_XDPFN8 - ON DIE PLL VOLTAGE REGULATOR**  
 HIGH-ENABLED (DEFAULT)  
 LOW-DISABLED



<b>INVENTEC</b>			
TITLE EVEREST-M PCH 6 MISC			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
CHANGE by Frank Hu		DATE Sun Jan 02 17:58:29 2011	SHEET 33 of 97



<b>INVENTEC</b>			
TITLE EVEREST-M PCH 7 POWER			
SIZE C	CODE CS	DOC. NUMBER CS_1310AXXXXX-MTR	REV A01
CHANGE by Frank Hu		DATE Sat Jan 01 18:30:57 2011	SHEET 34 of 97




**INVENTEC**

TITLE EVEREST-M  
PCH 8 POWER








SIZE C	CODE CS	DOC. NUMBER CS_1310AXXXXX-MTR	REV A01
--------	---------	-------------------------------	---------

CHANGE by Frank Hu DATE Sat Jan 01 18:31:14 2011 SHEET 35 of 97



























<b>INVENTEC</b>			
TITLE EVEREST-M PCH 9 GND			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01

CHANGE by Frank Hu DATE Sun Jan 02 18:04:06 2011 SHEET 36 of 97



EC_SMB1	EC_SMB2	EC_SMB3
1. Battery	1. Charge	1. CPU Thermal
	2. GPU Thermal	



**INVENTEC**  
 TITLE: EVEREST-M EC  
 SIZE: C  
 CODE: CS  
 DOC.NUMBER: CS\_1310AXXXXX-MTR  
 REV: A01  
 SHEET: 37 of 97  
 CHANGE by: Frank Hu DATE: Tue Jan 04 11:09:01 2011

D

C

B




A

D

C

B

A



GM Thermal shutdown at 80.8°C +/-3°C from 60°C to 100°C  
 PM Thermal shutdown at 86°C +/-3°C from 60°C to 100°C  
 $RSET=0.0012*T^2-0.9308*T+96.147$   
 Hysteresis is 30C

<b>INVENTEC</b>				
TITLE EVEREST-M FAN & THERMAL				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu		DATE Fri Dec 31 10:16:37 2010	SHEET 38	of 97

D

C

B

A









D

C

B

A

30MIL



<b>INVENTEC</b>			
TITLE EVEREST-M LAN			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01

D

D

C


C

B


B

A


A




+V3M\_LAN




WS




SYN\_100073HR008G13CZL\_8P







WS



+V3M\_LAN\_TRANSFORMER



BOTH\_GST5009\_SOP\_24P




8152 OPEN

<b>INVENTEC</b>			
TITLE EVEREST-M RJ45 & TRANSFORMER			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01

CHANGE by Frank Hu DATE Tue Jan 04 00:15:14 2011 SHEET 40 of 97





R501 ONLY NEEDED FOR -11Z  
 AND IF SUPPLY TO VAUX\_3.3  
 IS REMOVED DURING SYSTEM RE-START.  
 11/16 MODIFY FOR VENDOR COMMAND

RESERVE FOR EMI (10-22PF)



RESERVE FOR EMI, CLOSE TO CODEC  
 120 OHMS@100MHZ

PLACE BYPASS CAPS CLOSE TO DEVICE.


PORT CONFIGURATION  
 PORT A: HEADPHONE JACK  
 PORT B: INTERNAL MIC  
 PORT C: MICROPHONE JACK

<b>INVENTEC</b>				
TITLE EVEREST-M AUDIO CODEC				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu		DATE Sun Jan 02 13:16:19	2011	SHEET 41 of 97

### AUDIO JACKS




### INTERNAL SPEAKERS



# INVENTEC

TITLE				EVEREST-M AUDIO AMP
SIZE	CODE	DOC.NUMBER	REV	
C	CS	CS_1310AXXXXX-MTR	A01	





# TPM1.2


FW VERSION	P/N
1.02	6019B0101801
3.16	6019B0761601 (SUPPORT VPRO)

<b>INVENTEC</b>			
TITLE EVEREST-M TPM			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01







**FOLLOW INTEL DESIGN GUIDE**




<b>INVENTEC</b>				
TITLE EVEREST-M CRT CONN				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu		DATE Fri Dec 31 10:17:01 2010	SHEET 45 of 97	



<b>INVENTEC</b>				
TITLE EVEREST-M HDMI CONN				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu DATE Fri Dec 31 10:16:40 2010 SHEET 46 of 97				




PIN 14 :DDC buffer ID distinguish from HDMI & DVI Adapter



# PCH Dual-mode


<b>INVENTEC</b>			
TITLE EVEREST-M DP CONN			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
CHANGE by Frank Hu		DATE Fri Dec 31 10:16:41 2010	SHEET 47 of 97



<b>INVENTEC</b>				
TITLE EVEREST-M EDP CONN				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu		DATE Tue Jan 04 11:08:43	2011	SHEET 48 of 97



# CARDREADER/USB CONNECTOR



# INVENTEC

TITLE EVEREST-M  
DB CONN USB & CARDREADER

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------


CHANGE by Frank Hu DATE Fri Dec 31 10:17:02 2010 SHEET 49 of 97

D


C

B

A




SATA HDD




1.1A

SATA ODD




SATA SSD




<b>INVENTEC</b>				
TITLE EVEREST-M SATA HDD/SSD & ODD CONN				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu DATE Sun Jan 02 18:54:06 2011 SHEET 50 of 97				

# E-SATA



EN	D0	D1	FUNCTION
0	X	X	STANDBY
1	0	0	DEFAULT
1	1	0	CH0->5DB
1	0	1	CH1->5DB
1	1	1	CH0,1->5DB




**INVENTEC**

TITLE EVEREST-M  
E-SATA CONN

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------

CHANGE by Frank Hu DATE Fri Dec 31 10:16:42 2010 SHEET 51 of 97




# ESATA POWER



**INVENTEC**



TITLE			
EVEREST-M USB CONN			
SIZE	CODE	DOC.NUMBER	REV
C	CS	CS_1310AXXXXX-MTR	A01

# 14" KEYBOARD




<b>INVENTEC</b>				
TITLE EVEREST-M K/B & TP/B CONN				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu		DATE Fri Dec 31 10:16:43	2010	SHEET 53 of 97

# BLUETOOTH



<b>INVENTEC</b>			
TITLE EVEREST-M BLUETOOTH CONN			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
CHANGE by Frank Hu		DATE Fri Dec 31 10:17:02 2010	SHEET 54 of 97

# Wireless & Debug card



SUPPORT IAMT NEED +V3A

2.7A




Note:

	Peak(max)mA	Normal(max)mA
3.3V	2,750mA	1,100mA
1.5V	500mA	375mA

## MINI CARD 1

<b>INVENTEC</b>			
TITLE EVEREST-M			
MINI1 WLAN/DEBUG CARD			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01


# 3G/GPS










# MINI CARD 2

<b>INVENTEC</b>			
TITLE EVEREST-M MINI2 3G			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01





<b>INVENTEC</b>			
TITLE EVEREST-M HALL SENSOR			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01



<b>INVENTEC</b>			
TITLE EVEREST-M LED			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01

CHANGE by Frank Hu DATE Fri Dec 31 10:16:44 2010 SHEET 58 of 97

D

C

B


A

D



C

B



A



Layout note: All decoupling 0.1uF disperse closed to pin




Please place close to CLKGEN within 500mils



**INVENTEC**


TITLE EVEREST-M  
CLOCK GENERATOR

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
--------	---------	------------------------------	---------






# XDP CONNECTOR

## SERIES




## PCH ONLY



**INVENTEC**

TITLE EVEREST-M XDP			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01

CHANGE by Frank Hu DATE Fri Dec 31 10:16:45 2010 SHEET 60 of 97




<b>INVENTEC</b>				
TITLE EVEREST-M ME JTAG				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	

CHANGE by Frank Hu DATE Fri Dec 31 10:16:46 2010 SHEET 61 of 97


# PICK BUTTON BOARD

(FOR - TOUCHPAD MODULE, TOUCHPAD SWITCH BOARD, FINGERPRINT MODULE)




## CONNECT TO TOUCHPAD MODULE



## CONNECT TO MAINBOARD'S TP CONNECTOR



## CONNECT TO TOUCHPAD SWITCH BOARD






**INVENTEC**

TITLE EVEREST-M  
PICK BUTTON BOARD

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------

CHANGE by Frank Hu DATE Fri Dec 31 10:17:03 2010 SHEET 62 of 97

# TOUCHPAD SWITCH BOARD






**INVENTEC**

TITLE EVEREST-M  
TOUCH PAD SW BOARD

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------




# POWER BUTTON



<b>INVENTEC</b>			
TITLE EVEREST-M POWER BUTTON BOARD			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01



CARD READER & USB BOARD



<b>INVENTEC</b>			
TITLE EVEREST-M CARDREADER & USB BOARD			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01

CHANGE by Frank Hu DATE Fri Dec 31 10:16:47 2010 SHEET 65 of 97

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

# EMI



# INVENTEC

TITLE EVEREST-M  
EMI

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------

CHANGE by Frank Hu	DATE Fri Dec 31 10:17:04 2010	SHEET 66 of 97
--------------------	-------------------------------	----------------

8

7

6


5

4

3

2

1




	DURING RESET	AFTER RESET	
DGPU_PRRNT#			0 : ADDIN CARD PRESENT 1 : ADDIN CARD NOT PLUGGED IN
DGPU_PRRM_SELECT#	HIGH	HIGH	0 : DGPU POWER SWITCH TURNED ON 1 : POWER SWITCH TURNED OFF
DGPU_PWROK			0 : DGPU POWER IS NOT STABLE. 1 : DGPU POWER IS STABLE
DGPU_HOLD_RST#	LOW	LOW	0 : KEEP DGPU IN RESET 1 : RESET IS RELEASED
DGPU_SELECT#	HIGH	HIGH	0 : DISPLAY SWITCH ENABLED FOR DGPU 1 : DISPLAY SWITCH ENABLED FOR IGPU
DGPU_PRRM_SELECT#			0 : PWM SIGNAL FROM EC 1 : PWM SIGNAL FROM PCH

**INVENTEC**

TITLE EVEREST-M  
GPU SW / POWER


SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
--------	---------	------------------------------	---------

CHANGE by Frank Hu DATE Fri Dec 31 10:16:48 2010 SHEET 67 of 97



<b>INVENTEC</b>			
TITLE EVEREST GPU-1			
SIZE C	CODE ES	DOC NUMBER CS_1310AXXXXX-MTR	REV A01
SHEET 68		REV # 97	

CHANGE by Frank Hu DATE Fri Dec 31 10:16:49 2010



**INVENTEC**

TITLE  
EVEREST  
GPU-2

SIZE C	CODE ES	DOC NUMBER CS_1310AXXXX-MTR	REV A01
SHEET 69		# 97	

CHANGE by Frank Hu    DATE Fri Dec 31 10:16:50 2010

D

C

B



A

D

C

B

A




**INVENTEC**

TITLE EVEREST-M GPU-3

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
--------	---------	------------------------------	---------


CHANGE by Frank Hu DATE Fri Dec 31 10:17:04 2010 SHEET 70 of 97



**INVENTEC**

TITLE EVEREST-M GPU-4

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------



<b>INVENTEC</b>				
TITLE EVEREST-M GPU-5				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu DATE Fri Dec 31 10:16:52 2010 SHEET 72 of 97				






D


C

B

A




<b>INVENTEC</b>				
TITLE EVEREST-M VRAM				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01	
CHANGE by Frank Hu DATE Fri Dec 31 10:16:52 2010 SHEET 73 of 97				



**INVENTEC**


TITLE EVEREST-M  
VRAM

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------




<b>INVENTEC</b>				
TITLE EVEREST-M VRAM				
SIZE	CODE	DOC.NUMBER	REV	
C	CS	CS_1310AXXXXX-MTR	A01	
CHANGE by Frank Hu		DATE Fri Dec 31 10:16:54	2010	SHEET 75 of 97

FUSE6000  
 65W-75W 8A(6036A0003401)  
 90W 10A(6036A0002901)  
 120W 12A(6036A0006001)





**INVENTEC**

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE	CODE	DOC. NUMBER	REV
C	CS	1310xxxx-0-0	X01



REMOVE ?




INVENTEC

TITLE MODEL,PROJECT,FUNCTION  
Block Diagram

SIZE CODE DOC.NUMBER REV  
C CS 1310xxxx-0-0 X01

CHANGE by XXX DATE 21-OCT-2002

SHEET 77 of 97



# INVENTEC

TITLE  
MODEL,PROJECT,FUNCTION  
Block Diagram

SIZE	CODE	DOC. NUMBER	REV
C	CS	1310xxxx-0-0	X01

D

C

B

A


D

C


B

A


CHECK



$$V_{OUT} = (1.8 * R_2) / (R_1 + R_2)$$




+V1.05S\_VCCP\_EN



$$V_{OUT} = (1 + R_1/R_2) * 0.7$$

**INVENTEC**

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC. NUMBER	REV
C	CS	1310xxxx-0-0	X01
CHANGE by XXX		DATE 21-OCT-2002	SHEET 79 of 97




VID[0] Pin C22	VID[1] Pin C24	VCCSA Vout	Required for 2011 processor	Required for 2012 processor
0	0	0.90 V	Yes	Yes
0	1	0.80 V	Yes	Yes
1	0	0.725 V	No	Yes
1	1	0.675 V	No	Yes

**INVENTEC**

TITLE  
MODEL,PROJECT,FUNCTION  
Block Diagram

SIZE C	CODE CS	DOC.NUMBER 1310xxxx-0-0	REV X01
-----------	------------	----------------------------	------------






# INVENTEC

TITLE  
MODEL,PROJECT,FUNCTION  
Block Diagram



SIZE C	CODE CS	DOC.NUMBER 1310xxxx-0-0	REV X01
-----------	------------	----------------------------	------------

CHANGE by XXX DATE 21-OCT-2002 SHEET 81 of 97



<b>INVENTEC</b>			
TITLE MODEL,PROJECT,FUNCTION Block Diagram			
SIZE C	CODE CS	DOC NUMBER 1310xxxx-0-0	REV X01
CHANGE by XXX		DATE 21-OCT-2002	
SHEET 82 of 97			

Original Sch



CHECK

CHECK

CHECK

VID1	VID0	+VDDC_GPU
0	0	1.05V
0	1	1.00V
1	0	0.90V

For XT

VID1	VID0	+VDDC_GPU
0	1	1.00V
1	0	0.90V

For PRO

**INVENTEC**


TITLE MODEL,PROJECT,FUNCTION  
Block Diagram

SIZE CODE DOC.NUMBER REV  
C CS 1310xxxxx-0-0 X01

CHANGE by XXX DATE 21-OCT-2002 SHEET 83 of 97

CONFIGURATION STRAPS: Pin-Based Straps		
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS
TX_PWRS_ENB	GPIO_0	Full Tx output swing=1 (Default) 50% Tx output swing=0
TX_DEEMPH_EN	GPIO_1	Tx De-emphasis enabled=1 (Default) Tx De-emphasis disabled=0
RESERVED	GPIO_2	Advertises the PCIe device as 2.5 GT/s capable at power on=0 Advertises the PCIe device as 5.0 GT/s capable at power on=1 (ASIC Internal pull down, and PCB Default is 0)
RESERVED	GPIO_8	Must be low during reset PCB default is left unconnected
RESERVED	GPIO_21	Must be low during reset (PCB default is 0) Voltage control signal for the memory-voltage regulator.
BIF_VGA_DIS	GPIO_9	VGA controller capacity enabled=0 (Default) VGA controller capacity disabled=1
BIOS_ROM_EN	GPIO_22	Disable the external BIOS ROM device=0 (Default) Enable the external BIOS ROM device=1
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO_13 GPIO_12 GPIO_11	If GPIO_22 = 0, then CONFIG [2:0] defines the primary memory-aperture size. Default is 0 0 1
AUD[0] AUD[1]	HSYNC VSYNC	AUD [1:0]: 0 0 = No audio function 0 1 = Audio for DisplayPort only 1 0 = Audio for DisplayPort and HDMI, if dongle is detected 1 1 = Audio for both DisplayPort and HDMI. (Default is 1 1)
RESERVED	GENLK_CLK	Must be low during reset PCB default is left unconnected

# GPU Whistler



## BACO MODE

**INVENTEC**

TITLE: MODEL,PROJECT,FUNCTION  
Block Diagram


SIZE C	CODE CS	DOC.NUMBER 1310xxxx-0-0	REV X01
--------	---------	-------------------------	---------

CHANGE by XXX DATE 21-OCT-2002 SHEET 84 of 97

WHISTLER XT TDP: 30~35 W  
 WHISTLER PRO TDP: 20~25 W

U5124

CLOSE TO GPU



GEN2:  
 PCI EXPRESS BUS:TRANSMITTED/RECEIVER  
 UP TO 5.0-GT/S BIT RATE.

**INVENTEC**

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC.NUMBER	REV
C	CS	1310xxxx-0-0	X01
SHEET 85 of 97			

IF GPU\_GPIO22 = 0, THEN GPIO[13:11] DEFINES THE PRIMARY MEMORY APERTURE SIZE

GPU_GPIO13	GPU_GPIO12	GPU_GPIO11	MEMORY APERTURE SIZE
0	0	1	256 MB (DEFAULT)
0	0	0	128 MB
0	1	0	64 MB
0	1	1	32 MB



VID1	VID0	+VDDC_GPU
POW_SW1	POW_SW0	PCORE_GPU
0	0	1.05V
0	1	1.00V
1	0	0.90V

For XT


VID1	VID0	+VDDC_GPU
POW_SW1	POW_SW0	PCORE_GPU
0	1	1.00V
1	0	0.90V

For PRO


MEM_ID3	MEM_ID2	MEM_ID1	MEM_ID0	Vendor (GDDR5)
0	0	1	1	HYNIX (1GB)
0	0	0	1	SAMSUNG (1GB)



HDMI&DP Audio




### U5124





### HDMI

### EDP DUAL CHANNEL FOR 3D FUNCTION






CLOSE TO GPU



### CRT



FUTURE ASIC  
GPU Multi Level Pin Straps feature




AMD\_216\_0810\_001\_FCBGA\_962P

<b>INVENTEC</b>			
MODEL PROJECT FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
C	CS	CS_1319XXXX-MTR	1
SHEET 86 of 97			

# CHANNEL A

U5124



**INVENTEC**





TITLE			
MODEL PROJECT FUNCTION			
Block Diagram			
SIZE	CODE	DOC. NUMBER	REV
C	CS	1310xxxx-00	X01
CS_1310XXXX-MTR			

# CHANNEL B


U5124

VM\_B0\_ADA<31..0>

VM\_B1\_ADA<31..0>



Pin	Signal	Pin	Signal
0	VM B0 ADA<0>	0	VM B1 ADA<0>
1	VM B0 ADA<1>	1	VM B1 ADA<1>
2	VM B0 ADA<2>	2	VM B1 ADA<2>
3	VM B0 ADA<3>	3	VM B1 ADA<3>
4	VM B0 ADA<4>	4	VM B1 ADA<4>
5	VM B0 ADA<5>	5	VM B1 ADA<5>
6	VM B0 ADA<6>	6	VM B1 ADA<6>
7	VM B0 ADA<7>	7	VM B1 ADA<7>
8	VM B0 ADA<8>	8	VM B1 ADA<8>
9	VM B0 ADA<9>	9	VM B1 ADA<9>
10	VM B0 ADA<10>	10	VM B1 ADA<10>
11	VM B0 ADA<11>	11	VM B1 ADA<11>
12	VM B0 ADA<12>	12	VM B1 ADA<12>
13	VM B0 ADA<13>	13	VM B1 ADA<13>
14	VM B0 ADA<14>	14	VM B1 ADA<14>
15	VM B0 ADA<15>	15	VM B1 ADA<15>
16	VM B0 ADA<16>	16	VM B1 ADA<16>
17	VM B0 ADA<17>	17	VM B1 ADA<17>
18	VM B0 ADA<18>	18	VM B1 ADA<18>
19	VM B0 ADA<19>	19	VM B1 ADA<19>
20	VM B0 ADA<20>	20	VM B1 ADA<20>
21	VM B0 ADA<21>	21	VM B1 ADA<21>
22	VM B0 ADA<22>	22	VM B1 ADA<22>
23	VM B0 ADA<23>	23	VM B1 ADA<23>
24	VM B0 ADA<24>	24	VM B1 ADA<24>
25	VM B0 ADA<25>	25	VM B1 ADA<25>
26	VM B0 ADA<26>	26	VM B1 ADA<26>
27	VM B0 ADA<27>	27	VM B1 ADA<27>
28	VM B0 ADA<28>	28	VM B1 ADA<28>
29	VM B0 ADA<29>	29	VM B1 ADA<29>
30	VM B0 ADA<30>	30	VM B1 ADA<30>
31	VM B0 ADA<31>	31	VM B1 ADA<31>



AMD\_216\_0810\_001\_FCBGA\_962P

PLACE ALL THESE COMPONENTS VERY CLOSE TO GPU (WITHIN 25MM) AND KEEP ALL COMPONENT CLOSE TO EACH OTHER. (WITHIN 5MM) EXCEPT RSER2

JTAG SIGNAL	STUFF	OPTION
SIGNALS	NORMAL MODE	JTAG MODE
GPU_TESTEN	0	1

**INVENTEC**

TITLE: MODEL PROJECT FUNCTION  
Block Diagram


SIZE: C CODE CS DOC NUMBER: 1310xxxx-00 CS-1310XXXXXX-MTR REV: X01



# GPU POWER

U5124

AMD\_216\_0810\_001\_FCBGA\_962P





STITCHING CAPS OPTION FOR MEM SIGNALS THAT HAVE A CHANGE OF REFERENCE PLANE. VOLTAGE ADD SWITCHING CAPS WHEN REQUIRED. ONE CAP PER THREE SIGNALS

VOLTAGE SENESE WAITING POWER DESIGN

BIF VDDC IS SEPARATE CORE POWER FOR THE PCIE BUS LOGIC.

<b>INVENTEC</b>			
TITLE	MODEL PROJECT FUNCTION		
Block	Diagram		
SIZE	CODE	DOC NUMBER	REV
C	CS	CS_1314XXXX-MTR	01
SHEET	89	of 97	


# BACO






PX\_MODE=0, FOR BACO MODE  
 PX\_MODE=1, FOR NORMAL MODE

<b>INVENTEC</b>			
TITLE	MODEL PROTECTION FUNCTION Block Diagram		
SIZE	CODE	DOC NUMBER	REV
C	CS	CS_1314XXXX-MTR	1
SHEET		90	of 97

U5124




AMD\_216\_0810\_001\_FCBGA\_962P



PS\_0: BALL AM34  
 ADD THESE BOM OPTIONS TO SUPPORT FUTURE GPU MULTI LEVEL PIN STRAPS FEATURE.

<b>INVENTEC</b>			
TITLE MODEL PROJECT FUNCTION Block Diagram			
SIZE C	CODE CS	DOC NUMBER 1310xxxx00 CS_1310XXXXXX-MTR	REV X01
CHANGE by XXX BEN LEE		DATE Feb 2002	SHEET 1 of 97

# GDDR5 CHANNEL A MEMORY



**INVENTEC**

TITLE: MODEL PROJECT FUNCTION  
Block Diagram


SIZE: C CODE: CS.1314XXXX-MTR REV: 1

DOC NUMBER: CS.1314XXXX-MTR

CHANGE by: XEN LEE DATE: 21/04/2022

SHEET: 92 of 97

# GDDR5 CHANNEL B MEMORY



**INVENTEC**

TITLE: MODEL PROJECT FUNCTION  
Block Diagram

SIZE: C CODE: DOC NUMBER: REV: 1  
CS 13194XXXX-MTR

CHANGE by: X BEN LEE DATE: 21/04/2022, 2020

SHEET: 93 of 97

D

C

B




A

D

C


B

A






**INVENTEC**

TITLE			
MODEL	PROJECT	FUNCTION	
Block	Diagram		
SIZE	CODE	DOC NUMBER	REV
C	CS	1310xxxx00	X01
CS-1310XXXXXX-MTR			



# INVENTEC

TITLE			
MODEL PROJECT FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
C	CS	1310xxxxx-00	X01
CHANGE by XXX BEN LEE DATE February 2002			SHEET 1 of 97



<b>INVENTEC</b>			
TITLE MODEL PROTECTION Block Diagram			
SIZE C	CODE CS	DOC NUMBER 1310xxxx-00 CS-1310XXXXXX-MTR	REV X01
CHANGE by XXX		DATE Feb 2002	2010
		BEN LEE	97
		SHEET 1 of 97	



D

C

B


A

D

C

B

A



**INVENTEC**

TITLE EVEREST-M  
VRAM

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------

CHANGE by Frank Hu DATE Fri Dec 31 10:16:55 2010 SHEET 97 of 97