

## 1000 SERIES

## CRT DATA TERMINAL



PHONE (612) 941-3300 - TWX 910-576-2837 - TELEX 29-0502


## 1000 SERIES

## REFERENCE MANUAL

June, 1979
KA055047

PHONE (612) 941.3300•TWX 910.576.2837•TELEX 29.0502

## TABLE OF CONTENTS

## Section I - Specifications

TBS 103
Section 2 - Machine Organization
Signal Flow and Cabling Diagram

$$
\text { Section } 3 \text { - Monitor Module }
$$

## Zenith DTI

Servicing Guidelines
Theory of Operation
Adjustments
Schematics
Parts Lists

## Section 4 - Power Supply Module

A. Theory of Operation
B. Schematics
C. Parts Lists

## Section 5 - Keyboard Module

A. Theory of Operation
B. Key Encoding - Standard and European
C. Schematics
D. Parts Lists

## Section 6 -Logic Module

A. Architecture
B. Theory of Operation

1. Display Refresh Hardware
2. Character Generator and Field Modifier Logic
3. Display Memory and Program Memory
4. Keyboard and Switch Interfaces
5. Serial Input/Output Interfaces
C. Timing Chart
D. Memory Maps
E. List of Test Points
F. Schematics
G. Parts Lists

## Section I SPECIFICATIONS

## TELERAY MODEL 1061 SPECIFICATION

## GENERAL

The Model 1061 TELERAY is a microprocessor controlled CRT terminal with a display capacity of 1920 characters ( 24 lines of 80 columns). It operates either Half or Full Duplex, Scroll or Page mode, and in either Character or Block transmission mode. The terminal provides text editing and formatting capability, enhanced display and protected fields, full cursor control and addressing, and cursor position readout. It also provides many programmable features (down-loadable or keyboard-loadable), including communications speeds, wide character display ( 24 lines $\times 40$ columns), and 32 functions. The Modular "no tools" design enables operator replacement of malfunctioning modules.

Weight: | Terminal $-31-1 / 2 \mathrm{lbs} .(14.3 \mathrm{Kg})$ |
| :--- |
| Keyboard - $8 \mathrm{lbs} .(3.6 \mathrm{Kg})$ |

Power: $\quad$| 115 or $230 \mathrm{VAC} \pm 10 \%, 52 \mathrm{watts}$, |
| :--- | :--- |
| 50 or 60 Hz. |

Operating Temperature: | $40^{\circ}$ to $115^{\circ} \mathrm{F}$ |
| :--- | :--- |
| $\left(4^{\circ}\right.$ to $\left.46^{\circ} \mathrm{C}\right)$ |

Storage Temperature: $\quad$| $-40^{\circ}$ to $149^{\circ} \mathrm{F}$ |
| :--- | :--- |
| $\left(-40^{\circ}\right.$ to $\left.65^{\circ} \mathrm{C}\right)$ |



Relative Humidity: $\quad 10-90 \%$, non-condensing
Modularity: Logic, power supply, keyboard and display modules accessible and replaceable

DISPLAY


Cursor: Block character, blinking at I Hz rate.

97 key, typewriter-paired (except brackets unshifted, braces shifted), including numeric pad, cursor control pad, function, edit and transmit keys. The cursor control pad, transmit, print, clear and edit keys perform local functions only (do not transmit). European versions are optionally available.


Switches: Single-action contact switches except for five keys (Local/Remote, Block/Character, Scroll/Page, Monitor and Caps Lock) which are alternate-action switches

Rollover: N-key
Repeat: Auto-repeat at 15 characters per second when any key (except Control, Shift and Caps Lock) or combination of keys is held down longer than a half second

## REAR PANEL CONTROLS AND CONNECTORS

## Controls:

On/Off - power on/off switch
Contrast - display contrast potentiometer
Logic Variables - two banks of eight DIP switches each, mounted on the logic board, are accessible through an elongated hole in the rear panel. Their functions are as follows:


## Connectors:

Power $\quad$ Standard 3-pin (grounded) line cord connector
Serial I/O -DP25S connector, 25-pin miniature - for on-line communications interfacing in Remote mode. Pin assignments:


Peripheral Interface -DP25S connector, 25-pin miniature - for interfacing with RS232 printer or other peripheral device. Pin assignments:

I - Protective Ground
3 - RS232 Serial Data Out
5 - Clear to Send (+12 V)
6 - Data Set Ready (+12 V)
7 - Signal Ground
8 - Data Carrier Detect (+12 V)
Keyboard Interface -DP25P Connector, 25-pin miniature - for keyboard/terminal interconnection.

COMMUNICATIONS MODES

## Character/Block Modes

In Character mode, each character code is transmitted individually as the appropriate data key is pressed; blocks may be transmitted by pressing the transmit keys.

In Block mode, keyed data goes to the TELERAY display and is only transmitted by the transmit functions.

## Half/Full Duplex Modes

Full Duplex operation is used with Full Duplex type modems (Bell 103); Half Duplex mode with Half Duplex modems (Bell 202). These modes are selected by a rear panel switch.

## Full Duplex Operation

When the TELERAY is in Character mode and Full Duplex mode, keyed data are transmitted; the data will not go to the TELERAY display unless the remote computer echoes it. The Serial I/O Request to Send signal is held ON in these modes. In the Block and Full Duplex modes, keyed data goes to the TELERAY display and does not go to the Serial I/O port. Keyed data is transmitted only by the transmit functions.

Half Duplex Operation
If the TELERAY is in Character mode and Half Duplex mode, a local copy is imaged on the screen as items are keyed and transmitted. The Serial I/O Request to Send signal is asserted upon initiation of keyboard data entry and negated following transmission of Line Feed or New Line code.

In the Half Duplex and Block modes, the Request to Send signal is asserted only during a block transmission. Keyed data goes only to the TELERAY display and can be transmitted only by the transmit function.

## Local/Remote Modes

In Local mode the TELERAY keyboard and programmable functions are executed within the TELERAY. No data is transmitted and the Request to Send and Data Terminal Ready signals are negated. The Print function will operate in Local mode. In Remote mode these signals are determined by Full/Half Duplex mode and keyed data is transmitted as determined by the Full/Half Duplex and Character/Block modes.

## COMMUNICATIONS CHARACTER MODES

## One/Two Stop Bit Modes

These rear panel switch selected modes determine if one or two stop bit(s) will be appended to each transmitted character.

## Parity Enable/Disable Modes

The parity Enable/Disable switch enables and disables both the parity generation and the parity checking. If parity is disabled a parity bit will not be generated and the. communications character, which is transmitted, will be one bit shorter than the character transmitted when parity is enabled.

## Seven/Eight Bit Modes

The 7 bits or 8 bits switch controls the length of the communications character exclusive of the parity or stop bit positions. When set to 8 bits the TELERAY will automatically put a 1 in the 8 th bit position on transmission and will ignore the 8 th bit on reception.

## Commonly Used Communications Character Mode Settings

| Parity Odd | Set to Parity ENABLE, 7 Bits, I or 2 Stop Bits |
| :--- | :--- |
| Parity Even | Set to Parity ENABLE, 7 Bits, I or 2 Stop Bits |
| Parity High | Set to Parity DISABLE, 8 Bits, I or 2 Stop Bits |
| No Parity | Set to Parity DISABLE, 7 Bits, I or 2 Stop Bits |

NOTE: The combination of Parity Enable and eight bit modes should generally be avoided.

## Baud Rates

The Serial I/O baud rate can be changed from the rate selected on the rear panel baud rate switches to any other of the fifteen available rates by an ESC $[$ followed by the appropriate character shown in Table 2. Once changed, the baud rate remains fixed until it is changed again, until a Reset to Initial State sequence (ESC g) has been initiated, or until power is turned off. In the latter two cases, the rate reverts to the rate set by the rear panel switches. The peripheral baud rate can be changed to any of the other fifteen available rates by an ESC \ followed by the appropriate character shown in Table 2. Once changed, the rate remains fixed until it is changed again, or until power is turned off, in which case the rate reverts to the rate set by the rear panel switches.

## OPERATING MODES

## Wide/Normal Character Modes

The normal display format of the TELERAY is 24 lines of 80 characters. Receipt of an ESC $m$ sequence will change the format to 24 lines of 40 characters (Wide mode). In Wide mode the first 40 characters of each line are expanded to twice their normal size. The display memory still contains 80 characters on each line and all wrap and cursor positioning operations will be performed accordingly. The TELERAY will remain in Wide mode until an ESC I (lower case L) or a Reset to Initial State is entered; either will return the format to 24 lines or 80 characters.

## Monitor Mode

When the TELERAY is placed in this mode (via keyboard switch) all control characters including ESCAPE and Delete are treated as data, entered into the display memory, and displayed in the form shown in Table 3. This mode allows the TELERAY to be used as a line monitor and also allows entry of control characters for subsequent block transmission.

## New Line Mode

This mode is selected by a rear panel switch. In New Line mode the receipt of the New Line character causes both a Carriage Return and a Line Feed to be executed by the terminal. The New Line character can be selected as either the LF character or the CR character by an additional rear panel switch. Pressing either the CR or LF key will cause the cursor to go to the first column of the next line in New Line mode. When the TELERAY is not in New Line mode, the Line Feed and Carriage Return commands are treated as separate functions.

## Right Margin Wrap Mode

When this mode is selected by the rear panel switch and data is entered in the 80 th column of any line, the cursor will automatically be positioned in the first column of the next line. A cursor right function from column 80 will also cause the cursor to go to the first column of the next line. This "wrap" can cause a scroll to occur or can cause the cursor to go to the top line (depending on the condition of Scroll/Page mode) if the cursor was in the 24 th line.

If Right Margin Wrap mode is not selected and the cursor is in the 80 th column, a cursor right function or entry of any data which moves the cursor will not advance the cursor; the cursor will remain in the 80th column and the data in that column will be rewritten.

## Scroll/Page Modes

These modes are selected by the keyboard switch legended "Scroll." In Scroll mode (down position), attempts to position the cursor below the bottom line will cause all displayed data to move up one line. The top line of data is irrecoverably lost and a blank line inserted on the bottom of the displayed page. In Page mode when an attempt is made to position the cursor below the bottom line, the cursor will "wrap" to the top line. No scrolling occurs. When the TELERAY is placed in Protect mode, the TELERAY will automatically go to Page mode.

## Protect Mode

The TELERAY will enter Protect mode upon receipt of an ESC W sequence and will leave Protect mode when it receives an ESC $X$. These sequences may come from the keyboard, a programmable function, or from the Serial I/O. The fields which are to be protected must be defined before the TELERAY is placed in Protect mode (see "Fields"). The cursor cannot be placed in protected fields nor can these fields be modified in Protect mode. All field modifier characters (within protect fields or not) are protected. The Clear functions will erase only unprotected data.

In Protect mode, scrolling, editing functions, and columnar tabs are disabled. The first nonprotected character position to the right of each protected field becomes the tab stop for tabbing operations. In Protect mode, the protected fields are not transmitted; a single FS code is substituted for them.

## Keyboord Lock Mode

In the Keyboard Lock mode, all keyboard entered data are discarded. The Keyboard Lock mode is entered by an ESC b sequence from either the keyboard or the Serial I/O. The Keyboard Unlock sequence, ESC c, is accepted only from the I/O port. The Interrupt key on the keyboard may be pressed to unlock the keyboard manually. The Keyboard Lock mode is automatically entered during any extended time operation (such as Print). Upon completion of these operations the keyboard will be unlocked.

## Disable/Enable Display Modes

When Disable Display mode (ESC e) is entered, subsequent data from the keyboard, or from one of the functions, or from Serial $1 / O$ port, will not go to the TELERAY display. The data will be routed to the programming area for one of the programmable functions, to the peripheral port, or to the serial port, as appropriate, but will not go to the display portion of the TELERAY. Control codes (for example: Clear Screen) will not be executed in the terminal but will be merely passed on to the appropriate point. When the Enable Display (ESC f) mode is entered, the TELERAY returns to normal. The Disable Display mode will allow the remote computer to download the functions in the TELERAY without interfering with the operator. A typical download sequence might include the following:
A. Lock keyboard (ESC b)
B. Disable display (ESC e)
C. Define function (ESC $\cup$ 非)
D. The message which is to be loaded into the function
E. End definition (ESC V)
F. Enable display (ESC f)
G. Enable keyboard (ESC c)

The Disable Display mode is also useful within the function programming to exclude portions or all of the function programming from going to the TELERAY screen. For example: If the functions were programmed to initiate sequences for control of the Teledisk, operator may not want these sequences to go to the display area of the TELERAY but would want to transmit them to the Teledisk. These function definitions would then contain a Disable Display in the beginning of the programming and an Enable Display in the end of the programming.

## OPERATOR COMMUNICATIONS

## Fields

Dim, Blink, Underline, Inverse Video and Protected fields may be established on the TELERAY in any combination. These fields are started, changed, or ended by entering a special character (field modifier) in the TELERAY memory. Any combination of field modifiers occupy only one display memory location. The field modifiers are entered in the memory using the sequence ESC $R$ followed by the modifier code (see Table 4). All data following the field modifier in the display (until the end of the 80 character line) will have the characteristics shown in Table 4. To change or terminate a field before the end of the line, another field modifier character is entered in the memory.

Field modifiers are displayed as either a space or as a "\|" depending on the position of the rear panel switch. On transmission of data in unprotected mode, a space code, will be substituted for the modifiers in Protect mode, an FS (File Separator code) will be substituted for the protected field.

Undesired field modifiers can be removed using the Search and Clear modifier function (ESC S). This function will search the display in the forward direction until a field delimiter is found, will remove that modifier and position the cursor in the modifier position. In Protect mode, those modifiers in protected fields will not be removed. The search will "wrap" from the end to the beginning of the display; if no modifier is found, the cursor will be repositioned on the starting location.

## Bell

An audible tone, approximately 100 msec . duration, is produced on receipt of the BEL control code from either the keyboard (Control G) or the Serial I/O interface. When keyboard entry moves the cursor past the 72 nd character position in any line or into the 24 th line the bell tone is also produced. Serial I/O cursor manipulation will not generate the tone, nor will Tab absolute cursor position, etc.

## Interrupt

The Interrupt switch may be used by the operator to abort any operation currently underway and return the terminal to a ready state. When performed the interrupt will "ring" the bell; the contents of the display memory will not be changed by this function.

## Break

When pressed this switch will generate a 250 msec "break" (space) signal on the Serial I/O transmitted data line. This function does not affect internal operations of the TELERAY.

Parity Error
If parity is enabled and a parity error or a framing error (stop bits missing) occurs an ASCII SUB character will be substituted for the erroneous character. The SUB character will be displayed as ${ }^{5} B$.

## PROGRAMMABLE FUNCTIONS

The TELERAY contains 32 programmable functions. Any ASCII sequence may be assigned to these functions; 527 characters of memory are available to be used by the functions in any combination. The functions can be used to store forms, control sequences, answerback messages. A function should not call itself or call another function. Functions can be initiated by an appropriate ESC sequence (see below); the first eight also can be initiated by keyboard keys assigned to them. Other keyboard arrangements with additional keys assigned to these functions are available, consult factory for details.

## Use of the Programmable Functions

The functions will be initiated by either the appropriate keys on the keyboard (first 8) or may be initiated by 3-character sequence - ESC $T$ followed by the function number. The function number must be a two digit number from 01 through 32 , inclusive. Both digits must be used (e.g., 01, 02, etc.) If an illegal or undefined function number is given the sequence will be ignored. When a function is initiated, the ASCII sequence stored in the function memory is treated by the TELERAY as a keyboard input. Control characters and ESC sequences will be executed and/or transmitted as determined by the operating modes.

## Programming the Programmable Functions

Programming of the functions will be initiated by the sequence ESC $U$, followed by function number. The programming of any function will be terminated by the sequence ESC then V . If the definition sequence is given for a function which has been previously defined, the old program will be discarded and a new one entered. As the functions are being programmed, the program data will also be executed. For example: if the program sequence contains a Clear Page function the screen will be cleared.

## PERIPHERAL INTERFACE

The peripheral port provides an RS232 serial asynchronous interface for a printer or other peripheral device. Following a peripheral-on command (DC2) from the keyboard or the 1/O interface, data are transmitted to the peripheral port as received or as entered on the keyboard. The peripheral baud rate will be set to the I/O baud rate, either as set by rear panel switches or as changed by ESC sequence (Table 2), for concurrent printing. A peripheral-off command (DC4) will turn off the peripheral interface.

Any displayed data can also be transmitted to the peripheral port in "block" fashion by pressing the Print key. All data, including protected fields (with space characters substituted for field delimiters), are transmitted at the peripheral baud rate.

## TRANSMITS AND BUFFERING

Partial Line: With the rear panel switch in the Xmit to Cursor position, the Transmit Line function transmits the data from the start of line to the cursor position.

Line: With the rear ponel switch in the Xmit to End position, the Transmit Line function transmits the line the cursor is on.
$\begin{array}{ll}\text { Message: } & \begin{array}{l}\text { With the cursor positioned at the end of the message to be transmitted, the Transmit } \\ \text { message function transmits the data from the first ETX preceding the cursor (or Home), } \\ \text { to the cursor position. An ETX (displayed as "E } \\ \text { cursor position before transmission. }\end{array} \\ \text { cut not transmitted) is entered at the }\end{array}$
These transmissions can be initiated by ESC followed by $i$, $l$, or $Z$ for line, message or page, respectively or by the Xmit Line, Xmit Msg and Xmit Page keys. During these transmissions the keyboard is locked and the cursor scans the transmitted data. When transmission is completed, the cursor returns to its original position except after a Transmit Message the cursor is placed in the character position immediately following the ETX which was entered. Non-written spaces to the right of any data on each
line are suppressed. LF and CR, or New Line codes are appended to the end of each line as selected by the New Line and NL on LF-NL on CR switches. An ETX code will or will not be appended to each transmission as selected by the position of the rear panel ETX on Transmit switch. Any Control characters or ESC sequences entered in the display while the TELERAY was in MONITOR mode will be transmitted (but not executed).

## Buffering

Block transmission from the Teleray can be suspended by a DC3 from a sending device. A DCI code will cause transmission to resume. Block transmission is aborted if any character, number or control code precedes the resume command. A Busy/Ready mode can be selected to permit the Teleray to suspend data entry from a computer equipped to detect and decode the proper commands. The mode is enabled in the Teleray when an ESC $h$ command is received. When this mode is enabled the Teleray sends a DC3 command (Busy) when its input buffer is 10 characters from full. When the Teleray buffer is 10 characters from empty a DCI (Ready) command is sent to the computer to resume data transmission. Once enabled this mode can only be disabled by an ESC $g$ (reset to initial state) command or if power to the Teleray is shut off.

## CURSOR MANIPULATION

## Basic Moves

The cursor can be moved one position up, down, right, left or to home (line one, column one), using either the non transmitting keyboard keys or by using the sequence: ESC and $A, B, C, D$ or $H$ respectively. Backspace will move the cursor one left; the space character one character to the right (destructively). Line Feed moves the cursor one down; Carriage Return places the cursor on the left margin (also, see New Line mode).

## Margin Wraps

When a cursor left function is initiated with the cursor in the first column, the cursor will move to the 80 th column of the preceding line (assuming the 80 th column of that line is not protected). When a cursor left function is initiated with the cursor in the Home position, the cursor moves to the 80 th column of the 24th line. A one up function in the top line, will position the cursor in the same column, Line 24. The actions taken on the right and bottom margins depend on the condition of the WRAP and SCROLL modes as previously described.

## Cursor Address Write and Read

The cursor can be moved directly to any line-column coordinate using the sequence ESCape $Y$ - line code column code. The sequence ESC a will cause the TELERAY to transmit its cursor position in that order. The line code and column code for each position is given in Table I. An illegal coordinate in an addressing sequence will be ignored; this allows the cursor to be moved to another line without changing the column or to another column without changing the line.

## Tabs

The TELERAY accommodates a total of 16 columnar tab stops. A columnar tab stop can be set in any column position by moving the cursor to that position and pressing the Tab Set key, or by the sequence ESC F. Any existing tab stop can be cleared by moving the cursor to that position and pressing the Tab Clear (shifted Tab Set) key. The Clear Tabs function (ESC G) clears all Tab Stops simultaneously. Tab stops do not occupy display positions.

When the Tab/Back Tab key is pressed, the cursor moves forward or backward, respectively, to the next tab stop (which movement may include right or left margin wrap, as appropriate). In Protect mode, the columnar tabs are ignored and the character position to the right of each protected field acts as a tab stop. If no tab stops have been set the cursor will not move.

## CLEARS AND EDITS

## Clear Functions

The Clear EOL function clears from the cursor to the end of the line; Clear EOP function clears from the cursor to the end of the page. The Clear Page function clears the entire page. Reset to Initial State will abort any operation underway and place the TELERAY in the "power up" state: memory is clear, tab stops are removed, peripheral is disabled and cursor is at home. These functions are initiated by ESC $K$ for Clear EOL and ESC J for Clear EOP. Clear Page is initiated by ESC j or by Form Feed; Reset to Initial State by ESC g. The Clear EOL, EOP and Page functions do not erase protected fields in Protect mode, Reset to Initial State will erase them in any mode.

## Edit Functions

The Insert Character, Delete Character, Insert Line, and Delete Line functions are initiated by the sequences ESC then $P, Q, L$ or $M$, respectively, or are initiated by the appropriate keyboard key. An

Insert Character function is performed by shifting all data in and to the right of the cursor on the cursor line one character to the right. Data shifted past column 80 is irrevocably lost; subsequent lines are not affected. The cursor position is not changed. The Delete Character function is performed by shifting all data in and to the right of the cursor position on the cursor line one character to the left. A space character is placed in column 80; subsequent lines are not affected. The cursor position is not changed.

The TELERAY performs an Insert Line function by shifting all data lines including and below the cursor line, one line down. A line of spaces is written in the cursor line and the cursor is positioned at the left margin on this line. Data shifted past line 24 is irrevocably lost. A Delete Line function is performed by moving all the data below the cursor line up one line. The cursor is positioned at the left margin on the current line. A line of spaces is written in line 24.

The Insert and Delete functions will not operate when the TELERAY is in Protect mode.
Table I

## CURSOR COORDINATE POSITIONING

1) Press ESC . . . then Y...
2) then Line Code . . . 3) then Column Code

| LINE CODES |  | COLUMN CODES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Line No. | Char. | $\begin{aligned} & \text { Col. } \\ & \text { No. } \end{aligned}$ | Char. | Col. <br> No. | Char. | Col. <br> No. | Char. |
| 1 | Space | 1 | Space | 28 | ; | 55 | V |
| 2 | ! | 2 |  | 29 | < | 56 | W |
| 3 | " | 3 | " | 30 | $=$ | 57 | X |
| 4 | \# | 4 | \# | 31 | $>$ | 58 | Y |
| 5 | \$ | 5 | \$ | 32 | ? | 59 | Z |
| 6 | \% | 6 | \% | 33 | @ | 60 | 5 |
| 7 | \& | 7 | \& | 34 | A | 61 | $\backslash$ |
| 8 | 1 | 8 | ${ }^{\prime}$ | 35 | B | 62 | J |
| 9 | ( | 9 | ( | 36 | C | 63 | $\wedge$ |
| 10 | ) | 10 | ) | 37 | D | 64 | - |
| 11 | * | 11 | * | 38 | E | 65 | , |
| 12 | + | 12 | + | 39 | F | 66 | a |
| 13 | , | $1 \cdot 3$ | , | 40 | G | 67 | b |
| 14 | - | 14 | - | 41 | H | 68 | c |
| 15 |  | 15 |  | 42 | 1 | 69 | d |
| 16 | 1 | 16 | 1 | 43 | $J$ | 70 | e |
| 17 | 0 | 17 | 0 | 44 | K | 71 | f |
| 18 | 1 | 18 | 1 | 45 | L | 72 | g |
| 19 | 2 | 19 | 2 | 46 | M | 73 | h |
| 20 | 3 | 20 | 3 | 47 | N | 74 | i |
| 21 | 4 | 21 | 4 | 48 | 0 | 75 | j |
| 22 | 5 | 22 | 5 | 49 | P | 76 | k |
| 23 | 6 | 23 | 6 | 50 | Q | 77 | 1 |
| 24 |  | 24 | 7 | 51 | R | 78 | m |
|  |  | 25 | 8 | 52 | S | 79 | n |
|  |  | 26 | 9 | 53 | T | 80 | - |
|  |  | 27 | : | 54 | U |  |  |

Note: Any undefined coordinate character will be ignored.
Communications Mades
Character/Block Keyboard Switch
Half/Full Duplex Rear Panel Switch
Local/Remote. Keyboard Switch
Communications Character Modes
One/Two Stop Bit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .Rear Panel Switch
Parity Enable/Disable. .Rear Panel Switch
Seven/Eight Bit Rear Panel Switch
Baud Rates Rear Panel Switch or ESC [ Table I
Operating Modes
Wide/Normal Characters .ESC m / ESC I
Monitor............................................................... . . Keyboard Switch
New Line. Rear Panel Switches
Right Margin Wrap. Rear Panel Switch
Scroll/Page Keyboard Switch
Enter/Leave Protect ESC W / ESC X
Keyboard Lock/Unlock ESC b / ESC c
Disable/Enable Display ..... ESC e/ESC f
Operator Communications
Fields. ..... ESC R and Table 2
Search \& Clear Delimiter. ..... ESC S
Bell BEL (CTRL G)
Interrupt Keyboard Switch
Break ..... Keyboard Switch
Parity Error Automatic ${ }^{\text {S }}$ B display
Programmable Functions
Execute Programmed Function ..... ESC T Number (2 digit, 01 through 32)
Define Function ..... ESC U Number (2 digit, 01 through 32)
End Function Definition. ..... ESC V
Peripheral Interface
Print. Keyboard Switch or ESC O (oh)
Peripheral On. ..... DC2 (CTRL R)
Peripheral Off ..... DC4 (CTRL T)
Change Peripheral Baud ..... ESC \ Table I
Transmits and Buffering
Line Keyboard Switch or ESC i
Message Keyboard Switch or ESC I
Page Keyboard Switch or ESC Z
Xmit to Cursor/End Rear Panel Switch
Xmit an ETX ..... Rear Panel Switch
Time Fill. ..... NUL
Suspend/Busy ..... DC3 (CTRL S)
Resume/Ready ..... DCI (CTRL Q)
Enable Busy/Ready ..... ESC h
Cursor Manipulation
One Up........................................................... ${ }^{\text {Keyboard Switch or ESC A }}$
One Down ..... Keyboard Switch or ESC B or LF (CTRL J)
One Right Keyboard Switch or ESC C or Space
One Left Keyboard Switch or ESC D or BS (CTRL H)
Home Keyboard Switch or ESC H
Left Margin ..... CR (see New Line)
Absolute Position. ESC Y Table 4
Position Read. ..... ESC a
Tab Set Keyboard Switch or ESC F
Clear This Tab Keyboard Switch
Clear All Tabs ..... ESC G
Tab. . Keyboard Switch or HT (CTRL I)
Back Tab ..... Keyboard Switch or ESC d
Clears and Edits
Clear EOL..................................................................
Clear EOP. ..... Keyboard Switch or ESC J
Clear Page ..... Keyboard Switch or j or FF (CTRL L)
Reset to Initial State ..... ESC g
Insert Character ..... Keyboard Switch or ESC P
Delete Character. Keyboard Switch or ESC Q
Insert Line Keyboard Switch or ESC L
Delete Line Keyboard Switch or ESC M

Table 2 Band Rate

| Program <br> Sequence <br> Serial I/O: ESC[ then- | Baud | Rear Panel Switch Positions |
| :---: | :---: | :---: |
| Peripheral ESC $\backslash$ then- | Rate | 4321 |
| D | 50 | $\cup \cup \cup \cup$ |
| I | 75 | $D \cup \cup \cup$ |
| 2 | 110 | $\cup D \cup \cup$ |
| 3 | 134.5 | D D U U |
| 4 | 150 | $\cup \cup D \cup$ |
| 5 | 300 | D U D U |
| 6 | 600 | U D DU |
| 7 | 1200 | D D D U |
| 8 | 1800 | $\cup \cup \cup D$ |
| 9 | 2000 | D U U D |
|  | 2400 | $\cup D \cup D$ |
|  | 3600 | D D U D |
| $<$ | 4800 | $\cup \cup D D$ |
|  | 7200 | D U D D |
| $>$ | 9600 | U D D D |
| ? | Res | D D D D |
|  |  | $\begin{aligned} & U=U_{p} \\ & D=\text { Down } \end{aligned}$ |

## Table 4 Field Modifiers

ESC R
Then
Field Characteristics

| @ | Normal (ends all others) |
| :---: | :---: |
| A | Blink |
| B | Dim |
| C | Dim, Blink |
| D | Inverse |
| E | Inverse, Blink |
| F | Inverse, Dim |
| G | Inverse, Dim, Blink |
| H | Underline |
| 1 | Underline, Blink |
| J | Underline, Dim |
| K | Underline, Dim, Blink |
| L | Underline, Inverse |
| M | Underline, Inverse, Blink |
| N | Underline, Inverse, Dim |
| O | Underline, Inverse, Dim, Blink |
| P | Protect Only |
| Q | Protect Blink |
| R | Protect, Dim |
| S | Protect, Dim, Blink |
| T | Protect, Inverse |
| U | Protect, Inverse, Blink |
| $\checkmark$ | Protect, Inverse, Dim |
| W | Protect, Inverse, Dim, Blink |
| X | Protect, Underline |
| Y | Protect, Underline, Blink |
| Z | Protect, Underline, Dim |
| [ | Protect, Underline, Dim, Blink |
| 1 | Protect, Underline, Inverse |
| ] | Protect, Underline, Inverse, Blink |
| $\wedge$ | Protect, Underline, Inverse, Dim |
|  | Protect, Underline, Inverse, Dim, |

Table 3 Contral Character Generation and
Monitor Mode Display

| Displayed <br> $A_{s}$ | Control <br> Choracter | Press* <br> Control $\&$ |
| :---: | :---: | :---: |
| $A_{K}$ | $A C K$ | $F$ |
| $B_{L}$ | BEL | G |
| $\mathrm{B}_{\mathrm{S}}$ | BS | H |
| $\mathrm{C}_{\mathrm{N}}$ | CAN | X |
| $\mathrm{C}_{\mathrm{R}}$ | CR | M |
| $\mathrm{D}_{1}$ | DCl | Q |
| $\mathrm{D}_{2}$ | $\mathrm{DC2}$ | R |
| $\mathrm{D}_{3}$ | $\mathrm{DC3}$ | S |
| $\mathrm{D}_{4}$ | $\mathrm{DC4}$ | T |
| $\mathrm{D}_{\mathrm{L}}$ | DLE | P |
| $\mathrm{E}_{\mathrm{M}}$ | EM | Y |


| $E_{Q}$ | ENQ | $E$ |
| :--- | :--- | :--- |
| $E_{T}$ | EOT | $D$ |
| $E_{C}$ | ESC | $[$ |
| $E_{B}$ | ETB | $W$ |
| $E_{X}$ | $E T X$ | $C$ |
| $F_{F}$ | $F F$ | $L$ |
| $F_{S}$ | $F S$ | $:$ |
| $G_{S}$ | $G S$ | $]$ |
| $H_{T}$ | $H T$ | 1 |
| $L_{F}$ | LF | $J$ |
| $N_{K}$ | $N A K$ | $U$ |
| $N_{U}$ | NUL | 2 |
| $R_{S}$ | $R S$ | $V$ |
| $S_{1}$ | $S I$ | $O$ |
| $S_{O}$ | $S O$ | $N$ |
| $S_{H}$ | SOH | $A$ |
| $S_{X}$ | $S T X$ | $B$ |
| $S_{B}$ | $S U B$ | $Z$ |
| $S_{Y}$ | $S Y N$ | $V$ |
| $U_{S}$ | $U S$ | $?$ |
| $V_{T}$ | $V T$ | $K$ |

*Dedicated keys on keyboard for several of these codes. See Keyboard description.

CODING SUMMARY

|  | Control Characters |  | Escape Sequences |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NUL <br> "Time Fill" | DLE | @ | P Insert Char |  |
| 1 | SOH | DCl <br> Resume/ <br> Ready | A One Up | Q <br> Delete <br> Character | a Table 4 Read Cursor Posn. |
| 2 | STX <br> Limit Transmit | DC2 <br> Peripheral <br> On | B <br> One <br> Down | R Table 2 <br> Field <br> Modifier | b <br> Lock <br> Keyboard |
| 3 | ETX | DC3 <br> Suspend/ <br> Busy | C <br> One <br> Right | ```S Search/Clr. Modifier``` | c <br> Unlock Keyboard |
| 4 | EOT | DC4 <br> Peripheral Off | D One Left | T <br> Execute <br> Programmed <br> Function | d Back Tab |
| 5 | ENQ | NAK | $\begin{aligned} & \text { E } \\ & \text { Clear Tab } \\ & \text { Stop } \end{aligned}$ | U Define Function | Disable Display |
| 6 | ACK | SYN | F <br> Set Tab <br> Stop | V <br> End Function Definition | f Encble Display |
| 7 | $\begin{aligned} & \text { BEL } \\ & \text { Rell } \end{aligned}$ | ETB | G <br> Clear All <br> Tab Stops | W <br> Enable Protect | g <br> Reset to Initial State |
| 8 | BS <br> One <br> Left | CAN | H Home | $x$ <br> Leave Protect | h <br> Enable <br> Ready/Busy |
| 9 | $\begin{aligned} & \mathrm{HI} \\ & \mathrm{Tab} \end{aligned}$ | EM | 1 <br> Transmit <br> Message | Y Table 4 <br> Lood <br> Cursor <br> Position | $\begin{aligned} & \text { i } \\ & \text { Transmit } \\ & \text { Line } \end{aligned}$ |
| 10 | LF <br> Line Feed | SUB <br> Parity Error | $\begin{aligned} & \text { J } \\ & \text { Clear to } \\ & \text { EOP } \end{aligned}$ | $\begin{aligned} & \text { Z } \\ & \text { Transmit } \\ & \text { Page } \end{aligned}$ | $\begin{aligned} & \text { j } \\ & \text { Clear } \\ & \text { Page } \end{aligned}$ |
| 11 | VT | ESC Introduce Sequence | K <br> Clear to EOL | $\begin{aligned} & \text { [ Table I } \\ & \text { Set } 1 / \mathrm{O} \\ & \text { Baud } \end{aligned}$ | k |
| 12 | FF Clear Page | FS | L Insert Line | / Table 1 <br> Set Periph <br> Baud | I <br> Normal Character Format |
| 13 | CR <br> Cursor <br> Return | GS | M Delete Line | ] | m <br> Wide Character Format |
| 14 | So | RS | $N$ | $\wedge$ | n |
| 15 | SI | US | $\begin{aligned} & \text { O } \\ & \text { Print } \end{aligned}$ | - | - |

## Section 2

## MACHINE ORGANIZATION

The Teleray consists of a display cabinet and an optional detached keyboard module. The display cabinet contains a Monitor module, Power Supply module and Logic module. These modules are accessible without using tools for exchange and/or repair. The Teleray instruction manual graphically illustrates module replacement.

The Module Signal Flow and Cabling Diagram describes the signal flow between modules. All connectors used are keyed to prevent incorrect insertion. The ribbon cable used is symmetrical, the cable may be reversed end-to-end. Pin numbers on the cables are provided in each section.


## Section 3

## MONITOR MODULE

Zenith DTI
Servicing Guidelines
Theory of Operation
Adjustments
Schematics
Parts Lists


D12 SERIES DATA DISPLAY TERMINALS

## ZENITH RADIO CORPORATION

1000 MILWAUKEE AVENUE, GLENVIEW, ILLINOIS 60025

## PRODUCT SAFETY SERVICING GUIDELINES FOR ZENITH DATA DISPLAY TERMINALS

CAUTION: No modification of any circuit should be attempted. Service work should be performed only after you are thoroughly familiar with all of the following saiety checks and servicing guidelines. To do otherwise increases the risk of potential hazards and injury to the user.

## SAFETY CHECKS

After the original service problem has been corrected, a check should be made of the following:

## SUBJECT: FIRE \& SHOCK HAZARD

1. Be sure that all components are positioned in such a way to avoid possibility of adjacent component shorts. This is especially important on those chassis which are transported to and from the repair shop.
2. Never release a repair unless all protective devices such as insulators, barriers, covers, shields, strain reliefs, and other hardware have been reinstalled per original design.
3. Soldering must be inspected to uncover possible cold solder joints, frayed leads, damaged insulation, solder splashes or sharp solder points. Be certain to remove all loose foreign material.
4. Check "across-the-line" capacitor (if used) and other components for physical evidence of damage or deterioration and replace if necessary. Follow original layout, lead length and dress.
5. No lead or component should touch a resistor rated at 1 watt or more. Lead tension around protruding metal surfaces must be avoided.
6. All critical components (shaded on the schematic diagram and parts lists) such as: fuses, flameproof resistors, capacitors, etc., must be replaced with exact Zenith types. Do not use replacement components other than those specified or make unrecommended circuit modifications.
7. After re-assembly of the terminal always perform an AC leakage test on all exposed metallic parts of the cabinet and screws to be sure the terminal is safe to operate without danger of electrical shock. DO NOT USE A LINE ISOLATION TRANSFORMER DURING THIS TEST. Use an AC voltmeter having 5000 ohms per volt or more sensitivity in the following manner: Connect a 1500 ohm 10 watt resistor (63-10401-76), paralleled by a 0.15 mfd ., 150V AC type capacitor (22-4384) between a known good earth ground (water pipe, conduit, etc.) and the exposed metallic parts, one at a time. Measure the AC voltage across the combination 1500 ohm resistor and 0.15 mfd . capacitor. Reverse the AC plug and repeat AC voltage measurements for each exposed metallic part. Voltage measured must not exceed 0.75 volts RMS. This corresponds to 0.5 milliamp AC. Any value exceeding this limit constitutes a potential shock hazard and must be corrected immediately.


## SUBJECT: IMPLOSION PROTECTION

1. All Zenith picture tubes are equipped with an integral implosion protection system, but care should be taken to avoid damage during installation. Avoid scratching the tube.
2. Use only Zenith replacement tubes.

## SUBJECT: X-RADIATION

1. Be sure procedures and instructions to all service personnel cover the subject of X-radiation. The only potential source of $X$-rays is the picture tube. However, this tube does not emit X-rays when the HV is at the fac-tory-specified level. It is only when the HV is excessive that $X$-radiation can be generated. The basic precaution which must be exercised is to keep the HV at the facto-ry-recommended level. Refer to the X-ray Precaution Label which is located inside each terminal for the correct high voltage. The proper value is also given in the schematic diagram. Operation at higher voltages may cause a failure of the picture tube or high voltage supply and, also, under certain circumstances, may produce radiation in excess of desirable levels.
2. Only Zenith-specified CRT anode connectors must be used.
3. It is essential that the serviceman has available at all times an accurate high voltage meter. The calibration of this meter should be checked periodically against a reference standard.
4. When the high voltage circuitry is operating properly there is no possibility of an X-radiation problem. Every time a chassis is serviced, the brightness should be run up and down while monitoring the high voltage with a meter to be certain that the high voltage does not exceed the specified value and that it is regulating correctly. We suggest that you and your service organization review test procedures so that voltage regulation is always checked as a standard servicing procedure, and that the reason for this prudent routine be clearly understood by everyone.
5. When trouble shooting and making test measurements in a terminal with a problem of excessive high voltage, do not operate the chassis longer than is necessary to locate the cause of excessive voltage.

## IMPORTANT NOTE: DAG GROUNDING.

Each unit provides for grounding of the main P.C. Board and CRT socket board to the dag of the CRT through the dag grounding spring.

The ground wires are connected to the shell bond or T-band through a terminal lug. Upon installing the Video Display in a terminal, this grounding procedure should be followed to provide adequate high voltage filtering and arc protection. This especially pertains to mounting the video display as a kit version.

CAUTION
NO WORK SHOULD BE ATTEMPTED ON ANY EXPOSED MONITOR CHASSIS BY ANYONE NOT FAMILIAR WITH SERVICING PROCEDURES AND PRECAUTIONS.

## GENERAL INFORMATION

This service manual introduces the Zenith D12 series of Video Displays. The series includes three basic forms: the D12-PF which is complete with power supply and frame, the D12-NF without power supply, the D12-NK in kit form which comes without frame or power supply.

The D12 series incorporate precision CRT's which provide uniformity of display and controlled spot size and geometry. The display may be operated from a standard 15 volt D.C. supply (or optional 12 V.D.C.) or from 120 volts A.C.

Input and output connections for the displays are made through a 10 pin edge connector on the main circuit board. Provision has been made for an optional remote brightness control. Schematic reference numbers are printed on
the circuit board to aid in the location and identification of components for servicing.

Vertical and horizontal linearity is maintained within specifications without the use of linearity controls or adjustable devices. Excellent vertical linearity is assured by the extensive use of current feedback and horizontal linearity is achieved with a fixed saturable reactor.

Vertical and horizontal deflection systems sustain scan even in the absence or interruption of synchronizing signals. Vertical and horizontal synchronization is automatic and stable throughout the entire specified operating frequency range.

## SPECIFICATIONS

## CATHODE RAY TUBE

$12^{\prime \prime}$ diagonal measure, $90^{\circ}$ deflection, 12.5 KV nominal high voltage at $50 \mu \mathrm{~A}$. beam current. Available with bonded anti-reflective face plate option. P4 phosphor is standard and other EIA phosphors are available.

## NOMINAL DISPLAY AREA

51 sq. in. defined by a rectangle $8^{1 / 2}{ }^{\prime \prime} \times 6^{\prime \prime}$ centered on the CRT. (Other display dimensions optional.)

## INPUT SIGNALS (TTL LEVEL)

HORIZONTAL
4 to $40 \mu \mathrm{sec}$. duration (positive going standard). VERTICAL

50 to $1400 \mu \mathrm{sec}$. duration (negative going standard). VIDEO
1.0V to 2.5V P-P (user supplies 500 ohm contrast control for higher input levels).
Positive polarity for white characters. (Other polarities
are available for horizontal and vertical sync.)
POWER SUPPLY
$120 \mathrm{~V} \pm 10 \%$ or $240 \mathrm{~V}+10 \%$
(customer strappable) 47 to 63 Hz ., or
15V DC at 800 ma. max., or
12 V DC at 1100 ma . max.

## BRIGHTNESS CONTROL

Internal or Customer supplied $100 \mathrm{~K} \Omega$ potentiometer (accessible at pins 2, 3 and 4 of edge connector).

## INTERCONNECT TO CUSTOMER SYSTEM

Via standard 10-pin edge connector.
VIKING \#25V10S/1-2
AMP \#225-21031-101
CINCH \#250-10-30-170

## RESOLUTION

900 vertical lines minimum at center of display and 700 vertical lines at the corners. Pulse rise time less than 20 nanoseconds, for 30 V rise at CRT. Bandwidth is within 3 db from 10 Hz . to 18 MHz .

## GEOMETRY

NOTE: Measurements made with an input of 1.0-2.5V P-P and with the display adjusted to 6 " high $\times 81 / 2$ " wide.
VERTICAL
a. Height of display at left side shall be within $\pm 2.0$ percent of height at right side.
b. Top and bottom pincushion or barrel shall be within $1.25 \%$ of the average height.

## HORIZONTAL

a. Width of display at top shall be within $\pm 2.5$ percent of width at bottom.
b. Side pincushion or barrel shall be within $1.0 \%$ of the average width.

LINEARITY
No character shall vary in width or height by more than $\pm 10 \%$ of the average width or height of all the characters in a row or column respectively. No specific character shall vary in width or height more than $\pm 10 \%$ of an adjacent character.

## SYNCHRONIZATION

HORIZONTAL
$15.75 \pm 0.5 \mathrm{KHz}$.
$18.60 \pm 0.5 \mathrm{KHz}$. (Optional)
Horizontal Blanking
$10.0 \mu \mathrm{sec}$. min.
Horizontal Phasing Control
$10.0 \mu \mathrm{sec}$. min. adjustment VERTICAL

47 to 63 Hz .
VERTICAL RETRACE TIME
$850 \mu \mathrm{sec}$. max.

## STORAGE

$55^{\circ} \mathrm{C}$. max. with bonded anti-reflective faceplate.
$65^{\circ} \mathrm{C}$. max. for plain faced CRT's.

## ENVIRONMENT

Operating temperature
$55^{\circ}$ max. (free air temperature of display electronics).
Altitude
$40,000 \mathrm{ft} .+$ storage \& shipment.
$10,000 \mathrm{ft}$. max. operating.

## WEIGHT

11.5 lbs. max. without optional power supply.
13.5 lbs. max. with optional power supply.
9.0 lbs. max. without frame.

## THEORY OF OPERATION

## POWER SUPPLY

Power Transformer TX201 is designed for use with 120 V or 240 V A.C. source. The secondary provides power to bridge rectifier (CR501, CR502, CR503 and CR504). The positive output of the bridge rectifier (junction of CR503 and CR504), forms the raw B+ supply ( $\sim 20 V D C$ ).

Voltage regulation is accomplished in the negative leg of the power supply through a feedback network consisting of transistors QX501 and QX502 and their associated circuitry. The emitter voltage of QX501 is maintained by diodes CR505, CR506 and CR507. The base voltage is provided by potentiometer RX506.

If B+ increases, diodes CR505, CR506 and CR507 will draw more current to maintain the emitter voltage of QX501. Additionally, the voltage developed across RX506 will increase, resulting in a higher positive voltage at the base of QX501 which will result in less conduction. This reduces the base current of QX502 since QX501 provides the emitter/base current path for QX502. When QX502 conducts less, the voltage drop across Q502 is increased thus lowering $B+$.

If B+ decreases, diodes CR505, CR506 and CR507 will reduce conduction to maintain the emitter voltage of QX501. Additionally, the base voltage provided by RX506 will decrease. Less voltage on the base of QX501 will cause it to increase conduction, resulting in a greater emitter/base current flow in QX502. With this condition the voltage drop for Q502 is less and $B+$ is increased.

## HORIZONTAL

The low-level horizontal section, which consists of transistors Q101 and Q102 (and associated circuitry), functions as a variable time delay monostable multivibrator. The input trigger for this circuit is provided by the horizontal drive pulse. The pulse is injected into the base or emitter (for either positive or negative pulse respectively) of Q101 through injection network C101, C111, R101, R110 and CR101. By varying the recovery time of the multivibrator, potentiometer R104 adjusts video information position (with respect to raster scan). Output of the monostable multivibrator, derived at the collector of Q102, is injected through a coupling network consisting of C110 and CR103. The resulting 'Lock"' signal is rereceived by one side of a precision astable multivibrator at the
emitter of Q103. The astable multivibrator circuit is completed through Q104 and associated circuitry. This circuit will act as a free running oscillator until the "Lock" signal is received from the previous stage. Once locked, an output pulse is formed at the emitter of Q104 which is then D.C. coupled to the base of the horizontal driver transistor, Q105.

Remainder of the horizontal circuit is straightforward. Features to be noted are: Width and Linearity Coils LX102 and LX101 in series with the yoke (TX202). Linearity is fixed and an adjustable coil is provided for width. The linearity coil has a magnetically biased core which makes the inductance of the coil dependent upon its current. Pincushion and geometric corrections are made at the factory by the addition of rubber magnets around the plastic ring of the yoke. D.C. operation of 12 volts is accomplished by the (optional) addition of a boost circuit at the horizontal sweep transformer.

## VERTICAL

The vertical circuit includes an oscillator consisting of transistors Q301 and Q302 and associated circuitry. Amplification is provided by transistors Q303 and Q304 with the emitter of Q304 feeding the base of the vertical driver Q305. The vertical output transistors, Q306 and Q307 are wired in the standard push-pull configuration. One feature of this vertical circuit is the addition of transistor Q308. This transistor doubles $B+$ during retrace, thus maintaining less than $800 \mu \mathrm{sec}$. of retrace time.

## VIDEO

The video amplifier circuit consists of transistors Q401 and Q402 and associated circuitry. The circuit comprises a cascode amplifier which is triggered by a positive pulse at pin 8 of the edge connector. Upon receiving the input pulse, conduction is initiated and the collector voltage of Q402 is lowered. Amplification of low frequency voltage gain is fixed by the ratio of R407 and R408. Gain is maintained to 18 MHz by the bandwidth enhancing components R406, C403, and L401. Resistors R402 and R403 provide bias for the amplifier.

The collector output of Q401 is D.C. coupled to the cathode of the C.R.T. through resistor R201. Raster cut-off is adjusted with the brightness control R114 which is connected to G1 of the C.R.T.


## ADJUSTMENT PROCEDURES FOR D12 VIDEO DISPLAY

1. External power is applied to the monitor through an AC line cord or a 4 pin molex connector. The unit is wired for 120 VAC $50 / 60 \mathrm{~Hz}$ operation. (240 VAC $50 / 60 \mathrm{~Hz}$ optional)
2. INPUT SIGNALS: Input signals are connected to the display board through a 10 pin edge connector:

Component Side of Display Board

A. Horizontal drive signal $-15750 \mathrm{~Hz} \pm 500 \mathrm{~Hz}$

B. Video drive signal


At a horizontal frequency of 15.7 KHZ the video drive signal should start 11 microseconds $\pm 5 \mu \mathrm{sec}$. after the leading edge of horizontal sync, and 900 microseconds or greater after the leading edge of vertical sync.
C. Vertical drive signal -47 Hz to 63 Hz


In normal operation the horizontal and vertical drive signals and signal ground are connected to the edge connector through a cable assembly. If this is not the case connect pins $1 \& 10$ together with a jumper wire at the edge connector.


Should the video drive level exceed the 2.5 volts specified, an external contrast control must be provided. The video drive signal is connected to the top end of the $500 \Omega$ pot, the bottom end is grounded and the wiper arm connects to the video input of the edge connector as shown.
3. Once power is applied to the display and the input signals connected, adjust the brightness control until the edges of the raster are visible.
4. Depending on the requirements for height and width of the video presentation, the vertical size control and width coil should be adjusted accordingly.
5. The power supply board also has a control to adjust the regulated $\mathrm{B}+$ of the monitor to +15 V . Check for proper adjustment.
6. Adjust the phase control to center the video information within the raster. (The contrast control may have to be adjusted to obtain a display of the video information.)
7. Adjust brightness control for visual cutoff of the raster.
8. Adjust external contrast control for desired luminance.
9. Adjust focus control for best possible overall focus.

## IMPORTANT NOTE: DAG GROUNDING.

Each unit provides for grounding of the main P.C. Board and CRT socket board to the dag of the CRT through the dag grounding spring.

The ground wires are connected to the shell bond or T-band through a terminal lug. Upon installing the Video Display in a terminal, this grounding procedure should be followed to provide adequate high voltage filtering and arc protection. This especially pertains to mounting the video display as a kit version.



| ITEM NQ. | PART NO. | DESCRIPTION | ITEM NO. | PART NO. | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C101 | 22-7614-06A | 330 PFD CAPACITOR 20\% DISC 50V | R303 | 63-9922-04 | 22K OHM RESISTOR 5\% FILM 1/4W |
| C102 | 22-7619-39A | 160 PFD CAPACITOR 5\% DISC NPO 50V | R304 | 63-9921-95 | 9.1 K OHM RESISTOR 5\% FILM 1/4W |
| C103 | 22-7619-39A | 160 PFD CAPACITOR 5\% DISC NPO 50V | R305 | 63-9922-10 | 39K OHM RESISTOR 5\% FILM 1/4W |
| C104 | 22-7622-28A | 56 PFD CAPACITOR 10\% DISC NPO 50V | R306 | 63-9921-40 | 47 OHM RESISTOR 5\% FILM 1/4W |
| C105 | 22-7619-39A | 160 PFD CAPACITOR 5\% DISC NPO 50V | R×307 | 63-10559-36 | 33 OHM RESISTOR 5\% FILM 1/4W |
| C106 | 22-7619-39A | 160 PFD CAPACITOR 5\% DISC NPO 50V | R308 | 63-9922-42 | 820K OHM RESISTOR 5\% FILM 1/4W |
| C107 | 22-7619-39A | 160 PFD CAPACITOR 5\% DISC NPO 50V | R309 | 63-10651-08 | CONTROL 250K OHM VERT SIZE |
| C108 | 22-7619-39A | 160 PFD CAPACITOR 5\% DISC NPO 50V | R310 | 63-9924-48 | 1.5 MEGOHM RESISTOR 10\% FILM 1/4W |
| C109 | 22-7152-03 | 4.7 MFD CAPACITOR + 100\%-10\% ELEC 25V | R311 | 63-9922-22 | 120K OHM RESISTOR 5\% FILM 1/4W |
| C110 | 22-7613A | 100 PFD CAPACITOR 10\% DISC 50V | R312 | 63-9922 | 15K OHM RESISTOR 5\% FILM 1/4W |
| C111 | 22-7622-28A. | 56 PFD CAPACITOR 10\% DISC 50 V | R313 | 63-9922-10 | 39K OHM RESISTOR 5\% FILM 1/4W |
| C112 | 22-7613-24A | . 01 MFD CAPACITOR 10\% DISC 50V | R314 | 63-9921-78 | 1.8K OHM RESISTOR 5\% FILM 1/4W |
| C113 | 22-7440 | . 0047 MFD CAPACITOR 10\% DISC 500V | R315 | 63-9922 | 15K OHM RESISTOR 5\% FILM 1/4W |
| CX114 | 22-7530-07 | . 015 MFD CAPACITOR $5 \%$ POLYESTER 400 V | R316 | 63-9921-69 | 750 OHM RESISTOR 5\% FILM 1/4W |
| C115 | 22-7656-13A | 22 PFD CAPACITOR 10\% DISC 50 V | R317 | 63-7816 | 5.6K OHM RESISTOR 5\% CARBON COMP |
| C116 | 22-7313 | 10 MFD CAPACITOR $20 \%$ NP ELEC 25 V |  |  | 1/2W |
| C117 | 22-7718-09 | 100 MFD CAPACITOR $20 \%$ ELEC 25 V | R318 |  |  |
| CX118 | 22-3748 | . 001 MFD CAPACITOR 10\% DISC 1KV | RX319 | 63-10565-56 | 220 OHM RESISTOR 5\% FILM 1/2W |
| C119 |  |  | R320 | 63-9922-04 | 22K OHM RESISTOR 5\% FILM 1/4W |
| C120 | 22-7722-02 | 2.2 MFD CAPACITOR 20\% ELEC 100V | R321 | 63-9921-45 | 75 OHM RESISTOR 5\% FILM 1/4W |
| C121 | 22-7722-01 | 1 MFD CAPACITOR 20\% ELEC 100V | R322 | 63-9921-84 | 3.3K OHM RESISTOR 5\% FILM 1/4W |
| C201 | 22-4905-01 | . 01 MFD CAPACITOR + 80\%-20\% 500V | R323 | 63-9921-70 | 820 OHM RESISTOR 5\% FILM 1/4W |
| C202 | 22-4905-01 | . 01 MFD CAPACITOR $+80 \%-20 \% 500 \mathrm{~V}$ | R324 | 63-9921-44 | 68 OHM RESISTOR 5\% FILM 1/4W |
| C203 | 22-4905-01 | . 01 MFD CAPACITOR + 80\%-20\% 500 V | R325 | 63-9921-10 | 2.7 OHM RESISTOR 5\% FILM 1/4W |
| C204 |  |  | R401 |  |  |
| CX205 | 22-7144-09 | 220 MFD CAPACITOR $+100 \%$ - $10 \%$ ELEC 35V | R402 | 63-9921-72 | 1 K OHM RESISTOR 5\% FILM 1/4W |
| CX206 | 22-7142-03 | 4.7 MFD CAPACITOR $+100 \%-10 \%$ ELEC 25 V | R403 | 63-9921-72 | 1 K OHM RESISTOR 5\% FILM 1/4W |
| C301 | 22-7613-24A | . 01 MFD CAPACITOR 10\% DISC 50V | R404 | 63-9921-40 | 47 OHM RESISTOR 5\% FILM 1/4W |
| C302 | 22-7548 | . 15 MFD CAPACITOR 10\% POLYESTER 50V | R405 | 63-9921-98 | 12K OHM RESISTOR 5\% FILM 1/4W |
| C303 | 22-7152-05 | 22 MFD CAPACITOR + 100\%-10\% ELEC 25V | R406 | 63-9921-32 | 22 OHM RESISTOR 5\% FILM 1/4W |
| C304 | 22-7720-09 | 100 MFD CAPACITOR 20\% ELEC 50 V | R407 | 63-10371-70 | 820 OHM RESISTOR 5\% FILM 2W |
| C305 | 22-7579-03 | 4.7 MFD CAPACITOR ELEC 16V | R408 | 63-9921-40 | 47 OHM RESISTOR 5\% FILM 1/4W |
| C306 | 22-7614-04A | 220 PFD CAPACITOR 20\% DISC 50V | R409 |  |  |
| C307 | 22-7389-02 | 1 MFD CAPACITOR 20\% ELEC 25 V | R410 |  |  |
| C308 | 22-7718-08 | 47 MFD CAPACITOR 20\% ELEC 25V | R411 | 63-9922-04 | $22 \mathrm{~K} \mathrm{OHM} \mathrm{RESISTOR} \mathrm{5} \mathrm{\%} \mathrm{FILM} \mathrm{1/4W}$ |
| C309 | 22-7152-04 | 10 MFD CAPACITOR + 100\%-10\% ELEC 25 V | R412 | 63-10651-05 | CONTROL 100K OHM BRIGHTNESS |
| C310 | 22-7614-18A | . 0033 MFD CAPACITOR $20 \%$ DISC 50 V | R413 | 63-9922-04 | 22 K OHM RESISTOR 5\% FILM 1/4W |
| C311 | 22-7615-08A | . 022 MFD CAPACITOR + 80\%-20\% DISC 50V | R414 | 63-7952 | 10 MEGOHM RESISTOR 5\% CARBON 1/2W |
| C312 | 22-7579-04 | 1000 MFD CAPACITOR 10\% ELEC 16V | R415 | 63-10651-07 | CONTROL 2 MEGOHM FOCUS |
| C313 | 22-7389-02 | 1 MFD CAPACITOR 20\% ELEC 25 V | R416 | 63-9922-18 | 82K OHM RESISTOR 5\% FILM 1/4W |
| C314 | 22-7614-20.A | . 0047 MFD CAPACITOR $20 \%$ DISC 50V | R417 | 63-9922-40 | 680K OHM RESISTOR 5\% FILM 1/4W |
| C315 |  |  | R418 | 63-9922 | 15K OHM RESISTOR 5\% FILM 1/4W |
| C401 | 22-7722-08 | 47 MFD CAPACITOR 20\% ELEC 100V | R419 |  |  |
| C402 | 22-7721-04 | 4.7 MFD CAPACITOR 20\% ELEC 63V | L101 | 20-3906 | COIL, RCF LINEARITY |
| C403 | 22-7613A | 100 PFD CAPACITOR 10\% DISC 50V | LX102 | 20-3882 | COIL, RCF TUNABLE WIDTH |
| C404 | 22-7724 | . 02 MFD CAPACITOR + 80\%-20\% DISC 500V | LX201 | 20-3824 | COIL, HORIZ FILTER |
| C405 | 22-3512 | . 01 MFD CAPACITOR + 40\%-10\% DISC 1KV | L401 | 20-3887-10C | COIL, RCF 6.8 uh |
| R101 | 63-9922 | 15K OHM RESISTOR $5 \%$ FILM 1/4W | T101 | 95-3136-03 | TRANSFORMER HORIZ DRIVER |
| R102 | 63-9919-94 | 8.2K OHM RESISTOR 2\% FILM 1/4W | TX102 | 95-3395-01 | HV SWEEP TRANSFORMER |
| R103 | 63-9919-94 | 8.2K OHM RESISTOR 2\% FILM 1/4W | TX202 A, B | 95-3397 | DEFLECTION YOKE |
| R104 | 63-10651-06 | CONTROL 25 K OHM (HORIZ PHASE) | CR101 | 103-142-01 | DIODE |
| R105 | 63-10533-05 | 357 K OHM RESISTOR $1 \%$ METAL FILM 1/4W | CR102 | 103-142-01 | DIODE |
| R106 | 63-9922-14 | 56 K OHM RESISTOR 5\% FILM 1/4W | CR103 | 103-142-01 | DIODE |
| R107 | 63-10533-04 | 267K OHM RESISTOR 1\% METAL FILM 1/4W | CR104 | 103-261-04A | DIODE |
| R108 | 63-9921-94 | 8.2K OHM RESISTOR 5\% FILM 1/4W | CR105 | 103-263A | DIODE |
| R109 | 63-9921-94 | 8.2K OHM RESISTOR 5\% FILM 1/4W | CR106 | 212-76 | DIODE |
| R110 | 63-9921-66 | 560 OHM RESISTOR 5\% FILM 1/4W | CR107 | 103-298-04 | DIODE |
| R111 | 63-9919-96 | 10K OHM RESISTOR 2\% FILM 1/4W | CR108 | 103-261-02A | DIODE |
| R112 | 63-9919-92 | 6.8K OHM RESISTOR 2\% FILM 1/4W | CR201 | 103-280-02 | DIODE ALT: 103-263 (2) IN PARALLEL |
| R113 | 63-10533-04 | 267K OHM RESISTOR 1\% METAL FILM 1/4W | CR301 |  |  |
| R114 | 63-10533-04 | 267 K OHM RESISTOR 1\% METAL FILM 1/4W | CR302 |  |  |
| R115 | 63-9919-84 | 3.3K OHM RESISTOR 2\% FILM 1/4W | CR303 |  |  |
| R116 | 63-9921-79 | 2 K OHM RESISTOR 5\% FILM 1/4W | CR304 | 103-142-01 | DIODE |
| R117 | 63-9919-86 | 3.9K OHM RESISTOR 2\% FILM 1/4W | CR305 | 103-261-02A | DIODE |
| RX118 | 63-10559-48 | 100 OHM RESISTOR 5\% FILM 1/4W | CR401 | 103-295-02A | DIODE |
| R119 |  |  | Q101 | 121-975 | TRANSISTOR \#I HORIZ OSC |
| R120 |  |  | Q102 | 121-975 | TRANSISTOR \#II HORIZ OSC |
| R $\times 121$ | 63-10565-24 | 10 OHM RESISTOR 5\% FILM 1/2W | Q103 | 121-975 | TRANSISTOR \# III HORIZ OSC |
| R122 | 63-9921-46 | 82 OHM RESISTOR 5\% FILM 1/4W | Q104 | 121-975 | TRANSISTOR \#IV HORIZ OSC |
| RX123 | 63-10559-40 | 47 OHM RESISTOR 5\% FILM 1/4W | Q105 | 121-819 | TRANSISTOR HORIZ DRIVER |
| RX124 | 63-10559-68 | 680 OHM RESISTOR 5\% FILM 1/4W | QX106 | 121-1039 | TRANSISTOR HORIZ OUTPUT |
| R125 | 63-9922-44 | 1 MEGOHM RESISTOR 5\% FILM 1/4W | Q301 | 121-975 | TRANSISTOR \#I VERT OSC |
| R126 | 63-9922-20 | 100K OHM RESISTOR 5\% FILM 1/4W | Q302 | 121-699 | TRANSISTOR \#II VERT OSC |
| RX127 |  |  | Q303 | 121-699 | TRANSISTOR \#I VERT AMP |
| RX128 | 63-10565 | 1 OHM RESISTOR 5\% FILM 1/2W | Q304 | 121-975 | TRANSISTOR \#II VERT AMP |
| R201 | 63-7763 | 330 OHM RESISTOR 5\% CARBON COMP 1/2W | Q305 | 121-972 | TRANSISTOR VERT DRIVER |
| R202 | 63-7710 | 16 OHM RESISTOR 5\% CARBON COMP 1/2W | Q306 | 121-819 | TRANSISTOR VERT OUTPUT I |
| R203 | 63-7799 | 2.2K OHM RESISTOR $10 \%$ CARBON COMP $1 / 2 \mathrm{~W}$ | $\begin{aligned} & \text { Q307 } \\ & \text { Q308 } \end{aligned}$ | $\begin{aligned} & 121-973 \\ & 121-819 \end{aligned}$ | TRANSISTOR VERT OUTPUT II TRANSISTOR VERT RETRACE CONTROL |
| R204 | 63-7827 | 10K OHM RESISTOR 10\% CARBON COMP | Q401 | 121-1034 | TRANSISTOR VIDEO OUTPUT |
|  |  | 1/2W | Q402 | 121-895 | TRANSISTOR VIDEO DRIVER |
| R205 | 63-7855 | 47K OHM RESISTOR 10\% CARBON COMP | E201 | 52-2240-01 | SPARK GAP (PART OF CRT SOCKET ASSY) |
|  |  | 1/2W | E202 | 52-2240-01 | SPARK GAP (PART OF CRT SOCKET ASSY) |
| R206 | 63-7771 | 470 OHM RESISTOR 10\% CARBON COMP | E203 | 52-2240-01 | SPARK GAP (PART OF CRT SOCKET ASSY) |
|  |  | 1/2W | E204 | 52-2240-01 | SPARK GAP (PART OF CRT SOCKET ASSY) |
| $\begin{aligned} & \text { R301 } \\ & \text { R302 } \end{aligned}$ | $\begin{aligned} & 63-9922-27 \\ & 63-9921-92 \end{aligned}$ | 200K OHM RESISTOR 5\% FILM 1/4W 6.8K OHM RESISTOR 5\% FILM 1/4W | VX201 | $\begin{aligned} & 100-684 \\ & 100-684-02 \end{aligned}$ | $\begin{aligned} & 12^{\prime \prime} \text { CRT OR } \\ & 12^{\prime \prime} \text { CRT } \end{aligned}$ |




## IMPORTANT SAFETY NOTICE

FOR X-RADIATION, FIRE OR SHOCK HAZARD PREVENTION, CERTAIN SPECIAL OR REDUNDANT PARTS ARE USED. USE ONLY EXACT REPLACEMENTS. DO
NOT ALTER THE CIRCUIT OR DEFEAT NOT ALTER THE CIRCUIT OR DEFEAT
THE FUSES. FAILURE TO COMPLY MAY THE FUSES. FAI


IMPORTANT SAFETY NOTICE
When servicing this chassis, under no circumstances should the original desijn be modified or altered without permission from the Zenith identicar to those in the original circuit, Special components are used to prevent shock and firre hazara. These critical components are shad-
ed on the schematic and parts ist for easy identication ed on the schematic and parts list for easy identification.
This circuit diagram may occasionally dififer from the
used. This way, implem may occasionaly difier from the actual circuit improvement changes into the set is not delayed until the new service
ind literatura is printed.

## IMPORTANT SAFETY NOTICE

 FOR X-RADIATION, FIRE OR SHOCK OR X-RADIATION, FIRE OR SHOCK HAZARD PREVENTION, CERTAIN SPE USE ONLY EXACT REPLACEMENTS. DO USE ONLY EXACT REPLACEMENTS. DO NOT ALTER THE CIRCUIT OR DEFEAT BE UNLAWFUL.
## LEGEND

| ITEM NO. | PARTNO. | DESCRIPTION | ITEMNO. | PARTNO. | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C101 | 22-7614-06A | 330 PFD CAPACITOR 20\% DISC 50V | R304 | 63-9921-95 | 9.1K OHM RESISTOR 5\% FILM 1/4W |
| C102 | 22-7619-39A | 160 PFD CAPACITOR 5\% DISC NPO 50V | R305 | $\begin{aligned} & 63-9922-10 \\ & 63-9921-40 \end{aligned}$ | 39K OHM RESISTOR 5\% FILM 1/4W 47 OHM RESISTOR 5\% FILM $1 / 4 \mathrm{~W}$ |
| C103 | 22-7619-39A | 160 PFD CAPACITOR 5\% DISC NPO 50V 56 PFD CAPACITOR $10 \%$ DISC 50 V | R306 R 307 | $\begin{aligned} & 63-9921-40 \\ & 63-10559-36 \end{aligned}$ | 47 OHM RESISTOR 5\% FILM 1/4W 33 OHM RESISTOR $5 \%$ FILM 1/4W |
| C104 | $22-7622-28 A$ $22-7619-39 A$ | 56 PFD CAPACITOR $10 \%$ DISC 50 V 160 PFD CAPACITOR $5 \%$ DISC NPO 50 V | RX307 R308 | $\begin{aligned} & 63-10559-36 \\ & 63-9922-42 \end{aligned}$ | 33 OHM RESISTOR 5\% FILM I/4W 820K OHM RESISTOR 5\% FILM 1/4W |
| C105 | 22-7619-39A | 160 PFD CAPACITOR 5\% DISC NPO 50V | R308 | $\begin{aligned} & 63-9922-42 \\ & 63-10651-08 \end{aligned}$ | CONTROL 250 K OHM VERT SIZE $1 / 4 \mathrm{~W}$ |
| C106 | 22-7619-37A | 130 PFD CAPACITOR 5\% DISC NPO 50 V | R309 |  | 15MEGOHMRESISTOR 10\% FILM 1 |
| C107 | 22-7619-39A | 160 PFD CAPACITOR 5\% DISC NPO 50V | R311 | 63-9922-22 | 120K OHM RESISTOR 5\% FILM 1/4W |
| C108 | 22-7619-32A | 82 PFD CAPACITOR 5\% DISC NPO 50V | R312 |  | 15 K OHM RESISTOR $5 \%$ FIL M 1/4W |
| C109 | 22-7152-03 | 4.7 MFD CAPACITOR $+100 \%-10 \%$ ELEC 25 V | R312 R313 | $\begin{aligned} & 63-9922 \\ & 63-9922-10 \end{aligned}$ | 39K OHM RESISTOR 5\% FILM 1/4W |
| C110 | 22-7613A | 100 PFD CAPACITOR 10\% DISC 50V | R313 | $\begin{aligned} & 63-9922-10 \\ & 63-9921-78 \end{aligned}$ | 1.8K OHM RESISTOR 5\% FILM 1/4W |
| C111 | 22-7622-28A | 56 PFD CAPACITOR 10\% DISC 50 V | R314 | $\begin{aligned} & 63-9921-78 \\ & 63-9922 \end{aligned}$ | 15K OHM RESISTOR $5 \%$ FILM 1/4W |
| C112 | 22-7613-24A |  | R316 | 63-9921-69 | 750 OHM RESISTOR 5\% FILM 1/4W |
| C113 C×114 | $22-7440$ $22-7530-07$ | . 0047 MFD CAPACITOR $5 \%$ POLYESTER 400 V | R317 | 63-7816 | 5.6K OHM RESISTOR 5\% CARBON COMP |
| C115 | 22-7656-13A | 22 PFD CAPACITOR 10\% DISC 50 V |  |  | 1/2W |
| C116 | 22-7313 | 10 MFD CAPACITOR 20\% NP ELEC 25 V | R318 |  |  |
| C117 | 22-7718-09 | 100 MFD CAPACITOR 20\% ELEC 25V | RX319 | 63-10565-56 | 220 OHM RESISTOR 5\% FILM 1/2W |
| CX118 | 22-3748 | . 001 MFD CAPACITOR 10\% DISC 1KV | R320 | 63-9922-04 | 22 K OHM RESISTOR 5\% FILM $1 / 4 \mathrm{~W}$ |
| C119 |  |  | R321 | 63-9921-45 | 75 OHM RESISTOR 5\% FILM 1/4W |
| C120 | 22-7722-02 | 2.2 MFD CAPACITOR 20\% ELEC 100V | R322 | 63-9921-84 | 3.3K OHM RESISTOR 5\% FILM 1/ 4 W |
| C121 | 22-7722-01 | 1 MFDCAPACITOR $20 \%$ ELEC 100V | R323 | 63-9921-70 | 820 OHM RESISTOR 5\% FILM 1/4W |
| C201 | 22-4905-01 | . 01 MFD CAPACITOR $+80 \%-20 \%$ DISC 500V | R324 | 63-9921-44 | 68 OHM RESISTOR 5\% FILM 1/4W |
| C202 | 22-4905-01 | . 01 MFD CAPACITOR $+80 \%-20 \%$ DISC 500 V | R325 | 63-9921-10 | 2.7 OHM RESISTOR 5\% FILM 1/4W |
| C203 | 22-4905-01 | . 01 MFD CAPACITOR + 80\%-20\% DISC 500 V | R401 | 63-9921-72 | 1 K OHM RESISTOR 5\% FILM 1/4W |
| C204 |  |  | R403 | 63-9921-72 | 1K OHM RESISTOR 5\% FILM 1/4W |
| CX205 | 22-7144-09 | 220 MFD CAPACITOR $+100 \%-10 \%$ ELEC 35 V |  | 63-9921-40 | 47 OHM RESISTOR 5\% FILM 1/4W |
| CX206 | 22-714,2-03 | 4.7 MFD CAPACITOR $+100 \%-10 \%$ ELEC 25 V | R404 | 63-9921-98 | $12 \mathrm{~K} \mathrm{OHM} \mathrm{RESISTOR} \mathrm{5} \mathrm{\%} \mathrm{FILM} 1 / 4 \mathrm{~W}$ |
| C301 | 22-7613-24A | .01 MFD CAPACITOR 10\% DISC 50V | R405 | 63-9921-32 | 22 OHM RESISTOR 5\% FILM -1/4W |
| C302 | 22-7548 | .15 MFD CAPACITOR $10 \%$ POLYESTER 50 V | R407 | 63-10371-70 | 820 OHM RESISTOR 5\% FILM 2 W |
| C303 C304 C305 | 22-7152-05 | 22 MFD CAPACITOR $+100 \%-10 \%$ ELEC 25 V 100 MFD CAPACITOR $20 \%$ ELEC 25 V | R408 | 63-9921-40 | 47 OHM RESISTOR 5\% FILM 1/4W |
| C305 | 22-7579-03 | 4.7 MFD CAPACITOR 10\% ELEC 16 V | R409 |  |  |
| C306 | 22-7614-04A | 220 PFD CAPACITOR 20\% DISC 50V | R410 |  |  |
| C307 | 22-7389-02 | 1 MFD CAPACITOR 20\% ELEC 25 V | R411 | 63-9922-04 | 22 K OHM RESISTOR 5\% FILM 1/4W |
| C308 | 22-7718-08 | 47 MFD CAPACITOR 20\% ELEC 50V | R412 | 63-10651-05 | CONTROL 100K OHM BRIGHTN |
| C309 | 22-7152-04 | 10 MFD CAPACITOR $+100 \%$ - $10 \%$ ELEC 25 V | R413 | 63-9922-04 | 22 K OHM RESISTOR 5\% FILM 1/4W |
| C310 | 22-7614-18A | . 0033 MFD CAPACITOR $20 \%$ DISC 50V | R414 | 63-7952 | 10 MEGOHM RESISTOR 5\% CARBON COMP |
| C311 | 22-7615-08A | . 022 MFD CAPACITOR + 80\%-20\% DISC 50 V |  |  |  |
| C312 | 22-7579-04 | 1000 MFD CAPACITOR 10\% ELEC 16 V | R415 | 63-10651-07 | CONTROL 2 MEGOHM FOCUS |
| C313 | 22-7389-02 | 1 MFD CAPACITOR 20\% ELEC 25V | R416 | 63-9922-18 | 82K OHM RESISTOR 5\% FILM 1/4W |
| C314 | 22-7614-20A | . 0047 MFD CAPACITOR 20\% DISC 50 V | R417 | 63-9922-40 | 680K OHM RESISTOR 5\% FILM 1 I 4 W |
| C401 | 22-7722-08 | 47 MFD CAPACITOR 20\% ELEC 100 V | R418 | 63-9922 | 15K OHM RESISTOR $5 \%$ FILM $1 / 4$ |
| C402 | 22-7721-04 | 4.7 MFD CAPACITOR 20\% ELEC 63 V | L101 | 20-3906-02 | COLL RCF TUNABIEWIDTH |
| C403 | 22-7613A | 100 PFD CAPACITOR 10\% DISC 50 V | Lx102 | 20-3905. |  |
| C404 | 22-7724 | . 02 MFD CAPACITOR + 80\%-20\% DISC 500 V | LX201 | 20-3824 | COIL, HORIZ FILTER CHOKE |
| C405 | 22-3512 | . 01 MFD CAPACITOR $+40 \%-10 \%$ DISC 1KV | L401 | 20-3887-10C | COIL, RCF 6.8 uh |
| R101 | 63-9922 | 15 K OHM RESISTOR 5\% FILM 1/4W | T101 | 95-3136-01 | TRANSFORMER HORIZ DRIVER |
| R102 | 63-9919-94 | 8.2K OHM RESISTOR 2\% FILM 1/4W | TX102 | 95-3395-01 | HV SWEEP TRANSFORM |
| R103 | 63-9919-94 | 8.2K OHM RESISTOR 2\% FILM 1/4W | TX202 A, B | 95-3397-01 | DEFLECTION YOKE |
| R104 | 63-10651-06 | CONTROL 25K OHM (HORIZ PHASE) | CR101 | 103-142-01 | DIODE |
| R105 | 63-10533-04 | 267 K OHM RESISTOR 1\% (METAL FILM) 1/4W | CR103 | 103-142-01 | DIODE |
| R106 | 63-9922-14 | 56K OHM RESISTOR 5\% FILM | CR104 | 103-261-04A | DIODE |
| R107 | 63-10533-11 | 200 K OHM RESIST | CR105 | 103-263A | DIODE |
| R108 | 63-9921-94 | 8.2K OHM RESISTOR 5\% FILM 1/4W | CR106 | 212-76 | DIODE |
| R109 | 63-9921-94 | 8.2K OHM RESISTOR 5\% FILM 1/4W | CR107 | 103-298-04 | DIODE |
| R110 | 63-9921-66 | 560 OHM RESISTOR 5\% 1/4W $/ 4 \mathrm{~W}$ | CR108 | 103-261-02A | DIODE |
| R111 | 63-9919-96 | 10K OHM RESISTOR $2 \%$ FILM 1/4W | CR201 | 103-280-02 | DIODE |
| R112 | 63-9919-92 | 6.8K OHM RESIST | CR301 |  |  |
| R113 | 63-10533-04 | 267K OHM RESISTOR $1 \%$ METAL FILM 1/4W | CR302 |  |  |
| R114 | 63-10919-84 | 3.3K OHM RESISTOR 2\% METAL FILM 1/4W | CR303 |  |  |
| R115 | 63-9919-84 | 2 K OHM RESISTOR 2\% FILM 1/4W | CR304 | 103-142-01 | DIODE |
| R117 | 63-9919-86 | 3.9K OHM RESISTOR $2 \%$ FILM 1/4W | CR305 | 103-261-02A | DIODE |
| RX118 | 63-10559-48 | 100 OHM RESISTOR 5\% FILM 1/4W | CR401 | 103-295-02A | DIODE |
| R119 |  |  | Q101 | 121-975 | TRANSISTORIHORIZ OSC |
| R120 |  |  | Q102 | 121-975 | TRANSISTOR IHHORIZOSC |
| RX121 | 63-10565-24 | 10 OHM RESISTOR 5\% FILM 1/2W | Q103 | $121-975$ | TRANSISTOR IV HORIZ OSC |
| R122 | 63-9921-46 | 82 OHM RESISTOR 5\% FILM 1/4W | Q104 | $121-975$ | TRANSISTORV HORIZ |
| RX123 | 63-10559-40 | 47 OHM RESISTOR 5\% FILM 1/4W | Q105 | 121-8199 | TRANSISTOR HORIZ OUTPUT |
| RX124 | 63-10559-68 | 680 OHM RESISTOR 5\% FILM $1 / 4 \mathrm{~W}$ | Qx10 | 121-975 | TRANSISTOR VERTOSC\#1 |
| R125 | 63-9922-44 | 1 MEGOHM RESISTOR 5\% FILM | Q302 | 121-699 | TRANSISTOR VERT OSC \#2 |
| R126 | 63-9922-20 | 100K OHM RESIS | Q303 | 121-699 | TRANSISTOR VERT AMP \#1 |
| RX128 | 63-10565 | 330 OHM RESISTOR $5 \%$ CARBON COMP 1/2W | Q304 | 121-975 | TRANSISTOR VERT AMP \#2 |
| R201 | 63-7763 | 16 OHM RESISTOR 5\% CARBON COMP $1 / 2 \mathrm{~W}$ | Q305 | 121-972 | TRANSISTOR VERT DRIVER |
| R203 | 63-7799 | 2.2K OHM RESISTOR 10\% CARBON COMP | Q306 | 121-819 | TRANSISTOR VERT OUTPUT 1 |
| R203 | -3-7799 | 1/2W | Q307 | 121-973 | TRANSISTOR VERT OUTPUT 2 |
| R204 | 63-7827 | 10K OHM RESISTOR 10\% CARBON COMP | Q308 | 121-819 | TRANSISTOR VERT RETRACE CONTROL |
|  | 63-7855 | 47K OHM RESISTOR 10\% CARBON COMP | Q402 | 121-895 | TRANSISTOR VIDEO DRIVER |
| R205 | 63-7855 | $1 / 2 \mathrm{~W}$ | E201 | 52-2240-01 | SPARK GAP (PART OF CRT SOCKET ASSY) |
| R206 | 63-7771 | 470 OHM RESISTOR 10\% CARBON COMP | E202 | 52-2240-01 | SPARK GAP (PART OF CRT SOCKET ASSY) |
| R206 |  | 1/2W | E203 | 52-2240-01 | SPARK GAP (PART OF CRT SOCKET ASSY) |
| R301 | 63-9922-27 | 200K OHM RESISTOR 5\% FILM 1/4W | E204 | 52-2240-01 | SPARK GAP (PART OF CRT SOCKET ASSY) |
| R302 | 63-9921-92 | 6.8K OHM RESISTOR 5\% FILM 1/4W | VX201 | 100-684 | $12^{\prime \prime}$ CRT OR |
| R303 | 63-9922-04 | 22 K OHM RESISTOR 5\% FILM 1/4W |  | 100-684-02 | $12^{\prime \prime} \mathrm{CRT}$ |



| LEGEND |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ITEM NO. | PART NO. | DESCRIPTION | ITEM NO. | PART NO. | DESCRIPTION |
| C501 | 22-7154-13 | 2200 MFD CAP ELECT $+100 \%-10 \% 35 \mathrm{~V}$ | RX508 | 63-9921-58 | 270 OHM RESISTOR 5\% FILM 1/4W |
| C502 | 22-7152-08 | 100 MFD CAP ELECT + 100\%-10\% 25V | T201 | 95-3396 | TRANSFORMER, POWER 110/220V |
| C503 | 22-7717-09 | 100 MFD CAP ELECT 20\% 16V | CR501 | 103-261-04A | DIODE |
| C504 | 22-7154-08 | 100 MFD CAP ELECT + 100\%-10\% 35V | CR502 | 103-261-04A | DIODE |
| R501 | 63-7769 | 430 OHM RESISTOR 5\% CARBON COMP 1/2W | CR503 | 103-261-04A | DIODE |
| R502 | 63-7715 | 22 OHM RESISTOR 10\% CARBON COMP 1/2W | CR504 | 103-261-04A | DIODE |
| R503 | 63-10449-69 | 75 OHM RESISTOR WW 5\% 7W | CR505 | 103-279-09A | DIODE ZENER 4.7V |
| R504 | 63-7743 | 100 OHM RESISTOR 10\% CARBON COMP 1/2W | $\begin{aligned} & \text { CR506 } \\ & \text { CR507 } \end{aligned}$ | $\begin{aligned} & 103-142-01 \\ & 103-142-01 \end{aligned}$ | $\begin{aligned} & \text { DIODE } \\ & \text { DIODE } \end{aligned}$ |
| RX505 | 63-9921-72 | 1 K OHM RESISTOR 5\% FILM 1/4W | Q501 | 121-1021 | TRANSISTOR ERROR AMP |
| RX506 | 63-10651-01 | CONTROL $1 \mathrm{~K} \mathrm{OHM} \mathrm{( } \mathrm{C}$ + ADJ) | QX502 | 121-992-01 | TRANSISTOR VOLTAGE CONTROL |
| RX507 | 63-9921-66 | 560 OHM RESISTOR 5\% FILM 1/4W | FX502 | 136-120-06 | FUSE 2.5 AMP 32V |



DT1

## Section 4

## POWER SUPPLY MODULE

## A. Theory of Operation

The power supply is designed for full wave center tapped operation with series pass regulation. One center tapped winding is used to develop the +5 volt supply. A 5 volt, 3 terminal regulator is used to develop a 3 amp regulated output capability. The regulator is virtually blowout proof and has internal current limiting, power limiting and thermal shutdown. A second center tapped winding is used to develop the $\pm 12$ volt supplies. The -5 volt supply is derived from the -12 volt supply. These supplies are also implemented using 3 terminal regulators. These regulators have a 1 amp output capability with internal current limiting, power limiting and thermal shutdown.

The power supply is designed for convection cooling. The 3 terminal regulators are attached to the aluminum rear panel for thermal conduction; the rear panel is black-anodized to maximize radiation. Thermally conductive pads are installed between the regulators and the rear panel. If a regulator is replaced the pads must also be replaced or a thermally conductive grease applied.

## PARTS LIST

Title: ASSY-POWER SUPPLY, 1061

## ITEM DESCRIPTION

1 Assy-Power Supply, 1061
2 Trimpot - 500 Ohrn
3 IC-LIN, Voltage Regulator 5V
4 IC-LIN, Voltage Regulator I2V
5 IC-LIN, Voltage Regulator -I2V
6 IC-LIN, Voltage Regulator -5V
7 Diode
8 Diode
9 Capacitor-10,000 MFD/I5V, Ele.
10 Capacitor-2500 MFD/25V, Elec.
11 Capacitor-10 MFD/63V, Elec.
12 Capacitor-. 1 MFD/50V, Disc.
13 Fuse - I Amp, 125V, Slo-Blo
14 Transformer
\#D53615

| PART NO. | INVENTORY | I | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | $3 B 2 I 59$ | $X$ |  |  |  |
| 9IX | $6 B 031 I$ | $X$ |  |  |  |
| LM323K-5 | $33 B 0363$ | $X$ |  |  |  |
| 78I2CK | $33 B 0364$ | $X$ |  |  |  |
| 79I2UC | $33 B 0365$ | $X$ |  |  |  |
| 79M05UC | $33 B 0256$ | $X$ |  |  |  |
| IN5624 | 32B027I |  |  | $X$ |  |

IN4003 32C0133 X
TVAll75.8 I5B0306 X
TVAI213.5 15B0307 X

| VTTIOD63 | 15B0196 |  |  |
| :--- | :--- | :--- | :--- |
| DG0I5E104Z | 15B0304 |  | $X$ |
| 313001 | $17 B 0183$ | $X$ |  |
| $023-2851$ | $7 B 0240$ | $X$ |  |

## ORDERING INFORMATION

1) For ordering information and latest prices, contact your local representative or the RESEARCH, Incorporated factory in Minneapolis, Minnesota.
2) When ordering spare parts, please include references both to this parts list number and revision level, plus, the Model Number and Serial Number of the instrument for which these parts are being ordered.

## Section 5

## KEYBOARD MODULE

## A. Theory of Operation

The keyboard consists of mechanically sealed switches connected in a matrix which is located directly in the microprocessor memory space. The microprocessor scans the addresses at which keys are located and determines when a key has been pressed. Thus, the keyboard is encoded by the microprocessor. Functions such as switch debouncing, n-key rollover and automatic repeat of "held" keys are performed by the microprocessor. A diode is connected electrically in series with each switch to isolate the switches from each other.

The address lines from the logic card are labeled KAO through KA3. The data lines to the logic card are labeled KB0 through KB7. A one-of-16decoder is used to decode the address lines and drive the data lines. The switches are connected in series between the decoder and the data lines. A pull up resistor on the logic card holds the data lines at +5 volts; when a key is pressed (and the microprocessor addresses the line that the switch is connected to) the active low output of the decoder will pull the data line to near 0 volts. The microprocessor senses a logic 0 for keys which are active and a I for keys which are not active.

An LED is supplied on the keyboard which illuminates whenever the keyboard is correctly plugged into the terminal and power is applied to the terminal. The keyboard cable connects to the rear of the Teleray. A round shielded cable is used. The shield is connected to chassis ground and to the metal key mounting surface to discharge operator induced static electricity.

| Key Legend | No Shift | Shift | Control | Key Legend | No Shift | Shift | Control | Key Legend | No Shift | Shift | Control |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Space | Space | Space | Space | W | w | W | ETB | Clear EOL | $\begin{aligned} & \text { Clear } \\ & \text { EOL } \end{aligned}$ | Clear Line | ** |
| $T$ | $T$ | $T$ | 5 | E | e | E | ENQ | Del Line | -Delete Line- |  |  |
| Caps Lock | - | Caps Lock |  | R | r | R | DC2 | Insert Line | - Insert Line- |  |  |
| Shift | - | Shift | - | T | $\dagger$ | T | DC4 | Del Char | -Delete Character- |  |  |
| Z | z | Z | SUB | Y | $y$ | Y | EM | Insert Char | - Insert Character- |  |  |
| X | $\times$ | X | CAN | U | U | U | NAK | Xmit Line | -Transmit Line- |  |  |
| C | c | C | ETX | 1 | i | 1 | HT | Xmit Msg | - Transmit Message- |  |  |
| V | v | V | SYN | O | o | O | SI | Xmit Page | -Transmit Page- |  |  |
| B | b | B | STX | P | P | P | DLE | Print | -Print All- |  |  |
| N | n | N | SO | [ | [ | \{ | ESC | CR | CR | CR | CR |
| M | m | M | CR | 1 | 1 | ! | FS | 0 | 0 | 0 | D |
| , | , | $<$ | NUL | $\stackrel{ }{+}$ | $\leftarrow$ | $\leftarrow$ | $\leftarrow$ | - | - | - |  |
| - | - | $>$ | NUL | ESCAPE | ESC | ESC | ESC | 1 | 1 | 1 | 1 |
| 1 | 1 | ? | US | 1 | 1 | 1 | NUL | 2 | 2 | 2 | 2 |
| Shift | - | Shift | - | 2 | 2 | @ | NUL | 3 | 3 | 3 | 3 |
| Line Feed | LF | LF | LF | 3 | 3 | \# | NUL | 4 | 4 | 4 | 4 |
| $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | 4 | 4 | \$ | NUL | 5 | 5 | 5 | 5 |
| DEL | DEL | DEL | DEL | 5 | 5 | \% | NUL | 6 | 6 | 6 | 6 |
| Control |  | Control | - | 6 | 6 | $\wedge$ | NUL | 7 | 7 | 7 | 7 |
| A | a | A | SOH | 7 | 7 | \& | NUL | 8 | 8 | 8 | 8 |
| S | S | S | DC3 | 8 | 8 | * | NUL | 9 | 9 | 9 | 9 |
| D | d | D | EOT | 9 | 9 | ( | NUL | Break | 270 msec Break- |  |  |
| F | f | F | ACK | 0 | $\emptyset$ | ) | NUL | Interrupt (to NMI) |  |  |  |
| G | g | G | BEL | , | - | - | NUL |  |  |  |  |
| H | h | H | BS | = | = | + | NUL |  |  |  |  |
| J | j | J | LF | $\cdots$ | , | $\sim$ | RS |  |  |  |  |
| K | k | K | VT | Bk Space | BS | BS | BS |  | Key Up |  | Key Down |
| L | 1 | L | FF | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ |  | (Logic 1) |  | (Logic 0) |
| ; | ; | I | NUL | FI | FI | F5 | ** | LOCAL | ON LINE |  | Local Mode |
| 1 | 1 | " | NUL | F2 | F2 | F6 | ** | SCROLL | Page Mode |  | Scroll Mode |
| ] | $\bigcirc$ | \} | GS | F3 | F3 | F7 | ** | XPRINT | Normal |  | Xparent Mode |
| Return | CR | CR | CR | F4 | F4 | F8 | ** | BLOCK | Character |  | Block Mode |
| $\rightarrow$ | $\rightarrow$ | $\rightarrow$ | $\rightarrow$ | Tab Set | Tab Set | Tab Clr | ** |  |  |  |  |
| Tab | Tab | Back Tab | ** | CIr Page | - | Clear Page | - |  |  |  |  |
| Q | q | Q | DCI | Clr EOP | - | Clear EOP | - |  |  |  |  |

Note: On these keys the control key input is ignored. Control overrides shift except for keys marked $* *$ in Control column; on the marked keys the control input is ignored.

KEYBOARD CODING - STANDARD


Keyboard Coding - Numbered keys are those whose coding and/or legend changes for the European version of the keyboard. The coding and legend changes for these keys are shown on the following page.

## EUROPEAN KEYBOARD LEGENDS/CODING

| Keytop for Circled Number | LEGEND <br> Swedish <br> Keytop | LEGEND German | LEGEND Norwegian Danish | Unshift | ASCII Coding Shift | CTRL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | \& | '\& | \& | 6 | \& | NUL |
|  |  |  |  |  |  |  |
|  | 6 | 6 | 6 |  |  |  |
| 2 | 1 | 1 | 1 | 7 | 1 | NUL |
|  |  |  |  |  |  |  |
|  | 7 | 7 | 7 |  |  |  |
| 3 | ( | ( | ( | 8 | ( | NUL |
|  |  |  |  |  |  |  |
|  | 8 | 8 | 8 |  |  |  |
| 4 | ) | ) | ) | 9 | ) | NUL |
|  |  |  |  |  |  |  |
|  | 9 | 9 | 9 |  |  |  |
| 5 | = | = | = | 0 | $=$ | NUL |
|  | 0 | 0 | 0 |  |  |  |
| 6 | ? | ? | ? | + | ? | NUL |
|  |  |  |  |  |  |  |
|  | $+$ | + | $+$ |  |  |  |
| 7 | none | § | @ | 1 | @ | NUL |
|  | E' | $\lambda$ | \ |  |  |  |
| 8 | > | > | > | > | $<$ | NUL |
|  | $<$ | $<$ | $<$ |  |  |  |
| 9 | none | none |  | \} | ] | GS |
|  | A | ü | A |  |  |  |
| 10 | none | $\wedge$ | $\wedge$ | $\sim$ | $\wedge$ | RS |
|  | U | $\beta$ | $\sim$ |  |  |  |
| 11 | none | none | none |  | 1 | FS |
|  |  |  |  | 1 |  |  |
|  | $\because$ | $0 \cdot$ | $\emptyset$ |  |  |  |
| 12 | none | none | none | \{ | [ | NUL |
|  | $\ddot{A}$ | $\ddot{\text { A }}$ | AE |  |  |  |
| 13 | * | * | * | 1 | * | NUL |
|  |  |  |  |  |  |  |
|  | 1 | ' | 1 |  |  |  |
| 14 | ; | ; | ; | , | ; | NUL |
|  | , | , | , |  |  |  |
| 15 | : | : | : | - | : | NUL |
|  |  |  |  |  |  |  |
| 16 | - | - | - | - | - | US |
|  |  |  |  |  |  |  |
|  | - | - | - |  |  |  |
| 17 | " | " | " | 2 | " | NUL |
|  |  |  |  |  |  |  |
|  | 2 | 2 | 2 |  |  |  |




| KA |  | KB7 | KB6 | KB5 | KB4 | KB3 | KB2 | KBI | KB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3210 |  |  |  |  |  |  |  |  |  |
| 0000 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0001 | I |  |  |  |  |  |  | 9 | 8 |
| 0010 | 2 | G | F | E | D | C | B | A | Space |
| 0011 | 3 | 0 | N | M | L | K | J | 1 | H |
| 0100 | 4 | W | V | U | T | S | R | Q | P |
| 0101 | 5 | $=$ |  |  |  |  | Z | Y | $x$ |
| 0110 | 6 | 1 | - | $=$ | , | ; | 1 |  |  |
| 0111 | 7 |  |  |  |  |  |  |  |  |
| 1000 | 8 | DEL | BREAK | RETURN |  | ESC | LF | TAB | BS |
| 1001 | 9 | $\begin{gathered} \text { CLEAR } \\ \text { EOP } \end{gathered}$ | $\begin{aligned} & \text { CLEAR } \\ & \text { PAGE } \end{aligned}$ | $\begin{aligned} & \text { TAB } \\ & \text { SET } \end{aligned}$ | $\begin{aligned} & \text { CLEAR } \\ & \text { EOL } \end{aligned}$ | F4 | F3 | F2 | FI |
| 1010 | A | PRINT | $\begin{aligned} & \text { XMT } \\ & \text { PAGE } \end{aligned}$ | $\begin{aligned} & \text { XMT } \\ & \text { MSG } \end{aligned}$ | $\begin{aligned} & \text { XMT } \\ & \text { LINE } \end{aligned}$ | $\begin{aligned} & \text { INST } \\ & \text { CHAR } \end{aligned}$ | $\begin{aligned} & \text { DEL } \\ & \text { CHAR } \end{aligned}$ | INST <br> LINE | $\begin{aligned} & \text { DEL } \\ & \text { LINE } \end{aligned}$ |
| 1011 | B |  |  |  |  |  |  |  |  |
| 1100 | C* | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1101 | D* | CTRL |  | CR |  |  | - | 9 | 8 |
| 1110 | E | SHIFT | $\begin{aligned} & \text { CAPS } \\ & \text { LOCK } \end{aligned}$ |  |  |  |  |  | SHIFT |
| 1111 | F | LOCAL | TRANS PAREN |  |  |  |  | BLOCK | SCROLL |

Interrupt = dedicated line to connector
*These rows contain the numeric block

$$
\frac{\text { All Addresses (KA) located at } 000 \times}{\text { Keyswitch Memory Addresses }} 16
$$

KEYBOARD SCHEMATIC - Continued

## KEYBOARD CONNECTOR/CABLE PIN ASSIGNMENT

| Keyboard <br> Pin No. | Signal Name | Wire Color | Rear Panel Connector Pin No. |
| :---: | :---: | :---: | :---: |
| I | Logic Ground | White-Red | 23 |
| 2 | $+5 \mathrm{~V}$ | Green | 6 |
| 3 | KA0 | Orange | 4 |
| 4 | KAI | Brown | 2 |
| 5 | KA2 | Black | 1 |
| 6 | KA3 | Red | 3 |
| 7 | Interrupt | Blue | 7 |
| 8 | KB7 | White | 10 |
| 9 | KB4 | Grey | 9 |
| 10 | KB6 | Yellow | 5 |
| 11 | KB5 | Violet | 8 |
| 12 | KB3 | White-Yellow | 24 |
| 13 | KB2 | White-Brown | 12 |
| 14 | KBI | White-Orange | 25 |
| 15 | KB0 | White-Black | 11 |
| 16 | Unused |  |  |
| 17 | Chassis Ground | White-Blue | 13 |
| 18 | Unused |  |  |



## KEYBOARD PARTS LIST

| Title | Quantity <br> Used |
| :--- | :---: |
| 1062 Keyswitch, momentary | 91 |
| 1062 Keyswitch, locking | 6 |
| Diode, IN914 or equivalent | 97 |
| IC, I of 16 decoder 74l54 | 1 |
| LED GE\# LED 55B or equivalent | 1 |
| Resistor, $47 \Omega$, I/4 watt, carbon | 1 |

## Section 6

## LOGIC MODULE

## A. Architecture

The Teleray logic is a microprocessor oriented bus structured design. Specialized hardware is provided for the display of data from RAM on the CRT (display refresh hardware, character generator). Specialized hardware is also provided for enhancing the data display (Field Modifier Logic). Bus oriented interfaces are provided for the keyboard, the Serial Input/Output and for the rear panel switches. Program space for ROM and RAM is also provided. the Logic Module Architecture Diagram shows this structure; the Logic Module Block Diagram further details the organization.

## B. Theory of Operation

1. Display Refresh Hardware

This logic controls the monitor and provides time and address references for retrieving data from memory. The display on the TELERAY monitor is a "raster" scan. The electronic beam scans the face of the CRT 60 times a second following the generalized pattern shown below. The pattern is "non-interlaced"; i.e., the beam starts at the same place every time and horizontal lines remain distinct. The "vertical sync" signal causes the beam to return to the top left corner of the screen; the "horizontal drive" signal causes the beam to start a new line. The characters are formed when the beam is moving from left to right by illuminating a given position as the beam passes. The signal which provides the "illumination" information to the monitor is the video signal. The timing section of the TELERAY logic provides the Horizontal Drive and Vertical Sync and controls the Video signal.


The characters are formed within a $7 \times 9$ dot matrix. There are seven dots horizontally and nine dots vertically. In addition, there are three dots (horizontally) of intercharacter separation and three lines of vertical interline separation. Each character position then occupies 12 horizontal lines of ten dots per line, and the characters themselves are formed on a $7 \times 9$ matrix field within this $10 \times 12$ position field.



LOGIC MODULE BLOCK DIAGRAM

Eighty characters are formed on each horizontal line (a total of $80 \times 10=$ 800 dots per scan line). Timing for an additional 20 character positions is provided on each line to allow the beam to return from the right side of the CRT to the left side and to provide a "margin" on each side of the data on the CRT screen. Each horizontal line contains a total of $80+20$ $=100$ character positions. As mentioned earlier, 12 horizontal lines are used to write a single row of characters. The TELERAY is capable of displaying 24 character rows in a page, or frame. The timing additionally provides for more rows to give the beam time to return from the bottom of the CRT to the top, and leave a margin at top and bottom. A total of 310 scan lines are thus used as the beam scans the entire face of the CRT (one frame). When the TELERAY is set for 50 Hertz refresh, 372 scan lines are used.

Characters are formed by selectively illuminating the proper dot positions within the matrix. Ten dots are allowed horizontally for each character, 100 characters for each line, 12 lines for each character row, and 25 and $10 / 12$ character rows per frame. At 50 Hertz refresh there are 31 character rows per frame.

A crystal oscillator provides the base for all timing. The period of the oscillator controls the width of one dot. The dot counter then counts groups of ten dots ( - by 10) to indicate horizontal character positions. The dot counter is also used to clock out the video information.

The character-per-line counter counts 100 characters ( $\div$ by 100). The horizontal drive signal is derived from this "character-per-line timing counter". Decoding is used to correctly set the relationship between the video information and the horizontal drive signal. This counter is also used to generate the microprocessor clock.

The Character Scan counter counts scan lines and divides by 12 (counts to 12) to indicate when a character line has been completed. Outputs from this counter also go to the character generator to indicate which line within the character is to be displayed.

The Character Line Counter counts the character rows. Decoding on this counter locates the Vertical Sync signal to center the video information on the CRT face vertically. If the TELERAY is set for 50 Hz refresh this counter is modified so that 31 character rows are counted.

Some frequencies associated with the above discussion follow:

| Master OSC | 18.6 MHZ | 53.8 nsec period |
| :--- | :--- | :--- |
| Dot Counter Output | 18.6 KHZ | 53.8 nsec period |
| Horizontal Drive | 18.6 KHZ | 53.8 usec period |
| Character Row | 1.55 KHZ | 64.5 usec peirod |
| Vertical Sync | 60 HZ | 16.67 msec period |
| OR | 50 HZ | 20 msec period |

The display hardware maintains a set of address counters called Current Address Counters. At the beginning of each frame the starting address of the frame is loaded from the microprocessor written Top of Page Register (TOPR) into these counters. Two characters are read out of the display memory during $\emptyset 1$; the UP only uses the RAM during $\emptyset 2$. This hardware address counter controls which characters are read from the display RAM. Scrolls are effected by changing the contents of TOPR. If the hardware display counters reach the end of the display memory, the Clear Current Address Counter (CLC) signal will be generated resetting the counters to the start of display memory.

Clocks for the Current Address Counters are derived from the Dot Counter, the Character Counter, the Character Scan Counter and from the Line Counter. There will be 80 clocks on the beginning of every Character Scan to advance the Current Address Counters. Since the Character Counter is used to clock both these counters and to generate the microprocessor clocks, the microprocessor and the Current Address Counters are always in synchronization with each other. During Clock Ø1, the Address Counters are used to access the Display RAM; during Clock $\emptyset 2$ the microprocessor can access Display RAM.

Wide mode is controlled by the microprocessor. When the Output Control Register bit is set to a I the display refresh hardware goes to Wide mode; the video clocks run at half their normal speed - horizontal and vertical remain unchanged, of course. In Wide mode, the Address Counters count at half their normal speed except during the twelveth scan. During this scan the counters always count at their normal rate to ensure that they will be at the correct location for the start of scan I on the following character line.

## 2. Character Generator and Field Modifier Logic

The Teleray uses a ROM to convert the ASCII coded information in the display memory to a dot pattern forming characters on the CRT face. All seven dots are outputted by the character generator ROM in parallel. These dots are serialized by the video shift register and are presented to the video amplifier of the monitor one at a time. The video shift register uses clocks developed from the dot counter to clock the dots to the video amplifier.

A mask programmed 2 K by 8 ROM is used as the character generator. Ultraviolet erasable (UVEPROM) versions of this ROM are available. The ROM has 8 data outputs, the eighth bit is unused for all characters. The four least significant address lines are controlled by the character scan counter. These lines are used to determine which row of dots within the character will be displayed. The seven most significant address lines are the ASCII coded dots from the display memory. The Teleray display font is shown on the following page.

Characters are accessed from the Display Memory in pairs. A bus is used to route this data one character at a time to both the character generator and to the Field Modifier logic. The Display Memory bit map shows the coding used within the Display Memory. If memory bit 7 is a I; the character is treated as a field modifier character and the character is loaded into a latch. The outputs of this latch, when set to a I will:

Coding Example
Seven Most Significant Address Lines = 4 D Character = "M"

$\left.\begin{array}{ll}1011 & 0 \\ 1100 & 0 \\ 1101 & 0 \\ 1110 & 0 \\ 1111 & 0\end{array}\right\}$
All Zero
Unused
llll 00000000

| BIT | $\begin{gathered} \text { FIELD } \\ \text { MODIFIER } \\ \text { CHARACTER } \\ \hline \end{gathered}$ | DATA CHARACTER |
| :---: | :---: | :---: |
| 7 | 1 | 0 |
| 6 | Z | $X$ (b7 in ASCII) |
| 5 | Y (Underscore) | $X$ (b6 in ASCII) |
| 4 | Y (Inverse) | $X$ (b5 in ASCII) |
| 3 | $Y$ ( Dim ) | X (b4 in ASCII) |
| 2 | $Y$ (Blink) | X (b3 in ASCII) |
| 1 | Z | X (b2 in ASCII) |
| 0 | Z | $X(b \mid$ in ASCII) |
| Legend |  |  |
| $X=$ data bits, ASCII coded <br> $Y=$ attribute bits <br> $Z=$ reserved (currently unused) |  |  |

## DISPLAY MEMORY BIT MAP

[^0]
## 3. Display Memory and Program Memory

The Display Memory is implemented with 4 of IK by 4 static RAMs. These RAMs are organized into an even bank of 8 bits and an odd bank of 8 bits. The refresh hardware accesses one character from each bank during microprocessor $\emptyset 1$. These characters are stored in a buffer register and fed to the character generator and attribute logic one at a time. There are 2048 bits of display memory but only 1920 are needed for the display of 24 by 80 characters. The remaining 128 bits are used by the program. See the memory maps for the description of their use. 1024 additional bits of RAM memory are provided for program use. Again, see the memory maps. 4 K bits of ROM space are installed for the standard program. An additional IK bit can be installed if necessary.
4. Keyboard and Switch Interfaces

The rear panel switches and the keyboard can be read directly by the microprocessor. The switches and the keyboard are located in the microprocessor address space and during a read operation the appropriate switches are gated onto the microprocessor data bus by tri-state integrated circuits. The switches and the keyboard are scanned by the microprocessor. No interrupts are generated by the hardware. A hardware timer does generate an interrupt every 645 microseconds to help the microprocessor "time" its scans. See the memory maps for the switch and keyboard memory locations.

The microprocessor converts the key contact inputs to ASCII characters. The microprocessor keyboard coding table lists the hexidecimal codes generated for each memory address.

| MEMORY <br> ADDRESS/ BIT | Code In No Shift | Code In Shift | Code In Control | MEMORY ADDRESS/ BIT | Code With No Shift | Code With Shift | Code With Control | MEMORY <br> ADDRESS/ BIT | No Shift | Shift | Control |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 Space | 20 | 20 | 20 | 53 W | 77 | 57 | 17 | 94Clear <br> EOL | LF Clear EOL | LF Clear Line | ** |
| B0 9 | Home LF | Home LF | Home LF | 25 E | 65 | 45 | 05 | $\begin{aligned} & \text { A } 0 \text { Del } \\ & \text { Line } \end{aligned}$ | LF | Delete Line | LF |
| E 6 | KF | Caps Lock | KF | $42 \cdot R$ | 72 | $5 ?$ | 12 | A I Insert | LF | Insert Line |  |
| E 7 | KF | Shift | k' | 44 T | 74 | 54 | 14 | A. 2 Del Char. | LF | Delete Char. |  |
| 52 z | 7A | 5 A | IA | 51 y | 79 | 59 | 19 | A 3 Insert | LF | Insert Char. |  |
| 50 x | 78 | 78 | 18 | 45 u | 75 | 55 | 15 | A 4 Trans. Line | LF | Trans. Line |  |
| 23 c | 63 | 43 | 03 | 311 | 69 | 49 | 09 | $\begin{gathered} \text { A } 5 \text { Trans. } \\ \text { ivisg. } \end{gathered}$ | LF | Trans. Message |  |
| 46 V | 76 | 56 | 16 | 370 | 6 F | 4F | OF | $\begin{gathered} \text { A } 6 \begin{array}{c} \text { Trans. } \\ \text { Page } \end{array} \\ \hline \end{gathered}$ | LF | Trans. Page |  |
| 22 B | 52 | 42 | 02 | 40 p | 70 | 50 | 10 | A 7 Print | IF | $\begin{aligned} & \text { Print } \\ & \text { All } \end{aligned}$ | LF |
| ? 6 N | GE | 4 E | OE | 5 3[ | 58 | 7 B | IB | D 5 CR | CD | OD | 0 D |
| 35 N | 6 C | 4 C | 0 D | 541 | 5 C | 7C | IC | C 0 ¢ | 30 | 3 C | 30 |
| 6'4, | 2 C | 3 C | 00 | [ 3 ¢ | LF | Cne Left | LF | ? 2. | 2 E | 2 E | 2 L |
| 66 | 2 E | 3E | 00 | 83 ESC | 18 | IB | IB | C 11 | 31 | 31 | 31 |
| 671 | 2 F | 3 F | IF | 011 | 31 | 21 | 00 | C 22 | 32 | 32 | 32 |
| E 0 Shift | KF | KF | KF | 022 | 32 | 40 | 00 | C 33 | 33 | 33 | 33 |
| 82 LF | $0 \cdot \mathrm{~A}$ | OA | 0A | 033 | 33 | 23 | 00 | C 44 | 34 | 34 | 34 |
| З 1 $\downarrow$ | LF | One Down | LF | 044 | 34 | 2.4 | 00 | C 55 | 35 | 35 | 35 |
| 87 DEL | 7 F | 7 F | 7 F | 055 | 35 | 25 | 00 | C. 6 ? | 36 | 36 | 36 |
| D 7 | KF | Control | KF | 066 | 36 | 5E | 00 | C 77 | 37 | 37 | 37 |
| 21 A | 61 | 41 | 01 | 077 | 37 | 26 | 0 | C. 88 | 38 | 38 | 38 |
| 43 S | 73 | 53 | 13 | 088 | 38 | 2 A | 00 | C 9 ? | 39 | 39 | 39 |
| 24 D | 64 | 44 | 04 | 099 | 39 | 28 | 00 | 86 Breck | LF | Break | LF |
| 26 F | 66 | $\cdots \quad 46$ | 06 | 000 | 30 | 29 | 0 | Int | LF In | errupt(NMI) | LF |
| 27 G | 67 | 47 | 07 | $57-$ | 2D | 5 F | 0 |  |  |  |  |
| 30 H | 68 | 48 | 08 | $65=$ | 3D | 2B | 00 |  |  |  |  |
| 32 J | 6A | 4 A | OA | $60^{\prime}$ | 60 | 7 E | IE |  |  |  |  |
| 33 K | 6B | 4E | OB | 80 Bksp | 08 | 08 | 08 |  |  |  |  |
| 34 L | 6C | 4 C | 0 C | E 4 个 | LF | One (ip | LF |  |  |  |  |
| 63 ; | 3B | 3A | 00 | 90 FI | FI | F5 | ** |  |  |  |  |
| 620 | 27 | 22 | 00 | 91 F 2 | F2 | F6 | ** |  | Legend | Key Up | Key Down |
| 55 ] | 5D | 7D | ID | 92 F 3 | F3 | F7 | ** | F7 | Local | Or Line | Local |
| 85 Return | OD | OD | 0 D | $93 \mathrm{F4}$ | F4 | F8 | ** | F\% | Scrall | Page Mode | Scrall |
| B $2 \rightarrow$ | LF | One Right | LF | $\begin{array}{r} 95 \mathrm{Tab} \\ \text { Set } \\ \hline \end{array}$ | $\begin{array}{r} \text { LF Tab } \\ \text { Set } \end{array}$ | LF Tab Clr | ** | F6 | Xprnt | Normal Mode | Xprnt |
| 81 Tab | 0.9 | LF Back Tab | ** | 96 Clr Pg | LF | Clear Pg | LF | FI | Plock | Char. | Block |
| 41 G | 71 | 51 | 11 | 97 CIr EOP | LF | Clear/End of Page | LF |  |  |  |  |

[^1]MICROPROCESSOR KEYBOARD CODING

## 5. Serial Input/Output

The serializing and deserializing of characters and the majority of the protocol signal generation is performed by programming of the 2651 serial I/O integrated circuits. The details of this circuit are included on the following pages.

## NOTE

The 2651 is being driven in the asynchronous mode.

The output control register contains bits which allow the software to steer the 2651 serial output data stream to the serial I/O and/or to the peripheral I/O interface. EIA RS232 drivers and receivers are supplied as standard, a current loop may be optionally installed and switch selected. When the current loop is selected the half duplex protocol signals are forced to the enabled condition by the interface hardware.

## DESCRIPTION

The Signetics 2651 PCl is a universal synchronous/asychronous data communications controller chip designed for microcomputer systems. It interfaces directly to the Signetics 2650 microprocessor and may be used in a polled or interrupt driven system environment. The 2651 accepts programmed instructions from the microprocessor and supports many serial data communication disciplines, synchronous and asynchronous, in the full or half-duplex mode.
The PCl serializes parallel data characters received from the microprocessor for transmission. Simultaneously, it can receive serial data and convert it into parallel data characters for input to the microcomputer.
The 2651 contains a baud rate generator which can be programmed to either accept an external clock or to generate internal transmit or receive clocks. Sixteen different baud rates can be selected under program control when operating in the internal clock mode.

The PCI is constructed using Signetics nchannel silicon gate depletion load technology and is packaged in a 28 -pin DIP.

## FEATURES

- Synchronous operation 5 to 8-bit characters Single or double SYN operation iniernal character synchronization Transparent or non-transparent mode Automatic SYN or DLE-SYN insertion SYN or DLE stripping Odd, even, or no parity Local or remote maintenance loop back mode Baud rate: dc to 0.8M baud (1X clock)
- Asynchronous operation 5 to 8-bit characters 1, 1 1/2 or 2 stop bits Odd, even, or no parity Parity, overrun and framing error detection
Line break detection and generation False start bit detection Automatic serial echo mode Local or remote maintenance loop back mode
Baud rate: dc to 0.8M baud (1X clock) de to 50K baud (16X clock) dc to 12.5 K baud ( 64 X clock)


## OTHER FEATURES

- Internal or external baud rate clock
- 16 internal rates-50 to 19,200 baud
- Double buffered transmitter and receiver
- Full or half duplex operation
- Fully compatible with 2650 CPU
- TTL compatible inputs and outputs
- Single 5V power supply
- No system clock required
- 28-pin dual in-line package


## APPLICATIONS

- Intelligent terminals
- Network processors
- Front end processors
- Remote data concentrators
- Computer to computer links
- Serial peripherals


## PIN CONFIGURATION



## PIN DESIGNATION

| PIN NO. | SYMBOL | NAME \& FUNCTION | TYPE |
| :---: | :---: | :---: | :---: |
| 27,28,1,2, 5-8 | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | 8 -bit data bus | 1/0 |
| 21 | RESET | Reset | 1 |
| 12,10 | $\mathrm{A}_{0}-\mathrm{A}_{1}$ | Internal register select lines | 1 |
| 13 | $\overline{\mathrm{R}} / \mathrm{W}$ | Read or write command | 1 |
| 11 | $\overline{C E}$ | Chip enable input | 1 |
| 22 | $\overline{\text { DSR }}$ | Data set ready | 1 |
| 24 | DTR | Data terminal ready | 0 |
| 23 | RTS | Request to send | 0 |
| 17 | CTS | Clear to send | I |
| 16 | $\overline{\text { DCD }}$ | Data carrier detected | 1 |
| 18 | $\overline{\text { TxEMT/ }} \overline{\text { DSCHG }}$ | Transmitter empty or data set change | 0 |
|  | $\overline{T x C}$ | Transmitter clock | $1 / 0$ |
| 25 | $\overline{\mathrm{RxC}}$ | Receiver clock | 1/0 |
| 19 | TxD | Transmitter data | 0 |
| 3 | RxD | Receiver data | 1 |
| 15 | $\overline{\text { TxRDY }}$ | Transmitter ready | 0 |
| 14 | $\overline{\text { RxRDY }}$ | Receiver ready | 0 |
| 20 | BRCLK | Baud rate generator clock | 1 |
| 26 | Vcc | +5 V supply | 1 |
| 4 | GND | Ground | 1 |

## BLOCK DIAGRAM

The PCl consists of six major sections. These are the transmitter, receiver, timing, operation control, modem control and SYN/DLE control. These sections communicate with each other via an internal data bus and an internal control bus. The internal data bus interfaces to the microprocessor data bus via a data bus buffer.

## Operation Control

This functional block stores configuration and operation commands from the CPU and generates appropriate signals to various internal sections to control the overall device operation. It contains read and write circuits to permit communications with the microprocessor via the data bus and contains Mode Registers 1 and 2, the Command Reg-

| Baud Rate | Theoretical Frequency 16X Clock | Actual Frequency 16X Clock | Percent Error | Duty Cycle \% | Divisor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 50 | 0.8 KHz | 0.8 KHz | -- | 50/50 | 6336 |
| 75 | 1.2 | 1.2 | -- | 50/50 | 4224 |
| 110 | 1.76 | 1.76 | -- | 50/50 | 2880 |
| 134.5 | 2.152 | 2.1523 | 0.016 | 50/50 | 2355 |
| 150 | 2.4 | 2.4 | -- | 50/50 | 2112 |
| 300 | 4.8 | 4.8 | -- | 50/50 | 1056 |
| 600 | 9.6 | 9.6 | -- | 50/50 | 528 |
| 1200 | 19.2 | 19.2 | -- | 50/50 | 264 |
| 1800 | 28.8 | 28.8 | -- | 50/50 | 176 |
| 2000 | 32.0 | 32.081 | 0.253 | 50/50 | 158 |
| 2400 | 38.4 | 38.4 | -- | 50/50 | 132 |
| 3600 | 57.6 | 57.6 | -- | 50/50 | 88 |
| 4800 | 76.8 | 76.8 | -- | 50/50 | 66 |
| 7200 | 115.2 | 115.2 | -- | 50/50 | 44 |
| 9600 | 153.6 | 153.6 | -- | 48/52 | 33 |
| 19200 | 307.2 | 316.8 | 3.125 | 50/50 | 16 |

note
16 X clock is used in asynchronous mode. In synchronous mode, clock multiplier is 1 X and duty cycle is $50 \% / 50 \%$ for any baud rate.

Table 1 BAUD RATE GENERATOR CHARACTERISTICS
Crystal Frequency $=5.0688 \mathrm{MHz}$

| PIN NAME | PIN NO. | INPUT/OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: |
| Vcc | 26 | 1 | +5 V supply input |
| GND | 4 | 1 | Ground |
| RESET | 21 | 1 | A high on this input performs a master reset on the 2651. This signal asynchronously terminates any device activity and clears the Mode, Command and Status registers. The device assumes the idle state and remains there until initialized with the appropriate control words. |
| $\mathrm{A}_{1}-\mathrm{A}_{0}$ | 10,12 | 1 | Address lines used to select internal PCI registers. |
| $\overline{\mathrm{R}}$ / W | 13 | 1 | Read command when low, write command when high. |
| $\overline{C E}$ | 11 | 1 | Chip enable command. When low, indicates that control and data lines to the PCl are valid and that the operation specified by the $\bar{R} / W, A_{1}$ and $A_{0}$ inputs should be performed. When high, places the $\mathrm{D}_{0}-\mathrm{D}_{7}$ lines in the tri-state condition. |
| $\mathrm{D}_{7}-\mathrm{D}_{0}$ | $\begin{gathered} 8,7,6,5 \\ 2,1,28,27 \end{gathered}$ | 1/0 | 8-bit, three-state data bus used to transfer commands, data and status between PCI and the CPU. $D_{0}$ is the least significant bit; $D_{7}$ the most significant bit. |
| $\overline{\text { TXRDY }}$ | 15 | 0 | This output is the complement of Status Register bit SRO. When low, it indicates that the Transmit Data Holding Register (THR) is ready to accept a data character from the CPU. It goes high when the data character is loaded. This output is valid only when the transmitter is enabled. It is an open drain output which can be used as an interrupt to the CPU. |
| $\overline{\text { RXRDY }}$ | 14 | 0 | This output is the complement of Status Register bit SR1. When low, it indicates that the Receive Data Holding Register (RHR) has a character ready for input to the CPU. It goes high when the RHR is read by the CPU, and also when the receiver is disabled. It is an open drain output which can be used as an interrupt to the CPU. |
| $\overline{\text { TxEMT/ }} \overline{\text { SSCHG }}$ | 18 | 0 | This output is the complement of Status Register bit SR2. When low, it indicates that the transmitter has completed serialization of the last character loaded by the CPU, or that a change of state of the $\overline{\mathrm{DSR}}$ or $\overline{\mathrm{DCD}}$ inputs has occurred. This output goes high when the Status Register is read by the CPU, if the TxEMT condition does not exist. Otherwise, the THR must be loaded by the CPU for this line to go high. It is an open drain output which can be used as an interrupt to the CPU. |

Table 2 CPU-RELATED SIGNALS

## BLOCK DIAGRAM


ister, and the Status Register. Details of register addressing and protocol are presented in the PCI PROGRAMMING section of this data sheet.

## Timing

The PCI contains a Baud Rate Generator (BRG) which is programmable to accept external transmit or receive clocks or to divide an external clock to perform data communications. The unit can generate 16 commonly used baud rates, any one of which can be selected for full duplex operation. See Table 1.

## Receiver

The Receiver accepts serial data on the RxD pin, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU.

## Transmitter

The Transmitter accepts parallel data from the CPU, converts it to a serial bit stream, inserts the appropriate characters or bits
(based on the communication technique) and outputs a composite serial stream of data on the TXD output pin.

## Modem Control

The modem control section provides interfacing for three input signals and three output signals used for "handshaking" and status indication between the CPU and a modem.

## SYN/DLE Control

This section contains control circuitry and three 8 -bit registers storing the SYN1, SYN2, and DLE characters provided by the CPU. These registers are used in the synchronous mode of operation to provide the characters required for synchronization, idle fill and data transparency.

## INTERFACE SIGNALS

The PCI interface signals can be grouped into two types: the CPU-related signals (shown in Table 2), which interface the 2651 to the microprocessor system, and the device-related signals (shown in Table 3), which are used to interface to the communi-
cations device or system.

## OPERATION

The functional operation of the 2651 is programmed by a set of control words supplied by the CPU. These control words specify items such as synchronous or asynchronous mode, baud rate, number of bits per character, etc. The programming procedure is described in the PCI PROGRAMMING section of this data sheet.

After programming, the PCl is ready to perform the desired communications functions. The receiver performs serial to parallel conversion of data received from a modem or equivalent device. The transmitter converts parallel data received from the CPU to a serial bit stream. These actions are accomplished within the framework specified by the control words.

## Receiver

The 2651 is conditioned to receive data when the $\overline{D C D}$ input is low and the RxEN bit in the command register is true. In the asynchronous mode, the receiver looks for

| PIN NAME | PIN NO. | INPUT/OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: |
| BRCLK | 20 | 1 | 5.0688 MHz clock input to the internal baud rate generator. Not required if external receiver and transmitter clocks are used. |
| $\overline{\mathrm{RxC}}$ | 25 | 1/0 | Receiver clock. If external receiver clock is programmed, this input controls the rate at which the character is to be received. Its frequency is $1 X, 16 \mathrm{X}$ or 64 X the baud rate, as programmed by Mode Register 1. Data is sampled on the rising edge of the clock. If internal receiver clock is programmed, this pin becomes an output at $1 X$ the programmed baud rate. |
| $\overline{T x C}$ | 9 | 1/0 | Transmitter clock. If external transmitter clock is programmed, this input controls the rate at which the character is transmitted. Its frequency is $1 \mathrm{X}, 16 \mathrm{X}$ or 64X the baud rate, as programmed by Mode Register 1. The transmitted data changes on the falling edge of the clock. If internal transmitter clock is programmed, this pin becomes an output at 1 X the programmed baud rate. |
| RxD | 3 | 1 | Serial data input to the receiver. "Mark" is high, "Space" is low. |
| TXD | 19 | 0 | Serial data output from the transmitter. "Mark" is high, "Space" is low. Held in Mark condition when the transmitter is disabled. |
| $\overline{\text { DSR }}$ | 22 | 1 | General purpose input which can be used for Data Set Ready or Ring Indicator condition. Its complement appears as Status Register bit SR7. Causes a low output on $\overline{T x E M T} / \overline{D S C H G}$ when its state changes. |
| $\overline{D C D}$ | 16 | 1 | Data Carrier Detect input. Must be low in order for the receiver to operate. Its complement appears as Status Register bit SR6. Causes a low output on $\overline{\text { TXEMT/ }} \overline{\text { DSCHG }}$ when its state changes. |
| $\overline{\text { CTS }}$ | 17 | , | Clear to Send input. Must be low in order for the transmitter to operate. |
| $\overline{\text { DTR }}$ | 24 | 0 | General purpose output which is the complement of Command Register bit CR1. Normally used to indicate Data Terminal Ready. |
| $\overline{\text { RTS }}$ | 23 | 0 | General purpose output which is the complement of Command Register bit CR5. Normally used to indicate Request to Send. |

## Table 3 DEVICE-RELATED SIGNALS

a high to low transition of the start bit on the RXD input line. If a transition is detected, the state of the R×D line is sampled again after a delay of one-half of a bit time. If RxD is now high, the search for a valid start bit is begun again. If $R \times D$ is still low, a valid start bit is assumed and the receiver continues to sample the input line at one bit time intervals until the proper number of data bits, the parity bit, and the stop bit(s) have been assembled. The data is then transferred to the $\mathrm{Re}-$ ceive Data Holding Register, the RxRDY bit in the status register is set, and the $\overline{\text { RXRDY }}$ output is asserted. If the character length is less than 8 bits, the high order unused bits in the Holding Register are set to zero. The Parity Error, Framing Error, and Overrun Error status bits are set if required. If a break condition is detected (RxD is low for the entire character as well as the stop bit (s.1), only one character consisting of all zeros (with the FE status bit set) will be transferred to the Holding Register. The RxD input must return to a high condition before a search for the next start bit begins.

When the PCI is initialized into the synchronous mode, the receiver first enters the hunt mode. In this mode, as data is shifted into the Receiver Shift Register a bit at a time, the contents of the register are compared to the contents of the SYN1 register. If the two are not equal, the next bit is shifted in and the comparison is repeated. When the two re-
gisters match, the hunt mode is terminated and character assembly mode begins. If single SYN operation is programmed, the SYN DETECT status bit is set. If double SYN operation is programmed, the first character assembled after SYN1 must be SYN2 in order for the SYN DETECT bit to be set. Otherwise, the PCI returns to the hunt mode. (Note that the sequence SYN1-SYN1SYN2 will not achieve synchronization). When synchronization has been achieved, the PCl continues to assemble characters and transfer them to the Holding Register, setting the RxRDY status bit and asserting the $\overline{\text { RXRDY }}$ output each time a character is transferred. The PE and OE status bits are set as appropriate. Further receipt of the appropriate SYN sequence sets the SYN DETECT status bit. If the SYN stripping mode is commanded, SYN characters are not transferred to the Holding Register. Note that the SYN characters used to establish initial synchronization are not transferred to the Holding Register in any case.

## Transmitter

The PCI is conditioned to transmit data when the CTS input is low and the TXEN command register bit is set. The 2651 indicates to the CPU that it can accept a character for transmission by setting the TXRDY status bit and asserting the $\overline{\text { TXRDY }}$ output. When the CPU writes a character into the Transmit Data Holding Register, these
conditions are negated. Data is transferred from the Holding Register to the Transmit Shift Register when it is idle or has completed transmission of the previous character. The TxRDT conditions are then asserted again. Thus, one full character time of buffering is provided.

In the asynchronous mode, the transmitter automatically sends a start bit followed by the programmed number of data bits, the least significant bit being sent first. It then appends an optional odd or even parity bit and the programmed number of stop bits. If, following transmission of the stop bits, a new character is not available in the Transmit Holding Register, the TxD output remains in the marking (high) condition and the $\overline{\text { TXEMT }} / \overline{\mathrm{DSCHG}}$ output and its corresponding status bit are asserted. Transmission resumes when the CPU loads a new character into the Holding Register. The transmitter can be forced to output a continuous low (BREAK) condition by setting the Send Break command bit high.
In the synchronous mode, when the 2651 is initially conditioned to transmit, the TXD output remains high and the TxRDY condition is asserted until the first character to be transmitted (usually a SYN character) is loaded by the CPU. Subsequent to this, a continuous stream of characters is transmitted. No extra bits (other than parity, if commanded) are generated by the PCl
unless the CPU fails to send a new character to the PCl by the time the transmitter has completed sending the previous character. Since synchronous communications does not allow gaps between characters, the PCl asserts TXEMT and automatically "fills" the gap by transmitting SYN1s, SYN1-SYN2 doublets, or DLE-SYN1 doublets, depending on the command mode. Normal transmission of the message resumes when a new character is available in the Transmit Data Holding Register. If the SEND DLE bit in the command register is true, the DLE character is automatically transmitted prior to transmission of the message character.

## PCI PROGRAMMING

Prior to initiating data communications, the 2651 operational mode must be programmed by performing write operations to the mode and command registers. In addition, if synchronous operation is programmed, the appropriate SYN/DLE registers must be loaded. The PCl can be reconfigured at any time during program execution. However, the receiver and transmitter should be disabled if the change has an effect on the reception or transmission of a character. A flowchart of the initialization process appears in Figure 1.
The internal registers of the PCl are accessed by applying specific signals to the $C E, \bar{R} / W, A_{1}$ and $A_{0}$ inputs. The conditions necessary to address each register are shown in Table 4.
The SYN1, SYN2, and DLE registers are accessed by performing write operations with the conditions $A_{1}=0, A_{0}=1$, and $\bar{R} / W=$ 1. The first operation loads the SYN1 register. The next loads the SYN2 register, and the third loads the DLE register. Reading or loading the mode registers is done in a similar manner. The first write (or read) operation addresses Mode Register 1, and a subsequent operation addresses Mode Register 2. If more than the required number of accesses are made, the internal sequencer recycles to point at the first register. The pointers are reset to SYN1 Register and Mode Register 1 by a RESET input or by performing a "Read Command Register" operation, but are unaffected by any other read or write operation.
The 2651 register formats are summarized in Tables 5, 6, 7 and 8. Mode Registers 1 and 2 define the general operational characteristics of the PCI, while the Command Register controls the operation within this basic frame-work. The PCI indicates its status in the Status Register. These registers are cleared when a RESET input is applied.


Figure 1

| $\overline{\mathbf{C E}}$ | $\mathbf{A}_{1}$ | $\mathbf{A}_{0}$ | $\overline{\mathbf{R}} / \mathbf{W}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :--- |
| 1 | $X$ | $X$ | $X$ | Tri-state data bus |
| 0 | 0 | 0 | 0 | Read receive holding register |
| 0 | 0 | 0 | 1 | Write transmit holding register |
| 0 | 0 | 1 | 0 | Read status register |
| 0 | 0 | 1 | 1 | Write SYN1/SYN2/DLE registers |
| 0 | 1 | 0 | 0 | Read mode registers $1 / 2$ |
| 0 | 1 | 0 | 1 | Write mode registers $1 / 2$ |
| 0 | 1 | 1 | 0 | Read command register |
| 0 | 1 | 1 | 1 | Write command register |

NOTE
See AC Characteristics section for timing requirements.

| MR17 | MR16 | MR15 | MR14 | MR13 | MR12 | MR11 | MR10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Parlity Type | Parlity Control | Character Leingth |  | Mode and Baud Rate Factor |  |
| ASYNCH: STOP BIT LENGTH$\begin{aligned} & 00=\text { INVALID } \\ & 01=1 \text { STOP BIT } \\ & 10=11 / 2 \text { STOP BITS } \\ & 11=2 \text { STOP BITS } \end{aligned}$ |  | $\begin{aligned} & 0=O D D \\ & 1=E V E N \end{aligned}$ | $\begin{aligned} & 0=\text { DISABLED } \\ & 1=\text { ENABLED } \end{aligned}$ | $\begin{aligned} & 00=5 \text { BITS } \\ & 01=6 \text { BITS } \\ & 10=7 \text { BITS } \\ & 11=8 \text { BITS } \end{aligned}$ |  | $00=$ SYNCHRONOUS $1 \times$ RATE <br> 01 = ASYNCHRONOUS $1 \times$ RATE <br> $10=$ ASYNCHRONOUS 16X RATE <br> 11 = ASYNCHRONOUS 64X RATE |  |
| SYNCH: NUMBER OF SYN CHAR $0=\text { DOUBLE SYN }$ $1=\text { SINGLE SYN }$ | SYNCH: TRANSPARENCY CONTROL $\begin{aligned} & 0=\text { NORMAL } \\ & 1=\text { TRANSPARENT } \end{aligned}$ |  |  |  |  |  |  |

NOTE
Baud rate factor in asynchronous applies only if external clock is selected. Factor is 16 X if internal clock is selected.

Table 5 MODE REGISTER 1 (MR1)

| MR27 MR26 | MR25 | MR24 | MR23 MR22 | MR21 | MR20 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Transmitter Clock | Recelver Clock | Baud Rate Selection |  |  |
| NOT USED | $\begin{aligned} & 0=\text { EXTERNAL } \\ & 1=\text { INTERNAL } \end{aligned}$ | $\begin{aligned} & 0=\text { EXTERNAL } \\ & 1=\text { INTERNAL } \end{aligned}$ | $0000=50$ BAUD $0001=75$ $0010=110$ $0011=134.5$ $0100=150$ $0101=300$ $0110=600$ $0111=1200$ | $1000=$ $1001=$ $1010=$ $1011=$ $1100=$ $1101=$ $1110=$ $1111=$ |  |

Table 6 MODE REGISTER 2 (MR2)

## Mode Register 1 (MR1)

Table 5 illustrates Mode Register 1. Bits MR11 and MR10 select the communication format and baud rate multiplier. 00 specifies synchronous mode and $1 X$ multiplier. $1 X$, 16X, and 64X multipliers are programmable for asynchronous format. However, the multiplier in asynchronous format applies only if the external clock input option is selected by MR24 or MR25.
MR13 and MR12 select a character length of $5,6,7$, or 8 bits. The character length does not include the parity bit, if programmed, and does not include the start and stop bits in asynchronous mode.
MR14 controls parity generation. If enabled, a parity bit is added to the transmitted character and the receiver performs a parity check on incoming data. MR15 selects odd or even parity when parity is enabled by MR14.
In asychronous mode, MR17 and MR16 select character framing of $1,1.5$, or 2 stop bits. (If 1 X baud rate is programmed, 1.5 stop bits defaults to 2 stop bits on transmit). In synchronous mode, MR17 controls the number of SYN characters used to establish synchronization and for character fill when the transmitter is idle. SYN1 alone is used if

MR17 = 1, and SYN1-SYN2 is used when MR17 $=0$. If the transparent mode is specified by MR16, DLE-SYN1 is used for character fill, but the normal synchronization sequence is used.

## Mode Register 2 (MR2)

Table 6 illustrates Mode Register 2. MR23, MR22, MR21, and MR20 control the frequency of the internal baud rate generator (BRG). Sixteen rates are selectable. When driven by a 5.0688 MHz input at the BRCLK input (pin 20), the BRG output has zero error except at 134.5, 2000, and 19,200 baud, which have errors of $+0.016 \%,+0.235 \%$, and $+3.125 \%$ respectively. The clock supplied to the receiver and transmitter (as selected by MR24 and MR25) has a 50\%/50\% duty cycle except in asynchronous mode, at 9600 baud, where the duty cycle is $48 \% / 52 \%$.
MR25 and MR24 select either the BRG or the external inputs $T x C$ and $R x C$ as the clock source for the transmitter and receiver, respectively. If the BRG clock is selected, the baud rate factor in asynchronous mode is 16 X regardless of the factor selected by MR11 and MR10. In addition, the corresponding clock pin provides an output at $1 X$ the baud rate.

## Command Register (CR)

Table 7 illustrates Command Register. Bits CRO (TXEN) and CR2 (RxEN) enable or disable the transmitter and receiver respectively. If the transmitter is disabled, it will complete the transmission of the character in the Transmit Shift Register (if any) prior to terminating operation. The TxD output will then remain in the marking state (high). If the receiver is disabled, it will terminate operation immediately. Any character being assembled will be neglected.
Bits CR1 (DTR) and CR5 (RTS) control the $\overline{D T R}$ and $\overline{R T S}$ outputs. Data at the outputs is the logical complement of the register data. In asynchronous mode, setting CR3 will force and hold the TxD output low (spacing condition) at the end of the current transmitted character. Normal operation resumes when CR3 is cleared. The TXD line will go high for a least one bit time before beginning transmission of the next character in the Transmit Data Holding Register. In synchronous mode, setting CR3 causes the transmission of the DLE register contents prior to sending the character in the Transmit Data Holding Register. CR3 should be reset in response to the next TXRDY.
Setting CR4 causes the error flags in the Status Register (SR3, SR4, and SR5) to be

| CR7 CR6 | CR5 | CR4 | CR3 | CR2 | CR1 | CRO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Mode | Request to Send | Reset Error |  | Recelve Control (RxEN) | Data Terminal Ready | $\begin{aligned} & \text { Transmit } \\ & \text { Control (TxEN) } \end{aligned}$ |
| $00=$ NORMAL OPERATION <br> 01 = ASYNCH: AUTOMATIC <br> ECHO MODE <br> SYNCH: SYN AND/OR <br> DLE STRIPPING MODE <br> $10=$ LOCAL LOOP BACK <br> 11 = REMOTE LOOP BACK | $0=$ FORCE $\overline{\text { RTS }}$ OUTPUT HIGH 1 = FORCE $\overline{\text { RTS }}$ OUTPUT LOW | $\begin{aligned} & 0=\text { NORMAL } \\ & 1=\text { RESET } \end{aligned}$ <br> ERROR FLAG <br> IN STATUS REG <br> (FE, OE, <br> PE/DLE DETECT) | ASYNCH: <br> FORCE BREAK $\begin{gathered} 0=\text { NORMAL } \\ 1=\text { FORCE } \\ \text { BREAK } \\ \hline \end{gathered}$ <br> SYNCH: SEND DLE $\begin{aligned} & 0=\text { NORMAL } \\ & 1=\text { SEND DLE } \end{aligned}$ | $\begin{aligned} & 0=\text { DISABLE } \\ & 1=\text { ENABLE } \end{aligned}$ | $0=$ FORCE DTR OUTPUT HIGH 1 = FORCE $\overline{\text { DTR }}$ OUTPUT LOW | $\begin{aligned} & 0=\text { DISABLE } \\ & 1=\text { ENABLE } \end{aligned}$ |

Table 7 COMMAND REGISTER (CR)

| SR7 | SR6 | SR5 | SR4 | SR3 | SR2 | SR1 | SRO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Set Ready | Data Carrier Detect | FE/SYN Detect | Overrrun | PE/DLE Detect | TXEMT/DSCHG | RxRDY | TxRDY |
| $\begin{aligned} 0= & \overline{\text { DSR } \text { INPUT }} \\ & \text { IS HIGH } \\ 1= & \overline{\text { DSR INPUT }} \\ & \text { IS LOW } \end{aligned}$ | $\begin{aligned} 0= & \overline{\mathrm{DCD}} \text { INPUT } \\ & \text { IS HIGH } \\ 1= & \overline{\mathrm{DCD} \text { INPUT }} \\ & \text { IS LOW } \end{aligned}$ | ASYNCH: <br> $0=$ NORMAL <br> $1=$ FRAMING <br> ERROR <br> SYNCH: <br> $0=$ NORMAL <br> 1 = SYN CHAR DETECTED | $\begin{aligned} 0= & \text { NORMAL } \\ 1= & \text { OVERRUN } \\ & \text { ERROR } \end{aligned}$ | ASYNCH: <br> $0=$ NORMAL <br> $1=$ PARITY <br> ERROR <br> SYNCH: $0=\text { NORMAL }$ <br> $1=$ PARITY <br> ERROR <br> OR <br> DLE CHAR <br> RECEIVED | $0=$ NORMAL <br> 1 = CHANGE <br> IN $\overline{D S R}$ OR <br> $\overline{D C D}, O R$ <br> TRANSMIT <br> SHIFT REGIS- <br> TER IS <br> EMPTY | $\begin{aligned} & 0=\text { RECEIVE } \\ & \text { HOLDING REG } \\ & \text { EMPTY } \\ & 1=\text { RECEIVE } \\ & \text { HOLDING REG } \\ & \text { HAS DATA } \end{aligned}$ | $\begin{aligned} & 0=\text { TRANSMIT } \\ & \text { HOLDING } \\ & \text { REG BUSY } \\ & 1=\text { TRANSMIT } \\ & \text { HOLDING } \\ & \text { REG EMPTY } \end{aligned}$ |

Table 8 STATUS REGISTER (SR)
cleared. This bit resets automatically.
The PCl can operate in one of four submodes within each major mode (synchronous or asynchronous). The operational sub-mode is determined by CR7 and CR6. CR7-CR6 $=00$ is the normal mode, with the transmitter and receiver operating independently in accordance with the Mode and Status Register instructions.

In asynchronous mode, CR7-CR6 = 01 places the PCl in the Automatic Echo mode. Clocked, regenerated received data is automatically directed to the TxD line while normal receiver operation continues. The receiver must be enabled (CR2 $=1$ ), but the transmitter need not be enabled. CPU to receiver communications continues normally, but the CPU to transmitter link is disabled. Only the first character of a break condition is echoed. The TxD output will go high until the next valid start is detected. The following conditions are true while in Automatic Echo mode:

1. Data assembled by the receiver is automatically placed in the Transmit Holding Register and retransmitted by the transmitter on the TxD output.
2. Transmit clock $=$ receive clock.

3. The $\overline{\text { TXEMT }} / \overline{\mathrm{DSCHG}}$ pin will reflect only the data set change condition.
4. The TxEN command (CRO) is ignored.

In synchronous mode, CR7-CR6 $=01$ places the PCl in the Automatic SYN/DLE Stripping mode. The exact action taken depends on the setting of bits MR17 and MR16:

1. In the non-transparent, single SYN mode (MR17-MR16 $=10$ ), characters in the data stream matching SYN1 are not transferred to the Receive Data Holding Register (RHR).
2. In the non-transparent, double SYN mode (MR17-MR16 $=00$ ), characters in the data stream matching SYN1, or SYN2 if immediately preceded by SYN1, are not transferred to the RHR. However, only the first SYN1 of an SYN1SYN1 pair is stripped.
3. In transparent mode (MR16 =1), characters in the data stream matching DLE, or SYN1 if immediately preceded by DLE, are not transferred to the RHR. However, only the first DLE of a DLE-DLE pair is stripped.
Note that Automatic Stripping mode does not affect the setting of the DLE Detect and SYN Detect status bits (SR3 and SR5).
Two diagnostic sub-modes can also be configured. In Local Loop Back mode (CR7-CR6 $=10$ ), the following loops are connected internally:
4. The transmitter output is connected to the receiver input.
5. $\overline{\mathrm{DTR}}$ is connected to $\overline{\mathrm{DCD}}$ and $\overline{\mathrm{RTS}}$ is connected to CTS.
6. Receive clock $=$ transmit clock.
7. The $\overline{\mathrm{DTR}}, \overline{\mathrm{RTS}}$ and $\overline{\mathrm{TXD}}$ outputs are held high.
8. The $\overline{C T S}, \overline{D C D}, \overline{D S R}$ and $R \times D$ inputs are ignored.
Additional requirements to operate in the Local Loop Back mode are that CRO (TxEN), CR1 (DTR), and CR5 (RTS) must be set to 1 . CR2 ( $R \times E N$ ) is ignored by the PCI.
The second diagnostic mode is the Remote Loop Back mode (CR7-CR6 = 11). In this mode:
9. Data assembled by the receiver is automatically placed in the Transmit Holding Register and retransmitted by the transmitter on the TxD output.
10. Transmit clock $=$ receive clock.
11. No data is sent to the local CPU, but the error status conditions (PE, OE, FE) are set.
12. The $\overline{R \times R D Y}, \overline{T \times R D Y}$, and $\overline{T \times E M T} / \overline{\overline{S C H G}}$ outputs are held high.
13. CR1 (TXEN) is ignored.
14. All other signals operate normally.

## Status Register

The data contained in the Status Register (as shown in Table 8) indicate receiver and transmitter conditions and modem/data set status.

## 

SRO is the Transmitter Ready (TxRDY) status bit. It, and its corresponding output, are valid only when the transmitter is enabled. If equal to 0 , it indicates that the Transmit Data Holding Register has been loaded by the CPU and the data has not been transferred to the Transmit Shift Register. If set equal to 1 , it indicates that the Holding Register is ready to accept data from the CPU. This bit is initially set when the Transmitter is enabled by CRO, unless a character has previously been loaded into the Holding Register. It is not set when the Automatic Echo or Remote Loop Back modes are programmed. When this bit is set, the TxRDY output pin is low. In the Automatic Echo and Remote Loop Back modes, the output is held high.

SR1, the Receiver Ready (RxRDY) status bit, indicates the condition of the Receive Data Holding Register. If set, it indicates that a character has been loaded into the Holding Register from the Receive Shift Register and is ready to be read by the CPU. If equal to zero, there is no new character in the Holding Register. This bit is cleared when the CPU reads the Receive Data Holding Register or when the receiver is disabled by CR2.

When set, the $\overline{R \times R D Y}$ output is low.
The TXEMT/DSCHG bit, SR2, when set, indicates either a change of state of the $\overline{D S R}$ or $\overline{D C D}$ inputs or that the Transmit Shift Register has completed transmission of a character and no new character has been loaded into the Transmit Data Holding Register. Note that in synchronous mode this bit will be set even though the appropriate "fill" character is transmitted. It is cleared when the transmitter is enabled by CRO and does not indicate transmitter condition until at least one character is transmitted. It is also cleared when the Status Register is read by the CPU. When SR2 is set, the TXEMT/$\overline{\text { DSCHG output is low. }}$
SR3, when set, indicates a received parity error when parity is enabled by MR14. In synchronous transparent mode (MR16 $=1$ ), with parity disabled, it indicates that a character matching the DLE Register has been received. However, only the first DLE of two successive DLEs will set SR3. This bit is cleared when the receiver is disabled and by the Reset Error command, CR4.
The Overrun Error status bit, SR4, indicates that the previous character loaded into the

Receive Holding Register was not read by the CPU at the time a new received character was transferred into it. This bit is cleared when the receiver is disabled and by the Reset Error command, CR4.

In asynchronous mode, bit SR5 signifies that the received character was not framed by the programmed number of stop bits. (If 1.5 stop bits are programmed, only the first stop bit is checked.) In synchronous nontransparent mode (MR16 = 0), it indicates receipt of the SYN1 character is single SYN mode or the SYN1-SYN2 pair in double SYN mode. In synchronous transparent mode (MR16 = 1), this bit is set upon detection of the initial synchronizing characters (SYN1 or SYN1-SYN2) and, after synchronization has been achieved, when a DLE-SYN1 pair is received. The bit is reset when the receiver is disabled, when the Reset Error command is given in asynchronous mode, and when the Status Register is read by the CPU in the synchronous mode.
$\overline{\mathrm{SR6}}$ and $\overline{\mathrm{SR7}}$ reflect the conditions of the $\overline{D C D}$ and $\overline{D S R}$ inputs respectively. A low input sets its corresponding status bit and a high input clears it.

## TIMING DIAGRAMS




TIMING DIAGRAMS (Cont'd)


## C. TIMING CHARTS




D. MEMORY MAPS

## TABLE I

## MEMORY MAP

## HEX ADDR



TABLE 2

## OUTPUT CONTROL REGISTER MEMORY MAP

| $\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ | Data BUS DO = 1 | Data BUS D0 = 0 |
| :---: | :---: | :---: |
| $\times 111$ | ENABLE Xmit Serial I/O | DISABLE |
| $\times 110$ | ENABLE Xmit Periph 1/O | DISABLE |
| $\times 101$ | RESERVED | ENABLE REV PERIPH I/O |
| $\times 100$ | Jam Printer Clear to Send | NORMAL CLEAR TO SEND |
| $\times 011$ | ENABLE DATA TERM RDY | DISABLE |
| $\times 010$ | ENABLE WIDE (40) MODE | ENABLE NORMAL (80) MODE |
| $\times 001$ | Bell OFF | Bell ON |
| $\times 000$ | NORMAL | RESET TIMER |

TABLE 3
SERIAL I/O MEMORY MAP

| $\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ | OPERATION | REGISTER |
| :--- | :--- | :--- |
| $\times \times 1 \quad 1$ |  | Receive Holding Register |
| $\times \times 1$ | 0 | Status Register |
| $\times \times 0$ | 1 | Mode Registers $1 / 2$ |
| $\times \times 0$ | 0 |  |
| $\times \times 1$ | 1 | Command Register |
| $\times \times 1$ | 0 |  |
| $\times \times 0$ | 1 |  |
| $\times \times 0$ | 0 |  |

TABLE 4

## SWITCH MEMORY MAPS

| ADDRESS (HEX) | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0010 | New Line | LF-NL/CR-NL | Wrap | Half/Full | Baud $2^{3}$ | Baud $2^{2}$ | Baud $2^{1}$ | Baud $2^{0}$ |
| 0011 | Stop Bits | Timer $E_{x}$ | Even/Odd | Parity En | Reserved | $\begin{aligned} & 7 \text { or } 8 \\ & \text { bits } \end{aligned}$ | Xmit CSR | Xmit ETX |
| 0020 | NA | NA | NA | NA | Reserved - Hardware not installed |  |  |  |
| 0021 | NA | NA | NA | NA | Reserved - Hardware not installed |  |  |  |

NA $=$ Not Available

## TABLE 5

## SOFTWARE RAM USAGE

| 0B80 thru | OBFF | Programmable Function Pointers |
| :--- | :--- | :--- |
| 0400 thru | OB7F | Display Memory |
| $01 F 0$ thru | 03FF | Programmable Function Storage |
| 0180 thru | OIEF | Keyboard Counters/Registers |
| 0140 thru | $017 F$ | Microprocessor Stack Registers |
| 0100 thru | 0135 | Serial Input Buffer |
| 0060 thru | 00FF | Program Storage Register - Scratch Pad |

## E. Logic Module Test Points

The following is a list of Test Points provided within the TELERAY and a description of the signal on each. Test points are marked on the TELERAY board by a square and the Test Point number.

| Test |
| :--- |
| Point | | Grid |
| :--- |
| Location |

GND 3G | This test point is ground and is provided for |
| :--- |
| grounding test equipment. |
| This test point is the trigger portion of the |
| Master Reset Timer Circuitry. To initiate a |
| Master Reset without removing power from the |
| unit, this point can be momentarily grounded. |
| It's normal state is +5 volts. |

Module Logic Test Points Continued

| Test <br> Point | Grid <br> Location |
| :---: | :---: |
| 10 | 4 C |
|  |  |
| 11 | $5 D$ |
|  |  |
|  |  |
| 13 | $3 B$ |
| Bell |  |
| I4 |  |
| 50 Hz <br> GND | 2 J |
| INVRS | 4 M |
| GND |  |

## Description

Baud oscillator. This is the 5.0688 MHZ oscillator which is used by the 2651 to develop the bit rate timing. Duty cycle should be approximately 50\%.
This is a common interrupt line going to the microprocessor to indicate that one of the peripheral devices, (peripheral to the microprocessor), requires service. In normal operation this signal will have low going pulses for the timer interrupt, additional low going pulses occur when a serial data character is received by the 265I.

These test points may be used to silence or to temper the volume of the bell. See instruction manual.

A jumper between these test points causes the screen to be refreshed at 50 Hz - see instruction manual.
A jumper between these test points covers the screen to go to a black-on-white display. See instruction manual.

## F. SCHEMATICS






G. PARTS LISTS

PARTS LIST


## ORDERING INFORMATION

I) For ordering information and latest prices, contact your local representative or the RESEARCH, Incorporated factory in Minneapolis, Minnesota.
2) When ordering spare parts, please include references both to this parts list number and revision level, plus, the Model Number and Serial Number of the instrument for which these parts are being ordered.

PARTS LIST



[^0]:    BLINK - the Blink oscillator is ANDed with serial video UNDERSCORE - the serial video is ORed with a I during scan 12 INVERSE - the serial video is INVERTED, except during retrace and DIM - the serial video amplitude is clamped to a potentiometer preset value which is lower than the normal value.

    A special attribute character is formed using the dot counter to generate a "ll" video pattern. The character generator video is disregarded during the attribute character time interval.

[^1]:    $L F=$ Local Function
    $K F=$ Keyboard Function
    **Control input has no effect on unmarked inputs control overrides shift

