

UMA & Optimus Schematics Document

Sandy Bridge

Intel PCH

2010-08-16

REV : SB

DY :None Installed
UMA:UMA platform installed
OPS:Optimus

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size

A3

Document Number

LA470

Rev

SB

Date:

Tuesday, September 07, 2010


Sheet

1

of

103

Block Diagram (UMA/Optimus co-lay)



SYSTEM DC/DC RT8208A 48		CPU DC/DC NCP6131 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	0D85V_S0	DCBATOUT	VCC_CORE
SYSTEM DC/DC TPS51218 45		SYSTEM DC/DC TPS51123 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT	DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC TPS51218 46		SYSTEM DC/DC NCP5911 44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 DDR_VREF_S3	DCBATOUT	VCC GFXCORE
VGA RT8208A 92		TI CHARGER BQ24745 40	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VGA_CORE	+DC_IN_S5 +PBATT	DCBATOUT
SYSTEM DC/DC RT8015B 47		SYSTEM DC/DC G9091-180T11U 24, 93	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
3D3V_S5	1D8V_S0	3D3V_S5	1D5V_S5 3D3V_S0
LDO RT9026 46		PCB LAYER	
INPUTS	OUTPUTS	L1:Top L5:VCC L2:GND L6:Signal L3:Signal L7:GND L4:Signal L8:Signal	
5V_S5	0D75V_S0		

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Leave floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
		ACTIVE IN	
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_OFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

PCIE Routing

LANE1	Mini Card2 (WWAN)
LANE2	Onboard LAN
LANE3	Card Reader
LANE4	Mini Card1 (WLAN)
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

SMBus ADDRESSES

I ² C / SMBus Addresses		Ref Des	HURON RIVER ORB	
Device	Address	Hex	Bus	
EC SMBus 1 Battery CHARGER	BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA			
EC SMBus 2 PCH eDP	SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA			
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI	PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK			

Core Design

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content

Size A3	Document Number	Rev
	LA470	SB
Date:	Tuesday, September 07, 2010	Sheet 3 of 103


Signal routing Guidelines:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOPMO keep W/S=4/15 mils and routing length less than 500 mils.

Note:
EDP_ICOMPO and EDP_COMPIO should not be left floating.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

If HPD is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-k ohm pull-up resistor on the motherboard. This signal can be left as no connect if entire eDP interface is disabled.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.






SANDY
62.10055.421
2ND = 62.10040.771


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
CPU (PCIe/DMI/FDI)
LA470
Date: Tuesday, September 07, 2010

SSID = CPU




http://hobi-elektronika.net




Disabling Guidelines:
 If motherboard only supports external graphics:
 Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor.
 Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistor power (~15 mW) may be wasted.



Signal Routing Guideline:
 SM_RCOMP keep routing length less than 500 mils.










<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDR)**


Size A3 Document Number: **LA470** Rev: **SB**

Date: Tuesday, September 07, 2010 Sheet 6 of 103



PROCESSOR CORE POWER

53A



VCC_CORE SANDY





- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- U25 VCC
- U24 VCC
- U23 VCC
- U22 VCC
- U21 VCC
- U20 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

CORE SUPPLY

SVID

SENSE LINES

PEG AND DDR



R801, R802 need to close to CPU

SANDY
62.10055.421
2ND = 62.10040.771


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **CPU (VCC CORE)**

Size	Document Number	Rev
Custom	LA470	SB

Date: Tuesday, September 07, 2010 Sheet 8 of 103



SANDY
62.10055.421
2ND = 62.10040.771



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (VSS)		
Size A3	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010	Sheet 10	of 103

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
XDP			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010	Sheet 11	of 103

(Blanking)

<Core Design>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title	
Reserved	

Size A4	Document Number LA470	Rev SB
------------	---------------------------------	------------------

Date: Tuesday, September 07, 2010	Sheet 12 of 103
-----------------------------------	-----------------

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number




LA470

Rev



SB

Date: Tuesday, September 07, 2010



Sheet 13 of 103



Pin list for DM1 connector, including signals like M_A A0-A15, M_A DO0-DO39, M_A DS0-DS7, M_A DOS0-DOS7, M_A DIM0-DIM1, and M_A DQS0-DQS7.




Note: If SA0_DIM0 = 0, SA1_DIM0 = 0 SO-DIMMA SPD Address is 0xA0 SO-DIMMA TS Address is 0x30 If SA0_DIM0 = 1, SA1_DIM0 = 0 SO-DIMMA SPD Address is 0xA2 SO-DIMMA TS Address is 0x32



Continuation of pin list for DM1 connector, including signals like M_A_DQS[7:0] 6, M_A_DQS[7:0] 6, M_A_DIM0_ODT0, M_A_DIM0_ODT1, VREF_CA DIMM0, VREF_DQ DIMM0, RESET#, VTT1, and VTT2.






DDR3-204P-109-GP 62.10017.X51 2nd = 62.10017.R91 3rd = 62.10017.V61

Wistron Corporation logo and title block containing information: Title: DDR3-SODIMM1, Document Number: LA470, Date: Tuesday, September 07, 2010, Sheet 14 of 103, Rev: SB.



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from
the Processor than SO-DIMMA



H = 8mm
DDR3-204P-108-GP
62-10017.X41
2nd = 62-10017.M51
3rd = 62-10017.V51

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd, Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM2**

Size Custom: Document Number **LA470** Rev **SB**

Date: **Wednesday, September 07, 2010** Sheet 15 of 103

(Blanking)



<Core Design>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title	
DDR3-SODIMM2	



Size	Document Number	Rev
A4	LA470	SB

Date: Tuesday, September 07, 2010	Sheet 16 of 103
-----------------------------------	-----------------






Place near PCH

Close to PCH side







<Core Design>

SSID = PCH



GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)



USB Table

Pair	Device
0	X
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	X




USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Signal Routing Guideline:
 DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
 DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.





For platforms not supporting Deep S4/S5
 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
 2.DPWROK and RSMRST# will rise at the same time (connected on board)
 3.SLP_SUS# and SUSACK# are left as 'no connect'
 4.SUSWARN# used as SUSPWRDNACK/GPIO30








DSWODVREN - On Die DSW VR Enable

HIGH	Enabled (DEFAULT)
LOW	Disabled

RTC_AUX_S5
 DSWODVREN R1918 1 330KR2J-L1-GP
 R1917 1 330KR2J-L1-GP



SSID = PCH




Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

PCH (PCI-E/SMBUS/CLOCK/CL)

File: LA470
 Size: A3
 Document Number: LA470
 Date: Tuesday, September 07, 2010
 Sheet: 20 of 103
 Rev: SB

SSID = PCH



29 HDA_CODEC_SYNC <<< R2122 1 33R2J-2-GP HDA_SYNC
 29 HDA_CODEC_SDOUT <<< R2123 1 33R2J-2-GP HDA_SDOUT

29 HDA_CODEC_RST# <<< RN2102 1 33R2J-2-GP HDA_RST#
 29 HDA_CODEC_BITCLK <<< RN2102 2 33R2J-2-GP HDA_BITCLK

Flash Descriptor Security Override
 HDA_SDOUT Low = Default High = Enable

NO REBOOT STRAP
 HDA_SPKR Low = Default High = No Reboot

PLL ODVR VOLTAGE
 HDA_SYNC Low = 1.8V (Default) High = 1.5V


This signal has a weak internal pull down. On Die PLL VR is supplied by 1.5V when sampled high, 1.8 V when sampled low. Needs to be pulled High for Huron River platform. co-operate with R2310

27 ME_UNLOCK <<< R2107 1 1KR2J-1-GP HDA_SDO

27.60 SPI_CLK_R <<< R2108 1 0R2J-2-GP PCH_SPI_CLK
 27.60 SPI_CS0#_R <<< R2109 1 0R2J-2-GP PCH_SPI_CS0#
 27.60 SPI_SI_R <<< R2110 1 0R2J-2-GP PCH_SPI_SI
 27.60 SPI_SO_R >>>

PCH_JTAG_TCK_BUF R2121 4K7R2J-2-GP

PCH_GPIO33 R2125 1KR2J-1-GP DY



Move Cap close to Device or Connector.

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**

Size A3 Document Number **LA470** Rev **SB**

Date: Tuesday, September 07, 2010 Sheet 21 of 103





Note:
For PCH debug with XDP, need to NO STUFF R2218

	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY




20100625 V1.2



GPIO27 has a weak [20K] internal pull up. To enable on-die PLL Voltage regulator, should not place external pull down.




20100625 V1.2



20100705



PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.


FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT]
	LOW (R2211) - ENABLED

GPIO8 has a weak [20K] internal pull up. Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Size A3	Document Number	Rev
	LA470	SB

Date: Tuesday, September 07, 2010 Sheet 22 of 103






20100625 V1.2

0.266A (Totally VCC3_3 current)

0.159A (Totally current of VCCVRM)

0.042A (Totally current of VCCDMI)








<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**

Size: A3 Document Number: **LA470** Rev: **SB**

Date: Tuesday, September 07, 2010 Sheet 24 of 103



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size A3 Document Number **LA470** Rev **SB**

Date: Tuesday, September 07, 2010 Sheet 25 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4



Document Number

LA470

Rev
SB

Date: Tuesday, September 07, 2010



Sheet 26 of 103



SSID = Thermal




Thermal sensor

http://hobi-elektronika.net



CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.

4 WIRE PWM Fan Control circuit




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title
THERMAL SENSOR SMSC EMC2103

Size A3 Document Number
LA470 Rev **SB**

Date: Tuesday, September 07, 2010 Sheet 28 of 103



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Core Design

File Codec ALC272

Size Document Number LA470 Rev SB

Custom LA470

Date Tuesday, September 07, 2010 Sheet 29 of 103

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio AMP

Size

A4

Document Number


LA470

Rev

SB

Date: Tuesday, September 07, 2010

Sheet 30 of 103



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title RTS5159 (CARD READER)		
Size A3	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010		Sheet 32 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
SB

Date: Tuesday, September 07, 2010

Sheet 33 of

103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470


Rev
SB

Date: Tuesday, September 07, 2010

Sheet 34 of 103



<Core Design>



緯創資通			Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
USB 3.0 Controller					
Size	Document Number				Rev
A3	LA470				SB
Date:	Tuesday, September 07, 2010			Sheet	35 of 103






SSID = Reset.Suspend


Run Power







5 S3 Power Reduction X01 20091111





<Core Design>

緯創資通 Wistron Corporation	
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title DCIN_JACK	
Size	Document Number LA470
Date: Tuesday, September 07, 2010	Rev SB
Sheet 38	of 103




- AFTP3901 1 BAT_IN# 1
- AFTP3902 1 BATA_SDA 1
- AFTP3903 1 BATA_SCL 1
- AFTP3904 1 BT+
- AFTP3905 1
- AFTP3906 1

DY ???


<Core Design>

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title BATT_CONN</p>	
Size	Document Number LA470
Date: Tuesday, September 07, 2010	Rev SB
Sheet 39	of 103

AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			




SSID = PWR.Plane.Regulator_5v3p3v




SKIPSBL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only


TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz




緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
DC/DC CPU CORE2_NCP6131		
Size	Document Number	Rev
	LA470	SB
Date: Tuesday, September 07, 2010		
Sheet		of
		103








TPS51218 for 1D05V



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title TPS51218_1D05V			
Size	Document Number	Rev	SB
Date: Tuesday, September 07, 2010	Sheet 45 of 103		





<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **PWM_1D8V_RT8015B**

Size Document Number **LA470** Rev **SB**

Date: Tuesday, September 07, 2010 Sheet 47 of 103

RT8208A for VCCSA



Freq=300KHz

Mag. 1.5uH 7*7*3
DCR=14~15mohm
Idc=9A, Isat=18A

Iomax=6A
OCP>9A
VCCSA=0.8V/0.9V

Id=12.5A
Qg=15.4-23nC
Rdson=14.5-17.5mohm

$$V_{out} = 0.75 * (1 + R1/R2)$$

VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8208B_VCCSA**






Size: Document Number **LA470** Rev **SB**

Date: Tuesday, September 07, 2010 Sheet 48 of 103


SSID = VIDEO

http://hobi-elektronika.net


LVDS CONNECTOR




Panel BL brightness/Power En/BL En



CAMERA POWER



SSID = VIDEO



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title
LCD Connector

Size A3 Document Number
LA470


Date: Tuesday, September 07, 2010 Sheet 49 of 103

Rev
SB



CRT DDCDATA & DDCCLK level shift
 Pull High 5V Design on CRT Board



CRT Hsync & Vsync level shift



CRT RGB



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title CRT Connector		
Size A4	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010	Sheet 50	of 103



SSID = VIDEO

<http://hobi-elektronika.net>




HDMI CONNECTOR

HDMI CONN

HDMI Passive Level Shifter



HDMI DDC Passive Level Shifter



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Level Shifter/Connector**

Size: A3 Document Number: **LA470** Rev: **SB**

Date: Tuesday, September 07, 2010 Sheet 51 of 103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
eDP			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 52 of 103

(Blanking)

<Core Design>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title	
S-VIDEO	

Size A4	Document Number LA470	Rev SB
------------	---------------------------------	------------------

(Blanking)

<Core Design>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title	Reserved
-------	-----------------


Size A4	Document Number LA470	Rev SB
------------	---------------------------------	------------------

Date: Tuesday, September 07, 2010	Sheet 54 of 103
-----------------------------------	-----------------

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size
A4

Document Number

LA470

Rev

SB


Date: Tuesday, September 07, 2010

Sheet 55 of 103


SSID = SATA

http://hobi-elektronika.net

SATA HDD Connector




ODD Connector



SUPPORT ZERO SATA ODD





SATA Zero Power ODD



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title HDD/ODD			
Size A3	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	56	of 103


USB Power



- TPAD1 1 5V_USB0_S3
- TP5703 1 USB_PN8_C
- TP5703 1 USB_PP8_C


<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title E-SATA		
Size A3	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010	Sheet 57 of 103	





INTERNAL STEREO SPEAKERS

Port G



LAN Connector

FOR CO-LAY GIGA Lan Transformer



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: RJ45 / Transformer

Size: A3 Document Number: LA470 Rev: SB


Date: Tuesday, September 07, 2010 Sheet: 59 of 103

SSID = Flash.ROM

SPI FLASH ROM (4M byte) for PCH



SSID = RBATT




<Core Design>

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title Flash/RTC</p>		
Size A3	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010	Sheet 60	of 103


SSID = USB

<http://hobi-elektronika.net>

IO Board USB Power



Sub-USB Board Power



<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB Power SW		
Size A3	Document Number	Rev
	LA470	SB
Date: Tuesday, September 07, 2010	Sheet 61	of 103


(Blanking)

<Core Design>

緯創資通			Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
USB 3.0 Port					
Size	Document Number				Rev
A3	LA470				SB
Date:	Tuesday, September 07, 2010			Sheet	62 of 103

SSID = User.Interface
Bluetooth Module conn.

Bluetooth Module




<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
Bluetooth		
Size A4	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010	Sheet 63	of 103

Finger Printer Connector



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A4

Document Number


LA470

Rev
SB

Date: Tuesday, September 07, 2010

Sheet 64 of 103

Mini Card Connector(802.11a/b/g/n)






<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title MINICARD(WLAN)/TP CONN		
Size A3	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010	Sheet 65	of 103

SSID = Wireless

http://hobi-elektronika.net Mini Card Connector(WWAN)



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **WWAN Connector**

Size A3 Document Number: **LA470** Rev: **SB**

Date: Tuesday, September 07, 2010 Sheet 66 of 103

(Blanking)


<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **Reserved**

Size A4	Document Number LA470	Rev SB
------------	---------------------------------	------------------


Power button LED




SB_0902




LED Bord CONN.




Power button LED(White)




SB_0819



SB_0825



SB_0825




SB_0819

SSID = KBC

<http://hobi-elektronika.net>

SSID = Touch.Pad

Internal Keyboard Connector




20100705

* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8

←←←KROW[0..7] 27
 →→→KCOL[0..15] 27




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**


Size A3 Document Number **LA470** Rev **SB**

Date: Tuesday, September 07, 2010 Sheet 69 of 103



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Hall Sensor			
Size A4	Document Number LA470		Rev SB
Date:	Tuesday, September 07, 2010	Sheet	70 of 103



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet 71	of 103	

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Reserved			
Size A3	Document Number LA470	Rev SB	
Date: Tuesday, September 07, 2010	Sheet 72	of 103	

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

LA470

Rev

SB

Date:

Tuesday, September 07, 2010

Sheet

73

of

103

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CARD Reader CONN		
Size	Document Number	Rev
A3	LA470	SB
Date:	Tuesday, September 07, 2010	Sheet 74 of 103

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
New Card			
Size	Document Number	Rev	
A3	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet	75 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
SB

Date: Tuesday, September 07, 2010

Sheet 76 of 103

(Blanking)

<Core Design>

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title	Reserved	
-------	-----------------	--

Size A4	Document Number LA470	Rev SB
------------	---------------------------------	------------------

Date: Tuesday, September 07, 2010	Sheet 77 of 103
-----------------------------------	-----------------

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number


LA470

Rev
SB

Date: Tuesday, September 07, 2010

Sheet 78 of 103


G-Sensor



STMicro LIS34AL: 74.00034.0BZ
 ADXL335 : 74.00335.0BZ

Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.



	ADXL322	
	LIS244AL	No Accel
	LIS34AL	
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
G-Sensor			
Size	Document Number	Rev	
Custom	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet	79 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
SB

Date: Tuesday, September 07, 2010

Sheet 80 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
SB



Date: Tuesday, September 07, 2010

Sheet 81 of 103

IO Board CONN 80 pin



<http://hobi-elektronika.net>

USB1







Mars:
Exchange ODD and ESATA differential pair each other.

USB Board CONN.




I/O Board CONN.








<Core Design>



緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
IO Board Connector	
Title	Rev SB
Size A3	Document Number LA470
Date: Tuesday, September 07, 2010	Sheet 82 of 103






LVDS Interface





HDMI Interface








Should be placed near GFX
Should be placed near GFX



12CA=>CRT, 12CC=>LVDS.

TABLE VIDEO MEMORY

	HYNIX 128Mx16 0110	SAMSUNG 128Mx16 0111	HYNIX 64Mx16 0010	Samsung 64Mx16 0011
ROM_SI	72.52G63.00U	72.42164.C0U	72.51G63.C0U	72.41164.H0U
PD R8627	34.8Kohm 64.34825.6DL	45.3Kohm 64.45325.6DL	15Kohm 64.15025.6DL	20Kohm 64.20025.6DL




P-State	PWRCTRL_0	PWRCTRL_1	VGA_CORE_PWR
PS_F12	0	0	0.95V
ES	1	0	0.90V
PD (H0C)	0	1	0.95V
PD (C03D)	1	1	1.50V


P-State	N12P-GE	N12P-GV1	N12M-GE	N12P-GV
WVDD Boot Voltage	0.95V	0.90V	0.95V	TBD

LOGIC

TABLE NVIDIA

	N12P-GE	N12P-GV1	N12M-GE
DEV ID:	0xDF5 0101	0x0DF7	0xA7A 1010
STRAP2	PD R8635 30Kohm 64.30025.6DL	PD R8635 45Kohm 64.45325.6DL	PU R8634 15Kohm 64.15025.6DL







<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		N12P-Q1/Q3 (5/6): POWER	
Size	Document Number	Rev	
A2	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet	87 of 103



FB CMD mapping Mode D-N12x




DG requires 4x0.1uF and 8x1.0uF per VRAM chip




VIDEO FRAME BUFFER PORT A

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
VRAM CHANNEL-A		
Size	Document Number	Rev
A2	LA470	SB
Date:	Tuesday, September 07, 2010	Sheet 88 of 103



FB CMD mapping Mode D-N12x






VIDEO FRAME BUFFER PORT A

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title		VRAM CHANNEL-A	
Size	AD	Document Number	LA470
Date	Tuesday, September 07, 2010	Sheet	89 of 103



VIDEO FRAME BUFFER PORT C

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title: VRAM CHANNEL-C		
Size: A2	Document Number: LA470	Rev: SB
Date: Tuesday, September 07, 2010	Sheet: 90	of 103



1D5V_VGA_S0
 C9109
 SC10UB03V200X-GP
 OPS

CLOSE TO THE MEMORY

FOR VRAM7


CLOSE TO THE MEMORY

FOR VRAM8

VIDEO FRAME BUFFER PORT C

<Core Design>

<p>緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title VRAM CHANNEL-C</p>	
Size	Document Number
A4	LA470
Date	Rev
Tuesday, September 07, 2010	SB
Sheet 91	of 103



RT8208A:74.08208.073

RT8208A


P-State	PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
P8 & P12	L	L	0.85V
ES	L	H	0.90V
P0 (Hot)	H	L	0.95V
P0 (Cold)	H	H	1.00V

Frequency setting
 470K -->165KHz
 200K -->323KHz
 100K -->500KHz


$$V_{out} = 0.75V * (R1 + R2) / R2$$

Design Current = 2A
 45%OCP<50A


+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0



1.05V to 1.05V_VGA_S0 Transfer



+3VS to 1.8V Transfer



(Blanking)

(Blanking)

<Core Design>

緯創資通			Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
CRT Switch					
Size	Document Number				Rev
A3	LA470				SB
Date:	Tuesday, September 07, 2010			Sheet	95 of 103

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL

Size

A4

Document Number

LA470

Rev

SB


Date: Tuesday, September 07, 2010

Sheet 96 of 103


CPU Plate




VGA Std-Off




Structure boss




MiniPCI Std-Off



Check test point



Test Point放在Dimm Door打開可量測處



(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Change History

Size A4	Document Number LA470	Rev SB
------------	---------------------------------	------------------

Intel-Power Up Sequence

(AC mode)


red word: KBC GPIO





http://hobi-elektronika.net

(DC mode)



red word: KBC GPIO







PCH SMBus Block Diagram

KBC SMBus Block Diagram



Thermal Block Diagram

Audio Block Diagram



(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size A4	Document Number LA470	Rev SB
------------	---------------------------------	------------------