

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# D7i MLB

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
16	0001345356	ENGINEERING RELEASED		2012-01-19

LAST\_MODIFIED=Thu Jan 19 17:56:04 2012

Page	Contents	Sync	Date
1		N/A	
2	System Block Diagram	D7_MLB	01/19/2012
3	Power Block Diagram	D7i_INTRO	N/A
4	BOM Configuration	D7i_INTRO	N/A
5	DEBUG LEDS	D7_MLB	01/19/2012
6	Power Connectors/Aliases	D7i_MISC	N/A
7	Holes/PD parts	D7i_INTRO	N/A
8	Unused Signal Aliases	D7i_INTRO	N/A
9	Signal Aliases	D7i_INTRO	N/A
10	CPU DMI/PEG/FDI/RSVD	D7i_MLB	01/19/2012
11	CPU CLOCK/MISC/JTAG	D7_MLB	01/19/2012
12	CPU DDR3 INTERFACES	D7_MLB	01/19/2012
13	CPU POWER	D7_MLB	01/19/2012
14	CPU GROUNDS	D7_MLB	01/19/2012
15	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	D7_MLB	01/19/2012
16	CPU NON-GFX DECOUPLING	D7_MLB	01/19/2012
17	GFX DECOUPLING & PCH PWR ALIAS	D7_MLB	01/19/2012
18	PCH SATA/PCIE/CLK/LPC/SPI	D7_MLB	01/19/2012
19	PCH DMI/FDI/GRAPHICS	D7_MLB	01/19/2012
20	PCH PCI/USB	D7_MLB	01/19/2012
21	PCH MISC	D7_MLB	01/19/2012
22	PCH POWER	D7_MLB	01/19/2012
23	PCH GROUNDS	D7_MLB	01/19/2012
24	PCH DECOUPLING	D7_MLB	01/19/2012
25	CPU and PCH XDP	D7_MLB	01/19/2012
26	CHIPSET SUPPORT	D7_MLB	01/19/2012
27	USB HUB	D7_MLB	01/19/2012
28	CPU Memory S3 Support	D7_MLB	01/19/2012
29	DDR3 SO-DIMM Connector A	D7_MLB	01/19/2012
30	DDR3 SO-DIMM CONNECTOR B	D7_MLB	01/19/2012
31	DDR3 ALIASES AND BITSWAPS	D7_MLB	01/19/2012
32	DDR3/FRAMEBUF VREF MARGINING	D7_MLB	01/19/2012
33	AIRPORT/BT	D7_MLB	01/19/2012
34	Thunderbolt Host (1 of 2)	D7i_MLB	N/A
35	Thunderbolt Host (2 of 2)	D7_MLB	01/19/2012
36	Thunderbolt Power Support	D7_MLB	01/19/2012
37	ETHERNET PHY (CAESAR IV)	D7_MLB	01/19/2012
38	Ethernet Support & Connector	D7_MLB	01/19/2012
39	SD READER CONNECTOR	D7_MLB	01/19/2012
40	Camera Controller	D7_MLB	01/19/2012
41	Camera Controller Support	D7_MLB	01/19/2012
42	SATA Connectors	D7_MLB	01/19/2012
43	EXTERNAL USB PORTS A & B	D7_MLB	01/19/2012
44	EXTERNAL USB PORTS C & D	D7_MLB	01/19/2012
45	SMC	D7_MLB	01/19/2012
46	SMC Support	D7_MLB	01/19/2012
47	SPI and Debug Connector	D7_MLB	01/19/2012
48	SMBus Connections	D7_MLB	01/19/2012

Page	Contents	Sync	Date
49	I and V Sense(Production)	D7_MLB	01/10/2012
50	I and V Sense(Development)	D7_MLB	01/19/2012
51	Temperature Sensors	D7_MLB	01/19/2012
52	System Fan	D7_MLB	01/19/2012
53	AUDIO: CODEC/REGULATORS	D7_MLB	01/19/2012
54	AUDIO: HEADPHONE AMP	D7_MLB	01/19/2012
55	AUDIO: LEFT SPKR AMP	D7_MLB	01/19/2012
56	AUDIO: RIGHT SPKR AMP	D7_MLB	01/19/2012
57	AUDIO: Jack, Mikey, CHS Switch	D7_MLB	01/19/2012
58	Audio: Spkr/Mic Conn.	D7_MLB	01/19/2012
59	AUDIO: Detects/Grounding	D7_MLB	01/19/2012
60	AUDIO: Speaker ID	D7_MLB	01/19/2012
61	PM Regulator Enables	D7i_INTRO	N/A
62	PM Power Good	D7i_INTRO	N/A
63	VReg CPU Core/AXG Cntl	D7_MLB	01/19/2012
64	VReg CPU Core Phases	D7_MLB	01/19/2012
65	VReg CPU AXG Phases	D7_MLB	01/19/2012
66	VReg CPU/PCH 1.05V S0	D7_MLB	01/19/2012
67	VReg CPU VccSA S0	D7_MLB	01/19/2012
68	VReg 3.3V S5/SV S4	D7_MLB	01/19/2012
69	VReg VDDQ and 1.8V S0	D7_MLB	01/19/2012
70	VReg G3Hot	D7_MLB	01/19/2012
71	FET-Controlled S0 and S4	D7_MLB	01/19/2012
72	Internal DP Support	D7_MLB	01/19/2012
73	Internal DP MUXing	D7_MLB	01/19/2012
74	TBT DDC Crossbar	D7_MLB	01/19/2012
75	Thunderbolt Connector A	D7_MLB	01/19/2012
76	Thunderbolt Connector B	D7_MLB	01/19/2012
77	LCD Backlight Driver (LP8545)	D7_MLB	01/19/2012
78	K70 Rule Definitions	D7_MLB	01/19/2012
79	DDR3 Constraints	D7_MLB	01/19/2012
80	CPU PCIe Constraints	D7_MLB	01/19/2012
81	PCH PCIe/DMI Constraints	D7_MLB	01/19/2012
82	SATA/FDI/XDP Constraints	D7_MLB	01/19/2012
83	PCH and BR Constraints	D7_MLB	01/19/2012
84	USB/Ethernet/SD Constraints	D7_MLB	01/19/2012
85	SMBus/Sensor Constraints	D7_MLB	01/19/2012
86	VReg Constraints	D7_MLB	01/19/2012
87	CPU VReg Constraints	D7_MLB	01/19/2012
88	Platform VReg Constraints	D7_MLB	01/19/2012
89	TBT/DP Constraints	D7_MLB	01/19/2012
90	BLC Constraints	D7_MLB	01/19/2012

### Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-9179	1	SCH_MLB_K70I	SCH	CRITICAL	
820-3172	1	PCBF_MLB_K70I	PCB	CRITICAL	

DRAWING  
TITLE=K22  
ABBREV=DRAWING  
LAST\_MODIFIED=Thu Jan 19 17:56:04 2012

DRAWING TITLE <b>SCH,D7i,MLB</b>			
Apple Inc.	DRAWING NUMBER	051-9179	SIZE D
	REVISION	16.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.			
PAGE		1 OF 113	
SHEET		1 OF 90	


www.laptop-schematics.com  
System Block diagram can be found on Kismet

PATH: Kismet > K70/72 > Block Diagrams > K70 Block Diagram

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
System Block Diagram			
DRAWING NUMBER		051-9179	
REVISION		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		2 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		2 OF 90	
IV ALL RIGHTS RESERVED			



SYNC MASTER=D71 INTEG		SYNC DATE=N/A	
<b>Power Block Diagram</b>			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		3 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		3 OF 90	
IV ALL RIGHTS RESERVED			

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-2676	PCBA,MLB,D7I	D7_COMMON,CPU:4C_2P9GHZ_GFX2C,EEEE:DPQ5
085-3567	PCBA,MLB,DEV,D7I	DEVELOPMENT,D7_DEVEL,SSD:Y

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7122	1	MLB LABEL,48.0X4.8	EEEE_DPQ5	CRITICAL	EEEE:DPQ5

BOM Groups

BOM GROUP	BOM OPTIONS
D7_COMMON	COMMON,ALTERNATE,D7_COMMON1,D7_COMMON2,D7_PROGPARTS
D7_COMMON1	XDP,RSMRST:SMC,SPEAKERID,TBTHV:P12V
D7_COMMON2	SNS_CPUCORE:3PHASE,CPUCOEDRV:ISL6612,IG:Y,SNS_VDDQS3_DDR:Y
D7_PROGPARTS	SMC:PROG,BOOTROM:PROG,T29ROM:PROG,CIVROM:PROG,CAMROM:PROG
D7_DEVEL	XDP_CONN,LPCPLUS,VREFMRGN:EXT,EKLT_PWM,DEVEL_SENSORS,DEVEL_AUDIO
DEVEL_SENSORS	TEMPSNSDEV
D7_PRODUCTION	VREFMRGN:N,SSD:N

Add 'D7\_PRODUCTION' at RevA release

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4189	1	FVB_QBQ1_ES2_K0_2.4G_65W_2+2.0.9.3M_LGA	CPU	CRITICAL	CPU:2C_2P4GHZ_GFX2C
337S4258	1	FVB_QC48_Q5_R1_2.9G_65W_4+2.1.10.6M_LGA	CPU	CRITICAL	CPU:4C_2P9GHZ_GFX2C

Old POR was 2C CPU

Temporary until a better 4C GT2 part is pulled

Module Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4277	1	IC,PANTHER POINT,C1,SLJ07,PRO,8D82277	U1800	CRITICAL	
338S1047	1	IC,TBT,CR-4C,ES1,288 PCBGA,12X12MM	U3600	CRITICAL	
343S0592	1	IC,BCM57766,ENET&SD,a0,8X8	U3900	CRITICAL	

Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0107	377S0126		ALL	USB diodes
157S0055	157S0058		ALL	Enet magnetics
376S1081	376S0975		ALL	P/NCh dual FET
341S3486	341S3487		ALL	C-IV ROM ALT
128S0298	128S0293		ALL	330 UF AL POLY
155S0578	155S0367		ALL	120OHM EMI BEAD
138S0681	138S0638		ALL	Taiyo 10uf 805 alt
377S0124	377S0057		ALL	TVS

CPU Socket

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0073	1	SOCKET,MOLEX,LGA1156,CPU-LF	U1000	CRITICAL	

CPU Socket Alternates


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
511S0071	511S0073		ALL	TYCO SOCKET
511S0072	511S0073		ALL	FOXCONN SOCKET

Programmable Parts


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S3493	1	IC,CR,V24.2,D7/D7I	U3690	CRITICAL	T29ROM:PROG
335S0865	1	IC,EEPROM,SERIAL,8KB,MLP8	U3690	CRITICAL	T29ROM:BLANK
335S0807	1	IC,SPI SRL 50MHZ FLASH, 64MBT,8SDP,FUSE=1	U5110	CRITICAL	BOOTROM:BLANK
341S3507	1	IC,EFI,PROTO 1,D7/D7I	U5110	CRITICAL	BOOTROM:PROG
335S0862	1	IC,SERIAL FLASH, 2MBIT, 2.7V, REV F	U3990	CRITICAL	CIVROM:BLANK
341S3487	1	IC,FRG8MD,ENET SPI ROM,PROTO,D7/D7I/D8	U3990	CRITICAL	CIVROM:PROG
338S1098	1	IC,SMC12_A3, BLANK,D7	U4900	CRITICAL	SMC:BLANK
341S3485	1	IC,SMC,EXTERNAL-PROTO 1,V2.1A94,AC,D7	U4900	CRITICAL	SMC:PROG
341S3506	1	IC,CAMERA FLASH,D7/D7I/D8	U4202	CRITICAL	CAMROM:PROG
335S0852	1	IC,FLASH,SPI,1MBIT,3V3	U4202	CRITICAL	CAMROM:BLANK

Alternate: 335S0812


Alternate: 335S0854

SYNC MASTER=D7I INTEG		SYNC DATE=N/A	
<b>BOM Configuration</b>			
 Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 113
		SHEET	4 OF 90


S5 Led




ALL\_SYS\_PWRGD Led



GPU GOOD Led



VIDEO ON Led




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com


SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
<b>DEBUG LEDS</b>			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	5 OF 113
		SHEET	5 OF 90



SYNC MASTER=D7I NICK		SYNC DATE=01/11/2012	
PAGE TITLE			
Power Connectors/Aliases		DRAWING NUMBER	SIZE
Apple Inc.		051-9179	D
REVISION		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		6 OF 113	
SHEET		6 OF 90	


CPU Heatsink

4mm Plated Holes (998-0850)



WIRELESS CARD MTG HOLES


998-4560 (Plated holes, 2.3mm inner diameter, 4.3mm pad)



www.laptop-schematics.com

Rear Cover


998-4559 (Plated holes, 4mm inner diameter, 8mm pad)



www.laptop-schematics.com


USB Can holes

998-3975 (Plated slot holes, 1.10mm x 0.45mm)



www.laptop-schematics.com

SSD STANDOFF  
APN: 860-1461



SYNC MASTER=D71 INTEG		SYNC DATE=N/A	
<b>Holes/PD parts</b>			
Apple Inc.	DRAWING NUMBER	051-9179	SIZE
	REVISION	16.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	7 OF 113
		SHEET	7 OF 90

CPU Reserved

Table with 2 columns: Signal Name, Value. Includes TP\_CPU\_RSVD<16..1>, TP\_CPU\_RSVD<46..19>, CPU\_CFG<15..12>.

CPU Memory

Table with 2 columns: Signal Name, Value. Includes TP\_MEM\_A\_DO\_CB<7..0>, TP\_MEM\_A\_DOS\_N<8>, TP\_MEM\_B\_DO\_CB<7..0>, TP\_MEM\_B\_DOS\_N<8>, TP\_MEM\_B\_DOS\_P<8>, MEM\_A\_CLK\_N<2..3>, MEM\_A\_CLK\_P<2..3>, MEM\_A\_CS\_L<2..3>, MEM\_A\_CKE<2..3>, MEM\_B\_CLK\_N<2..3>, MEM\_B\_CLK\_P<2..3>, MEM\_B\_CS\_L<2..3>, MEM\_B\_CKE<2..3>, MEM\_A\_ODT<2..3>, MEM\_B\_ODT<2..3>.

PCH USB

Table with 2 columns: Signal Name, Value. Includes USB\_PCH\_4\_N, USB\_PCH\_4\_P, USB\_PCH\_5\_N, USB\_PCH\_5\_P, USB\_PCH\_6\_N, USB\_PCH\_6\_P, USB\_PCH\_11\_N, USB\_PCH\_11\_P, USB\_PCH\_12\_N, USB\_PCH\_12\_P, USB\_PCH\_13\_N, USB\_PCH\_13\_P.

PCH PLL

Table with 2 columns: Signal Name, Value. Includes PPIV05\_S0\_PCH\_VCCAPLLDM12, PPIV05\_S0\_PCH\_VCCAPLL\_EXP, PPIV05\_S0\_PCH\_VCCAPLL\_SATA.

PCH Clocks

Table with 2 columns: Signal Name, Value. Includes TP\_PCIE\_CLK100M\_PE4N, TP\_PCIE\_CLK100M\_PE4P, TP\_PCIE\_CLK100M\_PE6N, TP\_PCIE\_CLK100M\_PE6P, TP\_PCIE\_CLK100M\_PE7N, TP\_PCIE\_CLK100M\_PE7P, TP\_PCIE\_CLK100M\_PE8N, TP\_PCIE\_CLK100M\_PE8P, TP\_PCIE\_CLK100M\_PE9N, TP\_PCIE\_CLK100M\_PE9P, TP\_PCIE\_CLK100M\_PE10N, TP\_PCIE\_CLK100M\_PE10P, TP\_PCIE\_CLK100M\_PE11N, TP\_PCIE\_CLK100M\_PE11P, TP\_PCIE\_CLK100M\_PE12N, TP\_PCIE\_CLK100M\_PE12P, TP\_PCIE\_CLK100M\_PE13N, TP\_PCIE\_CLK100M\_PE13P, TP\_PCIE\_CLK100M\_PE14N, TP\_PCIE\_CLK100M\_PE14P, TP\_PCIE\_CLK100M\_PE15N, TP\_PCIE\_CLK100M\_PE15P, TP\_PCIE\_CLK100M\_PE16N, TP\_PCIE\_CLK100M\_PE16P, TP\_PCIE\_CLK100M\_PE17N, TP\_PCIE\_CLK100M\_PE17P, TP\_PCIE\_CLK100M\_PE18N, TP\_PCIE\_CLK100M\_PE18P, TP\_PCIE\_CLK100M\_PE19N, TP\_PCIE\_CLK100M\_PE19P, TP\_PCIE\_CLK100M\_PE20N, TP\_PCIE\_CLK100M\_PE20P, TP\_PCIE\_CLK100M\_PE21N, TP\_PCIE\_CLK100M\_PE21P, TP\_PCIE\_CLK100M\_PE22N, TP\_PCIE\_CLK100M\_PE22P, TP\_PCIE\_CLK100M\_PE23N, TP\_PCIE\_CLK100M\_PE23P, TP\_PCIE\_CLK100M\_PE24N, TP\_PCIE\_CLK100M\_PE24P, TP\_PCIE\_CLK100M\_PE25N, TP\_PCIE\_CLK100M\_PE25P, TP\_PCIE\_CLK100M\_PE26N, TP\_PCIE\_CLK100M\_PE26P, TP\_PCIE\_CLK100M\_PE27N, TP\_PCIE\_CLK100M\_PE27P, TP\_PCIE\_CLK100M\_PE28N, TP\_PCIE\_CLK100M\_PE28P, TP\_PCIE\_CLK100M\_PE29N, TP\_PCIE\_CLK100M\_PE29P, TP\_PCIE\_CLK100M\_PE30N, TP\_PCIE\_CLK100M\_PE30P, TP\_PCIE\_CLK100M\_PE31N, TP\_PCIE\_CLK100M\_PE31P, TP\_PCIE\_CLK100M\_PE32N, TP\_PCIE\_CLK100M\_PE32P, TP\_PCIE\_CLK100M\_PE33N, TP\_PCIE\_CLK100M\_PE33P, TP\_PCIE\_CLK100M\_PE34N, TP\_PCIE\_CLK100M\_PE34P, TP\_PCIE\_CLK100M\_PE35N, TP\_PCIE\_CLK100M\_PE35P, TP\_PCIE\_CLK100M\_PE36N, TP\_PCIE\_CLK100M\_PE36P, TP\_PCIE\_CLK100M\_PE37N, TP\_PCIE\_CLK100M\_PE37P, TP\_PCIE\_CLK100M\_PE38N, TP\_PCIE\_CLK100M\_PE38P, TP\_PCIE\_CLK100M\_PE39N, TP\_PCIE\_CLK100M\_PE39P, TP\_PCIE\_CLK100M\_PE40N, TP\_PCIE\_CLK100M\_PE40P, TP\_PCIE\_CLK100M\_PE41N, TP\_PCIE\_CLK100M\_PE41P, TP\_PCIE\_CLK100M\_PE42N, TP\_PCIE\_CLK100M\_PE42P, TP\_PCIE\_CLK100M\_PE43N, TP\_PCIE\_CLK100M\_PE43P, TP\_PCIE\_CLK100M\_PE44N, TP\_PCIE\_CLK100M\_PE44P, TP\_PCIE\_CLK100M\_PE45N, TP\_PCIE\_CLK100M\_PE45P, TP\_PCIE\_CLK100M\_PE46N, TP\_PCIE\_CLK100M\_PE46P, TP\_PCIE\_CLK100M\_PE47N, TP\_PCIE\_CLK100M\_PE47P, TP\_PCIE\_CLK100M\_PE48N, TP\_PCIE\_CLK100M\_PE48P, TP\_PCIE\_CLK100M\_PE49N, TP\_PCIE\_CLK100M\_PE49P, TP\_PCIE\_CLK100M\_PE50N, TP\_PCIE\_CLK100M\_PE50P, TP\_PCIE\_CLK100M\_PE51N, TP\_PCIE\_CLK100M\_PE51P, TP\_PCIE\_CLK100M\_PE52N, TP\_PCIE\_CLK100M\_PE52P, TP\_PCIE\_CLK100M\_PE53N, TP\_PCIE\_CLK100M\_PE53P, TP\_PCIE\_CLK100M\_PE54N, TP\_PCIE\_CLK100M\_PE54P, TP\_PCIE\_CLK100M\_PE55N, TP\_PCIE\_CLK100M\_PE55P, TP\_PCIE\_CLK100M\_PE56N, TP\_PCIE\_CLK100M\_PE56P, TP\_PCIE\_CLK100M\_PE57N, TP\_PCIE\_CLK100M\_PE57P, TP\_PCIE\_CLK100M\_PE58N, TP\_PCIE\_CLK100M\_PE58P, TP\_PCIE\_CLK100M\_PE59N, TP\_PCIE\_CLK100M\_PE59P, TP\_PCIE\_CLK100M\_PE60N, TP\_PCIE\_CLK100M\_PE60P, TP\_PCIE\_CLK100M\_PE61N, TP\_PCIE\_CLK100M\_PE61P, TP\_PCIE\_CLK100M\_PE62N, TP\_PCIE\_CLK100M\_PE62P, TP\_PCIE\_CLK100M\_PE63N, TP\_PCIE\_CLK100M\_PE63P, TP\_PCIE\_CLK100M\_PE64N, TP\_PCIE\_CLK100M\_PE64P, TP\_PCIE\_CLK100M\_PE65N, TP\_PCIE\_CLK100M\_PE65P, TP\_PCIE\_CLK100M\_PE66N, TP\_PCIE\_CLK100M\_PE66P, TP\_PCIE\_CLK100M\_PE67N, TP\_PCIE\_CLK100M\_PE67P, TP\_PCIE\_CLK100M\_PE68N, TP\_PCIE\_CLK100M\_PE68P, TP\_PCIE\_CLK100M\_PE69N, TP\_PCIE\_CLK100M\_PE69P, TP\_PCIE\_CLK100M\_PE70N, TP\_PCIE\_CLK100M\_PE70P, TP\_PCIE\_CLK100M\_PE71N, TP\_PCIE\_CLK100M\_PE71P, TP\_PCIE\_CLK100M\_PE72N, TP\_PCIE\_CLK100M\_PE72P, TP\_PCIE\_CLK100M\_PE73N, TP\_PCIE\_CLK100M\_PE73P, TP\_PCIE\_CLK100M\_PE74N, TP\_PCIE\_CLK100M\_PE74P, TP\_PCIE\_CLK100M\_PE75N, TP\_PCIE\_CLK100M\_PE75P, TP\_PCIE\_CLK100M\_PE76N, TP\_PCIE\_CLK100M\_PE76P, TP\_PCIE\_CLK100M\_PE77N, TP\_PCIE\_CLK100M\_PE77P, TP\_PCIE\_CLK100M\_PE78N, TP\_PCIE\_CLK100M\_PE78P, TP\_PCIE\_CLK100M\_PE79N, TP\_PCIE\_CLK100M\_PE79P, TP\_PCIE\_CLK100M\_PE80N, TP\_PCIE\_CLK100M\_PE80P, TP\_PCIE\_CLK100M\_PE81N, TP\_PCIE\_CLK100M\_PE81P, TP\_PCIE\_CLK100M\_PE82N, TP\_PCIE\_CLK100M\_PE82P, TP\_PCIE\_CLK100M\_PE83N, TP\_PCIE\_CLK100M\_PE83P, TP\_PCIE\_CLK100M\_PE84N, TP\_PCIE\_CLK100M\_PE84P, TP\_PCIE\_CLK100M\_PE85N, TP\_PCIE\_CLK100M\_PE85P, TP\_PCIE\_CLK100M\_PE86N, TP\_PCIE\_CLK100M\_PE86P, TP\_PCIE\_CLK100M\_PE87N, TP\_PCIE\_CLK100M\_PE87P, TP\_PCIE\_CLK100M\_PE88N, TP\_PCIE\_CLK100M\_PE88P, TP\_PCIE\_CLK100M\_PE89N, TP\_PCIE\_CLK100M\_PE89P, TP\_PCIE\_CLK100M\_PE90N, TP\_PCIE\_CLK100M\_PE90P, TP\_PCIE\_CLK100M\_PE91N, TP\_PCIE\_CLK100M\_PE91P, TP\_PCIE\_CLK100M\_PE92N, TP\_PCIE\_CLK100M\_PE92P, TP\_PCIE\_CLK100M\_PE93N, TP\_PCIE\_CLK100M\_PE93P, TP\_PCIE\_CLK100M\_PE94N, TP\_PCIE\_CLK100M\_PE94P, TP\_PCIE\_CLK100M\_PE95N, TP\_PCIE\_CLK100M\_PE95P, TP\_PCIE\_CLK100M\_PE96N, TP\_PCIE\_CLK100M\_PE96P, TP\_PCIE\_CLK100M\_PE97N, TP\_PCIE\_CLK100M\_PE97P, TP\_PCIE\_CLK100M\_PE98N, TP\_PCIE\_CLK100M\_PE98P, TP\_PCIE\_CLK100M\_PE99N, TP\_PCIE\_CLK100M\_PE99P, TP\_PCIE\_CLK100M\_PE100N, TP\_PCIE\_CLK100M\_PE100P.

Table with 2 columns: Signal Name, Value. Includes TP\_PCH\_CLKOUT\_DPN, TP\_PCH\_CLKOUT\_DPP, PCH\_CLK25M\_XTALOUT, TP\_PCH\_GPIO64\_CLKOUTFLEX0, TP\_PCH\_GPIO65\_CLKOUTFLEX1, TP\_PCH\_GPIO66\_CLKOUTFLEX2, TP\_PCH\_GPIO67\_CLKOUTFLEX3, TP\_SDVO\_TVCLKINN, TP\_SDVO\_TVCLKINP, TP\_SDVO\_STALLN, TP\_SDVO\_STALLP, TP\_SDVO\_INTN, TP\_SDVO\_INTP, TP\_PCH\_L\_BKLTEN, TP\_PCH\_L\_VDD\_EN.

PCH Unused Display

Table with 2 columns: Signal Name, Value. Includes TP\_CRT\_IG\_RED, TP\_CRT\_IG\_GREEN, TP\_CRT\_IG\_BLUE, TP\_CRT\_IG\_HSYNC, TP\_CRT\_IG\_VSYNC, TP\_CRT\_IG\_DDC\_CLK, TP\_CRT\_IG\_DDC\_DATA.

UNUSED GRAPHICS ALIASES

Table with 2 columns: Signal Name, Value. Includes TP\_DVPCNTL\_M<0..1>, TP\_DVPCNTL<0..2>, TP\_DVPCLK, TP\_DVDPDATA<4..23>, HDMI\_EG\_CLK\_C\_P, HDMI\_EG\_CLK\_C\_N, HDMI\_EG\_DDC\_CLK, HDMI\_EG\_DDC\_DATA, HDMI\_EG\_DATA\_C\_P<0..2>, HDMI\_EG\_DATA\_C\_N<0..2>, HDMI\_EG\_DATA\_C\_N<0..2>, GPU\_TDIODE\_P, GPU\_TDIODE\_N, EG\_LCD\_PWR\_EN.

PCH SATA

Table with 2 columns: Signal Name, Value. Includes TP\_SATA\_C\_R2D\_CN, TP\_SATA\_C\_R2D\_CP, TP\_SATA\_C\_D2RN, TP\_SATA\_C\_D2RP, TP\_SATA\_D\_R2D\_CN, TP\_SATA\_D\_R2D\_CP, TP\_SATA\_D\_D2RN, TP\_SATA\_D\_D2RP, TP\_SATA\_E\_R2D\_CN, TP\_SATA\_E\_R2D\_CP, TP\_SATA\_E\_D2RN, TP\_SATA\_E\_D2RP, TP\_SATA\_F\_R2D\_CN, TP\_SATA\_F\_R2D\_CP, TP\_SATA\_F\_D2RN, TP\_SATA\_F\_D2RP.

PCH Reserved

Table with 2 columns: Signal Name, Value. Includes TP\_PCH\_RESERVE\_0, TP\_PCH\_RESERVE\_1, TP\_PCH\_RESERVE\_2, TP\_PCH\_RESERVE\_3, TP\_PCH\_RESERVE\_4, TP\_PCH\_RESERVE\_5, TP\_PCH\_RESERVE\_6, TP\_PCH\_RESERVE\_7, TP\_PCH\_RESERVE\_8, TP\_PCH\_RESERVE\_9, TP\_PCH\_RESERVE\_10, TP\_PCH\_RESERVE\_11, TP\_PCH\_RESERVE\_12, TP\_PCH\_RESERVE\_13, TP\_PCH\_RESERVE\_14, TP\_PCH\_RESERVE\_15, TP\_PCH\_RESERVE\_16, TP\_PCH\_RESERVE\_17, TP\_PCH\_RESERVE\_18, TP\_PCH\_RESERVE\_19, TP\_PCH\_RESERVE\_20, TP\_PCH\_RESERVE\_21, TP\_PCH\_RESERVE\_22, TP\_PCH\_RESERVE\_23, TP\_PCH\_RESERVE\_24, TP\_PCH\_RESERVE\_25, TP\_PCH\_RESERVE\_26, TP\_PCH\_RESERVE\_27, TP\_PCH\_RESERVE\_28.

PCH Test Points

Table with 2 columns: Signal Name, Value. Includes TP\_PCH\_TP1, TP\_PCH\_TP2, TP\_PCH\_TP3, TP\_PCH\_TP4, TP\_PCH\_TP5, TP\_PCH\_TP6, TP\_PCH\_TP7, TP\_PCH\_TP8, TP\_PCH\_TP9, TP\_PCH\_TP10, TP\_PCH\_TP11, TP\_PCH\_TP12, TP\_PCH\_TP13, TP\_PCH\_TP14, TP\_PCH\_TP15, TP\_PCH\_TP16, TP\_PCH\_TP17, TP\_PCH\_TP18, TP\_PCH\_TP19, TP\_PCH\_TP20.

PCH PCI

Table with 2 columns: Signal Name, Value. Includes TP\_PCI\_AD<31..0>, TP\_PCI\_C\_BE\_L<3..0>, TP\_PCI\_PAR, TP\_PCI\_RESET\_L, TP\_PCH\_INIT3V3\_L, TP\_LPC\_DREQ0\_L.

PCH Miscellaneous

Table with 2 columns: Signal Name, Value. Includes TP\_HDA\_SDIN1, TP\_HDA\_SDIN2, TP\_HDA\_SDIN3, TP\_PCH\_PWM0, TP\_PCH\_PWM1, TP\_PCH\_PWM2, TP\_PCH\_PWM3, TP\_PCH\_SST, TP\_PCH\_CL\_CLK1, TP\_PCH\_CL\_DATA1, TP\_PCH\_CL\_RST1, TP\_PCI\_CLK33M\_OUT2, TP\_PCI\_CLK33M\_OUT3, PPIV05\_S0\_PCH\_FDIPLL, PPIV05\_S0\_PCH\_VCC\_A\_CLK, TP\_PPVOUT\_PCH\_DCPUSBYP.

D

C

B

A

D

C

B

A

Unused Signal Aliases. Apple Inc. Drawing Number: 051-9179. Revision: 16.0.0. NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED. PAGE 8 OF 113 SHEET 8 OF 90.



unused GPU aliases

```

10 =PEG D2R N<0..15> == NC PEG D2R N<0..15>
                       == MAKE_BASE=TRUE NO_TEST=TRUE
10 =PEG D2R P<0..15> == NC PEG D2R P<0..15>
                       == MAKE_BASE=TRUE NO_TEST=TRUE
10 =PEG R2D C N<0..15> == NC PEG R2D C N<0..15>
                       == MAKE_BASE=TRUE NO_TEST=TRUE
10 =PEG R2D C P<0..15> == NC PEG R2D C P<0..15>
                       == MAKE_BASE=TRUE NO_TEST=TRUE

```

CPU PCH FDI BUS

```

82 10 CPU FDI TX N<7..0> == PCH FDI RX N<7..0> 19
      MAKE_BASE=TRUE
82 10 CPU FDI TX P<7..0> == PCH FDI RX P<7..0> 19
      MAKE_BASE=TRUE
82 10 CPU FDI FSYN<1..0> == PCH FDI FSYN<1..0> 19
      MAKE_BASE=TRUE
82 10 CPU FDI LSYN<1..0> == PCH FDI LSYN<1..0> 19
      MAKE_BASE=TRUE
82 10 CPU FDI INT == PCH FDI INT 19
      MAKE_BASE=TRUE

```

PCH DP ALIAS

```

19 DP IG C MLN<3..0> == DP_TBTSNK0_ML_C_N<3:0> 34 89
      MAKE_BASE=TRUE
19 DP IG C MLP<3..0> == DP_TBTSNK0_ML_C_P<3:0> 34 89
      MAKE_BASE=TRUE
19 DP IG C AUX N == DP_TBTSNK0_AUXCH_C_N 34 89
      MAKE_BASE=TRUE
19 DP IG C AUX P == DP_TBTSNK0_AUXCH_C_P 34 89
      MAKE_BASE=TRUE
19 DP IG C HPD == DP_TBTSNK0_HPD 34
      MAKE_BASE=TRUE
19 DP IG C CTRL_CLK == DP_TBTSNK0_DDC_CLK 74
      MAKE_BASE=TRUE
19 DP IG C CTRL_DATA == DP_TBTSNK0_DDC_DATA 74
      MAKE_BASE=TRUE

```


```

26 GPU RESET L == NC GPU RESET L
                == MAKE_BASE=TRUE NO_TEST=TRUE
80 18 PEG CLK100M P == NC PEG CLK100M P
                == MAKE_BASE=TRUE NO_TEST=TRUE
80 18 PEG CLK100M N == NC PEG CLK100M N
                == MAKE_BASE=TRUE NO_TEST=TRUE

```

SMC-EG pull up and pull down

the pull up and down should be deleted if SMC ignore those two signals



```

19 DP IG D MLN<3..0> == DP_TBTSNK1_ML_C_N<3:0> 34 89
      MAKE_BASE=TRUE
19 DP IG D MLP<3..0> == DP_TBTSNK1_ML_C_P<3:0> 34 89
      MAKE_BASE=TRUE
19 DP IG D AUXN == DP_TBTSNK1_AUXCH_C_N 34 89
      MAKE_BASE=TRUE
19 DP IG D AUXP == DP_TBTSNK1_AUXCH_C_P 34 89
      MAKE_BASE=TRUE
19 DP IG D HPD == DP_TBTSNK1_HPD 34
      MAKE_BASE=TRUE
19 DP IG D CTRL_CLK == DP_TBTSNK1_DDC_CLK 74
      MAKE_BASE=TRUE
19 DP IG D CTRL_DATA == DP_TBTSNK1_DDC_DATA 74
      MAKE_BASE=TRUE

```

```




19 DP IG B MLN<3..0> == DP_INT_EG_ML_N<3:0> 73 89
      MAKE_BASE=TRUE
19 DP IG B MLP<3..0> == DP_INT_EG_ML_P<3:0> 73 89
      MAKE_BASE=TRUE
19 DP IG B AUX N == DP_INT_EG_AUX N 73 89
      MAKE_BASE=TRUE
19 DP IG B AUX P == DP_INT_EG_AUX P 73 89
      MAKE_BASE=TRUE
19 DP IG B HPD == DP_INT_EG_HPD 73
      MAKE_BASE=TRUE

```

```


19 TP PCH L BKLTCTL == GPU_LCD_BKLT_PWM 73
      MAKE_BASE=TRUE

```



SYNC MASTER=D71 INTEG		SYNC DATE=N/A	
Signal Aliases			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		9 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		9 OF 90	
IV ALL RIGHTS RESERVED			





SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
PAGE TITLE <b>CPU CLOCK/MISC/JTAG</b>			
DRAWING NUMBER 051-9179		SIZE D	
REVISION 16.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 11 OF 113		SHEET 11 OF 90	

D

C

B

A

D


C

B

A


OMIT TABLE  
U1000  
IVY-BRIDGE  
BGA-SKT-K70  
SYM 3 OF 10

DDR SYSTEM MEMORY A



OMIT TABLE  
U1000  
IVY-BRIDGE  
BGA-SKT-K70  
SYM 4 OF 10


DDR SYSTEM MEMORY B




SYNC MASTER=D7 MLB SYNC DATE=01/19/2012

<b>CPU DDR3 INTERFACES</b>	
Apple Inc.	DRAWING NUMBER 051-9179
REVISION 16.0.0	
PAGE 12 OF 113	
SHEET 12 OF 90	


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
<b>CPU POWER</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9179	D
		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		13 OF 113	
		SHEET	
		13 OF 90	



SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
<b>CPU GROUNDS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9179	D
		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	14 OF 113
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	14 OF 90
IV ALL RIGHTS RESERVED			



IVB PCIe Straps configuration:  
 CFG[5:6] = Sel PCIe Cfg    CFG[3]=Direct/Rev for X4    CFG[2]= Direct/Rev for x16  
 11 = 1x16 (default)    1 = DIR    1 = DIR  
 10 = 2x8    0 = REV    0 = REV  
 00 = 1x8,2x4

DP\_AUXIO\_EN Inversion  
 Inverts PCH GPIO DP\_AUXCH\_ISOL to drive DP\_AUXIO\_EN for external DP

UNUSED clock terminations for FCIM MODE

- PCH CLKIN\_GND1
- PCH CLKIN\_GND0
- PCH CLK14P3M REFCLK
- PCH CLK100M DMIN
- PCH CLK100M DMIP
- PCH CLK100M SATAN
- PCH CLK100M SATAP
- PCH CLK96M DOTN
- PCH CLK96M DOTP

SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
STRAPS, PULL UPS, PULL DOWNS FOR PCH AND CPU			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	15 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	15 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


### CPU VCORE DECOUPLING

14x 22uF, 0805 INTEL RECOMMENDATION 18X 22uF 0805 (14 Inside cavity and 4 North of processor)

PLACEMENT\_NOTE (C1600-C1613):

REPALCED WITH 603 PER RDAR://10700439


63 49 16 13 7 =PPVCORE\_S0\_CPU



BULK CAPS ON CPU VREG PAGE 72

10x 10uF and 10x 1uF CAPACITORS


Place inside socket cavity



### CPU VCCIO DECOUPLING


8X 22uF 0805, 6X 10uF 0805 INTEL RECOMMENDATION 9X22uF 0805, 16X 0805 placeholders

PLACEMENT\_NOTE (C1650-C1657):




PLACEMENT\_NOTE (C1660-C1665):

Place at edge of socket.




BULK CAPS ON CPU VREG PAGE 74



### CPU VCCSA DECOUPLING

2x 10uF 0603. INTEL RECOMMENDATION 2X 10uF 0805


=PPVCCSA\_S0\_CPU



Bulk decoupling is on VCCSA reg page 75

### Memory (CPU VCCDDR) DECOUPLING


=PP1V5\_S0\_CPU\_MEM



### PLL (CPU VCCSFR) DECOUPLING

2x 47uF, 1x 22uF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 1x 10uF 0805

=PP1V8\_S0\_CPU\_PLL



BULK CAPS ON VTT REG PAGE 77

PAGE TITLE		SYNC DATE=01/19/2012	
CPU NON-GFX DECOUPLING		DRAWING NUMBER	051-9179
Apple Inc.		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	16 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	16 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




# VAXG DECOUPLING



INTEL RECOMMENDATION 4X22UF 0805,3X 4.7UF

PLACEMENT\_NOTE (C1704-C1709):

Place inside socket cavity







BULK CAPS ON CPU VREG PAGE 73




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S1070	2	IND, WW, 10UH, 20%, 120MA, 0.36OHMS	L1730, L1740	CRITICAL	IG:Y
113S0022	2	RES, MF, 1/10W, 00HM, S, 0603, SMD, LH	L1730, L1740		IG:N

SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
PAGE TITLE GFX DECOUPLING & PCH PWR ALIAS			
DRAWING NUMBER 051-9179		SIZE D	
REVISION 16.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 17 OF 113		SHEET 17 OF 90	




PAGE TITLE		SYNC DATE=01/19/2012	
PCH SATA/PCIE/CLK/LPC/SPI		DRAWING NUMBER	051-9179
Apple Inc.		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	18 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	18 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






SIGNAL\_MODEL=EMPTY  
 SIGNAL\_MODEL=EMPTY  
 SIGNAL\_MODEL=EMPTY  
 SIGNAL\_MODEL=EMPTY  
 SIGNAL\_MODEL=EMPTY  
 SIGNAL\_MODEL=EMPTY


SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
<b>PCH PCI/USB</b>			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	20 OF 113
		SHEET	20 OF 90



SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
PAGE TITLE <b>PCH MISC</b>			
Apple Inc.		DRAWING NUMBER 051-9179	SIZE D
		REVISION 16.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 21 OF 113
			SHEET 21 OF 90



SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
<b>PCH POWER</b>			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	22 OF 113
		SHEET	22 OF 90



www.laptop-schematic.com







www.laptop-schematic.com

www.laptop-schematic.com






SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
<b>PCH GROUNDS</b>			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 113
		SHEET	23 OF 90
		SIZE	D

Power Sequencing




1V05 S0 Rails







1V8 S0 Rails



3V3 S5 Rails




3V3 S0 Rails



SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
<b>PCH DECOUPLING</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9179	D
		REVISION	
		16.0.0	
		BRANCH	
		PAGE	24 OF 113
		SHEET	24 OF 90
NOTICE OF PROPRIETARY RIGHTS: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			





CPU Micro2-XDP

PCH Micro2-XDP

PCH Signals

XDP Signals

25	IN	USB_EXTN_OC_R_L	R2520	331	2	MF-LF	5%	XDP_DA0_USB_EXTN_OC_L	25
25	IN	USB_EXTB_OC_R_L	R2521	331	2	MF-LF	5%	XDP_DA1_USB_EXTB_OC_L	25
25	IN	USB_EXTC_OC_R_L	R2522	331	2	MF-LF	5%	XDP_DA2_USB_EXTC_OC_L	25
25	IN	USB_EXTD_OC_R_L	R2523	331	2	MF-LF	5%	XDP_DA3_USB_EXTD_OC_L	25
25	OUT	USB_EXTB_OC_EHCI_R_L	R2524	331	2	MF-LF	5%	XDP_DB0_USB_EXTB_OC_EHCI_L	25
25	OUT	USB_EXTD_OC_EHCI_R_L	R2525	331	2	MF-LF	5%	XDP_DB1_USB_EXTD_OC_EHCI_L	25
25	IN	AP_PWR_EN_R	R2526	331	2	MF-LF	5%	XDP_DB2_AP_PWR_EN	25
25	IN	SDCONN_STATE_CHANGE_R	R2527	331	2	MF-LF	5%	XDP_DB3_SDCONN_STATE_CHANGE	25
25	IN	TBT_CIO_PLUG_EVENT_R	R2528	331	2	MF-LF	5%	XDP_FC1_TBT_CIO_PLUG_EVENT	25
25	IN	ISOLATE_CPU_MEM_R_L	R2529	331	2	MF-LF	5%	XDP_DC0_ISOLATE_CPU_MEM_L	25
25	IN	GPU_GOOD_R	R2530	331	2	MF-LF	5%	XDP_DC1_GPU_GOOD	25
25	IN	DP_AUXCH_ISOL_R	R2531	331	2	MF-LF	5%	XDP_DC2_DP_AUXCH_ISOL	25
25	IN	SATARDVR_EN_R	R2532	331	2	MF-LF	5%	XDP_DC3_SATARDVR_EN	25
25	IN	DP_GPU_TBT_SEL_R	R2533	331	2	MF-LF	5%	XDP_DD0_DP_GPU_TBT_SEL	25
25	IN	JTAG_TBT_TCK_R	R2534	331	2	MF-LF	5%	XDP_DD1_JTAG_TBT_TCK	25
25	IN	AUD_IPHS_SWITCH_EN_PCH_R	R2535	331	2	MF-LF	5%	XDP_DD2_AUD_IPHS_SWITCH_EN_PCH	25
25	IN	ENET_LOW_PWR_PCH_R	R2536	331	2	MF-LF	5%	XDP_DD3_ENET_LOW_PWR_PCH	25
25	IN	XDP_PIN03	R2537	331	2	MF-LF	5%	XDP_FC0_PCH_GPIO15	25


**PCH/XDP Signal Isolation Notes:**

- USB OC#s not isolated, avoid USB port overcurrent events while using PCH XDP.
- Unused GPIOs 0 & 15 not isolated.
- MXM\_GOOD not isolated as only LED is affected.
- For isolated GPIOs:
  - 'Output' non-XDP signals require pulls.
  - 'Output' PCH/XDP signals require pulls.


If PCH XDP not implemented, all of R2524-R2537 can be replaced with aliases. Otherwise these R's must be stuffed even in production so that PCH pins connect to appropriate non-XDP signals on PCB. R2524-R2537 should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
<b>CPU and PCH XDP</b>			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	25 OF 113
		SHEET	25 OF 90


### System 25MHz Clock Generator



### PCH 25MHz Clock




### RTC Power Sources




GPIO Isolation to prevent glitches on critical core well GPIOs


### PCH RTC Crystal




### Clock series termination




### Platform Reset Connections



### Reset Button



SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
<b>CHIPSET SUPPORT</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SHEET
DRAWING NUMBER		051-9179	D
REVISION		16.0.0	
PAGE		26 OF 113	
SHEET		26 OF 90	



SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
USB HUB			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9179	D
		REVISION	16.0.0
		BRANCH	
		PAGE	27 OF 113
		SHEET	27 OF 90

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.


ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.

WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.



MEMVTT\_EN = PM\_PGOOD\_FET\_VDDQ\_S0 \* PM\_SLP\_S3\_L  
 MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L

### 1V5 S0 "PGOOD" for CPU



### MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	1	CPU_MEM_RESET_L	1
to	1	0	1	1	1	1
2	0	0	1	1	1	0
3	0	0	0	X	1	0
S3	4	0	1	X	1	0
to	5	0	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	1	CPU_MEM_RESET_L	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.


NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must de-assert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		28 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		28 OF 90	
IV ALL RIGHTS RESERVED			



DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

PAGE TITLE		SYNC DATE=01/19/2012	
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		29 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 90	
IV ALL RIGHTS RESERVED			



www.laptop-repairs.com

www.laptop-repairs.com

www.laptop-repairs.com




PAGE TITLE		SYNC DATE=01/19/2012	
DDR3 SO-DIMM CONNECTOR B			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		31 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		30 OF 90	
IV ALL RIGHTS RESERVED			



# VRef DQ

Driven by CPU

NOTE: CPU DAC output step sizes:  
DDR3 (1.5V) 7.70mV per step




NOTE: MEMVREG and FRAMEBUF share a DAC output, cannot enable both at the same time!

RST\* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	2	RES,MTL.FLM,0.5%,402,SM,LF	R3403,R3405		VREFMGRN:N



Currently unused  
Function TBD

To be incorporated in design  
Implementation TBD

	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	C	C	D	D
PCA9557D Pin:	3	4	5	6
Nominal value	0.75V (DAC: 0x3A)		1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:	0.300V - 1.200V (+/- 450mV)		1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:	0.000V - 1.501V (0x00 - 0x74)		0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:	+3.4mA - -3.4mA (- = sourced)		+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:	7.69mV / step @ output		8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

PAGE TITLE: **DDR3/FRAMEBUF VREF MARGINING**

DRAWING NUMBER: 051-9179 SIZE: D

Apple Inc. REVISION: 16.0.0



NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 34 OF 113 SHEET: 32 OF 90






# AIRPORT BLUETOOTH

AP & BT Load Switch	
SWITCH	TPS22924B
CHANNEL	N-TYPE
WIREL(EN)	18.4 MOHM @3.3V
LOADING	2 A (RDP)




Supervisor & CLKFREQ # Isolation  
Delay = 60 ms +/- 20%

Wake from BT in G3H circuit



PAGE TITLE		SYNC DATE=01/19/2012	
<b>AIRPORT/BT</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-9179	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		16.0.0	
		PAGE	
		35 OF 113	
		SHEET	
		33 OF 90	



PCIe Polarity swapped for D71 layout  
 R2D<0>  
 R2D<3>  
 D2R<1>  
 D2R<3>

76 75 36 35 34 6 =PP3V3 S4 TBT

=PP3V3 TBTIC RTR

(TBT\_SPI\_MOSI)  
 (TBT\_SPI\_CLK)  
 (TBT\_SPI\_CS\_L)  
 TBTROM\_WP\_L  
 TBTROM\_HOLD\_L

**SNK0 AC Coupling**

DP TBTSNK0 ML C P<0>	C3620	DP TBTSNK0 ML P<0>	34 89
DP TBTSNK0 ML C N<0>	C3621	DP TBTSNK0 ML N<0>	34 89
DP TBTSNK0 ML C P<1>	C3622	DP TBTSNK0 ML P<1>	34 89
DP TBTSNK0 ML C N<1>	C3623	DP TBTSNK0 ML N<1>	34 89
DP TBTSNK0 ML C P<2>	C3624	DP TBTSNK0 ML P<2>	34 89
DP TBTSNK0 ML C N<2>	C3625	DP TBTSNK0 ML N<2>	34 89
DP TBTSNK0 ML C P<3>	C3626	DP TBTSNK0 ML P<3>	34 89
DP TBTSNK0 ML C N<3>	C3627	DP TBTSNK0 ML N<3>	34 89
DP TBTSNK0 AUXCH C P	C3628	DP TBTSNK0 AUXCH P	34 89
DP TBTSNK0 AUXCH C N	C3629	DP TBTSNK0 AUXCH N	34 89


**SNK1 AC Coupling**

DP TBTSNK1 ML C P<0>	C3630	DP TBTSNK1 ML P<0>	34 89
DP TBTSNK1 ML C N<0>	C3631	DP TBTSNK1 ML N<0>	34 89
DP TBTSNK1 ML C P<1>	C3632	DP TBTSNK1 ML P<1>	34 89
DP TBTSNK1 ML C N<1>	C3633	DP TBTSNK1 ML N<1>	34 89
DP TBTSNK1 ML C P<2>	C3634	DP TBTSNK1 ML P<2>	34 89
DP TBTSNK1 ML C N<2>	C3635	DP TBTSNK1 ML N<2>	34 89
DP TBTSNK1 ML C P<3>	C3636	DP TBTSNK1 ML P<3>	34 89
DP TBTSNK1 ML C N<3>	C3637	DP TBTSNK1 ML N<3>	34 89
DP TBTSNK1 AUXCH C P	C3638	DP TBTSNK1 AUXCH P	34 89
DP TBTSNK1 AUXCH C N	C3639	DP TBTSNK1 AUXCH N	34 89

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.

NOTE: The following pins require testpoints:  
 0 - GPIO\_13  
 1 - GPIO\_1  
 2 - GPIO\_2  
 3 - GPIO\_3  
 4 - GPIO\_5  
 5 - PCIE\_RST\_1\_N  
 6 - PCIE\_RST\_2\_N  
 7 - PCIE\_RST\_3\_N  
 8 - GPIO\_15  
 9 - GPIO\_11  
 10 - GPIO\_14  
 11 - GPIO\_0  
 12 - GPIO\_12  
 13 - GPIO\_10  
 14 - PB\_LSTX  
 15 - PB\_LSRX

SYNC MASTER=D71 MLB		SYNC DATE=N/A	
<b>Thunderbolt Host (1 of 2)</b>			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY:		REVISION	16.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	36 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	34 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



EDP current / power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		37 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		35 OF 90	
IV ALL RIGHTS RESERVED			

Page Notes


Power aliases required by this page:  
 - =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
 - =PP15V\_TBT\_REG (15V Boost Output)  
 - =PP3V3\_TBT\_P3V3TBTFFET (3.3V FET Input)  
 - =PP3V3\_TBT\_FET (3.3V FET Output)  
 - =PP3V3\_S0\_TBTFWCTRL  
 - =PP1V05\_TBT\_P1V05TBTFFET (1.05V FET Input)  
 - =PP1V05\_TBT\_FET (1.05V FET Output)

Signal aliases required by this page:  
 - =TBT\_CLKREQ\_L  
 - =TBT\_RESET\_L


BOM options provided by this page:  
 TBTBST:Y - Stuffs 15V boost circuitry.

www.laptop-schematics.com


Supervisor & CLKREQ# Isolation



3.3V TBT "LC" Switch




1.05V TBT "LC" Switch




TBT "POC" Power-up Reset

Intel investigating whether RC is sufficient.



1.05V TBT "CIO" Switch




SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

Thunderbolt Power Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-9179	SIZE	D
REVISION	16.0.0	BRANCH	
PAGE	38 OF 113	SHEET	36 OF 90



BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR\_DISABLE below.  
 If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2\_S3\_ENET\_PHY.  
 If enabled: VDD/VDDP connect to =PP3V3\_S3\_ENET\_PHY (add bypassing), LX connects to inductor.  
 Special Star routing needed on these pins. Decoupling on Pg 37.


**PHY Non-Volatile Memory**  
 ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Avoids need for EFI to program at startup. (Required ROM size 1 Mbit)

LR\_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O. Connect only to U3900 pin 20.


BCM requests SD CR[0:7], CMD, CLK termination. ENET\_SR\_DISABLE  
 If ENET switching regulator is used, this pin can float (alias to TP\_). If not used, must be pulled to 3.3V ENET via 1K resistor (not provided on this page).

SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
PAGE TITLE			
ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9179	D
		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		39 OF 113	
		SHEET	
		37 OF 90	

CAESAR IV 1.2V INT.VR CMPTS




ENET Enable Generation






3.3V ENET FET



CAESAR IV ACTIVITY LED



CAESAR IV WAKE# ISOLATION



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
376S1092	1	NOSPET_COMP N-/P-CH, 20V, 3.8/2.6A	Q4030	CRITICAL	

SYNC MASTER=D7.MLB SYNC DATE=01/19/2012


Ethernet Support & Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


DRAWING NUMBER: 051-9179  
REVISION: 16.0.0  
PAGE: 40 OF 113  
SIZE: D  
SHEET: 38 OF 90

SD CARD 3.3V OVERCURRENT PROTECTION CHIP




CRITICAL  
516-0249

SD CARD CONNECTOR  
J4100  
SD-CARD-K70-K72  
F-ANG-TH







SDCONN DETECT DEBOUNCE. ENET\_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.



SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
<b>SD READER CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	41 OF 113
		SHEET	39 OF 90


# USB CAMERA CONTROLLER




SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
<b>Camera Controller</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SHEET
Apple logo		051-9179	D
16.0.0		42 OF 113	40 OF 90




### Camera Processor Reset



### Camera Processor ExtBoot Cntl




### PP1V8\_S4\_CAMERA Vreg



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S3685	1	IC, ISL9021A, LDO REG, 1.8V, 250MA, DFN6	U4310	CRITICAL	

### PP1V2\_S4\_CAMERA Vreg






PAGE TITLE <b>Camera Controller Support</b>		
Apple Inc.	DRAWING NUMBER 051-9179	SIZE D
	REVISION 16.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
	PAGE 43 OF 113	SHEET 41 OF 90

### HDD CONNECTORS

### HDD Out-of-Band Temperature Sensing



Temperature read from SATA power connector pin 11



Notes:  
 Drive active: Valid signal protocol  
 Drive asleep: HDD drives HDD\_OOB\_TEMP low  
 Drive disconnected: Pulled high

### GUMSTICK2 CONNECTOR

### SATA Activity LED



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11780002	2	RES, MF, 1/20W, 0.00HM, 5, 0201, SMD	C4515, C4516		SSD:Y

SYNC MASTER=D7\_MLB SYNC DATE=01/19/2012

### SATA Connectors


Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D


REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 45 OF 113  
 SHEET: 42 OF 90




SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
<b>EXTERNAL USB PORTS A &amp; B</b>			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	46 OF 113
		SHEET	43 OF 90




SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
EXTERNAL USB PORTS C & D			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	47 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

Pin	Signal	Arch	IO	Pin	Signal	Arch	IO
83 47 10	LPC_AD<0>	arch	in	B13	LPC0AD0	arch	in
83 47 11	LPC_AD<1>	arch	in	A13	LPC0AD1	arch	in
83 47 12	LPC_AD<2>	arch	in	C12	LPC0AD2	arch	in
83 47 13	LPC_AD<3>	arch	in	D11	LPC0AD3	arch	in
83 47 14	LPC_CLK33M SMC	arch	in	H12	LPC0CLK	arch	in
83 47 15	LPC_FRAME L	arch	in	D12	LPC0FRAME*	arch	in
26	SMC_LRESET L	arch	in	C13	LPC0RESET*	arch	in
47 11	LPC_SERIRQ	arch	od	H13	LPC0SERIRQ*	arch	od
47 12	PM_CLKRUN L	arch	od	G11	LPC0CLKRUN*	arch	od
47 13	LPC_PWRDN L	arch	od	F13	LPC0PDP*	arch	od
21 15	SMC_RUNTIME SCI L	arch	in	F12	LPC0OSCI*	arch	in
21 16	SMC_WAKE SCI L	arch	in	B12	PK5	arch	in
85 40	SMBUS_SMC_0_S0_SCL	arch	od	E10	T2C0SCL	arch	od
85 41	SMBUS_SMC_0_S0_SDA	arch	od	D13	T2C0SDA	arch	od
85 42	SMBUS_SMC_1_S0_SCL	arch	od	M4	T2C1SCL	arch	od
85 43	SMBUS_SMC_1_S0_SDA	arch	od	N2	T2C1SDA	arch	od
85 44	SMBUS_SMC_2_S4_SCL	arch	od	N8	T2C2SCL	arch	od
85 45	SMBUS_SMC_2_S4_SDA	arch	od	M8	T2C2SDA	arch	od
85 46	SMBUS_SMC_3_SCL	arch	od	L8	T2C3SCL	arch	od
85 47	SMBUS_SMC_3_SDA	arch	od	K8	T2C3SDA	arch	od
46	SMBUS_SMC_4_ASF_SCL	arch	od	N7	T2C4SCL	arch	od
46	SMBUS_SMC_4_ASF_SDA	arch	od	M7	T2C4SDA	arch	od
85 48	SMBUS_SMC_5_G3H_SCL	arch	od	N4	T2C5SCL	arch	od
85 49	SMBUS_SMC_5_G3H_SDA	arch	od	N3	T2C5SDA	arch	od
55	SMC_FAN_0_CTL	arch	in	H11	PM6/FAN0PWM0	arch	in
55	SMC_FAN_0_TACH	arch	in	L13	PM7/FAN0TACH0	arch	in
55	SMC_FAN_1_CTL	arch	in	C11	PM6/FAN0PWM1	arch	in
55	SMC_FAN_1_TACH	arch	in	A12	PM7/FAN0TACH1	arch	in
46	SMC_PN2	proj	in	G3	PN2/FAN0PWM2	proj	in
46	SMC_PN3	proj	in	D10	PN3/FAN0TACH2	proj	in
46	SMC_PN4	proj	in	L11	PN4/FAN0PWM3	proj	in
46	SMC_PN5	proj	in	N12	PN5/FAN0TACH3	proj	in
46	SMC_PN6	proj	in	N11	PN6/FAN0PWM4	proj	in
46	SMC_PN7	proj	in	M11	PN7/FAN0TACH4	proj	in
46	SMC_PH2	proj	in	J4	PH2/FAN0PWM5	proj	in
46	SMC_PH3	proj	od	J2	PH3/FAN0TACH5	proj	od
46 21 11	CPU_PECI	arch	analog	C4	PECI0RX	arch	analog
46	SMC_PECI L	arch	in	C6	PECI0TX	arch	in
46	SMC_PP0	proj	int	M13	PP0/IRQ116	proj	int
46	SMC_DP_HPD L	proj	int	L12	PP1/IRQ117	proj	int
46	SMC_PME_S4_WAKE L	proj	int	M5	PP2/IRQ118	proj	int
46	SMC_PME_S4_DARK L	proj	int	J12	PP3/IRQ119	proj	int
46	SMC_S4_WAKESRC_EN	proj	int	J13	PP4/IRQ120	proj	int
46	SMC_PP5	proj	int	L5	PP5/IRQ121	proj	int
46	SMC_PP6	proj	int	D8	PP6/IRQ122	proj	int
46	SMC_PP7	proj	int	K6	PP7/IRQ123	proj	int
46	ENET_ASF_GPIO	arch	od	D4	PQ0/IRQ124	arch	od
46	SMS_INT L	arch	int	E4	PQ1/IRQ125	arch	int
46	SMC_BC_ACOK	arch	int	F5	PQ2/IRQ126	arch	int
46	G3_PONERON L	arch	int	N5	PQ3/IRQ127	arch	int
61 46 38 28 19	PM_SLP_S3 L	arch	int	N6	PQ4/IRQ128	arch	int
61 19 11	PM_SLP_S4 L	arch	int	K5	PQ5/IRQ129	arch	int
61 33 19 11	PM_SLP_S5 L	arch	int	M6	PQ6/IRQ130	arch	int
46	SMC_ONOFF L	arch	int	L6	PQ7/IRQ131	arch	int
46	SMC_RX L	arch	in	L3	U0RX	arch	in
46	SMC_TX L	arch	in	M1	U0TX	arch	in
84 21	USB_SMC_N	arch	in	E13	USB0DM	arch	in
84 21	USB_SMC_P	arch	in	E12	USB0DP	arch	in
AIN00	E2	proj	analog	SMC_ADC0	AIN46	proj	analog
AIN01	E1	proj	analog	SMC_ADC1	AIN46	proj	analog
AIN02	F2	proj	analog	SMC_ADC2	AIN46	proj	analog
AIN03	F1	proj	analog	SMC_ADC3	AIN46	proj	analog
AIN04	B3	proj	analog	SMC_ADC4	AIN46	proj	analog
AIN05	A3	proj	analog	SMC_ADC5	AIN46	proj	analog
AIN06	B4	proj	analog	SMC_ADC6	AIN46	proj	analog
AIN07	A4	proj	analog	SMC_ADC7	AIN46	proj	analog
AIN08	B5	proj	analog	SMC_ADC8	AIN46	proj	analog
AIN09	A5	proj	analog	SMC_ADC9	AIN46	proj	analog
AIN10	B6	proj	analog	SMC_ADC10	AIN46	proj	analog
AIN11	A6	proj	analog	SMC_ADC11	AIN46	proj	analog
AIN12	C1	proj	analog	SMC_ADC12	AIN46	proj	analog
AIN13	C2	proj	analog	SMC_ADC13	AIN46	proj	analog
AIN14	B1	proj	analog	SMC_ADC14	AIN46	proj	analog
AIN15	B2	proj	analog	SMC_ADC15	AIN46	proj	analog
AIN16	G2	proj	analog	SMC_ADC16	AIN46	proj	analog
AIN17	G1	proj	analog	SMC_ADC17	AIN46	proj	analog
AIN18	H1	proj	analog	SMC_ADC18	AIN46	proj	analog
AIN19	H2	proj	analog	SMC_ADC19	AIN46	proj	analog
AIN20	B7	proj	analog	SMC_ADC20	AIN46	proj	analog
AIN21	A7	proj	analog	SMC_ADC21	AIN46	proj	analog
AIN22	B8	proj	analog	SMC_ADC22	AIN46	proj	analog
AIN23	A8	proj	analog	SMC_ADC23	AIN46	proj	analog
C0	K2	arch	analog	CPU_PROCHOT L	AIN46	arch	analog
C0+	K1	arch	analog	SMC_VCCIO_CPU_DIV2	AIN46	arch	analog
L2	arch	analog	SMC_S5_PWRGD VIN	AIN46	arch	analog	
L1	arch	SPI_DESCRIPTOR_OVERRIDE L	AIN46	arch	analog		
C5	arch	SMC_CPU_CAVERR L	AIN46	arch	analog		
D5	arch	CPU_THRMTRIP_3V3	AIN46	arch	analog		
M2	arch	SMC_PM_G2_EN	AIN46	arch	analog		
M3	arch	PM_DSW_PWRGD	AIN46	arch	analog		
L4	arch	SMC_DELAYED_PWRGD	AIN46	arch	analog		
N1	arch	SMC_PROCHOT	AIN46	arch	analog		
F11	arch	MOJO_RX L	AIN46	arch	analog		
E11	arch	MOJO_TX L	AIN46	arch	analog		
F4	arch	SMC_SYS_LED	AIN46	arch	analog		
F3	arch	SMC_GFX_THROTTLE L	AIN46	arch	analog		
M9	arch	SPI_SMC_MISO	AIN46	arch	analog		
N9	arch	SPI_SMC_MOSI	AIN46	arch	analog		
L10	arch	SPI_SMC_CLK	AIN46	arch	analog		
K10	arch	SPI_SMC_CS L	AIN46	arch	analog		
L9	arch	S5_PWRGD	AIN46	arch	analog		
K9	arch	SMC_PM_PCH_SYS_PWROK	AIN46	arch	analog		
K7	arch	USB_DEBUGPRT_EN L	AIN46	arch	analog		
L7	arch	SMC_GFX_OVERTEMP	AIN46	arch	analog		
K3	arch	ALL_SYS_PWRGD	AIN46	arch	analog		
K4	arch	SMC_THRMTRIP	AIN46	arch	analog		
J3	arch	PM_PWRBTN L	AIN46	arch	analog		
H4	arch	PM_SYSRST L	AIN46	arch	analog		
H3	arch	NEM_EVENT L	AIN46	arch	analog		
G4	proj	SMC_PH7	AIN46	proj	analog		
C9	arch	SMC_OOB1_RX L	AIN46	arch	analog		
B9	arch	SMC_OOB1_TX L	AIN46	arch	analog		
A9	proj	SMC_PJ2	AIN46	proj	analog		
C8	proj	SMC_PJ3	AIN46	proj	analog		
H10	arch	SMC_BATLOW L	AIN46	arch	analog		




SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9179	D
		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		49 OF 113	
		SHEET	
		45 OF 90	




PAGE TITLE		SYNC DATE=01/19/2012	
<b>SMC Support</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-9179	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		16.0.0	
		PAGE	SHEET
		50 OF 113	46 OF 90


### SPI BootROM




### LPC+SPI Connector



### SPI Series Termination




SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
PAGE TITLE <b>SPI and Debug Connector</b>			
DRAWING NUMBER 051-9179		SIZE D	
REVISION 16.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 51 OF 113		SHEET 47 OF 90	




SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
<b>SMBus Connections</b>			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	52 OF 113
		SHEET	48 OF 90



12V G3H AC/DC lowside sense (System total)




HDD S0 Highside sense for HDD




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S3597	1	INA216A4 200V/V Current Sense	U5320	

CPU Core Voltage sense and IMON amp (VC0C, IC0C)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0312	1	RES,MTL FILM,1/16W,9.31K,0402	R5364	SNS_CPUCORE:3PHASE
114S0345	1	RES,MTL FILM,1/16W,21K,0402	R5364	SNS_CPUCORE:4PHASE

CPU AXG Voltage sense and IMON amp (VC0G, IC0G)



SYNC MASTER=D7 MLB SYNC DATE=01/10/2012


I and V Sense(Production)		DRAWING NUMBER	051-9179	SIZE	D
Apple Inc.		REVISION	16.0.0		
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH			
II NOT TO REPRODUCE OR COPY IT		PAGE	53 OF 113		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	49 OF 90		
IV ALL RIGHTS RESERVED					

www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

SSD S0 Highside sense for SSD



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0080	2	CAP, 0.22UF, 402	C5422, C5425	SSD:Y
116S0004	2	RES, 0 OHM, 402	C5422, C5425	SSD:N

VDDQ S3 VDDQ lowside sense for SO-DIMM modules



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0080	2	CAP, 0.22UF, 402	C5441, C5445	SNS_VDDQS3_DDR:Y
116S0004	2	RES, 0 OHM, 402	C5441, C5445	SNS_VDDQS3_DDR:N

SYNC MASTER=D7\_MLB SYNC DATE=01/19/2012

**I and V Sense (Development)**

Apple Inc.

051-9179

16.0.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

54 OF 113


50 OF 90

## Temperature Sensor T1: Production Bound



### GPU Proximity



### AC/DC Diode on supply




### CPU Proximity




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode

## Temperature Sensor T2: Development Only



### SO-DIMM Proximity




### BLC Proximity



### Skin




## Temperature Sensor T3: LCD Remote Sensor (Dev4Now)



PAGE TITLE		SYNC DATE=01/19/2012	
<b>Temperature Sensors</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-9179	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		16.0.0	
		PAGE	55 OF 113
		SHEET	51 OF 90





APPLE P/N 353S2456  
4.5V POWER SUPPLY FOR CODEC

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
127S0134	127S0111		C6113	THAILAND ALTERNATE



SYNC MASTER=D7 MLB SYNC DATE=01/19/2012

**AUDIO: CODEC/REGULATORS**


Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 61 OF 113  
SHEET: 53 OF 90



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
127S0135	127S0120		C6261	THAILAND ALTERNATE
127S0135	127S0120		C6263	THAILAND ALTERNATE
127S0135	127S0120		C6271	THAILAND ALTERNATE
127S0135	127S0120		C6273	THAILAND ALTERNATE

SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

**AUDIO: HEADPHONE AMP**

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D



REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 62 OF 113 SHEET: 54 OF 90

LEFT CH SPEAKER AMP  
APPLE P/N 353S3163


SPEAKER AMP GAIN = +9 DB  
SPEAKER AMP RIN = 40K NOMINAL  
FC\_HPF, TWEETERS = ~847 HZ (4700 PF)  
FC\_HPF, WOOFERS = ~18 HZ (0.22 UF)



EDGE RATE CONTROL  
ON 0 OHM  
OFF NOSTUFF

RAMP MONO NET:  
HIGH = MONO OPERATION  
LOW = STEREO OPERATION


GAIN	R6306	R6307
+9 DB	NOSTUFF	0 OHM
+12 DB	NOSTUFF	NOSTUFF
+15 DB	0 OHM	NOSTUFF
+18 DB	NOSTUFF	47 KOHM
+24 DB	47 KOHM	NOSTUFF



SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
PAGE TITLE <b>AUDIO: LEFT SPKR AMP</b>			
Apple Inc.		DRAWING NUMBER 051-9179	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 16.0.0	BRANCH
		PAGE 63 OF 113	SHEET 55 OF 90


RIGHT CH SPEAKER AMP  
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB  
SPEAKER AMP RIN = 40K NOMINAL  
FC\_HPF, TWEETERS = ~847 HZ (4700 PF)  
FC\_HPF, WOOFERS = ~18 HZ (0.22 UF)



PINS 14 & 15 ARE TEST PINS AND SHOULD BE TIED TO GND

EDGE RATE CONTROL	R6404	R6405	AUD_RAMP_MONO NET:	GAIN	R6406	R6407
ON	0 OHM	NOSTUFF	HIGH = MONO OPERATION	+9 DB	NOSTUFF	0 OHM
OFF	NOSTUFF	0 OHM	LOW = STEREO OPERATION	+12 DB	NOSTUFF	NOSTUFF
				+15 DB	0 OHM	NOSTUFF
				+18 DB	NOSTUFF	47 KOHM
				+24 DB	47 KOHM	NOSTUFF



SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
<b>AUDIO: RIGHT SPKR AMP</b>			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	64 OF 113
		SHEET	56 OF 90
		SIZE	D



# MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2640

## I2C ADDRESSES


MIKEY	U6751	READ	0111 0011	0X73
MIKEY	U6751	WRITE	0111 0010	0X72
CHS	U6750	READ	0111 0111	0X77
CHS	U6750	WRITE	0111 0110	0X76

AUDIO JACK: HP CONNECTOR WITH MIKEY  
PLACE XWS 6500 & 6501 AT J6500 PINS

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



AUDIO: Jack, Mikey, CHS Switch	
Apple Inc.	DRAWING NUMBER: 051-9179 SIZE: D
REVISION: 16.0.0	BRANCH:
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 65 OF 113	SHEET: 57 OF 90

8

7

6

5

4

3



2

1

### SPEAKER CABLE CONNECTORS

APPLE P/N 998-4119

APPLE P/N 998-4119



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

D

D

C

C

B

B

A

A

SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
Audio: Spkr/Mic Conn.			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	66 OF 113
		SHEET	58 OF 90

8

7

6

5


4

3

2


1

# IPHS HS Detect Debounce CKT



## AUDIO CONNECTOR DETECT STATES


	NOTHING	SPDIF	HEADPHONE
AUD_J1_TTYPEDET_R	1	1	0
AUD_J1_TIPDET_R	0	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV





D  
C  
B  
A

D  
C  
B  
A

## PORT D DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)



## LI Insert Detect (DETECT A)




SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
PAGE TITLE: <b>AUDIO: Detects/Grounding</b>			
Apple Inc.		DRAWING NUMBER: 051-9179	SIZE: D
		REVISION: 16.0.0	BRANCH:
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE: 67 OF 113	SHEET: 59 OF 90

A


A




### S5 Soft Enable




### S4 Enables




### S4 USB Enable





### S0 Enables



### S3 VDDQ Enable



MEMVTT EN = PM\_EN\_LDO\_DDRVTT\_S0 MAKE\_BASE=TRUE



### CPU/PCH Sequencing

### Rail definitions

Platform: All processor non-Core and non-Graphics (5 V, 3.3 V, 1.8 V 1.5 V, PCH Core/PLL/VRM)  
Uncore: VccSA, VDDQ, VccA (1.8 V), VccIO (VccSA, VccA, and VccIO must ramp within 50 ms of each other)


### Notes on sequencing requirements

- Intel:
- No hard specification on platform rails
  - SMC guarantees timing on PCH DPWROK and PWROK
- NVIDIA:
- 3V3\_S0 must ramp first
  - IFPA/B\_IOVDD (1.8 V) can ramp simultaneously or after 3V3\_S0 (unused)
  - NVDD (GPU\_CORE) must ramp after IFPA/B\_IOVDD
  - VDDQ must ramp after CPU\_CORE
  - PEX\_VDD with IFPC/D/E/F\_IOVDD (1.05V) must ramp after VDDQ
  - All rails must reach their target voltages in more than 40 us


SYNC MASTER=D71 INTEG		SYNC DATE=N/A	
PAGE TITLE <b>PM Regulator Enables</b>			
DRAWING NUMBER 051-9179		SIZE D	
REVISION 16.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 69 OF 113		SHEET 61 OF 90	

## Platform and UnCore Power Good Derive SMC ALL\_SYS\_PWRGD

Note: GPU power goods are implicitly included because the power goods for VDDQ, DPVDDC, and GPU Core are wired-or together



## PCH Power Goods



## Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13  
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8

Note:

The iMac K70K72 designs does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:


- Power on:
  - Asserted at least 10 ms after all suspend well power is valid
- Power off or loss of AC:
  - Transition to 0.8V or less before VccSUS3\_3 drops to 2.90 V to allow PCH to switch suspend well to battery without excessive loading

Primary method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation.

SMC de-asserts RSMRST# (PM\_DSX\_PWRGD) when S5\_PWRGD input is asserted and SMC\_S5\_PWRGD\_VIN input is above comparator input level of 1.5 V.


SMC asserts RSMRST# (PM\_DSX\_PWRGD) when SMC\_S5\_PWRGD\_VIN input drops from 1.8 V to 1.5 V (as implemented) when 12 V S5 rail drops to 10 V.



Secondary method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM\_DSX\_PWRGD.

RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.




SYNC MASTER=D71 INTEG		SYNC DATE=N/A	
PAGE TITLE <b>PM Power Good</b>			
DRAWING NUMBER 051-9179		SIZE D	
REVISION 16.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 70 OF 113		SHEET 62 OF 90	

### CPU Core S0 Regulator

Max avg current: ? A (design) / 41.05 A (budget)  
Max peak current: ? A (design) / 75.05 A (budget)  
OC trip point: ? A (nom) / ? A (min)  
Switching freq: 290 kHz


#### Core compensation and feedback




### CPU AXG S0 Regulator

Max avg current: ? A (design) / 10 A (budget)  
Max peak current: ? A (design) / 30 A (budget)  
OC trip point: ? A (nom) / ? A (min)  
Switching freq: 290 kHz


#### AXG compensation and feedback




#### Core voltage sense input




#### Core IMON output




#### Core temp measurement





#### AXG voltage sense input




#### AXG IMON output



#### AXG temp measurement



SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
PAGE TITLE			
VReg CPU Core/AXG Cntl			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	71 OF 113
		SHEET	63 OF 90




SYNC MASTER=D7 MLB SYNC DATE=01/19/2012  
**VReg CPU Core Phases**  
 Apple Inc.  
 DRAWING NUMBER: 051-9179 SIZE: D  
 REVISION: 16.0.0  
 BRANCH:  
 PAGE: 72 OF 113  
 SHEET: 64 OF 90  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1733	2	IC, ISL6612, FET DRV, DFN10, LF	U7230, U7250	CRITICAL	CPUCOREDRV: ISL6612




www.laptop-schematics.com



www.laptop-schematics.com


AXG Phase



SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
PAGE TITLE <b>VReg CPU AXG Phases</b>			
DRAWING NUMBER 051-9179		SIZE D	
REVISION 16.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 73 OF 113		SHEET 65 OF 90	

# CPU VccIO/PCH (1.05V) S0 Regulator


Max avg current: ? A (design)/ 14.38 A (budget)  
 Max peak current: ? A (design)/ 18.38 A (budget)  
 OC trip point: ? A (min)/? A (max)  
 Switching freq: 500 kHz



SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
PAGE TITLE <b>VReg CPU/PCH 1.05V S0</b>			
DRAWING NUMBER 051-9179		SIZE D	
REVISION 16.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 74 OF 113	
		SHEET 66 OF 90	

CPU VccSA (0.925V) S0 Regulator

Max avg current: ? A (design)/ 1.51 A (budget)  
 Max peak current: ? A (design)/ 8.76 A (budget)  
 OC trip point: ? A (min)/? A (max)  
 Switching freq: 500 kHz




SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
PAGE TITLE			
VReg CPU VccSA S0		DRAWING NUMBER	051-9179
Apple Inc.		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	75 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	67 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### 3.3V S5 Regulator

Max avg current: 6 A (design)/ 4.85 A (budget)  
 Max peak current: ? A (design)/ 6.6 A (budget)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: 350 kHz

### 5V S4 Regulator


Max avg current: 10 A (design)/ 6.08 A (budget)  
 Max peak current: ? A (design)/ 6.9 A (budget)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: 350 kHz



SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
PAGE TITLE			
VReg 3.3V S5/5V S4		DRAWING NUMBER	051-9179
Apple Inc.		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	68 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


### VDDQ (1.5V) S3 Regulator

Max avg current: ? A (design)/ 8 A (budget)  
 Max peak current: ? A (design)/ 17.8 A (budget)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: 400 kHz



### 1.8V S0 Regulator

Max avg current: 3 A (design)/ 0.61 A (budget)  
 Max peak current: ? A (design)/ 1.83 A (budget)  
 OC trip point: ? A (nom)/? A (min)  
 Switching freq: ? kHz



PAGE TITLE		DRAWING NUMBER	
VReg VDDQ and 1.8V S0		051-9179	
PAGE		REVISION	
77 OF 113		16.0.0	
SHEET		BRANCH	
69 OF 90			

D

D

C

C

B


B

A

A


### 3.425V "G3Hot" Regulator

Max avg current: ? A (design)/ 0 A (budget)  
 Max peak current: ? A (design)/ 0.06 A (budget)  
 Switching freq: ? kHz



### 12V S5 FET


Max avg current: 7.03 A (budget)  
 Max peak current: 9.69 A (budget)



SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
VReg G3Hot			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9179	D
		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		78 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		70 OF 90	
IV ALL RIGHTS RESERVED			


3.3V S4 FET

Max avg current: 0.85 A (budget)  
Max peak current: 1.48 A (budget)




3.3V S0 FET

Max avg current: 1.7 A (budget)  
Max peak current: 1.82 A (budget)



3V3 S0 SSD

Max avg current: 2.12 A (budget)  
Max peak current: 3.03 A (budget)




5V S0 FET


Max avg current: 1.26 A (budget)  
Max peak current: 2.08 A (budget)

5V HDD FET

Max avg current: ? A (budget)  
Max peak current: ? A (budget)




5V / 3V3 S0 PGOODs




1.5V S0 FET

Max avg current: 1.27 A (budget)  
Max peak current: 4.8 A (budget)



12V S0 FET


Max avg current: 14.3 A (budget)  
Max peak current: 23 A (budget)



SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
FET-Controlled S0 and S4			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	79 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


www.laptop-schematics.com

Internal DP Connector



Backlight Control

U9000 output Y2 is a non-inverted, delayed version of input A. The delay applies only on a L->H transition on A. This guarantees video is valid before the backlight is enabled. On a H->L transition of A, Y2 follows with standard logic propagation delay. This ensures the backlight is off immediately after loss of video. Y1 is simply an inverted version of A, with no delay.



www.laptop-schematics.com

www.laptop-schematics.com


SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
<b>Internal DP Support</b>			
Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	91 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	72 OF 90
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





www.laptop-schematics.com

### Dual-Port Host DDC Crossbar




www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
PAGE TITLE			
TBT DDC Crossbar			
DRAWING NUMBER		SIZE	
051-9179		D	
REVISION		BRANCH	
16.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
93 OF 113		74 OF 90	

### 3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES,MTL,FILM,1/16W,17.8K,1,0402,SMD,LF	R9410,R9413		TBTHV:P12V
114S0338	2	RES,MTL,FILM,1/16W,17.8K,1,0402,SMD,LF	R9411,R9414		TBTHV:P12V


	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)



DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).

Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

### Thunderbolt Connector A




SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
<b>Thunderbolt Connector A</b>			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	94 OF 113
		SHEET	75 OF 90

### 3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.


	Nominal	Min	Max
IV3P3	1100mA	1030mA	1200mA
IHV50	890mA	830mA	930mA (assumes 15V, 12W minimum)
IHV53	890mA	830mA	930mA (assumes 3S, 9-12.6V, 7.5-11.7W)



For 12V systems:


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES,MTL,FILM,1/16W,17.8K,1,0402,SMD,LF	R9610,R9613		TBTHV:P12V
114S0338	2	RES,MTL,FILM,1/16W,17.8K,1,0402,SMD,LF	R9611,R9614		TBTHV:P12V

	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)




NOTE: Polarity Swapped for Layout!

NOTE: Polarity Swapped for Layout!




### Thunderbolt Connector B



DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).

Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

SYNC MASTER=D7 MLB		SYNC DATE=01/19/2012	
<b>Thunderbolt Connector B</b>			
Apple Inc.		DRAWING NUMBER	051-9179
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	16.0.0
		PAGE	96 OF 113
		SHEET	76 OF 90



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0745	138S0743		BLC_CAP	BLC Output Cap

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S1592	152S1591		L9700	BLC Switch Inductor
371S0648	371S0694		D9700	BLC Switch Diode

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1054	376S1022		Q9700	BLC Switch FET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S3665	1	IC,LP8545,LED BKLKT CTRLR,LLP24,80	U9700	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1071	376S1073		ALL	Short Protection FET

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0845	376S1067		Q9702	BLC Inrush FET

SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

**LCD Backlight Driver (LP8545)**

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 97 OF 113 SHEET: 77 OF 90

K70 Board Specific Physical and Spacing Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA	MM	16.2

General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	*	Y	0.215 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	TOP,BOTTOM	Y	0.215 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	*	Y	0.170 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	*	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	TOP,BOTTOM	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	0.138 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP,BOTTOM	Y	0.138 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.110 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP,BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	Y	0.180 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM
68_OHM_DIFF	TOP,BOTTOM	Y	0.180 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.135 MM	0.085 MM	=STANDARD	0.160 MM	0.1 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD	0.160 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.089 MM	0.085 MM	=STANDARD	0.220 MM	0.1 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.089 MM	0.085 MM	=STANDARD	0.220 MM	0.1 MM

General Spacing Definitions

Default

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	*	0.076 MM	?
1X_DIELECTRIC	TOP,BOTTOM	0.071 MM	?

BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100


Board Stack-up

Finished board thickness: 1.58 mm

-----	Top	Signal	0.5 oz (Cu plated)
=====		Prepreg	0.071 mm
-----	2	Plane	1 oz
=====		Prepreg	0.076 mm
-----	3	Signal	0.5 oz
=====		Prepreg	0.435 mm
-----	4	Plane	1 oz
=====		Core	0.127 mm
-----	5	Plane	1 oz
=====		Prepreg	0.435 mm
-----	6	Signal	0.5 oz
=====		Prepreg	0.076 mm
-----	2	Plane	1 oz
=====		Prepreg	0.071 mm
-----	Btm	Signal	0.5 oz (Cu plated)

BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

SYNC MASTER=D7.MLB		SYNC DATE=01/19/2012	
<b>K70 Rule Definitions</b>			
 Apple Inc.		DRAWING NUMBER	051-9179
		REVISION	16.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	100 OF 113
		SHEET	78 OF 90

DDR3

DDR3-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DDR\_34S, DDR\_39S, DDR\_42S, DDR\_42S\_D, DDR\_50S, DDR\_68D.

Minimum diff spacing is 4 mil Table 3-5, Intel Doc# 473718

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes POWER\_DDR\_P4MM.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Rows include POWER\_DDR, DDR\_CLK\_PHY, DDR\_CTRL\_PHY, DDR\_CMD\_PHY, DDR\_DQ\_PHY, DDR\_DQS\_PHY.

DDR3 Power-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes POWER\_DDR.

DDR3-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DDR\_CLK\_ISO, DDR\_CTRL\_ISO, DDR\_CTRL2CTRL, DDR\_CMD\_ISO, DDR\_CMD2CMD, DDR\_DATA\_ISO, DDR\_DQ2DQ, DDR\_DQ2DQS, DDR\_BL2BL, DDR\_CH2CH.

Main Segment Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table with 5 columns: Table, Trace Design, Iso Design, Comments. Rows include 3-2, 3-3, 3-4, 3-5.

Constraints

Clocks: CK[3:0], CK#[3:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Row includes DDR\_CLK.

Control: CS#[3:0], CKE[3:0], ODT[3:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include DDR\_CTRL, DDR\_CTRL2CTRL.

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include DDR\_CMD, DDR\_CMD2CMD.

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include DDR\_A\_DQ\_BYTE\*, DDR\_A\_DQS\*, DDR\_B\_DQ\_BYTE\*, DDR\_B\_DQS\*, DDR\_\*\_DQ\_BYTE\*, DDR\_A\_DQ\_BYTE\*, DDR\_A\_DQS\*, DDR\_B\_DQ\_BYTE\*, DDR\_B\_DQS\*, DDR\_B\_DQ\_BYTE\*, DDR\_B\_DQS\*, DDR\_A\_\*, DDR\_B\_\*

Note (1): Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2): Intel suggests 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3): In order for the constraints DDR\_\*\_DQ\_BYTE\* to =SAME to win out over DDR\_{A,B}\_DQ\_BYTE\* to DDR\_{A,B}\_DQ\_BYTE\* so that the small intra-bytelane spacing is used, the spacing rule DDR\_DQ2DQ must have a weight greater than DDR\_BL2BL.

DDR3

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include Channel A, Channel B, and Reset.

Header information including SYNC MASTER=D7 MLB, SYNC DATE=01/19/2012, DRAWING NUMBER 051-9179, REVISION 16.0.0, Apple Inc. logo, and NOTICE OF PROPRIETARY PROPERTY.

PCI Express/DMI

PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
PCI_E_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
PCI_E_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
PCI_E_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
PCI_E_COMP	*	Y	0.305 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_E3_PHY	*	PCI_E_80D
CLK_PCI_E_PHY	*	PCI_E_90D
COMP_PCI_E_PHY	*	PCI_E_COMP

PCIe and DMI Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
4-5	50	50	15	15.75	PCIe. Impedance inferred from Table 4-7.
4-7	50	50	8	15.75	DMI. Numbers based on Intel stack-up.

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCI_E_ISO	*	=5:1_SPACING	?
COMP_PCI_E_ISO	*	=4:1_SPACING	?

Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCI_E	*	*	CLK_PCI_E_ISO
COMP_PCI_E	*	*	COMP_PCI_E_ISO
PEG_R2D	PEG_R2D	*	PEG_SAME_DIR
PEG_D2R	PEG_D2R	*	PEG_SAME_DIR
PEG_D2R	PEG_R2D	*	PEG_ALT_DIR
PEG_D2R	*	*	PEG_ISO
PEG_R2D	*	*	PEG_ISO

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PEG_SAME_DIR	*	=3.5X_DIELECTRIC	?
PEG_ALT_DIR	*	=7X_DIELECTRIC	?
PEG_ISO	*	=4:1_SPACING	?

PEG Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
4.2.1	80	80	16	15.75	PCIe Gen3. Allow looser spacing for same direction on stripline per Anil

PCIe (CPU)

Electrical Constraint Set	Physical	Spacing
x16 Graphics		
GEN3	PCI_E3_PHY	PEG_R2D P<15>
GEN3	PCI_E3_PHY	PEG_R2D N<15>
GEN3	PCI_E3_PHY	PEG_R2D C P<15>
GEN3	PCI_E3_PHY	PEG_R2D C N<15>
GEN3	PCI_E3_PHY	PEG_D2R P<15>
GEN3	PCI_E3_PHY	PEG_D2R N<15>
GEN3	PCI_E3_PHY	PEG_D2R C P<15>
GEN3	PCI_E3_PHY	PEG_D2R C N<15>
GEN3	PCI_E3_PHY	PEG_R2D P<14>
GEN3	PCI_E3_PHY	PEG_R2D N<14>
GEN3	PCI_E3_PHY	PEG_R2D C P<14>
GEN3	PCI_E3_PHY	PEG_R2D C N<14>
GEN3	PCI_E3_PHY	PEG_D2R P<14>
GEN3	PCI_E3_PHY	PEG_D2R N<14>
GEN3	PCI_E3_PHY	PEG_D2R C P<14>
GEN3	PCI_E3_PHY	PEG_D2R C N<14>
GEN3	PCI_E3_PHY	PEG_R2D P<13>
GEN3	PCI_E3_PHY	PEG_R2D N<13>
GEN3	PCI_E3_PHY	PEG_R2D C P<13>
GEN3	PCI_E3_PHY	PEG_R2D C N<13>
GEN3	PCI_E3_PHY	PEG_D2R P<13>
GEN3	PCI_E3_PHY	PEG_D2R N<13>
GEN3	PCI_E3_PHY	PEG_D2R C P<13>
GEN3	PCI_E3_PHY	PEG_D2R C N<13>
GEN3	PCI_E3_PHY	PEG_R2D P<12>
GEN3	PCI_E3_PHY	PEG_R2D N<12>
GEN3	PCI_E3_PHY	PEG_R2D C P<12>
GEN3	PCI_E3_PHY	PEG_R2D C N<12>
GEN3	PCI_E3_PHY	PEG_D2R P<12>
GEN3	PCI_E3_PHY	PEG_D2R N<12>
GEN3	PCI_E3_PHY	PEG_D2R C P<12>
GEN3	PCI_E3_PHY	PEG_D2R C N<12>
GEN3	PCI_E3_PHY	PEG_R2D P<11>
GEN3	PCI_E3_PHY	PEG_R2D N<11>
GEN3	PCI_E3_PHY	PEG_R2D C P<11>
GEN3	PCI_E3_PHY	PEG_R2D C N<11>
GEN3	PCI_E3_PHY	PEG_D2R P<11>
GEN3	PCI_E3_PHY	PEG_D2R N<11>
GEN3	PCI_E3_PHY	PEG_D2R C P<11>
GEN3	PCI_E3_PHY	PEG_D2R C N<11>
GEN3	PCI_E3_PHY	PEG_R2D P<10>
GEN3	PCI_E3_PHY	PEG_R2D N<10>
GEN3	PCI_E3_PHY	PEG_R2D C P<10>
GEN3	PCI_E3_PHY	PEG_R2D C N<10>
GEN3	PCI_E3_PHY	PEG_D2R P<10>
GEN3	PCI_E3_PHY	PEG_D2R N<10>
GEN3	PCI_E3_PHY	PEG_D2R C P<10>
GEN3	PCI_E3_PHY	PEG_D2R C N<10>
GEN3	PCI_E3_PHY	PEG_R2D P<9>
GEN3	PCI_E3_PHY	PEG_R2D N<9>
GEN3	PCI_E3_PHY	PEG_R2D C P<9>
GEN3	PCI_E3_PHY	PEG_R2D C N<9>
GEN3	PCI_E3_PHY	PEG_D2R P<9>
GEN3	PCI_E3_PHY	PEG_D2R N<9>
GEN3	PCI_E3_PHY	PEG_D2R C P<9>
GEN3	PCI_E3_PHY	PEG_D2R C N<9>
GEN3	PCI_E3_PHY	PEG_R2D P<8>
GEN3	PCI_E3_PHY	PEG_R2D N<8>
GEN3	PCI_E3_PHY	PEG_R2D C P<8>
GEN3	PCI_E3_PHY	PEG_R2D C N<8>
GEN3	PCI_E3_PHY	PEG_D2R P<8>
GEN3	PCI_E3_PHY	PEG_D2R N<8>
GEN3	PCI_E3_PHY	PEG_D2R C P<8>
GEN3	PCI_E3_PHY	PEG_D2R C N<8>

PCIe (CPU)

Electrical Constraint Set	Physical	Spacing		
x16 Graphics				
GEN3	PCI_E3_PHY	PEG_R2D P<7>		
GEN3	PCI_E3_PHY	PEG_R2D N<7>		
GEN3	PCI_E3_PHY	PEG_R2D C P<7>		
GEN3	PCI_E3_PHY	PEG_R2D C N<7>		
GEN3	PCI_E3_PHY	PEG_D2R P<7>		
GEN3	PCI_E3_PHY	PEG_D2R N<7>		
GEN3	PCI_E3_PHY	PEG_D2R C P<7>		
GEN3	PCI_E3_PHY	PEG_D2R C N<7>		
GEN3	PCI_E3_PHY	PEG_R2D P<6>		
GEN3	PCI_E3_PHY	PEG_R2D N<6>		
GEN3	PCI_E3_PHY	PEG_R2D C P<6>		
GEN3	PCI_E3_PHY	PEG_R2D C N<6>		
GEN3	PCI_E3_PHY	PEG_D2R P<6>		
GEN3	PCI_E3_PHY	PEG_D2R N<6>		
GEN3	PCI_E3_PHY	PEG_D2R C P<6>		
GEN3	PCI_E3_PHY	PEG_D2R C N<6>		
GEN3	PCI_E3_PHY	PEG_R2D P<5>		
GEN3	PCI_E3_PHY	PEG_R2D N<5>		
GEN3	PCI_E3_PHY	PEG_R2D C P<5>		
GEN3	PCI_E3_PHY	PEG_R2D C N<5>		
GEN3	PCI_E3_PHY	PEG_D2R P<5>		
GEN3	PCI_E3_PHY	PEG_D2R N<5>		
GEN3	PCI_E3_PHY	PEG_D2R C P<5>		
GEN3	PCI_E3_PHY	PEG_D2R C N<5>		
GEN3	PCI_E3_PHY	PEG_R2D P<4>		
GEN3	PCI_E3_PHY	PEG_R2D N<4>		
GEN3	PCI_E3_PHY	PEG_R2D C P<4>		
GEN3	PCI_E3_PHY	PEG_R2D C N<4>		
GEN3	PCI_E3_PHY	PEG_D2R P<4>		
GEN3	PCI_E3_PHY	PEG_D2R N<4>		
GEN3	PCI_E3_PHY	PEG_D2R C P<4>		
GEN3	PCI_E3_PHY	PEG_D2R C N<4>		
GEN3	PCI_E3_PHY	PEG_R2D P<3>		
GEN3	PCI_E3_PHY	PEG_R2D N<3>		
GEN3	PCI_E3_PHY	PEG_R2D C P<3>		
GEN3	PCI_E3_PHY	PEG_R2D C N<3>		
GEN3	PCI_E3_PHY	PEG_D2R P<3>		
GEN3	PCI_E3_PHY	PEG_D2R N<3>		
GEN3	PCI_E3_PHY	PEG_D2R C P<3>		
GEN3	PCI_E3_PHY	PEG_D2R C N<3>		
GEN3	PCI_E3_PHY	PEG_R2D P<2>		
GEN3	PCI_E3_PHY	PEG_R2D N<2>		
GEN3	PCI_E3_PHY	PEG_R2D C P<2>		
GEN3	PCI_E3_PHY	PEG_R2D C N<2>		
GEN3	PCI_E3_PHY	PEG_D2R P<2>		
GEN3	PCI_E3_PHY	PEG_D2R N<2>		
GEN3	PCI_E3_PHY	PEG_D2R C P<2>		
GEN3	PCI_E3_PHY	PEG_D2R C N<2>		
GEN3	PCI_E3_PHY	PEG_R2D P<1>		
GEN3	PCI_E3_PHY	PEG_R2D N<1>		
GEN3	PCI_E3_PHY	PEG_R2D C P<1>		
GEN3	PCI_E3_PHY	PEG_R2D C N<1>		
GEN3	PCI_E3_PHY	PEG_D2R P<1>		
GEN3	PCI_E3_PHY	PEG_D2R N<1>		
GEN3	PCI_E3_PHY	PEG_D2R C P<1>		
GEN3	PCI_E3_PHY	PEG_D2R C N<1>		
GEN3	PCI_E3_PHY	PEG_R2D P<0>		
GEN3	PCI_E3_PHY	PEG_R2D N<0>		
GEN3	PCI_E3_PHY	PEG_R2D C P<0>		
GEN3	PCI_E3_PHY	PEG_R2D C N<0>		
GEN3	PCI_E3_PHY	PEG_D2R P<0>		
GEN3	PCI_E3_PHY	PEG_D2R N<0>		
GEN3	PCI_E3_PHY	PEG_D2R C P<0>		
GEN3	PCI_E3_PHY	PEG_D2R C N<0>		
CPU PCIe Clocks				
GEN3	CLK_PCI_E_PHY	CLK_PCI_E	PEG_CLK100M P	9 18
GEN3	CLK_PCI_E_PHY	CLK_PCI_E	PEG_CLK100M N	9 18
CPU PCIe Compensation				
GEN3	COMP_PCI_E_PHY	COMP_PCI_E	CPU_PEG_COMP	10

SYNC MASTER=D7 MLB SYNC DATE=01/19/2012

CPU PCIe Constraints

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 102 OF 113

SHEET: 80 OF 90



Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_85D
COMP_DMI_PHY	*	50_OHM_SE

PCIE-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_SAME_DIR	*	=3.5X_DIELECTRIC	?
PCIE_ALT_DIR	*	=7X_DIELECTRIC	?
PCIE_ISO	*	=4:1_SPACING	?

TBT x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_TBT_R2D	PCIE_TBT_R2D	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_D2R	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_R2D	*	PCIE_ALT_DIR
PCIE_TBT_D2R	*	*	PCIE_ISO
PCIE_TBT_R2D	*	*	PCIE_ISO

SSD x2 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_SSD_R2D	PCIE_SSD_R2D	*	PCIE_SAME_DIR
PCIE_SSD_D2R	PCIE_SSD_D2R	*	PCIE_SAME_DIR
PCIE_SSD_D2R	PCIE_SSD_R2D	*	PCIE_ALT_DIR
PCIE_SSD_D2R	*	*	PCIE_ISO
PCIE_SSD_R2D	*	*	PCIE_ISO

PCH x1 PCIE Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO

DMI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
DMI_SAME_DIR	*	=4X_DIELECTRIC	?
DMI_ALT_DIR	*	=5X_DIELECTRIC	?
DMI_ISO	*	=4X_DIELECTRIC	?

DMI x4 PCIE Spacing Constraints


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_N2S	DMI_N2S	*	DMI_SAME_DIR
DMI_S2N	DMI_S2N	*	DMI_SAME_DIR
DMI_N2S	DMI_S2N	*	DMI_ALT_DIR
DMI_N2S	*	*	DMI_ISO
DMI_S2N	*	*	DMI_ISO

PCIE (PCH)

Electrical Constraint Set	Physical	Spacing	
<b>x4 Thunderbolt</b>			
ERRD PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D P<3..0> 34
ERRD PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D N<3..0> 34
ERRD PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D C P<3..0> 18 34
ERRD PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D C N<3..0> 18 34
ERRD PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R P<3..0> 18 34
ERRD PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R N<3..0> 18 34
ERRD PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R C P<3..0> 34
ERRD PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R C N<3..0> 34
ERRD PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M TBT P 18 34
ERRD PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M TBT N 18 34
<b>x2 SSD</b>			
ERRD PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D	PCIE_SSD_R2D P<1> 42
ERRD PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D	PCIE_SSD_R2D N<1> 42
ERRD PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D	PCIE_SSD_R2D C P<1> 18 42
ERRD PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D	PCIE_SSD_R2D C N<1> 18 42
ERRD PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R	PCIE_SSD_D2R P<1> 18 42
ERRD PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R	PCIE_SSD_D2R N<1> 18 42
ERRD PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R	PCIE_SSD_D2R C P<1> 42
ERRD PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R	PCIE_SSD_D2R C N<1> 42
ERRD PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D	PCIE_SSD_R2D P<0> 42
ERRD PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D	PCIE_SSD_R2D N<0> 42
ERRD PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D	PCIE_SSD_R2D C P<0> 18 42
ERRD PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D	PCIE_SSD_R2D C N<0> 18 42
ERRD PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R	PCIE_SSD_D2R P<0> 18 42
ERRD PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R	PCIE_SSD_D2R N<0> 18 42
ERRD PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R	PCIE_SSD_D2R C P<0> 42
ERRD PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R	PCIE_SSD_D2R C N<0> 42
ERRD PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M SSD P 18 42
ERRD PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M SSD N 18 42
<b>x1 AirPort</b>			
ERRD PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE_AP_R2D P 33
ERRD PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE_AP_R2D N 33
ERRD PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE_AP_R2D C P 18 33
ERRD PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE_AP_R2D C N 18 33
ERRD PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE	PCIE_AP_D2R P 18 33
ERRD PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE	PCIE_AP_D2R N 18 33
ERRD PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE	PCIE_AP_D2R C P 18 33
ERRD PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE	PCIE_AP_D2R C N 18 33
ERRD PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M AP P 18 33
ERRD PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M AP N 18 33
<b>x1 Caesar IV</b>			
ERRD PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE_ENET_R2D P 37
ERRD PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE_ENET_R2D N 37
ERRD PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE_ENET_R2D C P 18 37
ERRD PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE_ENET_R2D C N 18 37
ERRD PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE_ENET_D2R P 18 37
ERRD PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE_ENET_D2R N 18 37
ERRD PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE_ENET_D2R C P 37
ERRD PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE_ENET_D2R C N 37
ERRD PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M ENET P 18 37
ERRD PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M ENET N 18 37

DMI

Electrical Constraint Set	Physical	Spacing	
<b>DMI</b>			
ERRD DMI_N2S	PCIE_PHY	DMI_N2S	DMI_N2S P<3..0> 10 19
ERRD DMI_N2S	PCIE_PHY	DMI_N2S	DMI_N2S N<3..0> 10 19
ERRD DMI_S2N	PCIE_PHY	DMI_S2N	DMI_S2N P<3..0> 10 19
ERRD DMI_S2N	PCIE_PHY	DMI_S2N	DMI_S2N N<3..0> 10 19
ERRD PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	DMI_CLK100M CPU P 11 18
ERRD PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	DMI_CLK100M CPU N 11 18
<b>DMI Compensation</b>			
ERRD	COMP_DMI_PHY	COMP_PCIE	PCH_DMI_COMP 19



SYNC\_MASTER=D7\_MLB SYNC\_DATE=01/19/2012

**PCH PCIE/DMI Constaints**

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 103 OF 113 SHEET: 81 OF 90

SATA

SATA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SATA_PHY	*	SATA_90D
COMP_SATA_PHY	*	SATA_50S

SATA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ISO	*	=6:1_SPACING	?
COMP_SATA_ISO	*	=4:1_SPACING	?

SATA Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
15.2.1	90	95	20	23.62	SATA Gen2, SATA Gen3

SATA Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
15-3	50	50	15	15.75	SATA Gen2, SATA Gen3

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA	*	*	SATA_ISO
COMP_SATA	*	*	COMP_SATA_ISO

FDI

FDI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FDI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
COMP_FDI	*	Y	0.25 MM	0.25 MM	3 MM	=STANDARD	=STANDARD
FDI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FDI_DIFF_PHY	*	FDI_85D
FDI_SE_PHY	*	FDI_50S
COMP_FDI_PHY	*	COMP_FDI

FDI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FDI_ISO	*	=3:1_SPACING	?
COMP_FDI_ISO	*	=4:1_SPACING	?

FDI Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table	Imp	Design	Iso	Design	Comments
6-1/6-2	85	85	12	11.81	FDI main length

FDI Compensation Rules (mils)

Table	Trace	Design	Iso	Design	Comments
6-4	10	11.81	-	15.75	Using PCIe guidelines

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FDI	*	*	FDI_ISO
COMP_FDI	*	*	COMP_FDI_ISO

XDP

XDP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
XDP_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
XDP_PHY	*	XDP_55S

XDP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XDP_ISO	*	=2:1_SPACING	?
CLK_JTAG_ISO	*	=4:1_SPACING	?

Desktop Debug Design Guide (Intel Doc# 430883)

Section	Imp	Design	Iso	Design	Comments
1.5	45-65	55	-	15.75	Isolation is for JTAG clocks. All signals default are 50 Ohm SE.

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XDP	*	*	XDP_ISO
CLK_JTAG	*	*	CLK_JTAG_ISO

SATA

Electrical Constraint Set	Physical	Spacing		
PCH SATA Port 0 (HDD)				
E820	SATA_R2D	SATA	SATA HDD R2D P	42
E821	SATA_R2D	SATA	SATA HDD R2D N	42
E822	SATA_R2D	SATA	SATA HDD R2D C P	18 42
E823	SATA_R2D	SATA	SATA HDD R2D C N	18 42
E824	SATA_D2R	SATA	SATA HDD D2R P	18 42
E825	SATA_D2R	SATA	SATA HDD D2R N	18 42
E826	SATA_D2R	SATA	SATA HDD D2R C P	42
E827	SATA_D2R	SATA	SATA HDD D2R C N	42
PCH SATA Port 1 (SSD)				
E828	SATA_R2D_MIX_SSD	SATA	SATA SSD R2D P	42
E829	SATA_R2D_MIX_SSD	SATA	SATA SSD R2D N	42
E830	SATA_R2D_MIX_SSD	SATA	SATA SSD R2D C P	18 42
E831	SATA_R2D_MIX_SSD	SATA	SATA SSD R2D C N	18 42
E832	SATA_D2R_MIX_SSD	SATA	SATA SSD D2R P	18 42
E833	SATA_D2R_MIX_SSD	SATA	SATA SSD D2R N	18 42
E834	SATA_D2R_MIX_SSD	SATA	SATA SSD D2R C P	42
E835	SATA_D2R_MIX_SSD	SATA	SATA SSD D2R C N	42
SSD PCIe/SATA Mux Output				
E836	PCIe_SATA_R2D_MIX_CONN	SATA	PCIe SATA SSD R2D P	42
E837	PCIe_SATA_R2D_MIX_CONN	SATA	PCIe SATA SSD R2D N	42
E838	PCIe_SATA_D2R_MIX_CONN	SATA	PCIe SATA SSD D2R P	42
E839	PCIe_SATA_D2R_MIX_CONN	SATA	PCIe SATA SSD D2R N	42
PCH SATA Compensation				
E840	COMP_SATA_PHY	COMP_SATA	PCH SATA1COMP	18
E841	COMP_SATA_PHY	COMP_SATA	PCH SATA3COMP	18
E842	COMP_SATA_PHY	COMP_SATA	PCH SATA3BBIAS	18

FDI

Electrical Constraint Set	Physical	Spacing		
FDI				
E843	FDI_TX	FDI	CPU FDI TX P<7..0>	9 10
E844	FDI_TX	FDI	CPU FDI TX N<7..0>	9 10
E845	FDI_SE_PHY	FDI	CPU FDI FSYNC<1..0>	9 10
E846	FDI_SE_PHY	FDI	CPU FDI LSYNC<1..0>	9 10
E847	FDI_SE_PHY	FDI	CPU FDI INT	9 10
FDI Compensation				
E848	COMP_FDI_PHY	COMP_FDI	CPU FDI COMP10	10

XDP

Electrical Constraint Set	Physical	Spacing		
CPU XDP				
E849	XDP_EHV	XDP	XDP BPM L<7..0>	11 25
E850	XDP_EHV	XDP	CPU CFG<17..0>	8 10 15 25
E851	ITP_CLK_CONN	CLK_ECTE_EHV	ITPCPU CLK100M P	11 15
E852	ITP_CLK_CONN	CLK_ECTE_EHV	ITPCPU CLK100M N	11 15
E853	ITP_CLK_CONN	CLK_ECTE_EHV	ITPCPU CLK100M P	15 18 25
E854	ITP_CLK_CONN	CLK_ECTE_EHV	ITPCPU CLK100M N	15 18 25
E855	ITP_CLK_CONN	CLK_ECTE_EHV	ITPCPU CLK100M P	25
E856	ITP_CLK_CONN	CLK_ECTE_EHV	ITPCPU CLK100M N	25
PCH XDP				
E857	XDP_EHV	CLK_JTAG	XDP CPU TCK	11 25
E858	XDP_EHV	XDP	XDP CPU TMS	11 25
E859	XDP_EHV	XDP	XDP CPU TDI	11 25
E860	XDP_EHV	XDP	XDP CPU TDO	11 25
E861	XDP_EHV	CLK_JTAG	XDP PCH TCK	18 25
E862	XDP_EHV	XDP	XDP PCH TMS	18 25
E863	XDP_EHV	XDP	XDP PCH TDI	18 25
E864	XDP_EHV	XDP	XDP PCH TDO	18 25

SYNC MASTER=D7 MLB SYNC DATE=01/19/2012

**SATA/FDI/XDP Constraints**

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 104 OF 113

SHEET: 82 OF 90

PCH

PCH-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCH\_55S and CLK\_PCH\_55S.

PCH-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK\_PCH and COMP\_PCH.

PCI

PCI-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_PCI\_55S.

PCI-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK\_PCI.

LPC

LPC-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC\_55S and CLK\_LPC\_55S.

LPC-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK\_LPC.

HDA

HDA-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA\_55S.

HDA-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

Crystal

Crystal-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_XTAL.

Crystal-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes XTAL.

SPI

SPI-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SPI\_50S and SPI\_55S.

SPI-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

PCI

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include PCI Clock with constraints for CLK\_PCH\_55S.

LPC

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include LPC and LPC Clocks with constraints for various LPC signals.

PCH Clocks

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include PCH Reference Clock, PCH Ref Clock Comp, PCH RTC 32K, and SMC 32K.

25 Mhz Reference Clocks

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include 25M Reference Crystal and 25M Reference Clocks.

HDA

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include HDA and SPDIF constraints for various HDA signals.

SPI Bootrom

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include SPI ROM constraints for various SPI signals.

Metadata block containing drawing title 'PCH and BR Constraints', Apple Inc. logo, drawing number 051-9179, revision 16.0.0, and a notice of proprietary property.

USB

USB-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include USB\_85D and USB\_90D.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Rows include USB2\_PHY and USB3\_PHY.

USB-specific Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB2\_ISO and USB3\_ISO.

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table with 7 columns: Section, Imp, Design, Iso, Design, Comments. Rows include 12.2.1 and 13.3.1.

Constraints

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include USB2 and USB3.

Caesar IV (Ethernet/SD)

CIV-specific Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include ENET\_50S, ENET\_100D, and SD\_50S.

Physical Net Type to Rule Map

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Rows include ENET\_COMP\_PHY, ENET\_DIFF\_PHY, SD\_PHY, and CIV\_SPI.

CIV-specific Spacing Definitions Ethernet

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include ENET\_DIFF\_ISO, ENET\_DIFF2DIFF, ENET\_TRANS\_ISO, and COMP\_ENET\_ISO.

Constraints Ethernet

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include ENET\_DIFF, ENET\_TRANS, COMP\_ENET, and ENET\_TRANS.

2 kv isolation

SD

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SD\_ISO.

SD

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Row includes SD.

Camera Processor-to-Camera Sensor I/F (SMIA/MIPI)

Camera Processor's SMIA Interface Physical Rules

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMIA\_100D.

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Row includes SMIA\_DIFF\_PHY.

Camera Processor's SMIA Interface Spacing Definitions

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SMIA\_DIFF\_ISO and SMIA\_DIFF2DIFF.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Row includes SMIA\_DIFF.

USB 3.0 and USB 2.0 Trixies Muxing

Large table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include External Port A (J4600), External Port B (J4610), External Port C (J4700), External Port D (J4710), Camera (J3510), and PCH USB Compensation.

RMH Love

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include USB 2.0 Hub, USB 2.0 Hub Compensation, and USB 2.0 Hub Crystal.

Et tu Brute?

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include Ethernet, SD, and CIV SPI.

Camera Processor-Camera Sensor I/F

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include SMIA DP, SPT\_50S, and SMIA PHY.

Metadata block containing drawing title 'USB/Ethernet/SD Constraints', Apple Inc. logo, drawing number '051-9179', revision '16.0.0', and page information '106 OF 113' and '84 OF 90'.

SMBus

SMBus-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_PHY	*	SMB_55S

SMBus-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB_ISO	*	=2x_DIELECTRIC	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SMB_ISO

Sensor

Sensor-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_DIFF_PHY	*	1:1_DIFFPAIR

Sensor-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SENSE	*	*	SENSE_ISO
SENSE	POWER	*	PWR_P2MM
SENSE	GND	*	GND_P2MM

SMBus

Electrical Constraint Set	Physical	Spacing		
SMC				
E80	SMB_PHY	SMB	SMBUS_SMC_0_S0_SCL	45 48
E81	SMB_PHY	SMB	SMBUS_SMC_0_S0_SDA	45 48
E82	SMB_PHY	SMB	SMBUS_SMC_1_S0_SCL	45 48
E83	SMB_PHY	SMB	SMBUS_SMC_1_S0_SDA	45 48
E84	SMB_PHY	SMB	SMBUS_SMC_2_S4_SCL	45 48
E85	SMB_PHY	SMB	SMBUS_SMC_2_S4_SDA	45 48
E86	SMB_PHY	SMB	SMBUS_SMC_3_SCL	45 48
E87	SMB_PHY	SMB	SMBUS_SMC_3_SDA	45 48
E88	SMB_PHY	SMB	SMBUS_SMC_5_G3H_SCL	45 46
E89	SMB_PHY	SMB	SMBUS_SMC_5_G3H_SDA	45 46
PCH				
E8A	TPT_12C_55S	TPT_12C	SMBUS_PCH_CLK	18 48
E8B	TPT_12C_55S	TPT_12C	SMBUS_PCH_DATA	18 48
E8C	SMB_PHY	SMB	SML_PCH_0_CLK	18 48
E8D	SMB_PHY	SMB	SML_PCH_0_DATA	18 48
Display TCon				
E8E	SMB_PHY	SMB	SMB_DP_TCON_SCL	48 72
E8F	SMB_PHY	SMB	SMB_DP_TCON_SDA	48 72

Temperature Sense

Electrical Constraint Set	Physical	Spacing		
EMC1414-1 (Production)				
E8V	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_1_P	51
E8W	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_1_N	51
E8X	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_2_P	51
E8Y	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_2_N	51
E8Z	SNS_TEMP	SNS_DIFF_PHY	SNS_ACDC_P	6 51
E8AA	SNS_TEMP	SNS_DIFF_PHY	SNS_ACDC_N	6 51
TMP423 (Development)				
E8AB	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_1_P	51
E8AC	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_1_N	51
E8AD	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_2_P	51
E8AE	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_2_N	51
E8AF	SNS_TEMP	SNS_DIFF_PHY	SNS_SKIN_P	51
E8AG	SNS_TEMP	SNS_DIFF_PHY	SNS_SKIN_N	51
E8AH	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_3_P	51
E8AI	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_3_N	51
HDD Out-of-Band				
E8AJ		SENSE	SMC_HDD_OOB_TEMP	
E8AK		SENSE	HDD_OOB_TEMP_CONN	
E8AL		SENSE	HDD_OOB_TEMP_FILT	
E8AM		SENSE	HDD_OOB_TEMP_E	
SSD Out-of-Band				
E8AN		SENSE	SMC_SSD_OOB_TEMP	
E8AO		SENSE	SMC_SSD_TEMP_CTL	
E8AP		SENSE	SSD_OOB_TEMP	

SMC

Electrical Constraint Set	Physical	Spacing		
SMC				
E8Q	CLK_XTAL	XTAL	SMC_XTAL	45 46
E8R	CLK_XTAL	XTAL	SMC_EXTAL	45 46

Current/Voltage Sense

Electrical Constraint Set	Physical	Spacing		
Common				
E8S		SENSE	GND_SMC_AVSS	45 46 49 50
12V S5 (System Total)				
E8T	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VG3H_P	49
E8U	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VG3H_N	49
E8V		SENSE	ISNS_P12VG3H_R	49
E8W		SENSE	ISNS_P12VG3H	46 49
E8X		SENSE	VSNS_P12VG3H	46 49
12V S0 (GPU Core)				
E8Y	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUCORE_P	
E8Z	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUCORE_N	
E8AA		SENSE	ISNS_P12VS0_GPUCORE_R	
E8AB		SENSE	ISNS_P12VS0_GPUCORE	46
E8AC		SENSE	VSNS_P12VS0_GPUCORE	46
HDD				
E8AD	SNS_CURRENT	SNS_DIFF_PHY	SNS_HDD_P	49
E8AE	SNS_CURRENT	SNS_DIFF_PHY	SNS_HDD_N	49
E8AF		SENSE	ISNS_HDD0_R	49
E8AG		SENSE	ISNS_HDD0	46 49
E8AH		SENSE	VSNS_HDD0	46 49
SSD				
E8AI	SNS_CURRENT	SNS_DIFF_PHY	SNS_SSD_P	50
E8AJ	SNS_CURRENT	SNS_DIFF_PHY	SNS_SSD_N	50
E8AK		SENSE	ISNS_SSD0_R	50
E8AL		SENSE	ISNS_SSD0	46 50
E8AM		SENSE	VSNS_SSD0	46 50
VDDQ S3 (DDR)				
E8AN	SNS_CURRENT	SNS_DIFF_PHY	SNS_VDDQ3_DDR_P	50
E8AO	SNS_CURRENT	SNS_DIFF_PHY	SNS_VDDQ3_DDR_N	50
E8AP		SENSE	ISNS_VDDQ3_DDR_R	50
E8AQ		SENSE	ISNS_VDDQ3_DDR	46 50
E8AR		SENSE	VSNS_VDDQ3_DDR	46 50
VDDQ S0 (GPU Uncore)				
E8AS	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUUC_P	
E8AT	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUUC_N	
E8AU		SENSE	ISNS_P12VS0_GPUUC_R	
E8AV		SENSE	ISNS_P12VS0_GPUUCORE	46
E8AW		SENSE	VSNS_P12VS0_GPUUCORE	46
CPU Core				
E8AX	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUCORE_P	49
E8AY	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUCORE_N	49
E8AZ		SENSE	ISNS_CPUCORE_FB	49
E8AA		SENSE	ISNS_CPUCORE	46 49
E8AB		SENSE	VSNS_CPUCORE	46 49
CPU AXG				
E8AC	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUAXG_P	49
E8AD	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUAXG_N	49
E8AE		SENSE	ISNS_CPUAXG_FB	49
E8AF		SENSE	ISNS_CPUAXG	46 49
E8AG		SENSE	VSNS_CPUAXG	46 49

SYNC MASTER=D7\_MLB SYNC DATE=01/19/2012

Apple Inc.

051-9179

16.0.0

107 OF 113

85 OF 90

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DC-DC

Power-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GND_P3MM	*	Y	0.300 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
GND_P5MM	*	Y	0.500 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
POWER_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
POWER_P3MM	*	Y	0.300 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
POWER_P6MM	*	Y	0.600 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND_P5MM
GND	BGA	GND_P3MM
POWER	*	POWER_P6MM
POWER	BGA	POWER_P3MM
VR_CTL_PHY	*	POWER_P3MM
VR_CTL_PHY	BGA	STANDARD
VR_VID_PHY	*	POWER_50S

Power-specific Spacing Definitions Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_ISO	*	=STANDARD	?
GND_ISO	*	=STANDARD	?

Constraints Power and Common

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	POWER_ISO
GND	*	*	GND_ISO

DC-DC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SWNODE_ISO	*	=8:1_SPACING	1000
SWNODE_SW2SW	*	=1:1_SPACING	?
SWNODE_SW2PWR	*	=2:1_SPACING	?
SWNODE_SW2GND	*	=2:1_SPACING	?

DC-DC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_SWITCH	*	*	SWNODE_ISO
VR_SWITCH	*	BGA	BGA_P1MM
VR_SWITCH	VR_SWITCH	*	SWNODE_SW2SW
VR_SWITCH	POWER	*	SWNODE_SW2PWR
VR_SWITCH	GND	*	SWNODE_SW2GND

DC-DC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL_ISO	*	=3:1_SPACING	?
VR_VID_ISO	*	=4X_DIELECTRIC	?

DC-DC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_CTL	*	*	VR_CTL_ISO
VR_VID	*	*	VR_VID_ISO

VDDQ S3 (1.5V)/VTT S0

Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus				
POWER	POWER	5V		REG V5IN U7700
Local Ground				
GND	GND	0V		AGND VDDQ3
VDDQ S3				
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG PHASE VDDQ3
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG PHASE VDDQ3 L
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG BOOT VDDQ3
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG BOOT VDDQ3 RC
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG UGATE VDDQ3
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG UGATE VDDQ3 R
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG LGATE VDDQ3
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG SNUBBER VDDQ3
POWER	POWER	1.5V		PPVDDQ S3 SENSE
VR_CTL_PHY	VR_CTL			REG VDDQ3 VDDQSNS
VR_CTL_PHY	VR_CTL			REG VDDQ3 VREF
VR_CTL_PHY	VR_CTL			REG VDDQ3 REFIN
VR_CTL_PHY	VR_CTL			REG VDDQ3 MODE
VR_CTL_PHY	VR_CTL			REG VDDQ3 TRIP
VR_CTL_PHY	VR_CTL			LDO DDRVTT0 SNS
Output Bus				
POWER	POWER	1.5V		PPVDDQ S3
POWER_PDR	POWER_PDR	0.75V		PPDDRVT S3
POWER_PDR	POWER_PDR	0.75V		PPDDRVT S0
FET Switched				
POWER	POWER	1.5V		PPlV5 S0
Sensed				
POWER	POWER	1.5V		PPVDDQ S3 DDR

CPU VccIO/ PCH 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
POWER	POWER	POWER	5V		REG VCC U7400
POWER	POWER	POWER	5V		REG PVCC U7400
Local Ground					
GND	GND	GND	0V		AGND P1V05S0
1.05V S0					
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE P1V05S0
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE P1V05S0 L
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT P1V05S0
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT P1V05S0 RC
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE P1V05S0
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE P1V05S0 R
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE P1V05S0
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG SNUBBER P1V05S0
VR_CTL_PHY	VR_CTL				REG P1V05S0 OCSET
VR_CTL_PHY	VR_CTL				REG P1V05S0 VO
SNS_CPU_VCCIO	SNS_DIFF_PHY	SENSE			SNS_CPU_VCCIO P
SNS_CPU_VCCIO	SNS_DIFF_PHY	SENSE			SNS_CPU_VCCIO N
SNS_CPU_VCCIO	SNS_DIFF_PHY	SENSE			SNS P1V05S0 XW P
SNS_CPU_VCCIO	SNS_DIFF_PHY	SENSE			SNS P1V05S0 XW N
SNS_CPU_VCCIO	SNS_DIFF_PHY	SENSE			REG P1V05S0 FB
SNS_CPU_VCCIO	SNS_DIFF_PHY	SENSE			REG P1V05S0 RTN
VR_CTL_PHY	VR_CTL				REG P1V05S0 SREF
VR_CTL_PHY	VR_CTL				REG P1V05S0 FSEL
Output Bus					
POWER	POWER	1.05V			PP1V05 S0
FET Switched					
POWER	POWER	1.05V			PP1V05 TBTL
POWER	POWER	1.05V			PP1V05 TBTCIO

CPU VccSA

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
POWER	POWER	POWER	5V		REG VCC U7500
POWER	POWER	POWER	5V		REG PVCC U7500
Local Ground					
GND	GND	GND	0V		AGND VCCSAS0
VCCIO					
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE VCCSAS0
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT VCCSAS0
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT VCCSAS0 RC
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE VCCSAS0
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE VCCSAS0
VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG SNUBBER VCCSAS0
VR_CTL_PHY	VR_CTL				REG VCCSAS0 OCSET
VR_CTL_PHY	VR_CTL				REG VCCSAS0 VO
SNS_CPU_VCCSA	SNS_DIFF_PHY	SENSE			SNS_CPU_VCCSA
SNS_CPU_VCCSA	SNS_DIFF_PHY	SENSE			SNS VCCSAS0 XW P
SNS_CPU_VCCSA	SNS_DIFF_PHY	SENSE			SNS VCCSAS0 XW N
SNS_CPU_VCCSA	SNS_DIFF_PHY	SENSE			REG VCCSAS0 FB
SNS_CPU_VCCSA	SNS_DIFF_PHY	SENSE			REG VCCSAS0 RTN
VR_CTL_PHY	VR_CTL				REG VCCSAS0 SREF
VR_CTL_PHY	VR_CTL				REG VCCSAS0 FSEL
Output Bus					
POWER	POWER	0.925V			PPVCCSA S0

SYNC MASTER=D7.MLB SYNC DATE=01/19/2012

**VReg Constraints**

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 108 OF 113 SHEET: 86 OF 90

CPU Core Phases

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
ES10	POWER	POWER	1.2V			PP12V_S0_CPUCORE_FLT 63 64 65
ES11	POWER	POWER	5V			REG_VCC_U7100 63
Local Ground						
ES12	GND	GND	0V			AGND_CPU 63 64 65
Phase 1						
ES13	POWER	POWER	1.2V			REG_LVCC_U7210 64
ES14	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_1 63 64
ES15	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_1_R 63
ES16	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUCORE_1 64
ES17	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUCORE_1 64
ES18	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUCORE_1_RC 64
ES19	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUCORE_1 64
ES20	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_LGATE_CPUCORE_1 64
ES21	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_SNUBBER_CPUCORE_1 64
ES22	POWER	POWER	1.1V			PPCPUCORE_S0_SENSE_1 64
ES23	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_1_P 63 64
ES24	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_1_N 64
ES25	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_1_NR 63 64
Phase 2						
ES26	POWER	POWER	1.2V			REG_LVCC_U7230 64
ES27	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_2 63 64
ES28	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_2_R 63
ES29	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUCORE_2 64
ES30	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUCORE_2 64
ES31	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUCORE_2_RC 64
ES32	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUCORE_2 64
ES33	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_LGATE_CPUCORE_2 64
ES34	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_SNUBBER_CPUCORE_2 64
ES35	POWER	POWER	1.1V			PPCPUCORE_S0_SENSE_2 64
ES36	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_2_P 63 64
ES37	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_2_N 64
ES38	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_2_NR 63 64
Phase 3						
ES39	POWER	POWER	1.2V			REG_LVCC_U7250 64
ES40	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_3 63 64
ES41	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_3_R 63
ES42	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUCORE_3 64
ES43	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUCORE_3 64
ES44	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUCORE_3_RC 64
ES45	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUCORE_3 64
ES46	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_LGATE_CPUCORE_3 64
ES47	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_SNUBBER_CPUCORE_3 64
ES48	POWER	POWER	1.1V			PPCPUCORE_S0_SENSE_3 64
ES49	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_3_P 63 64
ES50	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_3_N 64
ES51	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_3_NR 63 64

CPU AXG Phase and Core Controller

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
AXG						
ES52	POWER	POWER	1.2V			REG_LVCC_U7330 65
ES53	VR_CTL_PHY	VR_CTL				REG_PWM_CPUAXG 63 65
ES54	VR_CTL_PHY	VR_CTL				REG_PWM_CPUAXG_R 63
ES55	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_CPUAXG 65
ES56	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_CPUAXG 65
ES57	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_CPUAXG_RC 65
ES58	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_CPUAXG 65
ES59	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_LGATE_CPUAXG 65
ES60	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG_SNUBBER_CPUAXG 65
ES61	POWER	POWER	1.1V			PPCPUAXG_S0_SENSE 65
ES62	ISNS_CPU_AXG	SNS_DIFF_PHY				REG_ISENAXG_P 65
ES63	ISNS_CPU_AXG	SNS_DIFF_PHY				REG_ISENAXG_N 65
ES64						REG_ISENAXG_PR 63 65
ES65						REG_ISENAXG_NR 63 65
ISL6364						
ES66	VR_CTL_PHY	VR_CTL				REG_CPUCORE_COMP 63
ES67	VR_CTL_PHY	VR_CTL				CPUCORE_COMP_RC 63
ES68	VR_CTL_PHY	VR_CTL				REG_CPUCORE_FB 63
ES69	VR_CTL_PHY	VR_CTL				CPUCORE_FB_RC 63
ES70	VR_CTL_PHY	VR_CTL				CPUCORE_FB_R_1 63
ES71	VR_CTL_PHY	VR_CTL				CPUCORE_FB_R_2 63
ES72	VR_CTL_PHY	VR_CTL				CPUCORE_PSI_COMP_RC 63
ES73	VR_CTL_PHY	VR_CTL				REG_CPUCORE_PSI_COMP 63
ES74	VR_CTL_PHY	VR_CTL				REG_CPUCORE_HFCOMP 63
ES75	VSNS_CPU_CORE	SNS_DIFF_PHY				SNS_CPU_VCORE_P 13 63
ES76	VSNS_CPU_CORE	SNS_DIFF_PHY				SNS_CPU_VCORE_N 13 63
ES77						SNS_VCORE_R_P 63
ES78						SNS_VCORE_R_N 63
ES79			1.1V			SNS_VCORE_XW_P 63
ES80			0V			SNS_VCORE_XW_N 63
ES81						REG_CPUCORE_VSEN 63
ES82						REG_CPUCORE_RGND 63
ES83	VR_CTL_PHY	VR_CTL				REG_CPUCORE_IMON 49 63
ES84	VR_CTL_PHY	VR_CTL				CPUCORE_IMON_R 63
ES85	VR_CTL_PHY	VR_CTL				REG_CPUCORE_TM 63
ES86	VR_CTL_PHY	VR_CTL				REG_CPUCORE_SUTH 63
ES87	VR_CTL_PHY	VR_CTL				REG_CPUCORE_NPSI 63
ES88	VR_CTL_PHY	VR_CTL				REG_CPUCORE_FDVID 63
ES89	VR_CTL_PHY	VR_CTL				REG_CPUCORE_IAUTO 63
ES90	VR_CTL_PHY	VR_CTL				REG_CPUCORE_SW_FREQ 63
ES91	VR_CTL_PHY	VR_CTL				REG_CPUCORE_RAMPADJ 63
ES92	VR_CTL_PHY	VR_CTL				REG_CPUCORE_EN_PWR 63
ES93	VR_CTL_PHY	VR_CTL				CPUCORE_EN_PWR_R 63
ES94	VR_CTL_PHY	VR_CTL				REG_CPUCORE_RSET 63
ES95	VR_CTL_PHY	VR_CTL				REG_CPUAXG_COMP 63
ES96	VR_CTL_PHY	VR_CTL				CPUAXG_COMP_RC 63
ES97	VR_CTL_PHY	VR_CTL				REG_CPUAXG_FB 63
ES98	VR_CTL_PHY	VR_CTL				CPUAXG_FB_RC 63
ES99	VR_CTL_PHY	VR_CTL				CPUAXG_FB_R_1 63
ES100	VR_CTL_PHY	VR_CTL				CPUAXG_FB_R_2 63
ES101	VR_CTL_PHY	VR_CTL				REG_CPUAXG_HFCOMP 63
ES102	VSNS_CPU_CORE	SNS_DIFF_PHY				SNS_CPU_VAXG_P 13 63
ES103	VSNS_CPU_CORE	SNS_DIFF_PHY				SNS_CPU_VAXG_N 13 63
ES104						SNS_VAXG_R_P 63
ES105						SNS_VAXG_R_N 63
ES106			1.1V			SNS_VAXG_XW_P 63
ES107			0V			SNS_VAXG_XW_N 63
ES108						REG_CPUAXG_VSEN 63
ES109						REG_CPUAXG_RGND 63
ES110	VR_CTL_PHY	VR_CTL				REG_CPUAXG_IMON 49 63
ES111	VR_CTL_PHY	VR_CTL				CPUAXG_IMON_R 63
ES112	VR_CTL_PHY	VR_CTL				REG_CPUAXG_TM 63
ES113	VR_CTL_PHY	VR_CTL				REG_CPUAXG_TCOMP 63
ES114	VR_CTL_PHY	VR_CTL				REG_CPUAXG_SW_FREQ 63
ES115	VR_VID_PHY	VR_VID				CPU_VIDCLK 13 63
ES116	VR_VID_PHY	VR_VID				CPU_VIDCLK_R 13
ES117	VR_VID_PHY	VR_VID				CPU_VIDALERT_L 13 63
ES118	VR_VID_PHY	VR_VID				CPU_VIDALERT_R_L 13
ES119	VR_VID_PHY	VR_VID				CPU_VIDSOUT 13 63
ES120	VR_VID_PHY	VR_VID				CPU_VIDSOUT_R 13
Output Bus						
ES121	POWER	POWER	1.1V			PPVCORE_S0_CPU 6
ES122	POWER	POWER	1.1V			PPVAXG_S0 6

SYNC\_MASTER=D7\_MLB SYNC\_DATE=01/19/2012

**CPU VReg Constraints**

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 109 OF 113

SHEET: 87 OF 90

GPU Core Phases and Controller

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
REG PVCC U8900	POWER	POWER	12V			REG PVCC U8900
REG VCC U8900	POWER	POWER	5V			REG VCC U8900
Phase 1						
REG PHASE GPUCORE 1	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG PHASE GPUCORE 1
REG BOOT GPUCORE 1	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG BOOT GPUCORE 1
REG BOOT GPUCORE 1 RC	VR_DINT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT GPUCORE 1 RC
REG UGATE GPUCORE 1	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPUCORE 1
REG LGATE GPUCORE 1	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG LGATE GPUCORE 1
REG ISEN GPUCORE 1	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG ISEN GPUCORE 1
REG SNUBBER GPUCORE 1	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER GPUCORE 1
Phase 2						
REG PHASE GPUCORE 2	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG PHASE GPUCORE 2
REG BOOT GPUCORE 2	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG BOOT GPUCORE 2
REG BOOT GPUCORE 2 RC	VR_DINT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT GPUCORE 2 RC
REG UGATE GPUCORE 2	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPUCORE 2
REG LGATE GPUCORE 2	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG LGATE GPUCORE 2
REG ISEN GPUCORE 2	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG ISEN GPUCORE 2
REG SNUBBER GPUCORE 2	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER GPUCORE 2
ISL6568						
REG GPUCORE ICOMP	VR_CTL_PHY	VR_CTL				REG GPUCORE ICOMP
REG GPUCORE OCSET	VR_CTL_PHY	VR_CTL				REG GPUCORE OCSET
GPUCORE ICOMP_R	VR_CTL_PHY	VR_CTL				GPUCORE ICOMP_R
REG GPUCORE IREF	VR_CTL_PHY	VR_CTL				REG GPUCORE IREF
REG GPUCORE ISUM	VR_CTL_PHY	VR_CTL				REG GPUCORE ISUM
REG GPUCORE COMP	VR_CTL_PHY	VR_CTL				REG GPUCORE COMP
GPUCORE COMP_RC	VR_CTL_PHY	VR_CTL				GPUCORE COMP_RC
REG GPUCORE VDIFF	VR_CTL_PHY	VR_CTL				REG GPUCORE VDIFF
GPUCORE VDIFF_R	VR_CTL_PHY	VR_CTL				GPUCORE VDIFF_R
GPUCORE VDIFF_RC	VR_CTL_PHY	VR_CTL				GPUCORE VDIFF_RC
REG GPUCORE FB	VR_CTL_PHY	VR_CTL				REG GPUCORE FB
SNS GPU CORE P	SNS_DIFF_PHY	SENSE				SNS GPU CORE P
SNS GPU CORE N	SNS_DIFF_PHY	SENSE				SNS GPU CORE N
REG GPUCORE VSEN		SENSE				REG GPUCORE VSEN
REG GPUCORE RGND		SENSE				REG GPUCORE RGND
REG GPUCORE VID4	VR_VID_PHY	VR_VID				REG GPUCORE VID4
REG GPUCORE VID3	VR_VID_PHY	VR_VID				REG GPUCORE VID3
REG GPUCORE VID2	VR_VID_PHY	VR_VID				REG GPUCORE VID2
REG GPUCORE VID1	VR_VID_PHY	VR_VID				REG GPUCORE VID1
REG GPUCORE VID0	VR_VID_PHY	VR_VID				REG GPUCORE VID0
REG GPUCORE MODE	VR_CTL_PHY	VR_CTL				REG GPUCORE MODE
REG GPUCORE REF	VR_CTL_PHY	VR_CTL				REG GPUCORE REF
REG GPUCORE OFS	VR_CTL_PHY	VR_CTL				REG GPUCORE OFS
REG GPUCORE FS	VR_CTL_PHY	VR_CTL				REG GPUCORE FS
Output Bus						
PPVCCORE S0 GPU	POWER	POWER	1.0V			PPVCCORE S0 GPU

GPU 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
REG VCC U8300	POWER	POWER	5V			REG VCC U8300
Local Ground						
P1V05 GPU AGND	GND	GND	0V			P1V05 GPU AGND
1.05V S0						
REG PHASE GPU P1V05S0	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG PHASE GPU P1V05S0
REG PHASE GPU P1V05S0 L	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG PHASE GPU P1V05S0 L
REG BOOT GPU P1V05S0	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG BOOT GPU P1V05S0
REG BOOT GPU P1V05S0 RC	VR_DINT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT GPU P1V05S0 RC
REG UGATE GPU P1V05S0	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPU P1V05S0
REG UGATE GPU P1V05S0 R	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPU P1V05S0 R
REG LGATE GPU P1V05S0	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG LGATE GPU P1V05S0
REG GPU P1V05S0 OCSET_R	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0 OCSET_R
REG GPU P1V05S0 VO R	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0 VO R
REG GPU P1V05S0 OCSET	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0 OCSET
REG GPU P1V05S0 VO	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0 VO
SNS GPU PEX IOVDD P	SNS_DIFF_PHY	SENSE				SNS GPU PEX IOVDD P
SNS GPU PEX IOVDD N	SNS_DIFF_PHY	SENSE				SNS GPU PEX IOVDD N
REG GPU P1V05S0 FB		SENSE				REG GPU P1V05S0 FB
REG GPU P1V05S0 RTN		SENSE				REG GPU P1V05S0 RTN
REG GPU P1V05S0 SREF	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0 SREF
REG GPU P1V05S0 FSEL	VR_CTL_PHY	VR_CTL				REG GPU P1V05S0 FSEL
Output Bus						
PP1V05 S0 GPU	POWER	POWER	1.05V			PP1V05 S0 GPU

GPU VDDQ

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
REG VCC U8350	POWER	POWER	5V			REG VCC U8350
REG PVCC U8350	POWER	POWER	5V			REG PVCC U8350
Local Ground						
AGND GPUVDDQ	GND	GND	0V			AGND GPUVDDQ
GPU VDDQ						
REG PHASE GPUVDDQ	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG PHASE GPUVDDQ
REG BOOT GPUVDDQ	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG BOOT GPUVDDQ
REG UGATE GPUVDDQ	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG UGATE GPUVDDQ
REG LGATE GPUVDDQ	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG LGATE GPUVDDQ
REG ISEN GPUVDDQ	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG ISEN GPUVDDQ
REG SNUBBER GPUVDDQ	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER GPUVDDQ
VR_CTL_PHY	VR_CTL					
VR_CTL	VR_CTL					
SNS GPUVDDQ P	SNS_DIFF_PHY	SENSE				SNS GPUVDDQ P
SNS GPUVDDQ N	SNS_DIFF_PHY	SENSE				SNS GPUVDDQ N
REG GPUVDDQ FB		SENSE				REG GPUVDDQ FB
REG GPUVDDQ RTN		SENSE				REG GPUVDDQ RTN
REG GPUVDDQ SREF	VR_CTL_PHY	VR_CTL				REG GPUVDDQ SREF
REG GPUVDDQ FSEL	VR_CTL_PHY	VR_CTL				REG GPUVDDQ FSEL
REG GPUVDDQ SET0	VR_CTL_PHY	VR_CTL				REG GPUVDDQ SET0
REG GPUVDDQ SET1	VR_CTL_PHY	VR_CTL				REG GPUVDDQ SET1
REG GPUVDDQ SET1_R	VR_CTL_PHY	VR_CTL				REG GPUVDDQ SET1_R
Output Bus						
PPVDDQ S0 GPU	POWER	POWER	1.5V			PPVDDQ S0 GPU

3.3V S5/5V S4

Physical	Spacing	Voltage	DIDT	NO_TEST		
Input Bus						
REG VIN U7600	POWER	12V			REG VIN U7600	
REG VCC1 U7600	POWER	5V			REG VCC1 U7600	
REG VCC2 U7600	POWER	5V			REG VCC2 U7600	
3.3V S5						
REG PHASE P3V3S5	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG PHASE P3V3S5
REG BOOT P3V3S5	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG BOOT P3V3S5
REG BOOT P3V3S5 RC	VR_DINT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT P3V3S5 RC
REG UGATE P3V3S5	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG UGATE P3V3S5
REG LGATE P3V3S5	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG LGATE P3V3S5
REG SNUBBER P3V3S5	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER P3V3S5
REG P3V3S5 ISEN	VR_CTL_PHY	VR_CTL				REG P3V3S5 ISEN
REG P3V3S5 OCSET	VR_CTL_PHY	VR_CTL				REG P3V3S5 OCSET
REG P3V3S5 FSET	VR_CTL_PHY	VR_CTL				REG P3V3S5 FSET
REG P3V3S5 VOUT	VR_CTL_PHY	VR_CTL				REG P3V3S5 VOUT
REG P3V3S5 VOUT R	VR_CTL_PHY	VR_CTL				REG P3V3S5 VOUT R
REG P3V3S5 FB	VR_CTL_PHY	VR_CTL				REG P3V3S5 FB
5V S3						
REG PHASE P5VS4	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG PHASE P5VS4
REG BOOT P5VS4	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG BOOT P5VS4
REG BOOT P5VS4 RC	VR_DINT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT P5VS4 RC
REG UGATE P5VS4	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG UGATE P5VS4
REG LGATE P5VS4	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG LGATE P5VS4
REG SNUBBER P5VS4	VR_DINT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER P5VS4
REG P5VS4 ISEN	VR_CTL_PHY	VR_CTL				REG P5VS4 ISEN
REG P5VS4 OCSET	VR_CTL_PHY	VR_CTL				REG P5VS4 OCSET
REG P5VS4 FSET	VR_CTL_PHY	VR_CTL				REG P5VS4 FSET
REG P5VS4 VOUT	VR_CTL_PHY	VR_CTL				REG P5VS4 VOUT
REG P5VS4 VOUT R	VR_CTL_PHY	VR_CTL				REG P5VS4 VOUT R
REG P5VS4 FB	VR_CTL_PHY	VR_CTL				REG P5VS4 FB
Output Bus						
PP5V S5	POWER	POWER	5V			PP5V S5
PP5V S4	POWER	POWER	5V			PP5V S4
PP3V3 S5	POWER	POWER	3.3V			PP3V3 S5
FET Switched						
PP5V S0	POWER	POWER	5V			PP5V S0
PP3V3 S4	POWER	POWER	3.3V			PP3V3 S4
PP3V3 S0	POWER	POWER	3.3V			PP3V3 S0
PP3V3 S0 SSD	POWER	POWER	3.3V			PP3V3 S0 SSD
PP3V3 ENET	POWER	POWER	3.3V			PP3V3 ENET
PP3V3 TBTLIC	POWER	POWER	3.3V			PP3V3 TBTLIC
Sensed						
PPSSD S0	POWER	POWER	3.3V			PPSSD S0

DDR3 Vref

Physical	Spacing	Voltage	DIDT	NO_TEST	
Memory Vref					
PP3V3 S4 VREFMRGN_DAC	POWER	POWER	3.3V		PP3V3 S4 VREFMRGN_DAC
PP3V3 S4 VREFMRGN_CTRL	POWER	POWER	3.3V		PP3V3 S4 VREFMRGN_CTRL
PPDDRVRREF DO MEM A S3	POWER_DDR	POWER_DDR	0.75V		PPDDRVRREF DO MEM A S3
PPDDRVRREF DO MEM B S3	POWER_DDR	POWER_DDR	0.75V		PPDDRVRREF DO MEM B S3
PPDDRVRREF CA MEM A S3	POWER_DDR	POWER_DDR	0.75V		PPDDRVRREF CA MEM A S3
PPDDRVRREF CA MEM B S3	POWER_DDR	POWER_DDR	0.75V		PPDDRVRREF CA MEM B S3
CPU DIMM VREF_DAC A	POWER_DDR	POWER_DDR	0.75V		CPU DIMM VREF_DAC A
CPU DIMM VREF_DAC B	POWER_DDR	POWER_DDR	0.75V		CPU DIMM VREF_DAC B
CPU DDR VREF	POWER_DDR	POWER_DDR	0.75V		CPU DDR VREF

3.42V G3H

Physical	Spacing	Voltage	DIDT	NO_TEST	
3.42V G3H					
P3V42G3H_BOOST	POWER	VR_SWITCH	12V		P3V42G3H_BOOST
P3V42G3H_SW	POWER	VR_SWITCH	12V		P3V42G3H_SW
P3V42G3H_FB	VR_CTL_PHY	VR_CTL			P3V42G3H_FB
P3V42G3H_SHDN_L	VR_CTL_PHY	VR_CTL			P3V42G3H_SHDN_L
Output Bus					
PP3V42 G3H	POWER	POWER	3.425V		PP3V42 G3H

1.8V S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
1.8V S0					
REG PHASE P1V8S0	POWER	VR_SWITCH	5V		REG PHASE P1V8S0
REG P1V8S0_VFB	VR_CTL_PHY	VR_CTL			REG P1V8S0_VFB
REG P1V8S0_SYNCN	VR_CTL_PHY	VR_CTL			REG P1V8S0_SYNCN
Output Bus					
PP1V8 S0	POWER	POWER	1.8V		PP1V8 S0

HDD S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
HDD S0					
PPHDD S0	POWER	POWER	5V		PPHDD S0
PP5V S0_HDD	POWER	POWER	5V		PP5V S0_HDD

12V

Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus					
PP12V ACDC	POWER	POWER	12V		PP12V ACDC
FET Switched					
PP12V S5	POWER	POWER	12V		PP12V S5
PP12V S0	POWER	POWER	12V		PP12V S0
Sensed					
PP12V G3H	POWER	POWER	12V		PP12V G3H
PP12V S0 GPUCORE	POWER	POWER	12V		PP12V S0 GPUCORE
PP12V S0 GPUUNCORE	POWER	POWER	12V		PP12V S0 GPUUNCORE

Ground/Common

Physical
----------



# Thunderbolt

## Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTDP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

## Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C	*	=2x_DIELECTRIC	?
TBT_SPI	*	=2x_DIELECTRIC	?
TBTDP	*	=5x_DIELECTRIC	?
TBTDP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

# DisplayPort

## DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

## DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

Pairs should be within 100 mils of clock length.  
Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

# TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing	
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_ML_C_P<3..0>
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_ML_C_N<3..0>
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_ML_P<3..0>
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_ML_N<3..0>
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_AUXCH_C_P
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_AUXCH_C_N
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_AUXCH_P
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK0_AUXCH_N
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_ML_C_P<3..0>
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_ML_C_N<3..0>
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_ML_P<3..0>
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_ML_N<3..0>
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_AUXCH_C_P
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_AUXCH_C_N
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_AUXCH_P
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SNK1_AUXCH_N
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_ML_P<3..0>
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_ML_N<3..0>
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_ML_C_P<3..0>
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_ML_C_N<3..0>
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_AUXCH_P
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_AUXCH_N
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_AUX_C_P
DP_85D	DP_85D	DISP_LAYPORT	DP_TBT_SRC_AUX_C_N
TBT_I2C_55S	TBT_I2C	=I2C_TBTRTR_SCL	
TBT_I2C_55S	TBT_I2C	=I2C_TBTRTR_SDA	
TBT_SBT_CLK	TBT_SBT_55S	TBT_SBT	TBT_SPI_CLK
TBT_SPI_MOSI	TBT_SPI_55S	TBT_SPI	TBT_SPI_MOSI
TBT_SPI_MISO	TBT_SPI_55S	TBT_SPI	TBT_SPI_MISO
TBT_SPI_CS_L	TBT_SPI_55S	TBT_SPI	TBT_SPI_CS_L

\*: Only used on hosts supporting T29 video-in

# DisplayPort

Electrical Constraint Set	Physical	Spacing	
DP_INTENL_EG_ML_MIX	DP_85D	DISP_LAYPORT	DP_INT_EG_ML_P<1..0>
DP_INTENL_EG_ML_MIX	DP_85D	DISP_LAYPORT	DP_INT_EG_ML_N<1..0>
DP_INTENL_EG_AUX_MIX	DP_85D	DISP_LAYPORT	DP_INT_EG_AUX_P
DP_INTENL_EG_AUX_MIX	DP_85D	DISP_LAYPORT	DP_INT_EG_AUX_N
DP_85D	DP_85D	DISP_LAYPORT	DP_INT_EG_AUX_C_P
DP_85D	DP_85D	DISP_LAYPORT	DP_INT_EG_AUX_C_N
DP_85D	DP_85D	DISP_LAYPORT	DP_INTENL_ML_C_P<3..0>
DP_85D	DP_85D	DISP_LAYPORT	DP_INTENL_ML_C_N<3..0>
DP_INTENL_ML_CONN	DP_85D	DISP_LAYPORT	DP_INTENL_ML_P<3..0>
DP_INTENL_ML_CONN	DP_85D	DISP_LAYPORT	DP_INTENL_ML_N<3..0>
DP_INTENL_AUX_CONN	DP_85D	DISP_LAYPORT	DP_INTENL_AUX_P
DP_INTENL_AUX_CONN	DP_85D	DISP_LAYPORT	DP_INTENL_AUX_N
DP_INT_SPDIF	HDA	DP_INT_SPDIF_AUDIO	

# TBT/DP Net Properties

Electrical Constraint Set	Physical	Spacing	
TBT_A_R2D1	TBTDP_90D	TBTDP	TBT_A_R2D_C_P<1>
TBT_A_R2D1	TBTDP_90D	TBTDP	TBT_A_R2D_C_N<1>
TBT_A_R2D0	TBTDP_90D	TBTDP	TBT_A_R2D_C_P<0>
TBT_A_R2D0	TBTDP_90D	TBTDP	TBT_A_R2D_C_N<0>
TBT_A_R2D	TBTDP_90D	TBTDP	TBT_A_R2D_P<1..0>
TBT_A_R2D	TBTDP_90D	TBTDP	TBT_A_R2D_N<1..0>
DP_TBTPA_ML_1	DP_85D	DISP_LAYPORT	DP_TBTPA_ML_C_P<1>
DP_TBTPA_ML_1	DP_85D	DISP_LAYPORT	DP_TBTPA_ML_C_N<1>
DP_TBTPA_ML_3	DP_85D	DISP_LAYPORT	DP_TBTPA_ML_C_P<3>
DP_TBTPA_ML_3	DP_85D	DISP_LAYPORT	DP_TBTPA_ML_C_N<3>
DP_TBTPA_ML_3	DP_85D	DISP_LAYPORT	DP_TBTPA_ML_P<1>
DP_TBTPA_ML_3	DP_85D	DISP_LAYPORT	DP_TBTPA_ML_N<1>
DP_TBTPA_ML_3	DP_85D	DISP_LAYPORT	DP_TBTPA_ML_P<3>
DP_TBTPA_ML_3	DP_85D	DISP_LAYPORT	DP_TBTPA_ML_N<3>
DP_A_LSX	DP_85D	DISP_LAYPORT	DP_A_LSX_ML_P<1>
DP_A_LSX	DP_85D	DISP_LAYPORT	DP_A_LSX_ML_N<1>
TBT_A_D2R1	TBTDP_90D	TBTDP	TBT_A_D2R_C_P<1..0>
TBT_A_D2R1	TBTDP_90D	TBTDP	TBT_A_D2R_C_N<1..0>
TBT_A_D2R1	TBTDP_90D	TBTDP	TBT_A_D2R_P<1>
TBT_A_D2R1	TBTDP_90D	TBTDP	TBT_A_D2R_N<1>
TBT_A_D2R0	TBTDP_90D	TBTDP	TBT_A_D2R_P<0>
TBT_A_D2R0	TBTDP_90D	TBTDP	TBT_A_D2R_N<0>
TBT_A_AUXCH	DP_85D	DISP_LAYPORT	DP_TBTPA_AUXCH_C_P
TBT_A_AUXCH	DP_85D	DISP_LAYPORT	DP_TBTPA_AUXCH_C_N
DP_A_AUXCH_DDC	DP_85D	DISP_LAYPORT	DP_TBTPA_AUXCH_P
DP_A_AUXCH_DDC	DP_85D	DISP_LAYPORT	DP_TBTPA_AUXCH_N
DP_A_AUXCH_DDC	DP_85D	DISP_LAYPORT	DP_A_AUXCH_DDC_P
DP_A_AUXCH_DDC	DP_85D	DISP_LAYPORT	DP_A_AUXCH_DDC_N
TBT_B_R2D1	TBTDP_90D	TBTDP	TBT_B_R2D_C_P<1>
TBT_B_R2D1	TBTDP_90D	TBTDP	TBT_B_R2D_C_N<1>
TBT_B_R2D0	TBTDP_90D	TBTDP	TBT_B_R2D_C_P<0>
TBT_B_R2D0	TBTDP_90D	TBTDP	TBT_B_R2D_C_N<0>
TBT_B_R2D	TBTDP_90D	TBTDP	TBT_B_R2D_P<1..0>
TBT_B_R2D	TBTDP_90D	TBTDP	TBT_B_R2D_N<1..0>
DP_TBTPB_ML_1	DP_85D	DISP_LAYPORT	DP_TBTPB_ML_C_P<1>
DP_TBTPB_ML_1	DP_85D	DISP_LAYPORT	DP_TBTPB_ML_C_N<1>
DP_TBTPB_ML_3	DP_85D	DISP_LAYPORT	DP_TBTPB_ML_C_P<3>
DP_TBTPB_ML_3	DP_85D	DISP_LAYPORT	DP_TBTPB_ML_C_N<3>
DP_TBTPB_ML_3	DP_85D	DISP_LAYPORT	DP_TBTPB_ML_P<1>
DP_TBTPB_ML_3	DP_85D	DISP_LAYPORT	DP_TBTPB_ML_N<1>
DP_TBTPB_ML_3	DP_85D	DISP_LAYPORT	DP_TBTPB_ML_P<3>
DP_TBTPB_ML_3	DP_85D	DISP_LAYPORT	DP_TBTPB_ML_N<3>
DP_B_LSX	DP_85D	DISP_LAYPORT	DP_B_LSX_ML_P<1>
DP_B_LSX	DP_85D	DISP_LAYPORT	DP_B_LSX_ML_N<1>
TBT_B_D2R1	TBTDP_90D	TBTDP	TBT_B_D2R_C_P<1..0>
TBT_B_D2R1	TBTDP_90D	TBTDP	TBT_B_D2R_C_N<1..0>
TBT_B_D2R1	TBTDP_90D	TBTDP	TBT_B_D2R_P<1>
TBT_B_D2R1	TBTDP_90D	TBTDP	TBT_B_D2R_N<1>
TBT_B_D2R0	TBTDP_90D	TBTDP	TBT_B_D2R_P<0>
TBT_B_D2R0	TBTDP_90D	TBTDP	TBT_B_D2R_N<0>
TBT_B_AUXCH	DP_85D	DISP_LAYPORT	DP_TBTPB_AUXCH_C_P
TBT_B_AUXCH	DP_85D	DISP_LAYPORT	DP_TBTPB_AUXCH_C_N
DP_B_AUXCH_DDC	DP_85D	DISP_LAYPORT	DP_TBTPB_AUXCH_P
DP_B_AUXCH_DDC	DP_85D	DISP_LAYPORT	DP_TBTPB_AUXCH_N
DP_B_AUXCH_DDC	DP_85D	DISP_LAYPORT	DP_B_AUXCH_DDC_P
DP_B_AUXCH_DDC	DP_85D	DISP_LAYPORT	DP_B_AUXCH_DDC_N
TBT_B_D2R1	TBTDP_90D	TBTDP	TBT_B_D2R1_AUXDDC_P
TBT_B_D2R1	TBTDP_90D	TBTDP	TBT_B_D2R1_AUXDDC_N

SYNC\_MASTER=D7\_MLB SYNC\_DATE=01/19/2012

**TBT/DP Constraints**

Apple Inc.

DRAWING NUMBER: 051-9179 SIZE: D

REVISION: 16.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 111 OF 113 SHEET: 89 OF 90

# Backlight Controller

## BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

## Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM

## BLC-specific Spacing Definitions

### BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	0.45mm	1000

## BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	2000
PHASE_SW2SW	*	=1:1_SPACING	?
PHASE_SW2PWR	*	=2:1_SPACING	?
PHASE_SW2GND	*	=2:1_SPACING	?

## BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?

## Constraints

### BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_CTL	*	BLC_CTL_ISO
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

## BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND

## BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

## Is it chel'oh or sel'oh?

Physical	Spacing	Voltage	DIDT	NO_TEST
<b>Input Bus</b>				
POWER	POWER	12V		PP12V_BKLT_SNS
POWER	POWER	12V		PP12V_BKLT_FUSED
POWER	POWER	12V		PP12V_S0_BKLT_FLT
POWER	POWER	12V		PP12V_S0_BKLT_PWR
POWER	POWER	12V		PP12V_S0_BKLT_PWR_R
POWER	POWER	5V		PP5V_S0_BKLT_R
POWER	POWER	1.3V		PP1V3_S0_BKLT_VDDIO_R
<b>Local Ground</b>				
BLC_CTL_PHY	BLC_PHASE	0V		GND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V		PGND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V		DGND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V		LGND_BKLT
<b>Backlight</b>				
POWER_BLC	BLC_PHASE	80V	TRUE	BKLT_PHASE
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE_R
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_SNUBBER
BLC_CTL_PHY	BLC_PHASE	12V	TRUE	BKLT_SW_R
BLC_CTL_PHY	BLC_CTL			BKLT_ISET
BLC_CTL_PHY	BLC_CTL			BKLT_FLT
BLC_CTL_PHY	BLC_CTL			BKLT_FLT_RC
SNS_DIEF_PHY	SENSE			BKLT_SW_P
SNS_DIEF_PHY	SENSE			BKLT_SW_N
SENSE				BKLT_FB
BLC_HV		67V		BKLT_FB_XW
BLC_HV		67V		BKLT_FB_R
POWER_BLC_RET	BLC_CTL			BKLT_ISEN1
POWER_BLC_RET	BLC_CTL			BKLT_ISEN2
POWER_BLC_RET	BLC_CTL			BKLT_ISEN3
POWER_BLC_RET	BLC_CTL			BKLT_ISEN4
POWER_BLC_RET	BLC_CTL			BKLT_ISEN5
POWER_BLC_RET	BLC_CTL			BKLT_ISEN6
POWER_BLC_RET	BLC_HV			BKLT_ISEN1_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN2_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN3_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN4_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN5_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN6_R
POWER_BLC_RET	BLC_HV			LED_RETURN_1
POWER_BLC_RET	BLC_HV			LED_RETURN_2
POWER_BLC_RET	BLC_HV			LED_RETURN_3
POWER_BLC_RET	BLC_HV			LED_RETURN_4
POWER_BLC_RET	BLC_HV			LED_RETURN_5
POWER_BLC_RET	BLC_HV			LED_RETURN_6
<b>Output Bus</b>				
POWER_BLC	BLC_HV	67V		BKLT_BOOST
POWER_BLC	BLC_HV	67V		BKLT_BOOST_1
POWER_BLC	BLC_HV	67V		BKLT_BOOST_2

## Cello Miscellaneous

Electrical Constraint Set	Physical	Spacing
SPI	SMB_PHY	SMB
		BKLT_SCL
	SMB_PHY	SMB
		BKLT_SDA

SYNC MASTER=D7_MLB		SYNC DATE=01/19/2012	
<b>BLC Constraints</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9179	D
		REVISION	
		16.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		113 OF 113	
		SHEET	
		90 OF 90	