## MIPS R2000 Assembly Language

Arithmetic and Logical Instructions							
Instruction	Format					Comment	
Absolute value abs rdest, rsrc	pseudoins	struction		Put the absolute value of register rsrc in register rdest			
Addition (with overflow) add rd, rs, rt	0 6	rs 5	rt 5	rd 5	0 5	0x20 6	
Addition (without overflow) addu rd, rs, rt	0	rs 5	rt 5	rd 5	0 5	0x21 6	Put the sum of the register rs and rt into register rd
Addition immediate (with overflow) addi rt, rs, imm	8	rs 5	rt 5		imm 16		
Addition immediate (without overflow) addiu rt, rs, imm	9	rs 5	rt 5		imm 16		Put the sum of register rs and the sign-extended immediate into register rt
AND and rd, rs, rt	0	rs 5	rt 5	rd 5	0	0x24 6	Put the logical AND of register rs and rt into register rd
<b>AND immediate</b> andi rt, rs, imm	0xc 6	rs 5	rt 5		imm 16		Put the logical AND of register rs and the zero-extended immediate into register rt
<b>Divide (with overflow)</b> div rs, rt	0 6	rs 5	rt 5	1	0	0x1a 6	
<b>Divide (without overflow)</b> divu rs, rt	6	rs 5	rt 5	10	)	0x1b 6	Divide register rs by register rt. Leave the quotient in register lo and the remainder in register hi. If an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.
Divide (with overflow) div rdest, rsrc1, src2	pseudoins	struction					
<b>Divide (without overflow)</b> div rdest, rsrc1, src2	pseudoins	struction					Put the quotient of register rsrc1 and src2 into register rdest.
<b>Multiply</b> mult rs, rt	0 6	rs 5	rt 5	0	)	0x18 6	
<b>Unsigned multiply</b> multu rs, rt	0	rs 5	rt 5	0	)	0x19 6	Multiply registers rs and rt. Leave the low-order word of the product in register lo and the high-order word in register hi

Multiply (without overflow) mul rdest, rsrc1, src2	pseudoinstruction								
Multiply (with overflow) mulo rdest, rsrc1, src2	pseudoinstruction								
Unsigned multiply (with overflow) mulou rdest, rsrc1, src2	pseudoinstruction	Put the product of register rsrc1 and src2 into register rdest.							
Negate value (with overflow) neg rdest, rsrc	pseudoinstruction								
Negate value (without overflow) negu rdest, rsrc	pseudoinstruction	Put the negative of register rsrc into register rd.							
NOR nor rd, rs, rt	0         rs         rt         rd         0         0x27           6         5         5         5         5         6	Put the logical NOR of registers rs and rt into register rd							
NOT not rdest, rsrc	pseudoinstruction	Put the bitwise logical negation of register rsrc into register rdest.							
OR or rd, rs, rt	0         rs         rt         rd         0         0x25           6         5         5         5         6	Put the logical OR of registers rs and rt into register rd.							
<b>OR immediate</b> ori rt, rs, imm	0xd         rs         rt         imm           6         5         5         16	Put the logical OR of register rs and the zero-extended immediate into register rt.							
Remainder rem rdest, rsrc1, rsrc2	pseudoinstruction								
<b>Unsigned remainder</b> rem rdest, rsrc1, rsrc2	pseudoinstruction	Put the remainder of register rsrc1 divided by register rsrc2 into register rdest. If an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.							
Shift left logical sll rd, rt, shamt	0         rs         rt         rd         shamt         0           6         5         5         5         5         6								
<b>Shift left logical variable</b> sllv rd, rt, rs	0         rs         rt         rd         0         4           6         5         5         5         6								
Shift right arithmetic sra rd, rt, shamt	0         rs         rt         rd         shamt         3           6         5         5         5         5         6								
Shift right arithmetic variable srav rd, rt, rs	0         rs         rt         rd         0         7           6         5         5         5         6								
Shift right logical	0         rs         rt         rd         shamt         2           6         5         5         5         6								

Shift right logical variable srlv rd, rt, rs Rotate left rol rdest, rsrc1, rsrc2 Rotate right	pseu	0 6 Ido-ir	rs 5 nstructi	on on	rt 5	rd 5	0 5	6	Shift register rt left (right) by the distance indicated by the immediate shamt or the register rs and put the result into register rd. Argument rs is ignored for sll, sra, and srl. Rotate register rsrc1 left (right) by
ror rdest, rsrc1, rsrc2									the distance indicated by rsrc2 and put the result into register rdest.
Subtract (with overflow) sub rd, rs, rt		0 6	rs 5		rt 5	rd 5	0	0x22 6	
Subtract (without overflow) subu rd, rs, rt		0 6	rs 5		rt 5	rd 5	0	0x23 6	Put the difference of registers rs and rt into register rd.
Exclusive OR xor rd, rs, rt		0 6	rs 5		rt 5	rd 5	0	0x26 6	Put the logical XOR of registers rs and rt into register rd.
<b>XOR immediate</b> xori rt, rs, imm		0xe 6	rs 5		rt 5		imm 16		Put the logical XOR of register rs and the zero-extended immediate into register rt.
Constant-Manipulating	g In:	stru	ction	S					
<b>Load upper immediate</b> lui rt, imm		0xf 6	0		rt 5		imm 16		Load the lower halfword of the immediate imm into the upper halfword of register rt. The lower bits of the register are set to 0.
<b>Load immediate</b> li rdest, imm	pseu	pseudoinstruction							Move the immediate imm into register rdest.
Comparison instruction	ons		•						1
<b>Set less than</b> slt rd, rs, rt		0 6	rs 5		rt 5	rd 5	0	0x2a 6	
<b>Set less than unsigned</b> sltu rd, rs, rt		0	rs 5		rt 5	rd 5	0	0x2b 6	Set register rd to 1 if register rs is less than rt, and to 0 otherwise.
<b>Set less than immediate</b> slti rd, rs, imm		0xa 6	rs 5		rd 5		imm 16		
Set less than unsigned immediate sltiu rd, rs, imm		0xb 6	0		rt 5		imm 16		Set register rd to 1 if register rs is less than the sign-extended immediate, and to o otherwise.
Set equal seq rdest, rsrc1, rsrc2	pseı	idoins	structio	on					Set register rdest to 1 if register rsrc1 equals rsrc2, and to 0 otherwise.

Set greater than equal sge rdest, rsrc1, rsrc2	pseudoins	truction			
Set greater than equal unsigned sgeu rdest, rsrc1, rsrc2	pseudoins	truction		Set register rdest to 1 if register rsrc1 is greater than or equal to register rsrc2, and to 0 otherwise.	
Set greater than sgt rdest, rsrc1, rsrc2	pseudoins	truction			
Set greater than unsigned sgtu rdest, rsrc1, rsrc2	pseudoins	truction			Set register rdest to 1 if register rsrc1 is greater than register rsrc2, and to 0 otherwise.
Set less than equal sle rdest, rsrc1, rsrc2	pseudoins	truction			
Set less than equal unsigned sleu rdest, rsrc1, rsrc2	pseudoins	truction			Set register rdest to 1 if register rsrc1 is less than or equal to rsrc2, and to 0 otherwise.
Branch instructions	1				
Branch instruction b label	pseudoins	truction			Unconditionally branch to the instruction at the label.
Branch coprocessor z true bczt label	0x1z 6	8 5	1	offset 16	
<b>Branch coprocessor z false</b> bczf label	0x1z 6	8 5	0	offset 16	Conditionally branch the number of instructions specified by the offset if z's condition flag is true (false). z is 0, 1, 2, or 3. The floating point unit is $z = 1$ .
<b>Branch on equal</b> beq rs, rt, label	4 6	rs 5	rt 5	offset 16	Conditionally branch the number of instructions specified by the offset if register rs equals rt.
Branch on greater than equal zero bgez rs, label	6	rs 5	1 5	offset 16	Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0.
<b>Branch on greater than</b> equal zero and link bgezal rs, label	6	rs 5	0x11 5	offset 16	Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0. Save the address of the next instruction in register 31.
<b>Branch on greater than zero</b> bgtz rs, label	7	rs 5	0	offset 16	Conditionally branch the instructions specified by the offset if register rs is greater than 0.

<b>Branch on less than equal</b> <b>zero</b> blez rs, label	6 rs 6 5	0	offset 16	Conditionally branch the instructions specified by the offset if register rs is less than or equal to 0.
Branch on less than zero and link bltzal rs, label	1 rs 6 5	0x10 5	offset 16	Conditionally branch the instructions specified by the offset if register rs is less than 0. Save the address of the next instruction in register 31.
<b>Branch on less than zero</b> bltz rs, label	1         rs           6         5	0	offset 16	Conditionally branch the instructions specified by the offset if register rs is less than 0.
<b>Branch on not equal</b> bne rs, rt, label	5 rs 6 5	rt 5	offset 16	Conditionally branch the instructions specified by the offset if register rs is not equal to rt.
<b>Branch on equalzero</b> beqz rsrc, label	pseudoinstruction		Conditionally branch to the instruction at the label if register rsrc equals 0.	
Branch on greater than equal bge rsrc1, rsrc2, label	pseudoinstruction			
Branch on greater than equal unsigned bgeu rsrc1, rsrc2, label	pseudoinstruction			Conditionally branch to the instruction at the label if register rsrc1 is greater than or equal to rsrc2.
<b>Branch on greater than</b> bgt rsrc1, src2, label	pseudoinstruction			
Branch on greater than unsigned bgtu rsrc1, src2, label	pseudoinstruction			Conditionally branch to the instruction at the label if register rsrc1 is greater than src2.
Branch on less than equal ble rsrc1, src2, label	pseudoinstruction			
Branch on less than equal unsigned bleu rsrc1, src2, label	pseudoinstruction		Conditionally branch to the instruction at the label if register rsrc1 is less than or equal to src2.	
Branch on less than blt rsrc1, src2, label	pseudoinstruction			
Branch on less than unsigned bltu rsrc1, src2, label	pseudoinstruction			Conditionally branch to the instruction at the label if register rsrc1 is less than src2.

Branch on not equal zero bnez rsrc, label	pseudoins	structior	1			Conditionally branch to the instruction at the label if register rsrc is not equal to zero	
Jump instructions	1						
Jump	2			target			Unconditionally jump to the
j target	6			26			instruction at target.
Jump and link				torgat			Unconditionally jump to the
jal target				26			instruction at target. Save the
	0			20			address of the next instruction in
							register \$ra.
Jump and link register			0	rd	0	0	Unconditionally jump to the
jalr rs, rd			5	5	5	9	instruction whose address is in
	0	5	5	5	5	0	register rs. Save the address of the
							next instruction in register rd
							(which defaults to 31).
Jump register	0	rs	0	0	0	8	Unconditionally jump to the
jr rs	6	5	5	5	5	6	instruction whose address is in
							register rs.
Load instructions	1						
Load rdest, address	pseudoins	tructior	1				Load computed address – not the
la rdest, address	1						contents of the location – into
							register rd.
Load byte	0x20	rs	rt		offset		
lb rt, address	6	5	5	•	16		
Lood unsigned byte							I and the bute at address into
Ibu rt address	0x24	rs	rt		offset		register rt. The byt is sign-
	6	5	5		16		extended by lb, but not by lbu.
I and halfward	0x21	rs	rt		offset		
Ih rt address	6	5	5		16	]	
T 1 1 11 16 1					<u> </u>		T 14 1 4 4 11 4
Load unsigned natiword	0x25	rs	rt		offset		Load the byte at address into
	0	5	3		10		extended by lh. but not by lhu.
Load word	0x23	rs	rt		offset		L and 22 bit word at address int-
lw rt address	6	5	5	I	16		Load 52-on word at address into
	  ,		1				
Load word coprocessor	0x3z	rs	rt		offset		Load the word at address into $(0, 2)$
IWCZ IT, address	6	5	5		16		register rt of coprocessor z (0-3). The FP unit is $z = 1$
	022	80			offect		The FT unit is $Z = 1$ .
Load word left		15	<u> </u>		16		
IWI IT, address		5	5		10		

Load word right lwr rt, address	0x26 6	rs 5	rt 5	offset 16	Load the left (right) bytes from the word at the possibly unaligned address into register rt.
Load doubleword ld rdest, address	pseudoins	struction			Load the 64-bit double word at address into registers rdest and rest + 1.
Unaligned load halfword ulh rdest, address	pseudoins	struction			
<b>Unaligned load halfword</b> <b>unsigned</b> ulhu rdest, address	pseudoins	struction			Load the 16-bit halfword at the possibly unaligned address into register rdest. The halfword is sign-extended by ulh, but not ulhu.
Unaligned load word ulw rdest, address	pseudoins	struction			Load the 32-bit word at the possibly unaligned address into register rdest.
Store instructions	1				
Store byte	0x28	rs	rt	offset	Store the low byte from register rt
sb rt, address	6	5	5	16	at address.
Store halfword	0x29 6	rs 5	rt 5	offset 16	Store the low halfword from
	0x2b	rs	rt	offset	
sw rt. address	6	5	5	16	address.
Store word coprocessor swcz rt, address	0x2z 6	rs 5	rt 5	offset 16	Store the word from register rt of coprocessor z at address. The FP unit is $z=1$ .
Store word left	0x2a	rs	rt 5	offset	
swr rt, address	0x2e 6	rs 5	rt 5	offset 16	Store the left (right) bytes from register rt at the possibly unaligned address.
Store doubleword sd rsrc, address	pseudoins	struction			Store the 64-bit double word in registers rsrc and rsrc+1 at address
Unaligned store halfword ush rsrc, address	pseudoins	struction			Store the low halfword from register rsrc at the possibly unaligned address.
Unaligned store word usw rsrc, address	pseudoins	struction			Store the word from register rsrc at the possibly unaligned address.

Data movement instructions							
Move from hi	0	0	0	rd	0	0x10	
mfhi rd	6	5	5	5	5	6	
Move from lo				1			The multiply and divide unit
mflo rd	0	0	0	rd	0	0x12	produces its results in two
	6	5	5	5	5	6	additional registers, hi and lo.
							These instructions move values to
							and from these registers.
							Move the hi (lo) register to
							register rd.
Move to hi	0	rs	0	0	0	0x11	
mthi rs	6	5	5	5	5	6	
Move to lo	0	rs	0	0	0	0x13	Move register rs to the high (lo)
mtlo rs	6	5	5	5	5	6	register.
Move from coprocessor z	0.17	0	rt	rd	0		Coprocessors have their own
mfcz rt, rd	6	5	5	5	5	6	register sets. These instructions
	Ū	5	5	5	5	0	move values between these
							registers and the CPU's registers.
							Move coprocessor z's register rd
							to CPU register rt. The FP unit is
							z=1.
Move double from	pseudoins	truction					Move FP registers frsrc1 and
coprocessor 1							frsrc1+1 to CPU registers rdest
mfc1.d rdest, frsrc1							and rdest+1.
Move to coprocessor z	0x1z	4	rt	rd	5	0	Move CPU register rt to
mtcz rd, rt	0	3	3	3	3	0	coprocessor z's register rd.
FP instructions (vergl.	Patters	on/He	ennes	sy: Co	omput	er Orga	nization & Design)
Exception and interru	pt instru	iction	s				
Return from exception	0x10	1	0	0	0	0x20	Restore the status register.
rfe	6	1	9	5	5	6	
System call	0	0	0	0	0	0xc	Register \$v0 contains the number
syscall	6	5	5	5	5	6	of the systems call provided by
							SPIM
Break	0 code 0xd						Cause exception code. Exception
break code	6			20		6	1 is reserved for the debugger.
No operation	0	0	0	0	0	0	Do nothing
nop	6	5	5	5	5	6	

## MIPS Register und Konventionen für die Verwendung der Register

Register name	Number	Usage
\$zero	0	constant 0
\$at	1	reserved for assembler
\$v0	2	expression evaluation and results of a function
\$v1	3	expression evaluation and results of a function
\$a0	4	argument 1
\$a1	5	argument 2
\$a2	6	argument 3
\$a3	7	argument 4
\$t0	8	temporary (not preserved across call)
\$t1	9	temporary (not preserved across call)
\$t2	10	temporary (not preserved across call)
\$t3	11	temporary (not preserved across call)
\$t4	12	temporary (not preserved across call)
\$t5	13	temporary (not preserved across call)
\$t6	14	temporary (not preserved across call)
\$t7	15	temporary (not preserved across call)
\$s0	16	saved temporary (preserved across call)
\$s1	17	saved temporary (preserved across call)
\$s2	18	saved temporary (preserved across call)
\$s3	19	saved temporary (preserved across call)
\$s4	20	saved temporary (preserved across call)
\$s5	21	saved temporary (preserved across call)
\$s6	22	saved temporary (preserved across call)
\$s7	23	saved temporary (preserved across call)
\$t8	24	temporary (not preserved across call)
\$t9	25	temporary (not preserved across call)
\$k0	26	reserved for OS kernel
\$k1	27	reserved for OS kernel
\$gp	28	pointer to global area
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	return address (used by function call)

Reference:

http://www.cs.wisc.edu/~larus/SPIM/cod-appa.pdf