## MIPS R2000 Assembly Language





## Constant-Manipulating Instructions

| Load upper immediate <br> lui rt, imm | 0 xf | 0 | rt | imm | Load the lower halfword of the <br> immediate imm into the upper <br> halfword of register rt. The lower <br> bits of the register are set to 0. |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Load immediate <br> li rdest, imm | pseudoinstruction | 16 | 5 | Move the immediate imm into <br> register rdest. |  |

## Comparison instructions



| Set greater than equal sge rdest, rsrc1, rsrc2 | pseudoinstruction |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set greater than equal unsigned <br> sgeu rdest, rsrc 1, rsrc2 | pseudoinstruction |  |  |  | Set register rdest to 1 if register rsrc1 is greater than or equal to register rsrc2, and to 0 otherwise. |
| Set greater than sgt rdest, rsrc 1, rsrc2 | pseudoinstruction |  |  |  |  |
| Set greater than unsigned sgtu rdest, rsrc1, rsrc2 | pseudoinstruction |  |  |  | Set register rdest to 1 if register rsrc1 is greater than register rsrc2, and to 0 otherwise. |
| Set less than equal sle rdest, rsrc1, rsrc2 | pseudoinstruction |  |  |  |  |
| Set less than equal unsigned sleu rdest, rsrc1, rsrc2 | pseudoinstruction |  |  |  | Set register rdest to 1 if register rsrc1 is less than or equal to rsrc2, and to 0 otherwise. |
| Branch instructions |  |  |  |  |  |
| Branch instruction <br> b label | pseudoinstruction |  |  |  | Unconditionally branch to the instruction at the label. |
| Branch coprocessor z true bczt label | $\frac{0 \times 1 \mathrm{z}}{6}$ | $5$ | $\frac{1}{5}$ | $\begin{array}{\|c} \hline \text { offset } \\ \hline 16 \end{array}$ |  |
| Branch coprocessor z false bczf label |  |  |  |  | Conditionally branch the number of instructions specified by the offset if z's condition flag is true (false). z is $0,1,2$, or 3 . The floating point unit is $\mathrm{z}=1$. |
| Branch on equal beq rs, rt, label |  |  |  |  | Conditionally branch the number of instructions specified by the offset if register rs equals rt. |
| Branch on greater than equal zero <br> bgez rs, label |  |  |  |  | Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0 . |
| Branch on greater than equal zero and link bgezal rs, label |  |  |  |  | Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0 . Save the address of the next instruction in register 31. |
| Branch on greater than zero bgtz rs, label | $\frac{7}{6}$ | rs | $\frac{0}{5}$ | $\frac{\text { offset }}{16}$ | Conditionally branch the instructions specified by the offset if register rs is greater than 0. |


| Branch on less than equal zero <br> blez rs, label |  |  |  |  | Conditionally branch the instructions specified by the offset if register rs is less than or equal to 0 . |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 6 | rs | 0 |  |  |
|  | 6 | 5 | 5 | 16 |  |
| Branch on less than zero and link <br> bltzal rs, label |  |  |  |  | Conditionally branch the instructions specified by the offset if register rs is less than 0 . Save the address of the next instruction in register 31. |
|  | 1 | rs | 0x10 | offset |  |
|  |  | 5 | 5 | 16 |  |
|  |  |  |  |  |  |
| Branch on less than zero bltz rs, label | 1 | rs | 0 | offset | Conditionally branch the instructions specified by the offset if register rs is less than 0 . |
|  | 6 | 5 | 5 | 16 |  |
| Branch on not equal bne rs, rt, label | 5 | rs | rt | offset | Conditionally branch the instructions specified by the offset if register rs is not equal to rt. |
|  | 6 | 5 | 5 | 16 |  |
| Branch on equalzero beqz rsrc, label | pseudoinstruction |  |  |  | Conditionally branch to the instruction at the label if register rsrc equals 0 . |
| Branch on greater than equal <br> bge rsrc1, rsrc2, label | pseudoinstruction |  |  |  |  |
| Branch on greater than equal unsigned bgeu rsrc 1, rsrc2, label | pseudoinstruction |  |  |  | Conditionally branch to the instruction at the label if register rsrc1 is greater than or equal to rsrc2. |
| Branch on greater than bgt rsrc1, src2, label | pseudoinstruction |  |  |  |  |
| Branch on greater than unsigned <br> bgtu rsrc1, src2, label | pseudoinstruction |  |  |  | Conditionally branch to the instruction at the label if register rsrc1 is greater than src2. |
| Branch on less than equal ble rsrc1, src2, label | pseudoinstruction |  |  |  |  |
| Branch on less than equal unsigned <br> bleu rsrc1, src2, label | pseudoinstruction |  |  |  | Conditionally branch to the instruction at the label if register rsrc1 is less than or equal to src2 |
| Branch on less than <br> blt rsrc1, src2, label | pseudoinstruction |  |  |  |  |
| Branch on less than unsigned <br> bltu rsrc1, src2, label | pseudoinstruction |  |  |  | Conditionally branch to the instruction at the label if register rsrc1 is less than src2. |



| Load word right <br> lwr rt, address | 0x26 | rs | rt | offset | Load the left (right) bytes from |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 6 | 5 | 5 | 16 | the word at the possibly unaligned address into register rt. |
| Load doubleword ld rdest, address | pseudoinstruction |  |  |  | Load the 64-bit double word at address into registers rdest and rest +1 . |
| Unaligned load halfword ulh rdest, address | pseudoinstruction |  |  |  |  |
| Unaligned load halfword unsigned ulhu rdest, address | pseudoinstruction |  |  |  | Load the 16-bit halfword at the possibly unaligned address into register rdest. The halfword is sign-extended by ulh, but not ulhu. |
| Unaligned load word ulw rdest, address | pseudoinstruction |  |  |  | Load the 32-bit word at the possibly unaligned address into register rdest. |
| Store instructions |  |  |  |  |  |
| Store byte <br> sb rt, address | $\begin{gathered} \hline 0 \times 28 \\ \hline 6 \end{gathered}$ | rs | rt | $\begin{gathered} \hline \text { offset } \\ \hline 16 \end{gathered}$ | Store the low byte from register rt at address. |
| Store halfword sh rt, address | $\frac{0 \times 29}{6}$ | rs | rt 5 | $\begin{gathered} \hline \text { offset } \\ \hline 16 \end{gathered}$ | Store the low halfword from register rt at address. |
| Store word sw rt, address | $\frac{0 \times 2 b}{6}$ | rs | rt | $\frac{\text { offset }}{16}$ | Store the word from register rt at address. |
| Store word coprocessor swcz rt, address | $\frac{0 \times 2 z}{6}$ | rs | rt | $\begin{gathered} \text { offset } \\ \hline 16 \end{gathered}$ | Store the word from register rt of coprocessor z at address. The FP unit is $\mathrm{z}=1$. |
| Store word left swl rt, address | $\frac{0 \times 2 \mathrm{a}}{6}$ | rs | rt | $\begin{gathered} \hline \text { offset } \\ \hline 16 \end{gathered}$ |  |
| Store word right swr rt, address | $\frac{0 \times 2 \mathrm{e}}{6}$ | rs | rt | $\begin{gathered} \text { offset } \\ \hline 16 \end{gathered}$ | Store the left (right) bytes from register rt at the possibly unaligned address. |
| Store doubleword sd rsrc, address | pseudoinstruction |  |  |  | Store the 64-bit double word in registers rsrc and rsrc+1 at address |
| Unaligned store halfword ush rsrc, address | pseudoin | ctio |  |  | Store the low halfword from register rsre at the possibly unaligned address. |
| Unaligned store word usw rsrc, address | pseudoin | ctio |  |  | Store the word from register rsrc at the possibly unaligned address. |

Data movement instructions


## FP instructions (vergl. Patterson/Hennessy: Computer Organization \& Design)

## Exception and interrupt instructions



## MIPS Register und Konventionen für die Verwendung der Register

| Register name | Number | Usage |
| :---: | :---: | :---: |
| \$zero | 0 | constant 0 |
| \$at | 1 | reserved for assembler |
| \$v0 | 2 | expression evaluation and results of a function |
| \$v1 | 3 | expression evaluation and results of a function |
| \$a0 | 4 | argument 1 |
| \$a1 | 5 | argument 2 |
| \$a2 | 6 | argument 3 |
| \$a3 | 7 | argument 4 |
| \$t0 | 8 | temporary (not preserved across call) |
| \$t1 | 9 | temporary (not preserved across call) |
| \$t2 | 10 | temporary (not preserved across call) |
| \$t3 | 11 | temporary (not preserved across call) |
| \$t4 | 12 | temporary (not preserved across call) |
| \$t5 | 13 | temporary (not preserved across call) |
| \$t6 | 14 | temporary (not preserved across call) |
| \$t7 | 15 | temporary (not preserved across call) |
| \$s0 | 16 | saved temporary (preserved across call) |
| \$s1 | 17 | saved temporary (preserved across call) |
| \$s2 | 18 | saved temporary (preserved across call) |
| \$s3 | 19 | saved temporary (preserved across call) |
| \$s4 | 20 | saved temporary (preserved across call) |
| \$s5 | 21 | saved temporary (preserved across call) |
| \$s6 | 22 | saved temporary (preserved across call) |
| \$s7 | 23 | saved temporary (preserved across call) |
| \$t8 | 24 | temporary (not preserved across call) |
| \$t9 | 25 | temporary (not preserved across call) |
| \$k0 | 26 | reserved for OS kernel |
| \$k1 | 27 | reserved for OS kernel |
| \$gp | 28 | pointer to global area |
| \$sp | 29 | stack pointer |
| \$fp | 30 | frame pointer |
| \$ra | 31 | return address (used by function call) |

## Reference:

http://www.cs.wisc.edu/~larus/SPIM/cod-appa.pdf

