

Version: 1.1

Release date: 14 December 2016

© 2015 - 2018 Airoha Technology Corp.

This document contains information that is proprietary to Airoha Technology Corp. ("Airoha") and/or its licensor(s). Airoha cannot grant you permission for any material that is owned by third parties. You may only use or reproduce this document if you have agreed to and been bound by the applicable license agreement with Airoha ("License Agreement") and been granted explicit permission within the License Agreement ("Permitted User"). If you are not a Permitted User, please cease any access or use of this document immediately. Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited. THIS DOCUMENT IS PROVIDED ON AN "AS-IS" BASIS ONLY. AIROHA EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES OF ANY KIND AND SHALL IN NO EVENT BE LIABLE FOR ANY CLAIMS RELATING TO OR ARISING OUT OF THIS DOCUMENT OR ANY USE OR INABILITY TO USE THEREOF. Specifications contained herein are subject to change without notice.





# **Document Revision History**

Revision	Date	Description
0.1	11 December 2015	Initial draft.
0.2	22 February 2016	Review completed.
0.3	23 June 2016	Update G2D, AFE, MMSYS.
1.0	31 Auguest 2016	Update MMSYS.
1.1	14 December 2016	Add PMU.



# Table of contents

1.	Docu	ımentation General Conventions	1
	1.1.	Abbreviations for Control Modules	1
	1.2.	Abbreviations for Registers	2
2.	Bus A	Architecture and Memory Map	3
3.	Exter	rnal Interrupt Controller	8
	3.1. 3.2.	General Description	
4.	Direc	t Memory Access	20
	4.1.	General Description	
	4.2.	Register Definition	
5.	Real	Time Clock	44
	5.1. 5.2.	General Description	
6.	Univ	ersal Asynchronous Receiver Transmitter	56
	6.1.	General Description	
	6.2.	Register Definition	
7.	Seria	Il Peripheral Interface Master Controller	75
	7.1.	General Description	75
	7.2.	Register Definition	78
8.	Seria	ıl Peripheral Interface Slave Controller	85
	8.1.	General Description	85
	8.2.	Register Definition	89
9.	Inter	-Integrated Circuit Controller	97
	9.1.	General Description	97
	9.2.	Register Definition	100
10.	SD M	lemory Card Controller	110
		General Description	
	10.2.	Register Definition	112
11.	USB2	2.0 High-Speed Device Controller	142
		General Description	
		Register Definition	
12.	Gene	eral Purpose Timer	210
		Introduction	-
		Register Definition	
13.		e Width Modulation	
		General Description	
		Register Definition	
14.		ad Scanner	
		General Description	
		Register Definition	
15.		eral Purpose Counter	
		General Description	
	15.2.	Register Definition	247



16.	Auxiliary ADC Unit	251
	16.1. General Description	251
	16.2. Register Definition	252
	16.3. Programming Guide	256
<b>17.</b>	General Purpose DAC	257
	17.1. General Description	257
	17.2. Register Definition	257
	17.3. Programming Guide	
	17.4. Limitations and Important Notes	260
18.	Accessory Detector	261
	18.1. General Description	261
	18.2. Register Definition	263
19.	True Random Number Generator	273
	19.1. General Description	273
	19.2. Register Definition	
	19.3. Programming Guide	278
20.	Audio Front End	279
	20.1. General Description	279
	20.2. Register Definition	
21.	2D Acceleration	303
	21.1. General Description	
	21.2. Features	
	21.3. Application Notes	
	21.4. Register Definitions	
22.	Multimedia Subsystem Configuration	324
	22.1. Introduction	
	22.2. Block diagram	
	22.3. Register definition	
23.	LCD display	330
	23.1. General Description	
	23.2. LCD registers definition	
24.	Display Serial Interface (DSI)	
	24.1. General Description	
	24.2. Features	
	24.3. Register Definition	
25.	Image Resizer	
	25.1. General Description	
	25.2. Application Notes	
	25.3. Register Definition	
26.	Image Rotator DMA	
20.	-	
	26.1. General Description	
27	_	
27.	General Purpose Inputs/Outputs	
	27.1. General Description	
	27.2. IO Pull Up/Down Control Truth Table	
20	_	
28.	MT2523 Top Clock Setting	
	28.1. MT2523 Clock Scheme	567



	28.2. Clock Setting Programming Guide	568
29.	Power Management Unit	585
	29.1. Power supply schemes	586
	29.2. Voltage regulator	587
	29.3. Low power mode	
	29.4. Pulse Charger (PCHR)	589
	29.5. Power On/Off sequence	
	29.6. LED current sink (ISINK)	
	29.7. Vibrator driver	
	29.8. PMU AUXADC	



# Lists of tables and figures

Table 2-1. MT2523 bus connection	3
Table 2-2. Top view memory map	3
Table 2-3. Always-on domain peripherals	4
Table 2-4. Power-down domain peripherals	5
Table 3-1. External interrupt sources	9
Table 4-1. Virtual FIFO access ports	23
Table 7-1. SPI master controller interface	76
Table 8-1. SPI slave controller interface	86
Table 8-2. SPI slave command description	87
Table 8-3. SPI slave status description (use RS command to poll SPI slave status)	87
Table 10-1. Sharing of pins for SD memory card controller	111
Table 12-1. Operation mode of GPT	210
Table 12-2. Timer feature	210
Table 14-1. 3*3 single key's order number in COL/ROW matrix	236
Table 14-2. 3*3 double key's order number in COL/ROW matrix	236
Table 16-1. AUXADC channel description	252
Table 21-1. The 2D engine register mapping	311
Table 23-1. LCD controller internal state	332
Table 23-2. LCD TE Ports	348
Table 23-3. WROICON.FORMAT List	352
Table 23-4. Layer address alignment constraint	365
Table 26-1. ImageRotator DMA Output Format	413
Table 26-2. Base Address and Buffer Size Restrictions	414
Table 27-1. GPIO v.s. IO type mapping	423
Table 29-1. LDO input power plan	586
Table 29-2. LDO types and brief specifications	588
Table 29-3. Application and input range of ADC channels	595
Figure 3-1. Block diagram of external interrupt controller	8
Figure 4-1. Variety data paths of DMA transfers	20
Figure 4-2. DMA block diagram	20
Figure 4-3. Ring buffer and double buffer memory data movement	21
Figure 4-4. Unaligned word accesses	22
Figure 4-5. Virtual FIFO DMA	22
Figure 6-1. Block Diagram of UART	57
Figure 7-1. Pin connection between SPI master and SPI slave	75
Figure 7-2. SPI transmission formats	
Figure 7-3. Operation flow with or without PAUSE mode	
Figure 7-4. CS_N de-assert mode	77
Figure 7-5. Block diagram of SPI master controller	77



Figure 8-1. Pin connection between SPI master and SPI slave	
Figure 8-2. SPI transmission formats	85
Figure 8-3. SPI slave controller commands waveform	86
Figure 8-4. SPI slave control flow diagram	86
Figure 8-5. Config read/write (CR/CW) command format	88
Figure 8-6. Block diagram of SPI slave controller	89
Figure 10-1. Card detection for SD memory card	111
Figure 10-2. IO Pinmux setting for MSDC	112
Figure 11-1. Multiple packet RX flow (known size)	143
Figure 11-2. Multiple packet RX flow (unknown size)	144
Figure 11-3. Block diagram	145
Figure 12-1. Block diagram of GPT	
Figure 13-1. PWM waveform	233
Figure 13-2. PWM waveform with register values	233
Figure 14-1. 3x3 keypad matrix (9 keys)	
Figure 14-2. 3x3 keypad matrix (18 keys)	237
Figure 14-3. One key pressed with de-bounce mechanism denoted	238
Figure 14-4. (a) Two keys pressed, case 1; (b) Two keys pressed, case 2	238
Figure 14-5. Single keypad detection method	239
Figure 14-6. Brief schematic diagram of double keypad	240
Figure 14-7. Single key case	240
Figure 14-8. Row scan	241
Figure 14-9. Column scan	241
Figure 16-1. AUXADC architecture	251
Figure 18-1. Suggested accessory detection circuit	261
Figure 18-2. State machine between microphone and hook-switch plug-in/out change	262
Figure 18-3. PWM waveform	262
Figure 18-4. PWM waveform with register value present	265
Figure 18-5. PWM waveform with DEBOUNCE register value present	267
Figure 19-1. TRNG architecture	273
Figure 19-2. H-FIRO architecture	274
Figure 19-3. H-RO and H-GARO architecture	274
Figure 19-4. TRNG operation flow	275
Figure 20-1. Block diagram of digital circuits of the audio front-end	279
Figure 20-2. Timing diagram of Bluetooth application	280
Figure 20-3. Timing diagram of different clock rate Bluetooth application	280
Figure 20-4. EDI Format 1: EIAJ (FMT = 0)	281
Figure 20-5. EDI Format 1: I2S (FMT = 1)	281
Figure 21-1. 2D Engine Block Diagram	303
Figure 21-2. 2D Engine Coordinates	304
Figure 21-3. 2D Engine Clipping Operation	305
Figure 21-4. Font Drawing Setting	306
Figure 21-5. Anti-aliasing Font Diagram	307
Figure 21-6. Anti-aliasing Font Example	308



Figure 21-7. Rectangle Fill with Alpha-Blending Example	308
Figure 21-8. The block diagram of graphic 2D driver interface	309
Figure 21-9. DIS_BG example	315
Figure 21-10. Color Replacement Stage	318
Figure 21-11. ROI Memory Offset	319
Figure 21-12. Image of Different Rotation Angles	321
Figure 22-1. Multimedia Subsystem Block Diagram	324
Figure 23-1. LCD Block Diagram	331
Figure 23-2. Two kinds of usages of overlay& PQ can be configured by different settings	331
Figure 23-3. LCD State Transitions	332
Figure 23-4. LCD serial interface read timing diagram	343
Figure 23-5. LCD serial interface read waveform example	344
Figure 23-6. LCD serial interface write timing diagram	344
Figure 23-7. LCD serial interface write waveform example	345
Figure 23-8. SYNC_MODE = 0	346
Figure 23-9. LCM Scan Line Timing	346
Figure 23-10. TE Scan Line Example	347
Figure 23-11. Layers and ROI setting	357
Figure 23-12. ROI write to memory setting	358
Figure 23-13. Layer source RGB format	360
Figure 23-14. YUYV422 byte order in memory	360
Figure 24-1. Pixel Format of RGB888	381
Figure 24-2. Pixel Format of Loosely RGB666	382
Figure 24-3. Pixel Format of RGB565	382
Figure 25-1. Image Resizer Overview	397
Figure 25-2. Resizer double buffered registers updating and taking effect timing chart	398
Figure 25-3. Resizer interrupt and busy asserting timing chart	398
Figure 25-4. Memory clipping chart	410
Figure 26-1. Image Rotator DMA Input Interface	413
Figure 26-2. Image Rotator DMA Architecture	413
Figure 26-3. Image Rotator DMA Descriptor Format	414
Figure 27-1. GPIO block diagram	423
Figure 28-1. MT2523 clock scheme	568
Figure 29-1. MT2523 series PMU architecture	585
Figure 29-2. MT2523 series power domain	587
Figure 29-3. General LDO block diagram	588
Figure 29-4. PCHR schematics	590
Figure 29-5. Charging control modes	591
Figure 29-6. Power-on/off control sequence by pressing PWRKEY	593
Figure 29-7. Power-on/off control sequence by charger plug in	593
Figure 29-8. ISINK block diagram	595



# 1. Documentation General Conventions

# 1.1. Abbreviations for Control Modules

Abbreviation	Full name	
EINT	External interrupt controller	
DMA	Direct memory access	
UART	Universal asynchronous receiver transmitter	
SPI master	Serial peripheral interface master controller	
SPI slave	Serial peripheral interface slave controller	
I2C	Inter-integrated circuit interface	
MSDC	SD memory card controller	
USB	USB 2.0 high-speed device controller	
GPT	General purpose timer	
PWM	Pulse width modulation	
KP Scanner	Keypad scanner	
GPCount	General purpose counter	
AUXADC	Auxiliary ADC	
GPDAC	General purpose DAC	
Accdet	Accessory detector	
TRNG	True random Number Generator	
GPIO	General purpose inputs-outputs	
PMU	Power management unit	





# 1.2. Abbreviations for Registers

Abbreviation	Full name	
RW	Read and write	
RO	Read only	
WO	Write only	
RC	Read 1 to clear	
WC	Write 1 to clear	
RWC	Read or write 1 to clear	
FM	Frequency measurement	
FRC	Free running counter	



# 2. Bus Architecture and Memory Map

To better support various IOT applications, MT2523 adopts 32-bit multi-AHB matrix to provide low-power, fast and flexible data operation. Table 2-1 shows the interconnections between bus masters (CM4, four SPI masters, SPI slave, debug system, Multimedia (MM) system, USB, and three DMAs) and slaves (AO APB peripherals, PD APB peripherals, TCM, SFC, EMI, MDSYS, BTSYS).

Table 2-1. MT2523 bus connection

Master Slave	ARM CM4	AO DMA	PD DMA	Sensor DMA	USB	MM SYS	Debug SYS	SPI Master	SPI Slave
AO APB Peripherals	•	•							
PD APB Peripherals	•		•	•				•	•
ТСМ	•	•	•	•		•		•	•
EMI	•	•	•	•	•	•	•	•	•
SFC	•	•	•	•				•	•
Audio DSP	•		•	•				•	•
BTSYS	•		•	•				•	•

Table 2-2. Top view memory map

Start Address	End Address	Corresponding Module	Comment
0x0000_0000	0x03FF_FFFF	EMI	
0x0400_0000	0x0400_7FFF	CM4 TCM/cache	
0x0400_8000	0x0402_7FFF	CM4 TCM	
0x0410_0000	0x041F_FFFF	Boot ROM	
0x0800_0000	0x0BFF_FFFF	SFC	
0x8000_0000	0x8000_FFFF	Version code	
0x8200_0000	0x83FF_FFFF	MDSYS	
0xA000_0000	0xA03F_FFFF	PD APB peripherals	



Start Address	End Address	Corresponding Module	Comment
0xA040_0000	0xA04F_FFFF	MMSYS	
0xA080_0000	0xA08F_FFFF	CM4 peripheral	
0xA090_0000	0xA09F_FFFF	PD AHB peripherals	
0xA200_0000	0xA21F_FFFF	AO APB peripherals	
0xA290_0000	0xA29F_FFFF	AO AHB peripherals	
0xA300_0000	0xA3FF_FFFF	BTSYS	
0xE000_0000	0xE003_FFFF	CM4 private peripheral bus - internal	
0xE004_0000	0xE00F_FFFF	CM4 private peripheral bus - external	

Table 2-3. Always-on domain peripherals

Start Address	Module Description	Bus Interface	Comments
A200_0000	VERSION_CTRL	АРВ	Mapped to 0x8000_0000
A201_0000	Configuration registers	АРВ	Clock, power down, version and reset
A202_0000	General purpose inputs/outputs	АРВ	
A203_0000	Interrupt controller (eint+cirq)	APB	
A204_0000	Analog chip interface controller	АРВ	PLL, CLKSQ, FH, CLKSW and SIMLS
A205_0000	Reset generation unit	АРВ	
A206_0000	EFUSE	APB	
A207_0000	AO DMA controller	APB	
A208_0000	INFRA BUS configuration	APB	
A209_0000	MIPI_TX_CONFIG	APB	
A20A_0000	Configuration Registers	APB	Clock, 104M
A20B_0000	SEJ	APB	
A20C_0000	PSI_MST	APB	
A20D_0000	Keypad Scanner	APB	
A20E_0000	BTIF	АРВ	



Start Address	Module Description	Bus Interface	Comments
A20F_0000	MCU_TOPSM	АРВ	
A210_0000	CM4_TOPSM	АРВ	
A211_0000	CM4_CFG_PRIVATE	АРВ	
A213_0000	GP Counter	АРВ	
A214_0000	GP Timer	АРВ	
A215_0000	I2C_D2D	АРВ	
A216_0000	Pulse width modulation outputs 0	АРВ	
A217_0000	Pulse width modulation outputs 1	АРВ	
A218_0000	Display pulse width modulation	АРВ	
A219_0000	Reserved	АРВ	
A21A_0000	PMU mixedsys	АРВ	
A21B_0000	General purpose DAC	АРВ	
A21C_0000	Analog baseband (ABB) controller	АРВ	
A21D_0000	A-Die configuration registers	АРВ	Clock, reset, etc.
A21E_0000	Real-time clock	АРВ	
A21F_0000	ACCDET	АРВ	
A292_0000	AO DMA controller	АНВ	AHB slave port of AO DMA

Table 2-4. Power-down domain peripherals

Start Address	Module Description	Bus Interface	Comments
A000_0000	DMA controller	АРВ	
A001_0000	TRNG	АРВ	
A002_0000	MS/SD controller 0	АРВ	
A003_0000	MS/SD controller 1	АРВ	
A004_0000	Serial flash	АРВ	
A005_0000	External memory interface	АРВ	



Start Address	Module Description	Bus Interface	Comments
A006_0000	DebugSYS APB 0	АРВ	
A007_0000	DebugSYS APB 1	АРВ	
A008_0000	DebugSYS APB 2	АРВ	
A009_0000	DebugSYS APB 3	АРВ	
A00A_0000	DebugSYS APB 4	АРВ	
A00B_0000	DebugSYS APB 5	АРВ	
A00C_0000	DebugSYS APB 6	АРВ	
A00D_0000	UART 0	АРВ	
A00E_0000	UART 1	АРВ	
A00F_0000	UART 2	АРВ	
A010_0000	UART 3	АРВ	
A011_0000	SPI_MASTER 0	АРВ	
A012_0000	SPI_MASTER 1	АРВ	
A013_0000	SPI_MASTER 2	АРВ	
A014_0000	SPI_MASTER 3	АРВ	
A015_0000	SPI_SLAVE	АРВ	
A016_0000	Pulse width modulation outputs 2	АРВ	
A017_0000	Pulse width modulation outputs 3	АРВ	
A018_0000	Pulse width modulation outputs 4	АРВ	
A019_0000	Pulse width modulation outputs 5	АРВ	
A01A_0000	Reserved	АРВ	
A01B_0000	I2C_2	АРВ	
A01C_0000	INFRA MBIST configuration	АРВ	
A01D_0000	Reserved	АРВ	
A01E_0000	Reserved	АРВ	
A01F_0000	Sensor memory	АРВ	
A020_0000	Reserved	АРВ	



Start Address	Module Description	Bus Interface	Comments
A021_0000	12C_0	АРВ	
A022_0000	I2C_1_18V	АРВ	
A023_0000	Sensor DMA controller	АРВ	
A024_0000	Auxiliary ADC Unit	АРВ	
A090_0000	USB	АНВ	
A091_0000	USB SIFSLV	АНВ	
A090_0001	PD DMA	АНВ	



# 3. External Interrupt Controller

# 3.1. General Description

External interrupt controller supports some interrupt requests coming from external sources and peripherals. All external interrupts, including external and peripherals sources, have the ability to inform the system to resume the system clock.

The external interrupts can be used for different types of applications, mainly for event detections: detection of hand free connection, hood opening and battery charger connection.

Since the external event may be unstable in a certain period, a de-bounce mechanism is introduced to ensure the functionality. The circuitry is mainly used to verify that the input signal remains stable for a programmable number of periods of the clock. When this condition is satisfied, for the appearance or the disappearance of the input, the output of the de-bounce logic will change to the desired state. Note that because it uses the 32,768Hz slow clock to perform the de-bounce process, the parameter of the de-bounce period and de-bounce enable takes effect no sooner than one 32,768Hz clock cycle (~30.52us) after the software program sets them up. When the sources of external interrupt controller are used to resume the system clock in sleep mode, the de-bounce mechanism must be enabled. However, the polarities of EINTs are clocked with the system clock, and therefore any change to them takes effect immediately. Figure 3-1 is the block diagram of external interrupt controller. Table 3-1 illustrates the external interrupt sources and related configuration of GPIO mode.

Note that the corresponding GPIO as external interrupt source should be in the input mode and is affected by GPIO data input inversion registers (GPIO\_DINV). Refer to the GPIO section for more details.




Figure 3-1. Block diagram of external interrupt controller



Table 3-1. External interrupt sources

EINT	Source pin	EINT	Source pin
EINT0	AUXIN0 if (GPIO0_MODE==1)	EINT16	URXD0 if (GPIO16_MODE==3)
EINT1	AUXIN1 if (GPIO1_MODE==1)	EINT17	UTXD0 if (GPIO17_MODE==3)
EINT2	AUXIN2 if (GPIO2_MODE==1)	EINT18	GPIO_B1 if (GPIO19_MODE==2)
EINT3	GPIO_A04 if (GPIO4_MODE==1), otherwise  MCDA3 if (GPIO35_MODE==2)	EINT19	GPIO_B5 if (GPIO23_MODE==2)
EINT4	GPIO_A1 if (GPIO5_MODE==1), otherwise  LSCE_B if (GPIO39_MODE==2)	EINT20	keypad (KCOL0~4)
EINT5	GPIO_A2 if (GPIO6_MODE==1), otherwise LSDA if (GPIO41_MODE==2)	EINT21	uart0_rxd
EINT6	GPIO_A3 if (GPIO7_MODE==1), otherwise  LPTE if (GPIO43_MODE==2)	EINT22	uart1_rxd
EINT7	GPIO_A4 if (GPIO8_MODE==1)	EINT23	uart2_rxd
EINT8	GPIO_A5 if (GPIO9_MODE==1)	EINT24	uart3_rxd
EINT9	GPIO_C0 if (GPIO11_MODE==1), otherwise  CMRST if (GPIO24_MODE==4)	EINT25	bt_eint_b
EINT10	GPIO_C1 if (GPIO12_MODE==1), otherwise  CMCSK if (GPIO29_MODE==5)	EINT26	btif_sleep_wakeup_in_b
EINT11	GPIO_C2 if (GPIO13_MODE==1), otherwise  MCCK if (GPIO30_MODE==2)	EINT27	pdn_usb11
EINT12	GPIO_C3 if (GPIO14_MODE==1), otherwise  MCCM0 if (GPIO31_MODE==2)	EINT28	accdet_irq_b
EINT13	GPIO_C4 if (GPIO15_MODE==1), otherwise  MCDA0 if (GPIO32_MODE==2)	EINT29	rtc_event_b
EINT14	AUXIN3 if (GPIO3_MODE==1), otherwise  MCDA1 if (GPIO33_MODE==2)	EINT30	pmic_irq_b
EINT15	AUXIN4 if (GPIO10_MODE==1), otherwise  MCDA2 if (GPIO34_MODE==2)	EINT31	gpcounter_irq_b



# 3.2. Register Definition

Module name: EINT Base address: (+A2030000h)

Address	Name	Width	Register Function
A2030300	EINT_STA	32	EINT interrupt status register
A2030308	EINT_INTACK	32	EINT interrupt acknowledge register
A2030310	EINT_EEVT	32	EINT wakeup event_b status register
A2030320	EINT_MASK	32	EINT interrupt mask register
A2030328	EINT MASK SE T	32	EINT interrupt mask set register
A2030330	EINT MASK C LR	32	EINT interrupt mask clear register
A2030340	EINT_WAKEUP MASK	32	EINT wakeup event mask register
A2030348	EINT_WAKEUP MASK_SET	32	EINT wakeup event mask set register
A2030350	EINT_WAKEUP MASK_CLR	32	EINT wakeup event mask clear register
A2030360	EINT_SENS	32	EINT sensitivity register
A2030368	$\frac{\text{EINT SENS SE}}{\underline{T}}$	32	EINT sensitivity set register
A2030370	$\frac{\text{EINT SENS CL}}{\underline{\mathbf{R}}}$	32	EINT sensitivity clear register
A2030380	EINT_DUALED GE_SENS	32	EINT dual edge sensitivity register
A2030388	EINT_DUALED GE_SENS_SET	32	EINT dual edge sensitivity set register
A2030390	EINT DUALED GE SENS CLR	32	EINT dual edge sensitivity clear register
A20303a0	EINT_SOFT	32	EINT software interrupt register
A20303a8	$\frac{\text{EINT SOFT SE}}{\underline{\textbf{T}}}$	32	EINT software interrupt soft register
A20303b0	EINT SOFT CL R	32	EINT software interrupt clear register
A20303c0	EINT_DOEN	32	EINT domain 0 enable register
A2030400 ~ A203047C	EINTi_CON (i=0~31)	32	EINTi config register

### A2030300 <u>EINT STA</u> EINT interrupt status register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_STA[31:16]														
Type								R	.0							
Reset	0															
Bit	15	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Name		EINT_STA[15:0]														
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



#### Overview

Bit(s) N	Inemonic Name	Description
31:0	EINT_STA	External interrupt status  This register keeps up with the current status of which EINT source generates the interrupt request. If the EINT sources are set to edge sensitivity, EINT_IRQ will be de-asserted when the corresponding EINT_INTACK is programmed by 1.  EINT_STA[i] for EINTi.
		<ul><li>0: No external interrupt request is generated.</li><li>1: External Interrupt request is pending.</li></ul>

# A2030308 EINT INTACK EINT interrupt acknowledge register

00000000
----------

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_INTACK[31:16]														
Type								V	/O							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		EINT_INTACK[15:0]														
Type		WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### **Overview**

Bit(s)	Mnemonic	Name	Description
31:0		EINT_INTACK	Interrupt acknowledgement
			Writing "1" to the specific bit position to acknowledge the interrupt request corresponding to the external interrupt line source. EINT_INTACK[i] for EINTi.
			0: No effect 1: Interrupt request is acknowledged.

### A2030310 EINT\_EEVT EINT wakeup event\_b status register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EEB
Type																RO
Reset																0

Bit(s) Mr	nemonic Name	Description
0	EEB	<b>EINT wake up event_b</b> This register is a debugging port to monitor internal signals. It is async signal.
		0: EINT wakes up sleep mode. 1: EINT does not wake up sleep mode.



### A2030320 EINT MASK EINT interrupt mask register

**FFFFFFF** 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							EIN	T_MA	SK[31:	:16]						
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0												0		
Name							EI	NT_M	SK[15	:0]						
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

#### **Overview**

Bit(s)	Mnemonic Name	Description
31:0	EINT_MASK	Interrupt mask This register controls whether or not the EINT source is allowed to generate an interrupt request. Setting a specific bit position to "1" will prevent the external interrupt line from becoming active. EINT_MASK[i] for EINTi.
		<ul><li>0: Interrupt request is enabled.</li><li>1: Interrupt request is disabled.</li></ul>

# A2030328 EINT MASK S EINT interrupt mask set register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_MASK[31:16]														
Type		WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EI	NT_M/	ASK[15	:0]						
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### Overview

Bit(s)	Mnemonic Name	Description
31:0	EINT_MASK	Enables mask for the associated external interrupt source This register is used to set up individual mask bits. Only the bits set to 1 are effective; also set EINT_MASK bits to 1. Otherwise, EINT_MASK bits will retain the original value. EINT_MASK[i] for EINTi.
		0: No effect 1: Enable the corresponding MASK bit

# A2030330 EINT MASK C LR EINT interrupt mask clear register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							EIN	NT_MA	SK[31:	:16]						
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EI	NT_M	<b>SK[15</b>	:0]						
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



#### **Overview**

Bit(s)	Mnemonic Nan	Description
31:0	EINT_MAS	K Disables mask for the associated external interrupt source
		This register is used to clear individual mask bits. Only the bits set to 1 are effective, and EINT_MASK bits are also cleared (to 0). Otherwise, EINT_MASK bits will retain the original value. EINT_MASK[i] for EINTi.
		0: No effect 1: Disable the corresponding MASK bit

## 

FFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_WAKEUP_MASK[31:16]														
Type		RO														
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						El	INT_W	AKEU	P_MA	SK[15:	0]					
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

#### Overview

Bit(s)	Mnemonic	Name	Description
31:0		EINT_WAKEUP_M ASK	Wakeup event mask This register controls whether or not the EINT source is allowed to generate a wakeup event request. Setting a specific bit position to "1" will prevent the external interrupt line from becoming active. EINT_WAKEUP_MASK[i] for EINTi.
			<ul><li>0: Wakeup event request is enabled.</li><li>1: Wakeup event request is disabled.</li></ul>

# $\begin{array}{ccc} A2030348 & \frac{EINT\_WAKEU}{P\_MASK\_SET} \end{array} EINT\ wakeup\ event\ mask\ set\ register \end{array}$

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						EI	NT_W	AKEUI	P_MAS	K[31:1	<b>6</b> ]					
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						El	INT_W	AKEU	P_MA	SK[15:0	0]					
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemo	onic Name	Description
31:0	EINT_WAKEUP_M ASK	Enables mask for the associated external interrupt source This register is used to set up individual mask bits. Only the bits set to 1 are effective; also set EINT_WAKEUP_MASK bits to 1. Otherwise, EINT_WAKEUP_MASK bits will retain the original value. EINT_WAKEUP_MASK[i] for EINTi.



Bit(s) Mnemonic	Name	Description
		0: No effect
		1: Enable the corresponding MASK bit

# A2030350 EINT WAKEU P MASK CLR EINT wakeup event mask clear register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						EI	NT_W	AKEUI	P_MAS	K[31:1	6]					
Type		WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						El	INT_W	AKEU	P_MA	SK[15:	0]					
Type		WO														
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

#### **Overview**

Bit(s)	Mnemonic	Name	Description
31:0		EINT_WAKEUP ASK	_M Disables mask for the associated external interrupt source This register is used to clear individual mask bits. Only the bits set to 1 are effective, and EINT_WAKEUP_MASK bits are also cleared (to 0). Otherwise, EINT_WAKEUP_MASK bits will retain the original value. EINT_WAKEUP_MASK[i] for EINTi.
			0: No effect 1: Disable the corresponding MASK bit

# A2030360 EINT\_SENS EINT sensitivity register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							EII	NT_SE	NS[31:	16]						
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EI	NT_SE	NS[15	:0]						
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### **Overview**

Bit(s)	Mnemonic Name	Description
31:0	EINT_SENS	<b>Sensitivity type of the associated external interrupt source</b> Sensitivity type of external interrupt source. EINT_SENS[i] for EINTi.
		0: Edge sensitivity 1: Level sensitivity

# A2030368 EINT SENS S EINT sensitivity set register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							EIN	NT_SE	NS[31:	16]						
Type		WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



Mores							Ter	NITE CIT	NIC FAF	Δ1						
Name							EI.	NT_SE	NS[15:	:UJ						
Type		WO														
D 4	_															
Reset	U	U	0	1 0	1 0	0	0	1 0	1 0	0	U	U	1 0	1 0	0	. 0

#### **Overview**

Bit(s)	Mnemonic Name	Description
31:0	EINT_SENS	Enables sensitive for the associated external interrupt source.
		This register is used to set up individual sensitive bits. Only the bits set to 1 are effective; also set EINT_SENS bits to 1. Otherwise, EINT_SENS bits will retain the original value. EINT_SENS[i] for EINTi.
		0: No effect 1: Enable the corresponding SENS bit

# A2030370 $\frac{\text{EINT SENS C}}{\text{LR}}$ EINT sensitivity clear register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_SENS[31:16]														
Type		WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EI	NT_SE	NS[15:	:0]						
Type		WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### Overview

Bit(s)	Mnemonic Name	Description
31:0	EINT_SENS	<b>Disables sensitive for the associated external interrupt source.</b> This register is used to clear individual sensitive bits. Only the bits set to 1 are effective, and EINT_SENS bits are also cleared (set to 0). Otherwise, EINT_SENS bits will retain the original value. EINT_SENS[i] for EINTi.
		0: No effect 1: Disable the corresponding SENS bit

# A2030380 EINT DUALED EINT dual edge sensitivity register

0000000

Bit	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16													16		
Name						EIN	NT_DU	ALED	GE_SE	NS[31:	16]					
Type		RO														
Reset	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						EI	NT_DU	J <b>ALED</b>	GE_SE	ENS[15	:0]					
Type		RO														
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit(s)	Mnemonic	Name	Description
31:0		EINT_DUALEDGE_ SENS	Dual edge sensitivity enable of the associated external interrupt source
			Dual edge sensitivity enable of external interrupt source. (EINT_SENS



Bit(s)	Mnemonic	Name	Description	
			should be 0.)	_
			EINT_DUALEDGE_SENS[i] for EINTi.	
			0: Disable 1: Enable	

## 

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_DUALEDGE_SENS[31:16]															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										0					
Name						EI	NT_DU	J <b>ALED</b>	GE_SE	ENS[15	:0]					
Type								W	O							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### **Overview**

Bit(s)	Mnemonic	Name	Description
31:0		EINT_DUALEDGE_ SENS	Enables dual edge sensitivity for the associated external interrupt source
			This register is used to set up individual dual edge sensitive bits. (EINT_SENS should be 0)
			Only the bits set to 1 are effective; also set EINT_DUALEDGE_SENS bits to 1. Otherwise, EINT_DUALEDGE_SENS bits will retain the original value.
			EINT_DUALEDGE_SENS[i] for EINTi.
			0: No effect 1: Enable the corresponding DUALEDGE bit

## 

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_DUALEDGE_SENS[31:16]															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_DUALEDGE_SENS[15:0]															
Type								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_DUALEDGE_ SENS	Disables dual edge sensitive for the associated external interrupt source.
			This register is used to clear individual sensitive bits. Only the bits set to 1 are effective, and EINT_DUALEDGE_SENS bits are also cleared (to 0). Otherwise, EINT_DUALEDGE_SENS bits will retain the original value.  EINT_DUALEDGE_SENS[i] for EINTi.
			0: No effect 1: Disable the corresponding DUALEDGE bit



A20303a0 <u>EINT_SOFT</u> EINT software interru	ıpt register
---	--------------

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_SOFT[31:16]														
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EI	NT_SC	FT[15:	:0]						
Type								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### Overview

Bit(s)	Mnemonic Name	Description
31:0	EINT_SOFT	<b>Software interrupt</b> This register is used for debugging purpose. EINT_SOFT[i] for EINTi.
		0: No effect 1: Trigger an EINT

# A20303a8 EINT\_SOFT\_S EINT software interrupt set register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT[31:16]															
Type		WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EI	NT_SC	FT[15:	:0]						
Type								W	Ю							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### Overview

Bit(s)	Mnemonic N	lame	Description
31:0	EINT_SO		Enables software for the associated external interrupt source This register is used to set up individual software bits. Only the bits set to 1 are effective, and EINT_SOFT bits are also set to 1. Otherwise, EINT_SOFT bits will retain the original value. EINT_SOFT[i] for EINTi.
			0: No effect 1: Enable the corresponding SOFT bit

# A20303b0 EINT SOFT C EINT software interrupt clear register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_SOFT[31:16]														
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EI	NT_SC	FT[15:	:0]						
Type								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Mnemonic Name	Description
31:0	EINT_SOFT	Disables software for the associated external interrupt source
		This register is used to clear individual software bits. Only the bits set to 1 are effective, and EINT_SOFT bits are also cleared (to 0). Otherwise, EINT_SOFT bits will retain the original value. EINT_SOFT[i] for EINTi.
		0: No effect 1: Disable the corresponding SOFT bit

### A20303c0 EINT DOEN EINT domain 0 enable register

0	0	0	0	0	0	0	0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							EIN	T_D0	EN[31:	16]						
Type								R'	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EII	NT_D0	EN[15	:0]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### Overview

Bit(s) Mn	emonic Name	Description
31:0	EINT_D0EN	EINT enable config for domain 0  Each bit indicates whether the corresponding EINT is enabled for domain 0. If enabled, it will assert interrupt or wakeup_event depending on the corresponding mask bit value.  EINT_DOEN[i] for EINTi.
		0: Disable 1: Enable

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RSTD BC															
Type	WO															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBC_ EN	PR	ESCAL	ER	POL					D	BC_CN	NT				
Type	RW		RW		RW						RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic Name	Description
31	RSTDBC	EINTi debounce count reset
		Write once to reset the de-bounce counter so that EINT can be updated immediately without de-bounce latency. This option needs 100usec latency to take effect.
		0: No effect
		1: Reset



Bit(s)	Mnemonic Name	Description
15	DBC_EN	Enables EINTi debounce circuit 0: Disable 1: Enable
14:12	PRESCALER	EINTi debounce clock cycle period prescaler. 000: 32,768Hz, max. 0.0625sec 001: 16,384Hz 010: 8,192Hz 011: 4,096Hz 100: 2,048Hz, max. 1sec 101: 1,024Hz 110: 512Hz 111: 256Hz, max. 8secs
11	POL	Configures polarity Activation type of the EINT source 0: Active low 1: Active high
10:0	DBC_CNT	Configures EINTi debounce duration (The clock period is determined in PRESCALER.)



# 4. Direct Memory Access

# 4.1. General Description

A DMA controller is placed on AHB bus to support fast data transfers and off-load the processor. With this controller, specific devices on AHB or APB buses can benefit greatly from quick completion of data movement from or to memory modules. Such generic DMA controller can also be used to connect two devices other than memory modules as long as they can be addressed in memory space. Figure 4-1 illustrates the system connections.




Figure 4-1. Variety data paths of DMA transfers

Up to 17 channels of simultaneous data transfers are supported. Each channel has a similar set of registers to be configured to different schemes as desired. Both interrupt and polling based schemes in handling the completion event are supported. The block diagram of such generic DMA controller is illustrated in Figure 4-2.




Figure 4-2. DMA block diagram



#### 4.1.1. Full-size and Half-size DMA Channels

There are three types of DMA channels in the DMA controller: full-size DMA channel, half-size DMA channel and virtual FIFO DMA. Channel 1 is a full-size DMA channel, channels 2 to 7 are half-size channels, and channels 9 to 18 are virtual FIFO DMA channels. The difference between the first two types of DMA channels is that both source and destination address are programmable in full-size DMA channels, but only the address of one side can be programmed in the half-size DMA channel. In half-size channels, only either the source or destination address can be programmed while the addresses of the other side are fixed.

#### 4.1.2. Ring Buffer and Double Buffer Memory Data Movement

DMA channels 1 to 7 support ring-buffer and double-buffer memory data movement. This can be achieved by programming DMA\_WPPT and DMA\_WPTO, as well as setting up WPEN in the DMA\_CON register to enable. Figure 4-3 illustrates how this function works. Once the transfer counter reaches WPPT, the next address will jump to WPTO address after the WPPT data transfer is completed. Note that only one side can be configured as ring-buffer or double-buffer memory, and this is controlled by WPSD in the DMA\_CON register.




Figure 4-3. Ring buffer and double buffer memory data movement

### 4.1.3. Unaligned Word Access

The address of word access on AHB bus must be aligned to word boundary, or the 2 LSB is truncated to 00b. If the programmer does not notice this, an incorrect data fetch may be caused. In the case where the data are to be moved from unaligned addresses to aligned addresses, the word is usually first split into four bytes then moved byte by byte. Thus the four read and four write transfers will appear on the bus.

To improve bus efficiency, the unaligned-word access is provided in DMA2~7. When this function is enabled, the DMAs will move data from the unaligned address to aligned address by executing four continuous byte-read accesses and one word-write access, reducing the number of transfers on the bus by three.






Figure 4-4. Unaligned word accesses

#### 4.1.4. Virtual FIFO DMA

Virtual FIFO DMA is used to ease UART control. The difference between the virtual FIFO DMA and the ordinary DMA is that the virtual FIFO DMA contains additional FIFO controllers. The read and write pointers are kept in the virtual FIFO DMA. In a read from the FIFO, the read pointer points to the address of the next data. In a write to the FIFO, the write pointer moves to the next address. If the FIFO is empty, a FIFO read will not be allowed. Similarly, the data will not be written to the FIFO if the FIFO is full. Due to UART flow control requirements, an alert length is programmed. Once the FIFO space is smaller than this value, an alert signal will be issued to enable the UART flow control. The type of flow control performed depends on the setting in the UART.

Each virtual FIFO DMA can be programmed as RX or TX FIFO. This depends on the setting of DIR in the DMA\_CON register. If DIR is "0" (READ), it means TX FIFO. On the other hand, if DIR is "1" (WRITE), the virtual FIFO DMA will be specified as an RX FIFO.

The virtual FIFO DMA provides an interrupt to MCU. This interrupt informs the MCU that there are data in the FIFO, and the amount of data is above or under the value defined in the DMA\_COUNT register. Based on this, the MCU does not need to poll the DMA to know when the data must be removed from or put into the FIFO.




Figure 4-5. Virtual FIFO DMA



Table 4-1. Virtual FIFO access ports

DMA number	Address of virtual FIFO access port	Reference UART
DMA9(PD)	A092_0000h	UART1 TX
DMA10(PD)	A092_0100h	UART1 RX
DMA11(PD)	A092_0200h	UART2 TX
DMA12(PD)	A092_0300h	UART2 RX
DMA13(PD)	A092_0400h	UART3 TX
DMA14(PD)	A092_0500h	UART3 RX
DMA15(PD)	A092_0600h	UARTO TX
DMA16(PD)	A092_0700h	UARTO RX
DMA17(AO)	A292_0000h	BTIF TX
DMA18(AO)	A292_0100h	BTIF RX

Table 4-2. Function list of DMA channels

DMA number	Туре	Ring buffer	Double buffer	Burst mode	Unaligned word access	Peripheral
DMA1 (PD)	Full size	•	•	•		
DMA2 (PD)	Half size	•	•	•	•	MSDC1
DMA3 (PD)	Half size	•	•	•	•	MSDC2
DMA4 (Sensor)	Half size	•	•	•	•	I2C0 TX
DMA5 (Sensor)	Half size	•	•	•	•	I2C0 RX
DMA6 (Sensor)	Half size	•	•	•	•	I2C1 TX
DMA7 (Sensor)	Half size	•	•	•	•	I2C1 RX
DMA9 (PD)	Virtual FIFO	•				UART1_TX
DMA10 (PD)	Virtual FIFO	•				UART1_RX
DMA11 (PD)	Virtual FIFO	•				UART2_TX
DMA12 (PD)	Virtual FIFO	•				UART2_RX
DMA13 (PD)	Virtual FIFO	•				UART3_TX
DMA14 (PD)	Virtual FIFO	•				UART3_RX
DMA15 (PD)	Virtual FIFO	•				UARTO_TX
DMA16 (PD)	Virtual FIFO	•				UARTO_RX
DMA17 (AO)	Virtual FIFO	•				BTIF_TX
DMA18 (AO)	Virtual FIFO	•				BTIF_RX



# 4.2. Register Definition

# 4.2.1. Register Summary

Module name: PD\_DMA Base address: (+A0000000h)

Address	Name	Width	Register Function
A0000000	PD_DMA_GLBSTA	32	DMA global status register
A0000020	PD_DMA_GLB_SWRST	32	DMA global software reset
A0000100	GDMA1_SRC	32	DMA channel 1 source address register
A0000104	GDMA1_DST	32	DMA channel 1 destination address register
A0000108	GDMA1_WPPT	32	DMA channel 1 wrap point address register
A000010C	GDMA1_WPTO	32	DMA channel 1 wrap to address register
A0000110	GDMA1_COUNT	32	DMA channel 1 transfer count register
A0000114	GDMA1_CON	32	DMA channel 1 control register
A0000118	GDMA1_START	32	DMA channel 1 start register
A000011C	GDMA1_INTSTA	32	DMA channel 1 interrupt status register
A0000120	GDMA1_ACKINT	32	DMA channel 1 interrupt acknowledge register
A0000124	GDMA1_RLCT	32	DMA channel 1 remaining length of current transfer
A0000208	PDMA2_WPPT	32	DMA channel 2 wrap point address register
A000020C	PDMA2_WPTO	32	DMA channel 2 wrap to address register
A0000210	PDMA2_COUNT	32	DMA channel 2 transfer count register
A0000214	PDMA2_CON	32	DMA channel 2 control register
A0000218	PDMA2_START	32	DMA channel 2 start register
A000021C	PDMA2_INTSTA	32	DMA channel 2 interrupt status register
A0000220	PDMA2_ACKINT	32	DMA channel 2 interrupt acknowledge register
A0000224	PDMA2_RLCT	32	DMA channel 2 remaining length of current transfer
A000022C	PDMA2_PGMADDR	32	DMA channel 2 programmable address register
A0000308	PDMA3_WPPT	32	DMA channel 3 wrap point address register
A000030C	PDMA3_WPTO	32	DMA channel 3 wrap to address register
A0000310	PDMA3_COUNT	32	DMA channel 3 transfer count register
A0000314	PDMA3_CON	32	DMA channel 3 control register
A0000318	PDMA3_START	32	DMA channel 3 start register
A000031C	PDMA3_INTSTA	32	DMA channel 3 interrupt status register
A0000320	PDMA3_ACKINT	32	DMA channel 3 interrupt acknowledge register
A0000324	PDMA3_RLCT	32	DMA channel 3 remaining length of current transfer
A000032C	PDMA3_PGMADDR	32	DMA channel 3 programmable address register
A0000910	VDMA9_COUNT	32	DMA channel 9 transfer count register
A0000914	VDMA9_CON	32	DMA channel 9 control register
A0000918	VDMA9_START	32	DMA channel 9 start register
A000091C	VDMA9_INTSTA	32	DMA channel 9 interrupt status register
A0000920	VDMA9_ACKINT	32	DMA channel 9 interrupt acknowledge register
A000092C	VDMA9_PGMADDR	32	DMA channel 9 programmable address register
A0000930	VDMA9_WRPTR	32	DMA channel 9 write pointer
A0000934	VDMA9_RDPTR	32	DMA channel 9 read pointer
A0000938	VDMA9_FFCNT	32	DMA channel 9 FIFO count
A000093C	VDMA9_FFSTA	32	DMA channel 9 FIFO status
A0000940	VDMA9_ALTLEN	32	DMA channel 9 alert length



100000	UDMAA FESTER	2.2	DATA I LO FIETO I
A0000944	VDMA9_FFSIZE	32	DMA channel 9 FIFO size
A0000A10	VDMA10_COUNT	32	DMA channel 10 transfer count register
A0000A14	VDMA10_CON	32	DMA channel 10 control register
A0000A18	VDMA10_START	32	DMA channel 10 start register
A0000A1C	VDMA10_INTSTA	32	DMA channel 10 interrupt status register
A0000A20	VDMA10_ACKINT	32	DMA channel 10 interrupt acknowledge register
A0000A2C	VDMA10_PGMADDR	32	DMA channel 10 programmable address register
A0000A30	VDMA10_WRPTR	32	DMA channel 10 write pointer
A0000A34	VDMA10_RDPTR	32	DMA channel 10 read pointer
A0000A38	VDMA10_FFCNT	32	DMA channel 10 FIFO count
A0000A3C	VDMA10_FFSTA	32	DMA channel 10 FIFO status
A0000A40	VDMA10_ALTLEN	32	DMA channel 10 alert length
A0000A44	VDMA10_FFSIZE	32	DMA channel 10 FIFO size
A0000B10	VDMA11_COUNT	32	DMA channel 11 transfer count register
A0000B14	VDMA11_CON	32	DMA channel 11 control register
A0000B18	VDMA11_START	32	DMA channel 11 start register
A0000B1C	VDMA11_INTSTA	32	DMA channel 11 interrupt status register
A0000B20	VDMA11_ACKINT	32	DMA channel 11 interrupt acknowledge register
A0000B2C	VDMA11_PGMADDR	32	DMA channel 11 programmable address register
A0000B30	VDMA11_WRPTR	32	DMA channel 11 write pointer
A0000B34	VDMA11_RDPTR	32	DMA channel 11 read pointer
A0000B38	VDMA11_FFCNT	32	DMA channel 11 FIFO count
A0000B3C	VDMA11_FFSTA	32	DMA channel 11 FIFO status
A0000B40	VDMA11_ALTLEN	32	DMA channel 11 alert length
A0000B44	VDMA11_FFSIZE	32	DMA channel 11 FIFO size
A0000C10	VDMA12_COUNT	32	DMA channel 12 transfer count register
A0000C14	VDMA12_CON	32	DMA channel 12 control register
A0000C18	VDMA12_START	32	DMA channel 12 start register
A0000C1C	VDMA12_INTSTA	32	DMA channel 12 interrupt status register
A0000C20	VDMA12_ACKINT	32	DMA channel 12 interrupt acknowledge register
A0000C2C	VDMA12_PGMADDR	32	DMA channel 12 programmable address register
A0000C30	VDMA12_WRPTR	32	DMA channel 12 write pointer
A0000C34	VDMA12_RDPTR	32	DMA channel 12 read pointer
A0000C38	VDMA12_FFCNT	32	DMA channel 12 FIFO count
A0000C3C	VDMA12_FFSTA	32	DMA channel 12 FIFO status
A0000C40	VDMA12_ALTLEN	32	DMA channel 12 alert length
A0000C44	VDMA12_FFSIZE	32	DMA channel 12 FIFO size
A0000D10	VDMA13_COUNT	32	DMA channel 13 transfer count register
A0000D14	VDMA13_CON	32	DMA channel 13 control register
A0000D18	VDMA13_START	32	DMA channel 13 start register
A0000D1C	VDMA13_INTSTA	32	DMA channel 13 interrupt status register
A0000D20	VDMA13_ACKINT	32	DMA channel 13 interrupt acknowledge register
A0000D2C	VDMA13_PGMADDR	32	DMA channel 13 programmable address register
A0000D30	VDMA13_WRPTR	32	DMA channel 13 write pointer
A0000D34	VDMA13_RDPTR	32	DMA channel 13 read pointer
A0000D38	VDMA13_FFCNT	32	DMA channel 13 FIFO count
A0000D3C	VDMA13_FFSTA	32	DMA channel 13 FIFO status
A0000D40	VDMA13_ALTLEN	32	DMA channel 13 alert length
A0000D44	VDMA13_FFSIZE	32	DMA channel 13 FIFO size
		٥	



		1	
A0000E10	VDMA14_COUNT	32	DMA channel 14 transfer count register
A0000E14	VDMA14_CON	32	DMA channel 14 control register
A0000E18	VDMA14_START	32	DMA channel 14 start register
A0000E1C	VDMA14_INTSTA	32	DMA channel 14 interrupt status register
A0000E20	VDMA14_ACKINT	32	DMA channel 14 interrupt acknowledge register
A0000E2C	VDMA14_PGMADDR	32	DMA channel 14 programmable address register
A0000E30	VDMA14_WRPTR	32	DMA channel 14 write pointer
A0000E34	VDMA14_RDPTR	32	DMA channel 14 read pointer
A0000E38	VDMA14_FFCNT	32	DMA channel 14 FIFO count
A0000E3C	VDMA14_FFSTA	32	DMA channel 14 FIFO status
A0000E40	VDMA14_ALTLEN	32	DMA channel 14 alert length
A0000E44	VDMA14_FFSIZE	32	DMA channel 14 FIFO size
A0000F10	VDMA15_COUNT	32	DMA channel 15 transfer count register
A0000F14	VDMA15_CON	32	DMA channel 15 control register
A0000F18	VDMA15_START	32	DMA channel 15 start register
A0000F1C	VDMA15_INTSTA	32	DMA channel 15 interrupt status register
A0000F20	VDMA15_ACKINT	32	DMA channel 15 interrupt acknowledge register
A0000F2C	VDMA15_PGMADDR	32	DMA channel 15 programmable address register
A0000F30	VDMA15_WRPTR	32	DMA channel 15 write pointer
A0000F34	VDMA15_RDPTR	32	DMA channel 15 read pointer
A0000F38	VDMA15_FFCNT	32	DMA channel 15 FIFO count
A0000F3C	VDMA15_FFSTA	32	DMA channel 15 FIFO status
A0000F40	VDMA15_ALTLEN	32	DMA channel 15 alert length
A0000F44	VDMA15_FFSIZE	32	DMA channel 15 FIFO size
A0001010	VDMA16_COUNT	32	DMA channel 16 transfer count register
A0001014	VDMA16_CON	32	DMA channel 16 control register
A0001018	VDMA16_START	32	DMA channel 16 start register
A000101C	VDMA16_INTSTA	32	DMA channel 16 interrupt status register
A0001020	VDMA16_ACKINT	32	DMA channel 16 interrupt acknowledge register
A000102C	VDMA16_PGMADDR	32	DMA channel 16 programmable address register
A0001030	VDMA16_WRPTR	32	DMA channel 16 write pointer
A0001034	VDMA16_RDPTR	32	DMA channel 16 read pointer
A0001038	VDMA16_FFCNT	32	DMA channel 16 FIFO count
A000103C	VDMA16_FFSTA	32	DMA channel 16 FIFO status
A0001040	VDMA16_ALTLEN	32	DMA channel 16 alert length
A0001044	VDMA16_FFSIZE	32	DMA channel 16 FIFO size
			ı

### Module name: AO\_DMA Base address: (+A2070000h)

Address	Name	Width	Register Function
A2070000	AO_DMA_GLBSTA	32	DMA global status register
A2070020	AO_DMA_GLB_SWRST	32	DMA global software reset
A2070910	VDMA17_COUNT	32	DMA channel 17 transfer count register
A2070914	VDMA17_CON	32	DMA channel 17 control register
A2070918	VDMA17_START	32	DMA channel 17 start register
A207091C	VDMA17_INTSTA	32	DMA channel 17 interrupt status register
A2070920	VDMA17_ACKINT	32	DMA channel 17 interrupt acknowledge register
A207092C	VDMA17_PGMADDR	32	DMA channel 17 programmable address register



VDMA17_WRPTR	32	DMA channel 17 write pointer
VDMA17_RDPTR	32	DMA channel 17 read pointer
VDMA17_FFCNT	32	DMA channel 17 FIFO count
VDMA17_FFSTA	32	DMA channel 17 FIFO status
VDMA17_ALTLEN	32	DMA channel 17 alert length
VDMA17_FFSIZE	32	DMA channel 17 FIFO size
VDMA18_COUNT	32	DMA channel 18 transfer count register
VDMA18_CON	32	DMA channel 18 control register
VDMA18_START	32	DMA channel 18 start register
VDMA18_INTSTA	32	DMA channel 18 interrupt status register
VDMA18_ACKINT	32	DMA channel 18 interrupt acknowledge register
VDMA18_PGMADDR	32	DMA channel 18 programmable address register
VDMA18_WRPTR	32	DMA channel 18 write pointer
VDMA18_RDPTR	32	DMA channel 18 read pointer
VDMA18_FFCNT	32	DMA channel 18 FIFO count
VDMA18_FFSTA	32	DMA channel 18 FIFO status
VDMA18_ALTLEN	32	DMA channel 18 alert length
VDMA18_FFSIZE	32	DMA channel 18 FIFO size
	VDMA17_RDPTR  VDMA17_FFCNT  VDMA17_FFSTA  VDMA17_ALTLEN  VDMA18_COUNT  VDMA18_CON  VDMA18_START  VDMA18_INTSTA  VDMA18_ACKINT  VDMA18_WRPTR  VDMA18_RDPTR  VDMA18_FFCNT  VDMA18_FFSTA  VDMA18_FFSTA  VDMA18_ALTLEN	VDMA17_RDPTR         32           VDMA17_FFCNT         32           VDMA17_FFSTA         32           VDMA17_ALTLEN         32           VDMA17_FFSIZE         32           VDMA18_COUNT         32           VDMA18_CON         32           VDMA18_START         32           VDMA18_INTSTA         32           VDMA18_ACKINT         32           VDMA18_PGMADDR         32           VDMA18_WRPTR         32           VDMA18_RDPTR         32           VDMA18_FFCNT         32           VDMA18_FFSTA         32           VDMA18_ALTLEN         32

# Module name: SENSOR\_DMA Base address: (+A0230000h)

Address	Name	Width	Register Function
A0230000	SENSOR_DMA_GLBSTA	32	DMA global status register
A0230020	SENSOR_DMA_GLB_SWRS T	32	DMA global software reset
A0230208	PDMA4_WPPT	32	DMA channel 4 wrap point address register
A023020C	PDMA4_WPTO	32	DMA channel 4 wrap to address register
A0230210	PDMA4_COUNT	32	DMA channel 4 transfer count register
A0230214	PDMA4_CON	32	DMA channel 4 control register
A0230218	PDMA4_START	32	DMA channel 4 start register
A023021C	PDMA4_INTSTA	32	DMA channel 4 interrupt status register
A0230220	PDMA4_ACKINT	32	DMA channel 4 interrupt acknowledge register
A0230224	PDMA4_RLCT	32	DMA channel 4 remaining length of current transfer
A023022C	PDMA4_PGMADDR	32	DMA channel 4 programmable address register
A0230308	PDMA5_WPPT	32	DMA channel 5 wrap point address register
A023030C	PDMA5_WPTO	32	DMA channel 5 wrap to address register
A0230310	PDMA5_COUNT	32	DMA channel 5 transfer count register
A0230314	PDMA5_CON	32	DMA channel 5 control register
A0230318	PDMA5_START	32	DMA channel 5 start register
A023031C	PDMA5_INTSTA	32	DMA channel 5 interrupt status register
A0230320	PDMA5_ACKINT	32	DMA channel 5 interrupt acknowledge register
A0230324	PDMA5_RLCT	32	DMA channel 5 remaining length of current transfer
A023032C	PDMA5_PGMADDR	32	DMA channel 5 programmable address register
A0230408	PDMA6_WPPT	32	DMA channel 6 wrap point address register
A023040C	PDMA6_WPTO	32	DMA channel 6 wrap to address register
A0230410	PDMA6_COUNT	32	DMA channel 6 transfer count register
A0230414	PDMA6_CON	32	DMA channel 6 control register
A0230418	PDMA6_START	32	DMA channel 6 start register
A023041C	PDMA6_INTSTA	32	DMA channel 6 interrupt status register



A0230420	PDMA6_ACKINT	32	DMA channel 6 interrupt acknowledge register
A0230424	PDMA6_RLCT	32	DMA channel 6 remaining length of current transfer
A023042C	PDMA6_PGMADDR	32	DMA channel 6 programmable address register
A0230508	PDMA7_WPPT	32	DMA channel 7 wrap point address register
A023050C	PDMA7_WPTO	32	DMA channel 7 wrap to address register
A0230510	PDMA7_COUNT	32	DMA channel 7 transfer count register
A0230514	PDMA7_CON	32	DMA channel 7 control register
A0230518	PDMA7_START	32	DMA channel 7 start register
A023051C	PDMA7_INTSTA	32	DMA channel 7 interrupt status register
A0230520	PDMA7_ACKINT	32	DMA channel 7 interrupt acknowledge register
A0230524	PDMA7_RLCT	32	DMA channel 7 remaining length of current transfer
A023052C	PDMA7_PGMADDR	32	DMA channel 7 programmable address register

# 4.2.2. Global Registers

# A0000000 PD DMA GLB DMA global status register

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	IT 16	RUN 16	IT 15	RUN 15	IT 14	RUN 14	IT 13	RUN 13	IT 12	RUN 12	IT 11	RUN 11	IT 10	RUN 10	IT 9	RUN 9
Type	RO	RO	RO	RO												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											IT 3	RUN 3	IT 2	RUN 2	IT 1	RUN 1
Type											RO	RO	RO	RO	RO	RO
Reset											0	0	0	0	0	0

Bit(s)	Name	Description
31	IT16	Channel 16 interrupt status
30	RUN16	Channel 16 running status
29	IT15	Channel 15 interrupt status
28	RUN15	Channel 15 running status
27	IT14	Channel 14 interrupt status
26	RUN14	Channel 14 running status
25	IT13	Channel 13 interrupt status
24	RUN13	Channel 13 running status
23	IT12	Channel 12 interrupt status
22	RUN12	Channel 12 running status
21	IT11	Channel 11 interrupt status
20	RUN11	Channel 11 running status
19	IT10	Channel 10 interrupt status
18	RUN10	Channel 10 running status
17	IT9	Channel 9 interrupt status
16	RUN9	Channel 9 running status
5	IT3	Channel 3 interrupt status
4	RUN3	Channel 3 running status
3	IT2	Channel 2 interrupt status
2	RUN2	Channel 2 running status

Bit(s)	Name	Description
1	IT1	Channel 1 interrupt status
0	RUN1	Channel 1 running status

# A0000020 PD DMA GLB DMA global software reset

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SW_ RESE T
Type																RW
Reset																0

Bit(s)	Name	Description
0	SW_RESET	Software reset
		Write 1 to reset.

# A2070000 AO DMA GLB DMA global status register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													IT 18	RUN 18	IT 17	RUN 17
Type													RO	RO	RO	RO
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
19	IT18	Channel 18 interrupt status
18	RUN18	Channel 18 running status
17	IT17	Channel 17 interrupt status
16	RUN17	Channel 17 running status

# A2070020 AO DMA GLB DMA global software reset

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SW_ RESE T
Type																RW
Reset																0

Bit(s)	Name	Description
0	SW_RESET	Software reset
		Write 1 to reset.



# A0230000 SENSOR\_DMA global status register GLBSTA

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							IT	RUN	IT	RUN	IT	RUN	IT	RUN		
							7	7	6	6	5	5	4	4		
Type							RO	RO	RO	RO	RO	RO	RO	RO		
Reset							0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
9	IT7	Channel 10 interrupt status
8	RUN7	Channel 10 running status
7	IT6	Channel 4 interrupt status
6	RUN6	Channel 4 running status
5	IT5	Channel 3 interrupt status
4	RUN5	Channel 3 running status
3	IT4	Channel 2 interrupt status
2	RUN4	Channel 2 running status

# A0230020 SENSOR DMA global software reset

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SW_ RESE T
Type																RW
Reset																0

Bit(s)	Name	Description
0	SW_RESET	Software reset
		Write 1 to reset.

# 4.2.3. GDMA (Full-size DMA) Registers

### A0000100 GDMA1 SRC DMA channel 1 source address register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		SRC[31:16]														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								SRC	15:0]							
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	SRC	GDMA source address

Bit(s) Name	Description
	The register contains the base or current source address that the DMA channel is currently operating in. Writing to this register specifies the base address of the transfer source for a DMA channel. Reading this register will return the address value from which the DMA is reading.

### A0000104 GDMA1 DST DMA channel 1 destination address register

|--|

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		DST[31:16]														
Type		RW														
Reset	0	$egin{array}{ c c c c c c c c c c c c c c c c c c c$														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DST[	15:0]							
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	DST	GDMA destination address
		The register contains the base or current destination address that the DMA channel is currently operating in. Writing to this register specifies the base address of the transfer destination for a DMA channel. Reading this register will return the address value to which the DMA is writing.

### A0000108 GDMA1 WPPT DMA channel 1 wrap point address register

# 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		WPPT														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT	Transfer counts before jump
		The register specifies the transfer count required to perform before the jump point. This can be used to support the ring buffer or double buffer style memory accesses. To enable this function, two control bits, WPEN and WPSD, in the DMA control register must be programmed. If the transfer counter in the DMA engine matches this value, an address jump will occur, and the next address will be the address specified in GDMAn_WPTO. To enable this function, set up WPEN in GDMAn_CON.
		Note: The total size of data specified in the wrap point count in a DMA channel is determined by LEN together with SIZE in GDMAn_CON, i.e. WPPT x SIZE.

### A000010C GDMA1 WPTO DMA channel 1 wrap to address register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		WPTO[31:16]														
Type		RW														
Reset	0	$egin{array}{ c c c c c c c c c c c c c c c c c c c$												0		
Bit	15	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0											0			
Name		WPTO[15:0]														
Type		RŴ														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Name	Description
31:0	WPTO	Jump address
		The register specifies the address of the jump destination of a given DMA transfer to support the ring buffer or double buffer style memory accesses. To enable this function, set up two control bits, WPEN and WPSD, in the DMA control register. To enable this function, WPEN in GDMAn_CON should be set.

# A0000110 $\frac{GDMA1\_COUN}{T}$ DMA channel 1 transfer count register

ΛΛ	ሰሰ	nη	00
υu	υu	vvv	vv

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		COUNT														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	COUNT	Amount of total transfer counts
		This register specifies the amount of total transfer counts the DMA channel is required to perform. Upon completion, the DMA channel will generate an interrupt request to the processor when ITEN in GDMAn_CON is set to 1.
		Note: The total size of data transferred by a DMA channel is determined by LEN together with SIZE in GDMAn_CON, i.e. LEN x SIZE.

# A0000114 <u>GDMA1\_CON</u> DMA channel 1 control register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															WPE N	WPS D
Type															RW	RW
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ITEN						BU	RST				DREQ	DINC	SINC	SI	ZE
Type	RW						R	W				RW	RW	RW	R	W
Reset	0						0	0				0	0	0	0	0

Bit(s)	Name	Description
17	WPEN	Enables wrap Address-wrapping for ring buffer and double buffer. The next address of DMA will jump to WRAP TO address when the current address matches WRAP POINT count. 0: Disable 1: Enable
16	WPSD	Selects wrap The side using address-wrapping function. Only one side of a DMA channel can activate the address-wrapping function at a time.  0: Address-wrapping on source 1: Address-wrapping on destination
15	ITEN	Enables DMA transfer completion interrupt 0: Disable 1: Enable
9:8	BURST	<b>Transfer type</b> The burst-type transfers have better bus efficiency. Mass data movement is recommended to use this type of transfer.



Bit(s)	Name	Description
		Note: The burst-type transfer will not stop until all the beats in a burst are completed or the transfer length is reached. Which transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used. If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used.  00: Single 01: Reserved 10: 4-beat incrementing burst 11: Reserved
4	DREQ	Throttle and handshake control for DMA transfer
		The DMA master is able to throttle down the transfer rate by request-grant handshake.  0: No throttle control during DMA transfer or transfers occurr only between memories  1: Hardware handshake management
3	DINC	Incremental destination address
Ü		The destination addresses increase every transfer. If the setting of SIZE is byte, the destination addresses will increase by 1 every single transfer. If half-word, it will increase by 2; and if word, increase by 4.  0: Disable 1: Enable
2	SINC	Incremental source address
		The source addresses increase every transfer. If the setting of SIZE is byte, the source addresses will increase by 1 every single transfer. If half-word, it will increase by 2; and if word, increase by 4.  0: Disable 1: Enable
1:0	SIZE	Data size within the confine of a bus cycle per transfer
		These bits confine the data transfer size between the source and destination to the specified value for individual bus cycle. The size is in terms of byte, and the maximum value is 4 bytes. It is mainly decided by the data width of a DMA master.  00: Byte transfer/1 byte 01: Half-word transfer/2 bytes 10: Word transfer/4 bytes 11: Reserved

# A0000118 $\frac{GDMA1 STAR}{T}$ DMA channel 1 start register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR															
Type	RW															
Reset	0															

Bit(s)	Name	Description
15	STR	Start control for a DMA channel
		This register controls the activity of a DMA channel. Note that prior to setting STR to 1, all the configurations should be done by giving proper value to the registers. Once STR is set to 1, the hardware will not clear it automatically no matter the DMA channel accomplishes the DMA transfer or not. In other words, the value of STR stays at 1 regardless of the completion of the DMA transfer. Therefore, the software program should clear STR to 0 before restarting another DMA transfer. If this bit is cleared to 0 when DMA transfer is active, the software

Bit(s) Name	Description
	should poll RUNn in DMA_GLBSTA after this bit is cleared to ensure the current
	DMA transfer is terminated by the DMA engine.
	0: The DMA channel is stopped.
	1: The DMA channel is started and running.

### <u>GDMA1\_INTST</u> DMA channel 1 interrupt status register A000011C

$\alpha$	~	$\mathbf{n}$	•	$\sim$	n
00	w	w	w	w	U

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								v		,	,	_				•
Name	INT											_				
Name Type												_			-	

Bit(s)	Name	Description
15	INT	Interrupt status for DMA channel
		0: No interrupt request is generated.
		1: One interrupt request is pending and waiting for service.

# A0000120

# GDMA1 ACKI DMA channel 1 interrupt acknowledge register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ACK															
Type	WO															
Reset	0															

Bit(s)	Name	Description
15	ACK	Interrupt acknowledge for the DMA channel
		0: No effect 1: Interrupt request is acknowledged and should be relinquished.

# A0000124 GDMA1 RLCT DMA channel 1 remaining length of current transfer

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RL	CT							
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	Reflects left count of transfer
		Note: This value is transfer count, not the transfer data size.



#### 4.2.3.1. PDMA (Half-size DMA) Registers

Only PDMA2 register is listed below. The register contents of other PDMA channels are the same as those of PDMA2, only that the addresses are different. For register addresses, refer to the register summary section.

### A0000208 PDMA2\_WPPT DMA channel 2 wrap point address register

0	0	0	0	0	0	0	O

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								WP	PT							
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT	Transfer counts before jump
		The register specifies the transfer count required to perform before the jump point. This can be used to support the ring buffer or double buffer style memory accesses. To enable this function, two control bits, WPEN and WPSD, in the DMA control register must be programmed. If the transfer counter in the DMA engine matches this value, an address jump will occur, and the next address will be the address specified in PDMAn_WPTO. To enable this function, set up WPEN in PDMAn_CON.
		Note: The total size of data specified in the wrap point count in a DMA channel is determined by LEN together with SIZE in PDMAn_CON, i.e. WPPT x SIZE.

# A000020C PDMA2 WPTO DMA channel 2 wrap to address register

# 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		WPTO[31:16]														
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								WPTO	[15:0]							
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WPTO	Jump address
		The register specifies the address of the jump destination of a given DMA transfer to support the ring buffer or double buffer style memory accesses. To enable this function, set up two control bits, WPEN and WPSD, in the DMA control register. To enable this function, WPEN in PDMAn_CON should be set.

# A0000210 $\frac{PDMA2 COUN}{T}$ DMA channel 2 transfer count register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								COU	J <b>NT</b>							
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Name	Description
15:0	COUNT	Amount of total transfer counts
		This register specifies the amount of total transfer counts the DMA channel is required to perform. Upon completion, the DMA channel will generate an interrupt request to the processor when ITEN in PDMAn_CON is set to 1.
		Note: The total size of data transferred by a DMA channel is determined by LEN together with SIZE in PDMAn_CON, i.e. LEN x SIZE.

# A0000214 PDMA2 CON DMA channel 2 control register

0	$\mathbf{a}$	^	$\mathbf{a}$	$\mathbf{a}$	^	$\mathbf{a}$	
v	v	v	v	v	v	v	u

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name														DIR	WPE N	WPS D
Type														RW	RW	RW
Reset														0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>ITEN</b>						BU	RST			B2W	DREQ	DINC	SINC	SI	ZE
Type	RW						R	W			RW	RW	RW	RW	R	W
Reset	0						0	0			0	0	0	0	0	0

D'(()	B.T.	D 14
Bit(s)		Description
18	DIR	Directions of PDMA transfer  The direction is from the perspective of the DMA masters. WRITE means reading from master then writing to the address specified in PDMAn_PGMADDR, and vice versa. No effect on channel 1.  0: Peripheral TX 1: Peripheral RX
17	WPEN	Enables wrap
		Address-wrapping for ring buffer and double buffer. The next address of DMA will jump to WRAP TO address when the current address matches WRAP POINT count.  0: Disable 1: Enable
16	WPSD	Selects wrap
		The side using address-wrapping function. Only one side of a DMA channel can activate the address-wrapping function at a time.  O: Address-wrapping on source  1: Address-wrapping on destination
15	ITEN	Enables DMA transfer completion interrupt
		0: Disable 1: Enable
9:8	BURST	Transfer type
		The burst-type transfers have better bus efficiency. Mass data movement is recommended to use this type of transfer.
		Note: The burst-type transfer will not stop until all of the beats in a burst are completed or the transfer length is reached. Which transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used. If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used.  00: Single 01: Reserved 10: 4-beat incrementing burst 11: Reserved
5	B2W	Byte to word
		Word to byte or byte to word transfer for the applications of transferring non-word-aligned-address data to word-aligned-address data.  Note: BURST is set to 4-beat burst this function is enabled, and the SIZE is set to



Name	Description
	byte. 0: Disable 1: Enable
DREQ	Throttle and handshake control for DMA transfer
	The DMA master is able to throttle down the transfer rate by request-grant handshake.
	0: No throttle control during DMA transfer or transfers occurred only between memories
	1: Hardware handshake management
DINC	Incremental destination address
	The destination addresses increase every transfer. If the setting of SIZE is byte, the destination addresses will increase by 1 every single transfer. If half-word, it will increase by 2; and if word, increase by 4.  0: Disable 1: Enable
SINC	Incremental source address
	The source addresses increase every transfer. If the setting of SIZE is byte, the source addresses will increase by 1 every single transfer. If half-word, it will increase by 2; and if word, increase by 4.  0: Disable 1: Enable
SIZE	Data size within the confine of a bus cycle per transfer
	These bits confine the data transfer size between the source and destination to the specified value for individual bus cycle. The size is in terms of byte, and the maximum value is 4 bytes. It is mainly decided by the data width of a DMA master.  O0: Byte transfer/1 byte O1: Half-word transfer/2 bytes 10: Word transfer/4 bytes 11: Reserved
	DINC

# A0000218 $\frac{PDMA2 STAR}{T}$ DMA channel 2 start register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR															
Type	RW															
Reset	0															

Bit(s)	Name	Description
15	STR	Start control for a DMA channel
		This register controls the activity of a DMA channel. Note that prior to setting STR to 1, all the configurations should be done by giving proper value to the registers. Once STR is set to 1, the hardware will not clear it automatically no matter the DMA channel accomplishes the DMA transfer or not. In other words, the value of STR stays at 1 regardless of the completion of the DMA transfer. Therefore, the software program should clear STR to 0 before restarting another DMA transfer. If this bit is cleared to 0 when DMA transfer is active, the software should poll RUNn in DMA_GLBSTA after this bit is cleared to ensure the current DMA transfer is terminated by the DMA engine.  0: The DMA channel is stopped.  1: The DMA channel is started and running.



# A000021C PDMA2\_INTST DMA channel 2 interrupt status register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT															
Type	RO															
Reset	0															

Bit(s)	Name	Description
15	INT	Interrupt status for DMA channel
		<ul><li>0: No interrupt request is generated.</li><li>1: One interrupt request is pending and waiting for service.</li></ul>

# A0000220 PDMA2 ACKI NT DMA channel 2 interrupt acknowledge register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ACK															
Type	WO															
Reset	0															

Bit(s)	Name	Description
15	ACK	Interrupt acknowledge for the DMA channel
		O: No effect
		1: Interrupt request is acknowledged and should be relinquished.

# A0000224 PDMA2 RLCT DMA channel 2 remaining length of current transfer

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RL	CT							
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	Reflects left count of transfer
		Note: This value is transfer count, not the transfer data size.



# A000022C PDMA2 PGMA DMA channel 2 programmable address register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name							PC	MADI	DR[31:1	<b>[6]</b>							
Type		RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													0		
Name							P	GMAD	DR[15:	0]							
Type								R'	W								
Reset	0	0	0	0													

Bit(s)	Name	Description
31:0	PGMADDR	PDMA programmable address
		The above registers specify the address for a half-size DMA channel. This address represents the source address if DIR in DMA_CON is set to 0 and represents the destination address if DIR in PDMAn_CON is set to 1.

#### 4.2.3.2. VDMA (Virtual FIFO DMA) Registers

Only VDMA9 register is listed below. The register contents of other VDMA channels are the same as those of VDMA9, only that the addresses are different. For register addresses, refer to the register summary section.

# A0000910 VDMA9 COUN DMA channel 9 transfer count register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								COL	J <b>NT</b>							
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
DII(S)	Manie	Description .
15:0	COUNT	FIFO threshold
		For virtual FIFO DMA, this register is used to configure the RX threshold and TX threshold. The interrupt will be triggered when FIFO count is larger than or equal to RX threshold in RX path or FIFO count is less than or equal to TX threshold in TX path.
		Note: The ITEN bit in the VDMAn_CON register should be set, or no interrupt will be issued. n is from 1 to 16.

#### A0000914 VDMA9 CON DMA channel 9 control register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name														DIR		
Type														RW		
Reset														0		
D	4 ~	- 4	10	10	44	10	Λ	0	~	0	۲	4	0	^	4	^
Bit	15	14	13	12	11	10	9	8	-	6	Э	4	3	2	l	U
Name	15 ITEN	14		12	11	10	9	8	/	б	_	DREQ	3	2	SI	ZE
		14		12	11	10	9	8	/	6	_	DREQ RW	3	2	SI:	



Bit(s)	Name	Description
18	DIR	Directions of PDMA transfer
		The direction is from the perspective of the DMA masters. WRITE means reading from master and then writing to the address specified in VDMAn_PGMADDR, and vice versa. No effect on channel 1.  0: Peripheral TX 1: Peripheral RX
15	ITEN	Enables DMA transfer completion interrupt
		0: Disable 1: Enable
4	DREQ	Throttle and handshake control for DMA transfer
		The DMA master is able to throttle down the transfer rate by request-grant handshake.  O: No throttle control during DMA transfer or transfers occurred only between memories  1: Hardware handshake management
1:0	SIZE	Data size within the confine of a bus cycle per transfer
		These bits confine the data transfer size between the source and destination to the specified value for individual bus cycle. The size is in terms of byte, and the maximum value is 4 bytes. It is mainly decided by the data width of a DMA master.  O0: Byte transfer/1 byte O1: Half-word transfer/2 bytes
		10: Word transfer/4 bytes 11: Reserved

# A0000918 $\frac{\text{VDMA9 STAR}}{T}$ DMA channel 9 start register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR															
Type	RW															
Reset	0															

Bit(s)	Name	Description
Dit(s)	Name	Description
15	STR	Start control for a DMA channel
		This register controls the activity of a DMA channel. Note that prior to setting STR to 1, all the configurations should be done by giving proper value to the registers. Once STR is set to 1, the hardware will not clear it automatically no matter the DMA channel accomplishes the DMA transfer or not. In other words, the value of STR stays at 1 regardless of the completion of the DMA transfer. Therefore, the software program should clear STR to 0 before restarting another DMA transfer. If this bit is cleared to 0 when DMA transfer is active, the software
		should poll RUNn in DMA_GLBSTA after this bit is cleared to ensure the current
		DMA transfer is terminated by the DMA engine.
		0: The DMA channel is stopped.
		1: The DMA channel is started and running.



# A000091C $\frac{VDMA9 - INTST}{A}$ DMA channel 9 interrupt status register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT															
Type	RW															
Reset	0															

Bit(s)	Name	Description
15	INT	Interrupt status for DMA channel
		<ul><li>0: No interrupt request is generated.</li><li>1: One interrupt request is pending and waiting for service.</li></ul>

# A0000920 VDMA9 ACKI DMA channel 9 interrupt acknowledge register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ACK															
Type	WO															
Reset	0															

Bit(s)	Name	Description
15	ACK	Interrupt acknowledge for the DMA channel
		O: No effect
		1: Interrupt request is acknowledged and should be relinquished.

# A000092C VDMA9 PGMADMA channel 9 programmable address pDDR register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		PGMADDR[31:16]														
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							PO	GMAD	DR[15:	0]						
Type		•		•	•		•	R	W	•	•	•				•
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	VDMA programmable address
		The above registers specify the address for a half-size DMA channel. This address represents the source address if DIR in DMA_CON is set to 0 and represents the destination address if DIR in VDMAn_CON is set to 1.



# A0000930 $\frac{\text{VDMA9 WRPT}}{R}$ DMA channel 9 write pointer

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		WRPTR[31:16]														
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							1	WRPT	R[15:0]							
Type								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WRPTR	Virtual FIFO write pointer

# A0000934 $\frac{\text{VDMA9 RDPT}}{R}$ DMA channel 9 read pointer

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		RDPTR[31:16]														
Type								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RDPTI	R[15:0]							
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RDPTR	Virtual FIFO read pointer

# A0000938 VDMA9\_FFCN DMA channel 9 FIFO count

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								FFC	CNT							
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFCNT	Displays the number of data stored in FIFO
		0 means FIFO is empty; FIFO will be full if FFCNT is equal to FFSIZE.

# A000093C VDMA9 FFST DMA channel 9 FIFO status

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														ALT	EMPT Y	FULL
Type														RO	RO	RO
Reset														0	0	0



Bit(s)	Name	Description
2	ALT	Indicates FIFO count is larger than ALTLEN
		DMA issues an alert signal to UART/BRIF to enable UART/BRIF flow control.  0: Not reach alert region  1: Reach alert region
1	<b>EMPTY</b>	Indicates FIFO is empty
		0: Not empty 1: Empty
0	FULL	Indicates FIFO is full  0: Not full  1: Full

# $\begin{array}{ccc} A0000940 & \frac{VDMA9\_ALTL}{EN} & DMA & channel 9 & alert length \\ \end{array}$

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													ALT	LEN		
Type													R'	W		
Reset											0	0	0	0	0	0

Bit(s)	Name	Description
5:0	ALTLEN	Specifies alert length of virtual FIFO DMA
		Once the remaining FIFO space is less than ALTLEN, an alert signal will be issued to UART/BRIF to enable the flow control. Normally, ALTLEN should be bigger than 16 for UART/BRIF applications.

# A0000944 $\frac{\text{VDMA9 FFSIZ}}{\text{E}}$ DMA channel 9 FIFO size

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								FFS	IZE							
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	Specifies FIFO size of virtual FIFO DMA



### 5. Real Time Clock

# 5.1. General Description

The Real-Time Clock (RTC) module provides time and data information, as well as 32,768 kHz clock. The provided 32k clock is selected between three clock sources: one from the external (XOSC32), and two from the internal (DCXO, EOSC32). An additional pin, XOSC32\_ENB, is added for the 32k crystal existence information. The clock source is from the external oscillator or from the embedded clock sources, determined by the XOSC32\_ENB pin setting. The RTC block has an independent power supply. When the mobile handset is powered off, a dedicated regulator supplies the RTC block. In addition to providing timing data, an alarm interrupt is generated and can be used to power up the baseband core. Regulator interrupts corresponding to seconds, minutes, hours and days can be generated whenever the time counter value reaches a maximum value (e.g., 59 for seconds and minutes, 23 for hours, etc.). The year span is supported up to 2127. The maximum day-of-month values, which depend on the leap year condition, are stored in the RTC block.

### 5.2. Register Definitions

Module name: RTC Base address: (+A21E0000h)

Address	Name	Widt h	Register Function
A21E0000	RTC_BBPU	16	Baseband power up
A21E0004	RTC IRQ STA	16	RTC IRQ status This register is fixed atin 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.
A21E0008	RTC_IRQ_EN	16	RTC IRQ enable This register is fixed atin 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.
A21E000C	RTC CII EN	16	Counter increment IRQ enable This register activates or de-activates the IRQ generation when the TC counter reaches its maximum value.
A21E0010	RTC AL MAS K	16	RTC alarm mask  The alarm condition for alarm IRQ generation depends on whether or not the corresponding bit in this register is masked. Warning: If you set all bits to 1 in RTC_AL_MASK (i.e. RTC_AL_MASK=0x7f) and PWREN=1 in RTC_BBPU, it means alarm will comes every secondEVERY SECOND, not disabled.
A21E0014	RTC_TC_SEC	16	RTC seconds time counter register
A21E0018	RTC_TC_MIN	16	RTC minutes time counter register
A21E001C	RTC_TC_HOU	16	RTC hours time counter register
A21E0020	RTC_TC_DOM	16	RTC day-of-month time counter register
A21E0024	RTC_TC_DOW	16	RTC day-of-week time counter register
A21E0028	RTC_TC_MTH	16	RTC month time counter register
A21E002C	RTC_TC_YEA	16	RTC year time counter register
A21E0030	RTC AL SEC	16	RTC second alarm setting register



Module name: RTC Base address: (+A21E0000h)

E-			
A21E0034	RTC AL MIN	16	RTC minute alarm setting register
A21E0038	RTC_AL_HOU	16	RTC hour alarm setting register
A21E003C	RTC_AL_DOM	16	RTC day-of-month alarm setting register
A21E0040	RTC_AL_DOW	16	RTC day-of-week alarm setting register
A21E0044	RTC_AL_MTH	16	RTC month alarm setting register
A21E0048	RTC_AL_YEA	16	RTC year alarm setting register
A21E0050	RTC_POWER KEY1	16	RTC_POWERKEY1 register
A21E0054	RTC_POWER KEY2	16	RTC_POWERKEY2 register
A21E0058	RTC_PDN1	16	PDN1
A21E005C	RTC_PDN2	16	PDN2
A21E0060	RTC_SPARO	16	Spare register for specific purpose
A21E0064	RTC_SPAR1	16	Spare register for specific purpose
A21E0068	RTC_PROT	16	Lock/unlock scheme to prevent RTC miswriting
A21E006C	RTC_DIFF	16	One-time calibration offset This register is fixed atin 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.
A21E0070	RTC CALI	16	Repeat calibration offset This register is fixed atin 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.
A21E0074	RTC WRTGR	16	Enable the transfers from core to RTC in the queue

A21E00	000	RT	C_BB	<u>PU</u>				Bas	eband	eband power up						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		KEY_BBPU									RE LO AD			AL AR M_ PU		PW RE N
Type				W	/O					RO	WO			RW		RW
Reset	0	0 0 0 0 0 0 0 0								0	0			0		0

Bit(s)	Name	Description
15:8	KEY_BBPU	A bus write is acceptable only when KEY_BBPU is correct.
6	CBUSY	The read/write channels between RTC / Core is busy. This bit indicates high after software program sequence to anyone of RTC data registers and enables the transfer by RTC_WRTGR=1. By thise way, it will beis high after the reset from low to high because RTC reloads the process.
5	RELOAD	Reloads the values from RTC domain to Ccore domain. Generally speaking, RTC will reload to synchronize the data from RTC to core when reset from 0 to 1. This bit can be treated as a debug bit.



Bit(s)	Name	Description
		Indicates whether or not PMU is powered on by alarm.
2	ALARM_PU	0: No alarm occurred; the alarm condition has not been met. 1: Alarm occurred.
		Write 1 to clear this bit.
0	PWREN	<ul><li>0: RTC alarm has no action on power switch.</li><li>1: When an RTC alarm occurs, ALARM_PU will beis set to 1 and the system will be powereds on by RTC alarm wakeup.</li></ul>

A21E00	004	RTC	<u>IRQ</u>	<u>STA</u>		RTC IRQ status								0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													LP ST A		TC ST A	AL ST A
Type													RO		RC	RC
Reset													Ω		0	0

# Overview This register is fixed in 0 when RTC\_POWERKEY1 & RTC\_POWERKEY2 unmatch the correct values.

Bit(s)	Name	Description
		This register iIndicates the IRQ status and whether or not the LPD is asserteds.
3	LPSTA	<ul><li>0: No IRQ occurred; the 32K clock is good.</li><li>1: IRQ occurred; the 32K clock stopped or stops. This can be masked by LP_EN or cleared by initializinge LPD.</li></ul>
1	TCSTA	This register iIndicates the IRQ status and whether or not the tick condition has been met.
1	ICSIA	<ul><li>0: No IRQ occurred; the tick condition has not been met.</li><li>1: IRQ occurred; the tick condition has been met.</li></ul>
0	A I CTA	This register iIndicates the IRQ status and whether or not the alarm condition has been met.
0	ALSTA	0: No IRQ occurred; the alarm condition has not been met. 1: IRQ occurred; the alarm condition has been met.

A21E00	800	RTC	_IRQ	<u>EN</u>		RTC IRQ enable							RTC IRQ enable				(	0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name													LP _E N	ON ES HO T	TC _E N	AL _E N		
Type													RW	RW	RW	RW		
Reset													0	0	0	0		

# Overview This register is fixed atin 0 when RTC\_POWERKEY1 & RTC\_POWERKEY2 unmatch the correct values.

Bit(s)	Name	Description
3	LP EN	This register eEnables the control bit for IRQ generation if the Llow power is detected (32k clock off).
3	LP_EN	0: Disable IRQ generations. 1: Enable the LPD.
2	ONESHOT	Controls automatic reset of AL_EN and TC_EN.
1	TC_EN	This register eEnables the control bit for IRQ generation if the tick condition has been met.



Bit(s)	Name	Description
		<ul><li>0: Disable IRQ generations.</li><li>1: Enable the tick time match interrupt. Clear the interrupt when ONESHOT is high upon generation of the corresponding IRQ.</li></ul>
		This register eEnables the control bit for IRQ generation if the alarm condition has been met.
0	AL_EN	<ul><li>0: Disable IRQ generations.</li><li>1: Enable the alarm time match interrupt. Clear the interrupt when ONESHOT is high upon generation of the corresponding IRQ.</li></ul>

A21E00	ООС	RTO	C_CII_	EN		Counter increment IRQ enable									0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name							SE CC II_ 1_ 8	SE CC II_ 1_4	SE CC II_ 1_2	YE AC II	MT HC II	DO WC II	DO MC II	HO UC II	MI NC II	SE CC II	
Type							RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
Reset							0	0	0	0	0	0	0	0	0	0	

# Overview This register activates or de-activates the IRQ generation when the TC counter reaches its maximum value.

Bit(s)	Name	Description
9	SECCII_1_8	Set the bit to 1 to activate the IRQ at each one-eighth of a second update.
8	SECCII_1_4	Set the bit to 1 to activate the IRQ at each one-fourth of a second update.
7	SECCII_1_2	Set the bit to 1 to activate the IRQ at each one-half of a second update.
6	YEACII	Set the bit to 1 to activate the IRQ at each year update.
5	MTHCII	Set the bit to 1 to activate the IRQ at each month update.
4	DOWCII	Set the bit to 1 to activate the IRQ at each day-of-week update.
3	DOMCII	Set the bit to 1 to activate the IRQ at each day-of-month update.
2	HOUCII	Set the bit to 1 to activate the IRQ at each hour update.
1	MINCII	Set the bit to 1 to activate the IRQ at each minute update.
0	SECCII	Set this bit to 1 to activate the IRQ at each second update.

A21E00	0010 RTC AL MAS K				E0010 RTC alarm mask								RTC alarm mask							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name										YE A_ MS K	MT H_ MS K	DO W_ MS K	DO M_ MS K	HO U_ MS K	MI N_ MS K	SE C_ MS K				
Type										RW										
Reset										0	0	0	0	0	0	0				

Overview

The alarm condition for alarm IRQ generation depends on whether or not the corresponding bit in this register is masked. Warning: If you set all bits to 1 in RTC\_AL\_MASK (i.e. RTC\_AL\_MASK=0x7f) and PWREN=1 in RTC\_BBPU, it means alarm will comes every second EVERY SECOND, not disabled.

Bit(s)	Name	Description
6	YEA_MSK	0: Condition (RTC_TC_YEA = RTC_AL_YEA) is checked to generate the alarm signal. 1: Condition (RTC_TC_YEA = RTC_AL_YEA) is masked, i.e. the value of

Bit(s)	Name	Description
		RTC_TC_YEA does not affect the alarm IRQ generation.
5	MTH_MSK	<ul> <li>0: Condition (RTC_TC_MTH = RTC_AL_MTH) is checked to generate the alarm signal.</li> <li>1: Condition (RTC_TC_MTH = RTC_AL_MTH) is masked, i.e. the value of RTC_TC_MTH does not affect the alarm IRQ generation.</li> </ul>
4	DOW_MSK	<ul> <li>0: Condition (RTC_TC_DOW = RTC_AL_DOW) is checked to generate the alarm signal.</li> <li>1: Condition (RTC_TC_DOW = RTC_AL_DOW) is masked, i.e. the value of RTC_TC_DOW does not affect the alarm IRQ generation.</li> </ul>
3	DOM_MSK	<ul> <li>0: Condition (RTC_TC_DOM = RTC_AL_DOM) is checked to generate the alarm signal.</li> <li>1: Condition (RTC_TC_DOM = RTC_AL_DOM) is masked, i.e. the value of RTC_TC_DOM does not affect the alarm IRQ generation.</li> </ul>
2	HOU_MSK	<ul> <li>0: Condition (RTC_TC_HOU = RTC_AL_HOU) is checked to generate the alarm signal.</li> <li>1: Condition (RTC_TC_HOU = RTC_AL_HOU) is masked, i.e. the value of RTC_TC_HOU does not affect the alarm IRQ generation.</li> </ul>
1	MIN_MSK	<ul> <li>0: Condition (RTC_TC_MIN = RTC_AL_MIN) is checked to generate the alarm signal.</li> <li>1: Condition (RTC_TC_MIN = RTC_AL_MIN) is masked, i.e. the value of RTC_TC_MIN does not affect the alarm IRQ generation.</li> </ul>
0	SEC_MSK	<ul> <li>0: Condition (RTC_TC_SEC = RTC_AL_SEC) is checked to generate the alarm signal.</li> <li>1: Condition (RTC_TC_SEC = RTC_AL_SEC) is masked, i.e. the value of RTC_TC_SEC does not affect the alarm IRQ generation.</li> </ul>

A21E00	21E0014 RTC TC SEC					RTC seconds time counter register								(	0000	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													TC_SI	CONI	)	
Type													R	W		
Reset											0	0	0	0	0	0

#### Overview

Bit(s)	Name	Description						
5:0	TC_SECOND	The second initial value for the time counter. The rRange: of its value is: 0-~59.						

A21E00	)18	RTC	_TC_	<u>MIN</u>		RTC minutes time counter register								(	0000	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												,	TC_M	INUTI	Ξ	
Type													R	W		
Reset											0	0	0	0	0	0

Bit(s)	Name	Description
5:0	TC_MINUTE	The minute initial value for the time counter. The rRange: of its value is: $0\sim-59$ .

A21E00	01C	<u>RTC</u>	_TC_1	<u>HOU</u>		RTC hours time counter register										0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													TC	_HOU	J <b>R</b>	
Type														RW		
Reset												0	0	0	0	0

#### Overview

Bit(s)	Name	Description
4:0	TC_HOUR	The hour initial value for the time counter. The rRange: of its value is: $0-\sim23$ .

AZIEU	J20	RIC	_TC_	<u>DOM</u>		RTC day-of-month time counter register										0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													T	C_ <b>DO</b>	M	
Type														RW		
Reset												0	0	0	0	0

#### **Overview**

Bit(s)	Name	Description
4:0	TC_DOM	The day-of-month initial value for the time counter. The day-of-month maximum value depends on the leap year condition, i.e. 2 LSB of year time counter are Ozeros.

A21E00	024	RTC	_TC_1	<u>DOW</u>		RTC day-of-week time counter register								(	0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														T	C_ <b>DO</b>	W	
Type															RW		
Reset														0	0	0	

#### Overview

Bit(s)	Name	Description
2:0	TC_DOW	The day-of-week initial value for the time counter. The rRange: of its value is: $1-\sim 7$ .

A21E00	028	<u>RTC</u>	_TC_I	<u>MTH</u>		RTC month time counter register										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						TC_MON									ONTH	[
Type						RW									W	
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	TC_MONTH	The month initial value for the time counter. The rRange: of its value is: $1-\sim12$ .

A21E00	02C	RTC	_TC_	<u>YEA</u>			RT(	C year	time (	counte		0000				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												T	C_YEA	\R		
Type													RW			
Reset										0	0	0	0	0	0	0

#### Overview

Bit(s)	Name	Description
		The year initial value for the time counter. The rRange: of its value is: 0-127. (2000-2127).
6:0	TC_YEAR	Software can bias the year as multiples of 4 for the internal leap-year formula. Here are 3 examples: 2000-2127, 1972~2099, 1904~2031. To simplify, RTC hardware treats all 4-multiple as leap years. If the range you defined includes non-leap 4-multiple year (e.g.say: 2100), you have to adjust it to the correct date by yourselves. (e.g.x: change Feb. 29th, 2100 to Mar. 1st, 2100). It's suggested to bias the range large than 1900 and less thean 2100 to evade the manual adjustment, i.e.ing. I.e.: the bias values are suggested to be in the range of [-28,-96], that are (1972~2099) ~ (1904~2031). The formal leap formula:  if year modulo 400 is 0 then leap else if year modulo 100 is 0 then no_leap else if year modulo 4 is 0 then leap else no_leap

A21E00	030	RTC	<u> </u>	<u>SEC</u>		RTC second alarm setting register										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mores			RTC										AT CT	CONIT		

DIU	10	14	13	12	11	10	9	O	-	U	J	4	J	~	1	U
Name			RTC D_0	LP OPT								1	AL_SE	CONI	)	
Type			R	W							RW					
Reset			0	0							0	0	0	0	0	0

#### Overview

Bit(s)	Name	Description
13:12	RTC_LPD_OPT	LPD option  00: XOSC LPD   EOSC LPD (triggers when clock stops or VRTC low-V)  01: EOSC LPD (triggers when VRTC low-V)  10: XOSC LPD (triggers when clock stops)  11: nNo LPD
5:0	AL_SECOND	The second value of the alarm counter setting. The rRange: of its value is: 0-59.

A21E00	034	RTC	_AL_	<u>MIN</u>			RTC	minut	e alar	m setti	ing reg	gister			(	0000	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name													AL_M	INUTI	<u> </u>		
Type						RW											
Reset											0	0	0	0	0	0	

Bit(s)	Name	Description
5:0	AL_MINUTE	The minute value of the alarm counter setting. The rRange: of its value is: 0-59.

#### A21E0038 RTC\_AL\_HOU

#### RTC hour alarm setting register

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		NEW_SPAREO										AL_HOUR				
Type				R	W									RW		
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0

#### **Overview**

Bit(s)	Name	Description
15:8	NEW_SPARE0	The registers are rReserved for specific purposes.
4:0	AL_HOUR	The hour value of the alarm counter setting. The rRange: of its value is: 0-~23.

#### A21E003C RTC\_AL\_DOM

#### RTC day-of-month alarm setting register

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		NEW_SPARE1											A	L_DO	M	
Type				R	W									RW		
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0

#### Overview

Bit(s)	Name	Description
15:8	NEW_SPARE1	The registers are rReserved for specific purposes.
4:0	AL_DOM	The day-of-month value of the alarm counter setting. The day-of-month maximum value depends on the leap year condition, i.e. 2 LSB of year time counter are zeros 0.

### A21E0040 RTC\_AL\_DOW

#### RTC day-of-week alarm setting register

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		NEW_SPARE2												A.	L_DO	W
Type		RW													RW	
Reset	0	0	0	0	0	0	0	0						0	0	0

### Overview

Bit(s)	Name	Description
15:8	NEW_SPARE2	The registers are rReserved for specific purposes.
2:0	AL_DOW	The day-of-week value of the alarm counter setting. The rRange: of its value is: 1-~7.

### A21E0044 RTC\_AL\_MTH

### RTC month alarm setting register

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			N	<b>E3</b>							AL_M	ONTH	ſ			
Type		RW												R	W	
Reset	0	0 0 0 0 0 0 0 0											0	0	0	0

Bit(s)	Name	Description
15:8	NEW_SPARE3	The registers are rReserved for specific purposes.
3:0	AL_MONTH	The month value of the alarm counter setting. The rRange: of its

0

0 0

Bit(s)	Name	Description				
		value is: 1-~12.				

A21E00	)48							RTC year alarm setting register												
Bit	15	5   14   13   12   11   10						8	7	6	5	4	3	2	1 0					
Name			N	EW_S	SPARE	<b>E4</b>				AL_YEAR										
Type			R							RW										

0

0

#### **Overview**

Reset 0

Bit(s)	Name	Description
15:8	NEW_SPARE4	The registers are rReserved for specific purposes.
6:0	AL_YEAR	The year value of the alarm counter setting. The rRange: of its value is: 0-~127. (2000-2127)

A21E00	050	50 RTC POWERK EY1					RTC_POWERKEY1 register										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		RTC_POWERKEY1															
Type								R	W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

#### **Overview**

Bit(s)	Name	Name Description									
15:0	RTC_POWERKEY1	The RTC content is protected by RTC_POWERKEY1 and RTC_POWRKEY2. When RTC_POWERKEY1 & RTC_POWERKEY2 are not equal to the correct values, the RTC content is not credibleis.									

A21E00	<b>)54</b>	RTC	EY2	<u>ERK</u>			(	0000								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		RTC_POWERKEY2														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RTC_POWERKEY2	The RTC content is protected by RTC_POWERKEY1 and RTC_POWRKEY2. When RTC_POWERKEY1 & RTC_POWERKEY2 are not equal to the correct values, the RTC content is not credibleis.

A21E00	)58	<u>RT</u>	C_PD	<u>N1</u>					PD	N1					(	0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		RTC_PDN1														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



#### Overview

Bit(s)	Name	Description
15:0	RTC_PDN1	The sSpare registers for software to keep the power -on and power -off state information.

A21E00	)5C	<u>RT</u>	C_PD	<u>N2</u>			0000									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		RTC_PDN2														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### Overview

Bit(s)	Name	Description
15:0	RTC_PDN2	The sSpare registers for software to keep the power power-on and power power-off state information.

A21E00	0060 <u>RTC_SPAR0</u> Spare register for specific purpose													(	0000	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		RTC SPARO														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### Overview

Bit(s)	Name	Description
15:0	RTC_SPAR0	The registers are rReserved for specific purposes.

A21E00	064	<u>RT</u>	C SPA	<u> </u>			Spar	e regis	ter fo	r <b>spec</b> i	ific pu	rpose			(	0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		RTC_SPAR1														
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### Overview

Bit(s)	Name	Description
15:0	RTC_SPAR1	The registers are rReserved for specific purposes.

A21E00	<b>)68</b>	<u>RT</u>	C_PR	<u>OT</u>		Lock/	Lock/unlock scheme to prevent RTC miswriting									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		RTC_PROT														
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RTC_PROT	The RTC write interface is protected by RTC_PROT. Whether the RTC writing interface is enabled or not is decided by RTC_PROT contents.



Bit(s)	Name	Description
		When RTC_POWERKEY1 & RTC_POWERKEY2 are not equal to the correct values, the RTC writing interface willis always be enabled. But when they match, users have to perform Uunlock flow to enable the writing interface.
		Notice: Please aAlways keep RTC in the unlock state in power -on mode. Once the normal RTC content writing is completed, do notDO NOT modify the RTC_PROT content to lock the RTC. The RTC_PROT contents will be cleared automatically when powered off immediately.

A21E00	<b>)6C</b>	<u>R</u> 7	C_DI	<u>FF</u>	One-time calibration offset 000											
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CA LI_ RD _S EL			PO WE R_E TE CD							_DIFF					
Type	RW			RO						R	W					
Reset	0			-	0	0	0	0	0	0	0	0	0	0	0	0

# Overview This register is fixed atin 0 when RTC\_POWERKEY1 & RTC\_POWERKEY2 unmatch the correct values.

Bit(s)	Name	Description
15	CALI_RD_SEL	Selects which RTC_CALI is to be read when reading RTC_CALI register  0: nNormal RTC_CALI 1: K_EOSC32_RTC_CALI
12	POWER_DETECTED	POWER_DETECTED status  0: powerkey not match  1: RTC_POWERKEY1, RTC_POWERKEY2, RTC_POWERKEY1_NEW, and RTC_POWERKEY2_NEW match the correct value.
11:0	RTC_DIFF	These registers are used to aAdjusts the internal counter of RTC. It eaffects once and returns to Ozero when in done.  In some cases, you observe the RTC is faster or slower than the standard. To cChanginge RTC_TC_SEC is coarse and may cause alarm problems. RTC_DIFF provides a finer time unit. An internal 15-bit counter accumulates in each 32768-HZz clock. Entering a non-zero value into the RTC_DIFF will causes the internal RTC counter to increases or decreases RTC_DIFF when RTC_DIFF changes to Ozero again. RTC_DIFF is in represents as 2's completement form.  For example, if you fill in Oxfff into RTC_DIFF, the internal counter will decreases 1 when RTC_DIFF returns to Ozero. In other words, you can only use RTC_DIFF continuously if RTC_DIFF is equal to Ozero now.  Note: RTC_DIFF ranges from 0x800 (-2048) to 0x7fd (2045). Using 0x7ff and & 0x7fe is not allowed.are forbid to use.

A21E00	070	<u>R7</u>	CC CA	LI	Repeat calibration offset							0000				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	K_ EO	CA LI_							RTC_	CALI						

A21E00	070	<u>R</u> 7	TC_CALI					Repea	t calib	ration	ı offse	t			(	0000
	SC 32 O VE RF LO W	W R_ SE L														
Type	RW	RW							R	W						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Overview This register is fixed atin 0 when RTC\_POWERKEY1 & RTC\_POWERKEY2 unmatch the correct values.

Bit(s)	Name	Description
15	K_EOSC32_OVERFL OW	EOSC32 calibration overflow (EOSC32 RTC_CALI update result from PMU rtc_eosc_cali module overflow) 0: nNot overflow 1: oOverflow
14	CALI_WR_SEL	Enables EOSC32 Cali value write enable. Only takes effect oin RTC_CALI write operation. 0: nNormal RTC_CALI 1: K_EOSC32_RTC_CALI
13:0	RTC_CALI	These registers provide a repeat calibration scheme. RTC_CALI provides two types2 kinds of calibration.  1. 14-bit calibration capability in 8-second duration; in other words, 12-bit calibration capability in each second. RTC_CALI is in represents in 2's complement form, such that you can adjust RTC increasing or decreasing. Due to that RTC_CALI is revealed in 8 seconds, the resolution is less than a 1/32768 clock.  Avg. resolution: 1/32768/8=3.81us  Avg. adjust range: -31.25~31.246ms/sec in 2's complement: -0x2000~0x1fff (-8192~8191)  2. 14-bit calibration capability in 1-second duration when use EOSC32 as 32K source (K_EOSC32_RTC_CALI); This typekind of usage is with resolution 1/32768=30.52us

A21E00	074	RTC	WR	<u>TGR</u>	Enable the tra			ansfer	nsfers from core to RTC in the queue						(	0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																W RT GR
Type																WO
Reset																0

Bit(s)	Name	Description
0	WRTGR	This register eEnables the transfers from core to RTC. After you modify all the RTC registers you are'd like to change, you must write RTC_WRTGR to 1 to trigger the transfer. The prior writing operations are queued at core power domain. The pending data will not be transferred to RTC domain until WRTGR=1.  After WRTGR=1, the pending data will beis transferred to RTC domain sequentially in order of register address, from low to high. For example: RTC_BBPU -> RTC_IRQ_EN -> RTC_CII_EN -> RTC_AL_MASK -> RTC_TC_SEC -> etc. The CBUSY in RTC_BBPU is equal to 1 in writing process. You can observe CBUSY to determine when the transmission is completeds.



# 6. Universal Asynchronous Receiver Transmitter

# 6.1. General Description

The baseband chipset houses four UARTs. UARTs provide full duplex serial communication channels between the baseband chipset and external devices.

UART has both M16C450 and M16550A modes of operation, which are compatible with a range of standard software drivers. The extensions are designed to be broadly software compatible with 16550A variants, but certain areas offer no consensus.

In common with M16550A, the UART supports word lengths from 5 to 8 bits, an optional parity bit and one or two stop bits and is fully programmable by an 8-bit CPU interface. A 16-bit programmable baud rate generator and an 8-bit scratch register are included, together with separate transmit and receive FIFOs. Two modem control lines and a diagnostic loop-back mode are provided. UART also includes two DMA handshake lines, indicating when the FIFOs are ready to transfer data to the CPU.

Note that UART is designed so that all internal operation is synchronized by the CLK signal. This synchronization results in minor timing differences between the UART and industry standard 16550A device, which means that the core is not clock for clock identical to the original device.

After hardware reset, UART will be in M16C450 mode; its FIFOs can then be enabled and UART can enter M16550A mode. UART has further additional functions beyond the M16550A mode. Each of the extended functions can be selected individually under software control.

UART provides more powerful enhancements than the industry-standard 16550:

#### Hardware flow control

This feature is very useful when the ISR latency is hard to predict and control in embedded applications. The MCU is relieved of having to fetch the received data within a fixed amount of time.

Note that in order to enable the enhancements (hardware flow control), the enhanced mode bit, EFR[4], must be set. If EFR[4] is not set, IER[7:4], FCR[5:4], cannot be written and MCR[7] cannot be read. The enhanced mode bit ensures that UART is backward compatible with the software that has been written for 16C450 and 16550A devices.

#### 6.1.1. Features

- Provides four channels
- DMA, polling or interrupt operation
- · Supports word lengths from five to eight bits, with an optional parity bit and one or two stop bits
- Two UART ports for hardware automatic flow control (UARTO, UART1)
- Supports baud rates from 110bps up to 3Mbps
- Baud rate auto detection from 110bps up to 115,200bps



### 6.1.2. Block Diagram




Figure 6-1. Block Diagram of UART

#### 6.1.3. Programming Guide

#### 6.1.3.1. UART Band Rate Setting

UART baud rate = UART clock frequency/HIGHSPEED/{DLM, DLL}

UART clock frequency = 26MHz

HIGHSPEED = 16/8/4/(sampe\_count+1)

DLM = User setting

DLL = User setting

#### Example 1:

Setting UART baud rate = 921600

RATEFIX\_AD = 0x00 > UART clock frequency is set to "26MHz"

HIGHSPEED = 0x02 > HIGHSPEED is set to "4"

DLM = 0x0 > DLM is set to "0"

DLL = 0x7 > DLM is set to "7"

UART baud rate 26MHz/4/7  $\stackrel{.}{=}$  921600Hz





Example 2:

Setting UART baud rate = 115200

RATEFIX\_AD = 0x05 > UART clock frequency is set to "13MHz"

HIGHSPEED = 0x03 > HIGHSPEED is set to "Sample Count"

SAMPLE COUNT = 0xD > Sample count is set to "13"

DLM = 0x0 > DLM is set to "0"

DLL = 0x7 > DLM is set to "8"

UART baud rate 13MHz/(13+1)/8 = 115200Hz

Note: You can increase (+1) the sample count of each bit of data by register FRACDIV\_M and FRACDIV\_L.

For example, to set bit 0, 4 and 8 of data to having a bigger sample count:

SAMPLE\_COUNT = 0xD

FRACDIV M = 0x1

 $FRACDIV_L = 0x11$ 

Data	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
sample count	14	13	13	13	14	13	13	13	14

The feature can make UART receive/transmit data more accurately.

#### 6.1.3.2. Automatic Baud Rate Detection Setting

This feature can auto detect RX data baud rate without setting up UART baud rate.

1. AUTOBAUD\_EN = |0x1: Enable auto-baud feature with standard baud rate

(standard baud rate: 115200, 57600, 38400, 19200, 9600, 4800, 1200, 300, 110 bits/sec)

AUTOBAUD\_EN = |0x3: Enable auto-baud feature without standard baud rate (range from 115200 to 110 bits/sec)

2. AUTOBAUD\_RATE\_FIX: autobaud feature sample clock 26/13MHz

3. AUTOBAUDSAMPLE = 0d13: For autobaud feature sample clock = 26MHz

AUTOBAUDSAMPLE = 0d6: For autobaud feature sample clock = 13MHz

#### 6.1.3.3. HW Flow Control Setting

This feature controls UART start/stop transmission by RTS/CTS signal.

- 1. EFR = |0xC0: Enable RTS/CTS for hardware transmission/reception flow control
- 2. MCR = |0x2: RTS output can be controlled by flow control condition.



#### 6.1.3.4. SW Flow Control Setting

This feature controls UART start/stop transmission by transmitting/receiving specific data.

1.

EFR[3:0]	Function
00xx	No TX flow control
xx00	No RX flow control
10xx	Transmit XON1/XOFF1 as flow control bytes
xx10	Receive XON1/XOFF1 as flow control bytes

2. XON1: User setting

3. XOFF1: User setting

4. ESCAPE\_en: 0x01

5. ESCAPE\_DAT: User setting

No software control	Xon	Esc	Xoff					
Xoff/Xon flow	Xon	Esc	~Xon	Esc	~Esc	Esc	~Xoff	Xoff
SW FLOW CONT = 10    01		•	'	<u>'</u>	<u>'</u>	'	'	

&& ESC\_EN = 1

When SW flow control is enabled, and you are to transmit special character (ESC, XON, XOFF), set ESCAPE\_en = 1. When UART device receives two data (ESC &  $^{\sim}$  special character), it can recognize the ESC command and store the special character as a data.

### Example:

UART TX transmit > ESC(command), ~XON - UART RX receive > XON(data)

UART TX transmit > ESC(command), ~XOFF - UART RX receive > XOFF(data)

UART TX transmit > ESC(command), ~ESC - UART RX receive > ESC(data)

#### 6.1.3.5. Enable Sleep Mode

This feature gives feedback sleep\_ack signal for system having sleep requirement.

1. SLEEP\_ACK\_SEL = 0: Support sleep\_ack when autobaud\_en is opened.

SLEEP\_ACK\_SEL = 1: Does not support sleep\_ack when autobaud\_en is opened.

2. SLEEP\_EN = 1



# 6.2. Register Definition

There are four UARTs in this SOC. The usage of the registers below is the same except that the base address should be changed to respective one.

UART number	Base address	Feature
UART0	0xA00D0000	Supports DMA, HW flow control
UART1	0xA00E0000	Supports DMA, HW flow control
UART2	0xA00F0000	Supports DMA
UART3	0xA0100000	Supports DMA

# Module name: UART Base address: (+A00D0000h)

Address	Name	Width	Register Function
A00D0000	DDD	8	RX Buffer Register
AUUDUUUU	RBR	0	Note: RBR is modified when $LCR[7] = 0$
A00D0000	THR	8	TX Holding Register
ЛООДОООО	11111	Ů	Note: THR is modified when LCR[7] = 0
			Divisor Latch (LS)
A00D0000	<u>DLL</u>	8	Divides the UART internal clk frequency
			Note: DLL is modified when LCR[7] != 0
			Interrupt Enable Register
			By storing 1 to a specific bit position, the interrupt associated with that bit is enabled. Otherwise, the interrupt will be
A00D0004	<u>IER</u>	8	disabled.
			Note: IER[3:0] are modified when LCR[7] = 0. IER[7:4] are
			modified when $LCR[7] = 0 \& EFR[4] = 1$ .
			Divisor Latch (MS)
A00D0004	<u>DLM</u>	8	Divides the UART internal clk frequency.
			Note: DLM is modified when LCR[7] != 0.
			Interrupt Identification Register
			Priority is from high to low as the following. IIR[5:0]= 6'h1: No interrupt pending.
			IIR[5:0]= 6'h6: Line status interrupt (under IER[2]=1).
			IIR[5:0]= 6'hc: RX data time-out interrupt (under
			IER[0]=1).
			IIR[5:0]= 6'h4: RX data are placed in the RX buffer register
A00D0008	<u>IIR</u>	8	or the RX FIFO trigger level is reached (under IER[0]=1).
			IIR[5:0]= 6'h2: TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level (under
			IER[1]=1).
			IIR[5:0]= 6'h10: XOFF character received (under IER[5]=1,
			EFR[4] = 1).
			IIR[5:0]= 6'h20: CTS or RTS rising edge (under IER[7]=1 or EFR[6] = 1).
			Note: DLM is modified when LCR != 8'hBF.
			FIFO Control Register
			FCR is used to control the trigger levels of the FIFOs or flush
A00D0008	FCR	8	the FIFOs.
110020000	2 020		Note: FCR[7:6] is modified when LCR!= 8'hBF
			FCR[5:4] is modified when LCR $!= 8'hBF \& EFR[4] = 1$ FCR[4:0] is modified when LCR $!= 8'hBF$ .
A00D0008	EFR	8	Enhanced Feature Register
AUUUUUU	EFR	0	Elinanceu reature negister



Address	Name	Width	Register Function
			EFR is used to enable HW/SW flow control.
			Note: EFR is modified when LCR = 8'hBF.
A00D000C	LCR	8	Line Control Register
AOODOOC	LCK		Determines characteristics of serial communication signals.
A00D0010	MCD	8	<b>Modem Control Register</b> Controls interface signals of the UART.
AUUDUUIU	MCR	0	Note: MCR[5:0] is modified when LCR != 8'hBF, MCR[7] can be read when LCR != 8'hBF & EFR[4] = 1.
A00D0010	XON1	8	XON1 Char Register Note: XON1 is modified when LCR = 8'hBF.
A00D0014	LSR	8	Line Status Register Note: LSR is modified when LCR != 8'hBF.
A00D0018	XOFF1	8	XOFF1 Char Register
110020010	110111		Note: XOFF1 is modified when LCR = 8'hBF.
A00D001C	SCD	8	Scratch Register General purpose read/write register. After reset, its value
AUUDUUIC	SCR	0	will be un-defined.  Note: SCR is modified when LCR != 8'hBF.
10000000	ATTECHATION TO		Auto Baud Detect Enable Register
A00D0020	AUTOBAUD_EN	8	Enables UART auto baud detect feature.
A00D0024	HIGHSPEED	8	High Speed Mode Register
			HIGHSPEED is used to control UART baud rate.
			Sample Counter Register
A00D0028	SAMPLE_COUNT	8	When HIGHSPEED=3, sample_count will be the threshold value for UART sample counter (sample_num).
			Count from 0 to sample_count.
			Sample Point Register
			When HIGHSPEED=3, UART gets the input data when
A00D002C	SAMPLE_POINT	8	sample_count=sample_num, e.g. system clock = 13MHz, 921600 = 13000000/14. Therefore, sample_count = 13, and
110020020	~·	Ü	sample point = 6 (sampling the central point to decrease the
			inaccuracy) SAMPLE_POINT is usually (SAMPLE_COUNT-
			1)/2 without decimal.
A00D0030	AUTOBAUD_REG	8	Auto Baud Monitor Register Autobaud detection state. Will not be changed until
1000000		J	autobaud_en is enabled again.
A00D0034	DATEELY AD	0	Clock Rate Fix Register
AUUDUU34	RATEFIX_AD	8	Configures system and autobaud feature clock.
			Auto Baud Sample Register
A00D0038	AUTOBAUDSAMPLE	8	Since the system clock may change, autobaud sample duration should change as the system clock changes.
AUUDUUSO	AUTUDAUDSAMIFLE	O	When system clock = 13MHz, autobaudsample = 6; when
			system clock = 26MHz, autobaudsample = 13.
A00D003C	GUARD	8	Guard Time Added Register
AUUDUUSC	<u>auniu</u>	O	Adds guard interval after stop bit.
A00D0040	ESCAPE_DAT	8	Escape Character Register
		-	Escape character of software flow control.
A00D0044	ESCAPE EN	8	Escape Enable Register Uses escape character for software flow control.
A00D0049	CIEED EM	0	Sleep Enable Register
A00D0048	SLEEP_EN	8	Allows UART to enter sleep mode.
A00D004C	DMA_EN	8	DMA Enable Register
11000010			Allows UART to transmit/receive data using DMA.
A00D0050	RXTRI_AD	8	Rx Trigger Address
	<u> </u>		UART RX FIFO threshold.



Address	Name	Width	Register Function
A00D0054	FRACDIV_L	8	<b>Fractional Divider LSB Address</b> Increases (+1) the sample count of bit 0 ~ 7 of data.
A00D0058	FRACDIV M	8	Fractional Divider MSB Address Increases (+1) the sample count of bit 8 ~ 9 of data.
A00D005C	FCR_RD	8	FIFO Control Register Sets up FIFO trigger threshold.

### A00D0000 RBR RX Buffer Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RI	BR			
Type												R	U			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		RX buffer register
7:0	RBR	Read-update register. The received data can be read by accessing this register.
		Only when $LCR[7] = 0$ .

### A00D0000 THR TX Holding Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												TH	łR			
Type												W	O.			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	THR	<b>TX holding Register</b> Write-only register. The transmitted data can be written by setting this register. Only when $LCR[7] = 0$ .

### A00D0000 DLL Divisor Latch (LS)

01

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												D	LL			
Type												R	W			
Reset									0	0	0	0	0	0	0	1

Bit(s)	Name	Description
7.0	DII	Divisor latch low 8-bit data
7:0	DLL	Note: Modified when $LCR[7] != 0$ .

### A00D0004 <u>IER</u> Interrupt Enable Register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									CTSI	RTSI	XOF FI			ELSI	ETBE I	ERB FI
Type									RW	RW	RW			RW	RW	RW
Reset									0	0	0			0	0	0



Bit(s)	Name	Description
7	CTSI	Masks an interrupt that is generated when a rising edge is detected on the CTS modem control line.
		Note: This interrupt is only enabled when hardware flow control is enabled.  0: Mask an interrupt generated when a rising edge is detected on the CTS modem control line.
		1: Unmask an interrupt generated when a rising edge is detected on the CTS modem control line.
6	RTSI	Interrupt is inhibited when a rising edge is detected on the RTS modem control line.
		Note: This interrupt is only enabled when hardware flow control is enabled.  O: Interrupt is inhibited when a rising edge is detected on the RTS modem control line.
		1: Interrupt is generated when a rising edge is detected on the RTS modem control line.
5	XOFFI	Masks an interrupt that is generated when an XOFF character is received.
		Note: This interrupt is only enabled when software flow control is enabled.  0: Mask an interrupt generated when an XOFF character is received.  1: Unmask an interrupt generated when an XOFF character is received.
2	ELSI	When set to1, an interrupt will be generated if BI, FE, PE or OE (LSR[4:1]) becomes set.
		O: No interrupt will be generated if BI, FE, PE or OE (LSR[4:1]) becomes set.  1: An interrupt will be generated if BI, FE, PE or OE (LSR[4:1]) becomes set.
1	ETBEI	When set to 1, an interrupt will be generated if the TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level.
		O: No interrupt will be generated if the TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level.
		1: An interrupt will be generated if the TX folding register is empty or the contents of the TX FIFO have been reduced to its trigger level.
0	ERBFI	When set to 1, an interrupt will be generated if RX data are placed in RX buffer register or the RX trigger level is reached.
		0: No interrupt will be generated if RX data are placed in the RX buffer register or the RX trigger level is reached.
		1: An interrupt will be generated if RX Data are placed in the RX buffer register or the RX trigger level is reached.

A00D0004	<u>DLM</u>	Divisor Latch (MS)	00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												DI	LM			
Type												R	W			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		Divisor latch high 8-bit data
7:0	DLM	Note: Modified when LCR[7]!=0. DLL & DLM can only be updated when DLAB(LCR[7]) is set to 1. Division by 1 will generate a BAUD signal that is constantly high. DLL & DLM setting formula is {DLM,DLL}=(system clock frequency/baud_pulse/baud_rate).  When RATE_FIX(RATEFIX_AD[0])=0, system clock frequency = 26MHz.  When RATE_FIX(RATEFIX_AD[0])=1, system clock frequency = 13MHz.  For baud_pulse value, refer to HIGH_SPEED(offset=24H) register.  For example, when at 26MHz, default speed mode and 115200 baud rate, {DLM,DLL}=26MHz/16/115200=14.



A00D0008	IIR	Interrupt Identification Register
.1002000		interrupt ruentimention register

4	r	۰	d
•	ı		

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									FIF	OE			I	D		
Type									R	0			R	• •		
Reset									0	0	0	0	0	0	0	1

Bit(s)	Name	Description	n					
7:6	FIFOE							
5:0	ID	IIR[5:0] -	Priority level-	interrupt source				
		000001	-	No interrupt pending				
		000110	1	Line status interrupt:				
		BI, FE, PE or	r OE set in LSR (	under IER[2]=1)				
		001100	2	RX data time-out:				
		Time-out on character in RX FIFO (under IER[0]=1)						
		000100	3	RX data received:				
		RX data received or RX trigger level reached (under IER[0]=1)						
		000010	4	TX holding register empty:				
		TX holding register empty or TX FIFO trigger level reached (under IER[1]=1)						
		010000	5	Software flow control:				
		XOFF character received (under IER[5]=1)						
		100000	6	Hardware flow control:				
		CTS or RTS	rising edge (unde	er IER[7]=1 or IER[6]=1)				

**Line status interrupt:** A RX line status interrupt (IIR[5:0] = 000110) will be generated if ELSI (IER[2]) is set and any of BI, FE, PE or OE (LSR[4:1]) becomes set. The interrupt is cleared by reading the line status register.

**RX** data time-out interrupt: When the virtual FIFO mode is disabled, RX data time-out interrupt will be generated if all of the following conditions are applied:

- 1. FIFO contains at least one character.
- 2. The most recent character is received longer than four character periods ago (including all start, parity and stop bits);
- 3. The most recent CPU read of the FIFO is longer than four character periods ago.

The timeout timer is restarted upon receipt of a new byte from the RX shift register or upon a CPU read from the RX FIFO. The RX data time-out interrupt is enabled by setting EFRBI (IER[0]) to 1 and is cleared by reading RX FIFO.

When the virtual FIFO mode is enabled, RX data time-out interrupt will be generated if all of the following conditions are applied:

- 1. FIFO is empty.
- 2. The most recent character is received longer than four character periods ago (including all start, parity and stop bits).
- 3. The most recent CPU read of the FIFO is longer than four character periods ago.

The timeout timer is restarted upon receipt of a new byte from the RX shift register or reading DMA\_EN register. The RX Data Timeout Interrupt is enabled by setting EFRBI (IER[0]) to 1 and is cleared by reading DMA\_EN register.

**RX data received interrupt:** A RX received interrupt (IER[5:0] = 000100b) will be generated if EFRBI (IER[0]) is set and either RX data are placed in the RX buffer register or the RX trigger level is reached. The interrupt is cleared by reading the RX buffer register or the RX FIFO (if enabled).

**TX holding register empty interrupt:** A TX holding register empty interrupt

# Bit(s) Name Description (IIR[5:0] = 000010) will be generated if ETRBI (IER[1]) is set and either the TX holding register is empty or the contents of the TX FIFO are reduced to its trigger

holding register is empty or the contents of the TX FIFO are reduced to its trigger level. The interrupt is cleared by writing to the TX holding register or TX FIFO if FIFO is enabled.

**Software flow control interrupt:** A software flow control interrupt (IIR[5:0] = 010000) will be generated if the software flow control is enabled and XOFFI (IER[5]) becomes set, indicating that an XOFF character has been received. The interrupt is cleared by reading the interrupt identification register.

**Hardware flow control interrupt:** A hardware flow control interrupt (IER[5:0] = 100000) will be generated if the hardware flow control is enabled and either RTSI (IER[6]) or CTSI (IER[7]) becomes set indicating that a rising edge has been detected on either the RTS/CTS modem control line. The interrupt is cleared by reading the interrupt identification register.

#### A00D0008 FCR FIFO Control Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RFTL TI		TFTI Tl	T_ T T.		CLRT	CLR R	FIFO E
Type									W	/O	W	/O		WO	WO	WO
Reset									0	0	0	0		0	0	0

Bit(s)	Name	Description
7:6	RFTL1_RFTL0	RX FIFO trigger threshold RX FIFO contains total 32 bytes. 0: 1 1: 6 2: 12 3: Use RX TRIG register data
5:4	TFTL1_TFTL0	TX FIFO trigger threshold TX FIFO contains total 16 bytes. 0: 1 1: 4 2: 8 3: 14
2	CLRT	Control bit to clear TX FIFO  0: No effect  1: Clear TX FIFO
1	CLRR	Control bit to clear RX FIFO 0: No effect 1: Clear RX FIFO
0	FIFOE	Enables FIFO This bit can affect other registers setting. 0: Disable both RX and TX FIFOs. 1: Enable both RX and TX FIFOs.

#### A00D0008 **EFR Enhanced Feature Register** 00 Bit 13 12 10 15 14 11 9 8 2 1 6 4 Name **AUT** AUT **ENA** O\_CT O R BLE SW\_FLOW\_CONT TS Е RW RW RW **Type** RW Reset 0



Bit(s)	Name	Description
7	AUTO_CTS	Enables hardware transmission flow control 0: Disable
		1: Enable
6	AUTO_RTS	Enables hardware reception flow control
		0: Disable
		1: Enable
4	ENABLE_E	Enables enhancement feature
		0: Disable
		1: Enable
3:0	SW_FLOW_CONT	Software flow control bits
		00xx: No TX flow control
		10xx: Transmit XON1/XOFF1 as flow control bytes
		xx00: No RX flow control
		xx10: Receive XON1/XOFF1 as flow control bytes

### A00D000C LCR Line Control Register

4	n	١.	1
	U	J	ı

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DLA B	SB	SP	EPS	PEN	STB	WLS1 S	l_WL 0
Type									RW	RW	RW	RW	RW	RW	R'	W
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	DLAB	Divisor latch access bit
		0: RX and TX registers are read/written at Address 0 and the IER register is read/written at Address 4.
		1: Divisor Latch LS is read/written at Address 0 and the Divisor Latch MS is read/written at Address 4.
6	SB	Sets up break
		0: No effect
		1: TX signal is forced to the 0 state.
5	SP	Stick parity
		0: No effect.
		1: The parity bit is forced to a defined state, depending on the states of EPS and PEN: If EPS=1 & PEN=1, the even parity bit will be set and checked. If EPS=0 & PEN=1, the odd parity bit will be set and checked.
4	EPS	Selects even parity
		<ul><li>0: When EPS=0, an odd number of ones is sent and checked.</li><li>1: When EPS=1, an even number of ones is sent and checked.</li></ul>
3	PEN	Enables parity
		0: The parity is neither transmitted nor checked.
		1: The parity is transmitted and checked.
2	STB	Number of STOP bits
		0: One STOP bit is always added.
		1: Two STOP bits are added after each character is sent; unless the character length is 5 when 1 STOP bit is added.
1:0	WLS1_WLS0	Selects word length
		0: 5 bits
		1: 6 bits
		2: 7 bits
		3: 8 bits

AOODOO	.00D0010 MCR Modem Control Register										00					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									XOF F_ST ATUS			Loop			RTS	
Type									RU			RW			RW	
Reset									0			0			0	

Bit(s)	Name	Description
7	XOFF_STATUS	Read-only bit
		0: When an XON character is received.
		1: When an XOFF character is received.
4	Loop	Loop-back control bit
		0: No loop-back is enabled.
		1: Loop-back mode is enabled.
1	RTS	Controls the state of the output NRTS, even in loop mode.
		0: RTS will always output 1.
		1: RTS's output will be controlled by flow control condition.

A00D00	)10	XON1		XON1 Char Register												00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									XON1							
Type												R	W			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7.0	XON1	XON1 character for software flow control
7:0	AUNI	Modified only when $LCR = 8'hBF$ .

A00D00	14	<u>LSR</u>		Line Status Register									60					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									FIFO ERR	TEM T	THR E	BI	FE	PE	OE	DR		
Type									RU	RU	RU	RU	RU	RU	RU	RU		
Reset									0	1	1	0	0	0	0	0		

Bit(s)	Name	Description
7	FIFOERR	RX FIFO error indicator
		0: No PE, FE, BI set in the RX FIFO.
		1: Set to 1 when there is at least one PE, FE or BI in the RX FIFO.
6	TEMT	TX holding register (or TX FIFO) and the TX shift register are empty.
		0: Empty conditions below are not met.
		1: If FIFOs are enabled, the bit will be set whenever the TX FIFO and the TX shift register are empty. If FIFOs are disabled, the bit will be set whenever TX holding register and TX shift register are empty.
5	THRE	Indicates if there is room for TX holding register or TX FIFO is reduced to its trigger level
		0: Reset whenever the contents of the TX FIFO are more than its trigger level
		(FIFOs are enabled), or whenever TX holding register is not empty (FIFOs are disabled).
		1: Set whenever the contents of the TX FIFO are reduced to its trigger level

Bit(s)	Name	Description
		(FIFOs are enabled), or whenever TX holding register is empty and ready to accept new data (FIFOs are disabled).
4	BI	Break interrupt
		0: Reset by the CPU reading this register
		1: If the FIFOs are disabled, this bit will be set whenever the SIN is held in the 0 state for more than one transmission time (START bit + DATA bits + PARITY + STOP bits).
		If the FIFOs are enabled, this error will be associated with a corresponding character in the FIFO and is flagged when this byte is at the top of the FIFO. When a break occurs, only one zero character is loaded into the FIFO: The next character transfer is enabled when RX signal goes into the marking state and receives the next valid start bit.
3	FE	Framing error
		0: Reset by the CPU reading this register
		1: If the FIFOs are disabled, this bit will be set if the received data do not have a valid STOP bit. If the FIFOs are enabled, the state of this bit will be revealed when the byte it refers to is the next to be read.
2	PE	Parity error
		0: Reset by the CPU reading this register
		1: If the FIFOs are disabled, this bit will be set if the received data do not have a valid parity bit. If the FIFOs are enabled, the state of this bit will be revealed when the referred byte is the next to be read.
1	OE	Overrun error
		0: Reset by the CPU reading this register.
		1: If the FIFOs are disabled, this bit will be set if the RX buffer is not read by the CPU before the new data from the RX shift register overwrites the previous contents. If the FIFOs are enabled, an overrun error will occur when the RX FIFO is full and the RX shift register becomes full. OE will be set as soon as this happens. The character in the shift register is then overwritten, but not transferred to the FIFO.
0	DR	Data ready
		<ul><li>0: Cleared by the CPU reading the RX buffer or by reading all the FIFO bytes.</li><li>1: Set by the RX buffer register has data or FIFO becoming no empty.</li></ul>

A00D0018	YOFF1	VOEE1	Char Register
AUUDUUI8	AUFFI	AUFFIC	nar kegiste

		4	•	
u	,	u		

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									XOFF1								
Type									RW								
Reset									0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:0	XOFF1	<b>XOFF1</b> character for software flow control Modified only when LCR = 0xBF.

#### A00D001C **SCR Scratch Register** $\mathbf{00}$ Bit 14 13 12 10 8 2 0 5 Name SCR Type RW Reset 0 0 0

Bit(s)	Name	Description
7.0	SCR	General purpose read/write register
7:0	SCR	The register will not be reset. Modified when LCR != 8'hBF.



A00D0020	AUTOBAUD	<b>EN Auto Baud Detect Enable Register</b>
AUUDUU&U	AUIUDAUD	LIA AUTO DAUG DETECT LITABLE REGISTEL

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														SLEE	AUT	AUT
Name															OBA	
Name														K_SE	UD_	UD_
														L	SEL	EN
Type														RO	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	SLEEP_ACK_SEL	Selects sleep ack when autobaud_en
		0: Support sleep_ack when autobaud_en is opened.
		1: Does not support sleep_ack when autobaud_en is opened .
1	AUTOBAUD_SEL	Selects auto-baud
		0: Support standard baud rate detection
		1: Support non_standard baud rate detection (support baud from 110 to 115200; recommended to use $26 MHz$ to auto fix) .
0	AUTOBAUD_EN	Auto-baud enabling signal
		0: Disable auto-baud function
		1: Enable auto-baud function (UARTn+0024h SPEED should be set to 0.)  Note: When AUTOBAUD_EN is active, there should not be A*/a* char before the auto baud char AT/at. If A*/a* is Inevitable, autobaud will fail and please disable AUTOBAUD_EN to reset the autobaud feature and autobaud_en again. The AUTOBAUD_EN will automatic clear when baud rate detect success.

### A00D0024 <u>HIGHSPEED</u> High Speed Mode Register

 $\mathbf{00}$ 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															SPEED	
Type															RW	
Reset															0	0

Bit(s)	Name	Description
		UART sample counter base
1:0	SPEED	0: Based on 16*baud_pulse, baud_rate = system clock frequency/16/{DLM, DLL} 1: Based on 8*baud_pulse, baud_rate = system clock frequency/8/{DLM, DLL} 2: Based on 4*baud_pulse, baud_rate = system clock frequency/4/{DLM, DLL} 3: Based on sampe_count * baud_pulse, baud_rate = system clock frequency / (sampe_count+1)/{DLM, DLL}

## A00D0028 SAMPLE\_COUN Sample Counter Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									SAMPLECOUNT								
Type									RW								
Reset									0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:0	SAMPLECOUNT	Only useful when HIGHSPEED mode = 3.

#### A00D002C SAMPLE POINT Sample Point Register

FF

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									SAMPLEPOINT								
Type												R	W				
Reset									1	1	1	1	1	1	1	1	



Bit(s)	Name	Description
7:0	SAMPLEPOINT	SAMPLE_POINT is usually (SAMPLE_COUNT-1)/2 without decimal. Effective only when HIGHSPEED=3.

## A00D0030 $\frac{AUTOBAUD\_RE}{\underline{G}}$ Auto Baud Monitor Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name									BAUD_STAT				I	BAUD_RATE					
Type										R	U		RU						
Reset									0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
7:4	BAUD_STAT	Autobaud state (only true value in standard autobaud detection)
		0: Autobaud is detecting.
		1: AT_7N1
		2: AT_7O1
		3: AT_7E1
		4: AT_8N1
		5: AT_801
		6: AT_8E1
		7: at_7N1
		8: at_7E1
		9: at_701
		10: at_8N1
		11: at_8E1
		12: at_801
		13: Autobaud detection fails
3:0	BAUD_RATE	Autobaud baud rate (only true value in standard autobaud detection)
		0: 115,200
		1: 57,600
		2: 38,400
		3: 19,200
		4: 9,600
		5: 4,800
		6: 2,400
		7: 1,200
		8: 300
		9: 110

#### A00D0034 RATEFIX AD Clock Rate Fix Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															AUT OBA UD_ RAT E_FI X	RAT E_FI X
Type															RW	RW
Reset															0	0

#### Bit(s) Name Description

AUTOBAUD\_RATE\_FI 0: Use 26MHz as system clock for UART auto baud detection X 1: Use 13MHz as system clock for UART auto baud detection



Bit(s)	Name	Description
0	RATE_FIX	0: Use 26MHz as system clock for UART TX/RX
		1: Use 13MHz as system clock for UART TX/RX

## A00D0038 AUTOBAUDSAM Auto Baud Sample Register

0D

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name											AUTOBAUDSAMPLE						
Type													R	W			
Reset											0	0	1	1	0	1	

Bit(s)	Name	Description
		clk diveision for autobaud rate detection
5:0	AUTOBAUDSAMPLE	System clk 26m: 'd13
		System clk 13m: 'd6

#### A00D003C GUARD Guard Time Added Register

**OF** 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	3 2 1 0				
Name												GUA RD_ EN	(	GUARD_CNT				
Type												RW	RW					
Reset												0	1 1 1 1					

Bit(s)	Name	Description
4	GUARD_EN	Guard interval add enabling signal
		0: No guard interval added
		1: Add guard interval after stop bit.
3:0	GUARD_CNT	Guard interval count value
		Guard interval = [1/( UART clock frequency / HIGHSPEED / {DLM, DLL}))] *GUARD_CNT.

#### A00D0040 ESCAPE\_DAT Escape Character Register

FF

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									ESCAPE_DAT								
Type												R	W				
Reset									1	1	1	1	1	1	1	1	

Bit(s)	Name	Description
7:0	ESCAPE DAT	Escape character added before software flow control data and escape character
7:0	ESCAPE_DAI	If TX data are xon (31h), with esc_en =1, UART will transmit data as esc + CEh (~xon).

#### A00D0044 ESCAPE EN Escape Enable Register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																ESC_ EN
Type																RW
Reset																0



Bit(s)	Name	Description
0	ECC EN	Adds escape character in transmitter and removes escape character in receiver by UART
0	ESC_EN	0: Does not deal with the escape character
		1: Add escape character in transmitter and remove escape character in receiver

#### A00D0048 <u>SLEEP\_EN</u> Sleep Enable Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SLEE P_E N
Type																RW
Reset	_															0

Bit(s)	Name	Description
		For sleep mode issue
		0: Does not deal with sleep mode indicate signal
0	SLEEP_EN	1: Activate hardware flow control or software control according to software initial setting when the chip enters sleep mode. Release hardware flow when the chip wakes up. However, for software control, UART sends xon when awaken and when FIFO does not reach threshold level.

#### A00D004C <u>DMA\_EN</u> DMA Enable Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													FIFO _lsr_ sel	TO_C NT_ AUT ORST	TX_ DMA _EN	RX_ DMA _EN
Type													RW	RW	RW	RW
Reset													0	0	0	0

Bit(s)	Name	Description
3	FIFO_lsr_sel	Selects FIFO LSR mode
		0: LSR will hold the first line status error state until you read the LSR register. 1: LSR will update automatically.
2	TO_CNT_AUTORST	Time-out counter auto reset register
		<ul><li>0: After RX time-out happens, SW shall reset the interrupt by reading DMA_EN.</li><li>1: The RX time-out counter will be auto reset.</li></ul>
1	TX_DMA_EN	TX_DMA mechanism enabling signal
		0: Does not use DMA in TX
		1: Use DMA in TX. When this register is enabled, the flow control will be based on the DMA threshold and generate a time-out interrupt for DMA.
0	RX_DMA_EN	RX_DMA mechanism enabling signal
		0: Does not use DMA in RX
		1: Use DMA in RX. When this register is enabled, the flow control will be based on the DMA threshold and generate a time-out interrupt

#### $A00D0050 \quad \underline{RXTRI\_AD} \qquad \quad Rx\,Trigger\,Address$

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														RXT	RIG	
Type													RW			
Reset													0	0	0	0



Bit(s)	Name	Description
3:0	RXTRIG	When { RFTL1_RFTL0}=2'b11, the RX FIFO threshold will be Rxtrig. The value is suggested to be smaller than half of RX FIFO size, which is 32 bytes.

#### A00D0054 FRACDIV\_L Fractional Divider LSB Address

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name												FRAC:	DIV_I				
Type									RW								
Reset									0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:0	FRACDIV_L	Adds sampling count (+1) from state data7 to data0 to contribute fractional divisor.only when high_speed=3.

#### A00D0058 FRACDIV\_M Fractional Divider MSB Address

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FRAC	
Tr															N	
Type Reset															RW	

Bit(s)	Name	Description
1:0	FRACDIV_M	Adds sampling count when in state stop to parity to contribute fractional divisor.only when high_speed=3.

### A00D005C FCR RD FIFO Control Register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RFTL TI		TFTL Tl	'T_ T T		CLRT	CLR R	FIFO E
Type									R	0	R	.0		RO	RO	RO
Reset									0	0	0	0		0	0	0

Bit(s)	Name	Description
7:6	RFTL1_RFTL0	RX FIFO trigger threshold
		RX FIFO contains total 32 bytes.
		0:1
		1: 6
		2: 12
		3: Use RX TRIG register data
5:4	TFTL1_TFTL0	TX FIFO trigger threshold
		TX FIFO contains total 32 bytes.
		0:1
		1: 4
		2: 8
		3: 14
2	CLRT	0: TX FIFO is not cleared.
		1: TX FIFO is cleared.
1	CLRR	0: RX FIFO is not cleared.
		1: RX FIFO is cleared.
0	FIFOE	Enables FIFO



Bit(s) Name	Description
	This bit must be set to 1 for any of other bits in the registers to have any effect.
	0: RX and TX FIFOs are not enabled.
	1: RX and TX FIFOs are enabled.



## 7. Serial Peripheral Interface Master Controller

## 7.1. General Description

The SPI (Serial Peripheral Interface) is a bit-serial, four-pin transmission protocol. Figure 7-1 is an example of the connection between the SPI master and SPI slave. The SPI controller is a master responsible of data transmission with slave.




Figure 7-1. Pin connection between SPI master and SPI slave

Figure 7-2 shows the waveform during SPI transmission. The low active CS\_N determines the start point and end point of one transaction. The CS\_N setup time, hold time and idle time are also depicted.

CPOL defines the clock polarity in the transmission. Two types of polarity can be adopted, i.e. polarity 0 and polarity 1. Figure 7-2 shows both of the clock polarity (CPOL) as examples.

CPHA defines the legal timing to sample MOSI and MISO. Two different methods can be adopted.




Figure 7-2. SPI transmission formats



Table 7-1. SPI master controller interface

Signal name	Туре	Description
CS0	0	Low active chip selection signal
CS1	0	Low active chip selection signal
SCK	0	The (bit) serial clock
MOSI	0	Data signal from master output to slave input
MISO	1	Data signal from slave output to master input

#### **7.1.1.** Features

The features of the SPI master controller are:

- Configurable CS\_N setup time, hold time and idle time
- Programmable SCK high time and low time
- Configurable transmitting and receiving bit order
- Two configurable modes for the source of the data to be transmitted: 1) In TX DMA mode, the SPI controller automatically fetches the transmitted data (to be put on the MOSI line) from memory; 2) In TX FIFO mode, the data to be transmitted on the MOSI line are written to FIFO before the start of the transaction.
- Two configurable modes for destination of the data to be received: 1) In RX DMA mode, the SPI controller automatically stores the received data (from MISO line) to memory; 2) In RX FIFO mode, the received data keep being in RX FIFO of the SPI controller. The processor must read back the data by itself.
- Adjustable endian order from/to memory system
- Programmable byte length for transmission
- Unlimited length for transmission, achieved by the operation of PAUSE mode. In PAUSE mode, the CS\_N signal will keep being active (low) after the transmission. At this time, the SPI controller is in PAUSE\_IDLE state, ready to receive the resume command. Figure 7-3 is the state transition.
- Configurable option to control CS\_N de-assertion between byte transfers. The controller supports a special transmission format called CS\_N de-assert mode. Figure 7-4 illustrates the waveform in this transmission format.
- SPI master supports connecting two SPI slaves.






Figure 7-3. Operation flow with or without PAUSE mode




Figure 7-4. CS\_N de-assert mode

#### 7.1.2. Block Diagram




Figure 7-5. Block diagram of SPI master controller



## 7.2. Register Definition

There are four SPI master controllers in this SOC. The usage of the registers below is the same except that the base address should be changed to respective one.

SPI number	Base address
SPI0	0xA0110000
SPI1	0xA0120000
SPI2	0xA0130000
SPI3	0xA0140000

Module name: SPIO Base address: (+A0110000h)

Address	Name	Width	Register Function
A0110000	SPI_CFGO	32	SPI Configuration 0 Register
A0110004	SPI_CFG1	32	SPI Configuration 1 Register
A0110008	SPI_TX_SRC	32	SPI TX Source Address Register
A011000C	SPI_RX_DST	32	SPI RX Destination Address Register
A0110010	SPI_TX_DATA	32	SPI TX DATA FIFO
A0110014	SPI_RX_DATA	32	SPI RX DATA FIFO
A0110018	SPI_CMD	32	SPI Command Register
A011001C	SPI_STATUS0	32	SPI Status 0 Register
A0110020	SPI STATUS1	32	SPI Status 1 Register
A0110024	SPI_PAD_MACR O_SEL	32	SPI pad_macro selection Register
A0110028	SPI_CFG2	32	SPI Configuration 2 Register

A0110	0000 SPI_CFG0 SPI Configuration 0 Register 0000000												0000			
Bit	31 30 29 28 27 26 25 24 23 22 21 20 19												18	17	16	
Name	CS_SETUP_COUNT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CS	_HOLI	_cou	INT						
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
			Chip select setup time
31:16	CS_SETUP_COUNT	CS_SETUP_COUNT	Setup time = (CS_SETUP_COUNT+1)*CLK_PERIOD, where CLK_PERIOD (38.46ns) is the cycle time of the clock the SPI engine adopts.
15:0	CS_HOLD_COUNT	CS_HOLD_COUNT	Chip select hold time  Hold time = (CS_HOLD_COUNT+1)*CLK_PERIOD, where CLK_PERIOD (38.46ns) is the cycle time of the clock the SPI engine adopts.



A0110	004 <u>s</u>	SPI_C	CFG1				SPI	Confi	guration 1 Register 00000000							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GI	ET_ TIO _DLY				DE VIC E_ SE L	PACKET_LENGTH									
Type		RW				RW					R	W				
Reset	0	0	0			0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			PAC	KET_I	LOOP_	CNT					CS	_IDLE	_cou	NT		
Type				R	W				RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:29	GET_TICK_DLY	GET_TICK_DLY	If the speed of SPI is not fast enough, the three bits can help tolerate get_tick timing. The timing range between get_tick is one cycle depending on CLK_PERIOD (38.46ns).
26	DEVICE_SEL	DEVICE_SEL	SPI master receives device 0 or device 1 MISO data.
25:16	PACKET_LENGTH	PACKET_LENGTH	
15:8	PACKET_LOOP_CN T	PACKET_LOOP_CN T	<b>The transmission on SPI bus consists of units bytes.</b> Hence, PACKET_LENGTH[9:0] define number of bytes in one packet; PACKET_LOOP_CNT[7:0] define the number of packets within one transaction. The number of bytes in one packet = PACKET_LENGTH + 1. The number of packets in one transaction = PACKET_LOOP_CNT + 1. Total bytes of one transaction = (PACKET_LENGTH + 1) *(PACKET_LOOP_CNT + 1).
7:0	CS_IDLE_COUNT	CS_IDLE_COUNT	Chip select idle time  Time between consecutive transaction = (CS_HOLD_COUNT+1)*CLK_PERIOD.

A0110	008 SPI TX SRC         SPI TX Source Address Register         0000000													0000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SPI_TX_SRC															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								SPI_T	X_SRC	;						
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	SPI_TX_SRC	SPI_TX_SRC	If TX_DMA_EN is set, the data to be put on the MOSI line will be kept in memory in advance, and the SPI controller will automatically read the data from memory. SPI_TX_SRC defines the memory address from which SPI controller starts to read data. The address must be aligned to word boundary.

#### A011000C SPI RX DST

#### SPI RX Destination Address Register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		SPI_RX_DST														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								SPI_R	X_DST	ľ						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	SPI_RX_DST	SPI_RX_DST	If RX_DMA_EN is set, the received data from the MISO line will be moved to memory automatically by the SPI controller. SPI_RX_DST defines the memory address to which the SPI controller starts to store the data. The address must be aligned to word boundary.

#### A0110010 SPI TX DATA

#### **SPI TX DATA FIFO**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		SPI_TX_DATA														
Type								W	/O							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							S	PI_TX	_DAT	A						
Type		WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	SPI_TX_DATA	SPI_TX_DATA	The depth of the TX FIFO is 32 bytes. Write to this register to write 4 bytes to TX FIFO. The TX FIFO pointer will automatically move toward the next four bytes. Read from this register to read 4 bytes from the FIFO, and the TX FIFO pointer will automatically move toward the next four bytes.

A0110014 SPI RX DATA	SPI RX DATA FIFO	0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		SPI_RX_DATA														
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							S	PI_RX	_DAT	A						
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	SPI_RX_DATA	SPI_RX_DATA	The depth of the RX FIFO is 32 bytes. Read from this register to read 4 bytes from RX FIFO. The RX FIFO pointer will automatically move toward the



Bit(s) Mnemonic	Name	Description
		next four bytes. Write to this register to write 4 bytes to FIFO, and the RX FIFO pointer will automatically move toward the next four bytes

A01100	)18 <u>S</u>	PI_C	<u>MD</u>				SPI (	Comn	nand	Regis	ter			00	0000	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															PAUS E_IE	FINI SH_I E
Type															RW	RW
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		RX_E NDIA N	RXM SBF	TXM SBF	TX_D MA_ E N		CPOL	СРНА	CS_P OL			PAUS E_EN		RST	RESU ME	CMD_ ACT
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW		RW	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
17	PAUSE_IE	PAUSE_IE	Interrupt enable bit of pause flag in SPI status register
16	FINISH_IE	FINISH_IE	Interrupt enable bit of finish flag in SPI status register
15	TX_ENDIAN	TX_ENDIAN	Defines whether to reverse the endian order of the data DMA from memory. Default (0) is not to reverse. Only supports DMA mode.
14	RX_ENDIAN	RX_ENDIAN	Defines whether to reverse the endian order of the data DMA to memory. Default (0) is not to reverse.
13	RXMSBF	RXMSBF	Indicates the data received from MISO line is MSB first or not. Set RXMSBF to 1 for MSB first, otherwise set it to 0.
12	TXMSBF	TXMSBF	Indicates the data sent on MOSI line is MSB first or not. Set TXMSBF to 1 for MSB first, otherwise set it to 0.
11	TX_DMA_EN	TX_DMA_EN	DMA mode enable bit of the data to be transmitted. Default (0) is not to enable.
10	RX_DMA_EN	RX_DMA_EN	DMA mode enable bit of the data being received. Default (0) is not to enable.
9	CPOL	CPOL	Control bit of the SCK polarity.
			$0 \colon \mathbf{CPOL} = 0$
			1: CPOL = 1
8	СРНА	СРНА	Defines the SPI clock format 0 or SPI clock format 1 during transmission



Bit(s)	Mnemonic	Name	Description
			0: CPHA = 0
			1: CPHA = 1
7	CS_POL	CS_POL	Control bit of chip select polarity
			0: Active low
			1: Active high
6	SAMPLE_SEL	SAMPLE_SEL	Control bit of sample edge of miso
			0: Positive edge
			1: Negative edge
5	CS_DEASSERT_EN	CS_DEASSERT_EN	Enable bit of the chip select de-assertion mode. Set it to1 to enable this mode.
4	PAUSE_EN	PAUSE_EN	Enable bit of the pause mode. Set it to 1 to enable this mode.
2	RST	RST	Software reset bit; resets the state machine and data FIFO of SPI controller. When this bit is 1, software reset is active high. The default value is 0.
1	RESUME	RESUME	This bit is used when controller is in PAUSE IDLE state. Write 1 to this bit to trigger the SPI controller resume transfer from PAUSE IDLE state.
0	CMD_ACT	CMD_ACT	Command activate bit. Write 1 to this bit to trigger the SPI controller to start the transaction.

### A011001C SPI STATUSO SPI Status 0 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUS E	FINI SH
Type															RC	RC
Reset															0	0

Bit(s)	Mnemonic	Name	Description
1	PAUSE	PAUSE	Interrupt status bit in pause mode. It will be set by the SPI controller when it completes the transaction, entering the PAUSE IDLE state.
0	FINISH	FINISH	Interrupt status bit in non-pause mode. It will be set by the SPI controller when it completes the transaction, entering the IDLE state.



A0110	020	SPI_S	STAT	<u>US1</u>		SPI Status 1 Register								0000	0001	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																BUSY
Type																RO
Reset																1

Bit(s)	Mnemonic	Name	Description
0	BUSY	BUSY	This status flag reflects the SPI controller is busy or not. This bit is low active, i.e. 0 represents the SPI controller is busy now.
			1'b1: Idle
			1'b0: Busy

#### SPI pad\_macro selection 0000000 A0110024 SPI PAD MACRO SEL Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														PAD_	MACR	O_SEL
Type															RW	
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2:0	PAD_MACRO_SEL	PAD_MACRO_SEL	Selects which PAD group SPI will use

Note:

SPI0 pad macro A = 0, SPI0 pad macro B = 1; SPI1 pad macro A = 0, SPI1 pad macro B = 2; SPI2 pad macro A = 0, SPI2 pad macro B = 2;

SPI3 pad macro A = 0, SPI3 pad macro B = 1;

#### **SPI Configuration 2 Register** A0110028 SPI\_CFG2 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		SCK_LOW_COUNT														
Type		RW														
Reset	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SCK	_HIG	H_COI	U <b>NT</b>						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description	



Bit(s)	Mnemonic	Name	Description
31:16	SCK_LOW_COUNT	SCK_LOW_COUNT	SCK clock low time = (SCK_LOW_COUNT+1)*CLK_PERIOD
15:0	SCK_HIGH_COUNT	SCK_HIGH_COUNT	SCK clock high time = (SCK_HIGH_COUNT+1)*CLK_PERIOD.



## 8. Serial Peripheral Interface Slave Controller

### 8.1. General Description

The SPI (Serial Peripheral Interface) is a bit-serial, four-pin transmission protocol. Figure 8-1 is an example of the connection between the SPI master and SPI slave. The SPI slave controller can be configured by SPI master transmit data, it is a slave responsible of data transmission with the master.




Figure 8-1. Pin connection between SPI master and SPI slave

Figure 7-2 shows the waveform during the SPI transmission. The low active CS\_N determines the start point and end point of one transaction. The CS\_N setup time, hold time and idle time are also depicted.

CPOL defines the clock polarity in the transmission. Two types of polarity can be adopted, i.e. polarity 0 and polarity 1. Figure 7-2 shows both of the clock polarity (CPOL) as examples.

CPHA defines the legal timing to sample MOSI and MISO. Two different methods can be adopted.




Figure 8-2. SPI transmission formats



Signal name	Туре	Description
CS	1	Low active chip selection signal
SCK	1	The (bit) serial clock (Max SCK clock rate is 13MHz.)
MOSI	ı	Data signal from master output to slave input
MISO	0	Data signal from slave output to master input

Table 8-1. SPI slave controller interface

#### 8.1.1. Features

The SPI slave controller has eight commands that can be configured by SPI master transmit data. The commands include "power-off", "power-on", "configure-write", "configure-read", "write-data", "read-data", "write-status" and "read-status". The command waveform is shown in Figure 8-3.




Figure 8-3. SPI slave controller commands waveform

#### **SPI slave control flow**

The SPI slave control flow is shown in Figure 8-4.




Figure 8-4. SPI slave control flow diagram



First, SPI master transmits "power-on" command to turn on SPI slave controller then transmits "config-read/write" command to configure the transfer data length and read/write address of the memory. After SPI slave is configured, it can send/receive data package with SPI master by "read/write-data" command. Finally, use "power-off" command to turn off SPI slave controller. In each state, SPI master transmits "read-status" command to poll SPI slave situation. If SPI master detects error flag bit of state, it should send "write-status" command to clear the bit and poll this bit until it turns low. Detailed descriptions of SPI slave command are shown in Table 8-2 and the SPI slave status in

Table 8-3.

Table 8-2. SPI slave command description

Cmd field [7:0]	CMD default code	Data field	Usage
Read Data (RD)	8'b81	N bytes. Burst data payload	Master read data
Write Data (WD)	8'h06	N bytes. Burst data payload	Master write data
Read Status (RS)	8'h0A	1 byte	Master reads slave status register
Write Status (WS)	8'h08	1 byte	Master writes slave status register to clear error bit (i.e. write 1 to clear).
Config Read (CR)	8'h02	4 bytes addr, 4 bytes data length	Master configure slave to start read data.
Config Write (CW)	8'h04	4 bytes addr, 4 bytes data length	Master configures slave to start write data.
Power On (PWRO)	8'h0E	0 byte	Master uses this configure CMD to wake up system and tell MCU to turn on SLAVE.
Power Off (PWRF)	8'h0C	0 byte	Master uses this configure CMD to wake up system and tell MCU to turn off SLAVE.

Table 8-3. SPI slave status description (use RS command to poll SPI slave status)

Function	Bit	Usage	Interrupt source
SLV_ON	0	Master polls this bit until slave is on after sending POWERON CMD.	N
SR_CFG_SUCCESS	1	Master checks this bit to know if CW/CR command is successful.	N
SR_TXRX_FIFO_RDY	2	If master configures read/write, when slave is ready to send/receive data, the master can send RD/WD command. Clean: After SPI slave receives CR/CW command.	N
SR_RD_ERR	3	After a RD command, master can read this bit to know if there is error in the read transfer. If there is error, master should send WS command to clear this bit and poll this bit until this bit turns 0.	Υ
SR_WR_ERR	4	After a WD command, master can read this bit to know if there is error in the write transfer. If there is error, master should send WS command to clear this bit and poll this bit until this bit turns 0.	Υ
SR_RDWR_FINISH	5	After RD/WD transaction, master can poll this bit to know if the	Υ



Function	Bit	Usage	Interrupt source
		read/write transfer is finished. Clean: After SPI slave receives CR/CW command.	
SR_TIMOUT_ERR	6	Indicates SPI slave does not receive or send data for some time.  If there is error, master should send WS command to clear this bit and poll this bit until this bit turns 0.	Υ
SR_CMD_ERR	7	If master sends an error CMD at the first byte, master can know the error status through the received data. Clean: After SPI slave receives correct command.	N




Figure 8-5. Config read/write (CR/CW) command format

The features of the SPI slave controller are:

- Configurable transmitting and receiving bit order
- The SPI slave controller automatically fetches the transmitted data (to be put on the MISO line) from memory.
- The SPI slave controller automatically stores the received data (from MOSI line) to memory.
- Programmable byte length for transmission
- Adjustable time out interrupt threshold, if the time that SPI slave does not receive or send data is exceeded.



#### 8.1.2. Block Diagram




Figure 8-6. Block diagram of SPI slave controller

## 8.2. Register Definition

There is one SPI slave controller in this SOC. The usage of the registers below is the same except that the base address should be changed to respective one.

#### Module name: SPISLV Base address: (+A0150000h)

Address	Name	Width	Register Function
A0150000	SPISLV TRANS TY PE	32	SPISLV Transfer Information Register
A0150004	SPISLV TRANS LE NGTH	32	SPISLV Transfer Length Register
A0150008	SPISLV_TRANS_AD DR	32	SPISLV Transfer Address Register
A015000C	SPISLV_CTRL	32	SPISLV Control Register
A0150010	SPISLV_STATUS	32	SPISLV Status Register
A0150014	SPISLV_TIMOUT_T HR	32	SPISLV Timeout Threshold Register
A0150018	SPISLV_SW_RST	32	SPISLV SW Reset Register
A015001C	SPISLV BUFFER B ASE ADDR	32	SPISLV Buffer Base Address Register
A0150020	SPISLV BUFFER SI ZE	32	SPISLV Buffer Size Register
A0150024	SPISLV_IRQ	32	SPISLV IRQ Register
A0150028	SPISLV MISO EAR LY HALF SCK	32	SPISLV MISO EARLY HALF SCK Register
A015002C	SPISLV CMD DEFI NEO	32	SPISLV Command0 Define
A0150030	SPISLV CMD DEFI NE1	32	SPISLV Command1 Define



## SPISLV TRAN SPISLV Transfer Information Register A0150000

0000200

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						DBG_ STA		DIR			CI	MD_RI	ECEIVI	ED		
Type						R	0	RO				R	0			
Reset						1	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
10:9	DBG_AHB_ STATUS	_DBG_AHB_STATUS	10: IDLE 00: BUST transfer 01: SINGLE WORD transfer 11: SINGLE BYTE transfer
8	DIR	DIR	DIR=1: DMA write memory DIR=0: DMA read memory
7:0	CMD_RECI	ECMD_RECEIVED	Command spislv receives

#### $\frac{SPISLV\_TRAN}{S\_LENGTH} \ SPISLV \ Transfer \ Length \ Register$ A0150004

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							TRAN	S_LE	NGTH[	31:16]						
Type								R	:О							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							TRAN	IS_LE	NGTH	[15:0]						
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s) Mnemonic Name	Description
31:0 <b>TRANS_LE</b> TRANS_LENGTH <b>NGTH</b>	Transfer length which SPI master has configured  1: 1 byte transfer n: n byte transfer

#### SPISLV TRAN SPISLV Transfer Address Register A0150008

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							TRA	NS_A	<b>DDR[3</b> :	1:16]						
Type								R	:О							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							TRA	NS_A	DDR[1	5:0]						
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic Name	Description
31:0 <b>TRANS_AD</b> TRANS_ADDR <b>DR</b>	Transfer address which SPI master has configured



### A015000C SPISLV CTRL SPISLV Control Register

0001000	ļ
0	,

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																POW ER_O N_IN T_EN
Type																RW
Reset																1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DE_A DDRE	MA_S W_R		TXMS BF	RXMS BF		CFG_ FINIS	FG_F INISH _INT		UT_E RR_I	S_FI	DATA	_			SIZE_ OF_A DDR
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Bit(s)	Mnemonic	Name	Description
16	POWER_O N_INT_EN		Defines POWER ON command IRQ enable.
15	DE_ADDRI		Indicates whether software decode address is sent by SPI master
	SS_EN		0: SW will not decode address. HW should judge whether master is configured successfully.
			1: SW will decode address. HW does not need to judge whether master is configured successfully.
14	TX_DMA_S W_READY		Indicates SW has received IRQ after SPI master sends CR/RD CMD and configures data, prepares TX DATA and configures DMA address; HW can start TX DMA transfer
13	RX_DMA_ SW_READ Y		Indicates SW has received IRQ after SPI master sends CW/WR CMD and configures data, configures DMA address; HW can start RX DMA transfer
12	TXMSBF	TXMSBF	<b>Indicates the data sent on MISO line is MSB first or not</b> Set RXMSBF to 1 for MSB first; otherwise set it to 0.
11	RXMSBF	RXMSBF	Indicates the data received from MOSI line is MSB first or not Set TXMSBF to 1 for MSB first; otherwise set it to 0.
10	POWER_O FF_INT_E N		Defines POWER OFF command IRQ enable
9	WR_CFG_I INISH_INT _EN		Defines CW configure finishing IRQ enable
8	RD_CFG_F INISH_INT _EN		Defines CR configure finishing IRQ enable
7	RD_TRANS _FINISH_I NT_EN		Defines RD data finishing IRQ enable
6	TMOUT_E RR_INT_E N		Defines TIMEOUT IRQ enable
5	WR_TRAN S_FINISH_ INT_EN		Defines WR data finishing IRQ enable
4	WR_DATA _ERR_INT		Defines WR data error IRQ enable



Bit(s)	Mnemonic	Name	Description
	_EN		
3	RD_DATA_ ERR_INT_ EN		Defines RD data error IRQ enable
2	CPOL	CPOL	Control bit of the SCK polarity 0: CPOL = 0 1: CPOL = 1
1	СРНА	СРНА	<b>Defines SPI Clock Format 0 or SPI Clock Format 1 during transmission</b> 0: CPHA = 0 1: CPHA = 1
0	SIZE_OF_AI DR	OSIZE_OF_ADDR	<b>Defines CW/CR command format</b> 0: Data filed includes 2 byte transfer address and 2 byte transfer length. 1: Data filed includes 4 byte transfer address & and byte transfer length.

A 0170010	<b>SPISLV</b>	<b>STAT</b>	SPISLV Status Register
A0150010	<u>US</u>		SPISLV Status Register

000000	0
	0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
N.T			CD D	SR_P	CD III	~~ ~	SR_C	SR_C		SP TI	SR R			SD T	SR_C	
Name			OWE R_ON	OWE R_OF F	SK_W R_FI NISH	SR_R D_FI NISH	FG_ WRIT E_FI NISH	FG_R EAD_ FINIS H	SR_C MD_E RROR	MOU T_ER R	DWR _FINI SH	SR_W R_ER R	SR_R D_ER R	XRX_ FIFO_ RDY	FG_S UCES S	SLV_
Type			OWE R_ON	OWE R_OF F	R_FI NISH	SR_R D_FI NISH	FG_ WRIT E_FI NISH	FG_R EAD_ FINIS	SR_C MD_E RROR	MOU T_ER R	DWR _FINI SH	SR_W R_ER R	SR_R D_ER R	XRX_ FIFO_ RDY	FG_S UCES	SLV_

Bit(s)	Mnemonic	Name	Description
13	SR_POWE R_ON	SR_POWER_ON	<b>Indicates whether SPI SLAVE receives power-on command</b> Cleared after SLV_ON = 0.
12	SR_POWE R_OFF	SR_POWER_OFF	<b>Indicates whether SPI SLAVE receives power-off command</b> Cleared after SLV_ON = 1.
11	SR_WR_FI NISH	SR_WR_FINISH	<b>Indicates whether SPI SLAVE write data is finished</b> Cleared after the next CFG read/write.
10	SR_RD_FI NISH	SR_RD_FINISH	<b>Indicates whether SPI SLAVE read data is finished</b> Cleared after the next CFG read/write.
9	SR_CFG_W RITE_FINI SH	SR_CFG_WRITE_F INISH	Indicates whether SPI receive CFG READ CMD is finished Cleared after sw_rx_dma_ready.
8	SR_CFG_R EAD_FINIS H	SR_CFG_READ_FI NISH	Indicates whether SPI receive CFG READ CMD is finished Cleared after sw_tx_dma_ready.
7	SR_CMD_E RROR	SR_CMD_ERROR	<b>Indicates whether SPI master sends an error command</b> Used for SPI master to debug; cleared after SPI master sends a correct command.
6	SR_TIMOU T_ERR	SR_TIMOUT_ERR	Indicates time-out and SPI slave does not receive or send data for some time  If there is error, master must send WS command to clear this bit and poll this bit until this bit turns to 0.
5	SR_RDWR	SR_RDWR_FINISH	Indicates whether SPI master RD/WR is finished



Bit(s)	Mnemonic Name	Description					
	_FINISH	After the master receives/sends all data, it can poll this bit to know if the read/write transfer is finished.					
		Cleared after SPI slave receives CR/CW command.					
4	<b>SR_WR_E</b> SR_WR_ERR	Indicates SPI master WR error					
	RR	After a RD command, master can read this bit to know if there is error in the write transfer through RS.					
		If there is error, master must send WS command to clear this bit and poll this bit until this bit turns to $\theta$					
3	SR_RD_ER SR_RD_ERR	Indicates SPI master RD error					
	R	After a RD command, master can read this bit to know if there is error in the read transfer through RS.					
		If there is error, master must send WS command to clear this bit and poll this bit until this bit turns to $0$ .					
2	<b>SR_TXRX</b> _ SR_TXRX_FIFO_R	Indicates TX/RX FIFO ready					
	FIFO_RDY DY	When CR, this bit used to indicate whether TX FIFO is ready. Master polls this bit to know if the slave is ready to send data, then master can send RD command.					
		When CW, this bit used to indicate whether RX FIFO is ready. Master polls this bit to know if the slave is ready to send data, then master can send WD command.					
		This bit will be cleared after SPI slave receives CR/CW command.					
1	SR_CFG_S SR_CFG_SUCESS	Indicates whether SPI master is configured successfully.					
	UCESS	Master checks this bit to know if CW/CR command is successful.					
0	SLV_ON SLV_ON	Defines SPI slave on					
		Master polls this bit until the slave is on.					

## A0150014 SPISLV TIMO UT THR SPISLV Timeout Threshold Register

00000F

I

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		SPI_TIMOUT_THR[31:16]														
Type								R'	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SPI_T	IMOU'	r_thr	[15:0]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0	SPI_TIMO	TIMOUT_THR	Timeout threshold time
	UT_THR		If the time that SPI slave does not receive or send data is exceeded,
			there will be a timeout IRO.

## A0150018 SPISLV\_SW\_R SPISLV SW Reset Register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SPI_S W_R ST
Type																RW
Reset																0



Bit(s)	Mnemonic Name	Description
0	SPI_SW_R SW_RST ST	Software reset bit; resets the state machine and data FIFO of SPI controller. When this bit is 1, software reset is active high. The default value is 0.

SPISLV\_BUFF

0000000

## A015001C ER BASE AD SPISLV Buffer Base Address Register

(

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		SPI_BUFFER_BASE_ADDR[31:16]														
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						SPI	_BUFF	ER_B	ASE_A	DDR[1	5:0]					
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## Bit(s) Mnemonic Name Description

31:0 SPI\_BUFFEBUFFER\_BASE\_AD Configurable DMA address to access memory R\_BASE\_A DR DDR

## A0150020 $\frac{SPISLV\_BUFF}{ER\_SIZE}$ SPISLV Buffer Size Register

000000

0

Bit	31															
Name		SPI_BUFFER_SIZE[31:16]														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SPI_B	UFFER	R_SIZE	E[15:0]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic Name	Description
31:0 <b>SPI_BUFFE</b> BUFFER_SIZE <b>R_SIZE</b>	Configurable BUFFER size indicating whether SPI master is configured successfully

#### A0150024 SPISLV IRQ SPISLV IRQ Register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								SR_TI MOU T_ER R_IR Q	SK_W R_ER	D_ER	SR_P WRO N_IR Q	WRO	R_FI	SK_K D_FI NISH	SR_C WR_ FINIS H_IR Q	RD_F INIS H_IR Q
Type								RC	RC	RC	RO	RC	RC	RC	RC	RC
Reset								0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
8	SR_TIMOU	SR_TIMOUT_ER	Indicates timeout IRQ
	T_ERR_IR	R_IRQ	Read clear



Bit(s)	Mnemonic	Name	Description
	Q		
7	SR_WR_E	SR_WR_ERR_IR	Indicates SPI master WR error IRQ
	RR_IRQ	Q	Read clear
6	SR_RD_ER	SR_RD_ERR_IR	Indicates SPI master RD error IRQ
	R_IRQ	Q	Read clear
5	SR_PWRO N_IRQ	SR_PWRON_IRQ	<b>Indicates slave receiving power-on IRQ</b> Cleared by SLV_ON = 1
4	SR_PWRO FF_IRQ	SR_PWROFF_IR Q	Indicates receiving power-off CMD IRQ Read clear
3		SR_WR_FINISH _IRQ	Indicates SPI master WR is finished Read clear
2	SR_RD_FI	SR_RD_FINISH_	Indicates SPI master RD finished IRQ
	NISH_IRQ	IRQ	Read clear
1	SR_CWR_F	SR_CWR_FINIS	Indicates SPI master configure write transfer finished IRQ
	INISH_IRQ	H_IRQ	Read clear
0	SR_CRD_F	SR_CRD_FINISH	<b>Indicates SPI master configure read transfer finished IRQ</b>
	INISH_IRQ	_IRQ	Read clear

# A0150028 SPISLV\_MISO EARLY HALF SCK Register 00000000 F\_SCK

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SPI_ MISO _EAR LY_H ALF_ SCK
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	SPI_MISO_ EARLY_HA LF_SCK		<b>Defines whether to send miso early harf sck cycle</b> Used for improving SPI timing

## A015002C SPISLV CMD SPISLV Command0 Define

080A0681

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		CMD_WS								CMD_RS						
Type	RW								RW							
Reset	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				CMD	_WR					CMD_RD						
Type		RW										R	W			
Reset	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	1



Bit(s)	Mnemonic	Name	Description
31:24	CMD_WS	CMD_WS	Defines Write Status (WR) command value
23:16	CMD_RS	CMD_RS	Defines Read Status (RS) command value
15:8	CMD_WR	CMD_WR	Defines Write Data (WR) command value
7:0	CMD_RD	CMD_RD	Defines Read Data (RD) command value

## A0150030 SPISLV CMD SPISLV Command1 Define

**0C0E040** 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name		CMD_POWEROFF								CMD_POWERON							
Type				R'	W				RW								
Reset	0	0	0	0	1	1	0	0	0	0	0	0	1	1	1	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				CMD	_CW				CMD_CR								
Type		RW										R'	W				
Reset	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	

Bit(s)	Mnemonic	Name	Description
31:24	CMD_POW EROFF	CMD_POWEROFF	Defines power-off command value
23:16	CMD_POW ERON	CMD_POWERON	Defines power-on command value
15:8	CMD_CW	CMD_CW	<b>Defines Configure Write (CW) command value</b>
7:0	CMD_CR	CMD_CR	Defines Configure Read (CR) command value



### 9. Inter-Integrated Circuit Controller

### 9.1. General Description

Inter-Integrated Circuit (I2C) is a two-wire serial interface. The two signals are SCL and SDA. SCL is a clock signal driven by the master. SDA is a bi-directional data signal that can be driven by either the master or the slave. This generic controller supports the master role and conforms to the I2C specification.

#### 9.1.1. Feature

- I2C compliant master mode operation
- Adjustable clock speed for LS/FS mode operation
- Supports 7-bit/10-bit addressing
- Supports high-speed mode
- Supports slave clock extension
- Supports DMA mode
- START/STOP/REPEATED START condition
- Manual/DMA transfer mode
- Multi-write per transfer (up to 15 data bytes)
- Multi-read per transfer (up to 15 data bytes)
- Multi-transfer per transaction
- Combined format transfer with length change capability
- Active drive/wired-and I/O configuration

#### 9.1.2. Manual/DMA Transfer Mode

The controller offers two types of transfer mode, manual and DMA.

When manual mode is selected, in addition to the slave address register, the controller has a built-in 8-byte deep FIFO which allows MCU to prepare up to eight bytes of data for a write transfer, or read up to eight bytes of data for a read transfer.

When DMA mode is enabled, the data to and from the FIFO is controlled via DMA transfer and therefore supports up to 15 bytes of consecutive read or write, with the data read from or write to another memory space. When DMA mode is enabled, the flow control mechanism is also implemented to hold the bus clk when FIFO underflow or overflow condition is encountered.



#### 9.1.3. Transfer Format Support


This controller is designed to be as generic as possible to support a wide range of devices that may utilize different combinations of transfer formats. Here are the transfer format types that can be supported through different software configurations.

#### **Wording convention note**


- Transfer = Anything encapsulated within a Start and Stop or Repeated Start.
- Transfer length = Number of bytes within the transfer
- Transaction = This is the top unit. Everything combined equals one transaction.
- Transaction length = Number of transfers to be conducted.



#### **Single-byte access**




#### **Multi-byte access**






#### Multi-byte transfer + multi-transfer (same direction)

Multi Byte Write + Multi Transfer




Multi Byte Read + Multi Transfer



#### Multi-byte transfer + multi-transfer w RS (same direction)

Multi Byte Write + Multi Transfer + Repeated Start




X transfers

#### Combined write/read with Repeated Start (direction change)

#### Note:

- 1. Only supports write and then read sequence. Read and then write is not supported.
- 2. In this format, transaction is 2


Combined Multi Byte Write + Multi Byte Read






#### 9.1.4. Programming Guide

#### Common transfer programmable parameters



#### Output waveform timing programmable parameters



## 9.2. Register Definition

There are four I2C channels in this SOC.

I2C number	Base address	Feature	Source clock		
I2C0	0xA0210000	Supports DMA mode	Fix 26M		
I2C1	0xA0220000	Supports DMA mode	Fix 26M		
I2C2	0xA01B0000	Does not support DMA mode	Bus clock		
I2C_d2d	0xA2150000	Does not support DMA mode	Bus clock		





Module name: I2C\_SCCB\_Controller base address: (+A0210000)

Address	Name	Width	Register function
A0210000	DATA_PORT	16	Data port register
A0210004	SLAVE_ADDR	16	Slave address register
A0210008	INTR MASK	16	Interrupt mask register This register provides masks for the corresponding interrupt sources as indicated in the intr_stat register.  1 = Allow interrupt 0 = Disable interrupt Note: When disabled, the corresponding interrupt will not be asserted; however intr_stat will still be updated with the status, i.e. mask does not affect intr_stat register values.
A021000C	INTR STAT	16	Interrupt status register When an interrupt is issued by the I2C controller, this register will need to be read by MCU to determine the cause for the interrupt. After this status is read and appropriate actions are taken, the corresponding interrupt source will need to be written 1 to clear.
A0210010	CONTROL	16	Control register
A0210014	TRANSFER LEN	16	Transfer length register (number of bytes per transfer)
A0210018	TRANSAC LEN	16	Transaction length register (number of transfers per transaction)
A021001C	DELAY_LEN	16	Inter delay length register
A0210020	<u>TIMING</u>	16	Timing control register LS/FS only. This register is used to control the output waveform timing. Each half pulse width, i.e. each high or low pulse, is equal to (step_cnt_div+1)*(sample_cnt_div + 1)/13MHz
A0210024	<u>START</u>	16	Start register
A021002C	CLOCK_DIV	16	Clock divergence of I2C source clock
A0210030	FIFO STAT	16	FIFO status register
A0210038	FIFO_ADDR_CLR	16	FIFO address clear register
A0210040	IO CONFIG	16	IO config register This register is used to configure the I/O for the SDA and SCL lines to select between normal I/O mode, or open-drain mode to support wired-and bus.
A0210048	<u>HS</u>	16	High speed mode register  This register contains options for supporting high speed operation features.  Each HS half pulse width, i.e. each high or low pulse, is equal to (step_cnt_div+1)*(sample_cnt_div + 1)/13MHz
A0210050	<u>SOFTRESET</u>	16	Soft reset register
A0210060	<u>SPARE</u>	16	SPARE
A0210064	<u>DEBUGSTAT</u>	16	Debug status register
A0210068	<b>DEBUGCTRL</b>	16	Debug control register
A021006C	TRANSFER_LEN_	16	Transfer length register (number of bytes per



Address	Name	Width	Register function
	<u>AUX</u>		transfer)

#### A0210000 DATA PORT Data Port Register

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									DATA_PORT								
Type									RW								
Reset									0	0	0	0	0	0	0	0	

Bit(s) Mnemonic Name	Description
	FIFO access port
7:0 <b>DATA_POR</b> DATA_PORT	During master write sequences (slave_addr $[0] = 0$ ), this port can be written by APB, and during master read sequences (slave_addr $[0] = 1$ ), this port can be read by APB.
7:0 T DATA_PORT	Note: Slave_addr must be set correctly before accessing FIFO.
	For debugging only: If the fifo_apb_debug bit is set, FIFO can be read and written by the APB.

#### A0210004 SLAVE ADDR Slave Address Register

**00BF** 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									SLAVE_ADDR							
Type									RW							
Reset									1	0	1	1	1	1	1	1

Bit(s) Mnemonic Name	Description
7:0 SLAVE_AD SLAVE_ADDR	Specifies the slave address of the device to be accessed Bit 0 is defined by the I2C protocol as a bit that indicates the direction of transfer. 0: Master write 1: Master read

A0210008	<u>INTR</u>	<u>MASK</u>	Interrupt Mas	k Register
----------	-------------	-------------	---------------	------------

0007

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														MASK _HS_ NACK ER	MASK	MASK _TRA NSAC _COM P
Type														RW	RW	RW
Reset														1	1	1

#### Overview

This register provides masks for the corresponding interrupt sources as indicated in intr\_stat register. (1 = allow interrupt 0 = disable interrupt) Note that when disabled, the corresponding interrupt will not be asserted; however the intr\_stat will still be updated with the status, i.e. mask does not affect intr\_stat register values.

Bit(s)	Mnemonic	Name	Description
2		_MASK_HS_NACKE R	Setting this value to 0 will mask HS_NACKERR interrupt signal.
1	MASK_AC KERR	MASK_ACKERR	Setting this value to 0 will mask ACK_ERR interrupt signal.
0	MASK_TRA NSAC_COM P	MMASK_TRANSAC_ ICOMP	Setting this value to 0 will mask TRANSAC_COMP interrupt signal.



#### A021000C INTR STAT Interrupt Status Register

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														HS_N ACKE RR	ACIZE	TRAN SAC_ COM P
Type														W1C	W1C	W1C
Reset														0	0	0

#### **Overview**

When an interrupt is issued by i2c controller, this register will need to be read by mcu to determine the cause for the interrupt. After this status has been read and appropriate actions are taken, the corresponding interrupt source will need to be write 1 cleared.

Bit(s)	Mnemonic Name	Description
2	HS_NACKEHS_NACKERR RR	This status will be asserted if HS master code nack error detection is enabled. If enabled, HS master code nack err will cause transaction to end and stop will be issued.
1	ACKERR ACKERR	This status will be asserted if ACK error detection is enabled. If enabled, ackerr will cause transaction to end and stop will be issued.
0	TRANSAC_ TRANSAC_COMP COMP	This status will be asserted when a transaction has completed successfully.

#### A0210010 CONTROL Control Register

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										TRAN SFER _LEN _CHA NGE	DD D	DIR_ CHAN GE	CLK_ EXT_ EN	DMA _EN	RS_S TOP	
Type										RW	RW	RW	RW	RW	RW	
Reset										0	0	0	0	0	0	

#### **Overview**

Bit(s)	Mnemonic	Name	Description
6	TRANSFER _LEN_CHA NGE		This options specifies whether or not to change the transfer length after the fist transfer completes. If enabled, the transfers after the first transfer will use the transfer_len_aux parameter.
5	ACKERR_E ET_EN	ACKERR_DET_EN	This option enables slave ack error detection. When enabled, if slave ack error is detected, the master will terminate the transaction by issuing a STOP condition then assert ackerr interrupt. MCU should handle this case appropriately then reset the FIFO address before reissuing transaction. If this option is disabled, the controller will ignore slave ack error and keep on scheduled transaction.  0: Disable 1: Enable
4	DIR_CHAN GE	DIR_CHANGE	This option is used for combined transfer format, where the direction of transfer is to be changed from write to read after the FIRST RS condition.  Note: When set to 1, the transfers after the direction change will be based on the transfer_len_aux parameter.  0: Disable 1: Enable
3	CLK_EXT_ EN	CLK_EXT_EN	I2C spec allows slaves to hold the SCL line low if it is not yet ready for further processing. Therefore, if this bit is set to 1,

Bit(s)	Mnemonic	Name	Description
			master controller will enter a high wait state until the slave releases the SCL line.
2	DMA_EN	DMA_EN	By default, this is disabled, and FIFO data should be manually prepared by MCU. This default setting should be used for transfer sizes of less than 8 data bytes and no multiple transfer is configured. When enabled, DMA requests will be turned on, and the FIFO data should be prepared in memory.
1	RS_STOP	RS_STOP	In LS/FS mode, this bit affects multi-transfer transaction only. It controls whether or not REPEATED-START condition is used between transfers. The last ending transfer always ends with a STOP.
			In HS mode, this bit must be set to 1. 0: Use STOP 1: Use REPEATED-START

### A0210014 TRANSFER LETransfer Length Register (Number of Bytes per N Transfer)

0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													TI	RANSF	ER_LE	:N
Type														R'	W	
Reset													0	0	0	1

Bit(s)	Mnemonic Name	Description
3:0	TRANSFER TRANSFER_LEN	Indicates the number of data bytes to be transferred in 1 transfer unit (excluding slave address byte)
3.0	_LEN TRANSFER_LEN	Note: The value must be set to be bigger than 1; otherwise no transfer will take place.

### A0210018 TRANSAC LE Transaction Length Register (Number of Transfers per Transaction) 0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											T	RANSA	AC_LE	N		
Type												R'	W			
Reset									0	0	0	0	0	0	0	1

Bit(s) Mnemonic	Name	Description
7:0 TRANSAC	- TRANSAC_LEN	Indicates the number of transfers to be transferred in 1 transaction  Note: The value must be set to be bigger than 1; otherwise no transfer will take place.

#### A021001C DELAY LEN Inter Delay Length Register

0002

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												DELAY	Y_LEN			
Type												R'	W			
Reset									0	0	0	0	0	0	1	0

Bit(s) Mnemonic Name	Description
7:0 <b>DELAY_LE</b> DELAY_LEN	Sets up wait delay between consecutive transfers when RS_STOP bit is set to 0 Unit: Half the pulse width



A02100	A0210020 <u>TIMING</u>					Timing Control Register										00001303		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	DATA _REA D_AD J	DATA	_REAI E	)_TIM		SAMP	PLE_CI V	NT_DI				S	ГЕР_С	NT_D	<b>IV</b>			
Type	RW		RW				RW						R	W				
Reset	0	0	0	1		0	1	1			0	0	0	0	1	1		

Bit(s)	Mnemonic Name	Description
15	<b>DATA_REA</b> DATA_READ_ADJ <b>D_ADJ</b>	When set to 1, data latch in sampling time during master reads are adjusted according to DATA_READ_TIME value. Otherwise, by default, data is latched in at half of the high pulse width point. This value must be set to less than or equal to half the high pulse width.
14:12	DATA_REA DATA_READ_TIME D_TIME	This value is valid only when DATA_READ_ADJ is set to 1. This can be used to adjust so that data is latched in at earlier sampling points (assuming data is settled by then)
10:8	SAMPLE_C SAMPLE_CNT_DIV NT_DIV	Used for LS/FS only. This adjusts the width of each sample. (sample width = sample_cnt_div*f_clock_div Mhz)
5:0	STEP_CNT STEP_CNT_DIV _DIV	Specifies the number of samples per half pulse width (i.e. each high or low pulse)  Cannot be 0.

A02100	24	<b>STAR</b>	•		Start Register										0000	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STAR T
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	START	START	Starts the transaction on the bus
U	SIAKI	SIAKI	It is auto de-asserted at the end of the transaction.

### A021002C <u>CLOCK DIV</u> Clock divergence of I2C source clock

0004
------

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														CL	CLOCK_DIV	
Type														RW		
Reset														1	0	0

**Overview** 

Bit(s) Mnemonic Name	Description
2:0 <b>CLOCK_DI</b> CLOCK_DIV <b>V</b>	f_clock_div = source clock/(CLOCK_DIV + 1)

#### A0210030 FIFO STAT FIFO Status Register

0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RD_ADDR WR_ADDR						I	TIFO_C	FFSE	Г			_	RD_E MPTY		
Type		R	0		RU				RU						RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0			0	1

Bit(s)	Mnemonic Name	Description
15:12	RD_ADDR RD_ADDR	Current RD address pointer Only bit [2:0] have physical meanings.
11:8	WR_ADDR WR_ADDR	Current WR address pointer Only bit [2:0] have physical meanings.
7:4	FIFO_OFFSFIFO_OFFSET ET	wr_addr[3:0] - rd_addr[3:0]
1	WR_FULL WR_FULL	Indicates FIFO is full
0	RD_EMPTYRD_EMPTY	Indicates FIFO is empty

### $\begin{array}{ccc} A0210038 & \underline{FIFO\_ADDR\_CL} & FIFO\_Address \ Clear \ Register \\ \underline{R} \end{array}$

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FIFO _ADD R_CL R
Type																WO
Reset																0

Bit(s)	Mnemonic	Name	Description
0	FIFO_ADD R_CLR	FIFO_ADDR_CLR	When written 1'b1, a one pulse fifo_addr_clr will be generated to clear the FIFO address to 0.

#### A0210040 IO CONFIG IO Config Register

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													IDLE _OE_ EN		SDA_ IO_C ONFI G	SCL_I O_CO NFIG
Type													RW		RW	RW
Reset													0		0	0

 $\textbf{Overview:} \ This \ register \ is \ used \ to \ configure \ the \ I/O \ for \ the \ SDA \ and \ SCL \ lines \ to \ select \ between \ normal \ I/O \ mode \ or \ open-drain \ mode \ to \ support \ wired-and \ bus.$ 

Bit(s)	Mnemonic Name	Description
3	IDLE_OE_ IDLE_OE_EN EN	0: Does not drive bus in idle state 1: Drive bus in idle state
1	SDA_IO_C SDA_IO_CONFIG	0: Normal tristate I/O mode



Bit(s)	Mnemonic Name	Description
	ONFIG	1: Open-drain mode
0	SCL_IO_C SCL_IO_CONFIG ONFIG	0: Normal tristate I/O mode 1: Open-drain mode

A0210048	<u>HS</u>	High Speed Mode Register
----------	-----------	--------------------------

0102

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		HS_SAMPLE_CNT							MAS	TER_C	CODE			HS_N ACKE RR_D ET_E N	HS_E N	
Type			RW				RW				RW				RW	RW
Reset		0	0	0		0	0	1		0	0	0			1	0

**Overview:** This register contains options for supporting high speed operation features Each HS half pulse width, i.e. each high or low pulse, is equal to  $(step\_cnt\_div+1)*(sample\_cnt\_div+1)/13MHz$ .

Bit(s)	Mnemonic Name	Description
14:12	HS_SAMPLHS_SAMPLE_CNT_ E_CNT_DI DIV V	When the high-speed mode is entered after the master code transfer is completed, the sample width will become dependent on this parameter.
10:8	HS_STEP_ HS_STEP_CNT_DI CNT_DIV V	When the high-speed mode is entered after the master code transfer is completed, the number of samples per half pulse width will become dependent on this value.
6:4	MASTER_C MASTER_CODE ODE	This is the 3 bit programmable value for the master code to be transmitted.
1	HS_NACKEHS_NACKERR_DE RR_DET_E T_EN	Enables NACKERR detection during the master code transmission
	N	When enabled, if NACK is not received after the master code is transmitted, the transaction will be terminated with a STOP condition.
0	HS_EN HS_EN	Enables high-speed transaction Note: rs_stop must be set to 1.

#### A0210050 SOFTRESET Soft Reset Register

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SOFT _RES ET
Type																WO
Reset																0

Bit(s)	Mnemonic Name	Description
0	SOFT_RES ET SOFT_RESET	When written 1'b1, a one pulse soft reset will be used as synchronous reset to reset the I2C internal hardware circuits.

#### A0210060 SPARE SPARE

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													SPARE			
Type													RW			
Reset													0	0	0	0



Bit(s)	Mnemonic	Name	Description
3:0	SPARE	SPARE	Reserved for future use

#### A0210064 DEBUGSTAT Debug Status Register

0020

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									BUS_ BUSY	ER_	MAST ER_R EAD		MASTER_STATE				
Type									RO	RO	RO	RO					
Reset							_		0	0	1	0	0	0	0	0	

Reset							0	0	1	0	0	0	0		0
Bit(s)	Mnemonic	Name	<u>,                                      </u>		Des	cription	<u> </u>								
7	BUS_BUSY					erved	-								
6	MASTER_ WRITE			RITE	For	debuggi	i <b>ng only</b> nsfer is in t	he ma	ster wr	rite dir.					
5	MASTER_R EAD	RMAST	ER_R	EAD		debuggi urrent tra	<b>ing only</b> nsfer is in t	he ma	ster rea	ad dir.					
4:0	MASTER_S TATE	SMAST	ER_ST	ГАТЕ	(Fo 0: Ic 1: I2 2: I2 3: I2 b 4: I2 (I 5: I2 S 6: I2 S 8: I2 S 9: I2 10: I	r debugg dle state de master de master de master de master de master de master de master CK bit is s de master CL=0, SD de master de master de master de master de master de master de master de master de mas	is preparin is sending /slave is proposit can be clearly stable when /slave is proposit (O: Repeater is in Gelay or is in FIFO (O: Repeater is waster is waster is waster is waster is preparing (O: Repeater is in FIFO (O: Repeater is in FIFO (O: Repeater is waster is preparied only in learly (O: Repeater is waster is waster is waster is waster is preparied only in learly (O: Repeater is waster is waster is waster is waster is preparied only in learly (O: Repeater is waster is preparied only in learly (O: Repeater is waster is waster is preparied only in learly (O: Repeater is preparied only in learly (O: Repea	g to see out the eparimanged ansmit en SCL eparimit can lansmit in SCL=ag to see Stop bout steed-start book wait seed start book wait seed start book ansmit for realiting for senigh-spinish spinish-	nd out e start g to tra when ting da =1.) g to tra be char ting th 1.) and out it; 1: R to bit; 1: etweer state; F ster is v ading to care. eend out	the starbit, SCL=0 at a bit, SCL=0 at a bit, sansmit anged when ACK at stop be the peater or repeated or repeated or writing transact A contract data ansacti	rt bit, S L=1, SI data bi .) SCL=1, the AC hen SC bit, SC it or re d-start ated-start it) ransfer ing tra for DM tion, it oller to	SCL=1, DA=0. it, SCL= s SDA= K bit, S L=0.) L=1, SI peated bit) art bit, s, SCL= means o read c master of L=0, SI	SDA=  =0, SE  data b  CCL=0  DA=0.  -start  SCL=  =1, SD  on, it is is recoller in FIFO  lata fr  code. To DA=da	il.  A= it.  (T bit  A= rea to is com Thiata	=data The The full full
					13: I 14: I	SCL=0.) 2C maste only in hig code. (Dat 2C maste SDA=nacl	r is sending gh-speed tr ta bit of ma r/slave is p k bit. (The l	g out d ansact ster co repari NACK	ata bit ion, SC ode is s ng to ti bit can	of mas CL=1, S table w ransmit i be cha	ter cod DA=da hen SC t the N nged v	e. This ita bit o CL=1.) ACK bi	state of mas	is u ter =0	),

state is used only in high-speed transaction.

state is used only in high-speed transaction.

15: I2C master/slave is transmitting the NACK bit, SCL=1, SDA=1. This

A0210068	<b>DEBUGCTRL</b>	<b>Debug Control Register</b>

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															APB_ DEBU G_RD	FIFO _APB _DEB UG
Type															WO	RW
Reset															0	0

Bit(s)	Mnemonic Name	Description
1	APB_DEBU APB_DEBUG_RD G_RD	<b>Only valid when fifo_apb_debug is set to 1</b> Writing to this register will generate a 1 pulsed FIFO APB RD signal for reading the FIFO data.
0	FIFO_APB_FIFO_APB_DEBUG DEBUG	Used for trace 32 debugging When using trace 32, and the memory map is shown, turning this bit on will block the normal APB read access. The APB read access to the FIFO will then be enabled by writing to apb_debug_rd.  0: Disable 1: Enable

A021006C TRANSFER LETransfer Length Register (Number of Bytes per N AUX Transfer)

0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													TRA	NSFER	_LEN_	AUX
Type													RW			
Reset													0	0	0	1

Bit(s)	Mnemonic Name	Description
		Only valid when dir_change or transfer_len_change is set to 1. Indicates the number of data bytes to be transferred in 1 transfer unit (excluding slave address byte) for the transfers following the direction change or transfer_len_change
3:0	TRANSFER TRANSFER_LEN_A _LEN_AUX UX	If dir_change =1, the first write transfer length will depend on transfer_len, while the second read transfer length will depend on transfer_len_aux. Dir change is always after the first transfer. Similarly, transfer length change is always after the first transfer.
		Note: The value must be set to be bigger than 1; otherwise no transfer will take place.



#### 10. SD Memory Card Controller

#### 10.1. General Description

The controller fully supports the SD memory card bus protocol as defined in SD Memory Card Specification Part 1 Physical Layer Specification version 2.0 and eMMC 4.41 protocol.

Furthermore, the controller also partially supports the SDIO card specification version 2.0. However, the controller can only be configured as the host of the SD memory card. Hereafter, the controller is also abbreviated as the SD controller. The following are the main features of the controller.

- Interface with MCU by APB bus
- 16/32-bit access on APB bus
- 16/32-bit access for control registers
- 32-bit access for FIFO
- Built-in 32 bytes FIFO buffers for transmit and receive, FIFO is shared for transmit and receive
- Built-in CRC circuit
- CRC generation can be disabled
- DMA supported
- Interrupt capabilities
- Data rate up to 48Mbps in serial mode, 48x4 Mbps in parallel model, the module is targeted at 48MHz operating clock
- Serial clock rate on SD/MMC bus is programmable
- Card detection capabilities during sleep mode
- Controllability of power for memory card
- Does not support SPI mode for SD/MMC memory card
- Does not support multiple SD/MMC memory cards

#### 10.1.1. Pin Assignment

The following lists pins required for the SD memory card. Table 10-1 shows how the pins are shared. Note that all I/O pads have embedded both pull-up and pull-down resistors because they are shared by the SD memory card. The pull-down resistors for these pins can be used for power saving. If optimal pull-up or pull-down resistors are required on the system board, all embedded pull-up and pull-down resistors can be disabled by programming the corresponding control registers. The VDDPD pin is used for power saving. Power for the SD memory card can be shut down by programming the corresponding control register. The WP (Write Protection) pin is used to detect the status of the Write Protection Switch on the SD memory card.



No.	Name	Туре	ммс	SD	Description
1	SD_CLK	0	CLK	CLK	Clock
2	SD_DAT3	I/O/PP	CD/DAT3	CD/DAT3	Data Line [Bit 3]
3	SD_DAT0	I/O/PP	DAT0	DAT0	Data Line [Bit 0]
4	SD_DAT1	I/O/PP	DAT1	DAT1	Data Line [Bit 1]
5	SD_DAT2	I/O/PP	DAT2	DAT2	Data Line [Bit 2]
6	SD_CMD	I/O/PP	CMD	CMD	Command or bus state
7	SD_PWRON	0	-	-	VDD ON/OFF
8	SD_WP	1	-	-	Write protection switch in SD
9	SD_INS	I	VSS2	VSS2	Card detection

Table 10-1. Sharing of pins for SD memory card controller

#### 10.1.2. Card Detection

For SD memory card, detection of card insertion/removal by hardware is supported, and a dedicated pin "INS" is used to perform card insertion and removal for SD. The pin "INS" will be connected to the pin "VSS2" of a SD connector (see Figure 10-1).




Figure 10-1. Card detection for SD memory card



#### 10.1.3. IO Pad Setting




Figure 10-2. IO Pinmux setting for MSDC

There are one set of dedicated pads for MSDCO and two sets of pads for MSDC1. To switch between those two sets, the GPIO and an extra input mux setting are needed. For GPIO settings, refer to GPIO specification. For input mux setting, refer to the table below.

Address	Register Name	Field Name	MSB	LSB	Description
A2010234	HW_MISC3	MSDC1_PAD_SEL	0	0	0: GPIO_A PAD for MSDC1 1: CAMERA PAD for MSDC1

#### 10.2. Register Definition

There are two MSDCs in this SOC. The usage of the registers below is the same except that the base address should be changed to respective one.

MSDC number	Base address	Feature
MSDC0	0xA0020000	Supports DMA, 4-bit data line
MSDC1	0xA0030000	Supports DMA, 4-bit data line

Module name: MSDC0 Base address: (+a0020000h)

Address	Name	Width	Register Function
A0020000	MSDC_CFG	32	SD Memory Card Controller Configuration Register
A0020004	MSDC_STA	32	SD Memory Card Controller Status Register
A0020008	MSDC_INT	32	SD Memory Card Controller Interrupt Register
A0020010	MSDC_DAT	32	SD Memory Card Controller Data Register
A0020014	MSDC_IOCON	32	SD Memory Card Controller IO Control Register



Address	Name	Width	Register Function
A0020018	MSDC IOCON1	32	SD Memory Card Controller IO Control Register 1
A0020020	SDC_CFG	32	SD Memory Card Controller Configuration Register
A0020024	SDC_CMD	32	SD Memory Card Controller Command Register
A0020028	SDC_ARG	32	SD Memory Card Controller Argument Register
A002002C	SDC_STA	32	SD Memory Card Controller Status Register
A0020030	SDC_RESPO	32	SD Memory Card Controller Response Register 0
A0020034	SDC_RESP1	32	SD Memory Card Controller Response Register 1
A0020038	SDC_RESP2	32	SD Memory Card Controller Response Register 2
A002003C	SDC RESP3	32	SD Memory Card Controller Response Register 3
A0020040	SDC_CMDSTA	32	SD Memory Card Controller Command Status Register
A0020044	SDC_DATSTA	32	SD Memory Card Controller Data Status Register
A0020048	SDC_CSTA	32	SD Memory Card Status Register
A002004C	SDC_IRQMASKO	32	SD Memory Card IRQ Mask Register 0
A0020050	SDC_IRQMASK1	32	SD Memory Card IRQ Mask Register 1
A0020054	SDIO_CFG	32	SDIO Configuration Register
A0020058	SDIO_STA	32	SDIO Status Register
A0020080	CLK_RED	32	CLK Latch Configuration Register
A0020098	DAT_CHECKSUM	32	MSDC Rx Data Check Sum Register

#### A0020000 <u>MSDC\_CFG</u>

#### SD Memory Card Controller Configuration Register

#### 04000020

							Coni	igura	uon i	tegis	ter					
Bit	31	30	29	28	27	27 26 25 24				22	21	20	19	18	17	16
Nam e						FIFOTHD					VD DP D	RC DE N	DI RQ EN	PI NE N	DM AE N	INT EN
Туре						R	W		RW		RW	RW	RW	RW	RW	RW
Rese t					0	1	0	0	0		0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e		SCLKF							SC LK ON	CR ED	ST DB Y	CLK	SRC	NO CR C	RS T	MS DC
Туре		RW						RW	RW	RW	R	W	RW	W1 C	RW	
Rese t	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0



Bit(s)	Mnemonic	Name	Description
27:24	FIFOTHD	FIFOTHD	FIFO threshold. The register field determines when to issue a DMA request. For write transactions, DMA requests will be asserted if the number of free entries in FIFO are larger than or equal to the value in the register field. For read transactions, DMA requests will be asserted if the number of valid entries in FIFO are larger than or equal to the value in the register field. The register field must be set according to the setting of data transfer count in DMA burst mode. If single mode for DMA transfer is used, the register field should be set to 0b0001.
			0000: Invalid.
			0001: Threshold value is 1.
			0010: Threshold value is 2.
			0011~01111:
			1000: Threshold value is 8.
			others: Invalid
23	CLKSRC_PAT	CLKSRC_PAT	CLKSRC patch, when {CLKSRC_PAT,CLKSRC} equal to
			0: CLKSQ_F26M_CK
			1: LFOSC_F26M_CK
			2: MPLL_DIV3P5_CK (89.1MHz)
			3: MPLL_DIV4_CK (78MHz)
			4: MPLL_DIV5_CK (62.4MHz)
			5: HFOSC_DIV3P5_CK (89.1MHz)
			6: HFOSC_DIV4_CK (78MHz)
			7: HFOSC_DIV5_CK (62.4MHz)
21	VDDPD	VDDPD	Controls the output pin VDDPD used for power saving. The output pin VDDPD will control power for memory card.
			0: The output pin VDDPD will output logic low. The power for memory card will be turned off.
			1: The output pin VDDPD will output logic high. The power for memory card will be turned on.
20	RCDEN	RCDEN	Controls the output pin RCDEN used for card identification process when the controller is for SD memory card. Its output will control the pull down resistor on the system board to connect or disconnect with the signal



Bit(s)	Mnemonic	Name	Description
			CD/DAT3.
			0: The output pin RCDEN will output logic low.
			1: The output pin RCDEN will output logic high.
19	DIRQEN	DIRQEN	Enables data request interrupt. The register bit is used to control if data request is used as an interrupt source.
			0: Data request is not used as an interrupt source.
			1: Data request is used as an interrupt source.
18	PINEN	PINEN	Enables pin interrupt. The register bit is used to control if the pin for card detection is used as an interrupt source.
			0: The pin for card detection is not used as an interrupt source.
			1: The pin for card detection is used as an interrupt source.
17	DMAEN	DMAEN	Enables DMA. Note that if DMA capability is disabled then application software must poll the status of the register MSDC_STA for checking any data transfer request. If DMA is desired, the register bit must be set before command register is written.
			0: DMA request induced by various conditions is disabled, no matter the controller is configured as the host of either SD memory card or memory stick.
			1: DMA request induced by various conditions is enabled, no matter the controller is configured as the host of either SD memory card or memory stick.
16	INTEN	INTEN	Enables interrupt. Note that if interrupt capability is disabled, application software must poll the status of the register MSDC_STA to check for any interrupt request.
			O: Interrupt induced by various conditions is disabled, no matter the controller is configured as the host of either SD memory card or memory stick.
			1: Interrupt induced by various conditions is enabled, no matter the controller is configured as the host of either SD memory card or memory stick.
15:8	SCLKF	SCLKF	Controls clock frequency of serial clock on SD bus. Denote clock frequency of SD bus serial clock as fslave and clock frequency of the SD controller as fhost which is 89.1MHz. Then the value of the register field is as the following.
			Note: The allowed maximum frequency of



Bit(s)	Mnemonic	Name	Description
		_	fslave is 44.55MHz. While changing clock rate, it needs "1T clock period before changing + 1T clock period after change" for HW signal to resynchronize.
			00000000b: fslave = $(1/2)$ *fhost
			00000001b: fslave = $(1/(4*1))*fhost$
			00000010b: fslave = $(1/(4*2))*fhost$
			00000011b: fslave = $(1/(4*3))*fhost$
			00000100b~111111110b:
			11111111b: fslave = $(1/(4*255))*fhost$
7	SCLKON	SCLKON	Serial clock always on. For debugging.
			0: Serial clock not always on.
			1: Serial clock always on.
6	CRED	CRED	Rising edge data. The register bit is used to determine that serial data input is latched at the falling edge or the rising edge of serial clock. The default setting is at the rising edge. If serial data have worse timing, set the register bit to'1'. When the memory card has worse timing on return read data, set the register bit to '1'.
			0: Serial data input is latched at the rising edge of serial clock.
			1: Serial data input is latched at the falling edge of serial clock.
5	STDBY	STDBY	Standby mode. If the module is powered down, operating clock to the module will be stopped. At the same time, clock to card detection circuitry will also be stopped. If detection of memory card insertion and removal is desired, write '1' to the register bit. If interrupt for detection of memory card insertion and removal is enabled, interrupt will take place whenever memory is inserted or removed.
			0: Standby mode is disabled.
			1: Standby mode is enabled.
4:3	CLKSRC	CLKSRC	Specifies which clock is used as source clock of memory card. Use MPLL (312MHz) or HFOSC (312MHz) as source clock of memory card when clock hopping is not enabled. If clock hopping is enabled, MPLL clock's hopping rate will be 0~-8% and HFOSC 312MHz (0~-8%).



Bit(s)	Mnemonic	Name	Description
			00: CLKSQ_F26M_CK; MPLL_DIV5_CK (62.4MHz)
			01: LFOSC_F26M_CK; HFOSC_DIV3P5_CK (89.1MHz)
			10: MPLL_DIV3P5_CK (89.1MHz); HFOSC_DIV4_CK (78MHz)
			11: MPLL_DIV4_CK (78MHz); HFOSC_DIV5_CK (62.4MHz)
2	NOCRC	NOCRC	Disables CRC. 1 indicates that data transfer without CRC is desired. For write data block, data will be transmitted without CRC. For read data block, CRC will not be checked. It is for tests.
			0: Data transfer with CRC is desired.
			1: Data transfer without CRC is desired.
1	RST	RST	Software reset. Writing 1 to the register bit will cause internal synchronous reset of SD controller but will not reset register settings. RST should only be set when RST is equal to 0.
			0: Read 0 stands for the reset process is finished.
			1: Write 1 to reset SD controller.
0	MSDC	MSDC	Configures the controller as SD memory card mode. CLK/CMD/DAT line will be pulled low when SD memory card mode is disabled.
			0: Disable SD memory card
			1: Enable SD memory card

A002	0004	<u>MS</u>	DC_S	STA			SD M Regis		ry Card Controller Status						00000002		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Nam e																	
Type																	
Rese t																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam e	BU SY	FIF OC LR								FIFO	CNT		INT	DR Q	BE	BF	
Туре	RO	W1 C							RO				RO	RO	RO	RO	
Rese t	0	0							0	0	0	0	0	0	1	0	



Bit(s)	Mnemonic	Name	Description
15	BUSY	BUSY	Status of the controller. If the controller is in busy state, the register bit will be '1'. Otherwise '0'.
			0: The controller is in busy state.
			1: The controller is in idle state.
14	FIFOCLR	FIFOCLR	Clears FIFO. Writing '1' to the register bit will cause the content of FIFO clear and reset the status of FIFO controller.
			0: Read 0 stands for the FIFO clear process is finished.
			1: Write 1 to clear the content of FIFO clear and reset the status of FIFO controller.
7:4	FIFOCNT	FIFOCNT	FIFO count. The register field shows how many valid entries are in FIFO.
			0000: There is 0 valid entry in FIFO.
			0001: There is 1 valid entry in FIFO.
			0010: There are 2 valid entries in FIFO.
			0011~0111:
			1000: There are 8 valid entries in FIFO.
3	INT	INT	Indicates if any interrupt exists. While any interrupt exists, the register bit still will be active even if the register bit INTEN in the register MSDC_CFG is disabled. SD controller can interrupt MCU by issuing interrupt request to interrupt controller, or software/application polls the register endlessly to check if any interrupt request exists in SD controller. When the register bit INTEN in the register MSDC_CFG is disabled, the second method will be used. For read commands, it is possible that timeout error takes place. Software can read the status register to check if timeout error takes place without OS time tick support or data request is asserted.
			Note: The register bit will be cleared when reading the register MSDC_INT.  O: No interrupt request exists.
			1: Interrupt request exists.
2	DRQ	DRQ	Indicates if any data transfer is required. When any data transfer is required, the register bit still will be active even if the register bit DIRQEN in the register MSDC_CFG is disabled. Data transfer can be achieved by DMA channel alleviating MCU loading, or by polling the register bit to check if any data transfer is



Bit(s)	Mnemonic	Name	Description
			requested. When the register bit DIRQEN in the register MSDC_CFG is disabled, the second method will be used.
			0: No DMA request exists.
			1: DMA request exists.
1	BE	BE	Indicates if FIFO in SD controller is empty
			0: FIFO in SD controller is not empty.
			1: FIFO in SD controller is empty.
0	BF	BF	Indicates if FIFO in SD controller is full
			0: FIFO in SD controller is not full.
			1: FIFO in SD controller is full.

# A0020008 MSDC INT Register SD Memory Card Controller Interrupt Register 00000000 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e																
Туре																
Rese t																
Bit	15	14	10	10	11	10	0	0	7	0		4	0	0	- 1	0
DIU	13	14	13	12	11	10	9	8	- /	6	5	4	3	2	1	0
Nam e	13	14	13	12	11	10	9	8	SDI OI RQ	SD R1 BI RQ	3	SD MC IR Q	SD DA TIR Q	SD CM DI RQ	PI NI RQ	DI RQ
Nam	13	14	13	12	11	10	9	8	SDI OI	SD R1 BI	3	SD MC IR	SD DA TIR	SD CM DI	NI	DI

Bit(s)	Mnemonic	Name	Description
7	SDIOIRQ	SDIOIRQ	SDIO interrupt. The register bit indicates if any interrupt for SDIO exists. Whenever interrupt for SDIO exists, the register bit will be set to '1' if interrupt is enabled. It will be reset when the register is read.
			0: No SDIO interrupt
			1: Interrupt for SDIO exists.
6	SDR1BIRQ	SDR1BIRQ	SD R1b response interrupt. The register bit will be active when a SD command with R1b response finished and the DATO line has transited from busy to idle state. Single block write commands with R1b response will cause interrupt when the command is completed no matter successfully or with CRC error.





Bit(s)	Mnemonic	Name	Description
			However, multi-block write commands with R1b response will not cause the interrupt because multi-block write commands are always stopped by STOP_TRANS commands. STOP_TRANS commands (with R1b response) behind multi-block write commands will cause the interrupt. Single block read command with R1b response will cause the interrupt when the command is completed but multi-block read commands do not.
			Note: STOP_TRANS commands (with R1b response) behind multi-block read commands will cause interrupt.
			0: No interrupt for SD R1b response.
			1: Interrupt for SD R1b response exists.
4	SDMCIRQ	SDMCIRQ	SD memory card interrupt. The register bit indicates if any interrupt for SD memory card exists. Whenever interrupt for SD memory card exists, i.e. any bit in the register SDC_CSTA is active, the register bit will be set to '1' if interrupt is enabled. It will be reset when the register is read.
			Note: This bit will not trigger MSDC hardware interrupt.
			0: No SD memory card interrupt
			1: SD memory card interrupt exists.
3	SDDATIRQ	SDDATIRQ	SD bus DAT interrupt. The register bit indicates if any interrupt for SD DAT line exists. Whenever interrupt for SD DAT line exists, i.e. any bit in the register SDC_ DATSTA is active, the register bit will be set to '1' if interrupt is enabled. It will be reset when the register is read.
			0: No SD DAT line interrupt
			1: SD DAT line interrupt exists.
2	SDCMDIRQ	SDCMDIRQ	SD bus CMD interrupt. The register bit indicates if any interrupt for SD CMD line exists. Whenever interrupt for SD CMD line exists, i.e. any bit in the register SDC_CMDSTA is active, the register bit will be set to '1' if interrupt is enabled. It will be reset when the register is read.
			0: No SD CMD line interrupt
			1: SD CMD line interrupt exists.
1	PINIRQ	PINIRQ	Pin change interrupt. The register bit indicates if any interrupt for memory card insertion/removal exists. Whenever memory

Bit(s)	Mnemonic	Name	Description
			card is inserted or removed and card detection interrupt is enabled, i.e. the register bit PINEN in the register MSDC_CFG is set to '1', the register bit will be set to '1'. It will be reset when the register is read.
			0: Otherwise
			1: Card is inserted or removed.
0	) <b>DIRQ</b> I	DIRQ	Data request interrupt. The register bit indicates if any interrupt for data request exists. Whenever data request exists and data request as an interrupt source is enabled, i.e. the register bit DIRQEN in the register MSDC_CFG is set to '1', the register bit will be active. It will be reset when reading it. For software, data requests can be recognized by polling the register bit DRQ or by data request interrupt. Data request interrupts will be generated every FIFOTHD data transfer.
			0: No data request interrupt
			1: Data request interrupt occurs.

A002	0010 MSDC DAT						SD Memory Card Controller Data Register							0000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e		DATA														
Type								R	W							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e		DATA														
Type		RW														
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	DATA	DATA	Reads/writes data from/to FIFO inside SD controller. Data access is in unit of 32 bits.



A0020014 MSDC IOCON

#### SD Memory Card Controller IO Control 010000C3 Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e							SAM DI	IPLE LY	FIX	DLY	SA MP ON	CR CD IS	CM DS EL	INT	LH	DS W
Type							R	W	R	W	RW	RW	RW	R	W	RW
Rese t							0	1	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	CM DR E					HI GH S PE ED		BUR T	SR CF G1	SR CF G0	o	DCCF	G1	O	DCCFC	<del>2</del> 0
Type	RW					RW	R	W	RW	RW		RW			RW	
Rese t	0					0	0	0	1	1	0	0	0	0	1	1

Bit(s)	Mnemonic	Name	Description
25:24	SAMPLEDLY	SAMPLEDLY	The register is used for SW to select the turn around delay cycle between write data end bit and CRC status for SD card.
			00: 0-T delay
			01: 1-T delay
			10: 2-T delay
			11: 3-T delay
23:22	FIXDLY	FIXDLY	The register is used for SW to select the delay cycle after clock fix high for the host controller to SD card.
			00: 0-T delay
			01: 1-T delay
			10: 2-T delay
			11: 3-T delay
21	SAMPON	SAMPON	Data sample enable always on. The bit's suggested setting is 1 when feedback clock is used and 0 when multiple phase clock is used.
			0: Data sample enable not always on
			1: Data sample enable always on.
20	CRCDIS	CRCDIS	Switches off data CRC check for SD read data
			0: CRC check is on.
			1: CRC check is off.
19	CMDSEL	CMDSEL	Determines whether the host should delay 1-T



Bit(s)	Mnemonic	Name	Description
-			to latch response from card
			0: Host latches response without 1-T delay.
			1: Host latches response with 1-T delay.
18:17	INTLH	INTLH	Selects latch timing for SDIO multi-block read interrupt
			00: Host latches INT at the second backend clock after the end bit of current data block from card is received. (default)
			01: Host latches INT at the first backend clock after the end bit of current data block from card is received.
			10: Host latches INT at the second backend clock after the end bit of current data block from card is received.
			11: Host latches INT at the third backend clock after the end bit of current data block from card is received.
16	DSW	DSW	Determines whether the host should latch data with 1-T delay or not. For SD card, this bit is suggested to be 0. For MSPRO cards, it is suggested to be 1.
			0: Host latches the data with 1-T delay.
			1: Host latches the data without 1-T delay.
15	CMDRE	CMDRE	Determines whether the host should latch response token (sent from card on CMD line) at rising edge or falling edge of serial clock. (T.B.D this bit is un-useful)
			<ul><li>0: Host latches response at rising edge of serial clock</li><li>1: Host latches response at falling edge of serial clock</li></ul>
10	HIGH_SPEED	HIGH_SPEED	For high-speed mode when internal sample clock is used. High-speed mode means that the SD/MMC serial bus clock rate is bigger than 25MHz. The default speed mode means that the SD/MMC serial bus clock rate is bigger than 25MHz.
			0: Default speed 1: High speed
9:8	DMABURST	DMABURST	The register is used for SW to select burst type when data transfer by DMA.
			Note: Only single mode can support non-4N bytes data transfer in read operation.



Bit(s)	Mnemonic	Name	Description
-			00: Single mode
			01: 4-beat incrementing burst
			10: 8-beat incrementing burst
			11: Reserved.
7	SRCFG1	SRCFG1	Output driving capability the pins DATO, DAT1, DAT2 and DAT3
			0: Fast slew rate
			1: Slow slew rate
6	SRCFG0	SRCFG0	Output driving capability the pins CMD/BS and SCLK
			0: Fast slew rate
			1: Slow slew rate
5:3	ODCCFG1	ODCCFG1	Output driving capability the pins DATO, DAT1, DAT2 and DAT3
			000: 4mA
			001: 8mA
			010: 12mA
			011: 16mA
2:0	<b>ODCCFG0</b>	ODCCFG0	Output driving capability the pins CMD/BS and SCLK
			000: 4mA
			001: 8mA
			010: 12mA
			011: 16mA

A0020018	MSDC_IOCON1	SD Memory Card Controller IO Control	00022022
		Register 1	

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e														PR CF G_ RS T_ WP	PRVA ST_	AL_R .WP
Type														RW	R	W
Rese t														0	1	0



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e		PR CF G_ CK	PRV/	AL_C		PR CF G_ CM	PRVA N	AL_C 1		PR CF G_ DA	PRV A	AL_D		PR CF G_I NS	PRV.	AL_I IS
Type		RW	R'	W		RW	R	W		RW	R'	W		RW	R	W
Rese t		0	1	0		0	0	0		0	1	0		0	1	0

Bit(s)	Mnemonic	Name	Description
18	PRCFG_RST/WP	PRCFG_RST_WP	Pull up/down register configuration for pin RST/WP. The default value is 0.
			0: Pull up resistor in the I/O pad of the pin WP is enabled.
			1: Pull down resistor in the ${\rm I/O}$ pad of the pin WP is enabled.
17:16	PRVAL_RST/WP	PRVAL_RST_WP	Pull up/down register value for pin RST/WP. The default value is 10.
			00: Pull up resistor and pull down resistor in the I/O pad of the pin WP are all disabled.
			01: Pull up/down resistor in the I/O pad of the pin WP value is $47k$ .
			10: Pull up/down resistor in the I/O pad of the pin WP value is $47k$ .
			11: Pull up/down resistor in the I/O pad of the pin WP value is $23.5k$ .
14	PRCFG_CK	PRCFG_CK	Configures pull up/down register for pin CK. The default value is 0.
			0: Pull up resistor in the I/O pad of the pin CK is enabled.
			1: Pull down resistor in the ${\rm I/O}$ pad of the pin CK is enabled.
13:12	PRVAL_CK	PRVAL_CK	Pull up/down register value for pin CLK. The default value is 10.
			00: Pull up resistor and pull down resistor in the I/O pad of the pin CLK are all disabled.
			01: Pull up/down resistor in the I/O pad of the pin CLK value is $47k$ .
			10: Pull up/down resistor in the I/O pad of the pin CLK value is 47k.
			11: Pull up/down resistor in the I/O pad of the pin CLK value is 23.5k.
10	PRCFG_CM	PRCFG_CM	Configures pull up/down register for the pin CM. The default value is 0.
			0: Pull up resistor in the I/O pad of the pin CM is



Bit(s)	Mnemonic	Name	Description
			enabled.
			1: Pull down resistor in the I/O pad of the pin CM is enabled.
9:8	PRVAL_CM	PRVAL_CM	Pull up/down register value for pin CMD/BS. The default value is 00.
			00: Pull up resistor and pull down resistor in the I/O pad of the pin CMD/BS are all disabled.
			01: Pull up/down resistor in the I/O pad of the pin CMD/BS value is $47k$ .
			10: Pull up/down resistor in the I/O pad of the pin CMD/BS value is $47k$ .
			11: Pull up/down resistor in the I/O pad of the pin CMD/BS value is 23.5k.
6	PRCFG_DA	PRCFG_DA	Configures pull up/down register for pin DATO, DAT1, DAT2, DAT3. The default value is 0.
			0: Pull up resistor in the I/O pad of the pin DAT is enabled.
			1: Pull down resistor in the I/O pad of the pin DAT is enabled.
5:4	PRVAL_DA	PRVAL_DA	Pull up/down register value for pin DAT0, DAT1, DAT2, DAT3. The default value is 10.
			00: Pull up resistor and pull down resistor in the I/O pad of the pin DAT are all disabled.
			01: Pull up/down resistor in the I/O pad of the pin DAT value is $47k$ .
			10: Pull up/down resistor in the I/O pad of the pin DAT value is $47k$ .
			11: Pull up/down resistor in the I/O pad of the pin DAT value is 23.5k.
2	PRCFG_INS	PRCFG_INS	Configures pull up/down register for pin INS. The default value is 0
			0: Pull up resistor in the ${\rm I/O}$ pad of the pin WP is enabled.
			1: Pull down resistor in the I/O pad of the pin WP is enabled.
1:0	PRVAL_INS	PRVAL_INS	Pull up/down register value for pin INS. The default value is 10.
			00: Pull up resistor and pull down resistor in the I/O pad of the pin INS are all disabled.



Bit(s)	Mnemonic	Name	Description
			01: Pull up/down resistor in the I/O pad of the pin INS value is 47k.
			10: Pull up/down resistor in the I/O pad of the pin INS value is $47k$ .
			11: Pull up/down resistor in the I/O pad of the pin INS value is $23.5k$ .

A0020020 <u>SDC\_CFG</u>

#### SD Memory Card Controller Configuration Register

00008000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e		DTOC							WDOD				SDI O		MD LE N	SIE N
Type				R	W					R	W		RW		RW	RW
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e		BSY	DLY							BLK	LEN					
Type		R'	W							R	W					
Rese t	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24	DTOC	DTOC	Data timeout counter. The period from finish of the initial host read command or the last read data block in a multiple block read operation to the start bit of the next read data block requires at least two serial clock cycles. The counter is used to extend the period (Read Data Access Time) in unit of 65,536 serial clocks. See the register field description of the register bit RDINT for reference.
			00000000: Extend 65,536 more serial clock cycle.
			00000001: Extend 65,536x2 more serial clock cycles.
			00000010: Extend 65,536x3 more serial clock cycles.
			00000011~11111110:
			11111111: Extend 65,536x 256 more serial clock cycles.
23:20	WDOD	WDOD	Write data output delay. The period from finish of the response for the initial host write command or the last write data block in a multiple block write operation to the start bit of the next write data block requires at least two serial clock cycles. The register field is used to extend the period (Write Data Output Delay) in unit of one serial clock.



Bit(s)	Mnemonic	Name	Description
			0000: No extension
			0001: Extend one more serial clock cycle.
			0010: Extend two more serial clock cycles.
			0011~1110:
			1111: Extend fifteen more serial clock cycles.
19	SDIO	SDIO	Enables SDIO
			0: SDIO mode is disabled.
			1: SDIO mode is enabled.
17	MDLEN	MDLEN	Enables multiple data line. The register can be enabled only when SD memory card is applied and detected by software application. It is the responsibility of the application to program the bit correctly when a MultiMediaCard is applied. If a MultiMediaCard is applied and 4-bit data line is enabled, the 4 bits will be outputted every serial clock. Therefore, data integrity will fail.
			0: 4-bit data line is disabled.
			1: 4-bit data line is enabled.
16	SIEN	SIEN	Enables serial interface. It should be enabled as soon as possible before any command.
			0: Serial interface for SD is disabled.
			1: Serial interface for SD is enabled.
15:12	BSYDLY	BSYDLY	The register field is only valid for the commands with R1b response. If the command has a response of R1b type, SD controller must monitor the data line 0 for card busy status from the bit time that is two serial clock cycles after the command end bit to check if operations in SD memory card have finished. The register field is used to expand the time between the command end bit and end of detection period to detect card busy status. If time is up and there is no card busy status on data line 0, the controller will abandon the detection.
			0000: No extension
			0001: Extend one more serial clock cycle.
			0010: Extend two more serial clock cycles.
			0011~1110:



Bit(s)	Mnemonic	Name	Description
		<del>.</del>	1111: Extend fifteen more serial clock cycles.
11:0	BLKLEN	BLKLEN	It refers to Block Length. The register field defines the length of one block in unit of byte in a data transaction. The maximum value of block length is 2048 bytes.
			00000000000: Reserved.
			00000000001: Block length is 1 byte.
			00000000010: Block length is 2 bytes.
			00000000011~01111111110:
			01111111111: Block length is 2047 bytes.
			100000000000: Block length is 2048 bytes.

#### A0020024 <u>SDC\_CMD</u>

## SD Memory Card Controller Command 00000000 Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e																CM DF AIL
Type																RW
Rese t																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	INT C	ST OP	RW	DT	YPE	ID RT	I	RSPTY	P	BR EA K			CN	/ID		
TT.	DW	DW	RW	D	W	RW		RW		RW			R	W		
Type	RW	RW	K VV	ĸ	vv	1000		2011								

Bit(s)	Mnemonic	Name	Description
16	CMDFAIL	CMDFAIL	If 4-bit SDIO mode is enabled, when CMD/DAT error occurs, set up this bit to select whether to "wait stop command" or "wait data state machine idle".
			0: Wait stop command
			1: Wait data state machine idle
15	INTC	INTC	Indicates if the command is GO_IRQ_STATE. If the command is GO_IRQ_STATE, the period between command token and response token will not be limited.
			0: The command is not GO_IRQ_STATE.



Bit(s)	Mnemonic	Name	Description
			1: The command is GO_IRQ_STATE.
14	STOP	STOP	Indicates if the command is a stop transmission command.
			0: The command is not a stop transmission command.
			1: The command is a stop transmission command.
13	RW	RW	Defines the command is a read command or write command. The register bit is valid only when the command will cause a transaction with data token.
			0: The command is a read command.
			1: The command is a write command.
12:11	DTYPE	DTYPE	Defines data token type for the command
			00: No data token for the command
			01: Single block transaction
			10: Multiple block transaction. That is, the command is a multiple block read or write command.
			11: Stream operation. It should only be used when a MultiMediaCard is applied.
10	IDRT	IDRT	Identification response time. The register bit indicates if the command has a response with NID (i.e. 5 serial clock cycles as defined in SD Memory Card Specification Part 1 Physical Layer Specification version 1.0) response time. The register bit is valid only when the command has a response token. Thus the register bit must be set to '1' for CMD2 (ALL_SEND_CID) and ACMD41 (SD_APP_OP_CMD).
			0: Otherwise.
			1: The command has a response with NID response time.
9:7	RSPTYP	RSPTYP	Defines response type for the command. For commands with R1 and R1b response, the register SDC_CSTA (not SDC_STA) will be updated after response token is received. This register SDC_CSTA contains the status of the SD and will be used as response interrupt sources.
			Note: If CMD7 is used with all 0's RCA, RSPTYP must be "000". Command "GO_TO_IDLE" also has RSPTYP='000'.



Bit(s)	Mnemonic	Name	Description
			000: There is no response for the command. For instance, broadcast command without response and GO_INACTIVE_STATE command.
			001: The command has R1 response. R1 response token is $48$ -bit.
			010: The command has R2 response. R2 response token is 136-bit.
			011: The command has R3 response. Even though R3 is 48-bit response, it does not contain CRC checksum.
			100: The command has R4 response. R4 response token is 48-bit. (only for MMC)
			101: The command has R5 response. R5 response token is 48-bit. (only for MMC)
			110: The command has R6 response. R6 response token is 48-bit.
			111: The command has R1b response. If the command has a response of R1b type, SD controller must monitor the data line 0 for card busy status from the bit time that is two or four serial clock cycles after the command end bit to check if operations in SD memory card have finished. There are two cases for detection of card busy status. The first case is that the host stops the data transmission during an active write data transfer. The card will assert busy signal after the stop transmission command end bit followed by four serial clock cycles. The second case is that the card is in idle state or under a scenario of receiving a stop transmission command between data blocks when multiple block write command is in progress. The register bit is valid only when the command has a response token.
6	BREAK	BREAK	Aborts pending MMC GO_IRQ_MODE command. It is only valid for a pending GO_IRQ_MODE command waiting for MMC interrupt response.
			0: Other fields are valid.
			1: Break a pending MMC GO_IRQ_MODE command in the controller. Other fields are invalid.
5:0	CMD	CMD	SD memory card command. Total 6 bits.



#### A0020028 SDC ARG

### SD Memory Card Controller Argument 00000000 Register

	<u> </u>															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam		ARG														
<u>e</u>	DW															
Type	RW															
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	ARG															
Type								R'	W							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ARG	ARG	Contains argument of SD memory card command

#### A002002C SDC\_STA

#### SD Memory Card Controller Status Register

0000000

							- 0									
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam																
ее																
Type																
Rese																
t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	WP											FE DA TB US Y	FE CM DB US Y	BE DA TB US Y	BE CM DB US Y	BE SD CB US Y
Type	RO											RO	RO	RO	RO	RO
Rese	0											0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	WP	WP	Detects the status of Write Protection switch on SD memory card. The register bit shows the status of Write Protection switch on SD memory card. There is no default reset value. The pin WP (Write Protection) is also only useful while the controller is configured for SD memory card.
			1: Write Protection switch on. It means that memory card is desired to be write-protected.
			0: Write Protection switch off. It means that memory card is writable.



Bit(s)	Mnemonic	Name	Description
4	FEDATBUSY	FEDATBUSY	Indicates if any transmission is going on DAT line on SD bus. This bit indicates directly the CMD line at card clock domain. For those commands without data but still involving DAT line, the register bit is useless. For example, if an Erase command is issued, checking if the register bit is '0' before issuing the next command with data will not guarantee that the controller is idle. In this situation, use the register bit BESDCBUSY.
			0: No transmission is going on DAT line on SD bus.
			1: There exists transmission going on DAT line on SD bus.
3	FECMDBUSY	FECMDBUSY	Indicates if any transmission is going on CMD line on SD bus. This bit indicates directly the CMD line at card clock domain.
			0: No transmission is going on CMD line on SD bus.
			1: There exists transmission going on CMD line on SD bus.
2	BEDATBUSY	BEDATBUSY	Indicates if any transmission is going on DAT line on SD bus.
			0: Backend SDC controller gets the info that no transmission is going on DAT line on SD bus.
			1: Backend SDC controller gets the info that there exists transmission going on DAT line on SD bus.
1	BECMDBUSY	BECMDBUSY	Indicates if any transmission is going on CMD line on SD bus. This bit shows backend controller's CMD busy state. The busy state is sync from card clock domain to bus clock domain.
			0: Backend SDC controller gets the info that no transmission is going on CMD line on SD bus.
			1: Backend SDC controller gets the info that there exists transmission going on CMD line on SD bus.
0	BESDCBUSY	BESDCBUSY	Indicates if SD controller is busy, i.e. any transmission is going on CMD or DAT line on SD bus. This bit shows backend controller's SDC busy state. The busy state is sync from card clock domain to bus clock domain.
			0: Backend SD controller is idle.
			1: Backend SD controller is busy.

#### A0020030 <u>SDC\_RESP0</u>

#### SD Memory Card Controller Response Register 0

0000000

							- 0									
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam		RESP_31_0														
e																
Type		RO														
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	RESP_31_0															
Type	RO															
Rese	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP[31:0]	RESP_31_0	

#### A0020034 <u>SDC\_RESP1</u>

### SD Memory Card Controller Response 00000000 Register 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e	RESP_63_32															
Type	RO															
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0										0					
Nam e	RESP_63_32															
Type								R	O							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP[63:32]	RESP_63_32	

#### A0020038 <u>SDC\_RESP2</u>

### SD Memory Card Controller Response 00000000 Register 2

Bit	31	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16														
Nam e								RESP_	_95_64	ļ						
Туре	RO															
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0											0				
Nam e	RESP_95_64															
Type								R	Ю.							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Mnemonic	Name	Description	
31:0	RESP[95:64]	RESP_95_64		

### A002003C <u>SDC RESP3</u> SD Memory Card Controller Response 00000000 Register 3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e		RESP_127_96														
Type		RO														
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e							]	RESP_	127_96	3						
Type								R	0							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP[127:96]	RESP_127_96	

### A0020040 SDC CMDSTA SD Memory Card Controller Command 00000000 Status Register

	Status Wegister															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e																
Type																
Rese t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e														RS PC RC ER R	CM DT O	CM DR DY
Туре														RC	RC	RC
Rese t														0	0	0

Bit(s)	Mnemonic	Name	Description
2	RSPCRCERR	RSPCRCERR	CRC error on CMD detected. 1 indicates that SD controller detects a CRC error after reading a response from the CMD line.
			0: Otherwise
			1: SD controller detects a CRC error after reading a

response from the CMD line.



Bit(s)	Mnemonic	Name	Description
1	СМОТО	СМОТО	Timeout on CMD detected. 1 indicates that SD controller detects a timeout condition while waiting for a response on the CMD line.
			0: Otherwise
			1: SD controller detects a timeout condition while waiting for a response on the CMD line.
0	0 <b>CMDRDY</b>	CMDRDY	For command without response, the register bit will be '1' once the command is completed on SD bus. For command with response, the register bit will be '1' whenever the command is issued onto SD bus and its corresponding response is received without CRC error.
			0: Otherwise
			1: Command with/without response finish successfully without CRC error.

							SD Memory Card Controller Data Status Register								0000	00000
Bit	31	30	29	28	27	26	25	25 24 23 22 21 20 19 18 17						16		
Nam e																
Type																
Rese t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e							DATCRCERR							DA TT O	BL KD ON E	
Type							RC I					RC	RC			
Rese t							0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:2	DATCRCERR	DATCRCERR	CRC error on DAT detected. 1 indicates that SD controller detected a CRC error for bit n after reading a block of data from the DAT line or SD signaled a CRC error after writing a block of data to the DAT line.
			0: Otherwise
			1: SD controller detects a CRC error after reading a block of data from the DAT line or SD signaled a CRC error after writing a block of data to the DAT line.
			Note that: n is $7\sim0$ for 8-bits mode, each bit read and clear individually.
1	DATTO	DATTO	Timeout on DAT detected. 1 indicates that SD controller detected a timeout condition while



Mnemonic	Name	Description
	<u>.</u>	waiting for data token on the DAT line.
		0: Otherwise
		1: SD controller detects a timeout condition while waiting for data token on the DAT line.
BLKDONE	BLKDONE	Indicates the status of data block transfer
		0: Otherwise
		1: A data block is successfully transferred.

A002	0048	SD	<u>C_CS'</u>	<u>ГА</u>			SD M	lemo	ry Cai	rd Sta	itus R	egist	er		0000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e		CSTA_31_0														
Type		RC														
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	CSTA_31_0															
Type	RC															
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	CSTA [31:0]	CSTA_31_0	

A002												0000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e		IRQMASK_31_0														
Type	RW															
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	IRQMASK_31_0															
Type	RW															
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description	



Bit(s)	Mnemonic	Name	Description
31:0	IRQMASK [31:0]	IRQMASK_31_0	

A002	0050 <u>SDC_IRQMASK1</u> SD Memory Card IRQ Mask Register 1											0000	0000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e		IRQMASK_63_32														
Type		RW														
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	IRQMASK_63_32															
Type	RW															
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	IRQMASK [63:32]	IRQMASK_63_32	

A002	0054	SDI	[O_C]	F <u>G</u>			SDIC	Con	figura	ation	Regis	ter			0000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam																
е																
Type																
Rese																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e											DIS SE L		INT CS EL	DS BS EL		INT EN
Type											RW		RW	RW		RW
Rese t											0		0	0		0

Bit(s)	Mnemonic	Name	Description
5	DISSEL	DISSEL	Selects data block interrupt source
			<ol> <li>The host will detect SDIO interrupt during interrupt period between two data blocks of multiple block data access.</li> </ol>
			<ol> <li>The host will ignore SDIO interrupt during interrupt period between two data blocks of multiple block data access.</li> </ol>
3	INTCSEL	INTCSEL	Selects interrupt control



Bit(s)	Mnemonic	Name	Description
			0: The host detects DAT1 low as SDIO interrupt.
			1: The host detects DAT3/DAT2/DAT1/DAT0 4'b1101 as SDIO interrupt.
2	DSBSEL	DSBSEL	Selects data block start bit
			0: Use data line 0 as start bit of data block and other data lines are ignored.
			1: Start bit of a data block is received only when data line 0-3 all become low.
0	INTEN	INTEN	Enables interrupt for SDIO
			0: Disable
			1: Enable

A002	A0020058 <u>SDIO_STA</u>						SDIC	Stat	us Re	giste	r				0000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e																
Type																
Rese t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e																IR Q
Type																RO
Rese t																0

Bit(s)	Mnemonic	Name	Description
0	IRQ	ĪRQ	SDIO interrupt exists on the data line. F, for example, during the interrupt period, in the 1-bit data line mode, and DAT1/5 goes low from high, this bit will become 1 from 0. I, if DAT1/5 goes high from low, this bit will become 0 from 1.
			<ul><li>0: There is no SDIO interrupt existing on the data line.</li><li>1: There is SDIO interrupt existing on the data line.</li></ul>



A002	0080	<u>CLI</u>	K_RE	<u>D</u>	CLK Latch Configuration Register										0000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e			CM D_ RE D													
Type			RW													
Rese t			0													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e			DA T_ RE D						CL KP AD _R ED	CL K_ LA TC H						
Type	_		RW						RW	RW						
Rese t			0						0	0						

Bit(s)	Mnemonic	Name	Description
29	CMD_RED	CMD_RED	Determines command response from card output is latched at falling edge or rising edge of internal clock (only effective when CLK_LATCH = 1)
			0: Internal clock rising edge to latch response
			1: Internal clock falling edge to latch response
13	DAT_RED	DAT_RED	Determines input data from card output is latched at falling edge or rising edge of internal sample clock (only effective when CLK_LATCH = 1)
			0: Internal clock rising edge to latch data
			1: Internal clock falling edge to latch data
7	CLKPAD_RED	CLKPAD_RED	Determines input data from card is latched at falling edge or rising edge of the feedback clock from pad. The suggested setting is 0 for SD/eMMC serial clock is less than 25MHz and 1 for SD serial clock is higher than 25MHz. (only effective when CLK_LATCH = 0)
			0: Internal feedback clock rising edge to latch data/response
			1: Internal feedback clock falling edge to latch data/response
6	CLK_LATCH	CLK_LATCH	Determines which clock to latch data from card. The suggested setting is 0.
			0: Internal feedback clock is used to latch data/response from card.
			1: Internal clock is used to latch data/response from card.



Bit(s) Mnemonic Name Description				
Dit(b) Millemonic Maine Description	(s) Mnemonic	Name	Description	
	(s) Minemonie	runne		

A002	0098	DA'	T_CH	ECK:	<u>SUM</u>		MSD	C Rx	Data	Checl	k Sun	ı Reg	ister		0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e	DAT_CHECKSUM															
Type	RW															
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	DAT_CHECKSUM															
Type								R	W							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
31:0	DAT_CHECKSUM	The checksum algorithm is 32 bit's XOR.



# 11. USB2.0 High-Speed Device Controller

# 11.1. General Description

USB20 controller supports HS (480M)/FS (12M)/LS (1.5M). The USB controller is configured for supporting 2 endpoints to receive packets and four endpoints to send packets except for endpoint 0. These endpoints can be individually configured in the software to handle either Bulk transfers, Interrupt transfers or Isochronous transfers. There are four DMA channels, and the embedded RAM size is configurable up to 3264 bytes. The embedded RAM can be dynamically configured to each endpoint.

#### **11.1.1.** Features

Feature	Description
Speed	HS (480M)/FS (12M)/LS (1.5M)
Enhanced feature	Generic device
Endpoint	4 TX, 2 RX
DMA channel	4
Embedded RAM	3264

## 11.1.2. Programming Guide

DMA: USB20 includes a multi-channel DMA controller, configurable for up to 4 channels. This DMA controller supports two DMA modes, referred to as DMA Modes 0 and 1. When operating in DMA Mode 0, the DMA controller can only be programmed to load/unload one packet, so processor intervention is required for each packet transferred over the USB. This mode can be used with any endpoint, whether it uses Control, Bulk, Isochronous, or Interrupt transactions. When operating in DMA Mode 1, the DMA controller can be programmed to load/unload a complete bulk transfer (which can be many packets). Once set up, the DMA controller will load/unload all packets of the transfer, interrupting the processor only when the transfer has completed. DMA Mode 1 can only be used with endpoints that use Bulk transactions. Each channel can be independently programmed for the selected operating mode. (For detailed register information, refer to USB20 MAC register map.)






Figure 11-1. Multiple packet RX flow (known size)






Figure 11-2. Multiple packet RX flow (unknown size)



# 11.1.3. Block Diagram




Figure 11-3. Block diagram

# 11.2. Register Definition

Module name: Unified\_USB Base address: (+A0900000h)

Address	Name	Widt h	Register Function
A0900000	<u>FADDR</u>	8	Function Address Register (Device mode only)
A0900001	POWER_PERI	8	Power Management Register
A0900002	<u>INTRTX</u>	16	Tx Interrupt Status Register
A0900004	INTRRX	16	Rx Interrupt Status Register
A0900006	INTRTXE	16	Tx Interrupt Enable Register
A0900008	<u>INTRRXE</u>	16	Rx Interrupt Enable Register
A090000A	<u>INTRUSB</u>	8	Common USB Interrupt Register
A090000B	<u>INTRUSBE</u>	8	Common USB Interrupt Enable Register
A090000C	<b>FRAME</b>	16	Frame Number Register
A090000E	<u>INDEX</u>	8	Endpoint Selection Index Register
A090000F	<b>TESTMODE</b>	8	Test Mode Enable Register
A0900010	<b>TXMAP</b>	16	TXMAP Register
A0900012	TXCSR_PERI	16	Tx CSR Register
A0900016	RXCSR_PERI	16	RX CSR Register
A0900018	<b>RXCOUNT</b>	16	Rx Count Register
A090001A	<b>TXTYPE</b>	8	TxType Register
A090001B	<b>TXINTERVAL</b>	8	TxInterval Register
A090001C	<u>RXTYPE</u>	8	RxType Register
A090001D	<u>RXINTERVAL</u>	8	RxInterval Register



# Module name: Unified\_USB Base address: (+A0900000h)

A090001F	<u>FIFOSIZE</u>	8	Configured FIFO Size Register
A0900020	<u>FIFOO</u>	32	USB Endpoint 0 FIFO Register
A0900024	<u>FIF01</u>	32	USB Endpoint 1 FIFO Register
A0900028	FIFO2	32	USB Endpoint 2 FIFO Register
A0900060	DEVCTL	8	Device Control Register
A0900061	<b>PWRUPCNT</b>	8	Power Up Counter Register
A0900062	TXFIFOSZ	8	Tx FIFO Size Register
A0900063	RXFIFOSZ	8	Rx FIFO Size Register
A0900064	<b>TXFIFOADD</b>	16	Tx FIFO Address Register
A0900066	RXFIFOADD	16	Rx FIFO Address Register
A090006C	<b>HWCAPS</b>	16	Hardware Capability Register
A090006E	<b>HWSVERS</b>	16	Version Register
A0900070	<b>BUSPERF1</b>	16	USB Bus Performance Register 1
A0900072	<b>BUSPERF2</b>	16	USB Bus Performance Register 2
A0900074	<b>BUSPERF3</b>	16	USB Bus Performance Register 3
A0900078	<b>EPINFO</b>	8	Number of Tx and Rx Register
A0900079	<b>RAMINFO</b>	8	Width of RAM and Number of DMA Channel Register
A090007A	LINKINFO	8	Delay to be Applied Register
A090007B	<u>VPLEN</u>	8	Vbus Pulsing Charge Register
A090007C	HS EOF1	8	Time Buffer Available on HS Transaction Register
A090007D	FS_EOF1	8	Time Buffer Available on FS Transaction Register
A090007E	LS_EOF1	8	Time Buffer Available on LS Transaction Register
A090007F	RST_INFO	8	Reset Information Register
A0900080	RXTOG	16	Rx Data Toggle Set/Status Register
A0900082	<b>RXTOGEN</b>	16	Rx Data Toggle Enable Register
A0900084	<b>TXTOG</b>	16	Tx Data Toggle Set/Status Register
A0900086	<b>TXTOGEN</b>	16	Tx Data Toggle Enable Register
A09000A0	USB_L1INTS	32	USB Level 1 Interrupt Status Register
A09000A4	USB_L1INTM	32	USB Level 1 Interrupt Mask Register
A09000A8	USB_L1INTP	32	USB Level 1 Interrupt Polarity Register
A09000AC	USB_L1INTC	32	USB Level 1 Interrupt Control Register
A0900102	CSRO_PERI	16	EPO Control Status Register
A0900108	<b>COUNTO</b>	16	EPO Received Bytes Register
A090010A	<u>Type0</u>	8	EPO Type Register
A090010B	<b>NAKLIMTO</b>	8	NAK Limit Register
A090010C	SRAMCONFIG SIZE	16	SRAM Size Register
A090010E	HBCONFIGDA TA	8	High Bind-width Configuration Register
A090010F	<b>CONFIGDATA</b>	8	Core Configuration Register
A0900110	TX1MAP	16	TX1MAP Register
A0900112	TX1CSR_PERI	16	Tx1 CSR Register
A0900114	RX1MAP	16	RX1MAP Register
A0900116	RX1CSR PERI	16	RX1 CSR Register
A0900118	RX1COUNT	16	Rx1 Count Register
A090011A	<b>TX1TYPE</b>	8	Tx1Type Register
A090011B	TX1INTERVAL	8	Tx1Interval Register



# Module name: Unified\_USB Base address: (+A0900000h)

A090011C	<u>RX1TYPE</u>	8	Rx1Type Register
A090011D	<b>RX1INTERVAL</b>	8	Rx1Interval Register
A090011F	FIFOSIZE1	8	EP1 Configured FIFO Size Register
A0900120	TX2MAP	16	TX2MAP Register
A0900122	TX2CSR_PERI	16	Tx2 CSR Register
A0900124	RX2MAP	16	RX2MAP Register
A0900126	RX2CSR_PERI	16	RX2 CSR Register
A0900128	RX2COUNT	16	Rx2 Count Register
A090012A	TX2TYPE	8	Tx2Type Register
A090012B	TX2INTERVAL	8	Tx2Interval Register
A090012C	RX2TYPE	8	Rx2Type Register
A090012D	RX2INTERVA <u>L</u>	8	Rx2Interval Register
A090012F	FIFOSIZE2	8	EP2 Configured FIFO Size Register
A0900130	<b>TX3MAP</b>	16	TX3MAP Register
A0900132	TX3CSR_PERI	16	Tx3 CSR Register
A090013A	<b>TX3TYPE</b>	8	Tx3Type Register
A090013B	<b>TX3INTERVAL</b>	8	Tx3Interval Register
A090013F	FIFOSIZE3	8	EP3 Configured FIFO Size Register
A0900140	TX4MAP	16	TX4MAP Register
A0900142	TX4CSR PERI	16	Tx4 CSR Register
A090014A	<b>TX4TYPE</b>	8	Tx4Type Register
A090014B	TX4INTERVA <u>L</u>	8	Tx4Interval Register
A090014F	FIFOSIZE4	8	EP4 Configured FIFO Size Register
A0900200	DMA INTR	32	DMA Interrupt Status Register
A0900204	DMA_CNTL_0	16	DMA Channel O Control Register
A0900208	DMA_ADDR_ 0	32	DMA Channel 0 Address Register
A090020C	<u>DMA_COUNT</u> _0	32	DMA Channel 0 Byte Count Register
A0900210	DMA_LIMITE R	32	DMA Limiter Register
A0900214	DMA_CNTL_1	16	DMA Channel 1 Control Register
A0900218	DMA_ADDR_1	32	DMA Channel 1 Address Register
A090021C	<u>DMA_COUNT</u> _1	32	DMA Channel 1 Byte Count Register
A0900220	DMA_CONFIG	32	DMA Configuration Register
A0900224	DMA CNTL 2	16	DMA Channel 2 Control Register
A0900228	<u>DMA_ADDR</u>	32	DMA Channel 2 Address Register
A090022C	<u>DMA_COUNT</u> _2	32	DMA Channel 2 Byte Count Register
A0900234	DMA_CNTL_3	16	DMA Channel 3 Control Register
A0900238	<u>DMA_ADDR</u>	32	DMA Channel 3 Address Register
A090023C	<u>DMA_COUNT</u> _3	32	DMA Channel 3 Byte Count Register
A0900304	EP1RXPKTCO UNT	16	EP1 RxPktCount Register



## Module name: Unified\_USB Base address: (+A0900000h)

A0900308	EP2RXPKTCO UNT	16	EP2 RxPktCount Register
A0900604	<u>TM1</u>	16	Test Mode 1 Register
A0900608	HWVER_DAT <u>E</u>	32	HW Version Control Register
A0900684	<u>SRAMA</u>	32	SRAM Address Register
A0900688	SRAMD	32	SRAM Data Register
A0900690	RISC_SIZE	32	RISC Size Register
A0900700	RESREG	32	Reserved Register
A0900730	OTG20 CSRL	8	OTG20 Related Control Register L
A0900731	OTG20_CSRH	8	OTG20 Related Control Register H

A0900 0	000	<u>F</u>	ADD	<u>R</u>	F	uncti	on Ad	dress	Regis	Register (Device mode nly)								
Bit	15	14	13	12	11	10	9	8	7	6 5 4 3 2						0		
Name										FUNCTION_ADDRESS								
Type										RW								
Reset										0	0	0	0	0	0	0		

Bit(s)	Name	Description
6:0	FUNCTION_ADDRE SS	FAddr is an 8-bit register that should be written with the 7-bit address of the peripheral part of the transaction. When the USB2.0 controller is used in Peripheral mode (DevCtl.bit2=0), this register should be written with the address received through a SET_ADDRESS command, which will then be used for decoding the function address in subsequent token packets. When the USB2.0 controller is used in host mode (DevCtl.bit2=1), function address will be configured by TXFUNCADDR and RXFUNCADDR.

**POWER\_PER** A0900001 **Power Management Register** 20 Bit 13 10 14 12 11 6 4 0 **EN** AB ISO SO HS HS RE SPE LES FTC UP RE ND US Name EN MO SU DA ON **SET** ME AΒ DE  $\mathbf{MO}$ PE DE ND M RW RW RW RW RU RU RW RU Type Reset 0

Bit(s)	Name	Description
7	ISOUPDATE	When set by the CPU, the USB2.0 controller will wait for an SOF token from the time TxPktRdy is set before sending the packet. If an IN token is received before an SOF token, a 0 length data packet will be sent.  Note: Only valid in peripheral mode. This bit only affects endpoints performing Isochronous transfers.
6	SOFTCONN	If Soft Connect/Disconnect feature is enabled, the USB D+/D- lines will be enabled when this bit is set by the CPU and tri-stated when this bit is cleared by the CPU.  In Peripheral FS mode, clearing Softcon bit may need execution of latency until



Bit(s)	Name	Description
		USB BUS SE0 is detected by HW.  Execution Latency ~= 1ms, such as SOF Packet EOP or RESET In Peripheral HS mode, clearing Softcon bit still needs execution of latency until  USB BUS SE0 is detected by HW.  Execution Latency ~= 1us, such as HS idle  Note: This bit should only be set in peripheral mode. For host mode, this bit will be set if DEVCTL[0] session bit is set. This bit should also be cleared if session bit is cleared by CPU.
5	HSENAB	When set by the CPU, the USB2.0 controller will negotiate for high- speed mode when the device is reset by the hub. If not set, the device will only operate in full-speed mode.
		When set, this read-only bit indicates high-speed mode successfully negotiated during USB reset.
4	HSMODE	In peripheral mode, becomes valid when USB reset is completed (as indicated by USB reset interrupt).  In host mode, becomes valid when Reset bit is cleared. Remains valid for the duration of the session.  Note: Allowance is made for Tiny-J signaling in determining the transfer speed to select.
3	RESET	This bit is set when Reset signaling is present on the bus.  Note: This bit is read/written from the CPU in host mode but read-only in peripheral mode.
2	RESUME	Set by the CPU to generate Resume signaling when the function is in suspend mode. The CPU should clear this bit after 10ms (max. 15ms) to end Resume signaling. In host mode, this bit is also automatically set when Resume signaling from the target is detected when the USB2.0 controller is suspended.
1	SUSPENDMODE	In host mode, this bit is set by the CPU to enter suspend mode.
1	SOSFENDMODE	In peripheral mode, this bit is set on entryo into suspend mode. Cleared when the CPU reads the interrupt register or sets up the Resume bit above.
0	ENABLESUSPENDM	Set by the CPU to enable the SUSPENDM output

A0900 2	000	<u>II</u>	NTRT	<u>X</u>	7	Γx Int	errup	ot Stat	tus Re	egiste	r		C	0000
												1		

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												EP4 _T X	EP3 _T X	EP2 _T X	EP1 _T X	EP O
Type												W1C	W1C	W1C	W1C	W1C
Reset												0	0	0	0	0

Bit(s)	Name	Description
4	EP4_TX	T4 Endpoint N interrupt event
3	EP3_TX	T3 Endpoint N interrupt event
2	EP2_TX	T2 Endpoint N interrupt event
1	EP1_TX	T1 Endpoint N interrupt event.
0	EP0	Endpoint 0 interrupt event

A0900 4	000	<u>II</u>	NTRR	<u>X</u>		Rx Interrupt Status Register									0	000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														EP2 _R X	EP1 _R X	
Type														W1C	W1C	
Reset														0	0	

Bit(s)	Name	Description
2	EP2_RX	R2 Endpoint N interrupt event
1	EP1_RX	R1 Endpoint N interrupt event

A0900	000	IN	TRT	<u>KE</u>	Tx Interrupt Enable Register										FFFF			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name												EP4 _T XE	EP3 _T XE	EP2 _T XE	EP1 _T XE	EP O_ E		
Type												RW	RW	RW	RW	RW		
Reset												1	1	1	1	1		

Bit(s)	Name	Description	
4	EP4_TXE	1'b0: Disable Tx Endpoint N interrupt event 1'b1: Enable Tx Endpoint N interrupt event	
3	EP3_TXE	1'b0: Disable Tx Endpoint N interrupt event 1'b1: Enable Tx Endpoint N interrupt event	
2	EP2_TXE	1'b0: Disable Tx Endpoint N interrupt event 1'b1: Enable Tx Endpoint N interrupt event	
1	EP1_TXE	1'b0: Disable Tx Endpoint N interrupt event 1'b1: Enable Tx Endpoint N interrupt event	
0	EPO_E	1'b0: Disable Tx Endpoint N interrupt event 1'b1: Enable Tx Endpoint N interrupt event	

A0900	000	<u>IN</u>	TRR	<u>KE</u>	Rx Interrupt Enable Register										I	FFE
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														EP2 _R XE	EP1 _R XE	
Type														RW	RW	
Reset														1	1	

Bit(s)	Name	Description
2	EP2_RXE	1'b0: Disable Rx Endpoint N interrupt event 1'b1: Enable Rx Endpoint N interrupt event
1	EP1_RXE	1'b0: Disable Rx Endpoint N interrupt event 1'b1: Enable Rx Endpoint N interrupt event



A0900 A	000	IN	TRUS	<u>SB</u>		Co	mmoi	n USB	Inte	rrupt	Regis	ster				00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									VB US ER RO R	SES SR EQ	DIS CO N	CO NN	SO F	RE SET _B AB LE	RE SU ME	SU SPE ND
Type									W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	VBUSERROR	Set when VBus drops below the VBus Valid threshold during a session Only valid when USB2.0 controller is 'A' device.
6	SESSREQ	Set when Session Request signaling has been detected Only valid when USB2.0 controller is 'A' device.
5	DISCON	Set in host mode when a device disconnect is detected. Set in peripheral mode when a session ends.  Valid at all transaction speeds.
4	CONN	<b>Set when a device connection is detected</b> Only valid in host mode. Valid at all transaction speeds.
3	SOF	Set when a new frame starts.
2	RESET_BABLE	Set in peripheral mode when Reset signaling is detected on the bus.  Set in host mode when babble is detected.  Note: Only active after the first SOF has been sent.
1	RESUME	Set when Resume signaling is detected on the bus when the USB2.0 controller is in suspend mode.
0	SUSPEND	<b>Set when Suspend signaling is detected on the bus</b> Only valid in peripheral mode.

A0900 B	000	<u>IN'</u>	<u> FRUS</u>	<u>BE</u>	Common USB Interrupt Enable Register											06
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									VB US ER RO R_ E	SES SR EQ _E	DIS CO N_ E	CO NN _E	SO F_E	RE SET _B AB LE _E	RE SE UM _E	SU SPE ND _E
Type		_							RW	RW	RW	RW	RW	RW	RW	RW
Reset		_	_						0	0	0	0	0	1	1	0

Bit(s)	Name	Description
7	VBUSERROR_E	Enables VBusError interrupt
6	SESSREQ_E	Enables SessReq interrupt
5	DISCON_E	Enables Discon interrupt
4	CONN_E	Enables Conn interrupt
3	SOF_E	Enables SOF interrupt
2	RESET_BABLE_E	Enables Reset/Babble interrupt
1	RESEUM_E	Enables Resume interrupt
0	SUSPEND_E	Enables Suspend interrupt

A090000

C FRAME

#### Frame Number Register

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										FRAM	IE_NU	MBER				
Type											RU					
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10:0	FRAME_NUMBER	Frame is a 11-bit read-only register that holds the last received frame number.

A090000

•

E INDEX

#### **Endpoint Selection Index Register**

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													SELE	CTED_	ENDP	OINT
Type														R'	W	
Reset													0	0	0	0

Bit(s) Name Description

3:0 SELECTED\_ENDPO

Each TX endpoint and RX endpoint has its own set of control/status registers located between USB+100h - USB+1FFh. In addition, one set of TX control/status and one set of RX control/status registers appear at USB+010h - USB+01Fh. Index is a 4-bit register that determines which endpoint control/status registers are accessed. Before accessing an endpoint's control/status registers at USB+010h - USB+01Fh, the endpoint number should be written to the Index register to ensure that the correct control/status registers appear in the memory map.

A0900 F	000	TES	<u>STMO</u>	<u>DE</u>			Test l	Mode	Enab	le Re	gister					00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									FO RC E_ HO ST	FIF O_ AC CES S	FO RC E_ FS	FO RC E_ HS	TES T_P AC KE T	TES T_ K	TES T_J	TES T_S EO _N AK
Type									RW	A0	RW	RW	RW	RW	RW	RW
Reset								·	0	0	0	0	0	0	0	0

Bit(s) Name Description

The CPU sets up this bit to instruct the core to enter host mode when the Session bit is set, regardless of whether it is connected to any peripheral. The state of the CID input, HostDisconnect and LineState signals are ignored. The core will then remain in host mode until the Session bit is cleared, even if a device is disconnected, and if the Force\_Host bit remains set, will re-enter host mode the next time the Session bit is set. When in this mode, the status of the HOSTDISCON signal from the PHY may be read from bit7 of the ACTLRO.DevCtl register. The operating speed is determined by the Force\_HS and Force\_FS bits as the following. USB2.0 IP only

7 FORCE\_HOST



Bit(s)	Name	Description
		1 1 Undefined
6	FIFO_ACCESS	The CPU sets up this bit to transfer the packet in Endpoint 0 TX FIFO to Endpoint 0 RX FIFO. It is cleared automatically. USB2.0 IP only.
5	FORCE_FS	The CPU sets up this bit either in conjunction with bit7 above or to force the USB2.0 controller into full-speed mode when it receives a USB reset.
4	FORCE_HS	The CPU sets up this bit either in conjunction with bit7 above or to force the USB2.0 controller into high-speed mode when it receives a USB reset. USB2.0 IP only.
3	TEST_PACKET	(HS_MODE) The CPU sets up this bit to enter Test_Packet test mode. In this mode, the USB2.0 controller repetitively transmits on the bus a 53-byte test packet, the form of which is defined in the Universal Serial Bus Specification Revision 2.0, Section 7.1.20.  Note: The test packet has a fixed format and must be loaded into Endpoint 0 FIFO before the test mode is entered. USB2.0 IP only.
2	TEST_K	(HS_MODE) The CPU sets up this bit to enter Test_K test mode. In this mode, the USB2.0 controller transmits a continuous K on the bus. USB2.0 IP only.
1	TEST_J	(HS_MODE) The CPU sets up this bit to enter Test_J test mode. In this mode, the USB2.0 controller transmits a continuous J on the bus. USB2.0 IP only.
0	TEST_SEO_NAK	(HS_MODE) The CPU sets up this bit to enter Test_SE0_NAK test mode. In this mode, the USB2.0 controller remains in high-speed mode but responds to any valid IN token with a NAK. USB2.0 IP only.

A0900	010	<u>T</u>	XMA	<u>P</u>			TXMAP Register									000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				M.	_1			MA	XIMU	M_PAY	<b>LOAD</b>	_TRAN	NSACTI	ON		
Type				R'	W						RW					
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
12:11	M_1	Maximum payload size for indexed TX endpoint, M-1 Packet multiplier m maximum payload transaction register
10:0	MAXIMUM_PAYLO AD_TRANSACTION	The TxMaxP register defines the maximum amount of data that can be transferred through the selected TX endpoint in a single operation. There is a TxMaxP register for each TX endpoint (except for Endpoint 0). Bit10~0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full-speed and high-speed operations. Where the option of high-bandwidth Isochronous endpoints or of packet splitting on Bulk endpoints has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded. In the case of Bulk endpoints with the packet splitting option enabled, the multiplier m can be up to 32 and defines the maximum number of 'USB' packets (i.e. packets for transmission over the USB) of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. (If the packet splitting option is not enabled, bit15-13 will not be implemented and bit12-11 (if included) will be ignored.)  Note: The data packet is required to be an exact multiple of the payload specified by bit10~0, which is itself required to be one of 8, 16, 32, 64 or (in the case of high speed transfers) 512 bytes. For Isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit 11 set or bit 12 set, respectively) and it specifies the
		w or o (corresponding to bit if set or bit is set, respectively) and it specifies the



Bit(s)	Name	Description

maximum number of such transactions that can take place in a single microframe. If either bit11 or bit12 is non-0, the USB2.0 controller will automatically split any data packet written to the FIFO into up to 2 or 3 'USB' packets, each containing the specified payload (or less). The maximum payload for each transaction is 1024 bytes, so this allows up to 3072 bytes to be transmitted in each microframe. (For Isochronous/Interrupt transfers in fullspeed mod, bits11 and 12 are ignored.) The value written to bit10~0 (multiplied by m in the case of high-bandwidth Isochronous transfers) should match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint (see USB Specification Revision 2.0, Chapter 9). A mismatch will cause unexpected results. The total amount of data represented by the value written to this register (specified payload \* m) should not exceed the FIFO size for the TX endpoint and should not exceed half the FIFO size if double-buffering is required. If this register is changed after packets have been sent from the endpoint, the TX endpoint FIFO should be completely flushed (using the FlushFIFO bit in TxCSR) after writing the new value to this register.

#### A0900012 TXCSR\_PERI

### **Tx CSR Register**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AU TO SET	ISO		DM AR EQ EN	FR CD AT AT OG	DM AR EQ MO DE		SET TX PK TR DY _T WI CE	INC OM PT X	CL RD AT AT OG	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	UN DE RR UN	FIF ON OT EM PT Y	TX PK TR DY
Type	RW	RW		RW	RW	RW		A1	A1	A0	A1	RW	A0	A1	RU	A0
Reset	0	0		0	0	0		0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	AUTOSET	If The CPU sets up this bit, TxPktRdy will be automatically set when data of the maximum packet size (value in TxMaxP) is loaded into the TxFIFO. If a packet of less than the maximum packet size is loaded, TxPktRdy will have to be set manually.
14	ISO	The CPU sets up this bit to enable the TX endpoint for Isochronous transfers and clears it to enable the TX endpoint for Bulk or Interrupt transfers.  Note: This bit only takes effect in peripheral mode. In host mode, it always returns 0.
12	DMAREQEN	The CPU sets up this bit to enable the DMA request for TX endpoint.
11	FRCDATATOG	The CPU sets up this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK is received. This can be used by Interrupt TX endpoints used to communicate rate feedback for Isochronous endpoints.
10	DMAREQMODE	The CPU sets up this bit to select DMA request mode 1 and clears it to select DMA request mode 0.  Note: This bit should not be cleared either before or in the same cycle as the DMAReqEn bit is cleared.
8	SETTXPKTRDY_TW ICE	Indicates TxPktRdy had been set while it is 1'b1 already. Write 0 to clear it.
7	INCOMPTX	When the endpoint is used for high-bandwidth Isochronous/Interrupt transfers, this bit will be set to indicate where a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts. Note: In anything other than a high-bandwidth transfer, this bit will always return 0.



Bit(s)	Name	Description
		Write 0 to clear it.
6	CLRDATATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
5	SENTSTALL	This bit is set when a STALL handshake is transmitted. The FIFO will be flushed and TX interrupt generated if enabled and the TxPktRdy bit is cleared. The CPU should clear this bit.
		Write 0 to clear it.
		The CPU writes 1 to this bit to issue a STALL handshake to an IN token. The CPU clears this bit to terminate the stall condition.
4	SENDSTALL	Note: This bit has no effect where the endpoint is used for Isochronous transfer. Otherwise, CPU should wait for SENTSTALL interrupt to be generated before clearing the SENDSTALL bit.
3	FLUSHFIFO	The CPU writes 1 to this bit to flush the latest packet from the endpoint TxFIFO. The FIFO pointer is reset, the TxPktRdy bit is cleared, and an interrupt is generated. May be set simultaneously with TxPktRdy to abort the packet that is currently loaded into the FIFO.
		Note: FlushFIFO should only be used when TxPktRdy is set. In other cases, it may cause data corruption. If the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO.
2	UNDERRUN	The USB sets up this bit if an IN token is received when the TxPktRdy bit not set. The CPU should clear this bit. Write 0 to clear it.
1	FIFONOTEMPTY	The USB sets up this bit when there is at least 1 packet in the TxFIFO. This bit will be asserted automatically when TXPKTRDY is set by CPU and de-asserted when CPU flushes FIFO or sends a STALL packet.
0	TXPKTRDY	The CPU sets up this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled). TxPktRdy is also automatically cleared (interrupt is generated) prior to loading a second packet into a double-buffered FIFO.

A0900	014	<u>R</u>	XMA	<u>P</u>				RXM	AP Re	gistei	r				C	0000
Bit	15	14	13	12	11	10 9 8 7 6 5 4 3 2							1	0		
Name				M.	_1	MAXIMUM_PAYLOAD_TRANSACTION										
Type				R'	W						RW					
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
12:11	M_1	Maximum payload size for indexed RX endpoint , M-1 Packet multiplier m
		The RxMaxP register defines the maximum amount of data that can be transferred through the selected RX endpoint in a single operation. There is a RxMaxP register for each RX endpoint (except for Endpoint 0). Bit10~0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full-speed and high-speed operations.
10:0	MAXIMUM_PAYLO AD_TRANSACTION	Where the option of high-bandwidth Isochronous endpoints or of combining Bulk packets has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded.  For Bulk endpoints with the packet combining option enabled, the multiplier m can be up to 32 and defines the number of USB packets of the specified payload which are to be combined into a single data packet within the FIFO. (If the packet splitting option is not enabled, bit15-bit13 will not be implemented and bit12-bit11 (if included) will be ignored.) For Isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit 11 set or bit 12 set, respectively) and it



Bit(s) Name	Description
-------------	-------------

specifies the maximum number of such transactions that can take place in a single microframe. If either bit 11 or bit 12 is non-0, the USB2.0 controller will automatically combine the separate USB packets received in any microframe into a single packet within the Rx FIFO. The maximum payload for each transaction is 1024 bytes, so this allows up to 3072 bytes to be received in each microframe.

(For Isochronous/Interrupt transfers in full-speed mode or if high-bandwidth is not enabled, bits 11 and 12 are ignored.) The value written to bit  $10\sim0$  (multiplied by m in the case of high-bandwidth Isochronous transfers) must match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint (see USB Specification Revision 2.0, Chapter 9). A mismatch will cause unexpected results.

The total amount of data represented by the value written to this register (specified payload \* m) should not exceed the FIFO size for the OUT endpoint, and should not exceed half the FIFO size if double-buffering is required.

#### A0900016 RXCSR\_PERI

### **RX CSR Register**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AU TO CL EA R	ISO	DM AR EQ EN	DIS NY ET _PI DE RR	DM AR EQ MO DE		KE EP ER RS TA TU S	INC OM PR X	CL RD TA TO G	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	DA TA ER R	OV ER RU N	FIF OF UL L	RX PK TR DY
Type	RW	RW	RW	RW	RW		RW	A1	A0	A1	RW	A0	RU	A1	RU	A1
Reset	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	AUTOCLEAR	If the CPU sets up this bit, the RxPktRdy bit will be automatically cleared when a packet of RxMaxP bytes has been unloaded from the RxFIFO. When packets of less than the maximum packet size are unloaded, RxPktRdy will have to be cleared manually.  Note: Maximum packet size-3,-2,-1 is handled like maximum packet size which is auto cleared by hardware.
14	ISO	The CPU sets up this bit to enable the Rx endpoint for Isochronous transfers and clears it to enable the Rx endpoint for Bulk/Interrupt transfers.
13	DMAREQEN	The CPU sets up this bit to enable the DMA request for the Rx endpoint.
12	DISNYET_PIDERR	The CPU sets up this bit to disable the sending of NYET handshakes.  When set, all successfully received Rx packets will be ACK'd including at the point at which the RxFIFO becomes full.  Note: This bit only takes effect in high-speed mode, in which it should be set for all interrupt endpoints.  This bit is set when there is a PID error in the received packet. It is cleared when RxPktRdy is cleared or write 0 to clear it.
11	DMAREQMODE	The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0.  DMA Request Mode 1: Rx endpoint interrupt is generated only when DMA Request Mode 1 receives a short packet. RxDMAReq is generated when receiving a Max-Packet-size packet.  DMA Request Mode 0: No Rx endpoint interrupt. RxDMAReq is generated when RxPktRdy is set.
9	KEEPERRSTATUS	This bit is used when endpoint works with USBQ and in ISOCHRONOUS mode. When this bit is set, the isochronous error, PIDERROR, INCOMPRX and DATAERROR will be kept and only cleared by SW.



Bit(s)	Name	Description
8	INCOMPRX	This bit is set in an isochronous transfer if the packet in RxFIFO is incomplete because parts of the data are not received. When KeepErrorStatus = 0, it will be cleared when RxPktRdy is cleared or write 0 to clear it.
		Note: In anything other than an isochronous transfer, this bit will always return 0. Write 0 to clear it.
7	CLRDTATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
6	SENTSTALL	This bit is set when a STALL handshake is transmitted. The CPU should clear this bit. An interrupt will be generated when the bit is set.
		Write 0 to clear it.
5	SENDSTALL	The CPU writes 1 to this bit to issue a STALL handshake. The CPU clears this bit to terminate the stall condition.  Note: This bit has no effect where the endpoint is used for ISO transfers.
4	FLUSHFIFO	The CPU writes 1 to this bit to flush the next packet to be read from the endpoint RxFIFO. The RxFIFO pointer is reset and the RxPktRdy bit is cleared.  Note: FlushFIFO should only be used when RxPktRdy is set. In other cases, it may cause data corruption. If RxFIFO is double buffered, FlushFIFO may need to be set twice to completely clear RxFIFO.
3	DATAERR	This bit is set when RxPktRdy is set if the data packet has a CRC or bit-stuff error in it. It is cleared when RxPktRdy is cleared. Note: This bit is only valid when the endpoint operates in ISO mode. In Bulk mode, it always returns to 0.
2	OVERRUN	This bit will be set if an OUT packet cannot be loaded into RxFIFO.  The CPU should clear this bit (write 0 to clear it).  Note: This bit is only valid when the endpoint operates in ISO mode. In Bulk mode, it always returns to 0. The new incoming packet will not be written to RxFIFO. Write 0 to clear it.
1	FIFOFULL	This bit is set when no more packets can be loaded into RxFIFO.
0	RXPKTRDY	This bit is set when a data packet has been received (to RxFIFO). The CPU should clear this bit when the packet has been unloaded from RxFIFO. An interrupt will be generated when the bit is set.  Write 0 to clear it.

A0900018	RXCOUNT	Rx Count Register	0000
		8	

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				RXCOUNT												
Type									R	U						
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13:0	RXCOUNT	It is a 14-bit read-only register that holds the number of received data bytes in the packet in RxFIFO.
13.0	RACOUNT	Note: The value returns changes as FIFO is unloaded and is only valid when RxPktRdy (RxCSR.D0) is set.

A0900	001A	<u>T</u>	XTYP	<u>E</u>				TxTy	pe Re	gister						00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									TX_S	SPEE D		PROT COL	TX_	TARGE Bl		NUM
Type									RW		R	W		R	W	
Reset									0	0	0	0	0	0	0	0



Bit(s)	Name	Description
		Operating speed of the target device when the core is configured with the multipoint option. When the core is not configured with the multipoint option, these bits should not be accessed
		2'b00: Unused
7:6	TX_SPEED	2'b01: High
		2'b10: Full
		2'b11: Low
		The CPU should set up this bit to select the required protocol for Tx endpoint:
5:4	TX PROTOCOL	2'b00: Illegal
3.4	IX_I ROTOCOL	2'b01: Isochronous
		2'b10: Bulk
		2'b11: Interrupt
3:0	TX_TARGET_EP_N UMBER	The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.

A090001B  $\frac{TXINTERVA}{L}$ 

TxInterval Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									T	X_POL	LING_	INTER	RVAL_I	NAK_L	IMIT_	M
Type												R	W			
Reset									0	0	0	0	0	0	0	0

Bit(s) Name Description

(Host mode only) TxInterval Register TxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently selected Tx endpoint. For Bulk endpoints, this register sets up the number of frames/microframes after which the endpoint should time out on receiving a stream of NAK responses. There is a TxInterval register for each configured Tx endpoint (except for Endpoint 0).

7:0 TX\_POLLING\_INTE RVAL\_NAK\_LIMIT\_ In each case the value that is set defines a number of frames/microframes (high speed transfers), as the following:

Transfer Type | Speed | Valid values (m) | Interpretation
Interrupt | Low Speed or Full Speed | 1-255 | Polling interval is m frames.
Interrupt | High Speed | 1-16 | Polling interval is 2^(m-1) microframes
Isochronous | Full Speed or High Speed | 1-16 | Polling interval is 2^(m-1)
frames/microframes

frames/microframes

Bulk | Full Speed or High Speed | 2-16 | NAK Limit is 2^(m-1)
frames/microframes.

Note: Value 0 or 1 disables the NAK timeout function.

**A090001C RXTYPE** 

#### **RxType Register**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXSI	PEED		PROT OL	RX_1	TARGE BI		NUM
Type									RW		R	W		R'	W	
Reset									0	0	0	0	0	0	0	0



Bit(s)	Name	Description
		Operating speed of the target device when the core is configured with the multipoint option. When the core is not configured with the multipoint option, these bits should not be accessed
7:6	RXSPEED	2'b00: Unused 2'b01: High
		2'b10: Full
		2'b11: Low
		The CPU should set this to select the required protocol for the Tx endpoint:
5:4	RX PROTOCOL	2'b00: Illegal
0.1	WI_INOTOCOL	2'b01: Isochronous
		2'b10: Bulk
		2'b11: Interrupt
3:0	RX_TARGET_EP_N UMBER	The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.

A0900 D	001	RXI	<u>INTE</u>	<u>RVA</u>			R	xInte	rval R	Regist	er					00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
- N T											T T3 TA					

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									R	X_POI	LING_	INTE	RVAL_	NAK_I	IMIT_	M
Type												R	W			
Reset									0	0	0	0	0	0	0	0

Bit(s) Name Description

RxInterval Register RxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently selected Rx endpoint. For Bulk endpoints, this register sets the number of frames/microframes after which the endpoint should time out on receiving a stream of NAK responses. There is a RxInterval register for each configured Rx endpoint (except for Endpoint 0).

7:0 RVAL\_NAK\_LIMIT\_ M

RX POLLING INTERVAL/NAK LIMIT (M), (host mode only)
In each case the value that is set defines a number of frames/microframes (high speed transfers), as the following:

Transfer type speed valid values (m) interpretation
Interrupt low speed or full speed 1 - 255 polling interval is m frames.
High speed 1 - 16 polling interval is 2(m-1) microframes
Isochronous full speed or high speed 1 - 16 polling interval is 2(m-1) frames/microframes

Bulk full speed or high speed 2 - 16 NAK limit is 2(m-1) frames/microframes. Note: Value 0 or 1 disables the NAK timeout function.

A0900	001F	<u>FI</u>	<u>FOSI</u>	<u>ZE</u>		C	onfigu	ured l	FIFO	Size R	egiste	er				00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										RXFIF	OSIZE			TXFIF	OSIZE	

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										RXFIF	OSIZE	ı		TXFIF	OSIZE	
Type										D	OC .			D	C	
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:4	RXFIFOSIZE	<b>Indicates RxFIFO size of 2^n bytes</b> Example: Value 10 means 2^10 = 1024 bytes.
3:0	TXFIFOSIZE	<b>Indicates TxFIFO size of 2^n bytes</b> Example: Value 10 means 2^10 = 1024 bytes.



Bit(s)		Name	e						D	escrip	tion					
A09000	)20		FIFO0	<u>)</u>			USB E	Endpoi	nt 0 F	IFO R	egister	,			0000	0000
Bit	31   30   29   28   27   26   25   24   23   22   21   20   19										19	18	17	16		
Name		FIFO_DATA[31:16]														
Type		Other														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							FI	FO_DA	TA[15	:0]						
Type								Ot	her							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name **Description** 

> The Endpoint FIFO registers provides 16 addresses for CPU to access FIFOs for each endpoint. Writing to these addresses loads data into TxFIFO for the corresponding endpoint. Reading from these addresses unloads data from RxFIFO for the corresponding endpoint.

#### Note:

- 1. Transfers to and from FIFOs may be 8-bit, 16-bit or 32-bit as required, and any combination of access is allowed provided the data accessed are contiguous. However, all the transfers associated with one packet must be of the ame width so that the data are consistently byte-, word- or double-word-aligned. The last transfer may however contain fewer bytes than the previous transfers in order to complete an odd-byte or odd-word transfer. For DC/DTV project, also refer to the RISC\_SIZE register to complete FIFO access.
- 2. Depending on the size of the FIFO and the expected maximum packet size, the FIFOs support either single-packet or double-packet buffering. However, burst writing of multiple packets is not supported as flags need to be set after each packet is written.
  - 3. Following a STALL response or a Tx Strike Out error on Endpoint, the associated FIFO is completely flushed.
- 4. For programmers, do not use debug tools to monitor or read the FIFO region. The FIFO pointer will increase and cause unexpected error in MAC state machine.

FIFO\_DATA

31:0

A0900	024		FIFO1	<u>l</u>		U	SB Eı	ıdpoi	nt 1 F	IFO R	Regist	er		0	0000	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FIFO_DATA[31:16]															
Type	Other															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							FI	FO_DA	TA[15:	:0]						
Type								Ot	her							
Reset																

Bit(s)	Name	Description
		The Endpoint FIFO registers provides 16 addresses for CPU access to FIFOs for each endpoint. Writing to these addresses loads data into the TxFIFO for the corresponding endpoint. Reading from these addresses unloads data from RxFIFO for the corresponding
		endpoint.
31:0	FIFO_DATA	Note:
		1. Transfers to and from FIFOs may be 8-bit, 16-bit or 32-bit as required, and any combination of access is allowed provided the data accessed are contiguous. However, all the transfers associated with one packet must be of the ame width so that the data are consistently byte-, word- or double-word-aligned. The last transfer may however contain fewer bytes than the previous transfers in order to



Bit(s) Name Description

complete an odd-byte or odd-word transfer. For DC/DTV project, also refer to the RISC\_SIZE register to complete FIFO access.

- 2. Depending on the size of the FIFO and the expected maximum packet size, the FIFOs support either single-packet or double-packet buffering. However, burst writing of multiple packets is not supported as flags need to be set after each packet is written.
  - 3. Following a STALL response or a Tx Strike Out error on Endpoint, the associated FIFO is completely flushed.
- 4. For programmers, do not use debug tools to monitor or read the FIFO region.

  The FIFO pointer will increase and cause unexpected error in MAC state machine.

A090002 8 <u>FIF02</u>

### **USB Endpoint 2 FIFO Register**

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							FI	FO_DA	TA[31:	16]						
Type								Ot	her							
Reset	0         0													0		
Bit														0		
Name							FI	FO_DA	TA[15:	:0]						
Type								Ot	her							
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit(s) Name Description

The Endpoint FIFO registers provides 16 addresses for CPU access to the FIFOs for each endpoint. Writing to these addresses loads data into TxFIFO for the corresponding endpoint. Reading from these addresses unloads data from RxFIFO for the corresponding endpoint.

Note:

1. Transfers to and from FIFOs may be 8-bit, 16-bit or 32-bit as required, and any combination of access is allowed provided the data accessed are contiguous. However, all the transfers associated with one packet must be of the ame width so that the data are consistently byte-, word- or double-word-aligned. The last transfer may however contain fewer bytes than the previous transfers in order to complete an odd-byte or odd-word transfer. For DC/DTV project, also refer to RISC\_SIZE register to complete FIFO access.

2. Depending on the size of the FIFO and the expected maximum packet size, the FIFOs support either single-packet or double-packet buffering. However, burst writing of multiple packets is not supported as flags need to be set after each packet is written.

- 3. Following a STALL response or a Tx Strike Out error on Endpoint, the associated FIFO is completely flushed.
- 4. For programmers, do not use debug tools to monitor or read the FIFO region.
  The FIFO pointer will increase and cause unexpected error in MAC state
  machine.

0

31:0 FIFO\_DATA

Reset

A0900 0	006	<u>D</u>	<u>EVCT</u>	<u> </u>			Dev	rice Co	ontro	l Regi	ster					80
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									B_ DE VIC E	FS DE V	LS DE V	VE	sus	HO ST MO DE	HO ST RE Q	SES SIO N
Туре									RU	RU	RU	R	2U	RU	Oth er	Oth er

0



Bit(s)	Name	Description
		This read-only bit indicates whether the USB2.0 controller operates as the 'A' device or the 'B' device. Only valid when a session is in progress.
7	B_DEVICE	Note: If the core is in Force_Host mode, this bit will indicate the state of the HOSTDISCON input signal from the PHY.  1'b0: 'A' device
		1'b1: 'B' device
6	FSDEV	This read-only bit is set when a full-speed or high-speed device has been detected being connected to the port. (High-speed devices are distinguished from full-speed by checking for high-speed chirps when the device is reset.) Only valid in host mode.
5	LSDEV	This read-only bit is set when a low-speed device has been detected being connected to the port. Only valid in host mode.
		These read-only bits encode the current VBUS level as the following: (only available with OTG function equipped; else the register value will be undefined.)
4:3	VBUS	2'b00: Below SessionEnd 2'b01: Above SessionEnd, below AValid 2'b10: Above AValid, below VBusValid 2'b11: About VBusValid
2	HOSTMODE	This read-only bit is set when the USB2.0 controller is acting as a host.
1	HOSTREQ	When set, the USB2.0 controller will initiate Host Negotiation when Suspend mode is entered. Cleared when Host Negotiation is completed ('B' device only).
0	SESSION	When operating as 'A' device, this bit is set or cleared by the CPU to start or end a session. When operating as 'B' device, this bit is set/cleared by the USB2.0 controller when a session starts/ends. It is also set by the CPU to initiate the Session Request Protocol. When the USB2.0 controller is in Suspend mode, the bit may be cleared by the CPU to perform software disconnect.
		Note: Clearing this bit when the core is not suspended will result in undefined behavior.

A0900	0061	<u>PW</u>	RUPO	CNT		Power Up Counter Register										<b>OF</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														<b>PWRU</b>	JPCNT	
Type														R	W	
Reset													1	1	1	1

Bit(s)	Name	Description
3:0	PWRUPCNT	Power up counter limit. The power up counter counts the K state duration during suspend; when it times out, the resume interrupt will be issued. The register should be configured according to AHB clock speed.

A0900	062	TX	<u>FIFO</u>	<u>SZ</u>			Tx	FIFO	Size	Regis	ter					00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						DP TXSZ										
Type												RW		R'	W	
Reset												0	0	0	0	0



Bit(s)	Name	Description
4	TXDPB	Defines whether double-packet buffering supported for TxFIFO. When '1', double-packet buffering is supported. When '0', only single- packet buffering is supported.
		Maximum packet size to be allowed for (before any splitting within the FIFO of Bulk/High-Bandwidth packets prior to transmission). If TxDPB = 0, FIFO will also be this size; if TxDPB = 1, FIFO will be twice this size.
3:0	TXSZ	TxSZ[3:0] Packet size (bytes)  4'b0000: 8  4'b0001: 16  4'b0010: 32  4'b0011: 64  4'b0100: 128  4'b0101: 256  4'b0110: 512  4'b0111: 1024  4'b1000: 2048 (single-packet buffering only)  4'b1001: 4096 (single-packet buffering only)

A0900	0063	RX	FIFO	<u>SZ</u>			Rx	FIFO	Size	Regis	ter					00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RX DP B		RX	SZ	
Type												RW		R	W	
Reset												0	0	0	0	0

Bit(s)	Name	Description
4	RXDPB	Defines whether double-packet buffering supported for TxFIFO. When 1, double-packet buffering is supported. When 0, only single- packet buffering is supported.
		Maximum packet size to be allowed for (before any splitting within the FIFO of Bulk/High-Bandwidth packets prior to transmission). If TxDPB = 0, FIFO will also be this size; if TxDPB = 1, FIFO will be twice this size
		RxSZ[3:0] Packet size (bytes) 4'b0000: 8
		4'b0001: 16
3:0	RXSZ	4'b0010: 32
3.0	KASZ	4'b0011: 64
		4'b0100: 128
		4'b0101: 256
		4'b0110: 512
		4'b0111: 1024
		4'b1000: 2048 (single-packet buffering only)
		4'b1001: 4096 (single-packet buffering only)
		Others: Not supported

A0900 4	006	TXI	FIFOA	<u>NDD</u>			Tx F	IFO A	ddres	ss Reg	ister				0	0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									TX	FIFOA	DD					
Type					RW											
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Name	Description
		TxFIFOadd is a 13-bit register which controls the start address of the selected Tx endpoint FIFO.
		TxFIFOadd[12:0] Start address
12:0	TXFIFOADD	13'h0000: 0000
		13'h0001: 0008
		13'h0002: 0010
		13'h1FFF: FFF8

A0900	006	RXI	FIFOA	<u>DD</u>	DD Rx FIFO Address Register									(	0000	
Bit	15	14	13	12	11	11   10   9   8   7   6   5   4   3   2   1										
Name	Dat aEr rInt rEn	Ove rR UN Intr En			RXFIFOADD											
Type	RW	RW			RW											
Reset	0	0		0	0 0 0 0 0 0 0 0 0 0 0										0	

Bit(s)	Name	Description
15	DataErrIntrEn	Enables data error interrupt  Note: This bit is only valid when the endpoint is operating in ISO mode.
14	OverRUNIntrEn	Enables over run interrupt  Note: this bit is only valid when the endpoint is operating in ISO mode.
		RxFIFOadd is a 13-bit register which controls the start address of the selected Rx endpoint FIFO.
12:0	RXFIFOADD	RxFIFOadd[12:0] Start address 13'h0000: 0000 13'h0001: 0008 13'h0002: 0010 13'h1FFF: FFF8

A0900 C	006	<u>H</u>	<u>WCA1</u>	<u>PS</u>		Hardware Capability Register									2	2003
Bit	15	14	13	12	11	11 10 9 8				6	5	4	3	2	1	0
Name	QM U_ SU PP OR T	HU B_ SU PP OR T	US B20 _S UP PO RT	US B11 _S UP PO RT	RAP	MSTR_W SLAVE_W RAP_INT FX FX					USB	_VERS	SION_C	CODE		
Type	RO	RO	RO	RO	D	DC		DC			RO					
Reset	0	0	1	0	0	0 0		0			0	0	0	0	1	1

Bit(s)	Name	Description
15	QMU_SUPPORT	QMU feature support
14	HUB_SUPPORT	HUB feature support
13	USB20_SUPPORT	USB2.0 feature support
12	USB11_SUPPORT	USB1.1 feature support
11:10	MSTR_WRAP_INTF X	Configures AHB master interface 2'b00: Mentor AHB master interface



Bit(s)	Name	Description
		2'b01: Asynchronous AHB master interface
		2'b10: Asynchronous AXI master interface
		2'b11: Asynchronous DX DRAM master interface
		Configures AHB slave interface
9:8	SLAVE_WRAP_INT FX	2'b00: Mentor AHB slave interface 2'b01: Asynchronous AHB master interface 2'b10: Asynchronous AXI master interface 2'b11: Asynchronous DX CPU slave interface
5:0	USB_VERSION_CO DE	USB hardware version code

A0900 E	006	<u>H\</u>	<u>VSVE</u>	<u>RS</u>		Version Register									000	0		
Bit	15	14	13	12	11	10	9	8	7	6		5	4	3	2	1	0	)
Name									USB_SUB_VERSION_CODE							E		
Type									RO									
Reset									0	0		0	0	0	0	0	0	)

Bit(s)	Name	Description
7:0	USB_SUB_VERSIO N_CODE	USB software version code

A0900	<b>NO900070 BUSPERF1 Rit</b> 15 14 13 12				USB Bus Performance Register 1									0	0000	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CL RD MA RE QE AR LY _E N	SO FT_ DE BO UN CE	ISO _E RR _C NT _E N	ISO _R TY _DI _S		PR EA MB LE _D EL AY _E N				н	OST_W	/AIT_E	EPO			
Type	RW	RW	RW	RW		RW	RW									
Reset	0	0	0	0	·	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	CLRDMAREQEARLY _EN	CLRDMAREQEARLY_EN = 1 means DMAReq is cleared when 8 bytes of data remain in FIFO for RX, or TXMAXP-8 bytes are loaded in FIFO for TX.  CLRDMAREQEARLY_EN = 0 means DMAReq is only cleared when RX FIFO is
		read empty, or TXMAXP is loaded to TX FIFO.
		If soft_debounce=0, debounce will be implemented by hardware, that is 120ms, the same as before.
14	SOFT_DEBOUNCE	If soft_debounce=1, after DP/DM is stable for 1ms, connection interrupt will be generated, and software will determine how long the delay is for debounce. This bit only affects the debounce behavior when the cable starts connection. It does not affect HNP when the cable is connected.
13	ISO_ERR_CNT_EN	Musbhdrc has different behavior from the USB spec. in HUB ISO mode. When this bit is set, the Strike out mechanism of re-try failed will be engaged and complete the transaction.
12	ISO_RTY_DIS	Musbhdrc has different behavior from the USB spec. in HUB ISO



Bit(s)	Name	Description
		mode. This bit is disable the retry of CSplit @ SOF
10	PREAMBLE_DELAY _EN	Host mode only and downstream port connect to hub. This bit enables the function of host delay to issue a preamble +ack packet after receiving data from LS device about 3 LS bit time.
		Host waiting time of Endpoint 0
9:0	HOST_WAIT_EP0	The written value defines the minimum cycles for controller to issue the next IN/OUT/PING token during idle state.  0: No wait
		>0: During idle state, the controller must wait for at least the exact cycles written before it issues the next IN/OUT/PING token. The cycle unit is as USB system clock cycle.

A0900	072	<u>BU</u>	<u>ISPERF2</u> USB Bus Performance Register 2								C000					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HS R_I SOI CH K_ DIS	HS T_I SO OC HK _DI S		HOST_WAIT_EPX												
Type	RW	RW		RW												
Reset	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	HSR ISOICHK DIS	ISO Rx 0-packet Disable in host mode
10	1101/_100101111_010	Optional disable selection for ISO Rx 0 packet
14	HST ISOOCHK DIS	ISO Tx 0-packet Disable in host mode
14	U21_I2OOCUK_DI2	Optional disable selection for ISO Rx 0 packet
		Host waiting time of all endpoints except for Endpoint 0
		The written value defines the minimum cycles for controller to issue the next
		IN/OUT/PING token during idle state.
13:0	HOST_WAIT_EPX	0: No wait
		>0: During idle state, the controller must wait for at least the exact cycles written
		before it issues the next IN/OUT/PING token. The cycle unit is as USB system
		clock cycle.

A0900	074	<u>BU</u>	SPER	<u> </u>		USB Bus Performance Register 3										0A48		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name					VB US ER R_ MO DE		FL US H_ FIF O_ EN		NO ISE _ST ILL _S OF	BA B_ CL R_ EN			UN DO _S RP FIX	OT G_ DE GLI TC H_ DIS AB LE	EP _S WR ST	DIS US BR ESE T		
Type					RW		RW		RW	RW			RW	RW	A0	RW		
Reset			·		1		1		0	1			1	0	0	0		

Bit(s)	Name	Description
11	VBUSERR_MODE	Controls whether VBUS error will reset USB controller or only set up the VBUS error bit



Bit(s)	Name	Description
		1'b0: Set up INTRUSB.bit[7] VBUS error only 1'b1: Reset USB controller and set up INTRUSB.bit[7] VBUS error tooDataErr interrupt enable. The DataErr status bit is in RxCSR[3] and should be written 0 to clear.TBD
		Enables Flush FIFO
9	FLUSH_FIFO_EN	1'b1: Clear USBPtr0, USBPtr1 of EPx Tx by flush FIFO command. 1'b0: USBPtr0, USBPtr1 of EPx Tx cannot be cleared by flush FIFO command.
7	NOISE_STILL_SOF	Forces transmitting SOF as babble interrupt
		Controls babble session
6	BAB_CLR_EN	1'b0: Babble interrupt will not close session automatically.
		1'b1: Babble interrupt will close session automatically.
3	UNDO_SRPFIX	The CPU sets up this bit to recover to the original circuit of USB2.0 IP about SRP.
2	OTG_DEGLITCH_D ISABLE	Set to 1 to disable deglitch circuit of OTG signal group VBUSVALID, AVALID and SESSEND.
1	EP_SWRST	SW can reset the USB MAC setting by setting this bit to 1. EP_SWRST will be cleared by HW automatically.  The MAC settings include function address, endpoint interrupt enable/status, endpoint state and EP TX/RX CSR.
0	DISUSBRESET	If DISUSBRESET is 0, USB MAC setting will be reset to inconfigured condition when USB bus reset is detected. SW can set this bit to 1 to disable USB MAC setting. Reset by HW when USB bus reset is detected.  The HW reset MAC settings include:  1. Clear function address register  2. Clear index register  3. Flush all endpoint FIFOs  4. Clear control/status register  a. EPN TX/RXMAXP  b. EPN TX/RXCSR c. EPN TX/RXCSR c. EPN TX/RXTYPE d. EPN TX/RXInterval e. EPN RXCOUNT f. EPO CSRO g. EPO COUNTO  5. Enable TX/RX endpoint interrupt and clear TX/RX interrupt status Note: EPN TX/RX FIFOSZ/AD are not cleared.

A0900	0078	<u>E</u>	PINF	0		N	umbe	er of T	x and		24					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									R	XEND	POINT	S	T	XEND	POINT	S
Type										R	20			R	20	
Dogot									Λ	Λ	1	Λ	Λ	1	Λ	Λ

Bit(s)	Name	Description
7:4	RXENDPOINTS	Number of Rx endpoints implemented in the design.
3:0	TXENDPOINTS	Number of Tx endpoints implemented in the design.

A0900	0079	<u>R</u> A	MIN	<u>FO</u>	Wi	dth of	RAM		Number of DMA Channel Register							<b>4A</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										DMAC	CHANS			RAM	BITS	
Type										R	20			D	C	
Dogot									Δ.	1	Λ	0	1	Λ	1	^



Reset

# **MT2523 Series Reference Manual**

0

0

Bit(s)	Name	Description
7:4	DMACHANS	Number of DMA channels implemented in the design.
3:0	RAMBITS	Width of the RAM address bus-1

A0900 A	007	LII	<u>NKIN</u>	<u>FO</u>		Delay to be Applied Register										5 <b>C</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										WT	CON			W	TID	
Type										R	W			R	2W	

0

Bit(s)	Name	Description
7:4	WTCON	Sets the wait to be applied to allow for the user's connect/disconnect filter in units of 533.3ns. (The default setting corresponds to 2.667us.) The default value will change to be 4'h8 to meet 2.667us.
3:0	WTID	Sets up delay to be applied from IDPULLUP being asserted to IDDIG being considered valid in units of 4.369ms.  The default setting corresponds to 52.43ms.)

A0900 B	007	7	/PLE	<u>N</u>	Vbus Pulsing Charge Register										<b>3C</b>	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												VP	LEN			
Type												R	W			
Reset									0	0	1	1	1	1	0	0

Bit(s)	Name	Description
7:0	VPLEN	Sets up duration of the VBus pulsing charge in units of 136.5 us. (The default setting corresponds to 8.19ms

A0900	A090007C HS E0F1					Time Buffer Available on HS Transaction  Register										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												HS_	EOF1			
Type									RW							
Reset									1	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	HS EOF1	Sets up high-speed transactions the time before EOF to stop beginning new transactions, in units of 133.3ns.
	_	The default setting corresponds to 17.07us. USB2.0 IP only.

A0900 D	007	<u>FS</u>	<u> </u>	<u>F1</u>	Т	Time Buffer Available on FS Transaction Register											
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name												FS_	EOF1				
Type												R	W				
Reset									0	1	1	1	0	1	1	1	



**EP2RXTOG** 

## **MT2523 Series Reference Manual**

Bit(s)	Name Description								
7:0	FS_EOF1	Sets up full-speed transactions the time before EOF to stop beginning new transactions, in units of 533.3ns. (The default setting corresponds to 63.46us.) The default value will change to be 8'hBE to meet 63.46us.							

A0900	007E	<u>L:</u>	<u>S_EO</u>	<u>F1</u>	Т	Time Buffer Available on LS Transaction Register										72
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												LS_	EOF1			
Type						RW										
Reset									0	1	1	1	0	0	1	0

Bit(s)	Name	Description
7:0	LS_EOF1	Sets up Q252low-speed transactions the time before EOF to stop beginning new transactions, in units of 1.067us. (The default setting corresponds to 121.6us.). USB2.0 IP only. The default value will change to be 8'hB6 to meet 121.6us.

A090007F **RST\_INFO Reset Information Register** 00 Bit 14 13 12 11 10 8 6 15 0 Name WTFSSEO WTCHRP **Type** RW RW Reset

Bit(s)	Name	Description
7:4	WTFSSE0	Signifies the SEO signal duration before issuing the reset signal (for device only).  Duration = 272.8 x WTFSSEO + 2.5 usec.  This register will only be reset when hardware is reset.
3:0	WTCHRP	Sets up delay to be applied from detecting Reset to sending chirp K (for device only).  The duration = 272.8 x WTCHRP + 0.1 usec. This register will only be reset when hardware is reset.

A0900 0	800	<u>R</u>	exto	<u>G</u>		Rx Data Toggle Set/Status Register							0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														EP2 RX TO G	EP1 RX TO G	
Туре														Oth er	Oth er	
Reset														0	0	

Bit(s)	Name	Description
		Receive Logical Endpoint n Data Toggle Bit Set/Status

When read, these bits indicate the current state of the Endpoint n data toggle. If enable bit is high, the bit may be written with the required setting of the data toggle. If enable is low, any value written will be ignored



Bit(s)	Name	Description
		Note: This register is word access. 1'b0: Logical Endpoint n RX data toggle bit = 0 1'b1: Logical Endpoint n RX data toggle bit = 1
		Receive Logical Endpoint n Data Toggle Bit Set/Status.
1	EP1RXTOG	When read, these bits indicate the current state of the Endpoint n data toggle. If enable bit is high, the bit may be written with the required setting of the data toggle. If enable is low, any value written will be ignored  Note: This register is word access.  1'b0: Logical Endpoint n RX data toggle bit = 0  1'b1: Logical Endpoint n RX data toggle bit = 1

A0900 2	RXTOGEN					Rx Data Toggle Enable Register									0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														EP2 RX TO GE N	EP1 RX TO GE N		
Type														RW	RW		
Reset														0	0	•	

Bit(s)	Name	Description
		Enables Receive Logical Endpoint n Data Toggle Bit
2	EP2RXTOGEN	If enable bit is set, the endpoint n data toggle can be set. Note: This register is word access. 1'b0: Forbid RISC writing EP n data toggle status with EP1RXTOG 1'b1: Allow RISC writing EP n data toggle status with EP1RXTOG
		Enables Receive Logical Endpoint n Data Toggle Bit
1	EP1RXTOGEN	If enable bit is set, the endpoint n data toggle can be set. Note: This register is word access. 1'b0: Forbid RISC writing EP n data toggle status with EP1RXTOG 1'b1: Allow RISC writing EP n data toggle status with EP1RXTOG

A090008 4		<u>1</u>	XTO	<u>G</u>	Tx Data Toggle Set/Status Register									0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												EP4 TX TO G	EP3 TX TO G	EP2 TX TO G	EP1 TX TO G	
Туре												Oth er	Oth er	Oth er	Oth er	
Reset												0	0	0	0	

Bit(s)	Name	Description
		Transmit Logical Endpoint n Data Toggle Bit Set/Status
4	EP4TXTOG	When read, these bits indicate the current state of the Endpoint n data toggle. If enable bit is high, the bit may be written with the required setting of the data toggle. If enable is low, any value written will be ignored Note: This register is word access.  1'b0: Logical Endpoint n TX data toggle bit = 0 1'b1: Logical Endpoint n TX data toggle bit = 1
3	EP3TXTOG	Transmit Logical Endpoint n Data Toggle Bit Set/Status
J	LISIXIOG	When read, these bits indicate the current state of the Endpoint n data toggle. If enable bit is high, the bit may be written with the required setting of the data



Bit(s)	Name	Description
		toggle. If enable is low, any value written will be ignored Note: This register is word access. 1'b0: Logical Endpoint n TX data toggle bit = 0 1'b1: Logical Endpoint n TX data toggle bit = 1
		Transmit Logical Endpoint n Data Toggle Bit Set/Status
2	EP2TXTOG	When read, these bits indicate the current state of the Endpoint n data toggle. If enable bit is high, the bit may be written with the required setting of the data toggle. If enable is low, any value written will be ignored  Note: This register is word access.  1'b0: Logical Endpoint n TX data toggle bit = 0  1'b1: Logical Endpoint n TX data toggle bit = 1
		Transmit Logical Endpoint n Data Toggle Bit Set/Status
1	EP1TXTOG	When read, these bits indicate the current state of the Endpoint n data toggle. If enable bit is high, the bit may be written with the required setting of the data toggle. If enable is low, any value written will be ignored  Note: This register is word access.  1'b0: Logical Endpoint n TX data toggle bit = 0  1'b1: Logical Endpoint n TX data toggle bit = 1

A0900	800	TX	TOG]	<u>EN</u>		Tx	d Data	Togg	de En	able I	Regist	er			0	000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												EP4 TX TO GE N	EP3 TX TO GE N	EP2 TX TO GE N	EP1 TX TO GE N	
Type												RW	RW	RW	RW	
Reset												0	0	0	0	

Bit(s)	Name	Description
		Enables Receive Logical Endpoint 1 Data Toggle Bit
4	EP4TXTOGEN	If enable bit is set, the endpoint n data toggle can be set. Note: This register is word access. 1'b0: Forbid RISC writing EP n data toggle status with EP1RXTOG 1'b1: Allow RISC writing EP n data toggle status with EP1RXTOG
		<b>Enables Receive Logical Endpoint 1 Data Toggle Bit</b>
3	EP3TXTOGEN	If enable bit is set, the endpoint n data toggle can be set. Note: This register is word access. 1'b0: Forbid RISC writing EP n data toggle status with EP1RXTOG 1'b1: Allow RISC writing EP n data toggle status with EP1RXTOG
		Enables Receive Logical Endpoint 1 Data Toggle Bit
2	EP2TXTOGEN	If enable bit is set, the endpoint n data toggle can be set. Note: This register is word access. 1'b0: Forbid RISC writing EP n data toggle status with EP1RXTOG 1'b1: Allow RISC writing EP n data toggle status with EP1RXTOG
		<b>Enables Receive Logical Endpoint 1 Data Toggle Bit</b>
1	EPITXTOGEN	If enable bit is set, the endpoint n data toggle can be set. Note: This register is word access. 1'b0: Forbid RISC writing EP n data toggle status with EP1RXTOG 1'b1: Allow RISC writing EP n data toggle status with EP1RXTOG





A0900 0	00A	USE	B_L1I	<u>NTS</u>		USB :	Level	1 Inte	errup	t Statı	ıs Re	gister		0	0000	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					PO WE RD WN _IN T_S TA TU S	DR VV BU S_I NT _ST AT US	ID DIG _IN T_S TA TU S	VB US VA LID _IN T_S TA TU S	DP DM _IN T_S TA TU S	QH IF_ INT _ST AT US	QI NT _ST AT US	PS R_I NT _ST AT US	DM A_I NT _ST AT US	US BC OM _IN T_S TA TU S	RX _IN T_S TA TU S	TX _IN T_S TA TU S
Type					RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description						
		Power-down interrupt status						
11	POWERDWN_INT_ STATUS	When controller is in host suspend mode, VBus is valid, and DP is asserted, this bit will set. When controller is in peripheral mode, Avalid is setting, and DP is asserted, this bit will set. When controller is in idle state, avalid is de-asserted, and linestate is in SEO, this bit will also set.						
		DRVVBUS interrupt status						
10	DRVVBUS_INT_STA TUS	This bit shows the interrupt trigger status of DRVVBUS. The trigger polarity is determined by DRVVBUS_INT_POL.  This interrupt is used in USB OTG charge pump control.						
		IDDIG interrupt status						
9	IDDIG_INT_STATU S	This bit shows the interrupt trigger status of IDDIG. The trigger polarity is determined by IDDIG_INT_POL.  This interrupt is used in USB OTG attachment.						
		VBUSVALID interrupt status						
8	VBUSVALID_INT_S TATUS	This bit shows the interrupt trigger status of VBUSVALID. The trigger polarity is determined by VBUSVALID_INT_POL.  This interrupt is used in USB attachment to host.						
		DPDM interrupt status						
7	DPDM_INT_STATU S	This bit shows the interrupt trigger status of DPDM. The trigger condition is whether DP or DM goes high. This interrupt is used in USB HOST mode to detect device attachment.						
0	OHE INT CTATHE	<b>USBQ HIF command interrupt status</b>						
6	QHIF_INT_STATUS	Only valid when WiMAX Q is available.						
5	QINT_STATUS	USBQ interrupt status						
J	QINI_SIATOS	Only valid when USBQ is available.						
4	PSR_INT_STATUS	Packet sequence recorder interrupt status						
3	DMA_INT_STATUS	DMA interrupt status						
2	USBCOM_INT_STA TUS	USB common interrupt status						
1	RX_INT_STATUS	Endpoint Rx interrupt status						
0	TX_INT_STATUS	Endpoint Tx interrupt status						





A09000A

A0900 4	)OA	<u>USB</u>	<u>L1II</u>	<u>NTM</u>		USB Level 1 Interrupt Mask Register									00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name					PO WE RD WN _IN T_ UN MA SK	DR VV BU S_I NT _U NM AS K	ID DIG _IN T_ UN MA SK	VB US VA LID _IN T_ UN MA SK	DP DM _IN T_ UN MA SK	QH IF_ INT _U NM AS K	QI NT _U NM AS K	PS R_I NT _U NM AS K	DM A_I NT _U NM AS K	US BC OM _IN T_ UN MA SK	RX _IN T_ UN MA SK	TX _IN T_ UN MA SK	
Type					RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
Reset					Λ	Λ	0	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	0	

Bit(s)	Name	Description
	POWERDWN_INT_	Unmasks POWERDWN interrupt
11	UNMASK	1'b0: Mask interrupt 1'b1: Unmask interrupt
		•
10	DRVVBUS_INT_UN	Unmasks DRVVBUS interrupt 1'b0: Mask interrupt
10	MASK	1'b1: Unmask interrupt
		Unmasks IDDIG Interrupt
9	IDDIG_INT_UNMA SK	1'b0: Mask interrupt
		1'b1: Unmask interrupt
	VBUSVALID_INT_U	Unmasks VBUSVALID Interrupt
8	NMASK	1'b0: Mask interrupt 1'b1: Unmask interrupt
		Unmasks DPDM Interrupt
7	DPDM_INT_UNMA	1'b0: Mask interrupt
	SK	1'b1: Unmask interrupt
		Unmasks USBQ HIF command interrupt
6	QHIF_INT_UNMAS	Only valid when WiMAX Q is available.
-	K	1'b0: Mask interrupt 1'b1: Unmask interrupt
		Unmasks USBQ Interrupt
		Only valid when USBQ is available.
5	QINT_UNMASK	•
		1'b0: Mask interrupt 1'b1: Unmask interrupt
		Unmasks packet sequence recorder interrupt
4	PSR_INT_UNMASK	1'b0: Mask interrupt
-	1 510_11 1_61 11111 1511	1'b1: Unmask interrupt
	DAMA INTE LINIMAC	Unmasks DMA interrupt
3	DMA_INT_UNMAS K	1'b0: Mask interrupt
		1'b1: Unmask interrupt
2	USBCOM_INT_UN	Unmasks USB common interrupt
٤	MASK	1'b0: Mask interrupt 1'b1: Unmask interrupt
		Unmasks endpoint Rx interrupt
1	RX_INT_UNMASK	1'b0: Mask interrupt
		1'b1: Unmask interrupt
0	TX_INT_UNMASK	Unmasks endpoint Tx Interrupt
		1'b0: Mask interrupt

Bit(s)	Name	Description
		1'b1: Unmask interrupt

A0900 8	OA	USE	L1I	<u>NTP</u>	<b>USB Level 1 Interrupt Polarity Register</b>								00000200			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					PO WE RD WN _IN T_ PO L	DR VV BU S_I NT _P OL	ID DIG _IN T_ PO L	VB US VA LID _IN T_ PO L								
Type					RW	RW	RW	RW								
Reset					0	0	1	0								

Bit(s)	Name	Description
11	POWERDWN_INT_ POL	POWERDWN interrupt polarity 1'b0: Interrupt trigger when POWERDWN is 1. 1'b1: Interrupt trigger when POWERDWN is 0.
10	DRVVBUS_INT_PO L	<b>DRVVBUS interrupt polarity</b> 1'b0: Interrupt trigger when DRVVBUS is 1. 1'b1: Interrupt trigger when DRVVBUS is 0.
9	IDDIG_INT_POL	<b>IDDIG interrupt polarity</b> 1'b0: Interrupt trigger when IDDIG is 1. 1'b1: Interrupt trigger when IDDIG is 0.
8	VBUSVALID_INT_P OL	<b>VBUSVALID interrupt polarity</b> 1'b0: Interrupt trigger when VBUSVALID is 1. 1'b1: Interrupt trigger when VBUSVALID is 0.

A0900 C	A09000A C <u>USB L1INTC</u>				USB Level 1 Interrupt Control Register								00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																US B_I NT _SY NC
Type																RW
Reset																0

Bit(s)	Name	Description
		USB interrupt synchronization
0	USB_INT_SYNC	1'b0: USB output interrupt is output directly.
		1'b1: USB output interrupt is synchronized by MCU BUS clock registers.



A0900	102	<u>CSI</u>	<b>RO_P</b>	<u>ERI</u>			EPO C	Control Status Register								0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name								FL US HFI FO	SE RVI CES ET UP ED N	SE RVI CE DR XP KT RD	SE ND ST AL L	SET UP EN D	DA TA EN D	SE NT ST AL L	TX PK TR DY	RX PK TR DY		
Type								A0	A0	A0	A0	RU	A0	RW	A0	RU		
Reset								0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
8	FLUSHFIFO	The CPU writes 1 to this bit to flush the next packet to be transmitted/read from the Endpoint 0 FIFO. It is cleared automatically. The FIFO pointer is reset and the TxPktRdy/RxPktRdy bit (below) is cleared. May be set simultaneously with TxPktRdy to abort the packet that is currently loaded into FIFO.  Note: FlushFIFO should only be used when TxPktRdy/RxPktRdy is set. In other cases, it may cause data corruption.
7	SERVICESETUPEDN	The CPU writes 1 to this bit to clear the SetupEnd bit.
,	SERVICESETUFEDIN	It is cleared automatically.
6	SERVICEDRXPKTR	The CPU writes 1 to this bit to clear the RxPktRdy bit.
U	DY	It is cleared automatically.
5	SENDSTALL	The CPU writes 1 to this bit to terminate the current transaction. The STALL handshake will be transmitted, and this bit will be cleared automatically.
		Note: The FIFO should be flushed before SendStall is set.
4	SETUPEND	This bit will be set when a control transaction ends before the DataEnd bit is set. An interrupt will be generated and the FIFO flushed at this time. The bit is cleared by the CPU writing 1 to the ServicedSetupEnd bit.
3	DATAEND	The CPU sets up this bit when setting TxPktRdy for the last data packet, when clearing RxPktRdy after unloading the last data packet, and when setting up TxPktRdy for a 0 length data packet. It is cleared automatically.
2	SENTSTALL	This bit is set when a STALL handshake is transmitted. The CPU should clear this bit.  Write 0 to clear it.
1	TXPKTRDY	The CPU sets up this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled)
0	RXPKTRDY	This bit is set when a data packet has been received. An interrupt is generated when this bit is set. The CPU clears this bit by setting up the ServicedRxPktRdy bit.

A0900	108	<u>C</u> (	OUNT	<u>0</u>	EPO Receive				ed By	d Bytes Register						0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name												EPO.	_RX_C	OUNT	•			
Type													RU					
Reset										0	0	0	0	0	0	0		

Bit(s)	Name	Description
6:0	EPO_RX_COUNT	CountO is a 7-bit read-only register that indicates the number of

Bit(s)	Name	Description
DIUSI	Name	Describtion

received data bytes in the Endpoint O FIFO. The value returned changes as the contents of the FIFO change and is only valid when RxPktRdy (IDXEPRO.CSRO.bitO) is set.

A090010A <u>Type0</u>					EPO Type Register											
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									EPO_	Туре						
Type									R	W						
Reset									0	0						

Bit(s) Name Description

Operating speed of the target device when the core is configured with the multipoint option. When the core is not configured with the multipoint option, these bits should not be accessed

2'b00: Unused

7:6 EP0\_Type

2'b01: High

2'b10: Full

2'b11: Low

A0900	<b>090010B NAKLIMTO</b>						N	AK Li		0						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													NA	KLIM	TO	
Type														RW		
Reset												0	0	0	0	0

Bit(s)	Name	Description
4:0	NAKLIMITO	(Host mode only) NAKLimit0 is a 5-bit register that sets up the number of frames/microframes (high-speed transfers) after which Endpoint 0 should time out on receiving a stream of NAK responses. (Equivalent settings for other endpoints can be made through their TxInterval and RxInterval registers.). The number of frames/microframes selected is 2(m-1) (where m is the value set in the register, valid values 2 - 16). If the host receives NAK responses from the target for more frames than the number represented by the limit set in this register, the endpoint will be halted.  Note: Value 0 or 1 disables the NAK timeout function.

A090010C SRAMCONFI GSIZE SRAM Size Register 0800

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								SRAM	_SIZE							
Type		RO														
Reset	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	SRAM_SIZE	Depth of SRAM with data bus width 32 bits. For example, if SRAM is configured to 8KB, SRAM_SIZE will be 16'h800.



4.000010E	<b>HBCONFIGD</b>
A090010E	ΛТΛ

# **High Bind-width Configuration Register**

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									N	NUM_F	IB_EP	R	N	NUM_I	IB_EP	Г
Type										R	0			R	0	
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:4	NUM_HB_EPR	Number of high bind-width RX endpoints
3:0	NUM_HB_EPT	Number of high bind-width TX endpoints

# A090010F CONFIGDAT

**Core Configuration Register** 

1F

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									MP RX E	MP TX E	BIG EN DIA N	HB RX E	HB TX E	DY NFI FO SIZ IN G	SO FTC ON E	UT MI DA TA WI DT H
Type									RO	RO	RO	RO	RO	RO	RO	RO
Reset									0	0	0	1	1	1	1	1

Bit(s)	Name	Description
7	MPRXE	When set to 1, automatic amalgamation of bulk packets will be selected.
6	MPTXE	When set to 1, automatic splitting of bulk packets will be selected.
5	BIGENDIAN	Set to 1 indicates big-endian ordering is selected.
4	HBRXE	Set to 1 indicates high-bandwidth Rx ISO Endpoint Support is selected.
3	НВТХЕ	Set to 1 indicates high-bandwidth Tx ISO Endpoint Support is selected.
2	DYNFIFOSIZING	Set to 1 indicates Dynamic FIFO Sizing option is selected.
1	SOFTCONE	Set to 1 indicates Soft Connect/Disconnect option is selected.
		Indicates selected UTMI+ data width
0	UTMIDATAWIDTH	1'b0: 8 bits 1'b1: 16 bits

### A0900110 <u>TX1MAP</u>

### **TX1MAP Register**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				M	[1			MA	XIMU	M_PAY	LOAD	_TRAN	ISACTI	ON			
Type				R'	W		RW										
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
12:11	M1	Maximum payload size for indexed TX endpoint, M1 packet multiplier m maximum payload transaction register
10:0	MAXIMUM_PAYLO AD_TRANSACTION	The TxMaxP register defines the maximum amount of data that can be transferred through the selected Tx endpoint in a single operation.  There is a TxMaxP register for each Tx endpoint (except for Endpoint 0). Bits 10~0 define (in bytes) the maximum payload transmitted in a



Bit(s) Name Description

single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full-speed and high-speed operations. Where the option of high-bandwidth isochronous endpoints or of packet splitting on bulk endpoints has been taken when the core is configured, the register will include either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded. In the case of bulk endpoints with the packet splitting option enabled, the multiplier m can be up to 32 and defines the maximum number of 'USB' packets (i.e. packets for transmission over the USB) of the specified payload into which a single data packet placed in the FIFO should be split, prior to the transfer. (If the packet splitting option is not enabled, bit15-13 will not be implemented and bit12-11 (if included) will be ignored.)

Note: The data packet should be an exact multiple of the payload specified by bit10~0, which is itself required to be one of 8, 16, 32, 64 or (in the case of high speed transfers) 512 bytes. For isochronous endpoints operating in high-speed mode and with the High-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit11 set or bit12 set respectively) and it specifies the maximum number of such transactions that can take place in a single microframe. If either bit11 or bit12 is not 0, the USB2.0 controller will automatically split any data packet written to FIFO into up to 2 or 3 'USB' packets, each containing the specified payload (or less). The maximum payload for each transaction is 1024 bytes, so this allows up to 3072 bytes to be transmitted in each microframe. (For Isochronous/Interrupt transfers in fullspeed mode, bit11 and 12 are ignored.) The value written to bit10~0 (multiplied by m in the case of high-bandwidth Isochronous transfers) should match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint (see USB Specification Revision 2.0, Chapter 9). A mismatch can cause unexpected results. The total amount of data represented by the value written to this register (specified payload \* m) must not exceed the FIFO size for the Tx endpoint and should not exceed half the FIFO size if doublebuffering is required. If this register is changed after packets have been sent from the endpoint, the Tx endpoint FIFO should be completely flushed (using the FlushFIFO bit in TxCSR) after writing the new value to this register.

A0900	)112	<u>TX1</u>	CSR_ I	<u>PER</u>		Tx1 CSR Register										0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	AU TO SET	ISO		DM AR EQ EN	FR CD AT AT OG	DM AR EQ MO DE		SET TX PK TR DY _T WI CE	INC OM PT X	CL RD AT AT OG	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	UN DE RR UN	FIF ON OT EM PT Y	TX PK TR DY		
Type	RW	RW		RW	RW	RW		A1	A1	A0	A1	RW	A0	A1	RU	A0		
Reset	0	0		0	0	0		0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
15	AUTOSET	If The CPU sets up this bit, TxPktRdy will be automatically set when data of the maximum packet size (value in TxMaxP) is loaded into the TxFIFO. If a packet of less than the maximum packet size is loaded, TxPktRdy will have to be set manually.
14	ISO	The CPU sets up this bit to enable the Tx endpoint for Isochronous transfers and clears it to enable the Tx endpoint for Bulk or Interrupt transfers.  Note: This bit only takes effect in peripheral mode. In host mode, it always returns to 0.



Bit(s)	Name	Description
12	DMAREQEN	The CPU sets up this bit to enable the DMA request for the Tx endpoint.
11	FRCDATATOG	The CPU sets up this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This can be used by Interrupt Tx endpoints that are used to communicate rate feedback for Isochronous endpoints.
10	DMAREQMODE	The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0.  Note: This bit should not be cleared either before or in the same cycle
		as the DMAReqEn bit is cleared.
8	SETTXPKTRDY_TW ICE	Indicates TxPktRdy had been set when it is 1'b1 already. Write 0 to clear it.
7	INCOMPTX	When the endpoint is used for high-bandwidth Isochronous/Interrupt transfers, this bit is set to indicate where a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts. Note: In anything other than a high-bandwidth transfer, this bit will always return to 0.  Write 0 to clear it.
6	CLRDATATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
5	SENTSTALL	This bit is set when a STALL handshake is transmitted. The FIFO will be flushed and Tx interrupt generated if enabled and the TxPktRdy bit is cleared. The CPU should clear this bit.
		Write 0 to clear it.
		The CPU writes 1 to this bit to issue a STALL handshake to an IN token. The CPU clears this bit to terminate the stall condition.
4	SENDSTALL	Note: This bit has no effect where the endpoint is used for Isochronous transfer. Otherwise, CPU should wait for SENTSTALL interrupt to be generated before clearing the SENDSTALL bit.
3	FLUSHFIFO	The CPU writes 1 to this bit to flush the latest packet from the endpoint TxFIFO. The FIFO pointer is reset, the TxPktRdy bit is cleared and an interrupt is generated. May be set simultaneously with TxPktRdy to abort the packet currently loaded into FIFO.  Note: FlushFIFO should only be used when TxPktRdy is set. In other cases, it may cause data corruption. If the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO.
2	UNDERRUN	The USB will set up this bit if an IN token is received when the TxPktRdy bit is not set. The CPU should clear this bit (write 0 to clear it).
1	FIFONOTEMPTY	The USB sets up this bit when there is at least 1 packet in TxFIFO. This bit will be asserted automatically when TXPKTRDY is set by CPU and de-asserted when CPU flushes FIFO or sends a STALL packet.
0	TXPKTRDY	The CPU sets up this bit after loading a data packet into FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled). TxPktRdy is also automatically cleared (interrupt is generated) prior to loading a second packet into a double-buffered FIFO.

A0900114	RX1MAP	RX1MAP Register	0000
AU9UU114	RAIMAP	RAIMAP REGISTER	UUUU

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				M	[1			MA	XIMU	M_PAY	LOAD	_TRAN	ISACTI	ON		
Type				R'	W						RW					
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0





Bit(s)	Name	Description
12:11	M1	Maximum payload size for indexed RX endpoint, M1 packet multiplier m
		The RxMaxP register defines the maximum amount of data that can be transferred through the selected Rx endpoint in a single operation. There is a RxMaxP register for each Rx endpoint (except for Endpoint 0). Bit10~0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full-speed and high-speed operations.
		Where the option of high-bandwidth isochronous endpoints or of combining bulk packets has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded.  For Bulk endpoints with the packet combining option enabled, the multiplier m can be up to 32 and defines the number of USB packets of the specified payload
10:0	MAXIMUM_PAYLO AD_TRANSACTION	which are to be combined into a single data packet within the FIFO. (If the packet splitting option is not enabled, bit15~13 will not be implemented and bit12~11 (if included) will be ignored.) For isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit11 set or bit12 set respectively) and it specifies the maximum number of such transactions that can take place in a single microframe. If either bit11 or bit12 is not 0, the USB2.0 controller will automatically combine the separate USB packets received in any microframe into a single packet within the Rx FIFO. The maximum payload for each
		transaction is 1024 bytes, so this allows up to 3072 bytes to be received in each microframe.  (For Isochronous/Interrupt transfers in full-speed mode or if high-bandwidth is not enabled, bit11 and 12 will be ignored.) The value written to bit10~0 (multiplied by m in the case of high-bandwidth Isochronous transfers) should match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint (see USB Specification Revision 2.0,

# A0900116 $\frac{RX1CSR PE}{RI}$ RX1 CSR Register 0000

Chapter 9). A mismatch can cause unexpected results.

The total amount of data represented by the value written to this register (specified payload \* m) should not exceed the FIFO size for the OUT endpoint and half the FIFO size if double-buffering is required.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AU TO CL EA R	ISO	DM AR EQ EN	DIS NY ET _PI DE RR	DM AR EQ MO DE		KE EP ER RS TA TU S	INC OM PR X	CL RD TA TO G	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	DA TA ER R	OV ER RU N	FIF OF UL L	RX PK TR DY
Type	RW	RW	RW	RW	RW		RW	A1	A0	A1	RW	A0	RU	A1	RU	A1
Reset	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	AUTOCLEAR	If the CPU sets up this bit, the RxPktRdy bit will be automatically cleared when a packet of RxMaxP bytes has been unloaded from the RxFIFO. When packets of less than the maximum packet size are unloaded, RxPktRdy will have to be cleared manually.
		Note: Maximum packet size-3,-2,-1 is handled like maximum packet size which is auto cleared by hardware.
14	ISO	The CPU sets up this bit to enable the Rx endpoint for Isochronous transfers and clears it to enable the Rx endpoint for Bulk/Interrupt



Bit(s)	Name	Description
		transfers.
13	DMAREQEN	The CPU sets up this bit to enable the DMA request for the Rx endpoint.
		The CPU sets up this bit to disable the sending of NYET handshakes. When set, all successfully received Rx packets will be ACK'd including at the point at which the RxFIFO becomes full.
12	DISNYET_PIDERR	Note: This bit only takes effect in high-speed mode, in which it should be set for all interrupt endpoint.
		This bit is set when there is a PID error in the received packet. It is cleared when RxPktRdy is cleared or write 0 to clear it.
11	DMAREQMODE	The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0. DMA Request Mode 1: Rx endpoint interrupt is generated only when DMA Request Mode 1 and received a short packet. RxDMAReq is generated when receiving a Max-Packet-size packet. DMA Request Mode 0: No Rx endpoint interrupt. RxDMAReq will be generated when RxPktRdy is set.
9	KEEPERRSTATUS	This bit is used when endpoint works with USBQ and in ISOCHRONOUS mode. When this bit is set, the isochronous error, PIDERROR, INCOMPRX and DATAERROR will be kept and only cleared by SW.
8	INCOMPRX	This bit will be set in an Isochronous transfer if the packet in the RxFIFO is incomplete because parts of the data are not received.  When KeepErrorStatus = 0, it will be cleared when RxPktRdy is cleared or write 0 to clear it.
		Note: In anything other than a Isochronous transfer, this bit will always return 0. Write 0 to clear it.
7	CLRDTATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
6	SENTSTALL	This bit is set when a STALL handshake is transmitted. The CPU should clear this bit. An interrupt will be generated when the bit is set.
		Write 0 to clear it.
5	SENDSTALL	The CPU writes 1 to this bit to issue a STALL handshake. The CPU clears this bit to terminate the stall condition.
		Note: This bit has no effect where the endpoint is being used for ISO transfers.
	ET LIGHETEO	The CPU writes 1 to this bit to flush the next packet to be read from the endpoint RxFIFO. The RxFIFO pointer is reset and the RxPktRdy bit is cleared.
4	FLUSHFIFO	Note: FlushFIFO should only be used when RxPktRdy is set. In other cases, it may cause data corruption. If the RxFIFO is double buffered, FlushFIFO may need to be set twice to completely clear the RxFIFO.
0	D.4.57.D.D.	This bit will be set when RxPktRdy is set if the data packet has a CRC or bit-stuff error in it. Cleared when RxPktRdy is cleared.
3	DATAERR	Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns to 0.
		This bit will be set if an OUT packet cannot be loaded into RxFIFO.  The CPU should clear this bit (write 0 to clear it).
2	OVERRUN	Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns to 0. The new incoming packet will not be written to RxFIFO.
1	FIFOFULL	This bit will be set when no more packets can be loaded into RxFIFO.
0	RXPKTRDY	This bit will be set when a data packet has been received (to RxFIFO).  The CPU should clear this bit when the packet has been unloaded from RxFIFO. An interrupt will be generated when the bit is set.  Write 0 to clear it.

A0900118 <u>RX1COUNT</u>						Rx1 Count Register									0000		
	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXC	DUNT						
Type				RU												
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13:0	RXCOUNT	It is a 14-bit read-only register that holds the number of received data bytes in the packet in RxFIFO.
13.0	RACOUNT	Note: The value returned changes as the FIFO is unloaded and is only valid when RxPktRdv(RxCSR.D0) is set.

A090011A TX1TYPE Tx1Type Register 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									TX_S	SPEE )		PROT OL	TX_1	TARGE BI		NUM
Type									R	W	R	W		R	W	
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		Operating speed of the target device when the core is configured with the multipoint option
		When the core is not configured with the multipoint option, these bits should not
7:6	TX SPEED	be accessed.
7.0	IA_SI EED	2'b00: Unused
		2'b01: High
		2'b10: Full
		2'b11: Low
		The CPU should set up this to select the required protocol for the Tx endpoint.
~ A	TV PDOTOGOI	2'b00: Illegal
5:4	TX_PROTOCOL	2'b01: Isochronous
		2'b10: Bulk
		2'b11: Interrupt
3:0	TX_TARGET_EP_N UMBER	The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.

A090011B TX1INTERVA Tx1Interval Register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									T	X_POI	LING_	INTER	RVAL_I	NAK_L	IMIT_	M
Type												R	W			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	TX_POLLING_INTE RVAL_NAK_LIMIT_ M	(Host mode only) TxInterval Register TxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently-selected Tx endpoint. For Bulk endpoints, this register sets up the number of frames/microframes after which the endpoint should time out on receiving a stream of NAK responses. There is a TxInterval register for each configured Tx endpoint (except for Endpoint 0).  In each case the value that is set defines a number of frames/microframes (high



Bit(s) Name Description

speed transfers), as the following:

$$\label{lem:transfer} \begin{split} & Transfer\ Type\ |\ Speed\ |\ Valid\ values\ (m)\ |\ Interpretation \\ & Interrupt\ |\ Low\ Speed\ or\ Full\ Speed\ |\ 1-255\ |\ Polling\ interval\ is\ m\ frames. \\ & Interrupt\ |\ High\ Speed\ |\ 1-16\ |\ Polling\ interval\ is\ 2^(m-1)\ microframes \\ & Isochronous\ |\ Full\ Speed\ or\ High\ Speed\ |\ 1-16\ |\ Polling\ interval\ is\ 2^(m-1) \end{split}$$

frames/microframes

Bulk | Full Speed or High Speed | 2-16 | NAK Limit is 2^(m-1) frames/microframes.

Note: Value 0 or 1 disables the NAK timeout function. The register should be set before TxType for Bulk endpoint.

**A090011C RX1TYPE** 

Reset

### **Rx1Type Register**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXSI	PEED		PROT OL	RX_7	TARGE BI		NUM
Type									R	W	R	W		R'	W	
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		Operating speed of the target device when the core is configured with the multipoint option
		When the core is not configured with the multipoint option, these bits should not
7:6	RXSPEED	be accessed.
7.0	KASI EED	2'b00: Unused
		2'b01: High
		2'b10: Full
		2'b11: Low
		The CPU should set up this to select the required protocol for the Tx endpoint.
F. 4	DV DDOTOGOI	2'b00: Illegal
5:4	RX_PROTOCOL	2'b01: Isochronous
		2'b10: Bulk
		2'b11: Interrupt
3:0	RX_TARGET_EP_N UMBER	The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.

A0900	)11D	RX1	INTE <u>L</u>	<u>RVA</u>		Rx1Interval Register										00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									R	X_PO	LLING_	INTE	RVAL_	NAK_	LIMIT_	_M
Type												Ţ	SW.			

Name	Description
RX_POLLING_INTE RVAL_NAK_LIMIT_ M	RxInterval Register RxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently selected Rx endpoint. For Bulk endpoints, this register sets up the number of frames/microframes after which the endpoint should time out on receiving a stream of NAK responses. There is a RxInterval register for each configured Rx endpoint (except for Endpoint 0).  RX POLLING INTERVAL / NAK LIMIT (M), (Host mode only) In each case the value that is set defines a number of frames/microframes (high

Bit(s) Name Description

Transfer Type Speed Valid values (m) Interpretation
Interrupt Low Speed or Full Speed 1 - 255 Polling interval is m frames.
High Speed 1 - 16 Polling interval is 2(m-1) microframes
Isochronous Full Speed or High Speed 1 - 16 Polling interval is 2(m-1)
frames/microframes

Bulk Full Speed or High Speed 2 - 16 NAK Limit is 2(m-1) frames/microframes. Note: Value 0 or 1 disables the NAK timeout function. The register should be set before RxType for Bulk endpoint.

#### A090011F FIFOSIZE1

#### **EP1 Configured FIFO Size Register**

AA

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										RXFIF	OSIZE			TXFIF	OSIZE	
Type										D	OC .			D	C	
Reset									1	0	1	0	1	0	1	0

Bit(s)	Name	Description
7:4	RXFIFOSIZE	<b>Indicates the RxFIFO size of 2^n bytes</b> Example: Value 10 means 2^10 = 1024 bytes.
3:0	TXFIFOSIZE	Indicates the TxFIFO size of 2^n bytes Example: Value 10 means 2^10 = 1024 bytes.

#### A0900120 TX2MAP

M1

#### **TX2MAP Register**

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				M	[1			MA	XIMU	M_PAY	LOAD	_TRAN	ISACTI	ON		
Type				R'	W						RW					
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
(-)		<b>F</b>

12:11

Maximum payload size for indexed TX endpoint, M1 packet multiplier m maximum payload transaction register

The TxMaxP register defines the maximum amount of data that can be transferred through the selected Tx endpoint in a single operation. There is a TxMaxP register for each Tx endpoint (except for Endpoint 0). Bit10~0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full-speed and highspeed operations. Where the option of high-bandwidth Isochronous endpoints or of packet splitting on Bulk endpoints has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded. In the case of Bulk endpoints with the packet splitting option enabled, the multiplier m can be up to 32 and defines the maximum number of 'USB' packets (i.e. packets for transmission over the USB) of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. (If the packet splitting option is not enabled, bit15-13 will not be implemented and bit12-11 (if included) will be ignored.)

10:0 MAXIMUM\_PAYLO AD\_TRANSACTION

Note: The data packet should be an exact multiple of the payload specified by bit10~0, which is itself required to be one of 8, 16, 32, 64 or (in the case of high-speed transfers) 512 bytes. For Isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit11 set or bit12 set respectively) and it specifies the maximum number of such transactions that can take place in a single microframe. If either bit11 or bit12 is not 0, the USB2.0 controller will



Bit(s)	Name	Description
		automatically split any data packet written to the FIFO into up to 2 or 3 'USB'
		packets, each containing the specified payload (or less). The maximum payload
		for each transaction is 1024 bytes, so this allows up to 3072 bytes to be
		transmitted in each microframe. (For Isochronous/Interrupt transfers in full-
		speed mod, bit11 and 12 are ignored.) The value written to bit10~0 (multiplied
		by m in the case of high-bandwidth Isochronous transfers) should match the
		value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for
		the associated endpoint (see USB Specification Revision 2.0, Chapter 9). A
		mismatch can cause unexpected results. The total amount of data represented by
		the value written to this register (specified payload * m) should not exceed the
		FIFO size for the Tx endpoint and half the FIFO size if double-buffering is
		required. If this register is changed after packets have been sent from the
		endpoint, the Tx endpoint FIFO should be completely flushed (using the
		FlushFIFO bit in TxCSR) after writing the new value to this register.

A0900	122	TX2	CSR RI	<u>PE</u>		Tx2 CSR Register										0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	AU TO SET	ISO		DM AR EQ EN	FR CD AT AT OG	DM AR EQ MO DE		SET TX PK TR DY _T WI CE	INC OM PT X	CL RD AT AT OG	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	UN DE RR UN	FIF ON OT EM PT Y	TX PK TR DY		
Type	RW	RW		RW	RW	RW		A1	A1	A0	A1	RW	A0	A1	RU	A0		
Reset	0	0		0	0	0		0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
15	AUTOSET	If The CPU sets up this bit, TxPktRdy will be automatically set when data of the maximum packet size (value in TxMaxP) is loaded into the TxFIFO. If a packet of less than the maximum packet size is loaded, TxPktRdy will have to be set manually.
14	ISO	The CPU sets up this bit to enable the Tx endpoint for Isochronous transfers and clears it to enable the Tx endpoint for Bulk or Interrupt transfers.
		Note: This bit only takes effect in peripheral mode. In host mode, it always returns to 0.
12	DMAREQEN	The CPU sets up this bit to enable the DMA request for the Tx endpoint.
11	FRCDATATOG	The CPU sets up this bit to force the endpoint data toggle to switch and the data packet to be cleared from FIFO, regardless of whether an ACK is received. This can be used by Interrupt Tx endpoints that are used to communicate rate feedback for isochronous endpoints.
10	DMAREQMODE	The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0.  Note: This bit should not be cleared either before or in the same cycle as the DMAReqEn bit is cleared.
8	SETTXPKTRDY_TW ICE	Indicates TxPktRdy had been set when it is 1'b1 already. Write 0 to clear it.
7	INCOMPTX	When the endpoint is used for high-bandwidth Isochronous/Interrupt transfers, this bit is set to indicate where a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts.  Note: In anything other than a high-bandwidth transfer, this bit will always return to 0. Write 0 to clear it.
6	CLRDATATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.



Bit(s)	Name	Description
5	SENTSTALL	This bit will be set when a STALL handshake is transmitted. The FIFO will be flushed and Tx interrupt generated if enabled and the TxPktRdy bit is cleared. The CPU should clear this bit.  Write 0 to clear it.
4	SENDSTALL	The CPU writes 1 to this bit to issue a STALL handshake to an IN token. The CPU clears this bit to terminate the stall condition. Note:  This bit has no effect where the endpoint is being used for Isochronous transfer. Otherwise, CPU should wait SENTSTALL interrupt generated before clearning SENDSTALL bit.
3	FLUSHFIFO	The CPU writes 1 to this bit to flush the latest packet from the endpoint TxFIFO. The FIFO pointer is reset, the TxPktRdy bit is cleared and an interrupt is generated. May be set simultaneously with TxPktRdy to abort the packet currently loaded into FIFO.  Note: FlushFIFO should only be used when TxPktRdy is set. In other cases, it may cause data corruption. If the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO.
2	UNDERRUN	The USB will set up this bit if an IN token is received when the TxPktRdy bit is not set. The CPU should clear this bit (write 0 to clear it).
1	FIFONOTEMPTY	The USB sets up this bit when there is at least 1 packet in TxFIFO. This bit will be asserted automatically when TXPKTRDY is set by CPU and de-asserted when CPU flushes FIFO or sends a STALL packet.
0	TXPKTRDY	The CPU sets up this bit after loading a data packet into FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled). TxPktRdy is also automatically cleared (interrupt is generated) prior to loading a second packet into a double-buffered FIFO.

A0900	124	<u>R</u> :	X2MA	<u>AP</u>			RX2MAP Register									
Bit	15	14	13	12	11	10	10 9 8 7 6 5 4 3 2									
Name				M	<b>[</b> 1			MA	XIMU	M_PAY	LOAD	_TRAN	NSACTI	ION		
Type				R	W		RW									
Reset				0	0								0	0		

Bit(s)	Name	Description
12:11	M1	Maximum payload size for indexed RX endpoint, M1 packet multiplier m
		The RxMaxP register defines the maximum amount of data that can be transferred through the selected Rx endpoint in a single operation. There is a RxMaxP register for each Rx endpoint (except for Endpoint 0). Bit10~0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full-speed and high-speed operations.
10:0	MAXIMUM_PAYLO AD_TRANSACTION	Where the option of high-bandwidth isochronous endpoints or of combining bulk packets has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded.  For bulk endpoints with the packet combining option enabled, the multiplier m can be up to 32 and defines the number of USB packets of the specified payload which are to be combined into a single data packet within the FIFO. (If the packet splitting option is not enabled, bit15-bit13 will not be implemented and bit12-11 (if included) will be ignored.) For isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit11 set or bit12 set respectively) and it specifies the maximum number of such transactions that can take place in a single



Bit(s)	Name	Description
		microframe. If either bit11 or bit12 is not 0, the USB2.0 controller will automatically combine the separate USB packets received in any microframe into a single packet within Rx FIFO. The maximum payload for each transaction is 1024 bytes, so this allows up to 3072 bytes to be received in each microframe. (For Isochronous/Interrupt transfers in full-speed mode or if high-bandwidth is not enabled, bit11 and 12 will be ignored.) The value written to bit10~0 (multiplied by m in the case of high-bandwidth Isochronous transfers) should match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint (see USB Specification Revision 2.0, Chapter 9). A mismatch can cause unexpected results.  The total amount of data represented by the value written to this register (specified payload * m) should not exceed the FIFO size for the OUT endpoint and half the FIFO size if double-buffering is required.

A0900	126	RX	CSR RI	<u>PE</u>		RX2 CSR Register										000
Bit	15	14	13	12	11	11   10   9   8   7   6   5   4   3   2										0
Name	AU TO CL EA R	ISO	DM AR EQ EN	DIS NY ET _PI DE RR	DM AR EQ MO DE		KE EP ER RS TA TU S	INC OM PR X	CL RD TA TO G	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	DA TA ER R	OV ER RU N	FIF OF UL L	RX PK TR DY
Type	RW	RW	RW	RW	RW		RW	A1	A0	A1	RW	A0	RU	A1	RU	A1
Reset	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	AUTOCLEAR	If the CPU sets up this bit, the RxPktRdy bit will be automatically cleared when a packet of RxMaxP bytes has been unloaded from RxFIFO. When packets of less than the maximum packet size are unloaded, RxPktRdy will have to be cleared manually.  Note: Maximum packet size-3,-2,-1 is handled like maximum packet size which is auto cleared by hardware.
14	ISO	The CPU sets up this bit to enable the Rx endpoint for Isochronous transfers and clears it to enable the Rx endpoint for bulk/interrupt transfers.
13	DMAREQEN	The CPU sets up this bit to enable the DMA request for the Rx endpoint.
12	DISNYET_PIDERR	The CPU sets up this bit to disable the sending of NYET handshakes.  When set, all successfully received Rx packets will be ACK'd including at the point at which the RxFIFO becomes full.  Note: This bit only takes effect in high-speed mode, in which it should be set for all interrupt endpoints.  This bit will be set when there is a PID error in the received packet. Cleared when RxPktRdy is cleared or write 0 to clear it.
11	DMAREQMODE	The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0.  DMA Request Mode 1: Rx endpoint interrupt is generated only when DMA Request Mode 1 and received a short packet. RxDMAReq is generated when receiving a Max-Packet-size packet.  DMA Request Mode 0: No Rx endpoint interrupt. RxDMAReq will be generated when RxPktRdy is set.
9	KEEPERRSTATUS	This bit is used when endpoint works with USBQ and in ISOCHRONOUS mode. When this bit is set, the isochronous error, PIDERROR, INCOMPRX and DATAERROR will be kept and only cleared by SW.
8	INCOMPRX	This bit will be set in an Isochronous transfer if the packet in the



Bit(s)	Name	Description
		RxFIFO is incomplete because parts of the data are not received.  When KeepErrorStatus = 0, it will be cleared when RxPktRdy is
		cleared or write 0 to clear it. Note: In anything other than a Isochronous transfer, this bit will always return 0. Write 0 to clear it.
7	CLRDTATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
6	SENTSTALL	This bit will be set when a STALL handshake is transmitted. The CPU should clear this bit. An interrupt will be generated when the bit is set.
		Write 0 to clear it.
5	SENDSTALL	The CPU writes 1 to this bit to issue a STALL handshake. The CPU clears this bit to terminate the stall condition.
3	SENDSTALL	Note: This bit has no effect where the endpoint is used for ISO transfers.
4	ELUCHERO	The CPU writes 1 to this bit to flush the next packet to be read from the endpoint RxFIFO. The RxFIFO pointer is reset and the RxPktRdy bit is cleared.
4	FLUSHFIFO	Note: FlushFIFO should only be used when RxPktRdy is set. In other cases, it may cause data corruption. If the RxFIFO is double buffered, FlushFIFO may need to be set twice to completely clear RxFIFO.
3	DATAERR	This bit is set when RxPktRdy is set if the data packet has a CRC or bit-stuff error in it. Cleared when RxPktRdy is cleared.
3	DATAERK	Note: This bit is only valid when the endpoint is operating in ISO mode. In bulk mode, it always returns to 0.
		This bit will be set if an OUT packet cannot be loaded into RxFIFO.  The CPU should clear this bit (write 0 to clear it).
2	OVERRUN	Note: This bit is only valid when the endpoint is operating in ISO mode. In bulk mode, it always returns to 0. The new incoming packet will not be written to RxFIFO.
1	FIFOFULL	This bit will be set when no more packets can be loaded into RxFIFO.
0	RXPKTRDY	This bit will be set when a data packet has been received (to RxFIFO).  The CPU should clear this bit when the packet has been unloaded from RxFIFO. An interrupt will be generated when the bit is set.
		Write 0 to clear it.

A0900	128	<u>RX</u>	<u>2COU</u>	<u>NT</u>			π	x2 Co	unt R	egist	er				0	0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				RXCOUNT												
Type				RU												
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13:0	RXCOUNT	It is a 14-bit read-only register that holds the number of received data bytes in the packet in RxFIFO.
13.0	RACOUNT	Note: The value returned changes as the FIFO is unloaded and is only valid when RxPktRdy(RxCSR.D0) is set.

A090012A	<b>TX2TYPE</b>	Tx2Type Register	00
----------	----------------	------------------	----

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									TX_S	SPEE D	_	PROT OL	TX_7	TARGE BI		NUM
Type									R	W	R	W		R'	W	
Reset									0	0	0	0	0	0	0	0



Bit(s)	Name	Description
		Operating speed of the target device when the core is configured with the multipoint option
		When the core is not configured with the multipoint option, these bits should not
7:6	TX SPEED	be accessed.
7.0	IA_SI EED	2'b00: Unused
		2'b01: High
		2'b10: Full
		2'b11: Low
		The CPU should set up this to select the required protocol for the Tx endpoint.
7.4	TV DDOTOGOI	2'b00: Illegal
5:4	TX_PROTOCOL	2'b01: Isochronous
		2'b10: Bulk
		2'b11: Interrupt
3:0	TX_TARGET_EP_N UMBER	The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.

A090012B

**Tx2Interval Register** 

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									T	X_POI	LING_	INTER	RVAL_I	NAK_L	IMIT_	M
Type												R	W			
Reset									0	0	0	0	0	0	0	0

Bit(s) Name **Description** 

> (Host mode only) TxInterval Register TxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently selected Tx endpoint. For bulk endpoints, this register sets up the number of frames/microframes after which the endpoint should time out on receiving a stream of NAK responses. There is a TxInterval register for each configured Tx endpoint (except for Endpoint 0).

TX\_POLLING\_INTE 7:0 RVAL\_NAK\_LIMIT\_ In each case the value that is set defines a number of frames/microframes (high speed transfers), as the following:

Transfer Type | Speed | Valid values (m) | Interpretation Interrupt | Low Speed or Full Speed | 1-255 | Polling interval is m frames. Interrupt | High Speed | 1-16 | Polling interval is 2^(m-1) microframes Isochronous | Full Speed or High Speed | 1-16 | Polling interval is 2^(m-1) frames/microframes

Bulk | Full Speed or High Speed | 2-16 | NAK Limit is  $2^{\mbox{\scriptsize (m-1)}}$ frames/microframes.

Note: Value 0 or 1 disables the NAK timeout function. The register should be set before TxType for Bulk endpoint.

A0900	)12C	<u>R</u> 2	K2TYI	<u>PE</u>			1	Rx2Ty	pe R	egiste	r					00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXS	PEED	RX_I	PROT	RX_T	TARGE RI		NUM

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXSI	PEED		PROT OL	RX_T	TARGE BI		NUM
Type									R	W	R	W		R'	W	
Reset				·	·				0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:6	RXSPEED	Operating speed of the target device when the core is configured with the multipoint option
		When the core is not configured with the multipoint option, these bits should not



Bit(s)	Name	Description
		be accessed.
		2'b00: Unused
		2'b01: High
		2'b10: Full
		2'b11: Low
		The CPU should set up this to select the required protocol for the Tx endpoint.
5:4	RX PROTOCOL	2'b00: Illegal
3.4	KA_FROTOCOL	2'b01: Isochronous
		2'b10: Bulk
		2'b11: Interrupt
3:0	RX_TARGET_EP_N UMBER	The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.

A090012D  $\frac{RX2INTERV}{\Delta I}$  Rx2Interval Register 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									R	X_POI	LING_	INTER	RVAL_I	NAK_L	IMIT_	M
Type												R	W			
Reset									0	0	0	0	0	0	0	0

Bit(s) Name Description

RxInterval Register RxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently selected Rx endpoint. For bulk endpoints, this register sets up the number of frames/microframes after which the endpoint should time out on receiving a stream of NAK responses. There is a RxInterval register for each configured Rx endpoint (except for Endpoint 0).

7:0 RVAL\_NAK\_LIMIT\_ M RX POLLING INTERVAL / NAK LIMIT (M), (Host mode only) In each case the value that is set defines a number of frames/microframes (high speed transfers), as the following:

Transfer Type Speed Valid values (m) Interpretation
Interrupt Low Speed or Full Speed 1 - 255 Polling interval is m frames.
High Speed 1 - 16 Polling interval is 2(m-1) microframes
Isochronous Full Speed or High Speed 1 - 16 Polling interval is 2(m-1)
frames/microframes

Bulk Full Speed or High Speed 2 - 16 NAK Limit is 2(m-1) frames/microframes. Note: Value 0 or 1 disables the NAK timeout function. The register should be set before RxType for bulk endpoint.

A0900	)12F	<u>FII</u>	OSIZ	<u>E2</u>		EP2	Conf	igure	d FIF	O Siz	e Regi	ister				AA	
D:+	15	1.4	19	19	11	10	Λ	0	7	e	E	4	9	9	1	Λ	٦

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										RXFIF	OSIZE			TXFIF	OSIZE	
Type										D	C			D	C	
Reset									1	0	1	0	1	0	1	0

Bit(s)	Name	Description
7:4	RXFIFOSIZE	Indicates the RxFIFO size of 2^n bytes Example: Value 10 means 2^10 = 1024 bytes.



A0900130	<b>TX3MAP</b>	TX3M	IAP Regis	ster		C	0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				M	[1	MAXIMUM_PAYLOAD_TRANSACTION										
Type				R'	W						RW					
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
12:11	M1	Maximum payload size for indexed TX endpoint, M1 packet multiplier m maximum payload transaction register

The TxMaxP register defines the maximum amount of data that can be transferred through the selected Tx endpoint in a single operation. There is a TxMaxP register for each Tx endpoint (except for Endpoint 0). Bit10~0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full-speed and highspeed operations. Where the option of high-bandwidth isochronous endpoints or of packet splitting on bulk endpoints has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded. In the case of bulk endpoints with the packet splitting option enabled, the multiplier m can be up to 32 and defines the maximum number of 'USB' packets (i.e. packets for transmission over the USB) of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. (If the packet splitting option is not enabled, bit15-13 will not be implemented and bit12-11 (if included) will be ignored.)

10:0 MAXIMUM\_PAYLO AD\_TRANSACTION

Note: The data packet should be an exact multiple of the payload specified by bit10~0, which is itself required to be one of 8, 16, 32, 64 or (in the case of high speed transfers) 512 bytes. For isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit11 set or bit12 set respectively) and it specifies the maximum number of such transactions that can take place in a single microframe. If either bit11 or bit 12 is not 0, the USB2.0 controller will automatically split any data packet written to FIFO into up to 2 or 3 'USB' packets, each containing the specified payload (or less). The maximum payload for each transaction is 1024 bytes, so this allows up to 3072 bytes to be transmitted in each microframe. (For Isochronous/Interrupt transfers in fullspeed mode, bit11 and 12 are ignored.) The value written to bit10~0 (multiplied by m in the case of high-bandwidth Isochronous transfers) should match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint (see USB Specification Revision 2.0, Chapter 9). A mismatch can cause unexpected results. The total amount of data represented by the value written to this register (specified payload \* m) should not exceed the FIFO size for the Tx endpoint and half the FIFO size if double-buffering is required. If this register is changed after packets have been sent from the endpoint, the Tx endpoint FIFO should be completely flushed (using the FlushFIFO bit in TxCSR) after writing the new value to this register.

A0900132 TX3CSR PE Tx3 CSR Register 0000

	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
N	Vame	AU TO SET	ISO		DM AR EQ EN	FR CD AT AT OG	DM AR EQ MO DE		SET TX PK TR DY _T WI CE	INC OM PT X	CL RD AT AT OG	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	UN DE RR UN	FIF ON OT EM PT Y	TX PK TR DY
	Гуре	RW	RW		RW	RW	RW		A1	A1	A0	A1	RW	A0	A1	RU	A0
F	Reset	0	0		0	0	0		0	0	0	0	0	0	0	0	0



Bit(s)	Name	Description
15	AUTOSET	If the CPU sets up this bit, TxPktRdy will be automatically set when data of the maximum packet size (value in TxMaxP) is loaded into TxFIFO. If a packet of less than the maximum packet size is loaded, TxPktRdy will have to be set manually.
14	ISO	The CPU sets up this bit to enable the Tx endpoint for Isochronous transfers and clears it to enable the Tx endpoint for Bulk or Interrupt transfers.  Note: This bit only takes effect in peripheral mode. In host mode, it always returns to
10	DMADEGEN	0.
12	DMAREQEN	The CPU sets up this bit to enable the DMA request for the Tx endpoint.
11	FRCDATATOG	The CPU sets up this bit to force the endpoint data toggle to switch and the data packet to be cleared from FIFO, regardless of whether an ACK is received. This can be used by interrupt Tx endpoints that are used to communicate rate feedback for isochronous endpoints.
10	DMADEOMODE	The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0.
10	DMAREQMODE	Note: This bit should not be cleared either before or in the same cycle as the DMAReqEn bit is cleared.
8	SETTXPKTRDY_ TWICE	Indicates TxPktRdy had been set when it is 1'b1 already. Write 0 to clear it.
7	INCOMPTX	When the endpoint is used for high-bandwidth Isochronous/Interrupt transfers, this bit is set to indicate where a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts.  Note: In anything other than a high-bandwidth transfer, this bit will always return to 0.  Write 0 to clear it.
6	CLRDATATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
5	SENTSTALL	This bit will be set when a STALL handshake is transmitted. The FIFO will be flushed and Tx interrupt generated if enabled and the TxPktRdy bit is cleared. The CPU should clear this bit.  Write 0 to clear it.
4	SENDSTALL	The CPU writes 1 to this bit to issue a STALL handshake to an IN token. The CPU clears this bit to terminate the stall condition. Note: This bit has no effect where the endpoint is used for Isochronous transfer. Otherwise, CPU should wait for SENTSTALL interrupt to be generated before clearing the SENDSTALL bit.
3	FLUSHFIFO	The CPU writes 1 to this bit to flush the latest packet from the endpoint TxFIFO. The FIFO pointer is reset, the TxPktRdy bit is cleared and an interrupt is generated. May be set simultaneously with TxPktRdy to abort the packet currently loaded into FIFO.  Note: FlushFIFO should only be used when TxPktRdy is set. In other cases, it may cause data corruption. If FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear FIFO.
2	UNDERRUN	The USB will set up this bit if an IN token is received when the TxPktRdy bit not set. The CPU should clear this bit (write 0 to clear it).
1	FIFONOTEMPTY	The USB will set up this bit when there is at least 1 packet in TxFIFO. This bit will be asserted automatically when TXPKTRDY is set by CPU and deasserted when CPU flush FIFO or send a STALL packet.
0	TXPKTRDY	The CPU will set up this bit after loading a data packet into FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled). TxPktRdy is also automatically cleared (interrupt is generated) prior to loading a second packet into a double-buffered FIFO.

Reset

A0900	)13A	<u>T</u>	K3TY	<u>PE</u>			7	Гх3Ту	pe Re		00					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									TX_SPEE D		TX_PROT OCOL		TX_1		T_EP_ ER	NUM
Type									RW		W RW			R	W	
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		Operating speed of the target device when the core is configured with the multipoint option
		When the core is not configured with the multipoint option, these bits should not
7:6	TX SPEED	be accessed.
7.0	IA_SI EED	2'b00: Unused
		2'b01: High
		2'b10: Full
		2'b11: Low
		The CPU should set up this to select the required protocol for the Tx endpoint.
F 4	TV PROTOCOL	2'b00: Illegal
5:4	TX_PROTOCOL	2'b01: Isochronous
		2'b10: Bulk
		2'b11: Interrupt
3:0	TX_TARGET_EP_N UMBER	The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.

A0900	)13B	<u>TX3</u>	INTE <u>L</u>	RVA		Tx3Interval Register										00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									T.	X_POI	LING	_INTE	RVAL_	NAK_L	IMIT_	M
Type												R	:W			

Bit(s)	Name	Description
		(Host mode only) TxInterval Register TxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently selected Tx endpoint. For bulk endpoints, this register sets up the number of frames/microframes after which the endpoint should time out on receiving a stream of NAK responses. There is a TxInterval register for each configured Tx endpoint (except for Endpoint 0).
7:0	TX_POLLING_INTE RVAL_NAK_LIMIT_ M	In each case the value that is set defines a number of frames/microframes (high speed transfers), as the following:  Transfer Type   Speed   Valid values (m)   Interpretation  Interrupt   Low Speed or Full Speed   1-255   Polling interval is m frames.  Interrupt   High Speed   1-16   Polling interval is 2^(m-1) microframes  Isochronous   Full Speed or High Speed   1-16   Polling interval is 2^(m-1)  frames/microframes  Bulk   Full Speed or High Speed   2-16   NAK Limit is 2^(m-1)  frames/microframes.  Note: Value 0 or 1 disables the NAK timeout function. The register should be set before TxType for Bulk endpoint.

A0900	)13F	<u>FII</u>	FOSIZ	<u> ZE3</u>		EP3 Configured FIFO Size Register										<b>2A</b>
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														TXFIF	OSIZE	
Type														D	C	
Reset	_												1	0	1	0

Bit(s)	Name	Description
2.0	TXFIFOSIZE	Indicates the TxFIFO size of 2^n bytes
3:0	IXFIFUSIZE	Example: Value 10 means $2^10 = 1024$ bytes.

A0900	A0900140		<b>X4M</b> A	<u>AP</u>		TX4MAP Register									0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				M	<b>1</b> 1			MA	XIMU	M_PAY	<b>LOAD</b>	_TRAN	ISACTI	ON			
Type				R	W						RW						
Docat				Δ.	0	0	Λ	Λ	0	0	Λ	0	Δ.	Λ	^	0	

Bit(s)	Name	Description
12:11	M1	Maximum payload size for indexed TX endpoint, M1 packet multiplier m maximum payload transaction register

The TxMaxP register defines the maximum amount of data that can be transferred through the selected Tx endpoint in a single operation. There is a TxMaxP register for each Tx endpoint (except for Endpoint 0). Bit10~0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full-speed and highspeed operations. Where the option of high-bandwidth isochronous endpoints or of packet splitting on bulk endpoints has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded. In the case of bulk endpoints with the packet splitting option enabled, the multiplier m can be up to 32 and defines the maximum number of 'USB' packets (i.e. packets for transmission over the USB) of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. (If the packet splitting option is not enabled, bit15-13 will not be implemented and bit12-11 (if included) will be ignored.)

MAXIMUM PAYLO 10:0 AD\_TRANSACTION

Note: The data packet should be an exact multiple of the payload specified by bit10~0, which is itself required to be one of 8, 16, 32, 64 or (in the case of high speed transfers) 512 bytes. For isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit11 set or bit12 set respectively) and it specifies the maximum number of such transactions that can take place in a single microframe. If either bit11 or bit12 is not 0, the USB2.0 controller will automatically split any data packet written to the FIFO into up to 2 or 3 'USB' packets, each containing the specified payload (or less). The maximum payload for each transaction is 1024 bytes, so this allows up to 3072 bytes to be transmitted in each microframe. (For Isochronous/Interrupt transfers in fullspeed mode, bit 11 and 12 are ignored.) The value written to bit10~0 (multiplied by m in the case of high-bandwidth Isochronous transfers) should match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint (see USB Specification Revision 2.0, Chapter 9). A mismatch can cause unexpected results. The total amount of data represented by the value written to this register (specified payload \* m) should not exceed the FIFO size for the Tx endpoint and half the FIFO size if double-buffering is required. If this register is changed after packets have been sent from the endpoint, the Tx endpoint FIFO should be completely flushed (using the FlushFIFO bit in TxCSR) after writing the new value to this register.



TX4CSR\_PE

A0900	.0900142				Tx4 CSR Register										0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	AU TO SET	ISO		DM AR EQ EN	FR CD AT AT OG	DM AR EQ MO DE		SET TX PK TR DY _T WI CE	INC OM PT X	CL RD AT AT OG	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	UN DE RR UN	FIF ON OT EM PT Y	TX PK TR DY	
Type	RW	RW		RW	RW	RW		A1	A1	A0	A1	RW	A0	A1	RU	A0	
Reset	0	0		0	0	0		0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
15	AUTOSET	If the CPU sets up this bit, TxPktRdy will be automatically set when data of the maximum packet size (value in TxMaxP) is loaded into TxFIFO. If a packet of less than the maximum packet size is loaded, TxPktRdy will have to be set manually.
14	ISO	The CPU sets up this bit to enable the Tx endpoint for Isochronous transfers and clears it to enable the Tx endpoint for Bulk or Interrupt transfers.
		Note: This bit only takes effect in peripheral mode. In host mode, it always returns to 0.
12	DMAREQEN	The CPU sets up this bit to enable the DMA request for the Tx endpoint.
11	FRCDATATOG	The CPU sets up this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK is received. This can be used by Interrupt Tx endpoints that are used to communicate rate feedback for isochronous endpoints.
		The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0.
10	DMAREQMODE	Note: This bit should not be cleared either before or in the same cycle as the DMAReqEn bit is cleared.
8	SETTXPKTRDY_TW ICE	Indicates TxPktRdy had been set when it is 1'b1 already. Write 0 to clear it.
7	INCOMPTX	When the endpoint is used for high-bandwidth Isochronous/Interrupt transfers, this bit will be set to indicate where a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts.  Note: In anything other than a high-bandwidth transfer, this bit will always return to 0. Write 0 to clear it.
6	CLRDATATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
5	SENTSTALL	This bit will be set when a STALL handshake is transmitted. The FIFO will be flushed and Tx interrupt generated if enabled and the TxPktRdy bit is cleared. The CPU should clear this bit.  Write 0 to clear it.
		The CPU writes 1 to this bit to issue a STALL handshake to an IN
4	SENDSTALL	token. The CPU clears this bit to terminate the stall condition.  Note: This bit has no effect where the endpoint is used for Isochronous transfer. Otherwise, CPU should wait for SENTSTALL interrupt to be generated before clearing the SENDSTALL bit.
3	FLUSHFIFO	The CPU writes 1 to this bit to flush the latest packet from the endpoint TxFIFO. The FIFO pointer is reset, the TxPktRdy bit is cleared and an interrupt is generated. May be set simultaneously with TxPktRdy to abort the packet currently loaded into FIFO.  Note: FlushFIFO should only be used when TxPktRdy is set. In other cases, it

Bit(s)	Name	Description
		may cause data corruption. If the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO.
2	UNDERRUN	The USB will set up this bit if an IN token is received when the TxPktRdy bit not set. The CPU should clear this bit (write 0 to clear it).
1	FIFONOTEMPTY	The USB will set up this bit when there is at least 1 packet in the TxFIFO. This bit will be asserted automatically when TXPKTRDY is set by CPU and de-asserted when CPU flushes FIFO or sends a STALL packet.
0	TXPKTRDY	The CPU will set up this bit after loading a data packet into FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled). TxPktRdy is also automatically cleared (interrupt is generated) prior to loading a second packet into a double-buffered FIFO.

A0900	)14A	<u>T2</u>	<b>44TY</b>	<u>PE</u>				Ix4Ty	pe Re	egiste	r					00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									TX_S	SPEE D	_	PROT OL	TX_1		T_EP_ ER	NUM
Type									R	W	R	W		R	W	
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		Operating speed of the target device when the core is configured with the multipoint option
		When the core is not configured with the multipoint option, these bits should not
7:6	TX SPEED	be accessed.
7.0	IA_SI EED	2'b00: Unused
		2'b01: High
		2'b10: Full
		2'b11: Low
		The CPU should set up this to select the required protocol for the Tx endpoint.
E. 1	TV DDOTOCOL	2'b00: Illegal
5:4	TX_PROTOCOL	2'b01: Isochronous
		2'b10: Bulk
		2'b11: Interrupt
3:0	TX_TARGET_EP_N UMBER	The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.

A0900	14B	<u>TX4</u>	INTE <u>L</u>	<u>RVA</u>		Tx4Interval Register										00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									T	X_POL	LING_	INTE	RVAL_I	NAK_L	IMIT_	M
Type												R	2W			
Reset				_					0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	TX_POLLING_INTE RVAL_NAK_LIMIT_ M	(Host mode only) TxInterval Register TxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently selected Tx endpoint. For bulk endpoints, this register sets up the number of frames/microframes after which

Bit(s) Name Description

the endpoint should time out on receiving a stream of NAK responses. There is a TxInterval register for each configured Tx endpoint (except for Endpoint 0).

In each case the value that is set defines a number of frames/microframes (high speed transfers), as the following:

Transfer Type | Speed | Valid values (m) | Interpretation
Interrupt | Low Speed or Full Speed | 1-255 | Polling interval is m frames.
Interrupt | High Speed | 1-16 | Polling interval is 2^(m-1) microframes
Isochronous | Full Speed or High Speed | 1-16 | Polling interval is 2^(m-1)
frames/microframes

Bulk | Full Speed or High Speed | 2-16 | NAK Limit is  $2^{(m-1)}$  frames/microframes.

Note: Value 0 or 1 disables the NAK timeout function. The register should be set before TxType for Bulk endpoint.

#### A090014F **EP4 Configured FIFO Size Register FIFOSIZE4** 2A Bit 14 13 12 11 10 9 6 0 Name **TXFIFOSIZE Type** DC Reset 0

Bit(s)	Name	Description
3:0	TXFIFOSIZE	Indicates the TxFIFO size of 2^n bytes
3.0	TAPIPOSIZE	Example: Value 10 means $2^10 = 1024$ bytes.

# A090020 DMA INTR DMA Interrupt Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		DMA_INTR_UNMASK_SET							DMA_INTR_UNMASK_CLEAR							
Type				Α	.0							A	.0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			DMA	_INTI	R_UNM	IASK					DM	A_INT	R_STA	TUS		
Type		RU							W1C							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	DMA_INTR_UNMA SK_SET	Sets DMA_INTR_UNMASK to 1
23:16	DMA_INTR_UNMA SK_CLEAR	Clears DMA_INTR_UNMASK to 0
15:8	DMA_INTR_UNMA SK	Unmasks DMA interrupts The DMA interrupt will be generated when DMA_INTR_UNMASK and DMA_INTR_STATUS are both 1.
7:0	DMA_INTR_STATU S	Indicates DMA complete interrupt status, one bit per DMA channel implemented  Bit 0 is used for DMA channel 1; bit 1 is used for DMA channel 2, etc. Write 1 to clear it.  Note: DMA interrupt will be asserted after disabling the DMA enable when receiving a null packet even thought DMA_COUNT_M still does not reach 0.



10000001	<b>DMA</b>	CNTL_
A0900204	<u> </u>	0

# **DMA Channel 0 Control Register**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			DM AA BO RT		DM AC HE N		ST_M DE	BU SE RR		END	PNT		INT EN	DM AM OD E	DM ADI R	DM AE N
Туре			AO		RU	R	RW		RW			RW	RW	RW	Oth er	
Reset			0		0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13	DMAABORT	If SW needs to abort the current DMA transfer, set DMAABORT=1 and DMAEN=0. After the transfer is aborted completely, DMA interrupt will occur.
11	DMACHEN	DMA channel enable monitor bit
10:9	BURST_MODE	2'b00: Burst Mode 0: Bursts of unspecified length 2'b01: Burst Mode 1: INCR4 or unspecified length 2'b10: Burst Mode 2: INCR8, INCR4 or unspecified length 2'b11: Burst Mode 3: INCR16, INCR8, INCR4 or unspecified length
8	BUSERR	Bus error
7:4	ENDPNT	<b>Endpoint which DMA will transfer with</b>
3	INTEN	Enables interrupt
2	DMAMODE	DMA mode  DMA mode 0: Single packet operation  DMA mode 1: Multi packets operation, with the configuration of DMAReqMode in RXCSR bit 11 DMA mode 1 can support both known and unknown size transaction.
1	DMADIR	<b>Direction</b> 0: DMA write (Rx endpoint) 1: DMA read (Tx endpoint)
0	DMAEN	Enables DMA  The bit will be cleared when the DMA transfer is completed. Programmers should not disable DMA_en before the transfer is completed. If programmers disable dma_en during the transfer, DMA will not stop immediately until the last bus transfer is completed.

A0900 8	20	<u>DM</u>	<u>Α ΑΓ</u> _0	<u>DDR</u>		DMA Channel 0 Address Register						00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							DMA	A_ADD	R_0[3	1:16]						
Type								R	·W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DM	A_ADI	DR_0[1	5:0]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		32-bit DMA start address
31:0	DMA_ADDR_0	Updated (increased) by USB2.0 controller automatically when multiple packet
		DMA (DMA Mode = 1) is used



0

Reset

# **MT2523 Series Reference Manual**

A0900 C	)20	<u>DM</u>	A CC T 0	<u>OUN</u>		DMA Channel 0 Byte Count Register 000								0000	000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name											DMA	_COU	NT_0[2	23:16]				
Type												R	W					
Reset									0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name							DM/	\_COU	NT_0[	15:0]								
Type								R	W									
,	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		

Bit(s)	Name	Description
		24-bit DMA transfer count with byte unit
23:0	DMA_COUNT_0	Updated (decreased) by USB2.0 controller automatically when each packet is
		transferred.

A0900	210	<u>DM</u>	A LI <u>ER</u>	<u>MIT</u>		DMA Limiter Register							0000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											Ι	MA_L	IMITE	R		
Type												R	W			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	DMA LIMITER	This register suppresses bus utilization of the DMA channel. The value is from 0 to 255. 0 means no limitation, and 255 means totally banned. The value between 0 and 255 means certain DMA can have permission to use AHB every (4 x n) AHB clock cycles.
7.0	DWA_LIWITER	Note: It is not recommended to limit the bus utilization of the DMA channels because this increases the latency of response to the masters, and the transfer rate will decrease. Before using it, programmers should make sure that the bus masters have some protective mechanism to avoid entering wrong states.

A0900	214	<u>DM</u>	1 CN	TL_		DMA Channel 1 Control Register									0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			DM AA BO RT		DM AC HE N		BURST_M SE RR			END	PNT		INT EN	DM AM OD E	DM ADI R	DM AE N	
Туре			A0		RU	R	RW RU		RW			RW	RW	RW	Oth er		
Reset			0		0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
13	DMAABORT	If SW needs to abort the current DMA transfer, set DMAABORT=1 and DMAEN=0. After the transfer is aborted completely, DMA interrupt will occur.
11	<b>DMACHEN</b>	DMA channel enable monitor bit.



Bit(s)	Name	Description
10:9	BURST_MODE	2'b00: Burst Mode 0: Bursts of unspecified length 2'b01: Burst Mode 1: INCR4 or unspecified length 2'b10: Burst Mode 2: INCR8, INCR4 or unspecified length 2'b11: Burst Mode 3: INCR16, INCR8, INCR4 or unspecified length
8	BUSERR	Bus error
7:4	ENDPNT	Endpoint which DMA will transfer with.
3	INTEN	Enables interrupt
2	DMAMODE	DMA mode
1	DMADIR	<b>Direction</b> 0: DMA write (Rx endpoint) 1: DMA read (Tx endpoint)
		Enables DMA
0	DMAEN	The bit will be cleared when the DMA transfer is completed. Programmers should not disable DMA_en before the transfer is completed. If programmers disable dma_en during the transfer, DMA will not stop immediately until the last bus transfer is completed.

# A0900218 DMA Channel 1 Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		DMA_ADDR_1[31:16]														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DM	A_ADI	DR_1[1	5:0]						
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		32-bit DMA start address
31:0	DMA_ADDR_1	Updated (increased) by USB2.0 controller automatically when multiple packet
		DMA (DMA Mode = 1) is used

# A090021C $\frac{DMA\_COUN}{T\_1}$ DMA Channel 1 Byte Count Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name									DMA_COUNT_1[23:16]								
Type									RW								
Reset									0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name							DM/	A_COU	NT_1[1	15:0]							
Type								R	W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
		24-bit DMA transfer count with byte unit
23:0	DMA_COUNT_1	Updated (decreased) by USB2.0 controller automatically when each packet is
		transferred.



A0900220	DMA_CONFI	DMA
AU9UUZZU	G	DMA

# **Configuration Register**

0000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					IVE	_ACT _EN	ľ	_2_E N		DMA	Q_CHA EL	AN_S			AH BW AIT _SE L	BO UN DA RY _1K _C RO SS_ EN
Type					R	RW		W			RW				RW	RW
Reset					0	0	0	0		0	0	0			0	0

Bit(s)	Name	Description
		The two bits control usb_active.
11:10	DMA_ACTIVE_EN	2'b00: usb_active depends on all DMAEN of DMA channel control register. 2'b01: usb_active ties to 1. 2'b10: usb_active ties to 0. 2'b11: usb_active depends on ep_active, dma_active and all DMAEN of DMA channel control register (OR logic).
		The two bits control the AHB master interface HPROT2 function operating in non-bufferable/bufferable/last transfer non-bufferable mode.
9:8	AHB_HPROT_2_EN	2'b00: All write transfers of a burst will be accessed by bufferable mode except for the last transfer of a burst. 2'b01: AHB master HPROT2 is always accessed by non-bufferable mode. 2'b10: AHB master HPROT2 is always accessed by bufferable mode. 2'b11: Reserved
6:4	DMAQ_CHAN_SEL	Selects DMA channel used by USB_DMAQ if it is available It will not affect if USB_DMAQ is not available.
		Selects AHBWAIT behavior
1	AHBWAIT_SEL	Set to 1 to return to old DMA master AHB wait condition. This bit is used to test DMA FIFO overflow bug.
		Enables 1k boundary page crossing
0	BOUNDARY_1K_CR OSS_EN	Set to 1 to force burst transfer regardless of 1k boundary crossing.  Note: This will violate AHB 1k boundary specification but gain some bus performance.

4.0000004	DMA_CNTL_
A0900224	<u>2</u>

# **DMA Channel 2 Control Register**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			DM AA BO RT		DM AC HE N	BURST_M SE RR		ENDPNT				INT EN	DM AM OD E	DM ADI R	DM AE N	
Туре			AO		RU	R	RW		RW			RW	RW	RW	Oth er	
Reset			0		0	0	0	0	0 0 0 0		0	0	0	0		

Bit(s)	Name	Description
13	DMAABORT	If SW needs to abort the current DMA transfer, set DMAABORT=1 and DMAEN=0. After the transfer is aborted completely, DMA



Bit(s)	Name	Description
		interrupt will occur.
11	DMACHEN	DMA channel enable monitor bit
10:9	BURST_MODE	2'b00: Burst Mode 0: Bursts of unspecified length 2'b01: Burst Mode 1: INCR4 or unspecified length 2'b10: Burst Mode 2: INCR8, INCR4 or unspecified length 2'b11: Burst Mode 3: INCR16, INCR8, INCR4 or unspecified length
8	BUSERR	Bus error
7:4	ENDPNT	Endpoint which DMA will transfer with
3	INTEN	Enables interrupt
2	DMAMODE	DMA mode
		Direction
1	DMADIR	0: DMA write (Rx endpoint) 1: DMA read (Tx endpoint)
		Enables DMA
0	DMAEN	The bit will be cleared when the DMA transfer is completed. Programmers should not disable DMA_en before the transfer is completed. If programmers disable dma_en during the transfer, DMA will not stop immediately until the last bus transfer is completed.

# A0900228 DMA ADDR DMA Channel 2 Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		DMA_ADDR_2[31:16]														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DM	A_ADI	OR_2[1	5:0]						
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	DMA_ADDR_2	<b>32-bit DMA start address</b> Updated (increased) by USB2.0 controller automatically when multiple packet DMA (DMA Mode = 1) is used

# A090022C DMA COUN DMA Channel 2 Byte Count Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											DMA	_cou	NT_2[2	23:16]		
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DMA	_cou	NT_2[1	15:0]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		24-bit DMA transfer count with byte unit
23:0	DMA_COUNT_2	Updated (decreased) by USB2.0 controller automatically when each packet is
		transferred.





 $\begin{array}{ccc} A0900234 & \frac{DMA & CNTL}{3} \end{array}$ 

# **DMA Channel 3 Control Register**

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			DM AA BO RT		DM AC HE N		ST_M DE	BU SE RR		END	PNT		INT EN	DM AM OD E	DM ADI R	DM AE N
Туре			A0		RU	R	W	RU		R	W		RW	RW	RW	Oth er
Reset			0		0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13	DMAABORT	If SW needs to abort the current DMA transfer, set DMAABORT=1 and DMAEN=0. After the transfer is aborted completely, DMA interrupt will occur.
11	DMACHEN	DMA channel enable monitor bit
10:9	BURST_MODE	2'b00: Burst Mode 0: Bursts of unspecified length 2'b01: Burst Mode 1: INCR4 or unspecified length 2'b10: Burst Mode 2: INCR8, INCR4 or unspecified length 2'b11: Burst Mode 3: INCR16, INCR8, INCR4 or unspecified length
8	BUSERR	Bus error
7:4	ENDPNT	<b>Endpoint which DMA will transfer with</b>
3	INTEN	Enables interrupt
2	DMAMODE	DMA mode
1	DMADIR	<b>Direction</b> 0: DMA write (Rx endpoint) 1: DMA read (Tx endpoint)
		Enables DMA
0	DMAEN	The bit will be cleared when the DMA transfer is completed. Programmers should not disable DMA_en before the trnsfer is completed. If programmers disable dma_en during the transfer, DMA will not stop immediately until the last bus transfer is completed.

A0900238	DMA_ADDR	DMA Channel 3 Address Register
AUJUULJO	3	DIVIA CHAIIHEI 3 AUUI ESS REGISTEI

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		DMA_ADDR_3[31:16]														
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DM.	A_ADI	DR_3[1	5:0]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	DMA_ADDR_3	<b>32-bit DMA start address</b> Updated (increased) by USB2.0 controller automatically when multiple packet
		DMA (DMA Mode = 1) is used

**DMA\_COUN** A090023C T\_3

#### **DMA Channel 3 Byte Count Register**

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											DMA	_cou	NT_3[2	3:16]		
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DM/	\_cou	NT_3[1	15:0]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		24-bit DMA transfer count with byte unit
23:0	DMA_COUNT_3	Updated (decreased) by USB2.0 controller automatically when each packet is
		transferred.

**EP1RXPKTC** A0900304 **OUNT** 

#### **EP1 RxPktCount Register**

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		EP1RXPKTCOUNT														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

#### Sets up the number of packets of Rx Endpoint n size MaxP that are to be transferred in a block transfer

Only used in host mode when AutoReq is set. It has no effect in peripheral mode or when AutoReq is not set.

15:0 **EP1RXPKTCOUNT** 

RqPktCount (host mode only) For each Rx Endpoint 1 - 15, the USB2.0 controller provides a 16-bit RqPktCount register. This read/write register is used

in host mode to specify the number of packets that are to be transferred in a block transfer of one or more bulk packets of length MaxP to Rx Endpoint n. The core uses the value recorded in this register to determine the number of requests to issue where the AutoReq option (included in the RxCSR register) has been set. Note: Multiple packets combined into a single bulk packet within the FIFO count as one packet.

A0900 8	0030 <u>EP2RXPKTC</u> <u>OUNT</u> EP2 RxPktCount Register												0	000		
Bit	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1											1	0			
Name		EP2RXPKTCOUNT														
Type	RW															
Reset	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													0	

Bit(s)	Name	Description
		Sets up the number of packets of Rx Endpoint n size MaxP that are to be transferred in a block transfer
15:0	EP2RXPKTCOUNT	Only used in host mode when AutoReq is set. It has no effect in peripheral mode or when AutoReq is not set.  RqPktCount (host mode only) For each Rx Endpoint 1 - 15, the USB2.0 controller provides a 16-bit RqPktCount register. This read/write register is used in host mode to specify the number of packets that are to be transferred in a block transfer of one or more bulk packets of length MaxP to Rx Endpoint n. The core uses the value recorded in this register to determine the number of requests



**Type** 

Reset

#### **MT2523 Series Reference Manual**

RW

Bit(s)	Name	Description

to issue where the AutoReq option (included in the RxCSR register) has been set. Note: Multiple packets combined into a single bulk packet within the FIFO count as one packet.

 A090060 4
 TM1
 Test Mode 1 Register
 0000

 Bit
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 Name
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I</t

Bit(s)	Name	Description
0	TM1	USR IP internal TM1

A090060 **HWVER\_DA HW Version Control Register** TE 24 23 22 Bit Name HWVER\_DATE[31:16] Type DC Reset Bit HWVER\_DATE[15:0] Name Type DC Reset 

Bit(s)	Name	Description
31:0	HWVER_DATE	Hardware version control register date format 32'hYYYYMMDD

A0900684 **SRAMA SRAM Address Register** Bit EP 0\_S SR tart **AM** Name Ad DB Т  $\mathbf{G}$ **M6** en Type RW RW Reset Bit Name Type **SRAMA** RW Reset 

Bit(s)	Name	Description
17	EP0_StartAd_TM6_ en	Software can enable this bit to change the EPO FIFO start address for test mode 6 FIFO loopback test by DMA/PIO.
16	SRAMDBG	SRAM_DEBUG_MODE  Software can read the data in SRAM of USB core when this bit is enabled. The related registers are SRAMA. SRAMD. After setting this bit to 1, software can set



Bit(s)	Name	Description
		up SRAMA (SRAM address) then read the data in register SRAMD (SRAM data). This is for debugging mode only and should be disabled in normal operation. 1'b0: Software set this bit 0 to disable SRAM_DEBUG_MODE. 1'b1: Software set this bit 1 to enable SRAM_DEBUG_MODE.
		SRAM_ADDRESS
15:0	SRAMA	The register is used for RISC to read data from USB SRAM. The unit is 4 bytes. For example, to check 0x400 byte address, set this register to 0x100. This register is only available when the register bit SRAM_DEBUG_MODE of register SRAMDBG is set to 1. When SRAM ADDRESS is set, SRAM DATA will display the data in the address SRAM ADDRESS in SRAM. It is for debugging mode only.

A0900 8	68	<u>s</u>	RAM	<u>D</u>		SRAM Data Register										00000000		
Bit	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   1													16				
Name		SRAMDATA[31:16]																
Type	RU																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	SRAMDATA[15:0]																	
Type				•		•		R	:U		•		•					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
		SRAM_DATA
31:0	SRAMDATA	The register is used for RISC to read data from USB SRAM. This register is only available when the register bit SRAM_DEBUG_MODE of register SRAMDBG is set to 1. When SRAM ADDRESS is set, SRAM DATA will display the data in the address SRAM ADDRESS in SRAM. It is for debugging mode only.

A0900 0	69	RIS	SC_SI	<u>IZE</u>			F	RISC S	ize R	egiste	er			0	0000	0002
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															RISC_SIZ E	
Type															R	·W
Reset															1	0

Bit(s)	Name	Description
<u> </u>		Configures RISC wrapper access size
1:0	RISC_SIZE	2'b00: 8-bit byte access 2'b01: 16-bit half word access 2'b10: 32-bit word access 2'b11: Reserved



A0900	0700 <u>RESREG</u> Reserved Register FFFF0												000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													MA	US	DM	MC
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$															U_
Name																CG
																_DI
TID.																S
Type		RW RW RW RW														RW
Reset	1	1   1   1   1   1   1   1   1   1   1												1		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																HS TP
																WR
Name							RE	SERVE	EDL							DW
																N_
																OP
																T
Type								RW								RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19	MAC_CG_DIS	Disables USB MAC clock gate to enhance dynamic power
18	USB_CG_DIS	Disables USB clock gate
17	DMA_CG_DIS	Disables DMA clock gate
16	MCU_CG_DIS	Disables MCU clock gate
		Host mode device connection detection option
0	HSTPWRDWN_OPT	0: Disable 1: Enable the detection of device connection when MAC clock is off and drive powerdwn wakeup signal to wake up the system

A0900	730	OTO	G20_0 <u>L</u>	<u>CSR</u>		ОТО	G20 R	elate	d Con	trol F	Regist	er L				00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DIS _H SU S	EN _A _H FS_ WH NP	DIS _B _W TDI S	EN _H HS _S US P_ DIS	DIS _C HA RG E_ VB US	EN _H SU S_ RE SU ME _IN T	EN _H SU S_ RE SU ME	OT G2 O_ EN
Type									RW	RW	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	DIS_HSUS	Disables host mode entering C_OPM_HSUS state before entering suspend Suggested: 1'b1 0: Host mode enters C_OPM_HSUS state before entering suspend. 1: Disable host mode entering C_OPM_HSUS state before entering suspend.
6	EN_A_HFS_WHNP	If this bit is enabled, FS idle of A device will transfer to HFS_HSUS state first.  Suggested: 1'b1 in all modes (device/host/OTG)  0: FS idle of A device will not transfer to HFS_HSUS state first.  1: FS idle of A device will transfer to HFS_HSUS state first.
5	DIS_B_WTDIS	Disables B device entering C_OPM_B_WTDIS states before switching to host mode Suggested: 1'b1



Bit(s)	Name	Description
		O: B device enters C_OPM_B_WTDIS states before switching to host mode.  1: B device does not enter C_OPM_B_WTDIS states before switching to host mode.
		Enables host-hs-suspend entering OPM_FS_WTCON state first while receiving disconnect signal
4	EN_HHS_SUSP_DI S	Suggested: 1'b1 in all modes (device/host/OTG)  0: The host mode enters fs_normal mode directly when the device receives the disconnect signal as suspend state in all states.  1: The host mode enters OPM_FS_WTCON mode first when the device receives the disconnect signal as suspend state in all states.
		Disables B device charging VBUS function for OTG2.0 feature
3	DIS_CHARGE_VBU S	<ul> <li>0: B device charges VBUS when B device initiates the SRP protocol. This mode makes compatible the OTG1.3 related SRP flow.</li> <li>1: B device does not charge VBUS when B device initiates the SRP protocol. This mode is for satisfying the OTG2.0 protocol.</li> </ul>
		Enables hsus mode of host initializing resuming interrupt while receiving resume K as waiting for HNP
2	EN_HSUS_RESUME _INT	Suggested: 1'b1 for OTG2.0 mode  0: Suspend mode of host does not initialize resuming interrupt as receiving resume K while host is waiting for HNP protocol in OTG20 mode.  1: Suspend mode of host initializes resuming interrupt as receiving resume K while host is waiting for HNP protocol in OTG20 mode.
		Enables hnpsus-mode of host entering host-normal mode as
1	EN_HSUS_RESUME	receiving resume K while waiting for HNP Suggested: 1'b0 when USB works in OTG20 mode 0: hnpsus-mode of host stays in hnpsus-mode as receiving resume K while waiting for HNP. 1: hnpsus-mode of host enters host-normal mode as receiving resume K while
		waiting for HNP.
		Enables OTG 2.0 feature
0	OTG20_EN	0: Disable OTG2.0 feature; default OTG1.3 mode. 1: Enable USB OTG20 feature

A0900731		<u>OTG20 CSR</u> <u>H</u>				OTG20 Related Control Register H									00	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															DIS _A UT OR ST	EN _C ON _D EB _S HO RT
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
		Informs whether HW sends bus reset automatically when B-device changes to host with HNP
1	DIS_AUTORST	0: HW sends bus reset automatically when B-device changes to host with HNP. 1: HW does not send bus reset when B-device changes to host mode. SW should set up the reset bit for sending bus reset. The bit is added for OTG20 compliance test.
0	EN_CON_DEB_SHO RT	Enable this bit to decrease A device connection denounce waiting timing.  Suggested: 1'b1



Bit(s)	Name	Description
		<ul><li>0: A device connection without denounce waiting timing</li><li>1: Decrease A device connection denounce waiting timing</li></ul>



#### 12. General Purpose Timer

#### 12.1. Introduction

The GPT includes five 32-bit timers and one 64-bit timer. Each timer has four operation modes, which are ONE-SHOT, REPEAT, freerun with interrupt (FREERUN\_I) and FREERUN, and can operate on one of the two clock sources, RTC clock (32.768kHz) and system clock (13MHz).

GPT is an always on IP. When the system is in sleep or deep sleep mode, it still keeps the previous configuration and keeps working. However, there is no 13MHz clock source in deep sleep mode; users need to switch clock source to 32kHz, which sets GPT\*\_CLK[4] to 1'b1.

#### **12.1.1.** Features

The four operation modes for GPT are ONE-SHOT, REPEAT, FREERUN\_I, and FREERUN. See Table 12-1 for the functions of each mode.

**Example: Compare is set to 2** Increases when When COUNTn = Auto Mode Interrupt Stop EN=1 and ... **COMPAREN** \*Bold means interrupt Stops when **ONE-SHOT** COUNTn = EN is reset to 0. Yes Yes 0,1,2,2,2,2,2,2,2,2,2,... **COMPAREN REPEAT** No Yes Count is reset to 0. 0,1,2,0,1,2,0,1,2,0,1,2... Reset to 0 when FREERUN I No Yes 0,1,2,3,4,5,6,7,8,9,10,... overflow Reset to 0 when **FREERUN** No No 0,1,2,3,4,5,6,7,8,9,10,... overflow

Table 12-1. Operation mode of GPT

Each timer can be programmed to select the clock source, RTC clock (32.76kHz) or system clock (13MHz). After the clock source is determined, the division ratio of the selected clock can be programmed. The division ratio can be fine-granulated as 1, 2, 3, 4 to 13 and coarse-granulated as 16, 32 and 64.

**Timer** Resolution Interrupt **Prescalor** Mode Clock ONE-SHOT/ REPEAT / GPT1-GPT5 32-bit Yes 1-13, 16, 32, 64 32KHz/13MHz FREERUN\_I/FREERUN ONE-SHOT/ REPEAT / GPT6 64-bit Yes 1-13, 16, 32, 64 32KHz/ 13MHz FREERUN\_I/FREERUN

Table 12-2. Timer feature



#### 12.1.2. Block Diagram




Figure 12-1. Block diagram of GPT

#### 12.1.3. Programming Guide

To program and use GPT, note that:

- The counter value can be read any time even when the clock source is RTC clock.
- The compare value can be programmed any time.

#### Sequence flow:

- Turn off GPT clock.
- Set up GPT clock source and frequency divider.
- Turn on GPT clock.
- Enable/disable IRQ and IRQ mask.
- Set up compare value.
- Set up GPT mode.
- Enable GPT.

For the GPT6 64-bit timer, the read operation of the 64-bit timer value will be separated into two APB reads since an APB read is of 32-bit width. To perform the read of 64-bit timer value, the lower word should be read first then the higher word. The read operation of lower word freezes the "read value" of the higher word but does not freeze the timer counting. This ensures that the separated read operation acquires the correct timer value. If both two tasks, e.g. task A and task B, perform the read of 64-bit timer value, task A first reads the lower word of the value, and task B reads the lower word of the value. Either of the tasks reads the higher word of timer value, and the obtained value will be the time when task B reads the lower word of timer value. To guarantee task A reads the correct 64-bit timer value, some software procedures are required, e.g. the semaphore.



### 12.2. Register Definition

Module name: GPT Base address: (+A2140000h)

Address	Name	Width	Register Function
A2140000	GPT_IRQSTA	32	GPT IRQ Status Shows the interrupt status of each GPT
A2140004	GPT IRQMASK 0	32	ARM IRQMASK Register Masks specific GPT's interrupt to ARM
A2140008	GPT_IRQMASK1	32	CM4 IRQMASK Register Masks specific GPT's interrupt to CM4
A2140010	GPT1_CON	32	GPT1 Control The General control for GPT1
A2140014	GPT1_CLK	32	<b>GPT1 Clock Setting</b> Controls the clock source and division ratio of GPT clock
A2140018	GPT1_IRQ_EN	32	GPT IRQ Enabling Controls the enabling/disabling of GPT interrupt
A214001C	GPT1_IRQ_STA	32	GPT IRQ Status Shows the interrupt status of GPT1
A2140020	GPT1_IRQ_ACK	32	GPT IRQ Acknowledgement Acknowledges the GPT interrupt
A2140024	GPT1_COUNT	32	GPT1 Counter Timer count of GPT1
A2140028	GPT1 COMPAR E	32	GPT1 Compare Value Compare value for GPT1
A2140040	GPT2_CON	32	GPT2 Control General control for GPT2
A2140044	GPT2_CLK	32	<b>GPT2 Clock Setting</b> Controls the clock source and division ratio of GPT clock
A2140048	GPT2 IRQ EN	32	GPT IRQ Enabling Controls the enabling/disabling of GPT interrupt
A214004C	GPT2_IRQ_STA	32	GPT IRQ Status Shows the interrupt status of GPT1
A2140050	GPT2 IRQ ACK	32	<b>GPT IRQ Acknowledgement</b> Acknowledges the GPT interrupt
A2140054	GPT2_COUNT	32	GPT2 Counter Timer count of GPT2
A2140058	GPT2 COMPAR E	32	GPT2 Compare Value Compare value for GPT2
A2140070	GPT3_CON	32	GPT3 Control General control for GPT3
A2140074	GPT3_CLK	32	<b>GPT3 Clock Setting</b> Controls the clock source and division ratio of GPT clock
A2140078	GPT3 IRQ EN	32	GPT IRQ Enabling Controls the enabling/disabling of GPT interrupt
A214007C	GPT3 IRQ STA 32		<b>GPT IRQ Status</b> Shows the interrupt status of GPT1
A2140080	GPT3 IRQ ACK	32	<b>GPT IRQ Acknowledgement</b> Acknowledges the GPT interrupt
A2140084	GPT3_COUNT	32	GPT3 Counter Timer count of GPT3
A2140088	GPT3_COMPAR E	32	GPT3 Compare Value



			Compare value for GPT3
A21400A0	GPT4_CON	32	GPT4 Control General control for GPT4
A21400A4	GPT4 CLK	32	GPT4 Clock Setting Controls the clock source and division ratio of GPT clock
A21400A8	GPT4 IRQ EN	32	GPT IRQ Enabling Controls the enabling/disabling of GPT interrupt
A21400AC	GPT4 IRQ STA	32	GPT IRQ Status Shows the interrupt status of GPT1
A21400B0	GPT4_IRQ_ACK	32	GPT IRQ Acknowledgement Acknowledges the GPT interrupt
A21400B4	GPT4_COUNT	32	GPT4 Counter Timer count of GPT4
A21400B8	GPT4_COMPAR E	32	GPT4 Compare Value Compare value for GPT4
A21400D0	GPT5_CON	32	GPT5 Control General control for GPT5
A21400D4	GPT5_CLK	32	GPT5 Clock Setting Controls the clock source and division ratio of GPT clock
A21400D8	GPT5 IRQ EN	32	GPT IRQ Enabling Controls the enabling/disabling of GPT interrupt
A21400DC	GPT5 IRQ STA	32	GPT IRQ Status Shows the interrupt status of GPT1
A21400E0	GPT5 IRQ ACK	32	GPT IRQ Acknowledgement Acknowledges the GPT interrupt
A21400E4	GPT5_COUNT	32	GPT5 Counter Timer count of GPT5
A21400E8	GPT5_COMPAR E	32	GPT5 Compare Value Compare value for GPT5
A2140100	GPT6_CON	32	GPT6 Control General control for GPT6
A2140104	GPT6_CLK	32	GPT6 Clock Setting Controls the clock source and division ratio of GPT clock
A2140108	GPT6 IRQ EN	32	GPT IRQ Enabling Controls the enabling/disabling of GPT interrupt
A214010C	GPT6 IRQ STA	32	GPT IRQ Status Shows the interrupt status of GPT1
A2140110	GPT6 IRQ ACK	32	GPT IRQ Acknowledgement Acknowledges the GPT interrupt
A2140114	GPT6_COUNTL	32	GPT6 Counter L Lower word timer count for GPT6
A2140118	GPT6_COMPAR EL	32	GPT6 Compare Value L Lower word compare value for GPT6
A214011C	GPT6_COUNTH	32	GPT6 Counter L Higher word timer count for GPT6
A2140120	GPT6_COMPAR EH	32	GPT6 Compare Value H Higher word compare value for GPT6

#### A2140000 GPT IRQSTA GPT IRQ Status

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													IRQ	STA		
Type													R	0		
Reset											0	0	0	0	0	0

**Overview** Shows the interrupt status of each GPT

Bit(s)	Name	Description
5:0	IRQSTA	Interrupt status of each GPT
		<ul><li>0: No associated interrupt is generated</li><li>1: Associated interrupt is pending and waiting for service.</li></ul>

### A2140004 GPT IRQMAS ARM IRQMASK Register

000003F

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													IRQ_	MSKO		
Type													R'	W		
Reset											1	1	1	1	1	1

**Overview** Masks specific GPT's interrupt to ARM

Bit(s)	Name	Description
5:0	IRQ_MSK0	By default, ARM will not receive GPT3's interrupt.

# A2140008 GPT\_IRQMAS CM4 IRQMASK Register

000003F

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													IRQ_	MSK1		
Type													R'	W		
Reset											1	1	1	1	1	1

**Overview** Masks specific GPT's interrupt to CM4

Bit(s)	Name	Description
5:0	IRQ_MSK1	By default, CM4 will only receive GPT3's interrupt.

#### A2140010 GPT1\_CON GPT1 Control

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										SW_C G1	МО	DE1			CLR1	EN1
Type										RW	R	W			WO	RW
Reset										0	0	0			0	0



**Overview** The General control for GPT1

Bit(s)	Name	Description
6	SW_CG1	Stop GPT1's clock if this bit is enabled. 0: Disable 1: Enable
5:4	MODE1	Operation mode of GPT1 00: ONE-SHOT mode 01: REPEAT mode 10: FREERUN_I mode 11: FREERUN mode
1	CLR1	Clears the counter of GPT1 to 0  0: No effect 1: Clear It takes 2~3 T GPT1_CK for CLR1 to clear the counter of GPT1.
0	EN1	Enables GPT1  0: Disable 1: Enable It takes 2~3 T GPT1_CK for EN1 to enable/disable GPT1.

#### A2140014 GPT1 CLK GPT1 Clock Setting

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK1		CLK	DIV1	
Type												RW	RW			
Reset												0	0	0	0	0

**Overview** Controls the clock source and division ratio of GPT clock

Bit(s)	Name	Description
4	CLK1	Sets up clock source of GPT1
		0: System clock (13MHz) 1: RTC clock (32kHz)
3:0	CLKDIV1	Setting of GPT1 input clock frequency divider
		0000: Clock source divided by 1
		0001: Clock source divided by 2
		0010: Clock source divided by 3
		0011: Clock source divided by 4
		0100: Clock source divided by 5
		0101: Clock source divided by 6
		0110: Clock source divided by 7
		0111: Clock source divided by 8
		1000: Clock source divided by 9
		1001: Clock source divided by 10
		1010: Clock source divided by 11
		1011: Clock source divided by 12
		1100: Clock source divided by 13
		1101: Clock source divided by 16
		1110: Clock source divided by 32
		1111: Clock source divided by 64

#### A2140018 GPT1 IRQ EN GPT IRQ Enabling

0	0	0	0	0	0	0	0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQE N
Type																RW
Reset																0

**Overview** Controls the enabling/disabling of GPT interrupt

Bit(s)	Name	Description
0	IRQEN	Enables interrupt of GPT1
		0: Disable interrupt of GPT1 1: Enable interrupt of GPT1

# A214001C GPT1 IRQ ST GPT IRQ Status

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQS TA
Type																RO
Reset																0

**Overview** Shows the interrupt status of GPT1

Bit(s)	Name	Description
0	IRQSTA	Interrupt status of GPT1
		0: No interrupt is generated from GPT1
		1: GPT1's interrupt is pending and waiting for service.

# A2140020 GPT1 IRQ AC GPT IRQ Acknowledgement

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQA CK
Type																WO
Reset																0

**Overview** Acknowledges the GPT interrupt

Bit(s)	Name	Description
0	IRQACK	Interrupt acknowledgement for GPT1
		0: No effect
		<ol> <li>Associated interrupt request is acknowledged and should be relinquished.</li> </ol>



#### A2140024 GPT1\_COUNT GPT1 Counter

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COUNTER1[31:16]														
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CO	DUNTE	R1[15:	0]						
Type		RO														
Reset	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														

**Overview** Timer count of GPT1

Bit(s)	Name	Description
31:0	COUNTER1	Timer counter of GPT1

# A2140028 GPT1 COMPA GPT1 Compare Value

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COMPARE1[31:16]														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CO	MPAI	RE1[15:	0]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Compare value for GPT1

Bit(s)	Name	Description
31:0	COMPARE1	Compare value of GPT1
		Write new compare value will also clear the counter of GPT1.

#### A2140040 GPT2 CON GPT2 Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										SW_C G2	MO	DE2			CLR2	EN2
Type										RW	R	W			WO	RW
Reset										0	0	0			0	0

**Overview** General control for GPT2

Bit(s)	Name	Description
6	SW_CG2	Stop GPT2's clock if this bit is enabled.
		0: Disable 1: Enable
5:4	MODE2	Operation mode of GPT2
		00: ONE-SHOT mode 01: REPEAT mode

Bit(s)	Name	Description
		10: FREERUN_I mode 11: FREERUN mode
1	CLR2	Clears the counter of GPT2 to 0
		0: No effect 1: Clear It takes 2~3 T GPT2_CK for CLR2 to clear the counter of GPT2.
0	EN2	Enables GPT2
		0: Disable 1: Enable
		It takes 2~3 T GPT2_CK for EN2 to enable/disable GPT2.

#### A2140044 GPT2 CLK GPT2 Clock Setting

0	0	0	0	O	0	0	0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK2	CLKDIV2			
Type												RW	RW			
,																

**Overview** Controls the clock source and division ratio of GPT clock

Bit(s)	Name	Description
4	CLK2	Sets up clock source of GPT2
		0: System clock (13MHz) 1: RTC clock (32kHz)
3:0	CLKDIV2	Setting of GPT2 input clock frequency divider
		0000: Clock source divided by 1
		0001: Clock source divided by 2
		0010: Clock source divided by 3
		0011: Clock source divided by 4
		0100: Clock source divided by 5
		0101: Clock source divided by 6
		0110: Clock source divided by 7
		0111: Clock source divided by 8
		1000: Clock source divided by 9
		1001: Clock source divided by 10
		1010: Clock source divided by 11
		1011: Clock source divided by 12
		1100: Clock source divided by 13
		1101: Clock source divided by 16
		1110: Clock source divided by 32
		1111: Clock source divided by 64

#### A2140048 GPT2 IRQ EN GPT IRQ Enabling

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQE N
Type																RW
Reset																0



**Overview** Controls the enabling/disabling of GPT interrupt

Bit(s)	Name	Description
0	IRQEN	Enables interrupt of GPT2
		0: Disable interrupt of GPT2 1: Enable interrupt of GPT2

# A214004C GPT2 IRQ ST GPT IRQ Status

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQS TA
Type																RO
Reset																0

**Overview** Shows the interrupt status of GPT1

Bit(s)	Name	Description
0	IRQSTA	Interrupt status of GPT2
		<ul><li>0: No interrupt is generated from GPT2</li><li>1: GPT2's interrupt is pending and waiting for service.</li></ul>

## A2140050 GPT2 IRQ AC GPT IRQ Acknowledgement

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQA CK
Type																WO
Reset																0

**Overview** Acknowledges the GPT interrupt

Bit(s)	Name	Description
0	IRQACK	Interrupt acknowledgement for GPT2
		<ul><li>0: No effect</li><li>1: Associated interrupt request is acknowledged and should be relinquished.</li></ul>

#### A2140054 GPT2\_COUNT GPT2 Counter

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							CO	UNTE	R2[31:	16]						
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CO	DUNTE	R2[15:	0]						
Type								R	0							
Reset	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														



**Overview** Timer count of GPT2

Bit(s)	Name	Description
31:0	COUNTER2	Timer counter of GPT2

# A2140058 GPT2 COMPA GPT2 Compare Value

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							CO	MPAR	E2[31:	16]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CC	MPAR	E2[15:	:0]						
Type		RW														
Reset	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														

**Overview** Compare value for GPT2

	Bit(s)	Name	Description
_	31:0	COMPARE2	Compare value of GPT2
			Write new compare value will also clear the counter of GPT2.

#### A2140070 GPT3 CON GPT3 Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										SW_C G3	MO	DE3			CLR3	EN3
Type										RW	R	W			WO	RW
Reset										0	0	0			0	0

**Overview** General control for GPT3

Bit(s)	Name	Description
6	SW_CG3	Stop GPT3's clock if this bit is enabled. 0: Disable 1: Enable
5:4	MODE3	Operation mode of GPT3  00: ONE-SHOT mode 01: REPEAT mode 10: FREERUN_I mode 11: FREERUN mode
1	CLR3	Clears the counter of GPT3 to 0  0: No effect 1: Clear It takes 2~3 T GPT3_CK for CLR3 to clear the counter of GPT3.
0	EN3	Enables GPT3  0: Disable 1: Enable It takes 2~3 T GPT3_CK for EN3 to enable/disable GPT3.



#### A2140074 GPT3 CLK GPT3 Clock Setting

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK3		CLK	DIV3	
Type												RW	RW			
Reset								_				0	0	0	0	0

**Overview** Controls the clock source and division ratio of GPT clock

Bit(s)	Name	Description
4	CLK3	Sets up clock source of GPT3
		0: System clock (13MHz) 1: RTC clock (32kHz)
3:0	CLKDIV3	Setting of GPT3 input clock frequency divider
		0000: Clock source divided by 1
		0001: Clock source divided by 2
		0010: Clock source divided by 3
		0011: Clock source divided by 4
		0100: Clock source divided by 5
		0101: Clock source divided by 6
		0110: Clock source divided by 7
		0111: Clock source divided by 8
		1000: Clock source divided by 9
		1001: Clock source divided by 10
		1010: Clock source divided by 11
		1011: Clock source divided by 12
		1100: Clock source divided by 13
		1101: Clock source divided by 16
		1110: Clock source divided by 32
		1111: Clock source divided by 64

#### A2140078 GPT3 IRQ EN GPT IRQ Enabling

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQE N
Type																RW
Reset																0

**Overview** Controls the enabling/disabling of GPT interrupt

Bit(s)	Name	Description
0	IRQEN	Enables interrupt of GPT3
		0: Disable interrupt of GPT3 1: Enable interrupt of GPT3

A214007C GPT3 IRQ ST GPT IRQ Status

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQS TA
Type																RO
Reset																0

**Overview** Shows the interrupt status of GPT1

Bit(s)	Name	Description
0	IRQSTA	Interrupt status of GPT3
		<ul><li>0: No interrupt is generated from GPT3</li><li>1: GPT3's interrupt is pending and waiting for service.</li></ul>

A2140080 GPT3 IRQ AC GPT IRQ Acknowledgement

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQA CK
Type																WO
Reset																0

**Overview** Acknowledges the GPT interrupt

Bit(s)	Name	Description
0	IRQACK	Interrupt acknowledgement for GPT3
		0: No effect 1: Associated interrupt request is acknowledged and should be relinquished.

#### A2140084 GPT3 COUNT GPT3 Counter

0000000

Bit	31															
Name		COUNTER3[31:16]														
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0										0				
Name							CO	UNTE	R3[15:	0]						
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Timer count of GPT3

Bit(s)	Name	Description
31:0	COUNTER3	Timer counter of GPT3



# A2140088 GPT3 COMPA GPT3 Compare Value

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COMPARE3[31:16]														
Type								R'	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CC	MPAR	E3[15:	:0]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Compare value for GPT3

Bit(s)	Name	Description
31:0	COMPARE3	Compare value of GPT3
		Write new compare value will also clear the counter of GPT3.

#### A21400A0 GPT4 CON GPT4 Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										SW_C G4	MO	DE4			CLR4	EN4
Type										RW	R	W			WO	RW
Reset										0	0	0			0	0

**Overview** General control for GPT4

Bit(s)	Name	Description
6	SW_CG4	Stop GPT4's clock if this bit is enabled. 0: Disable 1: Enable
5:4	MODE4	Operation mode of GPT4  00: ONE-SHOT mode 01: REPEAT mode 10: FREERUN_I mode 11: FREERUN mode
1	CLR4	Clears the counter of GPT4 to 0  0: No effect 1: Clear It takes 2~3 T GPT4_CK for CLR4 to clear the counter of GPT4.
0	EN4	Enables GPT4  0: Disable 1: Enable It takes 2~3 T GPT4_CK for EN4 to enable/disable GPT4.

#### A21400A4 GPT4\_CLK GPT4 Clock Setting

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK4		CLK	DIV4	
Type												RW		R	W	
Reset												0	0	0	0	0

**Overview** Controls the clock source and division ratio of GPT clock

Bit(s)	Name	Description
4	CLK4	Sets up clock source of GPT4  0: System clock (13MHz)  1: RTC clock (32kHz)
3:0	CLKDIV4	Setting of GPT4 input clock frequency divider  0000: Clock source divided by 1  0001: Clock source divided by 2  0010: Clock source divided by 3  0011: Clock source divided by 4  0100: Clock source divided by 5  0101: Clock source divided by 6  0110: Clock source divided by 7  0111: Clock source divided by 8  1000: Clock source divided by 9  1001: Clock source divided by 10  1010: Clock source divided by 11  1011: Clock source divided by 12  1100: Clock source divided by 13  1101: Clock source divided by 16  1110: Clock source divided by 32  1111: Clock source divided by 64

#### A21400A8 GPT4 IRQ EN GPT IRQ Enabling

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQE N
Type																RW
Reset																0

**Overview** Controls the enabling/disabling of GPT interrupt

Bit(s)	Name	Description
0	IRQEN	Enables interrupt of GPT4
		0: Disable interrupt of GPT4
		1: Enable interrupt of GPT4

## A21400AC GPT4 IRQ ST GPT IRQ Status

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQS TA
Type																RO
Reset																0



**Overview** Shows the interrupt status of GPT1

Bit(s)	Name	Description
0	IRQSTA	Interrupt status of GPT4
		<ul><li>0: No interrupt is generated from GPT4</li><li>1: GPT4's interrupt is pending and waiting for service.</li></ul>

# A21400B0 GPT4 IRQ AC GPT IRQ Acknowledgement

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQA CK
Type																WO
Reset																0

**Overview** Acknowledges the GPT interrupt

Bit(s)	Name	Description
0	IRQACK	Interrupt acknowledgement for GPT4
		<ul><li>0: No effect</li><li>1: Associated interrupt request is acknowledged and should be relinquished.</li></ul>

#### A21400B4 GPT4\_COUNT\_GPT4 Counter

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							CO	UNTE	R4[31:	16]						
Type								R	.0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CC	UNTE	R4[15:	:0]						
Type								R	.0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Timer count of GPT4

Bit(s)	Name	Description
31:0	COUNTER4	Timer counter of GPT4

# A21400B8 GPT4 COMPA GPT4 Compare Value

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							CO	MPAR	E4[31:	16]						
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CC	MPAR	E4[15:	:0]						
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Compare value for GPT4



Bit(s)	Name	Description
31:0	COMPARE4	Compare value of GPT4
		Write new compare value will also clear the counter of GPT4.

#### A21400D0 GPT5 CON GPT5 Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										SW_C G5	MO	DE5			CLR5	EN5
Type										RW	R	W			WO	RW
Reset										0	0	0			0	0

**Overview** General control for GPT5

Bit(s)	Name	Description
6	SW_CG5	Stop GPT5's clock if this bit is enabled.
		0: Disable 1: Enable
5:4	MODE5	Operation mode of GPT5
		00: ONE-SHOT mode 01: REPEAT mode 10: FREERUN_I mode 11: FREERUN mode
1	CLR5	Clears the counter of GPT5 to 0 0: No effect 1: Clear It takes 2~3 T GPT5_CK for CLR5 to clear the counter of GPT5.
0	EN5	Enables GPT5 0: Disable 1: Enable It takes 2~3 T GPT5_CK for EN5 to enable/disable GPT5.

#### A21400D4 GPT5 CLK GPT5 Clock Setting

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK5		CLK	DIV5	
Type												RW	RW			
Reset												0	0	0	0	0

**Overview** Controls the clock source and division ratio of GPT clock

Bit(s)	Name	Description
4	CLK5	Sets up clock source of GPT5
		0: System clock (13MHz) 1: RTC clock (32kHz)
3:0	CLKDIV5	Setting of GPT5 input clock frequency divider
		0000: Clock source divided by 1 0001: Clock source divided by 2

Bit(s) Name	Description	
	0010: Clock source divided by 3	
	0011: Clock source divided by 4	
	0100: Clock source divided by 5	
	0101: Clock source divided by 6	
	0110: Clock source divided by 7	
	0111: Clock source divided by 8	
	1000: Clock source divided by 9	
	1001: Clock source divided by 10	
	1010: Clock source divided by 11	
	1011: Clock source divided by 12	
	1100: Clock source divided by 13	
	1101: Clock source divided by 16	
	1110: Clock source divided by 32	
	1111: Clock source divided by 64	

#### A21400D8 GPT5 IRQ EN GPT IRQ Enabling

#### 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQE N
Type																RW
Reset																0

**Overview** Controls the enabling/disabling of GPT interrupt

Bit(s)	Name	Description
0	IRQEN	Enables interrupt of GPT5
		0: Disable interrupt of GPT5 1: Enable interrupt of GPT5

### A21400DC GPT5 IRQ ST GPT IRQ Status

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQS TA
Type																RO
Reset																0

**Overview** Shows the interrupt status of GPT1

Bit(s)	Name	Description
0	IRQSTA	Interrupt status of GPT5
		<ul><li>0: No interrupt is generated from GPT5</li><li>1: GPT5's interrupt is pending and waiting for service.</li></ul>



# A21400E0 $\frac{GPT5 - IRQ - AC}{K}$ GPT IRQ Acknowledgement

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQA CK
Type																WO
Reset																0

**Overview** Acknowledges the GPT interrupt

Bit(s)	Name	Description
0	IRQACK	Interrupt acknowledgement for GPT5
		<ul><li>0: No effect</li><li>1: Associated interrupt request is acknowledged and should be relinquished.</li></ul>

#### A21400E4 GPT5 COUNT GPT5 Counter

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COUNTER5[31:16]														
Type								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CO	UNTE	R5[15:	0]						
Type								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Timer count of GPT5

Bit(s)	Name	Description
31:0	COUNTER5	Timer counter of GPT5

# A21400E8 GPT5 COMPA GPT5 Compare Value

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COMPARE5[31:16]														
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CC	<b>MPAR</b>	E5[15:	:0]						
Type								R'	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Compare value for GPT5

Bit(s)	Name	Description
31:0	COMPARE5	Compare value of GPT5
		Write new compare value will also clear the counter of GPT5.



#### A2140100 GPT6 CON GPT6 Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										SW_C G6	MO	DE6			CLR6	EN6
Type										RW	R	W			WO	RW
Reset										0	0	0			0	0

**Overview** General control for GPT6

Bit(s)	Name	Description
6	SW_CG6	Stop GPT6's clock if this bit is enabled.
		0: Disable 1: Enable
5:4	MODE6	Operation mode of GPT6
		00: ONE-SHOT mode 01: REPEAT mode 10: FREERUN_I mode 11: FREERUN mode
1	CLR6	Clears the counter of GPT6 to 0
_		0: No effect 1: Clear It takes 2~3 T GPT6_CK for CLR6 to clear the counter of GPT6.
0	EN6	Enables GPT6
		0: Disable 1: Enable It takes 2~3 T GPT6_CK for EN6 to enable/disable GPT6.

#### A2140104 GPT6\_CLK GPT6 Clock Setting

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK6		CLK	DIV6	
Type												RW		R'	W	
Reset												0	0	0	0	0

**Overview** Controls the clock source and division ratio of GPT clock

Bit(s)	Name	Description
4	CLK6	Set clock source of GPT6
		0: System clock (13MHz) 1: RTC clock (32kHz)
3:0	CLKDIV6	Setting of GPT6 input clock frequency divider
		0000: Clock source divided by 1
		0001: Clock source divided by 2
		0010: Clock source divided by 3
		0011: Clock source divided by 4
		0100: Clock source divided by 5
		0101: Clock source divided by 6
		0110: Clock source divided by 7
		0111: Clock source divided by 8
		1000: Clock source divided by 9
		1001: Clock source divided by 10

Bit(s) Name	Description	
	1010: Clock source divided by 11	
	1011: Clock source divided by 12	
	1100: Clock source divided by 13	
	1101: Clock source divided by 16	
	1110: Clock source divided by 32	
	1111: Clock source divided by 64	

#### A2140108 GPT6 IRQ EN GPT IRQ Enabling

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQE N
Type																RW
Reset																0

**Overview** Controls the enabling/disabling of GPT interrupt

Bit(s)	Name	Description
0	IRQEN	Enables interrupt of GPT6
		0: Disable interrupt of GPT6 1: Enable interrupt of GPT6

### A214010C $\frac{GPT6 \text{ IRQ ST}}{\Delta}$ GPT IRQ Status

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQS TA
Type																RO
Reset																0

**Overview** Shows the interrupt status of GPT1

Bit(s)	Name	Description
0	IRQSTA	Interrupt status of GPT6
		<ul><li>0: No interrupt is generated from GPT6</li><li>1: GPT6's interrupt is pending and waiting for service.</li></ul>

## A2140110 GPT6 IRQ AC GPT IRQ Acknowledgement

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQA CK
Type																WO
Reset																0





**Overview** Acknowledges the GPT interrupt

Bit(s)	Name	Description
0	IRQACK	Interrupt acknowledgement for GPT6
		0: No effect 1: Associated interrupt request is acknowledged and should be relinquished.

# A2140114 GPT6 COUNT GPT6 Counter L

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COUNTER6L[31:16]														
Type								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							co	UNTE	R6L[15	:0]						
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Lower word timer count for GPT6

Bit(s)	Name	Description
31:0	COUNTER6L	Lower word of timer count of GPT6
		The read operation of GPT6_COUNTL will make GPT6_COUNTH fixed until the next read operation of GPT6_COUNTL.

# A2140118 GPT6 COMPA GPT6 Compare Value L

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COMPARE6L[31:16]														
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CO	MPAR	E6L[15	:0]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Lower word compare value for GPT6

Bit(s)	Name	Description
31:0	COMPARE6L	Lower word of compare value of GPT6
		Write new compare value will also clear the counter of GPT6.

# A214011C GPT6 COUNT GPT6 Counter L

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COUNTER6H[31:16]														
Type								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CO	UNTE	R6H[15	<b>i:0</b> ]						
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



**Overview** Higher word timer count for GPT6

Bit(s)	Name	Description
31:0	COUNTER6H	Higher word of timer count of GPT6

# A2140120 GPT6 COMPA GPT6 Compare Value H

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COMPARE6H[31:16]														
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CO	MPAR	E6H[15	5:0]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Higher word compare value for GPT6

Bit(s)	Name	Description
31:0	COMPARE6H	Higher word of compare of GPT6
		Write new compare value will also clear the counter of GPT6.



#### 13. Pulse Width Modulation

#### 13.1. General Description

The generic pulse width modulators (PWM) are implemented to generate pulse sequences with programmable frequency and duty cycle for LCD backlight. The duration of the PWM output signal is LOW as long as the internal counter value is bigger than or equal to the threshold value. The waveform is shown in Figure 13-1.




Figure 13-1. PWM waveform

The frequency and volume of PWM output signal are determined by registers PWM\_1CH\_CTRL, PWM\_1CH\_THRES, and PWM\_1CH\_COUNT. The POWERDOWN (pwm\_1ch\_pdn) signal is applied to power down the PWM\_1CH module. When PWM\_1CH is deactivated (pwm\_1ch\_pdn=1), the output will be in LOW state.

The output PWM frequency is determined by:

```
CLK

CLOCK _ DIV × (PWM _ 1CH _ COUNT + 1)

CLK = 13 MHz, when CLK_SLE=0

CLK = 32 KHz, when CLK_SLE=1

CLOCK_DIV = 1, when CLK_DIV = 00b

CLOCK_DIV = 2, when CLK_DIV = 01b

CLOCK_DIV = 4, when CLK_DIV = 10b

CLOCK DIV = 8, when CLK DIV = 11b
```

Note that PWM\_1CH\_THRES should be less than PWM\_1CH\_COUNT. If this condition is not satisfied, the output pulse of the PWM will always behigh. Figure 7-2 is the PWM waveform with indicated register values.



Figure 13-2. PWM waveform with register values



#### 13.2. Register Definition

There are six PWM channels in this SOC. The usage of the registers below is the same except that the base address should be changed to respective one.

PWM number	Base address
PWM0 (Always on domain)	0xA2160000
PWM1 (Always on domain)	0xA2170000
PWM2 (Power down domain)	0xA0160000
PWM3 (Power down domain)	0xA0170000
PWM4 (Power down domain)	0xA0180000
PWM5 (Power down domain)	0xA0190000

#### Module name: PulseWidthModulation Base address: (+A2160000h)

Address	Name	Width	Register Function
A2160000	PWM 1CH CTRL AD DR	16	PWM control register
A2160004	PWM 1CH COUNT A DDR	16	PWM max counter value register
A2160008	PWM_1CH_THRESH_ADDR	16	PWM threshold value register

A2160000 PWM 1CH					PWM control register									0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														PWM _1CH _CLK _SEL	<b>PWM</b>	_1CH _DIV
Type														RW	R	W
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2	PWM_1CH _CLK_SEL		Selects source clock frequency of PWM 0:CLK=13MHz (unable to work in sleep mode) 1: CLK=32kHz
1:0	PWM_1CH _CLK_DIV	CLK_DIV	Selects clock prescaler scale of PWM 2'b00: f=fclk 2'b01: f=fclk/2 2'b10: f=fclk/4 2'b11: f=fclk/8

#### A2160004 PWM\_1CH\_COU PWM max counter value register 0000 NT\_ADDR Bit 15 14 13 12 10 6 0 Name PWM\_1CH\_COUNT Type Reset



Bit(s) Mno	emonic	Name	Description
	M_1CH DUNT	PWM_1CH_COUNT	PWM max. counter value This value is the initial value for the internal counter. Regardless of the operation mode, if PWM_1CH_COUNT is written when the internal counter is counting backwards, the new initial value will not take effect until the internal counter counts down to 0, i.e. a complete period.

# A2160008 PWM 1CH THR PWM threshold value register ESH ADDR

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					PWM_1CH_THRES											
Type										RW						
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
12:0	PWM_1CH _THRES	PWM_1CH_THRES	PWM threshold value When the internal counter value is bigger than or equal to PWM_1CH_THRES, the PWM output signal will be 0. When the internal counter is less than PWM_1CH_THRES, the PWM output signal will be 1.



#### 14. Keypad Scanner

#### 14.1. General Description

The keypad supports two types of keypads, 3\*3 single keys and 3\*3 configurable double keys, and it will not be powered off to support the system wake-up event.

The 3\*3 keypad can be divided into two parts: 1) The keypad interface including three columns and three rows (see Figure 14-1 and Figure 14-2); 2) The key detection block provides key pressed, key released and de-bounce mechanisms.

Each time the key is pressed or released, i.e. something different in the 3x3 matrix, the key detection block senses the change and recognizes if a key has been pressed or released. Whenever the key status changes and is stable, a KEYPAD IRQ will be issued. The MCU can then read the key(s) pressed directly in register KP\_MEM1 and KP\_MEM2. To ensure the key pressed information is not missed, the status register in keypad will not be read-cleared by the APB read command. The status register can only be changed by the key-pressed detection FSM.

This keypad detects one or two keys pressed simultaneously with any combination. Figure 14-3 shows the condition when one key is pressed. Figure 14-4(a) and Figure 14-4(b) illustrate the cases of two keys pressed. Since the key pressed detection depends on the HIGH or LOW level of the external keypad interface, if the keys are pressed at the same time, and there exists a key that is on the same column and the same row with other keys, the pressed key cannot be correctly decoded. For example, if there are three key pressed: key1 = (x1, y1), key2 = (x2, y2), and key3 = (x1, y2), both key3 and key4 = (x2, y1) will be detected, and therefore they cannot be distinguished correctly. Hence, the keypad detects only one or two keys pressed simultaneously in any combination. More than two keys pressed simultaneously in a specific pattern will retrieve wrong information.

The 3\*3 keypad supports a 3\*3\*2 = 18 keys matrix. The 18 keys are divided into 9 sub groups, and each group consists of 2 keys and a 20ohm resistor. Besides the limitation of the 3\*3 keypad, 3\*3 keypad has another limitation, which is it cannot detect two keys pressed simultaneously when the two keys are in one group, i.e. the 3\*3 keypad cannot detect key 0 and key 1 or key 15 and key 16 pressed simultaneously.

Table 14-1. 3\*3 single key's order number in COL/ROW matrix

	COL0	COL1	COL2
ROW2	18	19	20
ROW1	9	10	11
ROW0	0	1	2

Table 14-2. 3\*3 double key's order number in COL/ROW matrix

	COL0	COL1	COL2		
ROW2	26/27	28/29	30/31		
ROW1	13/14	15/16	17/18		
ROW0	0/1	2/3	4/5		






Figure 14-1. 3x3 keypad matrix (9 keys)




Figure 14-2. 3x3 keypad matrix (18 keys)



#### 14.1.1. Waveform




Figure 14-3. One key pressed with de-bounce mechanism denoted




Figure 14-4. (a) Two keys pressed, case 1; (b) Two keys pressed, case 2

#### 14.1.2. Keypad Detection Flow

#### 14.1.2.1. Single Keypad Detection

In single keypad, the KROWx is always in output mode and KCOLx always in input mode. KCOLx has low detection capability, which means that if there are no keys pressed, KCOLx will be pulled up and KROWx always pulled low.

In Figure 14-2, assume A1 (red key) is pressed, KCOLx can detect key pressed by the low pulse signal. According to the order of low pulse time occurrence, t1, t2 and t3 decide which KROWx is pressed. In this example, KCOL0 can detect a low pulse signal at t1 to know A1 key has been pressed.






Figure 14-5. Single keypad detection method

#### 14.1.2.2. Double Keypad Detection Flow

Figure 14-6 is the brief schematic diagram of double keypad internal circuit, including the following characteristics:

- 1. 20K ohm resistors on new added keys are required.
- 2. KCOL needs 200K ohm internal PD/PU resistors.
- 3. KROW needs 2K ohm internal PD resistors.
- 4. KROW/KCOL should be bi-directional.






Figure 14-6. Brief schematic diagram of double keypad

The detection flow of single keypad case in double keypad hardware is described step by step in Figure 14-7, Figure 14-8 and Figure 14-9. In Figure 14-7, KCOLx is initialized as input mode and the KROWx as output mode. In step 1, internal pull up resistor is enabled in KCOLx to let it stuck at high, and output low to all of KROWx in step 2. In step 4, the falling edge signal can be detected from KCOL0 to start key scanning.




Figure 14-7. Single key case



The keypad row scan is depicted in Figure 14-8. The pull-up resistor is disabled and the pull-down resistor is enabled to let KCOLO stuck at low in step 5 and 6. In step 7, KROWO is sent logic high pulse at time t1, and KCOLO can receive high pulse signal at time t1 due to key B is still pressed. Hence, the keypad in which rows can be decided.




Figure 14-8. Row scan

The row position is decided after the row scan. In Figure 14-8, column scanning is conducted to locate the final position of key. All KROWx are changed to input mode, and pull-down resistor is enabled in step 9. Switch KCOLO to output mode and send logic high pulse in step 10 for KROWO to receive logic low level and know key B is pressed in the final step 11.




Figure 14-9. Column scan



#### 14.1.3. Programming Guide

#### 14.1.3.1. Single Keypad Command Sequence Example

Address	Register name	R/	W	Value	Loop	Register function
A20D0024	KP_EN		W	0x0001		Enable keypad
A20D0020	KP_SEL		w	0x1c70		Select single keypad Enable 3 rows and 3 columns
A20D0018	KP_DEBOUNCE		W	0x0018		Set up de-bounce time
A20D0018	KP_DEBOUNCE	R		0x0018	Loop	

#### 14.1.3.2. Double Keypad Command Sequence Example

Address	Register name	R/	W.	Value	Loop	Register function
A20D0024	KP_EN		W	0x0001		Enable keypad
A20D0020	KP_SEL		W	0x1c71		Select double keypad; Enable 3 rows and 3 columns
A20D0018	KP_DEBOUNCE		W	0x0018		Set up de-bounce time
A20D001C	KP_SCAN_TIMING		W	0x0011		
A20D0018	KP_DEBOUNCE	R		0x0018	Loop	

### 14.2. Register Definition

Module name: KP Base address: (+A20D0000h)

Address	Name	Width	Register Function
A20D0000	KP_STA	16	Keypad Status
A20D0004	KP_MEM1	16	<b>Keypad Scanning Output Register</b> Shows the key-pressed status of key 0 (LSB) ~ key 15. Refer to Table 14-1 and Table 14-2.
A20D0008	KP_MEM2	16	<b>Keypad Scanning Output Register</b> Shows the key-pressed status of key 16 (LSB) ~ key 31. Refer to Table 14-1 and Table 14-2.
A20D0018	KP DEBOUNCE	16	De-bounce Period Setting Defines the waiting period before key pressing or release events are considered stable. If the de-bounce setting is too small, the keypad will be too sensitive and detect too many unexpected key presses. The suitable de-bounce time setting must be adjusted according to the user's habit.
A20D001C	KP SCAN TIMI NG	16	Keypad Scan Timing Adjustment Register  Sets up the 3*3 keypad scan timing. Note: ROW_SCAN_DIV > ROW_HIGH_PULSE and COL_SCAN_DIV > COL_ HIGH_PULSE. ROW_HIGH_PULSE /COL_HIGH_PULSE are used to lower the power consumption for it decreases the actual scan number during the de-bounce time.
A20D0020	KP_SEL	16	Keypad Selection Register For selecting: 1: To use single keypad or double keypad 2: Which cols and rows are used when double keypad is used
A20D0024	KP EN	16	<b>Keypad Enable Register</b> Enables/Disables keypad.



#### A20D0000 KP\_STA Keypad Status

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STA
Type																RO
Reset																0

#### **Overview**

Bit(s)	Mnemonic	Name	Description
0	STA	STA	Indicates keypad status
			This register will not be cleared by the read operation.  0: No key pressed  1: Key pressed

#### A20D0004 KP MEM1 Keypad Scanning Output Register

EE3F

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KEY1 5	KEY1 4	KEY1 3		KEY11	KEY1 O	KEY9				KEY5	KEY4	KEY3	KEY2	KEY1	KEYO
Type	RO	RO	RO		RO	RO	RO				RO	RO	RO	RO	RO	RO
Reset	1	1	1		1	1	1				1	1	1	1	1	1

**Overview** Shows the key-pressed status of key 0 (LSB) ~ key 15. Refer to Table 14-1 and Table 14-2.

Bit(s)	Mnemonic	Name	Description
15	KEY15	KEY15	
14	KEY14	KEY14	
13	KEY13	KEY13	
11	KEY11	KEY11	
10	KEY10	KEY10	
9	KEY9	KEY9	
5	KEY5	KEY5	
4	KEY4	KEY4	
3	KEY3	KEY3	
2	KEY2	KEY2	
1	KEY1	KEY1	
0	KEYO	KEY0	

#### A20D0008 KP MEM2 Keypad Scanning Output Register

FC1F

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KEY3	KEY3	KEY2	KEY2	KEY2	KEY2						KEY2	KEY1	KEY1	KEY1	KEY1
Name	1	0	9	8	7	6						0	9	8	7	6
Type	RO	RO	RO	RO	RO	RO						RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1						1	1	1	1	1

**Overview** Shows the key-pressed status of key 16 (LSB) ~ key 31. Refer to Table 14-1 and Table 14-2.

Bit(s)	Mnemonic	Name	Description
15	KEY31	KEY31	
14	KEY30	KEY30	
13	KEY29	KEY29	



Bit(s)	Mnemonic	Name	Description
12	KEY28	KEY28	
11	KEY27	KEY27	
10	KEY26	KEY26	
4	KEY20	KEY20	
3	KEY19	KEY19	
2	KEY18	KEY18	
1	KEY17	KEY17	
0	KEY16	KEY16	

#### **<u>KP\_DEBOUNC</u>** De-bounce Period Setting A20D0018

0400

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				DEBOUNCE												
Type				RW												
Reset			0	0	0	1	0	0	0	0	0	0	0	0	0	0

#### **Overview**

Defines the waiting period before key pressing or release events are considered stable. If the debounce setting is too small, the keypad will be too sensitive and detect too many unexpected key presses. The suitable de-bounce time setting must be adjusted according to the user's habit.

Bit(s)	Mnemonic	Name	Description
13:0	DEBOUNC E	DEBOUNCE	De-bounce time = KP_DEBOUNCE/32ms

#### SCAN\_TIM Keypad Scan Timing Adjustment Register A20D001C

0011

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COL_ HIGH_PULSE				ROW_ HIGH_PULSE				COL_SCAN_DIV				ROW_SCAN_DIV			
Type		R'	W		RW			RW				RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1

#### **Overview**

Sets up the 3\*3 keypad scan timing for double keypad. **Note**: ROW\_SCAN\_DIV > ROW\_HIGH\_PULSE and COL\_SCAN\_DIV > COL\_HIGH\_PULSE. ROW\_HIGH\_PULSE /COL\_HIGH\_PULSE are used to lower the power consumption for it decreases the actual scan number during the de-bounce time.

Bit(s)	Mnemonic	Name	Description
15:12	HIGH_PUL	COL_HIGH_PULSE	pulse
	SE		Default 0 means the high scan pulse needs 1 cycle.
11:8	ROW_ HIGH_PUL	ROW_HIGH_PULS E	Sets up the ROW SCAN high pulse, i.e. cycles of the scan high pulse $% \left\{ \mathbf{r}_{\mathbf{r}}^{\mathbf{r}}\right\} =\mathbf{r}_{\mathbf{r}}^{\mathbf{r}}$
	SE		Default 0 means the high scan pulse needs 1 cycle.
7:4	COL_SCAN _DIV	COL_SCAN_DIV	Sets up the COL SCAN cycle which includes COL_INTERVAL_DIV and the high pulse period
			Default 1 means there are 2 cycles for each scan, including 1 cycle high pulse and 1 cycle interval.
3:0	ROW_SCA N_DIV	ROW_SCAN_DIV	Sets up the ROW SCAN cycle which includes ROW_INTERVAL_DIV and the high pulse period
			Default 1 means there are 2 cycles for each scan, including 1 cycle high pulse and 1 cycle interval.



A20D0020	KP_SEL	<b>Keypad Selection Register</b>
----------	--------	----------------------------------

1C70

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		ŀ	CP1_CC	DL_SE	L			К	P1_RC	OW_SE	L		D	KP_S EL		
Type			R'	W					R	W				RW		DC
Reset	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	0

**Overview** 

For selecting: 1) To use single keypad or double keypad; 2) Which cols and rows are used when double keypad is used  $\,$ 

Bit(s)	Mnemonic	Name	Description
15:10	KP1_COL_ SEL	KP1_COL_SEL	Selects which cols are used when double keypad is used MT2523 supports maximum 3*3 double. col2, col1 and col0 can be used.  0: Disable corresponding column 1: Enable corresponding column
9:4	KP1_ROW_ SEL	_KP1_ROW_SEL	Selects which rows are used when double keypad is used MT2523 supports maximum 3*3 double. row2, row1 and row0 can be used.  0: Disable corresponding row 1: Enable corresponding row
3:1	DUMMY2	DUMMY2	
0	KP_SEL	KP_SEL	Selects to use single keypad or double keypad 0: Use single keypad 1: Use double keypad

### A20D0024 KP EN Keypad Enable Register

0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																KP_E N
Type																RW
Reset																0

Overview

Enables/Disables keypad.

**Note**: When KP\_EN is set to 0, both single and double keypad registers cannot be read and written.

Bit(s)	Mnemonic	Name	Description
0	KP_EN		0: Disable keypad (Both single and double keypad will not work.) 1: Enable keypad (Either single or double keypad will work.)



### 15. General Purpose Counter

### 15.1. General Description

General purpose counter (GP-counter) is a counter to count a pad toggle times and furthermore calculates the moving speed. It counts once the channel is enabled and provides an interrupt which will be triggered when the counter exceeds the threshold.

Depending on the pulse width from pad, you can choose suitable clock source for the GP-counter: 32kHz or 26MHz. You only have to set up **GPCOUNTER\_MISC[8]**: **GPC\_BCLK\_SEL** to choose. The GP-counter will add 1 when the pluse width from pad is longer than debouce time, which is set on **GPCOUNTER\_DEBOUNCE**.

GP-counter is an always on IP. When the system is in sleep mode, it still works. However, there is no 26MHz clock source in sleep mode, so users have to switch the clock source to 32kHz, which sets **GPCOUNTER\_MISC[8]**: **GPC\_BCLK\_SEL** to **1'b1**.

GP-counter can trigger interrupt and wake-up events (level). You can set up EINT to capture wake-up events from GP-counter before the system enters sleep mode. Refer to EINT datasheet for more details.

### 15.1.1. Programming Guide

GP-counter is an always on IP. To save the most power, the software has to power down the block clock to the module. You may set up the GP-counter register before powering on the block clock. Next, set up **GPCOUNTER\_CON\_SET** to start counting and set **GPCOUNTER\_CON\_CLR** to end counting. Read **GPCOUNTER\_CON** to see if GP-counter is enabled or not.

The counted data are stored in **GPCOUNTER\_DATA**. Once **GPCOUNTER\_DATA** is read, you may get the number and clear the counter at the same time.

### Programming sequence:

- 1. Set up GP-Counter register: Set up clock source, interrupt enable, debounce time, and threshold.
  - a. Select 32K clock source before the system enters sleep mode.
  - b. Power down GP-counter block clock first then switch block clock source.
- 2. Power on GP-counter block clock.
- 3. Set up **GPCOUNTER\_CON\_SET** to start counting.
- 4. Set up **GPCOUNTER\_CON\_CLR** to end counting.



## 15.2. Register Definition

Module name: GPCOUNTER Base address: (+A21E0000h)

Address	Name	Width	Register Function
A21E0000	GPCOUNTER_ CON	32	GPCOUNTER Control Register Shows the GP counter status (counter enabled or not).
A21E0004	GPCOUNTER_ CON_SET	32	GPCOUNTER Control Set Register Sets up the GP counter status (counter enabled).
A21E0008	GPCOUNTER_ CON_CLR	32	GPCOUNTER Control Clear Register Clears the GP counter enable status (counter not enabled).
A21E000C	GPCOUNTER_ MISC	32	GPCOUNTER MISC Setting Defines clock and interrupt, etc.
A21E0010	GPCOUNTER DEBOUNCE	32	GPCOUNTER De-bounce Period Setting  Defines the waiting period before PAD pressing events are considered stable. If the de-bounce setting is too small, the counter will be too sensitive and detect too many unexpected PAD presses. The suitable de-bounce time setting should be adjusted according to the user's habit.
A21E0014	GPCOUNTER_ DATA	32	GPCOUNTER Counter for Clear (Read and Clear) Data counted by GPCOUNTER will be cleared once they are read
A21E0018	GPCOUNTER THRESHOLD	32	GPCOUNTER Threshold  When the counter value is bigger than or equal to GPCOUNTER Threshold, the GP counter interrupt will be triggered.
A21E001C	GPCOUNTER INTERRUPT STA	32	GPCOUNTER Interrupt Status Interrupt status

	A21E0	E0000 GPCOUNTER CON						<b>GPCOUNTER Control Register</b>								0000	000
Ī	Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
- [	Name																

DIU	31	30	29	20	21	20	23	٨4	23	22	۵1	20	19	10	17	10
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																GP C_ EN
Type																RO
Reset																0

Bit(s)	Mnemoni c	Name	Description
0	GPC_EN	GPC_CH_EN	0: Not enable mode. 1: Enable mode.

A21E0	004		OUN' ON S			GPCOUNTER Control Set Register									00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset										_									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			



A21E0	004	GPCOUNTER CON SET				GPO	COUN	TER (	00000000				
Name													GP C_S ET
Type													WO
Reset													0

Bit(s)	Mnemoni c	Name	Description
0	GPC_SET	GPC_SET	0: Not enable counter 1: Enable counter

A21E0	A21E0008 GPCOUNTER CON CLR			GPCOUNTER Control Clear Register									0000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																GP C_ CL R
Type																WO
Reset																0

Bit(s)	Mnemoni c	Name	Description
0	GPC_CLR	GPC_CLR	0: Enable counter 1: Clear counter enabled

A21E0	00C	GPC	OUN MISO		<b>GPCOUNTER MISC Setting</b>								(	00010001		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								GP C_I NV _E N								GP C_I NT _E N
Type								RW								RW
Reset								0								1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								GP C_ BC LK _SE L								
Type								RW								
Reset								0								

Bit(s)	Mnemoni c	Name	Description
	CDC INV		GP-counter will detect rising edge from Pad_in toggle
24	GPC_INV _EN	GPC_INV_EN	0: Detect rising edge of a toggle 1: Detect falling edge of a toggle

Bit(s)	Mnemoni c	Name	Description
			Note: Set GPC_INV_EN as the default level of signal from pad (HIGH or LOW). Once the GP-counter is disabled (GPC_CH_EN=1'b0), it will keep pad-in signal LEVEL as GPC_INV_EN, no matter the level of signal from the pad is HIGH or LOW. Issues will happen when the default level of signal from pad is different from GPC_INV_EN. For example, when GPC_INV_EN=1'b0, but the default level of signal from pad is HIGH, the GP-counter will automatically add 1 when GPC_CH_EN goes from 0 to 1.
16	GPC_INT _EN	GPC_INT_EN	0: For disable 1: For enable
8	GPC_BCL K_SEL	GPC_CLK_SEL	0: Clock from 26MHz 1: Clock from 32kHz

A21E0	010		COUN EBOU		(	<b>GPCOUNTER De-bounce Period Setting</b>										0000001		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name		GPC_PAD_DEB																
Type		RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		

Bit(s)	Mnemoni c	Name	Description
15:0	GPC_PA D_DEB	GPC_DEBOUNCE	<b>De-bounce time = DEB_TIME*clock period</b> GPC_COUNTER counts according to the GP counter clock, which can be selected by register GPC_BCLK_SEL.

A21E0	014		DATA		GI	GPCOUNTER Counter for Clear (Read and Clear)									0000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	GP C_ CO UN TE R1_ DA TA		GPC_COUNTER1_OVERFLOW[30:16]														
Type	RO								RO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name						GPC	_COUN	TER1_	OVER	FLOW[	15:0]						
Type		RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemoni c	Name		Description	
31	GPC_CO UNTER1	GPC_OVERFLOW	0: Not overflow 1: Overflow		



Bit(s)	Mnemoni c	Name	Description
	DATA		
30:0	GPC_CO UNTER1_ OVERFL OW	GPC_COUNTER	Data counted by GPCOUNTER (read and clear)

A21E0	018	GPCOUNTER THRESHOL GPCOUNTER Threshold D												6	80000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			GPC_THRESHOLD[30:16]													
Type			RW													
Reset		1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPC_THRESHOLD[15:0]														
Type		RW														
Reset	0	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													

Bit(s)	Mnemoni c	Name	Description
30:0	GPC_TH RESHOL D	GPC_THRESHOL D	If GPC_COUNTER > GPC_THRESHOLD, IRQ request.  GPC_COUNTER counts according to the GP counter clock, which can be selected by register GPC_BCLK_SEL.

A21E001C GPCO1 INTI				RUP										0	00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																GP C_I NT _ST A	
Type																RO	
Reset																0	

Bit(s)	Mnemoni c	Name	Description						
0	GPC_INT _STA	GPC_INT_STA	0: Interrupt 1: No interrupt						



### 16. Auxiliary ADC Unit

### 16.1. General Description

MT2523 features one auxiliary ADC function. The auxiliary ADC unit is for identifying the plugged peripheral. The ADC function contains 8 channels for measuring external channel or internal use and a 12-bit SAR (Successive Approximation Register) ADC.




Figure 16-1. AUXADC architecture

Each channel operates in immediate mode. In immediate mode, the A/D converter samples the value once only when the flag of channel in the AUXADC\_CON1 register is set. For example, if flag IMM0 in AUXADC\_CON1 is set, the A/D converter will sample the data for channel 0. The IMM flags should be cleared and set again to initialize another sampling.

The value sampled for channel 0 is stored in register AUXADC\_DAT0, and the value for channel 1 is stored in register AUXADC\_DAT1, and so on.

If the AUTOSET flag in register AUXADC\_CON3 is set, the auto-sample function will be enabled. So far, it is used in test mode only. The A/D converter samples the data for the channel in which the corresponding data register is read. For example, the AUTOSET flag is set. When the data register AUXADC\_DATO is read, the A/D converter will sample the next value for channel 0 immediately.

If multiple channels are selected at the same time, the task will be performed sequentially on every selected channel. For example, if AUXADC\_CON1 is set to 0x3f, i.e. 6 channels are selected, the state machine in the unit will start sampling from channel 5 to channel 0 and save the values of each input channel in respective registers.



Table 16-1. AUXADC channel description

AUXADC Channel ID	Description
Channel 6	GPDAC (test only)
Channel 7	Audio DL_HPL (internal use)
Channel 8	Audio DL_HPR (internal use)
Channel 11	External
Channel 12	External
Channel 13	External
Channel 14	External
Channel 15	External

## 16.2. Register Definition

Module name: AUXADC Base address: (+A0240000h)

Address	Name	Widt h	Register Function
A0240004	AUXADC_CON 1	16	Auxiliary ADC Control Register 1
A024000C	AUXADC_CON 3	16	Auxiliary ADC Control Register 3
A0240028	AUXADC_DAT 6	16	Auxiliary ADC Channel 6 Register (GPDAC)
A024002C	AUXADC_DAT 7	16	Auxiliary ADC Channel 7 Register (Audio DL_HPL)
A0240030	AUXADC DAT <u>8</u>	16	Auxiliary ADC Channel 8 Register (Audio DL_HPR)
A024003C	AUXADC_DAT 11	16	Auxiliary ADC Channel 11 Register (External)
A0240040	AUXADC_DAT 12	16	Auxiliary ADC Channel 12 Register (External)
A0240044	AUXADC_DAT 13	16	Auxiliary ADC Channel 13 Register (External)
A0240048	AUXADC DAT 14	16	Auxiliary ADC Channel 14 Register (External)
A024004C	AUXADC_DAT 15	16	Auxiliary ADC Channel 15 Register (External)

A0240004 AUXADC CO N1						Auxiliary ADC Control Register 1										0000		
Bit	15	14	13	12	11	11   10   9   8   7   6   5   4   3   2										0		
Name	IM M1 5	IM M1 4	IM M1 3	IM M1 2	IM M11			IM M8	IM M7	IM M6								
Type	RW	RW	RW	RW	RW			RW	RW	RW								
Reset	0	0	0	0	0			0	0	0								



#### **Overview**

These bits are set individually to sample the data for the corresponding channel. It supports multiple flags.

Bit(s)	Mnemoni c	Name	Description
			Channel 15 immediate mode
15	IMM15	IMM15	<ul><li>0: The channel is not selected.</li><li>1: The channel is selected.</li></ul>
			Channel 14 immediate mode
14	IMM14	IMM14	<ul><li>0: The channel is not selected.</li><li>1: The channel is selected.</li></ul>
			Channel 13 immediate mode
13	IMM13	IMM13	<ul><li>0: The channel is not selected.</li><li>1: The channel is selected.</li></ul>
			Channel 12 immediate mode
12	2 IMM12	IMM12	<ul><li>0: The channel is not selected.</li><li>1: The channel is selected.</li></ul>
			Channel 11 immediate mode
11	IMM11	IMM11	<ul><li>0: The channel is not selected.</li><li>1: The channel is selected.</li></ul>
			Channel 8 immediate mode
8	IMM8	IMM8	<ul><li>0: The channel is not selected.</li><li>1: The channel is selected.</li></ul>
			Channel 7 immediate mode
7	IMM7	IMM7	<ul><li>0: The channel is not selected.</li><li>1: The channel is selected.</li></ul>
			Channel 6 immediate mode
6	IMM6	IMM6	<ul><li>0: The channel is not selected.</li><li>1: The channel is selected.</li></ul>

A0240 C		Auxiliary ADC Control Register 3										0010				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AU TO SET								SO FT_ RS T							AU XA DC _ST A
Type	RW								RW							RO
Reset	0								0							0

Bit(s)	Mnemoni c	Name	Description
15	AUTOSET	AUTOSET	(Test mode only) Defines the auto-sample mode of the module. In auto-sample mode, each channel with its sample register read can start sampling immediately without configuring the control register AUXADC_CON1 again.
7	SOFT_RS T	SOFT_RST	Software reset AUXADC state machine 0: Normal function 1: Reset AUXADC state machine
0	AUXADC _STA	AUXADC_STA	<b>Defines the state of the module</b> 0: This module is idle. 1: This module is busy.



A0240028	AUXADC_DA	Auxiliary ADC Channel 6 Register (GPDAC)	0000
A0240020	<u><b>T6</b></u>	Auxiliary ADC Chaimer o Register (Gr DAC)	0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						DAT6										
Type						RO										
Reset					0	0	0	0	0	0	0	0	0	0	0	0

#### **Overview**

Bit(s)	Mnemoni c	Name	Description
11:0	DAT6	DAT6	Sampled data for channel 6

A0240	02C	AUX	<u>T7</u>	<u>DA</u>	A	Auxiliary ADC Channel 7 Register (Audio DL_HPL)										0000
Bit	15	14	13	12	11	1   10   9   8   7   6   5   4   3   2   1									0	
Name						DAT7										
Type						RO								•		
Reset					0									0		

### **Overview**

Bit(s)	Mnemoni c	Name	Description
11:0	DAT7	DAT7	Sampled data for channel7

A0240	030	<u>AUX</u>	<u>T8</u>	<u>DA</u>	A	Auxiliary ADC Channel 8 Register (Audio DL_HPR)											
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name										DA	T8						
Type										R	:О						
Reset					0	0	0	0	0	0	0	0	0	0	0	0	

### Overview

Bit(s)	Mnemoni c	Name	Description
11:0	DAT8	DAT8	Sampled data for channel 8

A0240	03C	<u>AUX</u>	<u>XADC</u> <u>T11</u>	<u>DA</u>	Aux	Auxiliary ADC Channel 11 Register (External)										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										DA	T11					
Type						RO										
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
11:0	DAT11	DAT11	Sampled data for channel 11



A0240040 AUXADC DA T12					Auxiliary ADC Channel 12 Register (External) 00										000	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										DΔ	T12					

0

0

0

0

RO

0

0

### **Overview**

Type

Reset

Bit(s)	Mnemoni c	Name	Description
11:0	DAT12	DAT12	Sampled data for channel 12

A0240	0044	AUX	<u>T13</u>	<u>DA</u>	Aux	Auxiliary ADC Channel 13 Register (External)										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										DA	T13					
Type										R	:О					
Reset					0	0	0	0	0	0	0	0	0	0	0	0

#### Overview

Bit(s)	Mnemoni c	Name	Description
11:0	DAT13	DAT13	Sampled data for channel 13

A0240	048	AUX	<u>T14</u>	<u>_DA</u>	Aux	uxiliary ADC Channel 14 Register (External)										0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name										DA	T14							
Type										R	0							
Reset					0	0	0	0	0	0	0	0	0	0	0	0		

### **Overview**


Bit(s)	Mnemoni c	Name	Description
11:0	DAT14	DAT14	Sampled data for channel 14

A0240 C	004	<u>AUX</u>	<u>T15</u>	<u>DA</u>	Auxiliary ADC Channel 15 Register (External) 00											
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										DA	T15					
Type						RO										
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
11:0	DAT15	DAT15	Sampled data for channel 15



### 16.3. Programming Guide



- 1. Immediate mode sampling is accomplished by programming AUXADC\_CON1 with the channels to be sampled.
- 2. Sample data after selecting channel. Wait for AUXADC\_CON3[0]:AUXADC\_STAT changing from busy to idle. It is necessary to program AUXADC\_CON1 back to 0 before sampling again
- 3. To do the next immediate mode, wait for 17us for per channel enable in the previous AUXADC\_CON1 setting. If there are flag IMM6 and IMM7 in AUXADC\_CON1, wait for 34us.



### 17. General Purpose DAC

### 17.1. General Description

The general purpose DAC is a fat monitor containing 128x10 SRAM in design. It outputs data from SRAM to DAC continuously at 1.083MHz and the output region from register settings.

### 17.2. Register Definition

Module name: GPDAC Base address: (+A21B0000h)

Address	Name	Width	Register Function
A21B0018	<u>SWRST</u>	16	Soft reset
A21B001C	OUTPUT_COM MAND	16	Output command
A21B0020	OUTPUT_REGI ON	16	Output address region
A21B0024	WRITE COMM AND	32	Write command
A21B0050	GPDAC SRAM PWR	16	SRAM power control register

A21B00	)18	<b>SWR</b>	<u>ST</u>		Soft	reset										0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SWRS T
Type																RW
Reset											_			_		0

### Overview

Bit(s)	Name	Description
0	SWRST	Resets all register
		0: Idle, in normal mode 1: Reset

# A21B001C OUTPUT COM MAND Output command O010 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 COUTP COUTP

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												REPE				OUTP
Name												AT_E				UT_E
												N				N
Type												RW				RW
Reset												1				0



Bit(s)	Name	Description
4	REPEAT_EN	GPDAC is always in repeat mode; it repeats by the configuration of the OUTPUT REGION register.
		0: Stop repeat 1: GPDAC is in repeat mode (default)
0	OUTPUT_EN	GPDAC starts to output data. If STOP is required, set output_en and repeat_en to 0.
		0: Stop output 1: Output data

# A21B0020 OUTPUT REGI Define the range of output

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			OUTPUT_END_ADDR								JO	J <b>TPUT</b>	_STAR	T_ADI	DR	
Type			RW										RW			
Reset	_	0	0	0	0	0	0	0		0	0	0	0	0	0	0

#### **Overview**

Bit(s)	Name	Description
14:8	OUTPUT_END_ADDR	Defines the range of output (end of address)
6:0	OUTPUT_START_AD DR	Defines the range of output (start of address)

### A21B0024 WRITE COMM AND Write command

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															SRAM A[9	
Type															R'	W
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			SR	AM_D	ATA[7	:0]						SRA	M_AI	DDR		
Type		RW								RW						
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0

### Overview

Bit(s)	Name	Description
17:8	SRAM_DATA	Write in SRAM. SRAM_data
6:0	SRAM_ADDR	Write in SRAM. SRAM address

# $\begin{array}{ccc} A2370050 & \underline{GPDAC\_SRA} \\ & \underline{M\_PWR} \end{array}$

### **SRAM** power control register


000A

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													GP DA C_S LEE PB	GP DA C_ PD	GP DA C_I SOI NT B	GP DA C_ RE T
Type													RW	RW	RW	RW
Reset													1	0	1	0



Bit(s)	Name	Description
3	GPDAC_SLEEPB	SRAM sleep control
2	GPDAC_PD	SRAM power down control
1	GPDAC_ISOINTB	SRAM ISO control
0	GPDAC_RET	SRAM retention control

### 17.3. Programming Guide



Definition of each step shown in the figure above:

- 1. Turn on GPDAC.
- 2. Write in SRAM: Write data into SRAM by register GPDAC\_WRITE\_COMMAND, including SRAM\_ADDR and SRAM\_DATA.
- 3. Configure output: Set up output data region by GPDAC\_OUTPUT\_REGION and set repeat\_en (default 1) and output\_en = 1 by GPDAC\_OUTPUT\_COMMAND.
- 4. Start output to DAC.
- 5. Stop output DAC: Set GPDAC\_OUTPUT\_COMMAND = 0x00. Configure output\_en and repeat\_en as 0.



### 17.4. Limitations and Important Notes

This section describes the limitations and some important notes on GPDAC.

### 17.4.1. Soft Reset

GPDAC SWRST resets all registers expect for itself and the data in SRAM.

Set GPDAC SWRST to 1 then set GPDAC SWRST to 0 to complete soft reset.

### 17.4.2. Definition of repeat\_mode and no\_repeat Mode

By default repeat\_en is 1. output\_en = 1 will start output data as expected, and DA\_GPDAC\_BUS will output the data by the settings of start address and end address in GPDAC\_OUTPUT\_REGION continuously.

However, if repeat\_en turns to 0, DA\_GPDAC\_BUS will still output until the setting of the end address in GPDAC\_OUTPUT\_REGION and output\_en will become 0 automatically in the end of output.



### 18. Accessory Detector

### 18.1. General Description

The hardware accessory detector (ACCDET) detects plug-in/out of multiple types of external components. Based on the suggested circuit (see Figure 18-1), this design supports two types of external components, which are microphone and hook-switch. This design uses the internal 2-bit comparator to separate external components. The de-bounce scheme is also supported to resist uncertain input noises. When the plug-in/out state is stable, the PWM unit of ACCDET will enable the comparator, MBIAS and threshold voltage of the comparator periodically for the plugging detection. With suitable PWM settings, very low-power consumption can be achieved when the detection feature is enabled. To compensate the delay between the detection login and comparator, the delay enabling scheme is adopted. Given the suitable delay number compared to the rising edge of PWM high pulse, the stable plugging state can be prorogated to digital detection logic, and the correct plugging state can then be detected and reported.

Figure 18-2 shows the state machine. The state machine is executed by the software to control the ACCDET design. The ACCDET design will send one interrupt to acknowledge the software after the ACCDET input state is changed and the duration of the state is longer than de-bounce time. The software needs to read out the memorized ACCDET input state and follow the recommended state machine to program the register in it.




Figure 18-1. Suggested accessory detection circuit

(Note.RG\_VPWDB\_MBIAS = A21C0060[1])




Figure 18-2. State machine between microphone and hook-switch plug-in/out change

### 18.1.1. Pulse Width Modulation

The ACCDET design also provides one Pulse-Width-Modulation (PWM) to enable the comparator, microphone's bias current and the threshold voltage of the comparator periodically. With suitable PWM and settings for delayed enabling, the ACCDET can achieve very low power consumption and accurate plug-in/out detection. Figure 18-3 is a timing diagram example of such PWM design. The output from PWM keeps being at 0 until the value of the counter is smaller than the programmed threshold.




Figure 18-3. PWM waveform



### 18.2. Register Definition

Module name: ACCDET Base address: (+A21F0000h)

Address	Name	Width	Register function
A21F0000	ACCDET_RSTB	32	ACCDET software reset register
A21F0004	ACCDET_CTRL	32	ACCDET control register
A21F0008	ACCDET STATE SWCTRL	32	ACCDET state switch control register
A21F000C	ACCDET_PWM_WIDTH	32	ACCDET PWM width register
A21F0010	ACCDET_PWM_THRESH	32	ACCDET PWM threshold register
A21F0024	ACCDET EN DELAY NU M	32	ACCDET enable delay number register
A21F0028	ACCDET PWM IDLE VA LUE	32	ACCDET PWM IDLE value register
A21F002C	ACCDET DEBOUNCEO	32	ACCDET debounce0 register
A21F0030	ACCDET DEBOUNCE1	32	ACCDET debounce1 register
A21F0038	ACCDET DEBOUNCE3	32	ACCDET debounce3 register
A21F003C	ACCDET IRQ STS	32	ACCDET interrupt status register
A21F0040	ACCDET CURR IN	32	ACCDET current input status register
A21F0044	ACCDET SAMPLE IN	32	ACCDET sampled input status register
A21F0048	ACCDET MEMOIZED IN	32	ACCDET memorized input status register
A21F004C	ACCDET LAST MEMOIZE D IN	32	ACCDET last memorized input status register
A21F0050	ACCDET FSM STATE	32	ACCDET FSM status register
A21F0054	ACCDET CURR DEBOUN CE	32	ACCDET current de-bounce status register
A21F0058	ACCDET_VERSION	32	ACCDET version code
A21F005C	ACCDET IN DEFAULT	32	Default value of accdet_in

### A21F0000 ACCDET\_RSTBACCDET software reset register

0000000

4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																RST B
Type																RW
Reset																1

**Overview** 

After applying the setting to register, software reset will be necessary for state initialization. Without this process, ACCDET may detect incorrect plug state.



Bit(s	) Mnemo	nic Name	Description
0	RSTB	RSTB	Set to 0 to reset the ACCDET unit; set to 1 after the reset process is finished.
			This software reset will clear ACCDET's enable signal but keep all ACCDET's settings. After the reset process, ACCDET will return to the IDLE state.

### A21F0004 ACCDET\_CTRLACCDET control register

0000000

,

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																ACC DET _EN
Type																RW
Reset																0

Bit(s) MnemonicName	Description
0 ACCDET_ EN EN	Set to 1 to enable the ACCDET unit.

# A21F0008 ACCDET\_STAT ACCDET state switch control register E\_SWCTRL

0000000

---

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne												MBI AS_P WM_ EN	_PW			RES ERV ED
Type												RW	RW	RW		RW
Reset												0	0	0		1

Bit(s)	Mnemonic	Name	Description
4	MBIAS_P WM_EN	MBIAS_PWM_EN	VEnables PWM of ACCDET MBIAS unit
3	VTH_PW M_EN	VTH_PWM_EN	Enables PWM of ACCDET voltage threshold unit
2	CMP_PW M_EN	CMP_PWM_EN	Enables PWM of ACCDET comparator
0	RESERVE D	Reserved	Reserved as 1

0

0

0

0



0

Reset

0

0

0

A21F00	ОС	ACCI _WII		PWM	ACCI	DET P	'WM	width	regis	ster					000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne							P	WM_	WIDT	H						
Type								R	W							

0

0

Bit(s) MnemonicName	Description
15:0 <b>PWM_WI</b> PWM_WIDTH	ACCDET PWM width
DTH	It is PWM max. counter value. It will be the initial value for the internal counter. The PWM internal counter always counts down to 0 to finish one complete period, and the value of the internal counter will return to the value of PWM_WIDTH.
	PWM output frequency = (32k/PWM_WIDTH) Hz




Figure 18-4. PWM waveform with register value present

# A21F0010 ACCDET\_PWMACCDET PWM threshold register 0000000 \_THRESH 0 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne							P\	VM_T	HRES	H						
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic Name	Description
15:0 <b>PWM_TH</b> PWM_THRESH	ACCDET PWM threshold
RESH	When the internal counter value is bigger than or equal to



Bit(s) MnemonicName	Description
	PWM_THRESH, the PWM output signal will be 0. When the
	internal counter is smaller than PWM_THRESH, the PWM
	output signal will be 1.
	PWM output duty cycle = $(PWM_THRESH)x(1/32)$ ms

# A21F0024 ACCDET\_EN\_ ACCDET enable delay number register DELAY\_NUM

00000101

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	FALL _DE LAY _NU _M		RISE_DELAY_NUM													
Type	RW		RW													
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic Name	Description
15	FALL_DE FALL_DELAY_N LAY_NUM UM	Falling delay cycle compared to CMP PWM waveform Suitable delay cycle is necessary for making sure the plug state is stable after ACCDET is disabled. This number indicates the clock cycle number between the point when the digital part of ACCDET stops receiving accdet_in and the point when the analog part of ACCDET stops working.
14:0	RISE_DEL RISE_DELAY_N AY_NUM UM	Rising delay cycle compared to PWM waveform Suitable delay cycle is necessary for making sure the plug state is stable before ACCDET is activated. This number indicates the clock cycle number between the point when the analog part of ACCDET starts working and the point when the digital part of ACCDET starts receiving stable accdet_in.

# A21F0028 ACCDET\_PWMACCDET PWM IDLE value register \_IDLE\_VALUE

0000000

1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne														MBI AS	VTH	СМР
Type														RW	RW	RW
Reset														0	0	0



Bit(s	) Mnemon	ic Name	Description
2	MBIAS	MBIAS	IDLE value of MBIAS PWM (MBias_clk in Figure 1-1)
1	VTH	VTH	IDLE value of VTH PWM (Vth_clk in Figure 1-1)
0	CMP	CMP	IDLE value of CMP PWM (CMP_clk in Figure 1-1)

A21F002C	ACCDET_DEB	ACCDET debounce0 register
	<b>OUNCEO</b>	

0000001	
0	)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne							Ι	DEBOU	JNCE	0						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

#### Overview

This register defines the waiting period before hook key press event is considered stable. If the de-bounce setting is too small, the hook key press will be too sensitive and detect too many unexpected plug-ins/outs or hook press/release events. The suitable de-bounce time setting must be adjusted according to the user's demand.

Bit(s) MnemonicName	Description
15:0 <b>DEBOUNC</b> DEBOUNCE0 <b>EO</b>	De-bounce time for hook key press event (control of the next state = Hook Switch State in Figure 1-2)
	De-bounce time = DEBOUNCE/32 ms




Figure 18-5. PWM waveform with DEBOUNCE register value present

# A21F0030 ACCDET\_DEB ACCDET debounce1 register OUNCE1

0000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne							I	DEBO	UNCE	1						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0



#### **Overview**

This register defines the waiting period before plug-in is considered stable. If the debounce setting is too small, the plug-in will be too sensitive and detect too many unexpected plug-ins/outs or hook key press/release events. The suitable de-bounce time setting must be adjusted according to the user's demand.

Bit(s) MnemonicName	Description
15:0 <b>DEBOUNC</b> DEBOUNCE1 <b>E1</b>	De-bounce time for plug-in event (control of the next state = MIC State in Figure 1-2)
	De-bounce time = DEBOUNCE/32 ms

# A21F0038 ACCDET\_DEB ACCDET debounce3 register OUNCE3

0000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne							I	DEBOU	JNCE	3						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

#### **Overview**

This register defines the waiting period before plug-out is considered stable. If the debounce setting is too small, the plug-out will be too sensitive and detect too many unexpected plug-ins/outs or hook key press/release events. The suitable de-bounce time setting must be adjusted according to the user's demand.

Bit(s) MnemonicName	Description
15:0 <b>DEBOUNC</b> DEBOUNCE3 <b>E3</b>	De-bounce time for plug-out event (control of the next state = Standby State in Figure 1-2)
	De-bounce time = DEBOUNCE/32 ms

# A21F003C ACCDET\_IRQ\_ ACCDET interrupt status register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne								IRQ_ CLR								IRQ
Type								RW								RO
Reset								0								0

### Overview

When the interrupt of ACCDET is asserted, IRQ\_CLR should be set to 1 to clear the interrupt status. This bit will pause all activities in the ACCDET design until both interrupt status and IRQ\_CLR are cleared. The software should write 1 to IRQ\_CLR first to clear the interrupt (IRQ). After that, the software should read ACCDET\_IRQ\_STS again to make IRQ\_CLR self-reset to 0.



Bit(s	) Mnemon	ic Name	Description
8	IRQ_CLR	R IRQ_CLR	Clears interrupt status of ACCDET unit
0	IRQ	IRQ	Interrupt status of ACCDET unit
			Because this register will be cleared by hardware, the interrupt edge-sensitive scheme should be adopted for this design.

# A21F0040 ACCDET\_CUR ACCDET current input status register

000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne															CUR	R_IN
Type															R	0
Reset															1	1

Bit(s) MnemonicName	Description
1:0 <b>CURR_IN</b> CURR_IN	Current input status of ACCDET unit

# A21F0044 ACCDET\_SAM ACCDET sampled input status register PLE\_IN

000000

3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne															SAMI	PLE_I
Type																0
Reset															1	1

Bit(s)	Mnemonic	Name	Description
1:0	SAMPLE_	SAMPLE_IN	Samples input status of ACCDET unit
	IN		When the plug-in/out/hook-key state is changed, the ACCDET
			unit will do sampling.

# A21F0048 ACCDET\_MEM ACCDET memorized input status register OIZED\_IN

0000000

3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne															MEM ED_	
Type															R	O
Reset															1	1

Bit(s)	Mnemonic Name	Description
1:0	<b>MEMORIZ</b> MEMORIZED_IN	N Memorized input status of ACCDET unit
	ED_IN	When the plug-in/out/hook-key states is changed and held
		longer than the de-bounce time, the ACCDET unit will save the
		sampled input state to the memorized state. The interrupt will
		also be asserted to acknowledge the software.

# A21F004C ACCDET\_LAST ACCDET Last memorized input status register 0000000 \_MEMOIZED\_ 3 IN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																C_ME IZED IN
Type															R	0
Reset															1	1

Bit(s)	Mnemonic	Name	Description
1:0	LAST_ME	LAST_MEMORI	Last memorized input status of ACCDET unit
	MORIZED	ZED_IN	
	_IN		

# A21F0050 ACCDET\_FSM ACCDET FSM status register \_STATE

O	00	O	DO	0
•		•	_	•

0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne														FSN	1_STA	<b>\TE</b>
Type															RO	
Reset														0	0	0

Bit(s) MnemonicName	Description
2:0 <b>FSM_STA</b> FSM_SATE	State of ACCDET unit finite-state-machine
TE	0: ACCDET_IDLE
	1: ACCDET_SAMPLE
	2: ACCDET_DEBOUNCE



Bit(s) MnemonicName	Description
	3: ACCDET_CHECK
	4: ACCDET_MEMORIZED
	5: ACCDET_IRQ

# A21F0054 ACCDET\_CUR ACCDET current de-bounce status register R\_DEBOUNCE

0000000

000000

03

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne							CUF	RR_DI	EBOU	NCE						
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Bit(s) MnemonicName	Description
15:0 <b>CURR_DE</b> CURR_	DEBOUNC Currently used de-bounce time setting
<b>BOUNCE</b> E	·

# A21F0058 ACCDET VE ACCDET version code RSION

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DET RSIO N
Type															R	0
Reset															1	1

Bit(s)	Mnemon ic	Name	Description
1:0	ACCDET _VERSI ON	ACCDET_VERS ION	Version code for ACCDET

# A21F005C ACCDET IN DEfault value of accdet\_in 0000000 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset							-			-		-		-		



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												ACC DET _IN _DE FAU LT_ REF RES H_E N			ACCD IN_D UL	EFA
Type												RW			RV	I
Reset												0			1	1

### **Overview**

The default value of sample\_accdet\_in and memorised\_accdet\_in can be set by software instead of using the default value set by hardware(i.e. 3).

ACCDET\_DEFAULT\_REFRESH\_EN is the enable bit controlling whether to use this additional function. The value of sample\_accdet\_in and memorized\_accdet\_in will change when accdet\_en rises from low to high. Note that if software reset is applied when accdet\_en is high, the default value of sample\_accdet\_in and memorized\_accdet\_in will also be loaded when the software reset is de-asserted.

Bit(s)	Mnemon ic	Name	Description
4	ACCDET _IN_DE FAULT_ REFRES H_EN	ACCDET_IN_D EFAULT_REFR ESH_EN	Enable signal for whether to load accdet_in_default  0: accdet_in_default will not be loaded.  1: accdet_in_default will be loaded.
1:0	ACCDET _IN_DE FAULT	ACCDET_IN_D EFAULT	Default value of accdet_in set by software



### 19. True Random Number Generator

### 19.1. General Description

The True Random Number Generator (TRNG) is a device in power-down domain that generates random numbers from a physical process. Figure 19-1 is the basic architecture. *TRNG RO control FSM* controls the flow of random number generation. The randomness comes from the inter-operation between various ring oscillators of which the output transition frequency is affected by PVT (process, voltage, temperature) variation. The utilized ring oscillator includes *Hybrid Fibonacci Ring Oscillator* (H-FIRO), *Hybrid Ring Oscillator* (H-RO), and *Hybrid Galois Ring Oscillator* (H-GARO). *Von Neumann Extractor* is used to balance the 0/1 occurrence of the random number. It monitors two consecutively generated random bits to determine one valid output bit; the basic rules are  $00 \rightarrow drop$ ,  $01 \rightarrow 1$ ,  $10 \rightarrow 0$ ,  $11 \rightarrow drop$ . *Error detection* block detects if the execution time exceeds the timeout limit while enabling the Von Neumann extractor. IRQ will be issued when random number is successfully generated or timeout error occurs. Note that the generated random number is for one-time use only. Once the generated random data are acquired by CPU, TRNG data will be reset to 0. Furthermore, TRNG also supports freerun mode which turns on the ring oscillator constantly to interfere the supply voltage for security purpose.

### 19.1.1. Block Diagram




Figure 19-1. TRNG architecture




Figure 19-2. H-FIRO architecture




Figure 19-3. H-RO and H-GARO architecture

The polynomial used by TRNG is  $x^{15} + x^{14} + x^7 + x^6 + x^5 + x^4 + x^2 + 1$ . The RO operation is as the following:

- 1. Inner RO is closed and starts oscillating.
- 2. Inner RO is opened and in an unpredictable state. Outer RO is closed and starts oscillating.
- 3. Sample the RO data as TRNG data.






Figure 19-4. TRNG operation flow

### 19.2. Register Definition

TRNG control/status registers are available over APB interface. The corresponding address map is as the following.

Module name: TRNG Base address: (+A0010000h)

Address	Name	Width	Register Function
A0010000	TRNG_CTRL	32	TRNG Control Register This register controls the TRNG FSM.
A0010004	TRNG_TIME	32	TRNG Time Register This register controls the timing of internal FSM.
A0010008	TRNG_DATA	32	TRNG Data Register This register stores the random data.
A001000C	TRNG_CONF	32	TRNG Configure Register This register configures ROs, extractor setting.
A0010010	TRNG_INT_SET	32	Interrupt Setting Register This register stores the IRQ status.
A0010014	TRNG_INT_CLR	32	Interrupt Clean Register This register clears the IRQ status.



A0010000	TRNG	CTRL	TRNG Control Register

_	$\sim$	$\sim$	$\sim$	$\sim$	$\sim$	$\sim$	
0	11	11	11	11	11	11	1
•	ι,	1,	ι,	1,	1,	ι,	١

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TRNG															
	_RDY															
Type	RO															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TRNG
															_FREE	_STAR
															RUN	T
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
31	TRNG_RDY	Indicates whether the TRNG data are ready or not (software polling)
		0: Random data are not ready. 1: Random data are ready.
1	TRNF_FREERUN	Turns on freerun (interference) mode
		0: Disable freerun
		1: Enable freerun
0	TRNG_START	Starts/terminates random number generation
		0: Stop generation 1: Start generation

### A0010004 TRNG TIME TRNG Time Register

### 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name				SAMPL	E_CNT	1			UNGATE_CNT								
Type				R'	W				RW								
Reset	0	0 0 0 0 0 0 1 1								0	0	0	1	1	1	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				LATCH	I_CNT				SYSCLK_CNT								
Type				R'	W				RW								
Reset	0 0 0 0 1 0 0							0	0	0	0	0	0	0	0	1	

Bit(s)	Name	Description
31:24	SAMPLE_CNT	Controls sampling time of TRNG data. Counted by TRNG SYSCLK.
23:16	UNGATE_CNT	Controls interval of TRNG inverter ungating time. Counted by TRNG SYSCLK.
15:8	LATCH_CNT	Controls interval of TRNG inverter latching time. Counted by TRNG SYSCLK.
7:0	SYSCLK_CNT	Controls frequency of TRNG SYSCLK. Counted by system bus clock (TRNG_SYSCLK = SYSTEM_BUS_CLOCK/ <b>SYSCLK_CNT</b> )

### A0010008 TRNG DATA TRNG Data Register

0	റ	റ	റ	റ	റ	റ	ſ
v	v	v	v	v	v	v	U

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								DATA	[31:16]							
Type								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DATA	[15:0]							
Type								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description	
31:0 I	DATA	Generated random data	
A0010000	C TRNG CONF	TRNG Configure Register	0001001C



Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	FR_IR															OUT_LI
	Q_EN														MIT[	11:10]
Type	RW														R	W
Reset	0														0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				TIM	EOUT_	LIMIT[	9:0]				VON_ EN		RO_EN	I	_ 1	UT_SE L
Type		RW RW RW						R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0

Bit(s)	Name	Description
31	FR_IRQ_EN	1: Enable IRQ during freerun mode
17:6	TIMEOUT_LIMIT	O: Disable IRQ during freerun mode Configures sampling times limit when extractor is enabled If the limit is exceeded, it will issue timeout error interrupt and turn off TRNG.
5	VON_EN	1: Turn on Von-Neumann extractor  0: Turn off Von-Neumann extractor
4:2	RO_EN	Enables ring oscillator Bit[0] = 1: Enable H-FIRO Bit[1] = 1: Enable H-RO Bit[2] = 1: Enable H-GARO
1:0	RO_OUT_SEL	Selects which RO to connect to debug out 2'b00: H-FIRO 2'b01: H-RO 2'b10: H-GARO

### A0010010 TRNG INT SET Interrupt Setting Register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								INT[3	31:16]							
Type								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								INT[	15:0]							
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	INT	IRQ status Bit [0] = 1: Successful random number generation Bit [1] = 1: Timeout error

### A0010014 TRNG INT CLR Interrupt Clean Register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CLR[31:16]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CLR[15:0]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	CLR	Clears IRQ status by setting register to 0x0





### 19.3. Programming Guide

- 1. Enable TRNG\_CG\_CLOCK.
- 2. Set TRNG\_TIME to a proper latch/sampling period with respect to system bus clock (e.g. 0x08030F01).
- 3. Set TRNG CONF TIMEOUT LIMIT (e.g. 0xFFF).
- 4. Set TRNG\_CONF RO\_EN value (e.g. 0x7).
- 5. Set TRNG\_CTRL[0] to 1 to start TRNG
- 6. Wait for IRQ or poll TRNG\_CTRL[31] (TRNG\_RDY).
- 7. Read TRNG INT SET to check IRQ status (bit[0] = 1: successful; bit[1] = 1: timeout ).
- 8. Set TRNG\_INT\_CLR to 0x0 to clear IRQ status.
- 9. Set TRNG\_CTRL[0] to 0 to stop TRNG.
- 10. If timeout, go to step 5 to regenerate random numbers.
- 11. If the generation is successful, read TRNG DATA to get 32-bit random data.
- 12. Disable TRNG\_CG\_CLOCK.

Note that TRNG\_TIME and TRNG\_CONF (except for RO\_OUT\_SEL) can only be configured when TRNG is idle (TRNG\_CTRL [0] = 0). Furthermore, if timeout occurs, TRNG will terminate the generation process until the user restarts TRNG.

## G2D+0094h G2D Layer 0 Source Key

G2D\_L0\_SRC KEY

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ne <b>SRCKEY[31:16]</b>															
Type	R/W															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Name SRCKEY[15:0]															
Type		R/W														
Reset		0														

**SRCKEY** If SKEY\_EN is enabled, this field represents source key color. If FONT\_EN is enabled, this filed represents foreground color. If RECT\_EN is enabled, this field represents the constant color for rectangle fill. The color format is the same as CLRFMT in G2D\_L0\_CON.



### 20. Audio Front End

### 20.1. General Description

The audio front end (AFE) essentially consists of voice and audio data paths. All voice band data paths comply with the GSM 03.50 specification. Mono hands-free audio or external FM radio playback paths are also provided. The audio stereo path facilitates CD-quality playback, external FM radio, and voice playback through a headset.

Figure 1-1 is the digital circuits block diagram of the audio front-end. The APB register block is an APB peripheral that stores settings from the MCU. The DSP audio port (DAP) block interfaces with the DSP for control and data communications. The digital filter block performs filter operations for voice band and audio band signal processing. The Digital Audio Interface (DAI) block communicates with the system simulator for FTA or external Bluetooth modules.




Figure 20-1. Block diagram of digital circuits of the audio front-end

To communicate with the external Bluetooth module, the master-mode PCM interface and master-mode I2S/EIAJ interface are supported. The clock of PCM interface is 256kHz while the frame sync is 8kHz. Both long sync and short sync interfaces are supported. The PCM interface can transmit 16-bit stereo or 32-bit mono 8kHz sampling rate voice signal. Figure 20-2 is the timing diagram of the PCM interface. Note that the serial data changes when the clock is rising and is latched when the clock is falling. Figure 20-3 shows the timing diagram of different clock rate PCM interface; the clock rate can be configured to 1x/2x/4x/8x of the original clock rate.






Figure 20-2. Timing diagram of Bluetooth application




Figure 20-3. Timing diagram of different clock rate Bluetooth application

I2S/EIAJ interface is designed to transmit high quality audio data. Figure 20-4 and Figure 20-5 illustrate the timing diagram of the two types of interfaces. I2S/EIAJ can support 32 kHz, 44.1 kHz, and 48 kHz sampling rate audio signals. The clock frequency of I2S/EIAJ can be  $32\times$ (sampling frequency), or  $64\times$ (sampling frequency). For example, to transmit a 44.1 kHz CD-quality music, the clock frequency should be  $32\times44.1$  kHz = 1.4112 MHz or  $64\times44.1$  kHz = 2.8224 MHz.

I2S/EIAJ interface is not only used for Bluetooth module, but also for external DAC components. Audio data can easily be sent to the external DAC through the I2S/EIAJ interface.

In this document, the I2S/EIAJ interface is referred to as EDI (External DAC Interface).






Figure 20-4. EDI Format 1: EIAJ (FMT = 0)




Figure 20-5. EDI Format 1: I2S (FMT = 1)

### 20.2. Register Definition

Registers in audio front-end are listed as the following.

### Module name: AFE\_A63260 Base address: (+82CD0000h)

Address	Name	Width	Register Function
82CD0000	AFE VMCU CONO	16	AFE Voice MCU Control Register
			A synchronous reset signal is issued before periodical interrupts of 8-kHz frequency are issued. Clearing this register will stop the interrupt generation.
82CD000C	AFE_VMCU_CON1	16	AFE Voice MCU Control Register 1
82CD0010	AFE VMCU CON2	16	AFE Voice MCU Control Register 2
			Set up this register for consistency of analog circuit setting. Suggested value: 0x003c
82CD0014	AFE_VDB_CON	16	AFE Voice DAI Bluetooth Control Register
			Set up this register for DAI test mode and Bluetooth application.
82CD0018	AFE VLB CON	16	AFE Voice Loopback Mode Control Register
			Set up this register for AFE voice digital circuit configuration control. Several loop back modes are implemented for test purposes. Default values correspond to the normal function mode.
82CD001C	AFE VMCU CON3	16	AFE Voice MCU Control Register 3
			Set up this register for voice settings.
82CD0020	AFE_AMCU_CONO	16	AFE Audio MCU Control Register 0
			A synchronous reset signal is issued before periodical interrupts of 1/6 sampling frequency are issued. Clearing this register will stop the interrupt generation.
82CD0024	AFE AMCU CON1	16	AFE Audio MCU Control Register 1
			MCU sets up this register to inform hardware of the sampling frequency of audio being played back.
82CD0028	AFE EDI CON	16	AFE EDI Control Register
			This register is used to control the EDI.
82CD002C	AFE AMCU CON2	16	AFE Audio Control Register 2
			Set up this register for consistency of analog circuit setting. Suggested value: 0x3c



82CD0030	AFE DAC TEST	16	Audio/Voice DAC SineWave Generator
82CD0030	AFE DAC TEST	10	This register is only for analog design verification on audio/voice
			DACs.
82CD0034	AFE VAM SET	16	Audio/Voice Interactive Mode Setting
82CD0038	AFE AMCU_CON3	16	AFE Audio Control Register 3
			Set up this register for A2 parameter of pre-distortion.
82CD003C	AFE AMCU CON4	16	AFE Audio Control Register 4
			Set up this register for A3 parameter of pre-distortion.
82CD0040	AFE DC DBG 1	16	AFE DC Compensation Debug Register 1
82CD0044	AFE DC DBG 2	16	AFE DC Compensation Debug Register 2
82CD0048	AFE DC DBG 3	16	AFE DC Compensation Debug Register 3
82CD0140	AFE ACHECK SUM R	16	AFE Checksum Register 0
82CD0144	AFE ACHECK SUM L	16	AFE Checksum Register 1
82CD0148	AFE MUTE STA	16	AFE Mute Status Register
			This register indicates the current mute status.
82CD0180	AFE AMCU CON5	16	AFE Audio MCU Control Register 5
			This register sets up audio SDM selection in normal mode.
82CD0184	AFE AMCU CON6	16	AFE Audio MCU Control Register 6
			Set up this register for audio right channel dc offset value cancellation.
82CD0188	AFE AMCU CON7	16	
62CD0166	AFE AMCC CONT	10	<b>AFE Audio MCU Control Register 7</b> Set up this register for audio left channel dc offset value cancellation.
82CD0190	AFE_DBG_RD_PRE	16	AFE MCU Debug Mode Reading SRAM Out
02CD0130	ME DBG RD TRE	10	This register reads memory content from AFE SRAM in debug mode.
			It can only work when debug mode register pulls high.
82CD0194	AFE DBG MD CON	16	AFE Debug Mode Control Register 0
	<u>0</u>		Set up this register to start debug mode; the debug done signal will
00CD0100	AFE DRC MD CON	10	return in the same register.
82CD0198	AFE DBG MD CON	16	AFE Debug Mode Control Register 1 This register reads memory content from AFE SRAM in debug mode.
			It can only work when debug mode register pulls high.
82CD019C	AFE DBG APB STA	16	AFE MCU Status Register
	<u>TUS</u>		This register reads the status when writing/reading SRAM data or
	177 177611 60114		debugging.
82CD01A0	AFE_VMCU_CON4	16	AFE Voice MCU Control Register 4
000000100	A EE CAADD CAUED	10	Set up this register for DC offset value cancellation.
82CD01CC	AFE CMPR CNTR	16	AFE Compare Counter Control Register Compares counter control
82CD01E0	AFE DBG RD DAT	24	AFE Debug Mode - Reading SRAM Data
OCCIOTEO	MEL DOG NO DAI	<b>~</b> ⁴	When user reads memory data from memory in debug mode, the data
			will be here. Before read, make sure the read status is ok for read.
82CD01E4	AFE APBMEM RD	24	AFE MCU Reading SRAM Data
	<u>DAT</u>		This register reads memory content from AFE SRAM. If the read
			address is AFE_BASE + 1518~153C, this register will output IIR coefficient.
			Before read, make sure the read status is ok for read.
82CD01E8	AFE APBMEM RD	16	AFE MCU Read SRAM Request
			Reads AFE SRAM data from MCU
82CD01EC	AFE_PC_1X_IDX	16	AFE Program 1X IDX
82CD01F0	AFE_DBG_SIG	16	AFE 8X/Buffer/Mux Debug
			Debug mode signals in AFE hardware
			Bit [5:4] is aafe_on/vafe_on align 1x_enable signal; used for debug mode
			Bit [3:0] is debug signal of AFE 8X buffer.
82CD01F4	AFE PC OUT DBG	16	AFE Program PC Address



82CD01F8	AFE_DBG_1XDAT	16	DBG_1XDAT
82CD0200	AFE COSIM RG	16	AFE COSIM RG Test
82CD0210	AFE MCU CONO	16	AFE MCU CONO AFE top control register; turns on/off enable generation
82CD0214	AFE MCU CON1	16	AFE MCU CON1 AFE data path control register; turns on/off udsp and a_interface

82CD000	AFE_VMCU_	<b>AFE Voice MCU Control Register</b>	0000
0	CONO	_	

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																VIR QO N
Type																RW
Reset																0

Bit(s)	Mnemoni c	Name	Description
0		VIRQON	<b>Turns on 8k interrupt</b> 0: Turn off 1: Turn on

# 82CD000 AFE\_VMCU\_ AFE Voice MCU Control Register 1 0200 C CON1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam				DU		VM	VM		VR							
e				AL		OD	OD		SD							
				_M		E32	<b>E4</b>		ON							
				IC		K	K		011							
Type				RW		RW	RW		RW							
Reset				0		0	1		0							

Bit(s)	Mnemoni c	Name	Description
12		DUAL_MIC	<b>Dual mic control</b> 0: Signal mic 1: Dual mic
10		VMODE32K	Configures uplink 32K recording 0: See vmode4K RG 1: 32K sample rate
9		VMODE4K	Selects DSP data mode 0: 8K inband 1: 4K inband
7		VRSDON	SDM level for VBITX (uplink) 0: 2 levels 1: 3 levels

# 82CD0010 AFE VMCU AFE Voice MCU Control Register 2 003C CON2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	VD				VT													
	$\mathbf{c}_{-}$				<b>X</b> _													
	CO				CK								<b>VSDM</b>	_GAIN				
	MP				_ <b>P</b>													
	_E				HA													



	N		SE									
Type	RW		RW			RW						
Reset	0		0			1	1	1	1	0	0	

Bit(s)	Mnemoni c	Name	Description
15		VDC_COMP_EN	Enables DC offset compensation 0: Disable 1: Enable
11		VTX_CK_PHASE	Selects phase selection for clock to analog 0: Clock changes at data falling edge. 1: Clock changes at data rising edge.
5:0		VSDM_GAIN	Gain settings at voice SDM input. Suggested value: 0x3c (60/64). Other SDM gain settings may cause performance degradation. 000000: 0/64 000001: 1/64 111111: 63/64

# 82CD001C AFE VMCU AFE Voice MCU Control Register 3 CON3

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam								SD			VS	SD				SD
e								ML P_ UL TO DL			DM _D AT A_ MO NO	ML P_ DL TO UL				M_ CK _P HA SE
Type								RW			RW	RW				RW
Reset								0			0	0				0

Bit(s)	Mnemoni c	Name	Description
8		SDMLP_ULTODL	UL sigma delta data loopback to DL sigma delta data 0: Disable 1: Enable
5		VSDM_DATA_MON O	Rch output data = Lch outut data 0: Disable 1: Enable
4		SDMLP_DLTOUL	<b>DL sigma delta data loopback to UL sigma delta data</b> 0: Disable 1: Enable
0		SDM_CK_PHASE	Selects phase of SDM clock  0: Clock changes at data falling edge. 1: Clock changes at data rising edge.

#### 82CD01A <u>AFE VMCU</u> AFE Voice MCU Control Register 4 0 <u>CON4</u>

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DC_	OFFSI	ET_VA	LUE						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
15:0		DC_OFFSET_VALU E	Set up this register for DC offset value cancellation.



### 82CD01A <u>AFE\_VMCU</u> AFE Voice MCU Control Register 5

0000

C CON5

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam	LCI	H_PH/	ASE	RC	H_PH	ASE	CK					DIG				3P2
e							_ <b>P</b>					MI				5M
							HA					<b>C</b> _				_SE
							SE					EN				L
Type		RW			RW		RW					RW				RW
Reset	•	011			111		0					0				0

Bit(s)	Mnemoni c	Name	Description
15:13		LCH_PHASE	Selects digital mic LCH data phase from phase 0~phase 7
12:10		RCH_PHASE	Selects digital mic RCH data phase from phase 0~phase 7
9		CK_PHASE	Selects digital mic clock latch phase (option since the $L/R$ phase can select)
4		DIG_MIC_EN	Enables digital mic
			0: Enable analog mic 1: Enable digital mic
0		D3P25M_SEL	Selects digital mic sample rate 0: 1.625M 1: 3.25M

### 82CD0014 AFE VDB C AFE Voice DAI Bluetooth Control Register ON

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e		_CK_ DDE		VB T_L OO P_ BA CK		VB T_L OO P					VD AIO N	VB TO N	VB TSY NC	v	BTSLE	:N
Type	RW			RW		RW					RW	RW	RW		RW	
Reset	0	0		0		0					0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
15:14		PCM_CK_MODE	Pcm clock (dai_clk) rate mode
			00: 1x, dai_clk rate = dai_tx bit rate $(8k*32-bit = 256kHz)$
			01: 2x, dai_clk rate = 2*dai_tx bit rate (512kHz)
			10: 4x, dai_clk rate = 4*dai_tx bit rate (1024kHz)
			11: 8x, dai_clk rate = 8*dai_tx bit rate (2048kHz)
12		VBT_LOOP_BACK	Loop back test for DAI/BT interface. DAI_TX = DAI_RX
			0: No loopback 1: Loopback
10		VBT_LOOP	Loop back test for DAI/BT interface
			If true, dai_rx_tmp = dai_tx
			0: No loopback
			1: Loopback
5		VDAION	Turns on DAI function
4		VBTON	Turns on Bluetooth PCM function
3		VBTSYNC	Bluetooth PCM frame sync type
			0: Short sync 1: Long sync
2:0		VBTSLEN	Bluetooth PCM long frame sync length = VBTSLEN+1



### 82CD0018 AFE VLB C AFE Voice Loopback Mode Control Register ON

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e									EN GE N_ OP T	VIN TIN SEL	VD SP BY PA SS	VD SPC SM OD E	VD API N_ CH 1	VD API N_ CH 0	VIN TIN MO DE	VD ECI NM OD E
Type									RW	RW	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
7		ENGEN_OPT	engen generator option 0: Origin engen 1: New engen option
6		VINTINSEL	Selects DL data when VINTINMODE = 1 0: 1st voice uplink input 1: 2nd voice uplink input
5		VDSPBYPASS	Loopback data will not be gated by VDSPRDY.  0: Normal mode 1: Bypass DSP loopback mode
4		VDSPCSMODE	DSP COSIM only, to align DATA  0: Normal mode 1: Cosim mode
3		VDAPIN_CH1	MODEMSIM voice loopback control Uplink1 data = downlink data loopback 0: Normal mode 1: Loopback mode
2		VDAPIN_CH0	MODEMSIM voice loopback control Uplink0 data = downlink data loopback 0: Normal mode 1: Loopback mode
1		VINTINMODE	Downlink data = uplink data 0: Normal mode 1: Loopback mode
0		VDECINMODE	Decimator input mode control  Downlink output data are looped back to uplink through internal SDM.  O: Normal mode 1: Loopback mode

82CD030	AFE_SLV_I2	AFE Slave I2S Control Register	000000
0	<u>s_con</u>		00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e	SL V_I 2S_ EN	AF E_ FO C_ EN												SLV _I2 S_B IT_ SW AP	SL V_I 2S_ BY PA SS_ SR C	SLV _I2 S_2 CH _SE L
Type	RW	RW												RW	RW	RW
Reset	0	0												0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	S	LV_I2S	S_MOD	ЭE											SL V_I 2S_ FM T	SLV _I2 S_P CM _SE



								L
Type	R/W						RW	RW
Reset	0						0	0

Bit(s)	Mnemoni c	Name	Description
31		SLV_I2S_EN	Enables slave I2S 0: Disable 1: Enable
30		AFE_FOC_EN	Enables SRC function in slave I2S 0: Disable 1: Enable
18		SLV_I2S_BIT_SWA P	Swaps MSB 16 bits and LSB 16 bits. For backup control, keep 0 in default.  0: No swap 1: Swap
17		SLV_I2S_BYPASS_ SRC	Bypasses SRC function in slave I2S. For backup control, keep 0 in default.  0: No bypass 1: Bypass SRC
16		SLV_I2S_2CH_SEL	Slave I2S nomo or stereo mode. For backup control, keep 0 in default.  0: Speech mode, RCH = LCH data 1: Stereo mode
15:12		SLV_I2S_MODE	Sampling frequency setting; only 8kHz and 16kHz are useful.  Others reserved 0000: 8kHz 0001: 11.025kHz 0010: 12kHz 0100: 16kHz 0101: 22.05kHz 0101: 22.05kHz 1000: 32kHz 1000: 32kHz 1001: 44.1kHz 1010: 48kHz
1		SLV_I2S_FMT	EDI format 0: EIAJ 1: I2S
0		SLV_I2S_PCM_SEL	Selects PCM or slave I2S UL: PCM FIFO data from PCM or slave I2S DL: DSP output data to PCM or slave I2S 0: PCM 1: Slave I2S

# 82CD0310 AFE FOC T AFE Slave I2S TX FOC Control Register 0 X CON0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	FR EQ _ES T_ MO DE	N_ STE P_ MO DE		STEP <sub></sub>	_EST_	UPDA1	TE_LV			M	ON		STE P_ LI M_ MO DE	PT R_ TA RA CK _E M		RT _E N
Туре	R/ W	R/ W			R	/W				R	W		RW	RW		RW
Reset	0	1			011	.010				00	00		0	0		0

Bit(s)	Mnemoni c	Name	Description
15		FREQ EST MODE	Frequency offset estimation mode

5a00



		0: In 512 cycles 1: In 1024 cycles
14	N_STEP_MODE	Controls the reference for step_change  0: Refer to step  1: Refer to step_target
13:8	STEP_EST_UPDAT E_LV	Controls step update threshold for frequency tracking $0{\sim}63$
7:4	MON	<b>Selects data monitor</b> Only used in debug mode. Keep at 0000 in normal mode.
3	STEP_LIM_MODE	Controls maximum tracking frequency offset 0: 270 ppm 1: 540 ppm
2	PTR_TRACK_EN	Controls the enable signal to tracking frequency when pointer difference changes  0: Disable 1: Enable
0	FT_EN	Controls the enable signals for frequency tracking Note: Remember to open SRC and I2S before starting frequency tracking. 0: No frequency tracking 1: Frequency tracking on

# 82CD0314 AFE FOC T AFE Slave I2S TX FOC Control Register 1 0000 X CON1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam	MA				_	-	_	-	STE	MAN_	UAL	_	-			-
e	NU															
	AL															
Type	R/									RW						
	W															
Reset	0				0_0000_0000_0000											

Bit(s)	Mnemoni c	Name	Description
15		MANUAL	Controls frequency tracking mode
			0: Auto-tracking
			1: Manual mode
12:0		STEP_MANUAL	<pre>step_manual = frequency offset (ppm)/step_ini.</pre>

# 82CD0318 AFE FOC T AFE Slave I2S TX FOC Control Register 2 X CON2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam	N_STEP_JUMP_CON3			CON3	N_STEP_JUMP_CON2				N_STEP_JUMP_CON1				N_STEP_JUMP_CONO				
е																	
Type	R/W			R/W				R/W				R/W					
Reset	0001			0101			1000				1001						

Bit(s)	Mnemoni c	Name	Description
15:12		N_STEP_JUMP_CO N3	Controls input samples to change step when step change is larger than power (2, step_change_con3)
11:8		N_STEP_JUMP_CO N2	Controls input samples to change step when step change is smaller than power (2, step_change_con2)
7:4		N_STEP_JUMP_CO N1	Controls input samples to change step when step change is smaller than power (2, step_change_con1)
3:0		N_STEP_JUMP_CO NO	Controls input samples to change step when step change is smaller than power (2, step_change_con0)



82CD031C					AFE	AFE Slave I2S TX FOC Control Register 3									0034	
Bit 1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e						STEP_CHANGE_CONO										
Type											R/W					
Reset						000_0011_0100										

Bit(s)	Mnemoni c	Name	Description
10:0		STEP_CHANGE_CO NO	Controls boundary between N_STEP_JUMP0 and N_STEP_JUMP1

82CD( 0	)32		FOC ON4	<u>_T</u>	AFE	Slave	Slave I2S TX FOC Control Register 4								0067		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam						STEP_CHANGE_CON1											
e																	
Type						R/W											
Reset	•			_		000_0110_0111											

Bit(s)	Mnemoni c	Name	Description
10:0		STEP_CHANGE_CO N1	Controls boundary between N_STEP_JUMP1 and N_STEP_JUMP2

82CD( 4	)32		FOC ON5	<u>C_T</u>	AFE	E Slave I2S TX FOC Control Register 5									019a
Bit	15	14	13	12	11	10 9 8 7 6 5 4 3 2 1 0									
Nam						STEP_CHANGE_CON2									<del>-</del>
e															
Type						R/W									
Reset						001 1001 1010									

Bit(s)	Mnemoni c	Name	Description
10:0		STEP_CHANGE_CO N2	Controls boundary between N_STEP_JUMP2 and N_STEP_JUMP3

#### 82CD033 AFE\_FOC\_R **AFE Slave I2S RX FOC Control Register 0** 5a00 X\_CONO 13 Bit 14 10 6 0 STEP\_EST\_UPDATE\_LV N\_ STE Nam FR STE EQ \_ES P\_ LI P $T\overline{A}$ RT $\bar{MO}$ T\_ MO MON \_E N RA M\_ MO DE CK DE \_E DE M R/ R/ R/W Type RW RWRW RW



Reset	0 1	01101	0000 0 0
Bit(s)	Mnemoni c	Name	Description
15		FREQ_EST_MODE	Frequency offset estimation mode 0: In 512 cycles 1: In 1024 cycles
14		N_STEP_MODE	Controls reference for step_change.  0: Refer to step  1: Refer to step_target
13:8		STEP_EST_UPDAT E_LV	Controls step update threshold for frequency tracking $0{\sim}63$
7:4		MON	<b>Selects data monitor</b> Only used in debug mode. Keep 0000 in normal mode.
3		STEP_LIM_MODE	This bit controls the maximum tracking frequency offset. 0: 270 ppm 1: 540 ppm
2		PTR_TRACK_EN	Controls the enable signal to tracking frequency when pointer difference changes  0: Disable 1: Enable
0		FT_EN	Controls the enable signals for frequency tracking Note: Remember to open SRC and I2S before starting frequency tracking. 0: No frequency tracking 1: Frequency tracking on

# 82CD033 AFE FOC R AFE Slave I2S RX FOC Control Register 1 0000 4 X CON1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MA				STEP_MANUAL											
NU															
AL															
R/									RW						
W															
0								0_000	0_0000	0_0000					
	MA NU AL R/ W	MA NU AL STEI	MA   NU   AL   R/   RW	MA   NU   AL     R/   RW   RW	MA NU AL R/ RW	MA NU AL STEP_MANUAL R/ RW	MA NU AL STEP_MANUAL R/ RW	MA NU AL R/ RW							

Bit(s)	Mnemoni c	Name	Description
15		MANUAL	Controls frequency tracking mode
			0: Auto-tracking
			1: Manual mode
12:0		STEP_MANUAL	<pre>step_manual = frequency offset (ppm)/step_ini.</pre>

# 82CD033 AFE FOC R AFE Slave I2S RX FOC Control Register 2 1589 8 X CON2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam	N_STEP_JUMP_CON3		N_STEP_JUMP_CON2			N_S	rep_j	UMP_0	CON1	N_STEP_JUMP_CONO						
e																
Type	R/W		R/W					R/	W		R/W					
Reset	0001		0101			1000				1001						

Bit(s)	Mnemoni	Name	Description
	C		



Reset

### **MT2523 Series Reference Manual**

15:12	N_STEP_JUMP_CO N3	Controls input samples to change step when step change is larger than power (2, step_change_con3)
11:8	N_STEP_JUMP_CO N2	Controls input samples to change step when step change is smaller than power (2, step_change_con2)
7:4	N_STEP_JUMP_CO N1	Controls input samples to change step when step change is smaller than power (2, step_change_con1)
3:0	N_STEP_JUMP_CO N0	Controls input samples to change step when step change is smaller than power (2, step_change_con0)

82CD( C	033		FOC ON3	<u> R</u>	AFE	Slave I2S RX FOC Control Register 3									0034		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam						STEP_CHANGE_CONO											
e																	
Type						R/W											
Reset						000_0011_0100											

Bit(s)	Mnemoni c	Name	Description
10:0		STEP_CHANGE_CO N0	Controls boundary between N_STEP_JUMP0 and N_STEP_JUMP1

82CD0 0	<b>)34</b>		<u>FOC</u> <u>ON4</u>	<u> R</u>	AFE	Slave	ntrol	Regis	(	0067						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam						STEP_CHANGE_CON1										
e																
Type						R/W										
Reset						000_0110_0111										

Bit(s)	Mnemoni c	Name	Description
10:0		STEP_CHANGE_CO N1	Controls boundary between N_STEP_JUMP1 and N_STEP_JUMP2

Bit(s)	Mnemoni c	Name	Description
10:0		STEP_CHANGE_CO N2	Controls boundary between N_STEP_JUMP2 and N_STEP_JUMP3

001\_1001\_1010



82CD( 0	002	AFE CON	<u>AM0</u>	<u>CU_</u>	AFE Audio MCU Control Register 0										0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																AIR QO N	
Type																RW	
Reset																0	

Bit(s)	Mnemoni c	Name	Description
0		AIRQON	Turns on audio interrupt operation
			0: Turn off
			1: Turn on

# 82CD002 AFE AMCU CONT AFE Audio MCU Control Register 1 OC00 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e		MO NO _SE L		i2s _1x out _se l				Al	FS		ARAI	MPSP	AM UT ER	AM UT EL		
Type		RW		RW				R	W		R	W	RW	RW		
Reset		0		0			0	0	0	0	0	0	0	0		

Bit(s)	Mnemoni c	Name	Description
14		MONO_SEL	Selects mono mode  AFE HW will do "(left + right)/2" operation to the audio sample pair. Thus both right and left channel DAC will have the same inputs.  0: Normal function 1: Enable mono mode
12		i2s_1xout_sel	1X data to I2S means data from DSP FIFO and do not pass ASP 0: Normal mode 1: Audio 1x data to I2S
9:6		AFS	Sampling frequency setting Others reserved 0000: 8kHz 0001: 11.025kHz 0010: 12kHz 0100: 16kHz 0101: 22.05kHz 0101: 22.05kHz 1000: 32kHz 1000: 32kHz 1001: 44.1kHz 1010: 48kHz
5:4		ARAMPSP	Selects ramp up/down speed 00: 8, 4096/AFS 01: 16, 2048/AFS 10: 24, 1024/AFS 11: 32, 512/AFS
3		AMUTER	Mute the audio R-channel, with soft ramp up/down 0: No mute 1: Turn on mute function
2		AMUTEL	Mutes audio L-channel, with soft ramp up/down 0: No mute 1: Turn on mute function

82CD002 <u>AFE AMCU</u> AFE Audio Control Register 2

003C

C CON2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	AD C_ CO MP _E N	EDI _W S_ OP TIO N				PR EDI T_ EN				EDI _SE L		ASDM_GAIN RW						
Type	RW	RW				RW				RW	RW							
Reset	0	0				0				0	1	1	1	1	0	0		

Bit(s)	Mnemoni c	Name	Description
15		ADC_COMP_EN	Enables DC offset compensation 0: Disable 1: Enable
14		EDI_WS_OPTION	<b>Optional setting for I2S</b> Do not touch the bit.
10		PREDIT_EN	Enables pre-distortion function No use now 0: Disable 1: Enable
6		EDI_SEL	Feeds EDI input data to audio filter directly 0: Audio data come from DSP. 1: Audio data come from EDI input.
5:0		ASDM_GAIN	Gain settings at audio SDM input Suggested value: 0x3c (60/64). Other SDM gain settings may cause performance degradation. 000000: 0/64 000001: 1/64 11111: 63/64

82CD003 <u>AFE\_AMCU</u> AFE Audio Control Register 3

0000

8 <u>CON3</u>

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						PRE_A2										
Type										R	W					
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
11:0		PRE_A2	A2 parameter for pre-distortion

82CD003 AFE AMCU AFE Audio Control Register 4

0000

C <u>CON4</u>

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										PRE	E_ <b>A3</b>					
Type										R	W					
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
11:0		PRE_A3	A3 parameter for pre-distortion



# 82CD0180 <u>AFE AMCU</u> AFE Audio MCU Control Register 5 CON5

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e								SD ML P_ UL TO DL			AS DM _D AT A_ MO NO	SD ML P_ DL TO UL				SD M_ CK _P HA SE
Type								RW			RW	RW				RW
Reset								0			0	0				0

Bit(s)	Mnemoni c	Name	Description
8		SDMLP_ULTODL	UL sigma delta data loopback to DL sigma delta data 0: Disable 1: Enable
5		ASDM_DATA_MON O	Rch output data = Lch outut data 0: Disable 1: Enable
4		SDMLP_DLTOUL	<b>DL sigma delta data loopback to UL sigma delta data</b> 0: Disable 1: Enable
0		SDM_CK_PHASE	Selects phase of SDM clock  0: Clock changes at data falling edge. 1: Clock changes at data rising edge.

# 82CD0184 <u>AFE AMCU</u> AFE Audio MCU Control Register 6 <u>CON6</u>

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						RCH	_AUD	IO_DC	_OFFS	ET_VA	LUE					
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
15:0		RCH_AUDIO_DC_ OFFSET_VALUE	Set up this register for audio right channel DC offset value cancellation.

# 82CD0188 AFE AMCU AFE Audio MCU Control Register 7 CON7

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						LCH	_AUD	IO_DC	_OFFS	ET_VA	LUE					
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
15:0		LCH_AUDIO_DC_ OFFSET_VALUE	Set up this register for audio left channel DC offset value cancellation.



### 82CD002 AFE EDI CO AFE EDI Control Register

003C

8 <u>N</u>

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EN 2	UL _T OI2 SD SP	12S_0 M0	OUT_ ODE		UL TO EDI	EDI _L PB K_ MO DE	DIR			V	VCYCL	E		FM T	EN
Type	RW	RW	R	W		RW	RW	RW				RW			RW	RW
Reset	0	0	0	0		0	0	0		0	1	1	1	1	0	0

Bit(s)	Mnemoni	Name	Description
15	c	EN2	Enables EDI PAD output Only for master output mode. 0: Disable EDI PAD output
14		UL_TOI2SDSP	1: Enable EDI PAD output  For 32K recording; uplink data should go to dsp_i2s port  0: UL data do not go to dsp_i2s port.  1: UL data go to dsp_i2s port.
13:12		I2S_OUT_MODE	I2S output mode  00: 1X output  01: 2X output  10: 4X output
10		ULTOEDI	Uplink data to I2S 0: Disable 1: Enable
9		EDI_LPBK_MODE	Control loopback mode: EDI_RX = EDI_TX 0: Normal mode 1: Loopback mode
8		DIR	Serial data bit direction  0: Only output mode active. Audio data are fed out to the external device.  1: Both input mode and output mode are active.
6:2		WCYCLE	Clock cycle count in a word  Cycle count = WCYCLE + 1; and WCYCLE can only be 15 or 31. Any other values will result in unpredictable errors.  15: Cycle count is 16.  31: Cycle count is 32.
1		FMT	EDI format  0: EIAJ 1: I2S
0		EN	Enables EDI When EDI is disabled, EDI_DAT and EDI_WS will hold low. 0: Disable EDI 1: Enable EDI

82CD( 0	82CD003					io/Vo	ice D	AC Si	neWa	ve Ge	nerat	tor				0701
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	VO	ΔO	MII													

BIT	15	14	13	12	11	10	9	δ	1	b	Э	4	3	Z	1	U				
Name	VO N	AO N	MU TE			AMP_DIV			FREQ_DIV											
Type	RW	RW	RW				RW			RW										
Reset	0	0	0			1	1	1	0	0	0	0	0	0	0	1				

Bit(s)	Mnemoni c	Name	Description
15		VON	Makes voice DAC output the test sine wave
			0: Voice DAC inputs are normal voice samples



Reset

### **MT2523 Series Reference Manual**

		1: Voice DAC inputs are sine waves.
14	AON	Makes audio DAC output the test sine wave
		<ul><li>0: Audio DAC inputs are normal voice samples.</li><li>1: Audio DAC inputs are sine waves.</li></ul>
13	MUTE	Mute switch
		0: Turn on the sine wave output in this test mode 1: Mute the sine wave output
10:8	AMP_DIV	Amplitude setting
		111: Full scale 110: 1/2 full scale
		101: 1/4 full scale
		100: 1/8 full scale
		011: 1/16 full scale
		001: 1/64 full scale
		000: 1/128 full scale
7:0	FREQ_DIV	Frequency setting, 1X ~ 15X (voice), 1X ~ 31X (audio)
		Audio frequency = Sampling rate/64*FREQ_DIV
		Voice frequency = Sampling rate/32*FREQ_DIV Example: 16K voice mode, FREQ_DIV=3, frequency = 16K/32*3 = 1.5K
7:0	FREQ_DIV	010: 1/32 full scale 001: 1/64 full scale 000: 1/128 full scale  Frequency setting, 1X ~ 15X (voice), 1X ~ 31X (audio)  Audio frequency = Sampling rate/64*FREQ_DIV  Voice frequency = Sampling rate/32*FREQ_DIV

82CD( 4	Audio/Voice Interactive Mode Setting										0005						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	A2 V													PER_VAL			
Troma	DW																

Bit(s)	Mnemoni c	Name	Description
15		A2V	Redirects audio interrupt to voice interrupt, i.e. replaces voice interrupt by audio interrupt
			0: Voice interrupt/audio interrupt 1: Audio interrupt/no interrupt
2:0		PER_VAL	Counter reset value for audio interrupt generation period setting. For example, by default, the setting = 5 will lead to interrupt per 6 L/R samples. Changing this value will change the rate of audio interrupt.

82CD0	004	AFE DC DB AFE DC Debug Register 1 G 1										(	0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e							A	FE_D(	_DBG	_1						
Type								R	20							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
15:0		AFE_DC_DBG_1	AFE left channel 8X dc compensation/gain output value [15:0] for debugging

82CD(	)04	<u>AFE</u>	<u>_DC</u>	<u>DB</u>	AFE	DC D	ebug	Regis	ster 2						0	0000
4		<u>G_2</u>														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam							A	FE_DC	_DBG_	_2						



е																
Type								R	.0						-	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
15:0		AFE_DC_DBG_2	AFE right channel 8X dc compensation/gain output value [15:0] for debugging

### 82CD004 AFE DC DB AFE DC Debug Register 3

0000

8 <u>G\_3</u>

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam	DB				_		-	-								
e	G_															
	DC								AF	E_DC_	DBG_2	2_1	AF	E_DC_	_DBG_	1_1
	_SE															
	L															
Type	R/									D	O			D	O	
	W									I	.0			I	.0	
Reset	0								0	0	0	0	0	0	0	0

Bit(s)	Mnemoni Name c	Description
15	DBG_DC_SEL	DBG_DC_SEL  0: AFE_DC_DBG_0 to AFE_DC_DBG_3 is DC compensation output.  1: AFE_DC_DBG_0 to AFE_DC_DBG_3 is gain stage output.
7:4	AFE_DC_DBG_2 _1	AFE right channel 8X dc compensation/gain output value [19:16] for debugging
3:0	AFE_DC_DBG_1 _1	AFE left channel 8X dc compensation/gain output value [19:16] for debugging

# 82CD0140 $\underbrace{AFE\ ACHEC}_{K\ SUM\ R}$ AFE Checksum Register 0

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam							AEE	ACHE	CK_SU	M D						
e							APE_	ACHE	CK_SC	WI_K						
Type								R	:О							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
15:0		AFE_ACHECK_SU M_R	AFE right channel 8X checksum value for cosim debugging

# 82CD0144 $\underbrace{AFE\ ACHEC}_{K\ SUM\ L}$ AFE Checksum Register 1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							AFE_	_ACHE	CK_SU	JM_L						
Type								R	20							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
15:0		AFE_ACHECK_SU M_L	AFE left channel 8X checksum value for cosim debugging



### 82CD0148 AFE MUTE AFE Mute Status Register STA

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													UN MU TE _D ON E_ L	UN MU TE_ DO NE _R	MU TE ON E_L	MU TE ON E R
Type													RO	RO	RO	RO
Reset													0	0	0	0

Bit(s)	Mnemoni c	Name	Description
3		UNMUTE_DONE_L	UNMUTE_DONE_L status
2		UNMUTE_DONE_R	UNMUTE_DONE_R status
1		MUTE_DONE_L	MUTE_DONE_L status
0		MUTE_DONE_R	MUTE_DONE_R status

# 82CD0190 $\underline{AFE}$ $\underline{DBG}$ $\underline{R}$ $\underline{AFE}$ $\underline{MCU}$ $\underline{Debug}$ $\underline{Mode}$ $\underline{Reading}$ $\underline{SRAM}$ $\underline{Out}$

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					Ml	E <b>M</b>	AFE_DBG_RD_PRE									
Type					R'	W					R	W				
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
11:10		MEM	Memory
			00: NA 01: Data memory
			10: Coefficient memory
			11: DSP co-processor mapping registers
9:0		AFE_DBG_RD_PRE	Read address

# 82CD0194 AFE DBG M AFE Debug Mode Control Register 0 <math>D CON0

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															DB G_ DO NE	DB G_ TRI G
Type															RO	RW
Reset															0	0

Bit(s)	Mnemoni c	Name	Description
1		DBG_DONE	Debug done signal
0		DBG_TRIG	Set up this bit to start running debug mode when debug mode enable register is high.

#### 82CD0198 AFE DBG M AFE Debug Mode Control Register 1 D CON1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



Name	DB G_ MD	M	ODE_S	EL					I	OBG_M	ID_VA	L				
Type	RW		RW							R	W					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
15		DBG_MD	Enables debug mode 0: Disable 1: Enable
14:12		MODE_SEL	Selects debug mode 000: Step 1 mode 001: Nxt n cycle, n is DBG_MD_VAL 010: Run to break point. Break point is DBG_MD_VAL 011: Run 1X 101: Run to n 1X, n is DBG_MD_VAL
11:0		DBG_MD_VAL	Corresponding value for different debug mode

# 82CD019C <u>AFE DBG A</u> AFE MCU Status Register PB STATUS

0000

021D

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														DB GR _O K	AP BR _O K	AP BW _A CK
Type														RO	RO	RO
Reset														0	0	0

Bit(s)	Mnemoni c	Name	Description
2		DBGR_OK	Status for debug mode reading SRAM
1		APBR_OK	Status for read SRAM data
0		APBW_ACK	Status for writing data into SRAM

### 82CD01CC <u>AFE CMPR</u> AFE Compare Counter Control Register <u>CNTR</u>

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	avc ntr _er r_s ign al									cmpr	_cntr					
Type	RO				RW											
Reset	0				0 0 1 0 0 0 0 1 1 0 1											

Bit(s)	Mnemoni c	Name	Description
15		avcntr_err_signal	Compare counter for 1X enable error flag
11:0		cmpr_cntr	If the clock count in 1x enable < cmpr_cntr, avcntr_err_signal will be pulled high.

82CD0	CD01E0 <u>AFE DBG I</u> <u>D DAT</u>				AFE Debug Mode - Reading SRAM Data								000000			
		<u>D_D</u>	<u>AT</u>													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16



Name													DBC	LRD_	DAT[19	9:16]
Type														R	0	
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DB	G_RD_	DAT[1	5:0]						
Type								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
19:0		DBG_RD_DAT	The register width is 20 bits.

#### 82CD01E4 <u>AFE APBME</u> AFE MCU Reading SRAM Data <u>M RD DAT</u>

000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													AFE_	APBM T[19	EM_RI 0:161	D_DA
Type															0	
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						AI	E_AP	BMEM	_RD_E	AT[15:	:0]					
Type								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
19:0		AFE_APBMEM_RD _DAT	The register width is 20 bits

# 82CD01E8 $\frac{AFE\ APBME}{M\ RD}$ AFE MCU Read SRAM Request

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					Ml	E <b>M</b>				AF	E_APB	MEM_	RD			
Type					R'	RW		RW								
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
11:10		MEM	Memory
			00: NA
			01: Data memory
			10: Coefficient memory
			11: DSP co-processor mapping registers
9:0		AFE_APBMEM_RD	Read address

### 82CD01EC AFE PC 1X AFE Program 1X IDX

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									A)	FE_PC	_1X_II	X				
Type										R	W					
Reset					0	0	0	0	0	0	1	0	0	0	1	0

Bit(s)	Mnemoni c	Name	Description
11:0		AFE_PC_1X_IDX	DSP co-processor idle address



Do not change the value. AFE may hang if the value is changed.

# 82CD01F0 $\underline{AFE}$ $\underline{DBG}$ $\underline{SI}$ $\underline{AFE}$ 8X/Buffer/Mux Debug $\underline{G}$

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DB															
	G_1								<b>V8</b>	DM	AA	VA				
	XD								$\mathbf{x}_{-}$	IC_	FE	FE	VD	VU	AD	I2S
	AT								LP	SW	_A	_A	L	L	L	120
	_E								BK	AP	LN	LN				
	N															
Type	RW								RW	RW	RO	RO	RO	RO	RO	RO
Reset	0								0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
15		DBG_1XDAT_EN	Enables 1X sample data for debug input
7		V8X_LPBK	Voice downlink 8x output loopback to uplink 8x
6		DMIC_SWAP	Swaps digital mic input source
5		AAFE_ALN	aafe_on align 1x_enable signal
4		VAFE_ALN	vafe_on align 1x_enable signal
3		VDL	VDL debug signal
2		VUL	VLL debug signal
1		ADL	ADL debug signal
0		I2S	I2S debug signal

# 82CD01F4 AFE PC OU AFE Program PC Address T DBG

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										PC_	OUT					
Type						RO										
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
11:0		PC_OUT	Current DSP co-processor programming counter output for debugging

### 82CD01F8 AFE DBG 1 DBG\_1XDAT

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		AFE_DBG_1XDAT														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
15:0		AFE_DBG_1XDAT	Debug 1X input. Used in debug mode

# $\begin{array}{ccc} 82CD020 & \underline{AFE} & \underline{COSIM} & \underline{AFE} & \underline{COSIM} & \underline{RG} & \underline{Test} & \underline{0000} \\ 0 & \underline{RG} & \underline{\phantom{AFE}} & \underline{\phantom$



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e															FP GA D L2 UL PB K	UL _SI NE _O UT
Type															RW	RW
Reset	_					_				_					0	0

Bit(s)	Mnemoni c	Name	Description
1		FPGA_DL2UL_LPB K	FPGA loopback mode 0: Normal mode 1: Uplink data are from DL FIFO.
0		UL_SINE_OUT	Uplink data are sine table output.

# 82CD0210 AFE MCU C AFE MCU Control Register 0 ONO

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																AF
																<b>E</b> _
																ON
Type																RW
Reset																0

Bit(s)	Mnemoni c	Name	Description
0		AFE_ON	Turns on the audio front end
			0: Turn off 1: Turn on

### 82CD0214 AFE MCU C AFE MCU Control Register 1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													UD SP_ DL _O N	A_I F_ DL _0 N	UD SP_ UL _O N	A_I F_ UL _0 N
Type													RW	RW	RW	RW
Reset													0	0	0	0

Bit(s	Mnemo nic	Name	Description
3		UDSP_DL_ON	Turns on UDSP DL function
			0: Turn off 1: Turn on
2		A_IF_DL_ON	<b>Turns on a_interface DL function</b> 0: Turn off 1: Turn on
1		UDSP_UL_ON	<b>Turns on UDSP UL function</b> 0: Turn off 1: Turn on
0		A_IF_UL_ON	<b>Turns on a_interface UL function</b> 0: Turn off 1: Turn on



### 21. 2D Acceleration

### 21.1. General Description

To enhance MMI display and gaming experiences, a 2D acceleration engine is implemented. It supports many types of color formats. Main features are listed as follows:

- Four-layer overlay with individual color format, window size, source key, constant alpha and rotation.
- Supports up to 2048x2048 resolution for each layer and Region of Interest (ROI).
- Each layer supports RGB565, RGB888, BGR888, ARGB8888, PARGB8888, ARGB6666, ARGB8565, PARGB6666, PARGB8565 and YUYV422 format
- Font caching: normal font and anti-aliasing font
- Rectangle fill with alpha-blending
- Specific output color replacement

MCU can program 2D engine registers via APB. However, MCU has to make sure that the 2D engine is not BUSY before any write to 2D engine registers occurs. An interrupt scheme is also provided for more flexibility. Top view of 2D engine is shown as .




Figure 21-1. 2D Engine Block Diagram



### 21.2. Features

#### 21.2.1. 2D Coordinate

The ROI coordinates in 2D engine are represented as 12-bit signed integers which covered from -2048 to 2047. The maximum resolution of ROI coordinates can achieve 4096x4096, however the maximum ROI size and layer window size are 2048x2048. shows the coordinate system of 2D engine.




Figure 21-2. 2D Engine Coordinates

#### 21.2.2. Color Format

Each layer supports RGB565, RGB888, BGR888, ARGB8888, PARGB8888 and YUV422 (UY0VY1 from low address to high address) color format. 2D engine supports RGB565, RGB888, BGR888, ARGB8888 and PARGB8888 color format for write channel. However, 2D engine cannot convert PARGB to ARGB color format (Ex. Layer 0 and 1 are PARGB color format but ROI is ARGB)

#### 21.2.3. Clipping Window

The setting for clipping window is effective for all the 2D graphics. A pair of minimum and maximum boundary is applied on ROI window. The portion outside the clipping window will not be drawn to the memory, but the pixels on the boundary will be kept. The clipping operation is illustrated in .






Figure 21-3. 2D Engine Clipping Operation

#### 21.2.4. Alpha Blending Formula

The alpha blending formula is selected by source color format and the formula is listed below:

1. If the source color format is PARGB

```
if (SCA != 0xff) {
                   Dst.R = Dst.R * (0xff - Src.A * SCA/0xff) / 0xff + Src.R * SCA/0xff;
                   Dst.G = Dst.G * (0xff - Src.A * SCA/0xff) / 0xff + Src.G * SCA/0xff;
                   Dst.B = Dst.B * (0xff - Src.A * SCA/0xff) / 0xff + Src.B * SCA/0xff;
                   Dst.A = Dst.A * (0xff - Src.A * SCA/0xff) / 0xff + Src.A * SCA/0xff;
    }
    else {
                   Dst.R = Dst.R * (0xff - Src.A) / 0xff + Src.R;
                   Dst.G = Dst.G * (0xff - Src.A) / 0xff + Src.G;
                   Dst.B = Dst.B * (0xff - Src.A) / 0xff + Src.B;
                   Dst.A = Dst.A * (0xff - Src.A) / 0xff + Src.A;
    }
2. If the source color format is ARGB
    if (SCA != 0xff) {
                   Dst.R = Dst.R * (0xff - Src.A * SCA/0xff) / 0xff + Src.R * (Src.A/0xff) * (SCA/0xff);
                   Dst.G = Dst.G * (0xff - Src.A * SCA/0xff) / 0xff + Src.G * (Src.A/0xff) * (SCA/0xff);
                   Dst.B = Dst.B * (0xff - Src.A * SCA/0xff) / 0xff + Src.B * (Src.A/0xff) * (SCA/0xff);
                   Dst.A = Dst.A * (0xff - Src.A * SCA/0xff) / 0xff + Src.A * SCA/0xff;
    }
    else {
                   Dst.R = Dst.R * (0xff - Src.A) / 0xff + Src.R * Src.A/0xff;
                   Dst.G = Dst.G * (0xff - Src.A) / 0xff + Src.G * Src.A/0xff;
                   Dst.B = Dst.B * (0xff - Src.A) / 0xff + Src.B * Src.A/0xff;
                   Dst.A = Dst.A * (0xff - Src.A) / 0xff + Src.A;
    }
3. If the source color format is RGB)
    Dst.R = Dst.R * (0xff - SCA) / 0xff + Src.R * SCA/0xff;
    Dst.G = Dst.G * (0xff - SCA) / 0xff + Src.G * SCA/0xff;
    Dst.B = Dst.B * (0xff - SCA) / 0xff + Src.B * SCA/0xff;
```

Dst.A = Dst.A \* (0xff - SCA) / 0xff + Src.A \* SCA/0xff;




Where SCA is the source constant alpha specified by ALPHA in G2D\_Lx\_CON, Dst.ARGB is the destination color, and Src.ARGB is the source color. If the source color format is RGB888 or RGB565, Src.A will be 0xff. The range of the alpha channel is from 0x0 to 0xff. When performing PARGB or ARGB with SCA, it takes two cycles to complete the alpha-blending formula. Thus we do not recommend using SCA when aa-font drawing and rectangle fill.

#### 21.2.5. Font Drawing

#### 21.2.5.1. Normal Font Drawing

**Background Color** 

The 2D engine helps to render fonts stored in one-bit-per-pixel format. If the index value is one, 2D engine writes foreground color out to memory and no action will be taken if the value is zero. The start bit of font drawing can be implemented by shifting the starting x coordinate of source, and it can be non-byte aligned to save memory usage for font caching. In addition, the rotations can be performed at the same time when drawing fonts.



Destination width

Figure 21-4. Font Drawing Setting



#### 21.2.5.2. Anti-Aliasing Font Drawing

The 2D engine can accelerate the rendering of anti-aliasing fonts stored in multi-bit-per-pixel format (1/2/4/8). It is realized by enabled FONT\_EN and ALP\_EN in G2D\_Lx\_CON. The index color gives the interpolation weight value for foreground color.

In anti-aliasing font drawing, there are two passes alpha blending applying among the font alpha value, foreground color, and destination color. The following figure describes the sequence.




Figure 21-5. Anti-aliasing Font Diagram

Alpha blending 1 performs alpha blending between alpha value from font alpha bitstream and foreground color. The formula is listed below:

```
switch( bit_per_pixel){
  case 1: weighting = (bit_stream == 1) ? 0xff : 0x00;
  case 2: weighting = (bit_stream << 6) | (bit_stream << 4) | (bit_stream << 2) | (bit_stream << 0);
  case 4: weighting = (bit_stream << 4) | (bit_stream << 0);
  case 8: weighting = bit_stream;
}
if (layer color format == PARGB){
  font.[argb] = (fgclr.[argb] * weighting + 0x80) / 0xff;
} else {
  font.a = (fgclr.a * weighting + 0x80) / 0xff;
}
where the divide by 0xff is implemented as following formula:
  value / 0xff = (value * 257) >> 16;
```

Alpha blending 2 is an alpha blending between the result of alpha blending 1 and destination color. The formula of alpha blending 2 is as same as section 21.2.4.






Figure 21-6. Anti-aliasing Font Example

shows an example of anti-aliasing font operation. Each layer can be configured as font bitmap (layer 2 in this example). After blending all layers' pixel, the color would be written to ROI memory buffer.

#### 21.2.6. Rectangle Fill

Each layer could be configured as a constant color to perform rectangle fill. If alpha-blending is enabled at this layer, the constant color will blending to lower layer as shown in .




Figure 21-7. Rectangle Fill with Alpha-Blending Example



### 21.3. Application Notes

The purpose of this document is to describe the functional interface of G2D to help supporting the usage of 2D accelerations. It is noted that there are many 2D acceleration features provided by MediaTek's 2D Hardware/Software engine. However, in current driver design, we supported

- 1. Hardware Bitblt
- 2. Hardware Rectangle fill
- 3. Hardware Font drawing
- 4. Software Linear transform
- 5. Hardware Overlay

Generally, the G2D driver interfaces are provided and combined with GDI layers. It is strongly suggested that application to use G2D interface through GDI. Nevertheless, you could use the 2D engine by calling the G2D driver APIs directly. Below figure shows the block diagram of graphic 2D driver interface

- GDI: Graphics Device Interface,
- G2D: Graphic 2D engine
- BitBlt: Bit block transfers




Figure 21-8. The block diagram of graphic 2D driver interface



Here is an example for BitBlt using API:

```
src buf = (kal uint8 *)&rgb565 240X320[0];
dst buf = (kal uint8 *)&dst hw image 240X320[0];
src color format = G2D COLOR FORMAT RGB565;
dst_color_format = G2D_COLOR_FORMAT_RGB565;
src rect w = 240;
src rect h = 320;
dst_rect_w = 320;
dst_rect_h = 240;
/// G2D STATUS BUSY means someone is using G2D
if(G2D_STATUS_OK != g2dGetHandle(&g2dHandle, G2D_CODEC_TYPE_HW,
G2D GET HANDLE MODE DIRECT RETURN HANDLE))
 return;
g2dSetCallbackFunction(g2dHandle,NULL);
g2dSetDstRGBBufferInfo(g2dHandle, (kal_uint8 *)dst_buf, 240 * 320 * 4, dst_rect_w, dst_rect_h,
dst_color_format);
g2dSetColorReplacement(g2dHandle, KAL_FALSE, 0, 255, 0, 0, 0, 0, 0, 255);
g2dSetDstClipWindow(g2dHandle, KAL FALSE, 0, 0, dst rect w, dst rect h);
g2dSetSrcKey(g2dHandle, KAL FALSE, 0, 0, 0, 0);
g2dBitBltSetSrcRGBBufferInfo(g2dHandle, src_buf, 240 * 320 * 2, src_rect_w, src_rect_h, src_color_format);
g2dBitBltSetSrcWindow(g2dHandle, 0, 0, src rect w, src rect h);
g2dBitBltSetDstWindow(g2dHandle, 0, 0, dst_rect_w, dst_rect_h);
g2dBitBltSetRotation(g2dHandle, G2D_ROTATE_ANGLE_090);
g2dBitBltSetSrcAlpha(g2dHandle, KAL FALSE, 0x0);
g2dBitBltSetDstAlpha(g2dHandle, KAL FALSE, 0x0);
g2dBitBltStart(g2dHandle);
while(g2dGetStatus(g2dHandle)) {};
g2dReleaseHandle(g2dHandle);
```



### 21.4. Register Definitions

summarizes the 2D engine register mapping on APB. The base address of 2D engine is A0440000h .

Table 21-1. The 2D engine register mapping

APB Address	Register Function	Acronym
G2D+0000h	G2D Start Register	START
G2D+0004h	G2D Mode Control Register	MODE_CON
G2D+0008h	G2D Reset Register	RESET
G2D+000Ch	G2D Status Register	STATUS
G2D+0010	G2D Interrupt Regsiter	IRQ
G2D+0014h	G2D Slow Down Control Register	SLOW_DOWN
G2D+0040h	G2D ROI Control Register	ROI_CON
G2D+0044h	G2D Write to Memory Address Register	W2M_ADDR
G2D+0048h	G2D Write to Memory Pitch Register	W2M_PITCH
G2D+004Ch	G2D ROI Offset Register	ROI_OFS
G2D+0050h	G2D ROI Size Register	ROI_SIZE
G2D+0054h	G2D ROI Background Color Register	ROI_BGCLR
G2D+0058h	G2D Clipping Minimum Coordinate Register	CLP_MIN
G2D+005Ch	G2D Clipping Maximum Coordinate Register	CLP_MAX
G2D+0060h	G2D Avoid Write Color Register	AVO_CLR
G2D+0064h	G2D Replaced Color Register	REP_CLR
G2D+0068h	G2D Write to Memory Offset Register	W2M_MOFS
G2D+0070h	G2D MW Initial value	MW_INIT
G2D+0074h	G2D MZ Initial value	MZ_INIT
G2D+0078h	G2D Dithering Control Register	DI_CON
G2D+0080h	G2D Layer 0 Control Register	L0_CON
G2D+0084h	G2D Layer 0 Address Register	LO_ADDR
G2D+0088h	G2D Layer 0 Pitch Register	LO_PITCH
G2D+008Ch	G2D Layer 0 Offset Register	LO_OFS
G2D+0090h	G2D Layer 0 Size Register	LO_SIZE
G2D+0094h	G2D Layer 0 Source Key Register	LO_SRCKEY
G2D+003411	G2D Initial Source Sample Z Register	SZ_INIT
G2D+00C0h	G2D Layer 1 Control Register	L1_CON
G2D+00C4h	G2D Layer 1 Address Register	L1_ADDR



G2D+00C8h	G2D Layer 1 Pitch Register	L1_PITCH
G2D+00CCh	G2D Layer 1 Offset Register	L1_OFS
G2D+00D0h	G2D Layer 1 Size Register	L1_SIZE
G2D+00D4h	G2D Layer 1 Source Key Register	L1_SRCKEY
G2D+0100h	G2D Layer 2 Control Register	L2_CON
G2D+0104h	G2D Layer 2 Address Register	L2_ADDR
G2D+0108h	G2D Layer 2 Pitch Register	L2_PITCH
G2D+010Ch	G2D Layer 2 Offset Register	L2_OFS
G2D+0110h	G2D Layer 2 Size Register	L2_SIZE
G2D+0114h	G2D Layer 2 Source Key Register	L2_SRCKEY
G2D+0140h	G2D Layer 3 Control Register	L3_CON
G2D+0144h	G2D Layer 3 Address Register	L3_ADDR
G2D+0148h	G2D Layer 3 Pitch Register	L3_PITCH
G2D+014Ch	G2D Layer 3 Offset Register	L3_OFS
G2D+0150h	G2D Layer 3 Size Register	L3_SIZE
G2D+0154h	G2D Layer 3 Source Key Register	L3_SRCKEY

Module name: 2D Accleration Base address: (+A0440000h)

### G2D+0000h G2D Start Register

**G2D START** 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STAR T
Type																R/W
Reset																0

**START**G2D start register. This register should be enabled after all of other registers are already filled. Please follow the start sequence to trigger G2D:

 $*G2D_RESET = 2;$ 

 $*G2D_RESET = 0;$ 

 $*G2D\_START = 1;$ 

0 disable G2D engine

1 trigger G2D engine

### **G2D+0004h G2D Mode Control Register**

G2D\_MODE\_ CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name										RESERVED									
Type										RESERVED R/W									
Reset													0						



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														EN	G_MO	DE
Type														ENG_MODE RO		
Reset															1	

**ENG\_MODE** 2D engine function mode

**001** Bitblt**others** Reserved

### G2D+0008h G2D Reset Register

#### **G2D\_RESET**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HRST	WRS T
Type															R/W	R/W
Reset															0	0

HRST G2D hard reset. All registers (except APB registers) will be reset to initial value immediately.

**WRST** G2D warm reset. Please follow correct reset sequence to avoid potential bus hang problem (breaking bus protocol)

```
G2D_RESET = 0x1;

while (G2D_STATUS != 0){

read G2D_STATUS;

}

G2D_RESET = 0x2;

G2D_RESET = 0x0;
```

### G2D+000Ch G2D Status Register

#### **G2D\_STATUS**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															TBUS Y	BUSY
Type															RO	RO
Reset															0	0

Read this register to get 2D engine status. 2D engine may function abnormally if any 2D engine register is modified when BUSY.

**BUSY** 2D engine is busy.

**TBUSY** Transaction busy. If any read/write memory access transaction is not completed, this register will be asserted.

### G2D+0010h G2D Interrupt Register

#### G2D\_IRQ

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																FLAG 0
Type																R/W
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLGA O_IR Q_EN
Type																R/W
Reset																0



 $\label{lem:flago_independent} \textbf{FLAGO\_IRQ\_EN} \qquad \text{2D engine interrupt enabled. The interrupt is negative level sensitive}.$ 

**FLAGO** 2D interrupt status. It is raised when engine finished the task and

FLAGO\_IRQ\_EN is asserted.

**0** Write 0 to clear interrupt

1 Interrupt occurs. Software can also write this bit to trigger G2D interrupt.

### G2D+0014h G2D Slow Down Control Register

G2D\_SLOW\_ DOWN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	EN					R	D_BTY	P		W	R_BTY	ΥP						
Type	R/W					R/W 0					R/W							
Reset	0						0				100							
Bit	15	14	13	12	11	0 10 9 8				6	5	4	3	2	1	0		
Name												SLOW	_CNT					
Type												R/	W .					
Reset									0									

**EN** Enable slow down mechanism to slower 2D engine read/write memory speed

**RD\_BTYP** Read request maximum burst type

000 burst-8001 burst-4011 single

others reserved

**WR\_BTYP** Write request maximum burst type

100 burst-16011 burst-8010 burst-4000 single

**SLOW\_CNT** Read/write request slow counter. The minimum cycle count between two read/write request.

### G2D+0040h G2D ROI Control Register

G2D\_ROI\_CO

N

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ENO	EN1	EN2	EN3							CLR_ REP_ EN		DIS_ BG	TILE_ SIZE	FORC E_TS	_
Type	R/W	R/W	R/W	R/W							R/W		R/W	R/W	R/W	R/W
Reset	0	0	0	0							0		0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				OUT_A	LPHA				OUT_ ALP_ EN				C	CLRFM	Т	
Type		•	•	R/	W				R/W			•		R/W	•	
Reset		•	•	C	)				0			•		0	•	•

**ENn** Enable the n<sup>th</sup> layer

**CLR\_REP\_EN** Color replacement enabled.

**DIS\_BG** Disable background color. shows the effect of this register. In linear transform mode, DIS\_BG should always be 1'b1.



- **0** Enable background color
- 1 If any of following condition is true, this write request will be ignored
  - (1) No layer covered this ROI position
  - (2) Normal font and the bitstream value is zero
  - (3) Source key hit




Figure 21-9. DIS\_BG example

**TILE\_SIZE** ROI scan tile size, only take effect when FORCE\_TS is on. Please set zero (8x8) when performing linear transform.

- **0** 4x4 for bitblt. 8x8 for linear transform
- 1 8x8 for bitblt. 16x8 for linear transform

**FORCE\_TS** Force tile size. When this field is off, hardware selects the best tile size automatically. 8x8 for linear transform. 16x8 for only one layer is enabled.

- Off. Hardware select automatically
- 1 On. Force tile size

**CLP\_EN** Clipping window enabled. Pixels out of clipping window will not be written.

**OUT\_ALPHA** Replace written alpha channel value with this field when OUT\_ALP\_EN is enabled.

**OUT\_ALP\_EN** Output alpha channel replacement enabled.

**CLRFMT** Write to memory color format. (Notice: After alpha-blending, the color format is always PARGB, not ARGB)

**00001** RGB565

00011 RGB888

**01000** ARGB8888 (only for bitblt without alpha-blending)

**01001** ARGB8565 (only for bitblt without alpha-blending)

**01010** ARGB6666 (only for bitblt without alpha-blending)

**01100** PARGB8888

**01101** PARGB8565

**01110** PARGB6666

10011 BGR888



### G2D+0044h G2D W2M Address Register

### G2D\_W2M\_A DDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							W2	M_AD	DR[31:	16]						
Type		R/W														
Reset								(	)							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							W2	PM_AD	DR[15	:0]						
Type								R/	W							
Reset								(	)							

**W2M\_ADDR** Write to memory base address. The address should be 2 byte aligned for RGB565 output and 4 byte aligned for ARGB8888 or PARGB8888. RGB888 output can start at any address.

### G2D+0048h G2D W2M Pitch Register

### G2D\_W2M\_P ITCH

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									PIT	'CH						
Type									R/	W						
Reset				•	•				(	)	•	•	•	•	•	_

**PITCH** Write to memory pitch in unit of byte. The pitch divided by the output color format byte-per-pixel (bpp) must be equal or greater than the ROI width. If the output bpp is 4, the pitch must be divisible by 4. If the bpp is 2, the pitch must be divisible by 2. If the bpp is 3 (RGB888), the pitch can be any number greater than ROI width\*3. The maximum pitch is 0x2000 which indicates the maximum resolution is 2048x2048@ARGB8888.

### G2D+004Ch G2D ROI Offset Register

### G2D\_ROI\_OF

S

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name										OFS	S_X						
Type						R/W 0											
Reset						0											
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name										OF	S_Y						
Type										R/	W						
Reset										(	)						

**OFS\_X** ROI x offset in unit of pixel. 12-bit signed integer, range: [-2048~2047] **OFS\_Y** ROI y offset in unit of pixel. 12-bit signed integer, range: [-2048~2047]

### G2D+0050h G2D ROI Size Register

### G2D\_ROI\_SI ZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name										WII	TH						
Type						R/W 0											
Reset										(	)						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name										HEI	GHT						
Type										R/	W .						
Reset										(	)						



**WIDTH** Width of ROI window in unit of pixel. 12bit unsigned integer, range: [1, 2048] **HEIGHT** Height of ROI window in unit of pixel. 12bit unsigned integer, range: [1, 2048]

## G2D+0054h G2D ROI Background Color

#### G2D\_ROI\_BG CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				ALF	<b>PHA</b>							RI	E <b>G</b>			
Type				R/	W							R/	W			
Reset				(	)							(	)			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				GRI	EEN							BL	UE			
Type				R/	W							R/	W			
Reset				(	)							(	)			

The color format of background color is PARGB8888.

ALPHA Alpha component of ROI background color

RED Red component of ROI background color

GREEN Green component of ROI background color

BLUE Blue component of ROI background color

## G2D+0058h G2D Clipping Minimum Register

## G2D\_CLP\_MI

N

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name										CLP_N	IN_X						
Type						R/W 0											
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name										CLP_N	IN_Y						
Type										R/	W .						
Reset										(	)						

The clipping window is shown in . Clipping window is not supported in SAD function mode.

**CLP\_MIN\_X** The minimum value of x coordinate in clipping window, signed 12-bit integer. Range:[-2048~2047]

**CLP\_MIN\_Y** The minimum value of y coordinate in clipping window, signed 12-bit integer. Range:[-2048~2047]

## G2D+005Ch G2D Clipping Maximum Register

### G2D\_CLP\_M AX

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name										CLP_N	IAX_X						
Type						R/W											
Reset						0											
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name										CLP_N	IAX_Y						
Type										R/	W .						
Reset										(	)					•	



The clipping window is shown in.

- **CLP\_MAX\_X** The maximum value of x coordinate in clipping window, signed 12-bit integer. Range:[-2048~2047]
- **CLP\_MAX\_Y** The maximum value of y coordinate in clipping window, signed 12-bit integer. Range:[-2048~2047]

#### G2D+0060h G2D Avoid Write Color

G2D\_AVO\_CL

R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							A'	VO_CL	R[31:1	6]						
Type		R/W														
Reset								(	)							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							A	VO_CI	LR[15:0	)]						
Type								R/	W							
Reset		•					•	(	)			•			•	_

**AVO\_CLR** When CLR\_REP\_EN is enabled and write out color is equal to AVO\_CLR, the color would be replaced with REP\_CLR. The color format of AVO\_CLR is the same with ROI color format. The compare operation is done at the last stage as shown in following figure.




Figure 21-10. Color Replacement Stage

## G2D+0064h G2D Replaced Color

G2D\_REP\_CL R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							R	EP_CL	R[31:10	6]						
Type		R/W														
Reset								(	)							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							R	EP_CI	R[15:0	)]						
Type								R/	W							
Reset								(	)							

**REP\_CLR** When CLR\_REP\_EN is enabled and write out color is equal to AVO\_CLR, the color would be replaced with REP\_CLR. The color format of REP\_CLR is the same with ROI color format.



### **G2D+0068h G2D Write to Memory Offset Register**

### G2D\_W2M\_M OFS

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name									V	V2M_N	IOFS _	X					
Type						R/W 0											
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									V	V2M_N	10FS_	Y					
Type										R/	W .						
Reset										(	)						

**W2M\_MOFS\_X** The ROI memory x-offset, signed 12-bit integer. Range: [-2048~2047] **W2M\_MOFS\_Y** The ROI memory y-offset, signed 12-bit integer. Range: [-2048~2047]

```
for(y'=0; y'<roi_h; y'++){
for(x'=0; x'<roi_w; x'++){
    wx = x' + w2m_mofs_x;
    wy = y' + w2m_mofs_y;
    if(wx<0 || wy <0){
        skip this pixel;
    }
    waddr = W2M_ADDR + wy * PITCH + wx * BPP;
}</pre>
```




Figure 21-11. ROI Memory Offset

## G2D+0070h G2D MW Initial Value Register

## G2D\_MW\_IN IT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							M	W_IN	T[31:10	6]						
Type								R	W							
Reset								(	)							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							M	IW_IN	IT[15:0	)]						
Type								R	W							
Reset								(	)							

**MW\_INIT** The initial value of MW for dithering circuit.



### G2D+0074h G2D MZ Initial Value Register

G2D\_MZ\_INI

T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							M	IZ_INI	T[31:16	<b>6</b> ]						
Type		RW														
Reset								(	)							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							N	IZ_IN	T[15:0	]						
Type								R	W							
Reset								(	)							

**MZ\_INIT** The initial value of MZ for dithering circuit.

#### G2D+0078h G2D Dithering Control Register

G2D\_DI\_CON

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			DI.	_R			DI	_G			DI	_B			DI_M	<b>10DE</b>
Type			R/	W			R/	W			R/	W			R/	'W
Reset			(	)			(	)			(	)			(	)

**DI\_RGB** Dithering bit for each channel

**00** Obit dithering

**01** 1bit dithering

10 2bit dithering

11 3bit dithering

**DI\_MODE**Dither mode

00 Disable dithering

**01** Random number algorithm

10 Fixed-pattern

#### G2D+0080h G2D Layer 0 Control Register

G2D\_L0\_CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		FONT _EN	ID	X					SKEY _EN	RECT _EN					ROT	
Type		R/W	R/	W					R/W	R/W					R/W	
Reset		0	(	)					0	0					0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				ALI	PHA				ALP_ EN				C	LRFM	Т	
Type				R/	W				R/W					R/W		
Reset		•	•	(	)				0				•	0		

**FONT\_EN** Enabled font drawing. If SKEY\_EN or RECT\_EN is enabled, this register cannot be enabled. When this register is enabled, CLRFMT only supports ARGB8888 or PARGB8888.

**IDX** Bit-per-pixel for font drawing. If FONT\_EN is enabled and ALP\_EN is disabled, this register can only be 00.

00 1 bit index color

**01** 2 bit index color

10 4 bit index color

11 8 bit index color

**SKEY\_EN** Enable source color key. When FONT\_EN or RECT\_EN is enabled, this register cannot be enabled. Source key cannot be enabled when CLRFMT is YUYV422.

**RECT\_EN** Fill this layer as constant color which is defined in Ln\_SRCKEY. If FONT\_EN or SKEY\_EN is enabled, this register cannot be enabled. When this register is enabled, CLRFMT does not support YUYV422 color format.

**ROT** Rotation configuration

**000** No rotation

**001** Horizontal flip then 90 degree rotation (counterclockwise)

**010** Horizontal flip

**011** 90 degree rotation (counterclockwise)

**100** Horizontal flip then 180 degree rotation (counterclockwise)

101 270 degree rotation (counterclockwise)110 180 degree rotation (counterclockwise)

**111** Horizontal flip then 270 degree rotation (counterclockwise)




Figure 21-12. Image of Different Rotation Angles

```
If original of x, of y is at top-left corner, please move the coordinate by following algorithm:
```

```
width = layer_width - 1;
height = layer_height - 1;
switch(ROT){
  case 2: ofs_x += width; break; //Hor_flip
  case 3:     ofs_y += width; break; //90 rot (counterclockwise)
  case 4:     ofs_y += height; break; //Hor_flip then rot_180
  case 5: ofs_x += height; break; //270 rot
  case 6: ofs_x += width; ofs_y += height; break; //180 rot
  case 7: ofs_x += height; ofs_y += width; break; //Hor_flip then rot_270
```

**ALPHA** Constant alpha value for alpha-blending and AA-font.

**ALP\_EN** Enable alpha-blending. AA-font is realized by enable both of FONT\_EN and ALP\_EN.

**CLRFMT** Layer color format

**00001** RGB565

**00010** UY<sub>0</sub>VY<sub>1</sub> (from low to high byte address)

00011 RGB888

**01000** ARGB8888

**01001** ARGB8565





01010 ARGB666601100 PARGB888801101 PARGB856501110 PARGB666610011 BGR888

## G2D+0084h G2D Layer 0 Address Register

#### G2D L0 ADD

R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								ADDR	[31:16]							
Type		R/W														
Reset								(	)							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								ADDR	[15:0]							
Type								R/	W							
Reset								(	)							

**ADDR** Layer 0 base address. The address should be 2 byte aligned for RGB565 output and 4 byte aligned for ARGB8888, PARGB8888 or YVU422. RGB888 color format can start at any address.

## G2D+0088h G2D Layer 0 Pitch Register

G2D\_L0\_PIT

CH

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				PITCH													
Type									R/	W							
Reset						•	•		(	)	•	•	•	•	•		

**PITCH** Layer 0 pitch in unit of byte, but the unit is pixel number when FONT\_EN is enabled. The pitch divided by byte-per-pixel (bpp) of color format must be equal or greater than the width. If the bpp is 4, the pitch must be divisible by 4. If the bpp is 2, the pitch must be divisible by 2. If the bpp is 3 (RGB888), the pitch can be any number greater than width\*3. The maximum pitch is 0x2000 which indicates the maximum resolution is 2048x2048@ARGB8888.

#### G2D+008Ch G2D Layer 0 Offset Register

G2D\_L0\_OFS

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										OFS	S_X					
Type										R/	W					
Reset										(	)					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										OFS	S_ <b>Y</b>					
Type										R/	W					
Reset						•				(	)	•	•			_

**OFS\_X** ROI x offset in unit of pixel. 12-bit signed integer, range: [-2048~2047] **OFS\_Y** ROI y offset in unit of pixel. 12-bit signed integer, range: [-2048~2047]



### G2D+0090h G2D Layer 0 Size Register

G2D\_L0\_SIZ

Ε

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										WIT	TDH					
Type										R/	W					
Reset										(	)					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										HEI	GHT					
Type										R/	W					
Reset										(	)					

**WIDTH** Width of Layer 0 window in unit of pixel. 12bit unsigned integer, range: [1, 2048] **HEIGHT** Height of Layer 0 window in unit of pixel. 12bit unsigned integer, range: [1, 2048]

### G2D+0094h G2D Layer 0 Source Key

G2D\_L0\_SRC

**KEY** 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							S	RCKE	Y[31:16	5]						
Type								R/	W							
Reset								(	)							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								SRCKE	Y[15:0]	]						
Type								R/	W							
Reset								(	)							

**SRCKEY** If SKEY\_EN is enabled, this field represents source key color. If FONT\_EN is enabled, this filed represents foreground color. If RECT\_EN is enabled, this field represents the constant color for rectangle fill. The color format is the same as CLRFMT in G2D\_L0\_CON.



### 22. Multimedia Subsystem Configuration

#### 22.1. Introduction

The multimedia subsystem contains the multimedia controller, multimedia data path(MDP) and display (DISP). The multimedia controller includes direct memory access and multimedia configuration. MDP is the time sharing pipeline data flow controller to process resizing and rotation by memory access. The display pipeline outputs pixels to display interface with overlay, color enhancement, adaptive ambient light processing.

#### **22.1.1.** Features

The multimedia subsystem has the following features:

- APB bus control.
- Multimedia Data Path. It has one read DMA, one resizer, and one write rotator.
- 2D accelerator engine to enhance MMI display and gaming experiences .
- Display pipe line with overlay, color engine, adaptive ambient light processing and display interface controller.

Supports adaptive ambient light processing for backlight power saving and sunlight visibility improvement

#### 22.2. Block diagram




Figure 22-1. Multimedia Subsystem Block Diagram



### 22.3. Register definition

Module name: MMSYS\_CONFIG Base address: (+A0480000h)

Address	Name	Width	Register Function
A0480000	RESIZER PATH SEL	32	MDP Resizer In/Out Selection
A0480004	COLOR PATH SEL	32	MDP Color In/Out Selection
A0480008	ROTDMA PATH SEL	32	MDP Rotator In/Out Selection
A048000C	APB_OPT_SEL	32	APB buffer enable Selection
A0480010	DSIO_SEL	32	DSI/ DBI interface selection
A0480014	CG_1ST_CONO	32	CG_1ST_CONO
A0480018	CG_1ST_SETO	32	CG_1ST_SET0
A048001C	CG_1ST_CLRO	32	CG_1ST_CLR0
A0480020	HW CG DIS C ONO	32	HW_CG_DIS_CONO
A0480024	HW_CG_DIS_S ETO	32	HW_CG_DIS_SETO
A0480028	HW_CG_DIS_C LRO	32	HW_CG_DIS_CLR0

## A0480000 $\frac{RESIZER\ PAT}{H\ SEL}$ MDP Resizer In/Out Selection

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																ZER_O SEL
Type															R	W
Reset															0	0

Bit(s)	Name	Description
1:0	RESIZER_OUT_SEL	Resizer output selection
		0: output to Rotator 1: output to Color

## A0480004 $\frac{COLOR\_PATH}{SEL}$ MDP Color In/Out Selection

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											COLO: SI				COLO T_S	R_OU SEL
Type											R	W			R'	

Reset		
Bit(s)	Name	Description
5:4	COLOR_IN_SEL	Color input selection
		0: input from Resizer 1: input from LCD
1:0	COLOR_OUT_SEL	Color output selection
		0: output to Rotator 1: output to LCD

# A0480008 ROTDMA PAT MDP Rotator In/Out Selection

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											ROTA' N_S	TOR_I SEL				
Type											R	W				
Reset											0	0				

Bit(s)	Name	Description
5:4	ROTATOR_IN_SEL	Rotator input selection
		0: input from Resizer 1: input from Color

#### A048000C APB\_OPT\_SEL APB buffer enable Selection

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																APB_ BUFF ER_E N
Type																RW
Reset																0

Bit(s)	Name	Description
0	APB_BUFFER_EN	APB buffer enable selection
		0: apb buffer NOT enable 1: apb buffer enable

#### A0480010 DSIO\_SEL DSI/ DBI interface selection

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DSIO _SEL
Type																RW



Reset									0
Bit(s)	Name	Descri	ption						
0	DSI0_SEL	interfa	ce output	selecti	on				
		0: outp 1: outp	ut to DBI ıt to DSI						

#### A0480014 CG 1ST CONO CG\_1ST\_CONO

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							CG_	1ST_C	ON0[3	1:16]						
Type								R'	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CG_	1ST_C	ON0[1	5:0]						
Type								R'	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	CG_1ST_CON0	hardware cg 1st configuration
		0: set dsi free run clock on 1: set dsi free run clock gated

#### A0480018 CG\_1ST\_SET0 CG\_1ST\_SET0

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							CG_	1ST_S	ET0[31	l:16]						
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CG_	_1STS	ET0[1	5:0]						
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	CG_1ST_SET0	hardware cg 1st set
		0: no effect 1: set dsi free run clock gated

#### A048001C CG 1ST CLRO CG\_1ST\_CLRO

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							CG_	1ST_C	LR0[31	1:16]						
Type								R'	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CG_	_1ST_C	LRO[1	5:0]						
Type								R'	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	CG_1ST_CLR0	hardware cg 1st clear
		0: no effect 1: enable DSI freen run clock



## $\begin{array}{ccc} A0480020 & \underline{HW\_CG\_DIS} \\ \underline{CON0} & \end{array} \\ HW\_CG\_DIS\_CON0 \\ \end{array}$

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						]	HW_C	G_DIS	_CON(	[31:16	]					
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							HW_C	G_DIS	_CON	0[15:0]						
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	HW_CG_DIS_CON0	hardware cg dis configuration
		0: enable HW DCM
		1: disable HW DCM
		bit 0: lcd engine clock
		bit 1: resizer
		bit 2: rotdma
		bit 3: caminf
		bit 4: pad2cam
		bit 5: g2d
		bit 6: mm_color
		bit 7: aal
		bit 8: dsi engine clock
		bit 9: gmc
		bit 10: dsi interface clock

## A0480024 $\frac{HW\_CG\_DIS\_}{SETO}$ HW\_CG\_DIS\_SETO

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						]	HW_C	G_DIS	_SET0	[31:16]						
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							HW_C	G_DIS	_SET(	[15:0]						
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	HW_CG_DIS_SET0	hardware cg dis set
		0: no effect
		1: disable HW DCM
		bit 0: lcd engine clock
		bit 1: resizer
		bit 2: rotdma
		bit 3: caminf
		bit 4: pad2cam
		bit 5: g2d
		bit 6: mm_color
		bit 7: aal
		bit 8: dsi engine clock
		bit 9: gmc
		bit 10: dsi interface clock



## $\begin{array}{ccc} A0480028 & \underline{HW\_CG\_DIS} \\ \underline{CLRO} & \end{array} \\ HW\_CG\_DIS\_CLRO \\ \end{array}$

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						]	HW_C	G_DIS	_CLR0	[31:16]						
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							HW_C	G_DIS	_CLR	0[15:0]						
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	HW_CG_DIS_CLR0	hardware cg dis clear
		0: no effect
		1: enable HW DCM
		bit 0: lcd engine clock
		bit 1: resizer
		bit 2: rotdma
		bit 3: caminf
		bit 4: pad2cam
		bit 5: g2d
		bit 6: mm_color
		bit 7: aal
		bit 8: dsi engine clock
		bit 9: gmc
		bit 10: dsi interface clock



### 23. LCD display

#### 23.1. General Description

MT2523 contains a versatile LCD controller which is optimized for multimedia applications. This controller supports many types of LCD modules and contains a rich feature set to enhance the functionality. These features are:

- Up to 320 x 320 resolution with 30fps by DBI serial interface, 480x320 resolution with 30fps by DSI interface
- Supports read frame buffer format: RGB565, RGB888, ARGB8888, PARGB8888, ARGB6666, PARGB6666, YUYV422, index-4, index-2 and index-1 color.
- Supports output pixel format: 16-bpp (RGB565), 18-bpp (RGB666) and 24-bpp (RGB888) LCD modules.
- Supports 4 Layers overlay with individual color depth, window size, vertical and horizontal offset, source key, dither and alpha value.
- Supports DBI serial interface:
  - data-pin interface: 4-wire mode, 3-wire mode, single a0 mode, start byte mode, CS stay low mode
  - Dual edge 2-data-pin interface
- Supports DSI interface output. (for detail about DSI, please read DSI data sheet)



### 23.1.1. Block diagram




Figure 23-1. LCD Block Diagram




Figure 23-2. Two kinds of usages of overlay& PQ can be configured by different settings.



#### 23.1.2. LCD Operating States

Below is a state diagram detailing the various states of the LCD controller. State transitions depend on

the current hardware trigger and tearing settings. Please consult for detailed explanations.




Figure 23-3. LCD State Transitions

Table 23-1. LCD controller internal state

State	Action	Exit State	Exit Condition	IRQ	LCD_STA
IDLE	LCD is idle	If hw_trig_en = 1,	LCD_START.START has been	No IRQ	0x00
		then A;	changed to 0 from 1.		
		If te_en = 1			
		and te_mode = 1,			
		then D;			
		If te_en = 1 and te_mode			
		= 0, then B;			
		Else C;			
WAIT	LCD is waiting for	If te_en = 0 and te_mode	Received hardware trigger	HWTRIG	0x24
HWTRIG	a hardware trigger	= 0, then E;	signal.		
	signal from another	If te_en = 1, and te_mode			
	engine.	= 1, then F;			
		Else G;			
WAIT	LCD is waiting for	Always H	LCD has detected a vertical sync	VSYNC	0x28
VSYNC	a vertical sync		signal with length specified in		
	signal from the		the tearing register		
	LCM				
WAIT	If $te_mode = 0$ , then	Always I	If te_mode = 0, then LCD must	SYNC	0x30
HSYNC	LCD is waiting for		receive a tearing edge and must		




	a tearing edge;		wait for a period of time;		
	If te_mode = 1, then LCD horizontal sync signals;		If te_mode = 1, then LCD must wait for a certain number of horizontal sync signals.		
REGISTER	LCD is transferring	If command queue is	LCD will transition in 1T	REG_CPL	0x20
	register values to its	enabled then J;			
	double registers for	Else K;			
	use.				
COMMAND	LCD is transferring	Always L	After LCD has finished	CMDQ_CPL	0x23
	command queue		transferring all command queue		
	data to the LCM		data.		
DATA	LCD is transferring	If hw_trig_en = 1, then	After LCD has finished	CPL	0x21
	ROI data to the	WAIT_HWTRIG;	transferring all ROI data to the		
	LCM	If te_repeat = 1, then	LCM.		
		WAIT_VSYNC or			
		WAIT_HSYNC;			
		Else IDLE;			

#### 23.1.3. Serial Interface Modes


#### 1-data-pin, 4 wire mode (CS, CK, DA, A0)

There is a dedicated pin for command/data indication.




#### 3-wire mode (CS,CK,DA)

When there is no dedicated pin for command/data indication, command/data indication must be transmitted by the LSDA pin. It is called as 3-wire mode. A0 signal is transmitted first in every transaction under this mode.




#### Single A0 mode

During the frame data transmission, the command/data indication is always data. Single A0 mode is to reduce the unnecessary transmission of the repeated A0 (command/data indication). In single A0 mode, frame data transactions only transmit A0 once, which is in the very first transaction.




#### CS Stay Low mode

When transmitting pixel data in the CS Stay Low Mode, instead of asserting CS (chip select) signal after completing every single transmission of every pixel, the CS is asserted only after the whole frame pixel data transmission completes. This can reduce the time spent on the CS setup and hold time.



#### Start Byte mode

In start byte mode, every time CS goes low, serial interface transmit start byte first before sending command or data.




## AIROHIN-

#### **MT2523 Series Reference Manual**


#### Start Byte mode with CS stay low mode

Start byte is always sent when CS goes low; therefore, when combined with CS stay low mode, during the whole frame data transmission, start byte is sent only in the very first transaction.



#### 2-Data-Pin mode

Pixel data is transmitted in 2-data-pin protocol instead of in the original 1-data-pin way. MT6250 only supports 2-data-pin protocol with 3-Wire Mode (no dedicated cmd/data indication wire). It is because in the 2-data-pin protocol in MT6250, the additional data pin is actually the original cmd/dat indication wire. As you can see from the figure below, because there is no dedicated cmd/data indication wire anymore, the 2 data pins have to transmit the cmd/dat information ahead of the pixel data bits in every transmission. This overhead can be greatly reduced if the Single A0 Mode is turned on.





## 23.2. LCD registers definition

Module name: LCD Base address: (+A0450000h)

Address	Name	Width	Register Function
A04E0000	LCD STA	32	LCD interface status register
A0450000	LCD_STA	32	LCD interface status register
			LCD Interface Interrupt Enable Register
A0450004	LCD_INTEN	16	This register controls which interrupts will be issued by the LCD Interface. Each bit enable the corresponding interrupt listed in LCD_INTSTA
			LCD Interface Interrupt Status Register
A0450008	LCD INTSTA	16	This register indicates which interrupt has been issued by the LCD Interface. Writing 0 will clear a register bit. Writing 1 does nothing.
A045000C	LCD START	16	LCD Interface Frame Transfer Register
710 130000	<u> </u>	10	This register resets and starts the LCD Interface.
A0450010	LCD RSTB	16	LCD Parallel/Serial Interface Reset Register
			Ths register controls the reset pin of all connected external LCM.
A0450018	LCD SIF PIX CON	32	LCD Serial Interface Pixel Data Configuration Register
			This register controls the pixel transaction of serial interface
A045001C	LCD SIF TIMINGO	32	LCD Serial Interface 0 Timing Register
			This register controls the waveform timing of the serial LCM interface 0
A0450020	LCD SIF TIMING1	32	LCD Serial Interface 1 Timing Register
			This register controls the waveform timing of the serial LCM interface 1
A0450028	LCD_SCNF	32	LCD Serial Interface Configuration Register
			This register has settings for connected LCD-C LCM.
A045002C	LCD SCNF CS	32	LCD Serial Interface Chip Select Register  This register controls the chip selects for connected LCD-C LCM.
			-
A0450048	LCD SYNC LCM SIZE	32	LCD Sync LCM Size Register  Set the current LCM VTT and HTT timing parameters
			LCD Sync Counter Register
A045004C	LCD_SYNC_CNT	32	TE current scanline and stop line settings
			LCD Tearing Control Register
A0450050	LCD_TECON	32	This register configures the LCD response to the frame sync (tearing)
			signal sent from the LCM.
A04E0000	LCD BOICON	22	LCD Region of Interest Control Register
A0450080	LCD_ROICON	32	This register contains settings used for the Region of Interest.
A0450084	LCD WPOIOES	32	LCD Region of Interest Window Offset Register
AU43UU04	LCD_WROIOFS	32	Specify the offset of the Region of Interest
			LCD Region of Interest Command Address Register
A0450088	LCD WROICADD	32	Specify which address to send commands. Each LCM has a defined address offset.
A045008C	LCD WROIDADD	32	LCD Region of Interest Data Address Register
			Specify which address to send data. Each LCM has a defined address



Address	Name	Width	Register Function
			offset.
A0450090	LCD WROISIZE	32	LCD Region of Interest Size Register
710 130030	<u>ECD_VVNOISIEE</u>	J	Specify the size of the Region of Interest
A045009C	LCD WROI BGCLR	32	LCD Region of Interest Background Color Register
			Specify the background color
A04500B0	LCD_LOWINCON	32	LCD Layer 0 Window Control Register L0 setttings
A04500B4	LCD_LOWINKEY	32	LCD Layer 0 Color Key Register
A04500B8	LCD LOWINOFS	32	LCD Layer 0 Window Display Offset Register
A04500BC	LCD_LOWINADD	32	LCD Layer 0 Window Display Start Address Register
A04500C0	LCD_LOWINSIZE	32	LCD Layer 0 Window Size
A04500C8	LCD_LOWINMOFS	32	LCD Layer 0 Memory Offset
A04500CC	LCD LOWINPITCH	16	LCD Layer 0 Memory Pitch
A04500E0	LCD L1WINCON	32	LCD Layer 1 Window Control Register L1 settings
A04500E4	LCD L1WINKEY	32	LCD Layer 1 Color Key Register
A04500E8	LCD_L1WINOFS	32	LCD Layer 1 Window Display Offset Register
A04500EC	LCD_L1WINADD	32	LCD Layer 1 Window Display Start Address Register
A04500F0	LCD L1WINSIZE	32	LCD Layer 1 Window Size
A04500F8	LCD_L1WINMOFS	32	LCD Layer 1 Memory Offset
A04500FC	LCD_L1WINPITCH	16	LCD Layer 1 Memory Pitch
A0450110	LCD_L2WINCON	32	LCD Layer 2 Window Control Register L2 settings
A0450114	LCD_L2WINKEY	32	LCD Layer 2 Color Key Register
A0450118	LCD_L2WINOFS	32	LCD Layer 2 Window Display Offset Register
A045011C	LCD L2WINADD	32	LCD Layer 2 Window Display Start Address Register
A0450120	LCD_L2WINSIZE	32	LCD Layer 2 Window Size
A0450128	LCD L2WINMOFS	32	LCD Layer 2 Memory Offset
A045012C	LCD_L2WINPITCH	16	LCD Layer 2 Memory Pitch
A0450140	LCD L3WINCON	32	LCD Layer 3 Window Control Register L3 settings
A0450144	LCD L3WINKEY	32	LCD Layer 3 Color Key Register
A0450148	LCD L3WINOFS	32	LCD Layer 3 Window Display Offset Register
A045014C	LCD L3WINADD	32	LCD Layer 3 Window Display Start Address Register
A0450150	LCD L3WINSIZE	32	LCD Layer 3 Window Size
A0450158	LCD_L3WINMOFS	32	LCD Layer 3 Memory Offset
A045015C	LCD_L3WINPITCH	16	LCD Layer 3 Memory Pitch



Address	Name	Width	Register Function
A0450270	LCD SIF STR BYTE CON	32	LCD SIF Start Byte Configuration Register
A0450278	LCD SIF WR STR BYTE	32	LCD SIF Write Start Byte Value
A045027C	LCD SIF RD STR BYTE	32	LCD SIF Read Start Byte Value
A0450300	LCD SIF PAD INPUT SEL ECT	32	LCD serial pad selection
A0450400	LCD TABLE INDEX 0 1	32	LCD INDEX Mode 0_1
A0450404	LCD_TABLE_INDEX_2_3	32	LCD INDEX Mode 2_3
A0450408	LCD TABLE INDEX 4 5	32	LCD INDEX Mode 4_5
A045040C	LCD TABLE INDEX 6 7	32	LCD INDEX Mode 6_7
A0450410	LCD TABLE INDEX 8 9	32	LCD INDEX Mode 8_9
A0450414	LCD_TABLE_INDEX_a_b	32	LCD INDEX Mode a_b
A0450418	LCD TABLE INDEX c d	32	LCD INDEX Mode c_d
A045041C	LCD_TABLE_INDEX_e_f	32	LCD INDEX Mode e_f
A0450F80	LCD_SCMD0	32	LCD Serial Interface Command Port0  This register allows software to directly write or read to Serial Interface.
A0450F90	LCD_SDAT0	32	LCD Serial Interface Data Port0  This register allows software to directly write or read to Serial Interface.
A0450FA0	LCD_SCMD1	32	LCD Serial Interface Command Port1 This register allows software to directly write or read to Serial Interface.
A0450FB0	LCD SDAT1	32	LCD Serial Interface Data Port1 This register allows software to directly write or read to Serial Interface.

### A0450000 LCD STA LCD interface status register

0	0	0	0	0	0	0	O

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								main _idle		GMC		WAIT _SYN C				RUN
Type								RU		RU	RU	RU				RU
Reset								1		0	0	0				0

Bit(s) Mr	nemonic Name	Description
8	main_idle	0: maincon is not idle 1: maincon is idle
6	GMC	LCD is currently sending a read/write GMC request
		0: not sending GMC request 1: is sening GMC request
5	BUSY	LCD interface is busy.
		0: LCD is not busy 1: LCD may be in the process of waiting for a hardware trigger signal, waiting for tearing signal, sending commands to command queue, or writing pixels to LCM



Bit(s) Mnemonio	c Name	Description
4	WAIT_SYNC	LCD is waiting for LCM tearing-free sync signal
		0: not waiting TE signal 1: is waiting TE signal
0	RUN	LCD Interface Transfer Bit
		O: LCD Interface is currently not transferring command/pixel data to the external LCM 1: LCD Interface is currently transferring command/pixel data to the external LCM.

#### A0450004 LCD\_INTEN LCD Interface Interrupt Enable Register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										APB_ TIME OUT	SYNC					CPL
Type										RW	RW					RW
Reset										0	0					0

Bit(s) Mnemoni	c Name	Description
6	APB_TIMEOUT	CPU accessing LCD time out interrupt enable 0: Disable Interrupt 1: Enable Interrupt
5	SYNC	<b>TE Sync Interrupt Enable</b> 0: Disable Interrupt 1: Enable Interrupt
0	CPL	Frame Complete Interrupt Enable 0: Disable Interrupt 1: Enable Interrupt

### A0450008 <u>LCD\_INTSTA</u> LCD Interface Interrupt Status Register

ഹ	Λ	Λ	Λ	
.,	w	.,		
•	•	•	•	

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										APB_ TIME OUT	SYNC					CPL
Type										A1	A1					A1
Reset										0	0					0

Bit(s)	Mnemonic	Name	Description
6		APB_TIMEOUT	CPU accessing LCD time out interrupt
			0: No Interrupt 1: Indicates the CPU access LCD time out
5		SYNC	TE Sync Interrupt
			<ul><li>0: No Interrupt</li><li>1: Indicates the LCD Interface has received a TE sync signal from the LCM</li></ul>
0		CPL	Frame Complete Interrupt
			<ul><li>0: No Interrupt</li><li>1: Indicates a frame has been completely transferred to the LCM.</li></ul>



A045000C LCD START

#### LCD Interface Frame Transfer Register

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STAR T															INT_ RESE T
Type	RW															RW
Reset	0															0

Bit(s)	Mnemonic	Name	Description
15		START	LCD Interface Start Bit
			0: No action 1: Enable the LCD Interface.
0		INT_RESET	LCD Interface Software Reset Bit
			<ul><li>0: No action</li><li>1: Reset the LCD Interface. This does not reset the LCD Interface configuration registers or command queue.</li></ul>

#### A0450010 LCD RSTB LCD Parallel/Serial Interface Reset Register

0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>RSTB</b>
Type																RW
Reset								_								1

Bit(s) Mn	emonic Name	Description	
0	RSTB	LCD-B/LCD-C Reset Signal	
		Directly controls the LCM Reset Pin	

## A0450018 LCD SIF PIX LCD Serial Interface Pixel Data Configuration Register 00000000

					0											
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIF1_ CS_S TAY_ LOW	SIF1_ SING LE_A 0	DADA	SIF1_ PIX_2 PIN		SIF1_	_2PIN_	SIZE		SIFO_ SING LE_A O	SIFO_ PARA _2PI N	SIFO_ PIX_2 PIN		SIFO_	_2PIN_	SIZE
Name Type	CS_S TAY_	SING LE_A	PARA _2PI	PIX_2		SIF1_	<b>2PIN</b>		CS_S TAY_	SING LE_A	PARA _2PI	PIX_2		SIFO_	_2PIN_	SIZE

Bit(s)	Mnemonic	Name	Description
15		SIF1_CS_STAY_LO W	Enable the CS_Stay_Low mode for frame pixel data transmission in both 1-data-pin and 2-data-pin protocol
14		SIF1_SINGLE_A0	Enable the Single A0 mode for frame pixel data transmission in 1-data-pin or 2-data-pin protocol. This bit only takes effect when the 3-wire mode is enabled.
13		SIF1_PARA_2PIN	Enable 2-data-pin parameter protocol not recommend to use
12		SIF1_PIX_2PIN	Enable 2-data-pin protocol
10:8		SIF1_2PIN_SIZE	Interface size of Serial interface 0 in 2-data-pin protocol. This size configuration takes effect only when data is actually transmitted in 2-data-pin protocol. Each transaction would be transmitted in bit specified as field description below.



Bit(s)	Mnemonic	Name	Description
			010: 16 bits 011: 18 bits 100: 24 bits 110: 12 bits
7		SIFO_CS_STAY_LO W	Enable the CS_Stay_Low mode for frame pixel data transmission in both 1-data-pin and 2-data-pin protocol
6		SIF0_SINGLE_A0	Enable the Single A0 mode for frame pixel data transmission in 1-data-pin or 2-data-pin protocol. This bit only takes effect when the 3-wire mode is enabled.
5		SIFO_PARA_2PIN	Enable 2-data-pin parameter protocol not recommend to use
4		SIFO_PIX_2PIN	Enable 2-data-pin protocol
2:0		SIF0_2PIN_SIZE	Interface size of Serial interface 0 in 2-data-pin protocol. This size configuration takes effect only when data is actually transmitted in 2-data-pin protocol. Each transaction would be transmitted in bit specified as field description below.
			010: 16 bits 011: 18 bits 100: 24 bits 110: 12 bits

## A045001C LCD SIF\_TIMI LCD Serial Interface 0 Timing Register

000000	00
--------	----

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name									CSS					CSH				
Type									RW				RW					
Reset									0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name		RD	1ST			RD2ND				WR1ST				WR	R2ND			
Type		R'	W			RW				RW				R	RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s) Mner	monic Name	Description
23:20	CSS	chip select setup time
19:16	CSH	chip select hold time
15:12	RD1ST	The first phase timing of LSCK when read transfer
11:8	RD2ND	The second phase timing of LSCK when read transfer
7:4	WR1ST	The first phase timing of LSCK when write transfer
3:0	WR2ND	The second phase timing of LSCK when write transfer

## $A0450020 \quad \frac{LCD \quad SIF \quad TIMI}{NG1} LCD \ Serial \ Interface \ 1 \ Timing \ Register$

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name									CSS					CSH				
Type									RW					RW				
Reset									0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name		RD	1ST			RD2ND			WR1ST					WR	R2ND			
Type		R'	W			RW			RW					R'	W			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		



Bit(s)	Mnemonic	Name	Description
23:20		CSS	chip select setup time
19:16		CSH	chip select hold time
15:12		RD1ST	The first phase timing of LSCK when read transfer
11:8		RD2ND	The second phase timing of LSCK when read transfer
7:4		WR1ST	The first phase timing of LSCK when write transfer
3:0		WR2ND	The second phase timing of LSCK when write transfer

A0450028 <u>LCD SCNF</u> LCD Serial Interface Configuration Register 100000	0000
---	------

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								SIF_ HW_ CS								
Type								RW								
Reset								0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIF1_ DIV2		SIF1_ 1ST_P OL	SIF1_ SDI	SIF1_ 3WIR E	SI	F1_SIZ	ZE	SIFO_ DIV2	SCK_	SIFO_ 1ST_P OL	SIFO_ SDI	SIFO_ 3WIR E	SI	FO_SI	ZE
Type	RW	RW	RW	RW	RW		RW		RW	RW	RW	RW	RW		RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
24		SIF_HW_CS	Hardware controls serial interface chip select.  0: the chip select of serial interface is controlled by software by manipulating register LCD_SCNF_CS  1: the chip select of serial interface is controlled by hardware.
15		SIF1_DIV2	Slow down the serial interface 1 timing 0: Disable 1: Enable
14		SIF1_SCK_DEF	The default value of LSCK for serial interface 1 when not transfer data  0: The default of LSCK is low 1: The default of LSCK is high
13		SIF1_1ST_POL	The first phase polarity of LSCK for serial interface 1 0: The first phase of LSCK is low 1: The first phase of LSCK is high
12		SIF1_SDI	Set to 1 to read data from LSDI pin, otherwise LCD will use the bi-directional LSDA pin
11		SIF1_3WIRE	Enable 3 wire mode of serial interface 1. Serial interface will transfer an A0 bit before transferring the MSB of each transcation
10:8		SIF1_SIZE	Interface size of Serial interface 1. Each transaction will transmit this many bits.  000: 8bits 001: 9bits 010: 16bits 011: 18bits 100: 24bits 101: 32bits
7		SIF0_DIV2	Slow down the serial interface 0 timing 0: Disable 1: Enable
6		SIFO_SCK_DEF	The default value of LSCK for serial interface 0 when not transfer data  0: The default of LSCK is low




Bit(s) M	Inemonic	Name	Description
			1: The default of LSCK is high
5		SIF0_1ST_POL	The first phase polarity of LSCK for serial interface 0 0: The first phase of LSCK is low 1: The first phase of LSCK is high
4		SIF0_SDI	Set to 1 to read data from LSDI pin, otherwise LCD will use the bi-directional LSDA pin
3		SIF0_3WIRE	Enable 3 wire mode of serial interface 0. Serial interface will transfer an A0 bit before transferring the MSB of each transcation
2:0		SIF0_SIZE	Interface size of Serial interface 0. Each transaction will transmit this many bits.
			000: 8bits 001: 9bits 010: 16bits 011: 18bits 100: 24bits 101: 32bits

#### A045002C LCD SCNF CS LCD Serial Interface Chip Select Register

0000000	)3
---------	----

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															CS1	CS0
Type															RW	RW
Reset															1	1

Bit(s) Mno	emonic Name	Description
1	CS1	Directly control the value of the Chip Select pin LSCE1. This bit takes effect only when LCD_SIF_CON.SIF_HW_CS=0.
0	CS0	Directly control the value of the Chip Select pin LSCEO. This bit takes effect only when LCD_SIF_CON.SIF_HW_CS=0.



CSS = (LCD\_SIF0\_TIMING.CSS\*(LCD\_SIF\_CON.SIF0\_DIV2+1)) + 1; CSH = (LCD\_SIF0\_TIMING.CSH\*(LCD\_SIF\_CON.SIF0\_DIV2+1)) + 1; RD\_1ST = (LCD\_SIF0\_TIMING.RD\_1ST\*(LCD\_SIF\_CON.SIF0\_DIV2+1)) + 1; RD\_2ND = (LCD\_SIF0\_TIMING.RD\_2ND\*(LCD\_SIF\_CON.SIF0\_DIV2+1)) + 1; All the above parameter are in unit of lcd working clock cycle time, 9.615384ns.

Figure 23-4. LCD serial interface read timing diagram






Figure 23-5. LCD serial interface read waveform example





Figure 23-6. LCD serial interface write timing diagram



CSHW = 2 cycles when transfer pixel data. CSHW = 4 cycles when transfer commands.

One cycle = 9.615384ns.

Figure 23-7. LCD serial interface write waveform example

#### **Tearing Control**

When moving pictures are played, LCD controller must be synchronized to LCM scanning timing to prevent tearing on screen. The LCD controller provides two methods to synchronize to LCM, and one time-out counter to get LCM scanning speed.

The first synchronous method is "hardware TE" mode. In this mode, LCD controller can be programmed to wait certain time interval after LCM TE signal is received, and then starts to update LCM.

The second synchronous method is "read scan line" mode, which doesn't need to connect TE signal from LCM to LCD controller. Instead, this mode uses reading LCM current scan line to synchronize to LCM scanning.

If we know the LCM scanning speed and LCM current scan line, we can use a counter to synchronize to LCM, and wait a proper time to start transferring to prevent tearing. "Read scan line" mode provides the capability to read LCM current scan line. And the time-out counter provides the capability to get the LCM scanning speed.

#### Sync Mode 0: "Hardware TE" mode

In sync mode = 0, LCD will start to transfer data to LCM after receiving TE signal plus counting a set number of horizontal sync lines. The LCM scanning time of each horizontal sync line is set by LCD\_SYNC\_LCM\_SIZE.HTT, which indicates how long a LCM horizontal line is in units of 16\*T, where T is the cycle time of LCD working clock. Cycle time is 9.615384 ns (104MHz). After receiving a TE edge, LCD will count LCD\_SYNC\_CNT.WAITLINE number of lines and then begin updating the new frame to the LCM. To use this mode, please follow these steps:

- Set LCD\_TECON.SYNC\_MODE = 0 and LCD\_TECON.SYNC\_EN = 1
- Set LCD\_SYNC\_LCM\_SIZE.HTT to the correct value. See for more information on this. Also see below "HTT Calibration" section for more information on this.
- Set LCD\_SYNC\_CNT.WAITLINE to the number of lines you wish to wait before updating the LCM.
- Set other registers (ROI, Layer, etc.) and start the LCD controller by setting LCD\_START.START = 1 (from 0).





Figure 23-8. SYNC\_MODE = 0

#### Sync Mode 1: "Read scan line" mode

In sync mode 1, LCD will not use the TE pin to detect the LCM scan line position. Instead, software must read the LCM scan line from the LCM register. When software reads a specified port, LCD will interpret this and automatically begin its internal TE counter at the read LCM scan line position. Scan line 0 indicates the beginning (the first edge, either rising or falling edge) of VSYNC as shown in . The LCD ROI begins during the V active region (vact).



vtt: vertical total lines

vsync: vertical sync width

vbp: vertical back porch vfp: vertical front porch

vact: vertical active region

Figure 23-9. LCM Scan Line Timing



Typically, the scan line register is divided into 2 parameters (each parameter is 1 byte) and 1 dummy read. To read the current LCM scan line, software uses the following steps: (assume the LCM is on Serial CSO)

- 1. Set LCD\_TECON.SYNC\_MODE = 1 and LCD\_TECON.SYNC\_EN = 1
- 2. Set LCD SYNC LCM.VTT size to the number of LCM vertical total lines including blanking.
- 3. Set LCD\_SYNC\_LCM.HTT to the correct timing parameter. See below "HTT Calibration" section for more information on this.
- 4. Set LCD\_SYNC\_CNT.WAITLINE to the LCM scan line number where you wish to start updating the frame.
- 5. Start the LCD by setting LCD START.START = 1 (from 0).
- 6. Write "read scan line command" to LCD\_SCMD0.
- 7. If the LCM needs a dummy read, then read LCD\_SDATO. This step can be skipped if no dummy read is required.
- 8. Read port LCD\_SDAT0\_SYNC0 to latch the first parameter of LCM current scan line into LCD internal counter.
- 9. Read port LCD\_SDAT0\_SYNC1 to latch the second parameter into the LCM internal counter and begin the TE counter. SW must use an 8 bit read for this parameter or else the top byte will be covered. If the interface size is greater then 8/9 bits and there is only 1 parameter to read, the SW may skip step 7 and only use step 8. In this case, SW may use a 16 or 32 bit read to this port.

In , the LCM has 240 total horizontal lines including blanking. Assume we want LCD to begin updating at Point A because the partial update begins at this point. In this case, we should set VTT = 240 and WAITLINE = 3. When SW takes steps 6 and 7 above, assume the returned value is Point B. This means the TE internal counter will count up to Line 239 and loop back to 0. The counter will count until Point A is reached and then begin updating the LCM. Note that Line 0 is typically not within the active LCM region.




Figure 23-10. TE Scan Line Example



#### Table 23-2. LCD TE Ports

Name	Function
LCD_SDAT*_SYNC0	Latches the first parameter of the LCM current scan line into the TE counter. The first parameter must be the high byte of the LCM current scan line.
LCD_SDAT*_SYNC1	Latches the second parameter of the LCM current scan line into the TE counter and begin the counter.
LCD_SDAT*_HTT	Read once to begin HTT calculation. Read again to stop the calculation. This can only be used when LCD is idle.

#### HTT Calibration

The HTT parameter can be calculated from the LCM datasheet. However, if SW wants a more automatic method to calculate HTT, then SW can use the HTT timeout interrupt mechanism. The steps are as follows:

- 1. Make sure LCD is in the IDLE state (LCD\_START.START = 0 and LCD\_STA = 0).
- 2. Set HTT = 256.
- 3. Set LCD CALC HTT.TIMEOUT to 128.
- 4. Enable the HTT timeout interrupt in LCD\_INTEN.HTT.
- 5. Read LCM current scan line and start HTT timeout counter.
  - 5.1 Write "read scan line command" to LCD\_SCMD0, or other interface command port depending on which interface is used.
  - 5.2 If the LCM needs a dummy read, then read LCD\_SDAT0. This step can be skipped if no dummy read is required.
  - 5.3 If there are two parameters of LCM current scan line, read port LCD\_SDAT0 to get the first parameter of LCM current scan line. If there is only one parameter, this step should be skipped.
  - 5.4 Read LCD\_SDATO\_HTT to get the second parameter (or to get the only one parameter) of LCM current scan line and also start HTT timeout counter. Software must use the data read in step 5.3 and 5.4 to construct LCM current scan line.
- 6. LCD will begin counting cycles. When LCD\_CALC\_HTT.COUNT reaches LCD\_CALC\_HTT.TIMEOUT, LCD will issue the HTT timeout interrupt. Software should do step 5 again to get LCM current scan line and stop HTT timeout counter..
- 7. Assume the first scan line read in step5 is SEO and the second read in step6 is SE1. Then the scanning time of one line is:

if (SE1>SE0)

Scanning time of one line (in unit of LCD working clock cycle)

= (LCD\_CALC\_HTT.COUNT\*256) / (SE1 - SE0)

else

Scanning time of one line (in unit of LCD working clock cycle)

= (LCD CALC HTT.COUNT\*256) / (SE1 – SE0 + vertical total lines including blanking)

AIROHIN-

### **MT2523 Series Reference Manual**

8. The scanning time of one line can be used in both sync mode 0 and mode 1 by setting

LCD\_SYNC\_LCM\_SIZE.HTT = (Scanning time of one line)/16;

# A0450048 LCD SYNC LC Sync LCM Size Register

00010001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						VTT										
Type										R	W					
Reset					0	0	0	0	0	0	0	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											H	TT				
Type											R	W				
Reset		_					0	0	0	0	0	0	0	0	0	1

Bit(s) M	nemonic Name	Description
27:16	VTT	Vertical Timing
		Set the number of horizontal LCM lines including blanking lines. VTT must be greater than 0.
9:0	HTT	Horizontal Timing
		Indicate how long a LCM horizontal line is in unites of $16*T$ which T is the LCD cycle time.

## A045004C LCD SYNC C LCD Sync Counter Register

00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						SCANLINE										
Type										R	U					
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										WAIT	LINE					
Type										R'	W					
Reset					0	0	0	0	0	0	0	0	0	0	0	1

Bit(s) Mnemonic	Name	Description
27:16	SCANLINE	Current TE counter value
11:0	WAITLINE	<b>TE Delay</b> SCANLINE will count until it reaches this value and a TE interrupt will be issued (if enabled). LCD will then begin updating a frame. WAITLINE must be greater than 0.

#### A0450050 LCD TECON LCD Tearing Control Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SW_T E					TE_C OUNT ER_E N	DSI_ END_ CTL	DSI_S TART _CTL					TE_R EPEA T	SYNC _MO DE	TE_E DGE_ SEL	SYNC _EN
Type	RW					RW	RW	RW					RW	RW	RW	RW
Reset	0					0	0	0					0	0	0	0



Bit(s)	Mnemonic	Name	Description
15		SW_TE	Software TE Software emulated TE signal. Write this bit from 0 to 1 will let LCD act like a TE signal has been received. This is only used for SYNC_MODE = 0.
10		TE_COUNTER_EN	The way DSI leaves wait TE state 0: by DSI's TE signal 1: by LCD's TE counter
9		DSI_END_CTL	DSI produce eof 0: end indication is by DSI vde falling 1: end indication is by DSI frame done signal
8		DSI_START_CTL	DSI produces sof 0: start byDSI vsync falling 1: start by DSI TE event
3		TE_REPEAT	repeat mode 0: update LCM once every TE signal coming 1: repeat updaing LCM after TE signal coming
2		SYNC_MODE	TE Sync Mode:  Select the TE type to use (0: LCd working cycle time *16 *HTT *LINES ns) 0: LCD updates when a TE edge is detected and a specified delay has passed. 1: LCD updates when software read the current LCM scanline and LCD has counted from the current scanline the specified update scanline.
1		TE_EDGE_SEL	<b>TE Edge Select</b> Select which edge is used to detect a TE signal 0: Rising edge 1: Falling edge
0		SYNC_EN	Sync Enable Enable or Disable LCD TE control 0: Disable 1: Enable

### A0450080 <u>LCD\_ROICON</u> LCD Region of Interest Control Register

0	0	0	0	0	0	0	0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ENO	EN1	EN2	EN3		COLO R_EN		SEND _RES _MO D								
Type	RW	RW	RW	RW		RW	RW	RW								
Reset	0	0	0	0		0	0	0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ENC			COMMAND								FN	ΛT			
Type	RW				R	·W						R'	W			
Reset	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		EN0	Layer 0 window enable control
30		EN1	Layer 1 window enable control
29		EN2	Layer 2 window enable control
28		EN3	Layer 3 window enable control
26		COLOR_EN	Enable the data path through mm_color
			0: Disable the data path through mm_color 1: Enable the data path through mm_color
25		IF24	24 Bit Data bus Enable:



Bit(s)	Mnemonic	Name	Description
			0: ROI BUS width set to FMT specified width 1: ROI BUS width set to 24 bit width
24		SEND_RES_MOD	Send Residual Odd Pixel
~ 1			When the LCD Interface is configured to send 2 pixels/cycle or 2 pixels/3 cycles and the ROI width is odd, the last pixel of each line will not form a pixel pair. If the ROI height is odd as well, the last pixel of the frame will also not be a pixel pair. In each case, the LCD Interface will send extra data to fill in for the missing pixel. This setting allows one to choose how the extra data will be sent.  O: Send the residual odd pixel per frame. In this mode, the last pixel of a line is combined with an extra byte and sent to LCM. LCD driver should not care this extra byte.  EX: ROI is 3x2, the output sequence is ROGO pixel 0 of line 0  BOR1  G1B1  R2G2  B2R1 LCD driver should not care R1  ROGO pixel 0 of line 1  BOR1  G1B1  R2G2
			B2R1 LCD driver should not care R1
15		ENC	1: Send the residual odd pixel per frame. In this mode, the last pixel of a line is combined with the first pixel of the next line as a two-pixel-pair, and is sent to LCM EX: ROI is 3x2, the output sequence is ROGO pixel0 of line 0 BOR1 G1B1 R2G2 B2R0 pixel 0 of line 1 G0B0 R1G1 B1R2 G2B2 ROGO pixel 0 of line 2 BOR1 G1B1 R2G2 B2R1 LCD driver should not care R1.
15		ENC	Command Transfer Enable Control
			<ul><li>0: Only send pixel data to LCM, not send commands in command queue.</li><li>1: Send commands in command queue first, and then send pixel data to LCM. The number of commands to be sent is specified by COMMAND.</li></ul>
13:8		COMMAND	Number of commands to be sent to LCD module. N means N+1 commands will be sent. Maximum value is 63.
7:0		FMT	ROI Transfer Format
			Specify the interface size and transfer color format of the ROI. The interface size should match the Parallel/Serial Interface size setting. FORMAT is divided into several fields: Bit 0: Sequence (0:BGR, 1: RGB) Bit 1: Significance Bit 2: Padding Bit 5-3: Color format (010: RGB565, 011: RGB666, 100: RGB888) Bit 7-6: Interface size (00: 8 bit, 01: 16 bit, 10: 9 bit, 11: 18 bit)



#### Table 23-3. WROICON.FORMAT List

format	I/F width	padding	significance	sedneuce	throughput (pixel/cycle)	output sequence
		x	0	0	1pixel/2cycle	R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> G <sub>5</sub> G <sub>4</sub> G <sub>3</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>
	8	x	0	1	1pixel/2cycle	B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> G <sub>5</sub> G <sub>4</sub> G <sub>3</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>
		x	1	0	1pixel/2cycle	$G_2G_1G_0B_4B_3B_2B_1B_0$ $R_4R_3R_2R_1R_0G_5G_4G_3$
		x	1	1	1pixel/2cycle	$G_2G_1G_0R_4R_3R_2R_1R_0$ $B_4B_3B_2B_1B_0G_5G_4G_3$
RGB56		x	0	0	1pixel/2cycle	G <sub>3</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> G <sub>5</sub> G <sub>4</sub> G <sub>3</sub> B <sub>0</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>
5	9	x	0	1	1pixel/2cycle	G <sub>3</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> G <sub>5</sub> G <sub>4</sub> G <sub>3</sub> R <sub>0</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>
		x	1	0	1pixel/2cycle	B <sub>0</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> G <sub>3</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> G <sub>5</sub> G <sub>4</sub> G <sub>3</sub>
		x	1	1	1pixel/2cycle	$R_0G_2G_1G_0R_4R_3R_2R_1R_0$ $G_3B_4B_3B_2B_1B_0G_5G_4G_3$
	16	Х	Х	0	1pixel/1cycle	$R_4R_3R_2R_1R_0G_5G_4G_3G_2G_1G_0B_4B_3B_2B_1B_0$
		х	х	1	1pixel/1cycle	$B_{4}B_{3}B_{2}B_{1}B_{0}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}R_{4}R_{3}R_{2}R_{1}R_{0} \\$
	18	х	х	0	1pixel/1cycle	xxR <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> G <sub>5</sub> G <sub>4</sub> G <sub>3</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>
		Х	Х	1	1pixel/1cycle	$xxB_4B_3B_2B_1B_0G_5G_4G_3G_2G_1G_0R_4R_3R_2R_1R_0$
		0	0	0	1pixel/3cycle	$R_5R_4R_3R_2R_1R_0xx$ $G_5G_4G_3G_2G_1G_0xx$ $B_5B_4B_3B_2B_1B_0xx$
	0	0	0	1	1pixel/3cycle	$B_5B_4B_3B_2B_1B_0xx$ $G_5G_4G_3G_2G_1G_0xx$ $R_5R_4R_3R_2R_1R_0xx$
RGB66	8	0	1	0	1pixel/3cycle	$B_5B_4B_3B_2B_1B_0xx$ $G_5G_4G_3G_2G_1G_0xx$ $R_5R_4R_3R_2R_1R_0xx$
6		0	1	1	1pixel/3cycle	$R_5R_4R_3R_2R_1R_0xx$ $G_5G_4G_3G_2G_1G_0xx$ $B_5B_4B_3B_2B_1B_0xx$
		1 0 0 1	1pixel/3cycle	$xxR_5R_4R_3R_2R_1R_0$ $xxG_5G_4G_3G_2G_1G_0$ $xxB_5B_4B_3B_2B_1B_0$		
		1	0	1	1pixel/3cycle	xxB <sub>5</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> xxG <sub>5</sub> G <sub>4</sub> G <sub>3</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> xxR <sub>5</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>



format	I/F width	padding	significance	sednence	throughput (pixel/cycle)	output sequence
		1	1	0	1pixel/3cycle	$xxB_5B_4B_3B_2B_1B_0 \\ xxG_5G_4G_3G_2G_1G_0 \\ xxR_5R_4R_3R_2R_1R_0$
		1	1	1	1pixel/3cycle	$xxR_5R_4R_3R_2R_1R_0$ $xxG_5G_4G_3G_2G_1G_0$ $xxB_5B_4B_3B_2B_1B_0$
		х	0	0	1pixel/2cycle	$R_5R_4R_3R_2R_1R_0G_5G_4G_3$ $G_2G_1G_0B_5B_4B_3B_2B_1B_0$
	9	х	0	1	1pixel/2cycle	$B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}G_{5}G_{4}G_{3} \\ G_{2}G_{1}G_{0}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}$
		х	1	0	1pixel/2cycle	$G_2G_1G_0B_5B_4B_3B_2B_1B_0$ $R_5R_4R_3R_2R_1R_0G_5G_4G_3$
		х	1	1	1pixel/2cycle	G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> R <sub>5</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> B <sub>5</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> G <sub>5</sub> G <sub>4</sub> G <sub>3</sub>
		0	0	0	2pixel/3cycle	$R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}xxxx \\ B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}xxxx \\ G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}xxxx \\$
		0	0	1	2pixel/3cycle	B <sub>5</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> G <sub>5</sub> G <sub>4</sub> G <sub>3</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> xxxx R <sub>5</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> B <sub>5</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> xxxx G <sub>5</sub> G <sub>4</sub> G <sub>3</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> R <sub>5</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> xxxx
		0	1	0	2pixel/3cycle	G <sub>5</sub> G <sub>4</sub> G <sub>3</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> B <sub>5</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> xxxx B <sub>5</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> R <sub>5</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> xxxx R <sub>5</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> G <sub>5</sub> G <sub>4</sub> G <sub>3</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> xxxx
	16	0	1	1	2pixel/3cycle	G <sub>5</sub> G <sub>4</sub> G <sub>3</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> R <sub>5</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> xxxx R <sub>5</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> B <sub>5</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> xxxx B <sub>5</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> G <sub>5</sub> G <sub>4</sub> G <sub>3</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> xxxx
RGB66		1	0	0	2pixel/3cycle	$\begin{aligned} & xxxxR_5R_4R_3R_2R_1R_0G_5G_4G_3G_2G_1G_0 \\ & xxxxB_5B_4B_3B_2B_1B_0R_5R_4R_3R_2R_1R_0 \\ & xxxxG_5G_4G_3G_2G_1G_0B_5B_4B_3B_2B_1B_0 \end{aligned}$
6		1	0	1	2pixel/3cycle	xxxxB <sub>5</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> G <sub>5</sub> G <sub>4</sub> G <sub>3</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> xxxxR <sub>5</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub> B <sub>5</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> xxxxG <sub>5</sub> G <sub>4</sub> G <sub>3</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub> R <sub>5</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>
		1	1	0	2pixel/3cycle	$\begin{array}{c} xxxxG_5G_4G_3G_2G_1G_0B_5B_4B_3B_2B_1B_0 \\ xxxxB_5B_4B_3B_2B_1B_0R_5R_4R_3R_2R_1R_0 \\ xxxxR_5R_4R_3R_2R_1R_0G_5G_4G_3G_2G_1G_0 \end{array}$
		1	1	1	2pixel/3cycle	$\begin{array}{c} xxxxxG_5G_4G_3G_2G_1G_0R_5R_4R_3R_2R_1R_0 \\ xxxxxR_5R_4R_3R_2R_1R_0B_5B_4B_3B_2B_1B_0 \\ xxxxxB_5B_4B_3B_2B_1B_0G_5G_4G_3G_2G_1G_0 \end{array}$
	18	х	х	0	1pixel/1cycle	$R_5R_4R_3R_2R_1R_0G_5G_4G_3G_2G_1G_0B_5B_4B_3B_2B_1B_0\\$
		Х	Х	1	1pixel/1cycle	$B_5B_4B_3B_2B_1B_0G_5G_4G_3G_2G_1G_0R_5R_4R_3R_2R_1R_0\\$
	24	0	Х	0	1pixel/1cycle	$R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}xxG_{5}G_{4}G_{3}G_{2}G_{1}G_{0}xxB_{5}B_{4}B_{3}B_{2}B_{1}B_{0}xx$



format	I/F width	padding	significance	eouenbes	throughput (pixel/cycle)	output sequence
		0	х	1	1pixel/1cycle	$B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}xxG_{5}G_{4}G_{3}G_{2}G_{1}G_{0}xx \ R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}xx \\$
		1	Х	0	1pixel/1cycle	$xxR_5R_4R_3R_2R_1R_0xxG_5G_4G_3G_2G_1G_0xxB_5B_4B_3B_2B_1B_0$
		1	Х	1	1pixel/1cycle	$xxB_5B_4B_3B_2B_1B_0xxG_5G_4G_3G_2G_1G_0xxR_5R_4R_3R_2R_1R_0$
RGB88	8	х	0	0	1pixel/3cycle	$R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}$ $G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}$ $B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}$
		х	0	1	1pixel/3cycle	$B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0} \\ G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0} \\ R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}$
	8	х	1	0	1pixel/3cycle	$B_7B_6B_5B_4B_3B_2B_1B_0 \\ G_7G_6G_5G_4G_3G_2G_1G_0 \\ R_7R_6R_5R_4R_3R_2R_1R_0$
		х	1	1	1pixel/3cycle	$R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}$ $G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}$ $B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}$
		х	0	0	1pixel/3cycle	$\begin{array}{c} R_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0} \\ G_{0}G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0} \\ B_{0}B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0} \end{array}$
	9	х	0	1	1pixel/3cycle	$\begin{array}{c} B_{0}B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0} \\ G_{0}G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0} \\ R_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0} \end{array}$
RGB88		x	1	0	1pixel/3cycle	$\begin{array}{c} B_{0}B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0} \\ G_{0}G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0} \\ R_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0} \end{array}$
		х	1	1	1pixel/3cycle	$\begin{array}{c} R_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0} \\ G_{0}G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0} \\ B_{0}B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0} \end{array}$
		х	0	0	2pixel/3cycle	$R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}\\ B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}\\ G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}\\$
	16	х	0	1	2pixel/3cycle	$B_7B_6B_5B_4B_3B_2B_1B_0G_7G_6G_5G_4G_3G_2G_1G_0\\R_7R_6R_5R_4R_3R_2R_1R_0B_7B_6B_5B_4B_3B_2B_1B_0\\G_7G_6G_5G_4G_3G_2G_1G_0R_7R_6R_5R_4R_3R_2R_1R_0$
		х	1	0	2pixel/3cycle	$G_7G_6G_5G_4G_3G_2G_1G_0B_7B_6B_5B_4B_3B_2B_1B_0\\ B_7B_6B_5B_4B_3B_2B_1B_0R_7R_6R_5R_4R_3R_2R_1R_0\\ R_7R_6R_5R_4R_3R_2R_1R_0G_7G_6G_5G_4G_3G_2G_1G_0$
RGB88	16	х	1	1	2pixel/3cycle	G7G6G5G4G3G2G1G0R7R6R5R4R3R2R1R0 R7R6R5R4R3R2R1R0B7B6B5B4B3B2B1B0 B7B6B5B4B3B2B1B0G7G5G5G4G3G2G1G0



format	I/F width	padding	significance	sedneuce	throughput (pixel/cycle)	output sequence
		х	0	0	2pixel/3cycle	$\begin{array}{l} xxR_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0} \\ xxB_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0} \\ xxG_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0} \end{array}$
	18	х	0	1	2pixel/3cycle	$\begin{array}{c} xxB_7B_6B_5B_4B_3B_2B_1B_0G_7G_6G_5G_4G_3G_2G_1G_0\\ xxR_7R_6R_5R_4R_3R_2R_1R_0B_7B_6B_5B_4B_3B_2B_1B_0\\ xxG_7G_6G_5G_4G_3G_2G_1G_0R_7R_6R_5R_4R_3R_2R_1R_0 \end{array}$
		х	1	0		$\begin{array}{c} xxG_7G_6G_5G_4G_3G_2G_1G_0B_7B_6B_5B_4B_3B_2B_1B_0 \\ xxB_7B_6B_5B_4B_3B_2B_1B_0R_7R_6R_5R_4R_3R_2R_1R_0 \\ xxR_7R_6R_5R_4R_3R_2R_1R_0G_7G_6G_5G_4G_3G_2G_1G_0 \end{array}$
		х	1	1	2pixel/3cycle	$\begin{array}{c} xxG_7G_6G_5G_4G_3G_2G_1G_0R_7R_6R_5R_4R_3R_2R_1R_0 \\ xxR_7R_6R_5R_4R_3R_2R_1R_0B_7B_6B_5B_4B_3B_2B_1B_0 \\ xxB_7B_6B_5B_4B_3B_2B_1B_0G_7G_5G_5G_4G_3G_2G_1G_0 \end{array}$
	24	х	х	0	1pixel/1cycle	$R_7R_6R_5R_4R_3R_2R_1R_0G_7G_5G_5G_4G_3G_2G_1G_0B_7B_6B_5B_4B_3B_2B_1B_0$
	24	х	Х	1	1pixel/1cycle	$B_7B_6B_5B_4B_3B_2B_1B_0$ $G_7G_5G_5G_4G_3G_2G_1G_0R_7R_6R_5R_4R_3R_2R_1R_0$

Mapping of data order in 2-data-pin protocol with WROICON.FORMAT

General Express	ion																									
Sequence setting written to SIF_SF	g in LCD_WROICON/D PE_SDAT port	Pata	D23	D22	  D21 	D20	       	  D18	D17	  D16	D15	D14	  D13 	D12	D11	    D10 	  D9 	D8	  D7 	D6	D5	D4	þ3 !	D2	þ1	  D0 
	SIF_2PIN_SIZE (I/F width)				•							•										•				
	24				• • • •		••• • • •							D13 D1	• • • • •											
Output sequence in 2- data-pin	18	+		D17 D8												•										
uata-piii	16	+		D15 D7	/T.T.:	7	7.77	D11 D3		7	7.7.		•													
	12			D11	D10	D9		D7	D6 D0			•														

# $\begin{array}{ccc} A0450084 & \frac{LCD & WROIOF}{\underline{S}} & LCD & Region of Interest Window Offset \\ \hline Register \end{array}$

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										<b>Y</b> _	OFFS	ET				
Type											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										<b>X</b> _	OFFS	ET				
Type											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s) M	nemonic Name	Description
26:16	Y_OFFSET	ROI Window Column Offset, please see figure 13.
10:0	X_OFFSET	ROI Window ROW Offset, please see figure 13.

### A0450088 LCD WROICA COMPANY LCD Region of Interest Command Address Register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										AD	DR					
Type										R	W					
Reset									0	0	0	0				

Bit(s) Mne	monic Name	Description
7:4	ADDR	LCM Address
		There are only 5 possible values that may be set for ADDR: Oh: Commands are sent to LCD-B LCM CSO and the AO bit will be set to O. 2h: Commands are sent to LCD-B LCM CS1 and the AO bit will be set to O. 4h: Commands are sent to LCD-B LCM CS2 and the AO bit will be set to O. 8h: Commands are sent to LCD-C LCM CSO and the AO bit will be set to O. Ah: Commands are sent to LCD-C LCM CS1 and the AO bit will be set to O.

### A045008C LCD WROIDA DD LCD Region of Interest Data Address Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										AD	DR					
Type										R'	W					
Reset									0	0	0	0				_

Bit(s) Mne	monic Name	Description
7:4	ADDR	LCM Address
,, <u>-</u>		There are only 5 possible values that may be set for ADDR: 1h: Commands are sent to LCD-B LCM CS0 and the A0 bit will be set to 1. 3h: Commands are sent to LCD-B LCM CS1 and the A0 bit will be set to 1. 5h: Commands are sent to LCD-B LCM CS2 and the A0 bit will be set to 1. 9h: Commands are sent to LCD-C LCM CS0 and the A0 bit will be set to
		<ol> <li>Bh: Commands are sent to LCD-C LCM CS1 and the A0 bit will be set to</li> <li>1.</li> </ol>



### A0450090 $\frac{LCD \ WROISIZ}{E}$ LCD Region of Interest Size Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											ROW					
Type											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											COL					
Type											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	monic Name	Description
26:16	ROW	ROI Window Row Size
		Specify the number of rows in the ROI window.
10:0	COL	ROI Window Column Size
		Specify the number of columns in the ROI window.





Figure 23-11. Layers and ROI setting





Each row is separated by a pitch when written to memory. The pitch between each line is specified by WROI\_W2M\_PITCH

Figure 23-12. ROI write to memory setting

A045009C LCD WROLB LCD Region of Interest Background Color Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name				ALI	PHA				RED									
Type				R	W				RW									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name				GRI	EEN				BLUE									
Type		RW										R	W					
Reset	0	0 0 0 0 0 0 0 0								0	0	0	0	0	0	0		

Bit(s) Mner	nonic Name	Description
31:24	ALPHA	Alpha component of ROI window's background color
23:16	RED	Red component of ROI window's background color
15:8	GREEN	Green component of ROI window's background color
7:0	BLUE	Blue component of ROI window's background color

A04500B0 LCD Lowinc LCD Layer 0 Window Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						RGB_ SWAP		DST_ KEYE N		CLR	FMT			DITH ER_E N		BYTE _SWA P
Type						RW		RW		R	W			RW		RW
Reset						0		0	0	0	0	0		0		0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRC	SRC_ KEYE N	R	COTAT	E			ALPH A_EN				ALF	PHA			
Type	RW	RW		RW				RW	RW							
Reset	0	0	0	0	0			0	0	0	0	0	0	0	0	0





Bit(s)	Mnemonic	Name	Description
26		RGB_SWAP	Swap RGB order of pixel data read from memory.
24		DST_KEYEN	Enable destination color key. If the color format is YUYV422, this function is not supported.
23:20		CLRFMT	Color format  0000: 8bpp indexed color 0001: RGB565 0010: YUYV422 0011: RGB888 0100: ARGB8888 0101: PARGB8888 0111: ARGB6666 1000: PARGB6666
			1000: PARGB0000 1001: 4bpp index color mode 1010: 2bpp index color mode 1011: 1bpp index color mode 1000: PARGB6666 Others: Reserved
18		DITHER_EN	Enable dithering. Please refer to LCD_DITHERCON
16		BYTE_SWAP	Swap high byte and low byte of pixel data read from memory.
15		SRC	Disable auot-increment of the source pixel address. It makes the value of each pixel is the same as the first pixel of this frame. It is just for debug.
14		SRC_KEYEN	Enable source color key. If the color format is YUYV422, this function is not supported
13:11		ROTATE	Rotation configuration 000: no rotation 001: 90 degree rotation (counterclockwise, single request only) 010: 180 degree rotation (counterclockwise) 011: 270 degree rotation (counterclockwise, single request only) 100: Horizontal flip 101: Horizontal flip then 90 degree rotation (counterclockwise, single request only) 110: Horizontal flip then 180 degree rotation (counterclockwise) 111: Horizontal flip then 270 degree rotation (counterclockwise, single request only)
8		ALPHA_EN	Enable alpha blending
7:0		ALPHA	Constant alpha value

Note: SRC\_KEYEN and DST\_KEYEN are exclusive setting. They can't be enabled at the same time.

RGB\_SWP Swap RGB order of pixel data read from memory






Figure 23-13. Layer source RGB format

The byte order in memory of YUYV422 is described in . Y0 is the Y component of the first pixel, P0. Y1 is the Y component of the second pixel, P1.




Figure 23-14. YUYV422 byte order in memory

Note: When use YUYV422 mode, the pitch of this layer (LCD\_LxWINPITCH) must be even, and the base address (LCD\_LxWINADD) of this layer also must be 4-byte aligned. Source color key and destination color key are NOT supported in YUYV422 mode.



Note: If color depth is YUYV422, the YUYV422 source will be translated to RGB domain and then overlaid. The YUV to RGB transformation is following the equations.

$$\begin{pmatrix} R \\ G \\ B \end{pmatrix} = \frac{1}{32} \times \begin{bmatrix} 32 & 0 & 45 \\ 32 & -11 & -23 \\ 32 & 57 & 0 \end{bmatrix} \bullet \begin{pmatrix} Y \\ U - 128 \\ V - 128 \end{pmatrix}$$

The alpha blending formula is selected by source color format automatically.

If source color format is RGB565, RGB888 or YUYV422 then the alpha blending formula is

$$\label{eq:dst.r} \begin{split} & dst.r = dst.r * (0xff - SCA) / 0xff + src.r * SCA / 0xff; \\ & dst.g = dst.g * (0xff - SCA) / 0xff + src.g * SCA / 0xff; \\ & dst.b = dst.b * (0xff - SCA) / 0xff + src.b * SCA / 0xff; \\ & dst.a = dst.a * (0xff - SCA) / 0xff + SCA; \end{split}$$

If source color format is PARGB then the alpha blending formula is

```
if (SCA!=0xff) {
    dst.r = dst.r*(0xff - src.a*SCA / 0xff) / 0xff + src.r*SCA / 0xff;
    dst.g = dst.g*(0xff - src.a*SCA / 0xff) / 0xff + src.g*SCA / 0xff;
    dst.b = dst.b*(0xff - src.a*SCA / 0xff) / 0xff + src.b*SCA / 0xff;
    dst.a = dst.a*(0xff - src.a*SCA / 0xff) / 0xff + src.a*SCA / 0xff;
} else { // SCA == 0xff
    dst.r = dst.r*(0xff - src.a) / 0xff + src.r;
    dst.g = dst.g*(0xff - src.a) / 0xff + src.g;
    dst.b = dst.b*(0xff - src.a) / 0xff + src.b;
    dst.a = dst.a*(0xff - src.a) / 0xff + src.a
}
```

If source color format is ARGB then the alpha blending formula is



src.r, src.g, src.b, and src.a are this layer's pixel value.

dst.r, dst.r, dst.b, and dst.a are the result of alpha blending of all lower layers.

Note: SCA is the source constant alpha specified by LCD\_LOWINCON.ALPHA.

#### Alpha blending hardware approximation:

If source color format is **RGB565**, **RGB888** or **YUYV422** then the hardware implements the following equation to approximate the above equation of 8-bit index color, RGB565, RGB888 or YUYV422. Only list red channel, other channels are the same.

$$tmp.r = SCA \times (src.r - dst.r) + 255 * dst.r + 128;$$
 $dst'.r = (tmp.r + tmp.r >> 8) >> 8;$ 
 $tmp\_d.a = dst.a \times (255 - SCA) + 128$ 
 $tmp.a = (tmp\_d.a + tmp\_d.a >> 8) >> 8$ 
 $dst'.a = src.a + tmp.a$ 

If source color format is **PARGB** then the hardware implements the following equation to approximate the above equation of PARGB. Only list red channel, others are the same.



```
if (SCA!=0xff){
    tmp_s.a = src.a × SCA + 128
    src'.a = (tmp_s.a + tmp_s.a >> 8) >> 8
    tmp_s.r = src.r × SCA + 128
    src'.r = (tmp_s.r + tmp_s.r >> 8) >> 8
    tmp_d.r = dst.r × (255 - src'.a) + 128
    tmp_r = (tmp_d.r + tmp_d.r >> 8) >> 8
    dst'.r = src'.r + tmp.r
} else { // SCA == 0xff
    tmp_d.r = dst.r × (255 - src.a) + 128
    tmp_r = (tmp_d.r + tmp_d.r >> 8) >> 8
    dst'.r = src'.r + tmp.r
}
```

If source color format is **ARGB** then the hardware implements the following equation to approximate the above equation of ARGB. Only list red and alpha channels, others are the same.

```
if (SCA!=0xff) {
    tmp_s.a = src.a × SCA + 128;
    src'.a = (tmp_s.a + tmp_s.a >> 8) >> 8;
    tmp_d.a = dst.a × (255 - src'.a) + 128;
    tmp.a = (tmp_d.a + tmp_d.a >> 8) >> 8;
    dst'.a = src'.a + tmp.a;

tmp.r = src'.a × (src.r - dst.r) + 255 * dst.r + 128;
    dst'.r = (tmp.r + tmp.r >> 8) >> 8;
} else { // SCA == 0xff
    tmp_d.a = dst.a × (255 - src.a) + 128;
    tmp_a = (tmp_d.a + tmp_d.a >> 8) >> 8;
    dst'.a = src.a + tmp.a;

tmp.r = src.a × (src.r - dst.r) + 255 * dst.r + 128;
    dst'.r = (tmp.r + tmp.r >> 8) >> 8;
}
```

**Effect Ordering**: Each layer has many effects which can be turned on concurrently. The order the effects are applied are as follows:

- 1. Memory Offset and Pitch are first used to determine which part of the layer in memory to display.
- 2. If turned on, a scroll effect is then applied.
- 3. Rotation is applied to the layer.
- 4. Finally, swap and dither are applied in this order
- 5. The layer is alpha blended with previous layers and/or the ROI background.
- 6. The ROI output is sent to the LCM and/or memory in the color format set by the corresponding register.



### A04500B4 LCD Lowink LCD Layer 0 Color Key Register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		CLRKEY[31:16]														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							(	CLRKE	Y[15:0	]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	emonic Name	Description
31:0	CLRKEY	The source color key or destination key, which depends on LCD_LOWINCON.SRC_KEYEN or LCD_LOWINCON.DST_KEYEN

### A04500B8 LCD Lowino LCD Layer 0 Window Display Offset Register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						Y_OFFSET										
Type											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										<b>X</b> _	OFFS	ET				
Type						RW										
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	monic Name	Description
26:16	Y_OFFSET	Layer 0 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 0 Window ROW Offset, please see figure 13.

## A04500BC LCD LOWINA CCD Layer 0 Window Display Start Address Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		ADDR[31:16]														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								ADDR	[15:0]							
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	monic Name	Description
31:0	ADDR	Layer O source start address (byte address), please see Figure 13. The address must be aligned to layer color depth boundary as Table 6. The LCD has a special function to use the LCM as a layer's frame buffer.

Table 23-4. Layer address alignment constraint

LCD_LOWINCON.CLRFMT	Color format	ADDR alignment
0001	RGB565	2 bytes alignment
0100/0101,	ARGB8888/ PRGB8888	4 bytes alignment
0011	RGB888	no alignment constraint
0010	YUYV422	4 bytes alignment
0000	8bpp index color mode	4 bytes alignment
1001	4bpp index color mode	4 bytes alignment
1010	2bpp index color mode	4 bytes alignment
1011	1bpp index color mode	4 bytes alignment

### A04500C0 LCD LOWINSI LCD Layer 0 Window Size

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											ROW					
Type											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										C	OLUM	N				
Type							RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	monic Name	Description
26:16	ROW	Layer 0 Window Row Size in unit of pixel, please see Figure 13.
10:0	COLUMN	Layer 0 Window Column Size in unit of pixel, please see Figure 13.

### A04500C8 LCD LOWINM LCD Layer 0 Memory Offset

Bit	31	30	29	28	27	26	26   25   24   23   22   21   20   19   18   17   16									
Name							Y_OFFSET									
Type							RW									
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										<b>X</b> _	OFFS	ET				
Type						RW										
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic Name	Description
26:16	Y_OFFSET	Layer O Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 0 Window ROW Offset, please see figure 13.



# A04500CC LCD LOWINPI LCD Layer 0 Memory Pitch

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		PITCH														
Type		RW														
Reset	0															

Bit(s) M	nemonic Name	Description
15:0	PITCH	Layer 0 Memory Pitch in unit of byte, please see Figure 13. This should be set to the total width of the image in memory times the number of bytes per pixel. For 4 bpp color depth settings, the pitch must be a multiple of 4. For 2 bpp color depth settings, the pitch must be a multiple of 2. For 3 bpp (RGB888) color depth settings, the pitch may be a multiple of any number

# A04500E0 $\frac{LCD L1WINCO}{N}$ LCD Layer 1 Window Control Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						RGB_ SWAP		DST_ KEYE N		CLR	FMT			DITH ER_E N		BYTE _SWA P
Type						RW		RW		R	W			RW		RW
Reset						0		0	0	0	0	0		0		0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRC	SRC_ KEYE N	F	ROTAT	E			ALPH A_EN				ALI	PHA			
Type	RW	RW		RW				RW				R	W			
Reset	0	0	0	0	0			0	0	0	0	0	0	0	0	0

Rit(c)	Mnemonic	Name	Description
	Millemonic		Description
26		RGB_SWAP	
24		DST_KEYEN	
23:20		CLRFMT	Color format  0000: 8bpp indexed color 0001: RGB565 0010: YUYV422 0011: RGB888 0100: ARGB8888 0101: PARGB8888 0101: PARGB8888 0101: YGB 0111: ARGB6666 1000: PARGB6666 1001: 4bpp index color mode 1010: 2bpp index color mode 1011: 1bpp index color mode 1010: PARGB6666 Others: Reserved
18		DITHER_EN	
16		BYTE_SWAP	
15		SRC	Disable auot-increment of the source pixel address. It makes the value of each pixel is the same as the first pixel of this frame. It is just for debug.
14		SRC_KEYEN	
13:11		ROTATE	Rotation configuration 000: no rotation

Bit(s)	Mnemonic	Name	Description
	001: 90 degree rotation (counterclockwise, single request only) 010: 180 degree rotation (counterclockwise) 011: 270 degree rotation (counterclockwise, single request only) 100: Horizontal flip 101: Horizontal flip then 90 degree rotation (counterclockwise, single request only) 110: Horizontal flip then 180 degree rotation (counterclockwise) 111: Horizontal flip then 270 degree rotation (counterclockwise, single request only)		
8		ALPHA_EN	Enable alpha blending
7:0		ALPHA	Constant alpha value

## A04500E4 $\frac{LCD L1WINKE}{Y}$ LCD Layer 1 Color Key Register

0000000

Bit	31	30   29   28   27   26   25   24   23   22   21   20   19   18   17   16														
Name		CLRKEY[31:16]														
Type		RW														
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							(	CLRKE	Y[15:0	]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	emonic Name	Description
31:0	CLRKEY	The source color key or destination key, which depends on LCD_L1WINCON.SRC_KEYEN or LCD_L1WINCON.DST_KEYEN

## A04500E8 $\frac{LCD L1WINOF}{S}$ LCD Layer 1 Window Display Offset Register

0000000

Bit	31	30	29	28	27	26	26   25   24   23   22   21   20   19   18   17   16									
Name						Y_OFFSET										
Type							RW									
Reset						0 0 0 0 0 0 0 0 0 0 0 0										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										<b>X</b> _	OFFS	ET				
Type						RW										
Reset																

Bit(s) I	Anemonic Name	Description
26:16	Y_OFFSET	Layer 1 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 1 Window ROW Offset, please see figure 13.

#### **LCD L1WINA** LCD Layer 1 Window Display Start Address A04500EC 0000000 Register

3	17	16	

DIU	31	30	29	20	21	20	23	24	23	22	<i>ا</i> ہ	20	19	10	17	10
Name		ADDR[31:16]														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								ADDR	[15:0]							
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	emonic Name	Description
31:0	ADDR	Layer 1 source start address (byte address), please see Figure 13. The address must be aligned to layer color depth boundary as Table 6. The LCD has a special function to use the LCM as a layer's frame buffer.

### A04500F0 $\frac{LCD L1WINSI}{ZE}$ LCD Layer 1 Window Size

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							ROW									
Type											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										С	OLUM	N				
Type						RW										
Reset																

Bit(s) Mne	monic Name	Description
26:16	ROW	Layer 1 Window Row Size in unit of pixel, please see Figure 13.
10:0	COLUMN	Layer 1 Window Column Size in unit of pixel, please see Figure 13.

### A04500F8 $\frac{LCD\_L1WINM}{OFS}$ LCD Layer 1 Memory Offset

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						Y_OFFSET										
Type											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										X_	OFFS	ET				
Type						RW										
Reset																

Bit(s) Mne	emonic Name	Description
26:16	Y_OFFSET	Layer 1 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 1 Window ROW Offset, please see figure 13.

# A04500FC $\frac{LCD L1WINPI}{TCH}$ LCD Layer 1 Memory Pitch

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		PITCH														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	emonic Name	Description
15:0	PITCH	Layer 1 Memory Pitch in unit of byte, please see Figure 13.  This should be set to the total width of the image in memory times the number of bytes per pixel. For 4 bpp color depth settings, the pitch must be a multple of 4. For 2 bpp color



Bit(s) Mnemonic Name	Description
	depth settings, the pitch must be a multiple of 2. For 3 bpp (RGB888) color depth settins, the pitch may be a multiple of any number

### A0450110 $\frac{\text{LCD L2WINC}}{\text{ON}}$ LCD Layer 2 Window Control Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						RGB_ SWAP		DST_ KEYE N		CLR	FMT			DITH ER_E N		BYTE _SWA P
Type						RW		RW		R'	W			RW		RW
Reset						0		0	0	0	0	0		0		0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRC	SRC_ KEYE N	R	COTAT	E			ALPH A_EN				ALI	PHA			
Type	RW	RW	RW			_		RW				R'	W		<u> </u>	
Reset	0	0	0	0	0			0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26		RGB_SWAP	
24		DST_KEYEN	
23:20		CLRFMT	Color format  0000: 8bpp indexed color 0001: RGB565 0010: YUYV422 0011: RGB888 0100: ARGB8888 0101: PARGB8888 0101: PARGB8888 0110: XRGB 0111: ARGB6666 1000: PARGB6666 1000: PARGB6666 1001: 4bpp index color mode 1010: 2bpp index color mode 1011: 1bpp index color mode 1010: PARGB6666 Others: Reserved
18		DITHER_EN	
16		BYTE_SWAP	
15		SRC	Disable auot-increment of the source pixel address. It makes the value of each pixel is the same as the first pixel of this frame. It is just for debug.
14		SRC_KEYEN	
13:11		ROTATE	Rotation configuration 000: no rotation 001: 90 degree rotation (counterclockwise, single request only) 010: 180 degree rotation (counterclockwise) 011: 270 degree rotation (counterclockwise, single request only) 100: Horizontal flip 101: Horizontal flip then 90 degree rotation (counterclockwise, single reqest only) 110: Horizontal flip then 180 degree rotation (counterclockwise) 111: Horizontal flip then 270 degree rotation (counterclockwise, single request only)
8		ALPHA_EN	Enable alpha blending
7:0		ALPHA	Constant alpha value



### A0450114 LCD L2WINK LCD Layer 2 Color Key Register

0000000

Bit	31															
Name		CLRKEY[31:16]														
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Name								CLRKE	Y[15:0	]						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	emonic Name	Description
31:0	CLRKEY	The source color key or destination key, which depends on LCD_L2WINCON.SRC_KEYEN or LCD_L2WINCON.DST_KEYEN

### A0450118 LCD Layer 2 Window Display Offset Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										Y_	OFFS	ET				
Type											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										<b>X</b> _	OFFS	ET				
Type						RW										
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	monic Name	Description
26:16	Y_OFFSET	Layer 2 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 2 Window ROW Offset, please see figure 13.

### A045011C L2WINA LCD Layer 2 Window Display Start Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		ADDR[31:16]														
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								ADDR	[15:0]							
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	emonic Name	Description
31:0	ADDR	Layer 2 source start address (byte address), please see Figure 13. The address must be aligned to layer color depth boundary as Table 6. The LCD has a special function to use the LCM as a layer's frame buffer.



### A0450120 $\frac{LCD L2WINSI}{ZE}$ LCD Layer 2 Window Size

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											ROW					
Type											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										C	OLUM	N				
Type						RW										
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26:16		ROW	Layer 2 Window Row Size in unit of pixel, please see Figure 13.
10:0		COLUMN	Layer 2 Window Column Size in unit of pixel, please see Figure 13.

### A0450128 LCD L2WINM LCD Layer 2 Memory Offset

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						Y_OFFSET										
Type							RW									
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										X_	OFFS	ET				
Type						RW										
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	monic Name	Description
26:16	Y_OFFSET	Layer 2 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 2 Window ROW Offset, please see figure 13.

### A045012C LCD L2WINPI LCD Layer 2 Memory Pitch

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								PIT								
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemoni	c Name	Description
15:0	PITCH	Layer 2 Memory Pitch in unit of byte, please see Figure 13.  This should be set to the total width of the image in memory times the number of bytes per pixel. For 4 bpp color depth settings, the pitch must be a multiple of 4. For 2 bpp color depth settings, the pitch must be a multiple of 2. For 3 bpp (RGB888) color depth settins, the pitch may be a multiple of any number





### A0450140 LCD L3WINC LCD Layer 3 Window Control Register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						RGB_ SWAP		DST_ KEYE N		CLR	FMT			DITH ER_E N		BYTE _SWA P
Type						RW		RW		R	W			RW		RW
Reset						0		0	0	0	0	0		0		0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRC	SRC_ KEYE N	F	ROTAT	E			ALPH A_EN				ALI	PHA			
Type	RW	RW		RW				RW				R	W			
Reset	0	0	0	0	0			0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26		RGB_SWAP	
24		DST_KEYEN	
23:20		CLRFMT	Color format  0000: 8bpp indexed color 0001: RGB565 0010: YUYV422 0011: RGB888 0100: ARGB8888 0101: PARGB8888 0101: PARGB8888 0110: XRGB 0111: ARGB6666 1000: PARGB6666 1000: PARGB6666 1001: 4bpp index color mode 1010: 2bpp index color mode 1011: 1bpp index color mode 1010: PARGB6666 Others: Reserved
18		DITHER_EN	
16		BYTE_SWAP	
15		SRC	Disable auot-increment of the source pixel address. It makes the value of each pixel is the same as the first pixel of this frame. It is just for debug.
14		SRC_KEYEN	·
13:11		ROTATE	Rotation configuration 000: no rotation 001: 90 degree rotation (counterclockwise, single request only) 010: 180 degree rotation (counterclockwise) 011: 270 degree rotation (counterclockwise, single request only) 100: Horizontal flip 101: Horizontal flip then 90 degree rotation (counterclockwise, single reqest only) 110: Horizontal flip then 180 degree rotation (counterclockwise) 111: Horizontal flip then 270 degree rotation (counterclockwise, single request only)
8		ALPHA_EN	Enable alpha blending
7:0		ALPHA	Constant alpha value

### A0450144 LCD L3WINK LCD Layer 3 Color Key Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							C	LRKE	Y[31:16	<b>i</b> ]						



Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		CLRKEY[15:0]														
Type		RW														
Reset																

Bit(s) Mne	emonic Name	Description
31:0	CLRKEY	The source color key or destination key, which depends on LCD_L3WINCON.SRC_KEYEN or LCD_L3WINCON.DST_KEYEN

### A0450148 LCD Layer 3 Window Display Offset Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										<b>Y</b> _	OFFS	ET				
Type											RW					
Reset						0 0 0 0 0 0 0 0 0 0 0									0	
Bit	15	14	13	12	11	10 9 8 7 6 5 4 3 2 1 0									0	
Name										<b>X</b> _	OFFS	ET				
Type						RW										
Reset																

Bit(s) Mnei	monic Name	Description
26:16	Y_OFFSET	Layer 3 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 3 Window ROW Offset, please see figure 13.

### A045014C LCD L3WINA LCD Layer 3 Window Display Start Address Register

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								ADDR	[31:16]							
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								ADDR	[15:0]							
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	emonic Name	Description
31:0	ADDR	Layer 3 source start address (byte address), please see Figure 13. The address must be aligned to layer color depth boundary as Table 6. The LCD has a special function to use the LCM as a layer's frame buffer.

### A0450150 LCD L3WINSI LCD Layer 3 Window Size

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											ROW					
Type											RW					
Reset															0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										С	OLUM	N				
Type						RW										
Reset																



Bit(s)	Mnemonic	Name	Description
26:16		ROW	Layer 3 Window Row Size in unit of pixel, please see Figure 13.
10:0		COLUMN	Layer 3 Window Column Size in unit of pixel, please see Figure 13.

### A0450158 LCD Layer 3 Memory Offset

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										<b>Y</b> _	OFFS	ET				
Type											RW					
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										<b>X</b> _	OFFS	ET				
Type						RW										
Reset																

Bit(s) Mner	monic Name	Description
26:16	Y_OFFSET	Layer 3 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 3 Window ROW Offset, please see figure 13.

### A045015C LCD L3WINPI LCD Layer 3 Memory Pitch

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		PITCH														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mno	emonic Name	Description
15:0	PITCH	Layer 3 Memory Pitch in unit of byte, please see Figure 13. This should be set to the total width of the image in memory times the number of bytes per pixel. For 4 bpp color depth settings, the pitch must be a multple of 4. For 2 bpp color depth settings, the pitch must be a multiple of 2. For 3 bpp (RGB888) color depth settins, the pitch may be a multiple of any number

### A0450270 $\frac{LCD\ SIF\ STR}{BYTE\ CON}$ LCD SIF Start Byte Configuration Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		SIF1_ STR_ BYTE _SWI TCH				SIF1_	STR_D SIZE	OATA_	STR_	SIFO_ STR_ BYTE _SWI TCH				SIFO_	STR_I SIZE	OATA_
Type	RW	RW				RW			RW	RW				RW		
Reset	0	0				0	0	0	0	0				0	0	0



Bit(s)	Mnemonic	Name	Description
15		SIF1_STR_BYTE_M OD	Start Byte mode of serial interface 1. 0: Start Byte mode off 1: Start Byte mode on
14		SIF1_STR_BYTE_S WITCH	Start Byte mod2 switch of serial interface 1. 0: Start Byte mod2 switch off 1: Start Byte mod2 switch on
10:8		SIF1_STR_DATA_S IZE	Interface size of the data part of serial interface 1 under Start Byte mode.  000: 8 bits 001: 9 bits 010: 16 bits 011: 18 bits 100: 24 bits 101: 32 bits
7		SIFO_STR_BYTE_ MOD	Start Byte mode of serial interface 0. 0: Start Byte mode off 1: Start Byte mode on
6		SIFO_STR_BYTE_S WITCH	Start Byte mod2 switch of serial interface 0. 0: Start Byte mod2 switch off 1: Start Byte mod2 switch on
2:0		SIFO_STR_DATA_S IZE	Interface size of the data part of serial interface 0 under Start Byte mode.  000: 8 bits 001: 9 bits 010: 16 bits 011: 18 bits 100: 24 bits 101: 32 bits

### 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			SIF1_	_WR_S	STR_B	YTE2			SIFO_WR_STR_BYTE2							
Type				R	W			RW								
Reset	0 0 0 0 0 0 0 0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			SIF1	_WR_	STR_E	BYTE					SIFO	_WR_	STR_I	BYTE		
Type	RW									RW						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemor	nic Name	Description
31:24	SIF1_WR_STR_BY E2	YT Value of the write start byte2 of serial interface 1.
23:16	SIF0_WR_STR_B TE2	Y Value of the write start byte2 of serial interface 0.
15:8	SIF1_WR_STR_BY E	YT Value of the write start byte of serial interface 1.
7:0	SIFO_WR_STR_B TE	Y Value of the write start byte of serial interface 0.



#### LCD SIF RD LCD SIF Read Start Byte Value A045027C STR\_BYTE

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIF1_RD_STR_BYTE										SIFO	_RD_	STR_B	YTE		
Type				R'	W				RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description	
15:8	SIF1_RD_STR_BYT E	Value of the read start byte of serial interface 1.	
7:0	SIFO_RD_STR_BYT E	Value of the read start byte of serial interface 0.	

LCD\_SIF\_

# A045030 PAD INP 0 UT SELE LCD serial pad selection

0000000

	i
C	
•	۱

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																LSDA_SEL
Type																RW
Reset														0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																LSDI_SEL
Type																RW
Reset														0	0	0

Bit(s)	Mnemonic Name	Description
18:16	LSDA_SEL	input selection of Isda from slcd_pad_macro
		000: from pad_macro input 0 001: from pad_macro input 1
2:0	LSDI_SEL	Input selection of lsdi from slcd_pad_macro
		000: from pad_macro input 0 001: from pad_macro input 1

#### LCD TABLE I LCD INDEX Mode 0\_1 A0450400

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		INDEX1_RGB565														
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							IN	DEXO_	_RGB5	65						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
31:16	INDEX1_RGB565	index 1 RGB565
15:0	INDEXO_RGB565	index 0 RGB565



#### LCD TABLE I NDEX Mode 2\_3 A0450404

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		INDEX3_RGB565														
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							IN	DEX2	_RGB5	65						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonio	Name	Description
31:16	INDEX3_RGB565	index 3 RGB565
15:0	INDEX2_RGB565	index 2 RGB565

# $\begin{array}{c} \textbf{A045040} \ \ \frac{\textbf{LCD} \ \ \textbf{TAB}}{\textbf{LE} \ \ \textbf{INDE}} \ \ \textbf{LCD INDEX Mode} \ \ \textbf{4\_5} \end{array}$

0000000

X	4	5

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									I	NDI	EX5	_R(	GB5	65		
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													0	
Name									I	NDI	EX4	_R	GB5	65		
Type		INDEX4_RGB565 RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16		INDEX5_RGB565	index 5 RGB565
15:0		INDEX4_RGB565	index 4 RGB565

#### LCD TABLE I NDEX 6\_7 LCD INDEX Mode 6\_7 A045040C

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		INDEX7_RGB565														
Type								R'	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							IN	DEX6_	_RGB5	65						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
31:16	INDEX7_RGB565	index 7 RGB565
15:0	INDEX6_RGB565	index 6 RGB565



### A0450410 LCD TABLE I LCD INDEX Mode 8\_9

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		INDEX9_RGB565														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							IN	DEX8	_RGB5	65						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
31:16	INDEX9_RGB565	index 9 RGB565
15:0	INDEX8_RGB565	index 8 RGB565

### A0450414 LCD TABLE I LCD INDEX Mode a\_b

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		INDEXb_RGB565														
Type								R'	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							IN	DEXa_	_RGB5	65						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
31:16	INDEXb_RGB565	index 11 RGB565
15:0	INDEXa_RGB565	index 10 RGB565

### $A0450418 \quad \frac{LCD\_TABLE\_I}{NDEX\_c\_d} \ LCD \ INDEX \ Mode \ c\_d$

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							IN	DEXd_	_RGB5	65						
Type		RW														
Reset	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							IN	DEXc_	_RGB5	65						
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16		INDEXd_RGB565	index 13 RGB565
15:0		INDEXc_RGB565	index 12 RGB565

### A045041C LCD TABLE I LCD INDEX Mode e\_f

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		INDEXf_RGB565														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		INDEXe_RGB565														
Type		RW														
Reset	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														

Bit(s)	Mnemonic 1	Name		Description
31:16	]	INDEXf_F	RGB565	index 15 RGB5
15:0	]	INDEXe_I	RGB565	index 14 RGB5

#### A0450F80 LCD SCMD0 LCD Serial Interface Command Port0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		DATA[31:16]														
Type		Other														
Reset	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DATA	[15:0]							
Type		Other														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mn	emonic Name	Description
31:0	DATA	Command Port
		Write or read this register to directly access the LCD-C LCM0. LSA0=0 in 4-wire mode or A0 bit=0 in 3-wire mode

#### A0450F90 LCD\_SDATO LCD Serial Interface Data Port0

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		DATA[31:16]														
Type		Other														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DATA	[15:0]							
Type		•		•		•		Otl	ner			•	•		•	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	monic Name	Description
31:0	DATA	<b>Data Port</b> Write or read this register to directly access the LCD-C LCMO. The A0 bit will be 1.

#### A0450FA0 <u>LCD\_SCMD1</u> LCD Serial Interface Command Port1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		DATA[31:16]														
Type		Other														
Reset	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DATA	[15:0]							
Type		Other														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	emonic Name	Description
31:0	DATA	Command Port
		Write or read this register to directly access the LCD-C LCM1. The A0 bit will be $0$ .



### A0450FB0 LCD SDAT1 LCD Serial Interface Data Port1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		DATA[31:16]														
Type		Other														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DATA	[15:0]							
Type								Ot	her							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	emonic Name	Description
31:0	DATA	Data Port Write or read this register to directly access the LCD-C LCM1. The A0
		bit will be 1.



### 24. Display Serial Interface (DSI)

### 24.1. General Description

The display serial interface (DSI) is based on MIPI Alliance Specification, supporting high-speed serial data transfer between host processor and peripheral devices such as display modules. DSI supports command mode data transfer defined in MIPI spec, and it also provides bidirectional transmission with low-power mode to receive messages from the peripheral.

#### 24.2. Features

The DSI engine has the following features for display serial interface:

- One clock lane and one data lane
- Bidirectional data transmission in low-power mode in data lane 0
- Uni-directional data transmission in high-speed mode in data lane 0
- DCS command transmission
- Pixel format of RGB565/loosely RGB666/RGB888
- Supports non-continuous high-speed transmission in data lane
- Supports peripheral TE and external TE signal detection
- Supports ultra-low power mode control

#### 24.2.1. Pixel Format




Figure 24-1. Pixel Format of RGB888






Figure 24-2. Pixel Format of Loosely RGB666




Figure 24-3. Pixel Format of RGB565

### 24.3. Register Definition

Module name: DISP\_DSI Base address: (+a04a0000h)

Address	Name	Width	Register Function
A04A0000	DSI_START	32	DSI Start Register
A04A0008	DSI INTEN	32	DSI Interrupt Enable Register
A04A000C	DSI_INTSTA	32	DSI Interrupt Status Register
A04A0010	DSI_COM_CON	32	DSI Common Control Register
A04A0014	DSI_MODE_CON	32	DSI Mode Control Register
A04A0018	DSI_TXRX_CON	32	DSI TX RX Control Register
A04A001C	<u>DSI PSCON</u>	32	DSI Pixel Stream Control Register
A04A002C	DSI_VACT_NL	32	DSI Vertical Active Register
A04A0060	DSI_CMDQ_CON	32	DSI Command Queue Control Register
A04A0064	DSI HSTX CKLP WC	32	DSI HSTX Clock Low-power Mode Word Count Register
A04A0074	DSI_RX_DATA03	32	DSI Receive Packet Data Byte 0 ~ 3 Register
A04A0078	DSI RX DATA47	32	DSI Receive Packet Data Byte 4 ~ 7 Register
A04A007C	DSI_RX_DATA8B	32	DSI Receive Packet Data Byte 8 ~ 11 Register
A04A0080	DSI_RX_DATAC	32	DSI Receive Packet Data Byte 12 ~ 15 Register
A04A0084	DSI_RX_RACK	32	DSI Read Data Acknowledge Register



Address	Name	Width	Register Function
A04A0088	DSI_RX_TRIG_STA	32	DSI Receiver Status Register
A04A0090	DSI_MEM_CONTI	32	DSI Memory Continue Command Register
A04A0094	DSI FRM BC	32	DSI Frame Byte Count Register
A04A00A0	DSI_TIME_CONO	32	DSI Timing Control O Register
A04A00A4	DSI_TIME_CON1	32	DSI Timing Control 1 Register
A04A0104	DSI_PHY_LCCON	32	DSI PHY Lane Clock Control Register
A04A0108	DSI_PHY_LDOCON	32	DSI PHY Lane 0 Control Register
A04A0110	DSI_PHY_TIMCONO	32	DSI PHY Timing Control 0 Register
A04A0114	DSI_PHY_TIMCON1	32	DSI PHY Timing Control 1 Register
A04A0118	DSI_PHY_TIMCON2	32	DSI PHY Timing Control 2 Register
A04A011C	DSI_PHY_TIMCON3	32	DSI PHY Timing Control 3 Register
A04A0200~	DSI_CMDQ [n]	32	DSI Command Queue
a04a03fc	(n=0~127)		Doi command ducat

A04A	0000	<u>DS</u> I	_STA	ART			DSI S	Start 1	Regis	ter			0000000				
Bit Nam e Type Rese	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam e														SL EE PO UT _S TA RT		DSI _S TA RT	
Type														RW		RW	
Rese t														0		0	

Bit(s)	Name	Description
2	SLEEPOUT_START	<b>DSI sleep-out operation</b> Set up this bit to wake up DSI from ULPS mode. This bit is only available when SLEEP_MODE = 1. 0: No effect
0	DSI_START	<ul><li>1: Start</li><li>Starts DSI controller operation</li><li>Set up this bit to start DSI control.</li><li>0: No effect</li><li>1: Start</li></ul>

A04A	0008	<u>DS</u>	<u>INI</u>	<u>'EN</u>	DSI Interrupt Enable Register										0000000	
Bit Nam e	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Type																
Rese t																



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e									TE _TI ME OU T_I NT _E N	SL EE PO UT ON E_I NT _E N		FR AM E_ DO NE _I NT _E N		TE _R DY _I NT _E N	CM D_ DO NE _I NT _E N	LP RX _R D_ RD Y_I NT _E N
Type									RW	RW		RW		RW	RW	RW
Rese t									0	0		0		0	0	0

Bit(s)	Name	Description
7	TE_TIMEOUT_INT_EN	<b>TE timeout interrupt</b> This interrupt will be issued when the wait time of TE signal exceeds SW-configured threshold 0: Disable
		1: Enable
6	SLEEPOUT_DONE_INT_EN	Enables ULPS sleep-out interrupt The interrupt will be issued when ULPS sleep out procedure is completed 0: Disable
		1: Enable
4	FRAME_DONE_INT_EN	Frame done interrupt This interrupt will be issued when the frame transmission is done 0: Disable
		1: Enable
2	TE_RDY_INT_EN	<b>DSI TE ready interrupt</b> This interrupt will be issued when either BTA TE or external TE is received 0: Disable
		1: Enable
1	CMD_DONE_INT_EN	Enables DSI command mode finished interrupt This interrupt will be issued when all commands set in command queue are executed 0: Disable
		1: Enable
0	LPRX_RD_RDY_INT_EN	Enables RX data-ready interrupt This interrupt will be issued when RX data are received through read commands. It is recommended to enable this interrupt to receive data because the read response may be overwritten if another read command exists. An RACK operation should be set after reading data to allow HW continue execution  0: Disable 1: Enable

A04A	0000	DSI	<u>[_INT</u>	<u>rsta</u>		DSI Interrupt Status Register										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e	DSI _B US Y															
Type	RU															
Rese t	0															



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e									TE TI ME OU T_I NT F LA G	SL EE PO UT _D ON E_I NT _F LA G		FR AM E_ DO NE _I NT _F LA G		TE _R DY _I NT _F LA G	CM D_ DO NE _I NT _F LA G	LP RX _R D_ RD Y_I NT _F LA G
Type									A1	A1		A1		A1	A1	A1
Rese t									0	0		0		0	0	0

Bit(s)	Name	Description
31	DSI_BUSY	<b>DSI busy status</b> 0: Idle
		1: Busy
7	TE_TIMEOUT_INT_FLAG	<b>TE time-out interrupt status</b> 0: Clear interrupt
		1: No effect
6	SLEEPOUT_DONE_INT_FLAG	ULPS sleep-out done interrupt status.  0: Clear interrupt
		1: No effect
4	FRAME_DONE_INT_FLAG	Frame done interrupt status
		0: Clear interrupt
		1: No effect
2	TE_RDY_INT_FLAG	DSI TE ready interrupt status
		0: Clear interrupt
		1: No effect
1	CMD_DONE_INT_FLAG	<b>DSI command mode finish interrupt status</b> 0: Clear interrupt
		1: No effect
0	LPRX_RD_RDY_INT_FLAG	RX data-ready interrupt status 0: Clear interrupt
		1: No effect

A04A	A04A0010 <u>DSI COM CON</u>						DSI (	Comn	on C	ontro	ol Reg	ister			0000000		
Bit Nam e	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Type Rese t																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam e														DP HY _R ES ET		DSI _R ES ET	
Type														RW		RW	
Rese t														0		0	

Bit(s)	Name	Description
2	DPHY_RESET	DIG_MIPI_TX software reset



Bit(s)	Name	Description
•		0: De-assert software reset
		1: Assert software reset
0	DSI_RESET	DSI module software reset
		0: De-assert software reset
		1: Assert software reset

A04A	0014	DSI	<u> </u>	DE_0	CON		DSI N	Mode	Cont	rol R	egiste	r			0000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e												SL EE P_ MO DE				
Type												RW				
Rese t												0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e																
Type																
Rese t																

Bit(s) Name	Description
20 SLEEP_MODE	DSI sleep mode for ULPS wake-up operation This mode is used during wake-up stage to leave ULPS. Set this bit
	to 1 before setting LANE_NUM to enable output data lane to LP-00; then set up SLEEPOUT_START to start the ULPS-exit process.  0: Disable
	1: Enable

A04A	ON		DSI 7	TX RX	(Con	trol F	Regist	er			00000000					
Bit Nam e	31	30	29	28	27	26	25	24	23	22	21	20	19 TE _TI ME OU T_ CH K_ EN	18 TE _W IT H_ CM D_ EN	TY PE1 _B TA _S EL	HS TX _C KL P_ EN
Type													RW	RW	RW	RW
Rese t													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	М	AX_R1	ΓN_SIZ	ZE		EX T_ TE _E DG E_ SE L	EX T_ TE _E N			HS TX _D IS_ EO T	LANE_NUM					
Type	RW					RW	RW			RW		R	W			
Rese t	0	0	0	0		0	0			0	0	0	0	0		



Bit(s)	Name	Description
19	TE_TIMEOUT_CHK_EN	Enables TE time-out check mechanism Enable this bit to turn on DSI TE and external TE time-out check mechanism based on wait time of TE_TIMEOUT. 0: Disable
18	TE_WITH_CMD_EN	1: Enable  In the tradition design, TE command executes 'bus
10	-2_11111_51112_21	turnaround' and ignores other settings in the same command column. Combine the TE bit and other commands if this bit is asserted.  0: Disable
		1: Enable
17	TYPE1_BTA_SEL	<b>Selects TYPE1 BTA mechanism</b> 0: TYPE1 BTA by frame
		1: TYPE1 BTA by packet
16	HSTX_CKLP_EN	Enables non-continuous clock lane 0: Disable
		1: Enable
15:12	MAX_RTN_SIZE	Maximum return packet size  This register constrains maximum return packet that the slave side will send back to the host. It takes effect after the host sends 'Set Maximum Return Packet Size' packet to slave.
10	EXT_TE_EDGE_SEL	<b>Selects trigger edge type of external TE</b> 0: Rising edge
		1: Falling edge
9	EXT_TE_EN	Enables external TE signal This bit should be set to receive external TE if LPTE pin is used as external TE pin 0: Disable
		1: Enable
6	HSTX_DIS_EOT	<b>Disables end of transmission packet.</b> 0: Enable EoTp
		1: Disable EoTp
5:2	LANE_NUM	Lane number Set up this bit to turn on lane circuit. 4'b0000: Disable all lanes
		4'b0001: Enable 1 data lane + 1 clock lane

A04A	001C	<u>DS</u> I	_PSC	<u>CON</u>			DSI I	Pixel	Strea	m Co	ntrol	Regis	ster		0000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Nam e							BY TE _S WA P	RG B_ SW AP							DSI_ SI		
Type							RW	RW							R	W	
Rese t							0	0							0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam e				DSI_PS_WC													
Type				RW													
Rese			0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
25	BYTE_SWAP	Selects byte order



Bit(s)	Name	Description
		For RGB565 type, it swaps bytes between MSB and LSB. For other stream types, this bit is not used.  O: Normal case
		1: Byte order change
24	RGB_SWAP	Selects order of RGB
		For all color types, it changes the color order in format of RGB or BGR.  0: Normal case
		1: R/B order change
17:16	DSI_PS_SEL	Selects pixel stream type 0: Packed pixel stream with 16-bit RGB 5-6-5 format
		2: Loosely pixel stream with 24-bit RGB 6-6-6 format
		3: Packed pixel stream with 24-bit RGB 8-8-8 format
13:0	DSI_PS_WC	Word count of long packet in valid pixel data duration Unit: Byte This value must be (H_SIZE*BPP). Take the QVGA display as an example, the value of PS_WC is (240*3) = 720 in decimal.

A04A	002C	<u>DSI</u>	_VA	CT_N	L		DSI V	Vertic	al Ac	tive F	Regist	er			0000	00000
Bit Nam e	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Туре																
Rese t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e										VAC	Γ_NL					
Type										R	W					
Rese t					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
11:0	VACT_NL	Vertical active duration
		Configures frame height of pixels

A04A0060 DSI CMDQ CON				<b>DSI Command Queue Control Register</b>								ter	0000000		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											CMDQ	_SIZE	i i		
								RW							
								0	0	0	0	0	0	0	0
	31	31 30	31 30 29	31 30 29 28	31 30 29 28 27	31 30 29 28 27 26	31 30 29 28 27 26 25	31 30 29 28 27 26 25 24	31     30     29     28     27     26     25     24     23       15     14     13     12     11     10     9     8     7	31     30     29     28     27     26     25     24     23     22       15     14     13     12     11     10     9     8     7     6	31     30     29     28     27     26     25     24     23     22     21       15     14     13     12     11     10     9     8     7     6     5	31 30 29 28 27 26 25 24 23 22 21 20  15 14 13 12 11 10 9 8 7 6 5 4  CMDQ  R	31 30 29 28 27 26 25 24 23 22 21 20 19  15 14 13 12 11 10 9 8 7 6 5 4 3  CMDQ_SIZE  RW	31 30 29 28 27 26 25 24 23 22 21 20 19 18  15 14 13 12 11 10 9 8 7 6 5 4 3 2  CMDQ_SIZE  RW	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17  15 14 13 12 11 10 9 8 7 6 5 4 3 2 1  CMDQ_SIZE  RW

Bit(s) Name	Description
7:0 CMDQ_SIZE	Number of commands in command queue Range: 1 ~ 127



Bit(s) Name	Description	

A04A	0064	DSI	_HS	ΓX_C	KLP_	<u>WC</u>	DSI I	<b>ISTX</b>	Cloc	k Low	-pow	er M	ode		000	1000	0
							Word	l Cou	nt Re	giste	r						
Dit	21	30	20	90	97	26	25	9.1	92	99	91	20	10	10	17	16	i

Bit	31	30	29	90	27	26	25	24		99	21	20	19	18	17	16
Nam e	31	30	29	28	21	26	25	24	23	22	21	20	19	18	17	HS TX _C KL P_ WC _A UT O
Type																RW
Rese t																1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e						HS	STX_C	KLP_V	VC							
Туре							R	W			•	•	•	•		•
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
16	HSTX_CKLP_WC_AUTO	Automatic calculation for HSTX_CKLP_WC
15:2	HSTX_CKLP_WC	Word count of non-continuous clock lane counter
		Sets up HSTX clock low-power period when HSTX_CKLP_EN = 1.
		Refer to programming guide for details on the usage.

# A04A0074 <u>DSI\_RX\_DATA03</u> DSI Receive Packet Data Byte 0 ~ 3 00000000 Register

Bit	31	30	29	28	27	26	25	24	23	22	BYTE2  RO 0 0 0 0 0 0 0								
Nam				DV'	ГЕЗ							DV'	гго						
e				DI.	LES							DI	I E&						
Type				R	O				RO										
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Nam				D3//	DT:4				вутео										
e				ВТ	ГЕ1							BY.	LEU						
Type				R	O							R	O						
Rese	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
t	U	U	U	U	U	U	U	U	U	U	U	U	U	U	O	U			

Bit(s)	Name	Description
31:24	BYTE3	RX read data buffer byte 3
23:16	BYTE2	RX read data buffer byte 2
15:8	BYTE1	RX read data buffer byte 1
7:0	BYTE0	RX read data buffer byte 0



A04A	A04A0078 <u>DSI RX DATA47</u>					DSI I Regis		ve Pa	cket I	Data 1	Byte 4	~ 7		000	0000	0	
Bit	<b>Bit</b> 31 30 29 28 27 26						25	24	23	22	21	20	19	18	17	16	İ

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Nam e				BY	ГЕ7							BY	ГЕ6					
Туре				R	0							R	0					
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam e				BY	ГЕ5				BYTE4									
Type				R	0							R	.0					
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:24	BYTE7	RX read data buffer byte 7
23:16	BYTE6	RX read data buffer byte 6
15:8	BYTE5	RX read data buffer byte 5
7:0	BYTE4	RX read data buffer byte 4

# A04A007C <u>DSI\_RX\_DATA8B</u> DSI Receive Packet Data Byte 8 ~ 11 00000000 Register

Bit	31	30	29	28	27	26	25	24	23	22   21   20   19   18   17   16   BYTEA								
Nam				BY	ГЕВ							BY	ГЕА					
e																		
Type				R	0							R	0					
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0									
Nam e				BY	ГЕ9				BYTE8									
Type				R	O							R	0					
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:24	BYTEB	RX read data buffer byte 11
23:16	BYTEA	RX read data buffer byte 10
15:8	BYTE9	RX read data buffer byte 9
7:0	BYTE8	RX read data buffer byte 8

# A04A0080 <u>DSI\_RX\_DATAC</u> DSI Receive Packet Data Byte 12 ~ 15 00000000 Register

							- 0											
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Nam				BY	ГEF							BY	ГЕЕ					
e																		
Type				R	0				RO									
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam				PV'	ΓED				ВУТЕС									
e				ы	LED							DI.	LEC					
Type				R	0							R	0					
Rese	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		



Bit(s)	Name	Description
31:24	BYTEF	RX read data buffer byte 15
23:16	BYTEE	RX read data buffer byte 14
15:8	BYTED	RX read data buffer byte 13
7:0	BYTEC	RX read data buffer byte 12

A04A	A04A0084 <u>DSI_RX_R</u>			RAC	<u>K</u>		DSI I	Read	r	0000000						
Bit Nam e	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Type Rese t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e															RA CK _B YP AS S	RA CK
Туре															RW	W1 C
Rese t															0	0

Bit(s)	Name	Description
1	RACK_BYPASS	Enables RX read acknowledge bypass
		Set this bit to enable to ignore RACK from SW and continue next commands
		1: Does not check RACK
		0: Check RACK
0	RACK	Acknowledges RX read  When a read command is executed and read data are received completely, the LPRX_RD_RDY interrupt will be issued. After read from the RX_DATA buffer, set up this bit to continue to the next command.  1: Acknowledge  0: No effect

A04A	A04A0088 <u>DSI RX TRIG STA</u>								DSI Receiver Status Register									
Bit Nam e	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Туре																		
Rese t																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam e											DI RE CTI ON	RX _U LP S	RX _T RI G_ 3	RX _T RI G_ 2	RX _T RI G_ 1	RX _T RI G_ 0		
Type											RU	RU	RU	RU	RU	RU		
Rese t											0	0	0	0	0	0		



Bit(s)	Name	Description
5	DIRECTION	Escape turnaround direction
		Current bus direction of Data Lane 0. If set to 1, there will be reverse direction transmission on Data Lane 0 in Low Power mode. Otherwise, it will be a forward direction transmission.  1: Reverse direction
		0: Forward direction
4	RX_ULPS	RX ULPS (Ultra-low power state)
		Entry pattern is 00011110
3	RX_TRIG_3	Reserved by DSI specification.
		Entry pattern is 10100000
2	RX_TRIG_2	Acknowledge.
		Entry pattern is 00100001
1	RX_TRIG_1	TE.
		Entry pattern is 01011101
0	RX_TRIG_0	Remote application reset.
		Entry pattern is 01100010

A04A	A0090 <u>DSI MEM CONTI</u> DSI Memory Continue Command 0000000 Register														0000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e																
Type																
Rese t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e							DSI_	_RWM	EM_C	ONTI						
Type								R	W							
Rese	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DSI_RWMEM_CONTI	Read/Write memory continue command.

A04A	0094	DSI	FR	<u>м вс</u>	2		DSI I	Frame	e Byte	Cou	nt Re	gister	•		0000	0000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Nam e												DSI_FRM_BC						
Type		RW																
Rese t												0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam e							]	DSI_FI	RM_B	C								
Type								R	W									
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
20:0	DSI_FRM_BC	Frame buffer byte count
		The total number of byte is expected to be read for type3 command.



A04A	00A0	DSI	_TIM	1E_C	<u>ONO</u>	DSI Timing Control 0 Register										00000080		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Nam e																		
Туре																		
Rese t																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam e							ULP	S_WAI	KEUP_	PRD								
Type								R'	W									
Rese t	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0		

Bit(s)	Name	Description
15:0	ULPS_WAKEUP_PRD	ULPS wakeup period
		Cycle count for ultra-low power state (ULPS) wake-up during ULPS-exit sequence.
		Total wait time = (ULPS_WAKEUP_PRD*1024*DSI clock cycle time)
		Default value: 5ms under 26MHz DSI byte clock

A04A	04A00A4 <u>DSI_TIME_CON1</u> DSI Timing Control 1 Register													00002000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam																
е																
Type																
Rese																
t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam							TE	TIME	опт і	חמכ						
e							115_	_ I IIVII	001_1	KD						
Type								R	W							
Rese t	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	TE_TIMEOUT_PRD	TE time-out check period
		Cycle count to check TE time-out and issue time-out interrupt when
		waiting for TE signal.
		Total wait time = (TE_TIMEOUT_PRD*16384*DSI clock cycle
		time)
		Default value: 5sec under 26MHz DSI byte clock

A04A0104 DSI PHY LCCON							DSI I	er	0000000							
Bit Nam e	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Type Rese t																



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e														LC _W AK EU P_ EN	LC _U LP M_ EN	LC _H ST X_ EN
Type														RW	RW	RW
Rese t														0	0	0

Bit(s)	Name	Description
2	LC_WAKEUP_EN	Enables clock lane wake-up
		Make the clock lane wake-up from ultra-low power mode. Make
		sure DSI_EN = 1 when setting this register
1	LC_ULPM_EN	Enables clock lane ULPS
		Make the clock lane go to ultra-low power mode. Make sure
		DSI_EN = 1 when setup this register
0	LC_HSTX_EN	Enables clock lane HS mode
		Start clock lane high speed transmission.

A04A	0108	DSI	PH	Y LD	OCO!	<u>v</u>	DSI I	PHY I	ane (	O Con	trol I	Regist	er		0000	0000
Bit Nam e	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Type Rese t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														LO	τ.	LO
Nam e														_W AK EU P_ EN	LO _U LP M_ EN	_R M_ TRI G_ EN
														AK EU P_	_U LP M_	M_ TRI G_

Bit(s)	Name	Description
2	LO_WAKEUP_EN	Enables data lane 0 wake-up
1	LO_ULPM_EN	Make the data lane 0 wake-up from ultra-low power mode. <b>Enables data lane 0 ULPS</b>
0	LO_RM_TRIG_EN	Make the data lane 0 go to ultra-low power mode.  Enables data lane 0 remote application trigger
		Send application trigger to slave side.

A04A	0110	DSI	PH'	Y_TI	MCO	<u> </u>	DSI I	PHY	Րimin	g Cor	trol (	0 Reg	ister		14140A0A		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Nam e			D	A_HS	_TRAI	L					I	DA_HS	ZER	0			
Type				R'	W							R	W				
Rese t	0	0	0	1	0	1	0	0	0	0	0	1	0	1	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam e			I	DA_HS	_PRE	P						Ll	PX				



Type				R	W				RW								
Rese t	0	0	0	0	1	0	1	0	0	0	0	0	1	0	1	0	

Bit(s)	Name	Description
31:24	DA_HS_TRAIL	Control for timing parameter: T_HS-Trail
23:16	DA_HS_ZERO	Control for timing parameter: T_HS-Zero
15:8	DA_HS_PREP	Control for timing parameter: T_HS-Prepare
7:0	LPX	Control for timing parameter: T_LPX

A04A	0114	<u>DS</u> I	_PH	Y_TI	MCOI	<u>V1</u>	DSI I	PHYT	<u> </u>	g Cor	trol 1	Regi	ster		0E1	A1632		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Nam e			C	LK_H	S_EXI	Т			TA_GET									
Type				R'	W							R	W					
Rese t	0	0	0	0	1	1	0	0	0	0	1	1	0	1	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam e				TA_S	SURE				TA_GO									
Type				R'	W							R	W					
Rese t	0	0	0	1	0	1	1	0	0	0	1	1	0	0	1	0		

Bit(s)	Name	Description
31:24	CLK_HS_EXIT	Control for timing parameter: T_HS-Exit for clock lane
23:16	TA_GET	Control for timing parameter: T_TA-Get
15:8	TA_SURE	Control for timing parameter: T_TA-Sure
7:0	TA_GO	Control for timing parameter: T_TA-Go

A04A	0118	<u>DS</u> I	PH'	Y TI	MCO	<u> </u>	DSI I	PHYT	<u> </u>	g Cor	trol 2	2 Reg	ister		14140000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Nam e			C	LK_HS	S_TRA	IL					c	LK_H	S_ZER	0			
Type				R	W							R	W				
Rese t	0	0	0	1	0	1	0	0	0	0	0	1	0	1	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam e																	
Type																	
Rese t																	

Bit(s) Name	Description
31:24 CLK_HS_TRAIL	Control for timing parameter: T_CLK-Trail
23:16 CLK_HS_ZERO	Control for timing parameter: T_CLK-Zero

A04A	011C	<u>DSI</u>	_ <b>PH</b>	Y_TI	MCO	<u> </u>	DSI PHY Timing Control 3 Register 00						OOOEOEOA			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam										]	DA_HS	S_EXI	Γ			
Type											R	W				
Rese								0	_				1	1	1	0
t							0	U	U	0	0	0	1	1	1	U



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e		CLK_HS_POST						CLK_HS_PREP								
Туре		RW										R	W			

Bit(s)	Name	Description
25:16	DA_HS_EXIT	Control for timing parameter: T_HS-Exit for data lane
15:8	CLK_HS_POST	Control for timing parameter: T_CLK-Post
7:0	CLK_HS_PREP	Control for timing parameter: T_CLK-Prepare

A04A0200 <u>DSI CMDQ</u> ~ [n](n=0~127)

### **DSI Command Queue**

0000000

	<b>N4</b>	A	$\mathbf{\Omega}$	т.	•
4	. 14	. 4		41	

Bit Nam e	31   30   29   28   27   26   25   24 DATA_1								23	22	21	20 <b>DAT</b>	19 ' <b>A_0</b>	18	17	16
Туре		RW										R	W			
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e				DAT	A_ID				RE	SV	TE	CL	HS	BT A	TY	PE
Type				R	W				R	W	RW	RW	RW	RW	RW	
Rese	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Dit(c)	Name	Description
Bit(s) 31:24		
23:16	DATA_1 DATA_0	Data byte 1 of command Data byte 0 of command
15:8	DATA_ID	Data Dyte of Command  Data ID of command
7:6	RESV	Reserved
5	TE	Enables internal or external TE  0: Disable
		1: Enable
4	CL	Selects DCS byte 0: 1-byte DCS
		1: 2-byte DCS
3	HS	<b>Enables high-speed transmission</b> 0: LPTX transmission
		1: HSTX transmission
2	BTA	Enables BTA 0: Disable
		1: Enable
1:0	TYPE	Command types
		0: Type-0 command
		1: Type-1 command
		2: Type-2 command
		3: Type-3 command



## 25. Image Resizer

### 25.1. General Description

This block provides the image resizing function for image and video capturing scenarios. It receives image data from the Caminf module or from memory input, performs the image resizing function and outputs to the ROTATOR. shows the block diagram. The resizer is composed of horizontal and vertical resizing blocks. It can scale up or down the input image by any ratio. It also supports tile processing which can combines tiles into a full frame in memory-input mode. The maximum size of input images is limited to 2047x2047 and maximum size of output images is limited to 2047x2047.





Figure 25-1. Image Resizer Overview

### 25.2. Application Notes





There is a cropping example. Assuming an uncropped image with size = (640, 480), if the size of the cropped frame is (320, 240) and the cropped region is the center of input frame. Then the setting will be CROP\_L = 160, CROP\_R = 479, CROP\_T = 120, CROP\_B = 359, and SRCSZ\_WS = 320, SRCSZ\_HS = 240.

Note that there are two kinds of registers, registers related to cropping function and the rest registers, including ratio, and size, etc. Two kinds of double buffered registers have two separated updating time as described in the . In the normal case, registers related to cropping function will be updated at B if the following criterion is satisfied:

1. LOCK bit is not '1' at B.

The rest registers will be updated at C if the following criteria are satisfied:

- 1. LOCK bit is not '1' at B.
- 2. LOCK bit is not changed from B to C.

To make sure HW double buffered registers behave by this rule, we can guarantee that the cropping registers and the rest registers take effect at the same frame. However, from input frame #0, if after interrupt is asserted at A and FW cannot finish registers programming before B, then all the registers will take function at frame #2.




Figure 25-2. Resizer double buffered registers updating and taking effect timing chart

As shown in , in cropping mode, the FSTINT is asserted at the beginning of cropped frame. The FEDINT is asserted at the end of output frame. There are three independent busy status bits for three different frames, input frame, cropping frame and output frame.




Figure 25-3. Resizer interrupt and busy asserting timing chart



• Configuration procedure when source is cam

```
RESZ_CFG = 0x10 (continuous), 0x0 (single run);
RESZ_SRCSZ1 = source image size;
RESZ_TARSZ1 = target image size;
RESZ_HRATIO1 = horizontal ratio;
RESZ_VRATIO1 = vertical ratio;
RESZ_HRES1 = horizontal residual;
RESZ_VRES1 = vertical residual;
RESZ_FRCFG = working memory size, interrupt enable;
RESZ_CON = 0x1;
```

• Configuration procedure when source is memory (frame mode)

```
RESZ_CFG = 0x1 or 0x2 or 0x3 (single run);
RESZ_SMBASE_Y = source memory for Y base address;
RESZ_SMBASE_U = source memory for U base address;
RESZ_SMBASE_V = source memory for V base address;
RESZ_SRCSZ1 = source image size;
RESZ_TARSZ1 = target image size;
RESZ_HRATIO1 = horizontal ratio;
RESZ_VRATIO1 = vertical ratio;
RESZ_HRES1 = horizontal residual;
RESZ_VRES1 = vertical residual;
RESZ_FRCFG = working memory size, interrupt enable;
RESZ_CON = 0x1;
```

Configuration procedure when source is memory (tile mode)

```
RESZ_CFG = 0x10001 or 0x10002 or 0x10003 (single run);
RESZ_SMBASE_Y = source tile memory for Y base address;
RESZ_SMBASE_U = source tile memory for U base address;
RESZ_SMBASE_V = source tile memory for V base address;
RESZ_SRCSZ1 = source tile size;
RESZ_TARSZ1 = target tile size;
RESZ_HRATIO1 = horizontal ratio;
RESZ_VRATIO1 = vertical ratio;
RESZ_HRES1 = horizontal residual;
RESZ_VRES1 = vertical residual;
Setup tile parameters according tile formula
RESZ_FRCFG = working memory size, interrupt enable;
RESZ_CON = 0x1;
```

Configuration procedure for disable clock.

```
RESZ_CON = 0x0;
RESZ_CON = 0X10000;
while ((RESZ_CON&0x10000) == 1);
RESZ_FRCFG = RESZ_FRCFG & 0xFFFF13FF;
SWInt = RESZ_INT & 0x0000003F;
Disable clock;
```



## 25.3. Register Definition

Address	Name	Width	Register Function
A0410000	RESZ_CFG	32	Image Resizer Configuration Register
A0410000	KE3Z_CI U	32	The register is for global configuration of Image Resizer.
			Image Resizer Control Register
A0410004	RESZ CON	32	The register is for global control of Image Resizer. Furthermore, software reset will not reset all register setting. Remember trigger Image Resizer first before trigger image sources to Image Resizer.
A0410008	RESZ_STA	32	Image Resizer Status Register The register indicates global status of Image Resizer.
			Image Resizer Interrupt Register
A041000C	RESZ INT	32	The register shows up the interrupt status of resizer.
			Image Resizer Source Image Size Register 1
A0410010	RESZ SRCSZ1	32	The register specifies the size of source image. The allowable maximum size is 2047x2047.
			Image Resizer Target Image Size Register 1
A0410014	RESZ TARSZ1	32	The register specifies the size of target image. The allowable maximum size is 960x2047 with resizing and 2047x2047 without resizing. However, it is suggested to limit WT <= 480 when SRC is CAM and with resizing.
A0410018	DECT LIBATIO1	32	Image Resizer Horizontal Ratio Register 1
A0410018	RESZ HRATIO1	32	The register specifies horizontal resizing ratio.
A041001C	RESZ_VRATIO1	32	Image Resizer Vertical Ratio Register 1
A041001C	KL3Z_VKATIO1	32	The register specifies vertical resizing ratio.
			Image Resizer Horizontal Residual Register 1
A0410020	RESZ HRES1	32	The register specifies horizontal residual. It is obtained by RESZ_SRCSZ1.WS % RESZ_TARSZ1.WT.
			Image Resizer Vertical Residual Register 1
A0410024	RESZ VRES1	32	The register specifies vertical residual. It is obtained by RESZ_SRCSZ1.HS % RESZ_TARSZ1.HT.
			Image Resizer LOCK Register
A041002C	RESZ LOCK	32	This register specifies the lock register. Once this bit is programmed to be '1', Resizer stops updating double buffered registers at Vsync. The function of lock register is to prevent Resizer updating only partial parameters when firmware programs registers near input Vsync. Set to 1 before changing size related registers, and set to 0 after all size related registers are programmed.
			Image Resizer Crop Original Size Register 1
A0410030	RESZ ORIGSZ1	32	These registers are only used when CROP_EN = '1'. This field specifies original size before image cropping.
			Image Resizer Crop Left Right Register 1
A0410034	RESZ CROPLR1	32	These registers are only used when CROP_EN = '1'. This field specifies the horizontal start and end position index for image cropping. Please note that these indexes are defined as the following illustration. For an uncropped image, the index of start point is 0 and the index of end point is (ORIGSZ_WS-1). The width cropped frame is therefore defined as (CROP_R - CROP_L+1).
			Image Resizer Crop Top Bottom Register 1
A0410038	RESZ CROPTB1	32	These registers are only used when CROP_EN = '1'. This field specifies the vertical start and end position index for image cropping. Please note that these indexes are defined as the following illustration. For an uncropped image, the index of start point is 0 and the index of end point is (ORIGSZ_HS-1). The height cropped frame is therefore defined as (CROP_B - CROP_T+1).



Address	Name	Width	Register Function
A0410040	RESZ FRCFG	32	Image Resizer Fine Resizing Configuration Register  The register specifies various setting of control for fine resizing, including of horizontal and vertical resizing. Note that all parameters must be set before horizontal and vertical resizing proceeds.
A0410090	RESZ_DBGCFG	32	Image Resizer Debug Configuration Register The register is used to help debug.
A04100B0	RESZ INFOO	32	Image Resizer Information Register 0
A04100B4	RESZ_INFO1	32	Image Resizer Information Register 1
A04100DC	RESZ SMBASE Y	32	Image Resizer Y-Component Source Memory Base Address Register The register specifies the base address of memory input for Y-component or UYVY format. It's only useful in Memory input mode. It should be 4 bytes aligned without CLIP_EN. It should be format aligned with CLIP_EN. That is 4 bytes for UYVY format and 2 bytes for YUV420 and YUV422 format. However, the base address before clipping must be 4 bytes aligned.
A04100E0	RESZ SMBASE U	32	Image Resizer U-Component Source Memory Base Address Register  The register specifies the base address of memory input for U-component. It's only useful in Memory input mode. It should be 4 bytes aligned without CLIP_EN. It should be format aligned with CLIP_EN. That is 1 byte. However, the base address before clipping must be 4 bytes aligned.
A04100E4	RESZ SMBASE V	32	Image Resizer V-Component Source Memory Base Address Register  The register specifies the base address of memory input for V-component. It's only useful in Memory input mode. It should be 4 bytes aligned without CLIP_EN. It should be format aligned with CLIP_EN. That is 1 byte. However, the base address before clipping must be 4 bytes aligned.
A04100F0	RESZ GMCCON	32	Image Resizer GMC Control Register
A04100FC	RESZ CLIP	32	Image Resizer CLIP Register
A0410100	RESZ TILE CFG	32	Image Resizer Tile Configuration Register Configuration setting of tile-based resizer.
A0410104	RESZ TILE START POS X1	32	Image Resizer Tile Start Position X Register 1 Start setting of tile-based resizer.
A041010C	RESZ TILE START POS Y1	32	Image Resizer Tile Start Position Y Register 1 Start setting of tile-based resizer.
A0410114	RESZ BI TRUNC ERR COMP1	32	Image Resizer Bilinear Truncation Error Compensation Register 1 Bilinear setting of tile-based resizer.
A0410118	RESZ BI INIT RESID1	32	Image Resizer Bilinear Initial Residual Register 1 Bilinear setting of tile-based resizer.

All undefined bit fields must be set as the default values.



A0410000	DEC7 CEC	Imaga Dasigar Configuration Dagistar	000000
A0410000	KESZ_CFG	Image Resizer Configuration Register	00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																MO DE1
Type																RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								VS RS TE N2	VS RS TE N1	VS RS TE NO	DC M_ DIS	PC ON			SR	2C1
Type								RW	RW	RW	RW	RW			R	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	MODE1	Mode selection of 1st pass of resizer.  0: Frame mode.  1: Tile mode.
8	VSRSTEN2	Resizer auto reset when SRC1 is camera and pixel drop is detected.  0: Disable.  1: Enable.
7	VSRSTEN1	Resizer auto reset when SRC1 is camera and new frame comes and previous input is complete but output not complete.  0: Disable. (skip current frame)  1: Enable. (Give up previous frame)
6	VSRSTEN0	Resizer auto reset when SRC1 is camera and new frame comes.  0: Disable.  1: Enable.
5	DCM_DIS	DCM enabling/disabling setting. 0: Enable DCM. 1: Disable DCM.
4	PCON	The register bit specifies if resizing continues whenever an image finishes processing. Once continuous run for pixel-based resizing is enabled and pixel-based resizing is running, the only way to stop is to reset resizer. If to stop immediately is desired, reset resizer directly. If the last image is desired, set the register bit to '0' first. Then wait until image resizer is not busy again. Finally reset image resizer.  0: Single run. 1: Continuous run.
1:0	SRC1	The register bit specified the input source of 1st pass of resizer.  0: Camera input.  1: Memory input. Packet UYVY format.  2: Memory input. Planar YUV420 format.  3: Memory input. Planar YUV422 format.

## A0410004 RESZ CON Image Resizer Control Register 000000 00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																RS T
Type																RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN A
Type																RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Name	Description
16	RST	Writing '1' to the register will cause resizing to stop. Resizer itself would clear this bit to 0 when it is ready to be enabled. When this bit is 1, do not enable resizer.
0	ENA	Writing '1' to the register bit to enable resizer.

### A0410008 RESZ STA Image Resizer Status Register

0000	0	0
	O	n

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																DC M_ STA TU S
Type																RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		ER R5	ER R4	ER R3		ER R2	ER R1	ER RO				CR OP BU SY		INB US Y	ME MI NB US Y	OU TB US Y
Type		W1C	W1C	W1C		W1C	W1C	W1C				RO		RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	DCM_STATUS	DCM status.
14	ERR5	Error status. Input pixel is not enough when crop is enabled. Write this bit to 1 or reset resizer to clear.
13	ERR4	Error status. Drop frame due to LOCK is changed between start point of original image and start point of cropped image. Write this bit to 1 or reset resizer to clear.
12	ERR3	Error status. Drop frame due to LOCK when vsync comes. Write this bit to 1 or reset resizer to clear.
10	ERR2	Error status. Input complete but output not complete when new frame comes. Write this bit to 1 or reset resizer to clear.
9	ERR1	Error status. Input pixel is not enough. Write this bit to 1 or reset resizer to clear.
8	ERR0	Error status. Pixel over run (Camera request but resizer not ack). Write this bit to 1 or reset resizer to clear.
4	CROPBUSY	Cropping busy status.
2	INBUSY	Input busy status.
1	MEMINBUSY	Memory input busy status.
0	OUTBUSY	Output busy status.

## A041000C RESZ INT Image Resizer Interrupt Register

000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											LC KD RPI NT	MI NI NT	PX DI NT		FST AR T1I NT	FE ND INT
Name Type											KD RPI	NI	DI		AR T1I	ND



Bit(s)	Name	Description
5	LCKDRPINT	Interrupt for drop frame for lock occurs. No matter the register bit RESZ_FRCFG.LCKDRPINTEN is enabled or not, the register bit will be active whenever drop frame for lock occurs. It could be as software interrupt by polling the register bit. Clear it by reading the register.
4	MININT	Interrupt for memory input. No matter the register bit RESZ_FRCFG.MININTEN is enabled or not, the register bit will be active whenever memory input is done. It could be as software interrupt by polling the register bit. Clear it by reading the register.
3	PXDINT	Interrupt for pixel drop. No matter the register bit RESZ_FRCFG.PXDINTEN is enabled or not, the register bit will be active whenever pixel drop occurs. It could be as software interrupt by polling the register bit. Clear it by reading the register. Useful for error detection.
1	FSTART1INT	Interrupt for frame start of 1st pass. No matter the register bit RESZ_FRCFG.FSTARTIINTEN is enabled or not, the register bit will be active whenever a new frame of 1st pass arrives. It could be as software interrupt by polling the register bit. Clear it by reading the register. Useful for digital zooming.
0	FENDINT	Interrupt for frame end. No matter the register bit RESZ_FRCFG.FENDINTEN is enabled or not, the register bit will be active whenever whole image is done. It could be as software interrupt by polling the register bit. Clear it by reading the register.

### A0410010 RESZ SRCSZ1 Image Resizer Source Image Size Register 1

000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											HS					
Type											RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											WS					
Type											RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
26:16	HS	The register field specifies the height of source image.
10:0	WS	The register field specifies the width of source image.

Note: WS and HS must be format aligned (RESZ\_CROPLR1.CROP\_EN = 0).

src	format	HS	WS
caminf	YUV444	Multiples of 1	Multiples of 1
	YUV420	Multiples of 2	Multiples of 2
memory	YUV422	Multiples of 1	Multiples of 2
	UYVY	Multiples of 1	Multiples of 2

### A0410014 RESZ TARSZ1 Image Resizer Target Image Size Register 1

000000

00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											HT					
Type											RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											WT					
Type											RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
26:16	НТ	The register field specifies the height of target image.
10:0	WT	The register field specifies the width of target image.

A0410018	RESZ HRATIO	Image Resizer Horizontal Ratio Register 1	000000
AU41UU16	<u>1</u>	image Resizer Horizontal Ratio Register 1	00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		RATIO[31:16]														
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RATIO	<b>[15:0]</b>							
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RATIO	Ratio = (RESZ_TARSZ.WT < RESZ_SRCSZ.WS)?  (RESZ_TARSZ.WT -1) * 2 <sup>20</sup> / (RESZ_SRCSZ.WS -1):  (RESZ_SRCSZ.WS) * 2 <sup>20</sup> / RESZ_TARSZ.WT

#### 000000 **RESZ\_VRATIO Image Resizer Vertical Ratio Register 1** A041001C 00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		RATIO[31:16]														
Type								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RATIO	<b>[15:0]</b>							
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		Ratio = (RESZ_TARSZ.HT < RESZ_SRCSZ.HS)?
31:0	RATIO	(RESZ_TARSZ.HT -1) * $2^{20}$ / (RESZ_SRCSZ.HS -1) :
		(RESZ_SRCSZ.HS) * 2 <sup>20</sup> / RESZ_TARSZ.HT

#### 000000 **A0410020** RESZ HRES1 **Image Resizer Horizontal Residual Register 1**

		00	
	17	16	
Ī			
Τ			

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										RESI	DUAL					
Type						RW										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
11:0	RESIDUAL	Residual = RESZ_SRCSZ1.WS % RESZ_TARSZ1.WT



#### A0410024 RESZ\_VRES1 **Image Resizer Vertical Residual Register 1**

000000 00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										RESI	DUAL					
Type										R	W					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
11:0	RESIDUAL	Residual = RESZ_SRCSZ1.HS % RESZ_TARSZ1.HT

#### A041002C RESZ LOCK **Image Resizer LOCK Register**

000000

00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																LO CK
Type																RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
0	LOCK	Writing '1' to the register bit prevents updating double buffered registers.

Note: If lock is set to 1, and vsync comes, the frame will be dropped because the setting is not reliable. So please keep the locked region as short as possible. LCKDRP interrupt can be used to detect this event.

#### 000000 **RESZ ORIGSZ** A0410030 **Image Resizer Crop Original Size Register 1** 00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							ORIGSZ_HS									
Type											RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										OR	IGSZ_	WS				
Type						RW										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
26:16	ORIGSZ_HS	Resizer input image height before cropping for pass 1.
10:0	ORIGSZ_WS	Resizer input image width before cropping for pass 1.

Note: If CROP\_EN = 1 and SRC is memory, ORIGSZ\_WS and ORIGSZ\_HS must be format aligned.

src	format	ORIGSZ_HS	ORIGSZ_WS
caminf	YUV444	Multiples of 1	Multiples of 1
	YUV420	Multiples of 2	Multiples of 2
memory	YUV422	Multiples of 1	Multiples of 2
	UYVY	Multiples of 1	Multiples of 2

A0410034	RESZ CROPLR1	Image Resizer Crop Left Right Register 1	0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CROP_EN										CRO	P_L				
Type	RW										RV	N				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											CRO	P_R				
Type						RW										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	CROP_EN	Crop enable for pass 1.
26:16	CROP_L	Horizontal cropping start/left position index for pass 1.
10:0	CROP_R	Horizontal cropping end/right position index for pass 1.

# A0410038 $\frac{\text{RESZ CROPTB}}{1}$ Image Resizer Crop Top Bottom Register 1 000000 00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										(	CROP_	Т				
Type											RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										(	CROP_	В				
Type						RW										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
26:16	CROP_T	Vertical cropping start/top position index for pass 1.
10:0	CROP_B	Vertical cropping end/bottom position index for pass 1.

## A0410040 RESZ FRCFG Resizer Fine Resizing Configuration 000000 Register 02

					- 0											
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													WM	ISZ1		
Type													R	W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LC KI NT EN	MI NI NT EN	PX DI NT EN		FST AR T1I NT EN	FE ND INT EN										
Type	RW	RW	RW		RW	RW										

Bit(s)	Name	Description
21:16	WMSZ1	It stands for working memory size for single pass or 1st pass of two pass resizing. The register specifies how many lines after horizontal resizing can be filled into working memory. Its minimum value is 2 and maximum value is 31. And the formula is $(1920 / (WT+3)/4*4))$ .
15	LCKINTEN	Drop frame due to lock interrupt enable.
14	MININTEN	Memory input interrupt enable.
13	PXDINTEN	Pixel drop interrupt enable.
11	FSTART1INTEN	Frame start of 1st pass interrupt enable.  0: Interrupt for frame start of 1st pass is disabled.  1: Interrupt for frame start of 1st pass is enabled.
10	FENDINTEN	Frame end interrupt enable.  O: Interrupt for frame end is disabled.



1: Interrupt for frame end is enabled.

A0410	$\begin{array}{cc} 0090 & \frac{\text{RESZ DBGCF}}{\underline{G}} \end{array}$			Image Resizer Debug Configuration Register											000002 00	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					NO DB	PH R1	PV R1									
Type					RW	RW	RW									
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
11	NODB	Force register not double buffered.  0: Double buffered, registers are effective when camera vsync arrives or memory input starts.  1: No double buffered.
10	PHR1	Force horizontal resizing to execute even though it's not necessary.  0: Normal operation.  1: Force horizontal resizing to execute even though it's not necessary.
9	PVR1	Force vertical resizing to execute even though it's not necessary.  0: Normal operation.  1: Force vertical resizing to execute even though it's not necessary.

### **A04100B0** RESZ INFOO Image Resizer Information Register 0

000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		IN_VERT_CNT														
Type								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							I	N_HO	RZ_CN	T						
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	IN_VERT_CNT	Input vertical counter.
15:0	IN_HORZ_CNT	Input horizontal counter.

## A04100B4 RESZ INFO1 Image Resizer Information Register 1

000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							0	UT_VE	RT_C	NT						
Type								R	.0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							01	UT_HC	RZ_C	NT						
Type		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	OUT_VERT_CNT	Output vertical counter.
15:0	OUT_HORZ_CNT	Output horizontal counter.

A0410 C	<u>E Y</u>					Image Resizer Y-Component Source Memory Base Address Register										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							SN	<b>IBASE</b>	_Y[31:	16]						
Type								R	W							
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SI	MBASE	_Y[15:	0]						
Type		RW														
Reset																

A0410	100E0 RESZ SMBAS			Ima	Image Resizer U-Component Source Memory Base												
A0410	OLO	<u>E U</u>			Add	ress F	Regist	er							X		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name							SN	<b>IBASE</b>	_U[31:	16]							
Type		RW															
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name							SI	MBASE	_U[15:	0]							
Type		RW															
Reset																	

Bit(s)	Name	Description	
31:0	SMBASE_U		

A0410	04100E4 RESZ SMBAS E V			<u>3AS</u>		Image Resizer V-Component Source Memory Base Address Register										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							SN	<b>IBASE</b>	_V[31:	16]						
Type		RW														
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SI	MBASE	_V[15:	0]						
Type		RW														
Reset																

Bit(s)	Name	Description	
31:0	SMBASE_V		

A0410	$\begin{array}{c} \mathbf{A04100F0} & \frac{\text{RESZ GMCCO}}{\mathbf{N}} \\ \hline \end{array}$			Ima	ge Re	sizer		000000 00								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		RD_MIN_REQ_INTERVAL														
Type						R	W									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RD _M AX _B L				RD _M IN_ RE Q_ EN
Type												RW				RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:20	RD_MIN_REQ_INTER VAL	It specifies how many AHB bus cycles between two GMC requests for read port.
4	RD_MAX_BL	<b>Specify the maximum burst length of GMC request for read port.</b> 0: Burst 4 beats access, and one beat is 4 bytes. Total data amount is 16 bytes per access. 1: Single 4 bytes access.
0	RD_MIN_REQ_EN	Enable GMC port minimum request control for read port.

A04100FC RESZ_CLIP	Image Resizer CLIP Register
--------------------	-----------------------------

000000
00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CLI P_ EN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					MEM_WD											
Type					RW											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		Enable clip function of memory in mode.
31	CLIP_EN	0: Disable.
		1: Enable.
11:0	MEM_WD	Width of background image. The unit is pixels.




Figure 25-4. Memory clipping chart

Note: MEM\_WD should be format aligned.

format	MEM_WD
YUV420	Multiples of 2
YUV422	Multiples of 2
UYVY	Multiples of 2

All of the following registers are for tile-based processing. These registers are inactive while RESZ\_CFG.MODE1 is frame mode.

<b>A0410100</b> $\frac{\text{RESZ TILE C}}{\text{FG}}$				Image Resizer Tile Configuration Register								000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															SA _E N_ Y1	SA _E N_ X1
Type															RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		Vertical source accumulation enable siganl of 1st pass of resizer.
1	SA_EN_Y1	0: Disable (frame_target_height ≥ frame_source_height). 1: Enable (frame_target_height < frame_source_height).
		Horizontal source accumulation enable siganl of 1st pass of resizer.
0	SA_EN_X1	0: Disable (frame_target_width ≥ frame_source_width). 1: Enable (frame_target_width < frame_source_width).

A0410	104	_	Z TILI		Ima	Image Resizer Tile Start Position X Register 1							000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		TILE_START_POS_X[30:16]														
Type			RW													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		TILE_START_POS_X[15:0]														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
30:0	TILE_START_POS_X	Horizontal start position of bilinear interpolation. Format: Q0.11.20. Horizontal start weight of source accumulation. Format: Q0.0.20.

A0410	10C		Z TIL		Ima	ge Re	sizer '	Tile S	Tile Start Position Y Register 1						000	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			TILE_START_POS_Y[30:16]													
Type			RW													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		TILE_START_POS_Y[15:0]														
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
30:0	TILE_START_POS_Y	Vertical start position of bilinear interpolation. Format: Q0.11.20. Vertical start weight of source accumulation. Format: Q0.0.20.

Α	.04	110	01	14

RE:	SZ_	$_{ m BI}$	<u>_TRU</u>
NC	$\mathbf{E}$	RR	COM
P1			

## Image Resizer Bilinear Truncation Error Compensation Register 1

000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								]	BI_TR	UNC_F	ERR_C	OMP_Y	ľ			
Type						RW										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								]	BI_TR	UNC_E	RR_C	OMP_X	K			
Type					RW											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27:16	BI_TRUNC_ERR_COM P_Y	Vertical condition of truncation error compensation by accumulated residual.
11:0	BI_TRUNC_ERR_COM P_X	Horizontal condition of truncation error compensation by accumulated residual.

## A0410118 $\frac{\text{RESZ BI INIT}}{\text{RESID1}}$ Image Resizer Bilinear Initial Residual Register 1 $\frac{000000}{00}$

Bit	31	30	29	28											16	
Name					BI_INIT_RESID_Y											
Type					RW											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									BI_IN	IT_RE	SID_X					
Type					RW											
Reset	0	0	0	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0								0			

Bit(s)	Name	Description
28:16	BI_INIT_RESID_Y	Vertical initial residual for truncation error compensation.
12:0	BI_INIT_RESID_X	Horizontal initial residual for truncation error compensation.

Since the bilinear-interpolation step is represented by fixed-point representation, there are truncation errors in the computational process. In order to reduce the truncation-error effect, resizer will compensate the errors at each integer interpolation point. The following is the example.

step (ratio) = 
$$\frac{10}{15} = \frac{2}{3} \approx 0.625 = \frac{5}{8}$$
 (3 - bit binary precision)

residual = 
$$10 \% 15 = 10$$

### ⇒ interpolation position

$$0 \quad \frac{2}{3} \quad \frac{4}{3} \quad \frac{6}{3} \quad \frac{8}{3} \quad \cdots$$

interpolation position by fixed point

$$0 \quad \frac{5}{8} \quad \frac{10}{8} \quad \frac{15}{8} \quad \frac{21}{8} \quad \dots$$
incremental residual 
$$0 \quad 10 \quad 5 \quad 15 \quad 10 \quad \dots$$
(truncation-error compensation)



## 26. Image Rotator DMA

### 26.1. General Description

Image Rotator DMA receives YUV444 pixel data from input interface as shown in Figure 26-1, and output to memory. The architecture is shown in Figure 26-2. When writing to memory, it supports various formats. Supported Ooutput packed formats include: UYVY (YUYV422). Supported oOutput planar formats include: scanline planarYUV420 and YUV422. In this specification, generic YUV format refers to scanline planar YUV420/YUV422. These output formats ares shown in Table 26-1.




Figure 26-1. Image Rotator DMA Input Interface




Figure 26-2. Image Rotator DMA Architecture

Table 26-1. ImageRotator DMA Output Format

Output formats								
UYVY								
Planar YUV420								
Planar YUV422								

#### 26.1.1. Feature List

- Descriptor based mode
- Hardware auto loop mode
- Color formats transformation
- Output Image pitching for UYVY
- Rotation for UYVY
- Hardware semaphore support



### 26.1.2. Descriptor Format

There are six6 enable signals indicating each 4- bytes command. The full sets of rotator DMA's descriptor is 24s bytes including six6 segments and with four4 bytes each segment.




Figure 26-3. Image Rotator DMA Descriptor Format

### 26.1.3. Frame buffer start address and size notes

Output frame buffer start address must be 4- byte alignment.

The size of each frame buffer must be a multiple of four4 bytes. That is, if output format is YUV420. Y, U and V plane must allocate size of multiple of four4 bytes. If the image size will not occupyied every 4 bytes allocated, the residual bytes not used will be written with dummy data. Dummy data value is undefined and scenario dependent.

The table belowFollowing table summarizes base address and buffer size restrictions.

Table 26-2. Base Address and Buffer Size Restrictions

	Y, U, V frame start address (bytes)	Width (pixels)	Height (pixels)	*HW output size (bytes)	DST_W_IN_BYTE (bytes)
UYVY(packed)	4x	2x	1x	4x	4x
YUV422(planar)	4x	2x	1x	4x	-
YUV420(planar)	4x	2x	2x	4x	-
YUV422(planar) with pitch enabled	4x	8x	1x	4x	8x
YUV420(planar) with pitch enabled	4x	8x	2x	4x	8x



### **26.1.4.** Rotation

Rotator supports 90 degree of rotation with flip for UYVY color format image of width smaller than or equal to 480 pixels.

## 26.2. Register Definition

The base address of ROT\_DMA is 0xA040\_0000.

Register Address	Register Function	Acronym
ROT_DMA+0000h	Rotator DMA Interrupt Flag	ROT_DMA_IRQ_FLAG
ROT_DMA+0008h	Rotator DMA Interrupt Flag Clear	ROT_DMA_IRQ_FLAG_CLR
ROT_DMA+0018h	Rotator DMA Configuration	ROT_DMA_CFG
ROT_DMA+0028h	Rotator DMA Stop Register	ROT_DMA_STOP
ROT_DMA+0030h	Rotator DMA Enable Status	ROT_DMA_EN
ROT_DMA+0038h	Rotator DMA Reset Register	ROT_DMA_RESET
ROT_DMA+0300h	Image Rotator DMA SLOW DOWN	ROT_DMA_SLOW_DOWN
ROT_DMA+0318h	Image Rotator DMA Y Destination Start Address	ROT_DMA_ Y_DST_STR_ADDR
ROT_DMA+0320h	Image Rotator DMA U Destination Start Address	ROT_DMA_ U_DST_STR_ADDR
ROT_DMA+0328h	Image Rotator DMA V Destination Start Address	ROT_DMA_ V_DST_STR_ADDR
ROT_DMA+0330h	Image Rotator DMA Source Image Size	ROT_DMA_SRC_SIZE
ROT_DMA+0348h	Image Rotator DMA Destination Image Size	ROT_DMA_DST_SIZE
ROT_DMA+0368h	Image Rotator DMA Control Register	ROT_DMA_CON

## ROT\_DMA+ 0000h Rotator DMA Interrupt Flag

## ROT\_DMA\_I RQ\_FLAG

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																FLAG O_IR Q_EN
Type																R/W
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLAG 0
Type																R/W
Reset																0



This register is used by software to parse error message and some events triggered by the engine. Occurrence of these events/error messages is denoted by flags. Flags can issue interrupt which is level triggered. To turn on interrupt issue capability, assert IRQ\_EN. Note that interrupt will only issue when engine's EN is asserted. This behavior give software opportunity to prevent unnecessary interrupt before start of engine.

For each flag (e.g. FLAG1):

When read:

- **0** Event/error not took place
- Event/error took place

When write:

- **0** Clear flag. To clear flags, Using IRQ\_FLAG\_CLR register is preferred.
- 1 Software asserted event/error

For each flag IRQ\_EN (e.g. FLAG1\_IRQ\_EN):

- **IRQ\_EN** Interrupt enable. Enable or disable corresponding interrupt issue capability. If the bit is deasserted, the corresponding flag will still raise in respond to the event, but will not issue interrupt. If asserted, the interrupt will issue at EN==1 if the event takes place.
  - O Disable.
  - 1 Enable.

Flags descriptions:

**FLAGO** This is raised when engine finished the descriptor and INT\_EN is asserted.

## ROT\_DMA+ 0008h Rotator DMA Interrupt Flag Clear Register

ROT\_DMA\_I RQ\_FLAG\_CL R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLAG O_CL R
Type																WO

- **FLAGn\_CLR** Clear interrupt flag number n. When clearing interrupt flag and interrupt flag trigger event occur at the same time. Event trigger was given higher priority to let software programmer still notified by the event.
  - O Do not clear (no effect on interrupt flag)
  - 1 Clear interrupt flag



## ROT\_DMA+ 0018h Rotator DMA Configuration

ROT\_DMA\_C FG

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	FRAM E_SY NC_E N															YUV_ PITC H_EN
Type	R/W															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		DROP														AUTO _LOO P
Type		R/W														R/W
Reset		0														0

**AUTO\_LOOP** Auto loop. Automatically loop back to the first command when all commands are consumed.

- **0** Disable
- 1 Enable

**DROP** this register only takes effect when en=0 (engine at turn off status)

- 0 stall previous engine's input data if any
- 1 drop previous engine's input data if any

**YUV\_PITCH\_EN** Enable pitch mechanism for generic YUV output format. This register only takes effect when OUTPUT\_FORMAT is generic YUV.

- **0** Y, U, V data will be written to memory in continuous address respectively if OUTPUT\_FORMAT is generic YUV.
- 1 Y plane data will be written to memory in pitch value, DST\_W\_IN\_BYTE and U, V plane data will be written to memory in pitch value, DST\_W\_IN\_BYTE/2. The source width must be multiple of 8.

**FRAME\_SYNC\_EN** Frame sync signal from camera. No effect when the DMA engine is not part of camera image datapath.

- **0** Disable
- 1 Enable

### ROT\_DMA+ 0028h Rotator DMA Stop Register

ROT\_DMA\_S TOP

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STOP
Type																R//W
Reset																0

Stop the engine engine by writing this register. When writing 1, DMA engine will stop after finishing the current frame. When writing 0, DMA stop will be de-asserted. This status will be checked at each end of frame. During the engine operation, this status has no effect.

**STOP** Stop (disable) the DMA engine.

**0** De-assert stop status



1 Stop the DMA engine at frame end.

ROT_DMA+	Datatas DMA Escalla Ctatus Dariatas
0030h	<b>Rotator DMA Enable Status Register</b>

 $ROT\_DMA\_E$ 

N

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																R/W
Reset																0

Enable Status. When read, this indicates whether DMA is enabled or not. To enable the engine, write 1 into this register. To stop the engine, use STOP, WARM\_RESET or HARD\_RESET instead. In register mode and without auto loop, engine will set en = 0 when finishing its job. In auto loop, only when SW assert stop/reset can turn off engine.

### ROT\_DMA+ 0038h Rotator DMA Reset Register

ROT\_DMA\_R ESET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																HAR
Name															1	D_RS
															T	T
Type															R/W	R/W
Reset															0	0

**HARD\_RST** Reset DMA descriptor queue and control register settings. This will clear control settings and in Image DMA registers immediately. This reset may cause pending bus transactions left in the DMA engine. Software should determine an amount of safe reset time and assert the reset for that period of time.

- 0 De-assert reset
- 1 Assert reset

**WARM\_RST** Reset DMA descriptor queue and control register settings. This will clear control settings in Image DMA registers after no pending bus transactions left. This is often so called safe reset. This bit will be de-asserted automatically after the settings are cleared. Software should wait for this bit to be de-asserted by hardware before performing other DMA tasks.

- **0** De-assert reset
- 1 Assert reset



ROT\_DMA+ 0300h Image Rotator DMA SLOW DOWN

ROT\_DMA\_S LOW\_DOWN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								SLOW	_CNT							
Type								R/	W							
Reset								(	)							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SLO W_E N
Type																R/W
Reset	•															0

- **SLOW\_EN** Slow down enable. Assert this to slow down engine. Amount of slow down is determined by SLOW\_CNT. Enable this to decrease the performance of rotator.
  - **0** Disable
  - 1 Enable

**SLOW\_CNT** Slow down count. Delay SLOW\_CNT cycle to issue next hardware bus transaction. This value is not adjustable during engine operation.

# ROT\_DMA+ Image Rotator DMA Y Destination Start 0318h Address

ROT\_DMA\_ Y\_DST\_STR\_ ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							<b>Y_</b> I	DST_S	TR_AD	DR						
Type								R/	W .							
Reset								(	)							
Bit	15	15         14         13         12         11         10         9         8         7         6         5         4         3         2											1	0		
Name						<b>Y</b> _1	DST_S	TR_AD	DR							
Type		Y_DST_STR_ADDR R/W														
Reset		•	•	•		•	(	)		•	•			•		

**Y\_DST\_STR\_ADDR** Destination Y start address. This address indicate the pitch window start address.

When output format is generic YUV, this address indicate the Y plane's start address.

When rotation, an offset must be added, please refer to the "Frame start address" section.

# ROT\_DMA+ Image Rotator DMA U Destination Start 0320h Address

ROT\_DMA\_ U\_DST\_STR\_ ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							<b>U</b> _1	DST_S	FR_AD	DR						
Type								R/	W							
Reset								(	)							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						<b>U</b> _1	DST_S	TR_AD	DR							
Type		U_DST_STR_ADDR R/W														
Reset							(	)								

**U\_DST\_STR\_ADDR** Destination U start address. When output format is not generic YUV, this is not used.



When output format is generic YUV, this address indicates the U plane's start address in planar format.

# ROT\_DMA+ Image Rotator DMA V Destination Start 0328h Address

ROT\_DMA\_ V\_DST\_STR\_ ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							<b>V</b> _1	DST_S	TR_AD	DR						
Type								R/	W .							
Reset								(	)							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						<b>V</b> _1	DST_S	TR_AD	DR							
Type		V_DST_STR_ADDR R/W														
Reset		•	•	•		•	(	)			•	•	•	•		

**V\_DST\_STR\_ADDR** Destination V start address. When output format is not generic YUV, this is not used.

When output format is generic YUV, this address indicates the V plane's start address.

### ROT\_DMA+ 0330h Image Rotator DMA Source Image Size

ROT\_DMA\_S RC\_SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										:	SRC_H	Ī.				
Type											R/W					
Reset											0					
Bit	15	14	13	12	11											
Name											SRC_W	I				
Type											R/W					
Reset											0					

**SRC\_W:** (must format Alignment)

Source width. This number indicates the input image's width in pixel. Width of 0 is not valid

**SRC\_H:** (must format Alignment)

Source height. This number indicates the input image's height in pixel. Height of 0 is not valid

#### ROT\_DMA+ 0348h Image Rotator DMA Destination Image Size ROT\_DMA\_D ST\_SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DS	T_W_	IN_BY	TE				
Type					DST_W_IN_BYTE R/W											
Reset						0 0										

#### **DST\_W\_IN\_BYTE:** (must format Alignment)

Destination width in bytes. This number indicates the destination image's width in pixel, and start from 1. 0 means image size = 0 pixels.  $dst_w_{in}$  byte =  $dst_w * 2$  for UYVY or  $dst_w*1$  for YUV420/YUV422



### ROT\_DMA+ 0368h Image Rotator DMA Control Register

ROT\_DMA\_C ON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INT_ EN	NOP			ROT_ EN			V_SU BSAM PLE								
Type	R/W	R/W			R/W			R/W								
Reset	0	0			0			0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						TH	RESHO	OLD	ULTR A_EN	PROT _EN				OUTP	UT_FO	RMAT
Type							R/W		R/W	R/W					R/W	
Reset						•	3	•	0	1					0	

#### **OUTPUT\_FORMAT** Output format

4: UYVY (YUYV422)

7: Generic YUV Others: Reserved

**V\_SUBSAMPLE** Vertical sub-sampling. If output format is not generic YUV, this bit is meaningless. If output format is generic YUV

**0** YUV422

1 YUV420

THRESHOLD Bus control threshold, the maximum output data size per bus transaction

**0** 4 bytes

**3** 16 bytes

**7** 32 bytes

Others Reserved

ULTRA\_EN Enable of bus ultra signal

**0** Disable

1 Enable

**PROT\_EN** Enable of bus protect signal. Set this to 1 when the source is from camera. Set this to 0 when the source is from memory

**0** Disable

1 Enable

**ROT\_EN** Rotation angle. Only UYVY output format can be rotated.

**0** No rotation

1 90 degree rotation with flip

**INT\_EN** Interrupt enable. When enabled, engine will assert FLAG0 as soon as finishing execution of the descriptor. Not as the name implied, only this bit alone will not issue interrupt.

FLAGO\_IRQ\_EN must also enable for interrupt to take effect.

0 Disable

1 Enable

**NOP** No operation command

- $\boldsymbol{0}$   $\,$  Command is no operation. DMA engine will drop incoming frame with the size set in SRC\_SIZE
- 1 Command is effective. DMA engine will process incoming frame.





Performance guidelines:

1. Threshold set the maximum data bytes per transfer. The greater the threshold, the higher DRAM utilization rate. Thus achieving better performance. The recommended value of threshold is 7



## 27. General Purpose Inputs/Outputs

### 27.1. General Description

MT2523G/D platform offers 48 general purpose I/O pins. By setting up the control registers, the MCU software can control the direction, the output value, and read the input values on these pins. These GPIOs and GPOs are multiplexed with other functions to reduce the pin count. To facilitate application use, the software can configure which clock to send outside the chip. There are six clock-out ports embedded in 48 GPIO pins, and each clock-out can be programmed to output appropriate clock source. Besides, when two GPIOs function for the same peripheral IP, the smaller GPIO serial number has higher priority than the one of bigger number.




Figure 27-1. GPIO block diagram

### 27.2. IO Pull Up/Down Control Truth Table

GPIO Name	IO Type	GPIO Name	IO Type
GPIO0	IO TYPE 4	GPIO25	IO TYPE 1
GPIO1	IO TYPE 4	GPIO26	IO TYPE 1
GPIO2	IO TYPE 4	GPIO27	IO TYPE 1
GPIO3	IO TYPE 4	GPIO28	IO TYPE 1
GPIO4	IO TYPE 1	GPIO29	IO TYPE 1
GPIO5	IO TYPE 1	GPIO30	IO TYPE 1
GPIO6	IO TYPE 1	GPIO31	IO TYPE 1
GPIO7	IO TYPE 1	GPIO32	IO TYPE 1
GPIO8	IO TYPE 1	GPIO33	IO TYPE 1
GPIO9	IO TYPE 1	GPIO34	IO TYPE 1
GPIO10	IO TYPE 4	GPIO35	IO TYPE 1

Table 27-1. GPIO v.s. IO type mapping



GPIO Name	IO Type	GPIO Name	IO Type
GPIO11	IO TYPE 1	GPIO36	IO TYPE 1
GPIO12	IO TYPE 1	GPIO37	IO TYPE 1
GPIO13	IO TYPE 1	GPIO38	IO TYPE 1
GPIO14	IO TYPE 1	GPIO39	IO TYPE 1
GPIO15	IO TYPE 1	GPIO40	IO TYPE 1
GPIO16	IO TYPE 1	GPIO41	IO TYPE 1
GPIO17	IO TYPE 1	GPIO42	IO TYPE 1
GPIO18	IO TYPE 3	GPIO43	IO TYPE 1
GPIO19	IO TYPE 3	GPIO44	IO TYPE 1
GPIO20	IO TYPE 3	GPIO45	IO TYPE 1
GPIO21	IO TYPE 2	GPIO46	IO TYPE 1
GPIO22	IO TYPE 2	GPIO47	IO TYPE 1
GPIO23	IO TYPE 2	GPIO48	IO TYPE 1
GPIO24	IO TYPE 1		

Refer to the truth table of pull-up/down control for the all GPIO pins excludingGPIO\_0, GPIO\_1, GPIO\_2, GPIO\_3, and GPIO\_10.

Table 27-2. IO type 1 - pull up/down control

GPIO_DIR	GPIO_PUPD	GPIO_R1	GPIO_R0	Resistance Value
0	0	0	0	High-Z
0	0	0	1	Pull-Up, 47K
0	0	1	0	Pull-Up, 47K
0	0	1	1	Pull-Up, 23.5K
0	1	0	0	High-Z
0	1	0	1	Pull-Down, 47K
0	1	1	0	Pull-Down, 47K
0	1	1	1	Pull-Down, 23.5K
1	Х	Х	Х	High-Z





Table 27-3. IO type 2 - pull up/down control

GPIO_DIR	GPIO_PUPD	GPIO_R1	GPIO_R0	Resistance Value
0	0	0	0	High-Z
0	0 0		1	Pull-up, 75K
0	0	1	0	Pull-up, 200K
0	0	1	1	Pull-up, 75K parallel 200K
0	1	0	0	High-Z
0	1	0	1	Pull-down, 75K
0	1	1	0	Pull-down, 200K
0	1	1	1	Pull-down, 75K parallel 200K
1	Х	Х	Х	High-Z

Table 27-4. IO type 3 - pull up/down control

GPIO_DIR	GPIO_PUPD	GPIO_R1	GPIO_R0	Resistance Value
0	0	0	0	High-Z
0	0 0		1	Pull-up, 75K
0	0	1	0	Pull-up, 2K
0	0	1	1	Pull-up, 75K parallel 2K
0	1	0	0	High-Z
0	1	0	1	Pull-down, 75K
0	1	1	0	Pull-down, 2K
0	1	1	Pull-down, 75K parallel 2K	
1	Х	Х	X	High-Z



Table 27-5. IO type 4 - pull up/down control

GPIO_DIR	GPIO_PULLEN	GPIO_PULLSEL	Resistance Value
0	1	1	Pull-up, 75K
0	0	0	High-Z
0	1 0		Pull-down, 75K
1	Х	Х	High-Z

#### 27.3. Register Definition

Module name: gpio\_reg Base address: (+A2020000h)

Address	Name	Width	Register Function
A2020000	GPIO DIRO	32	GPIO Direction Control
112020000	di io bito	02	Configures GPIO direction
A2020004	GPIO_DIRO_SE	32	GPIO Direction Control
112020004	<u>T</u>	02	For bitwise access of GPIO_DIRO
A2020008	GPIO_DIRO_CL	32	GPIO Direction Control
112020000	<u>R</u>	02	For bitwise access of GPIO_DIR0
A2020010	GPIO_DIR1	32	GPIO Direction Control
112020010	<u>ur 10_D1111</u>	02	Configures GPIO direction
A2020014	GPIO_DIR1_SE	32	GPIO Direction Control
112020011	T	02	For bitwise access of GPIO_DIR1
A2020018	GPIO_DIR1_CL	32	GPIO Direction Control
	<u>R</u>	0.2	For bitwise access of GPIO_DIR1
A2020100	GPIO PULLENO	32	GPIO Pull-up/down Enable Control
			Configures GPIO pull enabling
A2020104	GPIO_PULLENO	32	GPIO Pull-up/down Enable Control
	_SET		For bitwise access of GPIO_PULLEN0
A2020108	GPIO_PULLENO	32	GPIO Pull-up/down Enable Control
	_CLR		For bitwise access of GPIO_PULLEN0
A2020200	GPIO_DINVO	32	GPIO Data Inversion Control
			Configures GPIO inversion enabling
A2020204	GPIO_DINVO_S	32	GPIO Data Inversion Control
	<u>ET</u>		For bitwise access of GPIO_DINV0
A2020208	<u>GPIO_DINVO_C</u> LR	32	GPIO Data Inversion Control
	LK		For bitwise access of GPIO_DINV0
A2020210	GPIO_DINV1	32	GPIO Data Inversion Control
			Configures GPIO inversion enabling
A2020214	GPIO_DINV1_S ET	32	GPIO Data Inversion Control
			For bitwise access of GPIO_DINV1
A2020218	<u>GPIO_DINV1_C</u> LR	32	GPIO Data Inversion Control
	LIL		For bitwise access of GPIO_DINV1
A2020300	GPIO_DOUTO	32	GPIO Output Data Control
			Configures GPIO output value
A2020304	GPIO_DOUTO_S ET	32	GPIO Output Data Control
	<u>F1</u>		For bitwise access of GPIO_DIRO





A2020308   GPIO DOUTO   CLR
A2020314   GPIO DOUT1 S ET
A2020314 GPIO DOUTI S ET 32 GPIO Output Data Control For bitwise access of GPIO_DIR1  A2020318 GPIO DOUTI C LR 32 GPIO Output Data Control For bitwise access of GPIO_DIR1  A2020400 GPIO DINO 32 GPIO Input Data Value Reads GPIO input value  A2020410 GPIO DIN1 32 GPIO Input Data Value Reads GPIO input value  A2020500 GPIO PULLSEL O SET 32 GPIO PUPD selection  A2020504 GPIO PULLSEL O SET 32 GPIO PUBSEL Control For bitwise access of GPIO_PULLSELO  A2020508 GPIO PULLSEL O SET 32 GPIO PUBSEL CONTOL For bitwise access of GPIO_PULLSELO  A2020600 GPIO SMTO 32 GPIO SMT Control For bitwise access of GPIO_PULLSELO  A2020604 GPIO SMTO 32 GPIO SMT Control Configures GPIO Schmitt trigger control  A2020608 GPIO SMTO SE T 32 GPIO SMT Control For bitwise access of GPIO_SMTO  A2020608 GPIO SMTO CL R 32 GPIO SMT Control For bitwise access of GPIO_SMTO  A2020608 GPIO SMTO CL R 32 GPIO SMT Control For bitwise access of GPIO_SMTO  A2020608 GPIO SMTO CL R 32 GPIO SMT Control For bitwise access of GPIO_SMTO  A2020608 GPIO SMTO CL R 50 bitwise access of GPIO_SMTO
A2020318
A2020400 GPIO DINO  32 GPIO Input Data Value Reads GPIO input value  A2020410 GPIO DIN1  32 GPIO Input Data Value Reads GPIO input value  A2020500 GPIO PULLSEL O SET  A2020504 GPIO PULLSEL O SET  A2020508 GPIO PULLSEL O CLR  A2020600 GPIO SMTO  A2020600 GPIO SMTO  A2020600 GPIO SMTO SE T  A2020608 GPIO SMTO CL A2020608 GPIO SMTO CNTO
A2020410  GPIO DIN1  32  GPIO Input Data Value Reads GPIO input value  32  GPIO PULLSEL O  GPIO PULLSEL O  GPIO PULLSEL O  SET  32  GPIO Pullsel Control For bitwise access of GPIO_PULLSELO  A2020508  GPIO PULLSEL O  GPIO PULLSEL O  GPIO PULLSEL O  GPIO SMTO  32  GPIO SMT Control Configures GPIO SMT Control Configures GPIO_SMT Control For bitwise access of GPIO_SMTO  A2020608  GPIO SMTO CL R  GPIO SMT Control For bitwise access of GPIO_SMTO
A2020500 GPIO PULLSEL Q SET  A2020504 GPIO PULLSEL Q SET  A2020508 GPIO PULLSEL Q CLR  A2020600 GPIO SMTO  A2020604 GPIO SMTO SE T  A2020608 GPIO SMTO CL R  A2020608 GPIO SMTO CNTOO For bitwise access of GPIO_SMTO
A2020504 GPIO PULLSEL O SET  32 GPIO Pullsel Control For bitwise access of GPIO_PULLSEL0  A2020508 GPIO_PULLSEL O CLR  32 GPIO Pullsel Control For bitwise access of GPIO_PULLSEL0  A2020600 GPIO_SMTO  32 GPIO SMT Control Configures GPIO Schmitt trigger control  A2020604 GPIO_SMTO_SE T  32 GPIO SMT Control For bitwise access of GPIO_SMTO  A2020608 GPIO_SMTO_CL R  GPIO_SMT Control For bitwise access of GPIO_SMTO For bitwise access of GPIO_SMTO For bitwise access of GPIO_SMTO
A2020508 GPIO PULLSEL O CLR  32 GPIO Pullsel Control For bitwise access of GPIO_PULLSEL0  A2020600 GPIO SMTO 32 GPIO SMT Control Configures GPIO Schmitt trigger control  A2020604 GPIO SMTO SE T 32 GPIO SMT Control For bitwise access of GPIO_SMTO A2020608 GPIO_SMTO CL R  A2020608 GPIO_SMTO CL R  A2020608 FOR bitwise access of GPIO_SMTO For bitwise access of GPIO_SMTO
A2020600 GPIO SMTO  32 GPIO SMT Control Configures GPIO Schmitt trigger control  A2020604 GPIO SMTO SE T  32 GPIO SMT Control For bitwise access of GPIO_SMTO  A2020608 GPIO SMTO CL R  32 GPIO SMT Control For bitwise access of GPIO_SMTO For bitwise access of GPIO_SMTO
A2020604 GPIO_SMTO_SE T 32 GPIO_SMT Control For bitwise access of GPIO_SMTO  A2020608 GPIO_SMTO_CL R 32 GPIO_SMT Control For bitwise access of GPIO_SMTO
A2020608 R Service Ser
A2020610 GPIO SMT1 32 GPIO SMT Control Configures GPIO Schmitt trigger control
A2020614 GPIO SMT1 SE T 32 GPIO SMT Control For bitwise access of GPIO_SMT1
A2020618 GPIO SMT1_CL 32 GPIO SMT Control For bitwise access of GPIO_SMT1
A2020700 GPIO SRO 32 GPIO SR Control Configures GPIO slew rate control
A2020704 GPIO SRO SET 32 GPIO SR Control For bitwise access of GPIO_SR0
A2020708 GPIO SRO CLR 32 GPIO SR Control For bitwise access of GPIO_SRO
A2020710 GPIO SR1 32 GPIO SR Control Configures GPIO slew rate control
A2020714 GPIO SR1 SET 32 GPIO SR Control For bitwise access of GPIO_SR1
A2020718 GPIO_SR1_CLR 32 GPIO_SR Control For bitwise access of GPIO_SR1
A2020800 GPIO DRVO 32 GPIO DRV Control Configures GPIO driving control
A2020804 GPIO DRVO SE T 32 GPIO DRV Control For bitwise access of GPIO_DRVO
A2020808 GPIO DRVO CL R GPIO DRV Control For bitwise access of GPIO_DRVO
A2020810 GPIO DRV1 32 GPIO DRV Control Configures GPIO driving control
A2020814 GPIO_DRV1_SE T 32 GPIO DRV Control For bitwise access of GPIO_DRV1
A2020818 GPIO DRV1 CL 32 GPIO DRV Control For bitwise access of GPIO_DRV1



			CDIO DDV Carrel
A2020820	GPIO DRV2	32	GPIO DRV Control Configures GPIO driving control
A2020824	GPIO_DRV2_SE	32	GPIO DRV Control
A&U&U&4	<u>T</u>	32	For bitwise access of GPIO_DRV2
A2020828	GPIO_DRV2_CL R	32	GPIO DRV Control For bitwise access of GPIO_DRV2
A2020830	GPIO_DRV3	32	GPIO DRV Control Configures GPIO driving control
10000004	GPIO DRV3 SE	20	GPIO DRV Control
A2020834	T	32	For bitwise access of GPIO_DRV3
A2020838	GPIO_DRV3_CL R	32	GPIO DRV Control For bitwise access of GPIO_DRV3
	_		GPIO IES Control
A2020900	GPIO IESO	32	Configures GPIO input enabling control
A2020904	GPIO_IESO_SE	32	GPIO IES Control For bitwise access of GPIO_IESO
	GPIO_IESO_CL		FOR DITWISE ACCESS OF GPIO_IESO  GPIO IES Control
A2020908	R	32	For bitwise access of GPIO_IESO
A2020910	GPIO_IES1	32	GPIO IES Control
			Configures GPIO input enabling control  GPIO IES Control
A2020914	GPIO_IES1_SET	32	For bitwise access of GPIO_IES1
A2020918	GPIO_IES1_CLR	32	GPIO IES Control
712020010	di io_iesi_cex	02	For bitwise access of GPIO_IES1
A2020A00	GPIO_PUPDO	32	GPIO PUPD Control Configures GPIO PUPD control
A2020A04	GPIO_PUPDO_S	32	GPIO PUPD Control
ALULUAU4	<u>ET</u>	ىد	For bitwise access of GPIO_PUPD0
A2020A08	GPIO_PUPDO_C LR	32	GPIO PUPD Control For bitwise access of GPIO_PUPD0
A 2 0 2 0 A 1 0		32	GPIO PUPD Control
A2020A10	GPIO_PUPD1	32	Configures GPIO PUPD control
A2020A14	<u>GPIO_PUPD1_S</u> ET	32	GPIO PUPD Control For bitwise access of GPIO_PUPD1
10000110	GPIO_PUPD1_C	00	GPIO PUPD Control
A2020A18	LR	32	For bitwise access of GPIO_PUPD1
A2020B00	GPIO_RESENO_0	32	GPIO RO Control Configures GPIO RO control
10000004	GPIO RESENO	00	GPIO RO Control
A2020B04	O_SET	32	For bitwise access of GPIO_RESENO_0
A2020B08	GPIO RESENO O CLR	32	GPIO RO Control For bitwise access of GPIO_RESENO_0
A2020B10	GPIO_RESENO_ 1	32	GPIO RO Control Configures GPIO RO control
A2020B14	GPIO_RESENO_ 1_SET	32	GPIO RO Control For bitwise access of GPIO_RESENO_1
A2020B18	GPIO_RESENO_ 1_CLR	32	GPIO RO Control For bitwise access of GPIO_RESENO_1
A2020B20	GPIO RESEN1 O	32	GPIO R1 Control Configures GPIO R1 control
A2020B24	GPIO_RESEN1_ O_SET	32	GPIO R1 Control For bitwise access of GPIO_RESEN1_0
A2020B28	GPIO_RESEN1_ O_CLR	32	GPIO R1 Control For bitwise access of GPIO_RESEN1_0





A2020B30 GPIO_RESEN1 32 GPIO R1 Control Configures GPIO R1 control Configures GPIO R1 control For bitwise access of GPIO_RESEN1_1  A2020B38 GPIO_RESEN1 32 GPIO_RESEN1_1  A2020B38 GPIO_RESEN1 32 GPIO_RESEN1_1 GPIO_RESEN1_1 GPIO_RESEN1_1 GPIO_MODE GROUP MODE GROUP GPIO_RESEN1_1  A2020B30 GPIO_MODE GROUP GPIO_RESEN1_1 GPIO_MODE GPIO_RESEN1_1	
A2020B34 32 For bitwise access of GPIO_RESEN1_1  A2020B38 GPIO_RESEN1 32 GPIO RESEN1_1  GPIO RESEN1_1  GPIO Mode Control  GPIO Mode Control	
A2020B38 GPIO RESEN1 32 GPIO R1 Control For bitwise access of GPIO_RESEN1_1  GPIO Mode Control	
AZUZUBSO 1 CLR SZ For bitwise access of GPIO_RESEN1_1  GPIO Mode Control	
Accesses GPIO Mode Control	
A2020C00 GPIO MODEO 32 Configures GPIO aux. mode	
A2020C04 GPIO MODEO SET 32 GPIO Mode Control For bitwise access of GPIO_MODE0	
A2020C08 GPIO MODEO 32 GPIO Mode Control For bitwise access of GPIO_MODE0	
A2020C10 GPIO MODE1 32 GPIO Mode Control Configures GPIO aux. mode	
A2020C14 GPIO MODE1 S ET 32 GPIO Mode Control For bitwise access of GPIO_MODE1	
A2020C18 GPIO MODE1 32 GPIO Mode Control For bitwise access of GPIO_MODE1	
A2020C20 GPIO MODE2 32 GPIO Mode Control Configures GPIO aux. mode	
A2020C24 GPIO MODE2 SET 32 GPIO Mode Control For bitwise access of GPIO_MODE2	
A2020C28 GPIO MODE2 32 GPIO Mode Control For bitwise access of GPIO_MODE2	
A2020C30 GPIO MODE3 32 GPIO Mode Control Configures GPIO aux. mode	
A2020C34 GPIO MODE3 SET 32 GPIO Mode Control For bitwise access of GPIO_MODE3	
A2020C38 GPIO MODE3 SPIO Mode Control For bitwise access of GPIO_MODE3	
A2020C40 GPIO MODE4 32 GPIO Mode Control Configures GPIO aux. mode	
A2020C44 GPIO MODE4 SET 32 GPIO Mode Control For bitwise access of GPIO_MODE4	
A2020C48 GPIO MODE4 Sor bitwise access of GPIO_MODE4	
A2020C50 GPIO MODE5 32 GPIO Mode Control Configures GPIO aux. mode	
A2020C54 GPIO MODE5 SET 32 GPIO Mode Control For bitwise access of GPIO_MODE5	
A2020C58 GPIO MODE5 SOLER 32 GPIO Mode Control For bitwise access of GPIO_MODE5	
A2020C60 GPIO MODE6 32 GPIO Mode Control Configures GPIO aux. mode	
A2020C64 GPIO MODE6 SET 32 GPIO Mode Control For bitwise access of GPIO_MODE6	
A2020C68 GPIO MODE6 Sor bitwise access of GPIO_MODE6	
A2020D00 GPIO_TDSELO 32 GPIO TDSEL Control GPIO TX duty control register	
A2020D04 GPIO TDSELO SET 32 GPIO TDSEL Control For bitwise access of GPIO_TDSEL	
A2020D08 GPIO_TDSEL0_ 32 GPIO TDSEL Control For bitwise access of GPIO_TDSEL	



-			
A2020D10	GPIO TDSEL1	32	GPIO TDSEL Control GPIO TX duty control register
A2020D14	GPIO TDSEL1 SET	32	GPIO TDSEL Control For bitwise access of GPIO_TDSEL
A2020D18	GPIO TDSEL1 CLR	32	GPIO TDSEL Control For bitwise access of GPIO_TDSEL
A2020D20	GPIO_TDSEL2	32	GPIO TDSEL Control GPIO TX duty control register
A2020D24	GPIO TDSEL2 SET	32	GPIO TDSEL Control For bitwise access of GPIO_TDSEL
A2020D28	GPIO_TDSEL2_ CLR	32	GPIO TDSEL Control For bitwise access of GPIO_TDSEL
A2020D30	GPIO TDSEL3	32	GPIO TDSEL Control GPIO TX duty control register
A2020D34	GPIO_TDSEL3_ SET	32	GPIO TDSEL Control For bitwise access of GPIO_TDSEL
A2020D38	GPIO TDSEL3 CLR	32	GPIO TDSEL Control For bitwise access of GPIO_TDSEL
A2020E00	CLK_OUTO	32	CLK Out Selection Control CLK OUTO Setting
A2020E10	CLK_OUT1	32	CLK Out Selection Control CLK OUT1 Setting
A2020E20	CLK_OUT2	32	CLK Out Selection Control CLK OUT2 Setting
A2020E30	CLK_OUT3	32	CLK Out Selection Control CLK OUT3 Setting
A2020E40	CLK_OUT4	32	CLK Out Selection Control CLK OUT4 Setting
A2020E50	CLK_OUT5	32	CLK Out Selection Control CLK OUT5 Setting

#### A2020000 GPIO\_DIRO GPIO Direction Control

#### 02020000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Type	RW															
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPI01	GPIO 0
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO direction

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_DIR	GPIO31 direction control 0: GPIO as input 1: GPIO as output
30	GPIO30	GPIO30_DIR	GPIO30 direction control 0: GPIO as input 1: GPIO as output
29	GPIO29	GPIO29_DIR	<b>GPIO29 direction control</b> 0: GPIO as input



Bit(s)	Mnemonic	Name	Description
00	CDIOGO	CDIOGG DID	1: GPIO as output
28	GPIO28	GPIO28_DIR	GPIO28 direction control 0: GPIO as input
			1: GPIO as output
27	GPIO27	GPIO27_DIR	GPIO27 direction control
			0: GPIO as input 1: GPIO as output
26	GPIO26	GPIO26_DIR	GPIO26 direction control
			0: GPIO as input 1: GPIO as output
25	GPIO25	GPIO25_DIR	GPIO25 direction control
			0: GPIO as input 1: GPIO as output
24	GPIO24	GPIO24_DIR	GPIO24 direction control
			0: GPIO as input 1: GPIO as output
23	GPIO23	GPIO23_DIR	GPIO23 direction control
			0: GPIO as input 1: GPIO as output
22	GPIO22	GPIO22_DIR	GPIO22 direction control
			0: GPIO as input 1: GPIO as output
21	GPIO21	GPIO21_DIR	GPIO21 direction control
			0: GPIO as input 1: GPIO as output
20	GPIO20	GPIO20_DIR	GPIO20 direction control
			0: GPIO as input 1: GPIO as output
19	GPIO19	GPIO19_DIR	GPIO19 direction control
			0: GPIO as input 1: GPIO as output
18	GPIO18	GPIO18_DIR	GPIO18 direction control
			0: GPIO as input 1: GPIO as output
17	GPIO17	GPIO17_DIR	GPIO17 direction control
			0: GPIO as input 1: GPIO as output
16	GPIO16	GPIO16_DIR	GPIO16 direction control
			0: GPIO as input 1: GPIO as output
15	GPIO15	GPIO15_DIR	GPIO15 direction control
			0: GPIO as input 1: GPIO as output
14	GPIO14	GPIO14_DIR	GPIO14 direction control
			0: GPIO as input 1: GPIO as output
13	GPIO13	GPIO13_DIR	GPIO13 direction control
			0: GPIO as input 1: GPIO as output
12	GPIO12	GPIO12_DIR	GPIO12 direction control
			0: GPIO as input 1: GPIO as output
11	GPIO11	GPIO11_DIR	GPIO11 direction control
			0: GPIO as input



Bit(s)	Mnemonic	Name	Description
-			1: GPIO as output
10	GPIO10	GPIO10_DIR	GPIO10 direction control
			0: GPIO as input 1: GPIO as output
9	GPIO9	GPIO9_DIR	GPIO9 direction control
			0: GPIO as input 1: GPIO as output
8	GPIO8	GPIO8_DIR	GPIO8 direction control
			0: GPIO as input 1: GPIO as output
7	GPIO7	GPIO7_DIR	GPIO7 direction control
			0: GPIO as input 1: GPIO as output
6	GPIO6	GPIO6_DIR	GPIO6 direction control
			0: GPIO as input 1: GPIO as output
5	GPIO5	GPIO5_DIR	GPIO5 direction control
			0: GPIO as input 1: GPIO as output
4	GPIO4	GPIO4_DIR	GPIO4 direction control
			0: GPIO as input 1: GPIO as output
3	GPIO3	GPIO3_DIR	GPIO3 direction control
			0: GPIO as input 1: GPIO as output
2	GPIO2	GPIO2_DIR	GPIO2 direction control
			0: GPIO as input
			1: GPIO as output
1	GPIO1	GPIO1_DIR	GPIO1 direction control
			0: GPIO as input 1: GPIO as output
0	GPI00	GPIO0_DIR	GPIOO direction control
			0: GPIO as input 1: GPIO as output

#### 

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne		GPIO		_			_		-	-			GPI01	GPI01	GPI01	
	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	GPIO	GPI01	GPI01	GPI01	GPI01	GPI01	GPIO	<b>GPIO</b>	<b>GPIO</b>	GPIO	<b>GPIO</b>	GPIO	GPIO	<b>GPIO</b>	GPI01	<b>GPIO</b>
	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GFIOI	0
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_DIR	Bitwise SET operation of GPIO31 direction
			O: Keep
			1: SET bits



Bit(s)	Mnemonic	Name	Description
30	GPIO30	GPIO30_DIR	Bitwise SET operation of GPIO30 direction 0: Keep 1: SET bits
29	GPIO29	GPIO29_DIR	Bitwise SET operation of GPIO29 direction 0: Keep 1: SET bits
28	GPIO28	GPIO28_DIR	Bitwise SET operation of GPIO28 direction  0: Keep  1: SET bits
27	GPIO27	GPIO27_DIR	<b>Bitwise SET operation of GPIO27 direction</b> 0: Keep 1: SET bits
26	GPIO26	GPIO26_DIR	Bitwise SET operation of GPIO26 direction  0: Keep  1: SET bits
25	GPIO25	GPIO25_DIR	Bitwise SET operation of GPIO25 direction  0: Keep  1: SET bits
24	GPIO24	GPIO24_DIR	Bitwise SET operation of GPIO24 direction  0: Keep  1: SET bits
23	GPIO23	GPIO23_DIR	Bitwise SET operation of GPIO23 direction 0: Keep 1: SET bits
22	GPIO22	GPIO22_DIR	Bitwise SET operation of GPIO22 direction 0: Keep 1: SET bits
21	GPIO21	GPIO21_DIR	Bitwise SET operation of GPIO21 direction 0: Keep 1: SET bits
20	GPIO20	GPIO20_DIR	<b>Bitwise SET operation of GPIO20 direction</b> 0: Keep 1: SET bits
19	GPIO19	GPIO19_DIR	Bitwise SET operation of GPIO19 direction 0: Keep 1: SET bits
18	GPIO18	GPIO18_DIR	Bitwise SET operation of GPIO18 direction 0: Keep 1: SET bits
17	GPIO17	GPIO17_DIR	Bitwise SET operation of GPIO17 direction  0: Keep  1: SET bits
16	GPIO16	GPIO16_DIR	Bitwise SET operation of GPIO16 direction  0: Keep  1: SET bits
15	GPIO15	GPIO15_DIR	Bitwise SET operation of GPIO15 direction  0: Keep  1: SET bits
14	GPIO14	GPIO14_DIR	Bitwise SET operation of GPIO14 direction  0: Keep  1: SET bits
13	GPIO13	GPIO13_DIR	Bitwise SET operation of GPIO13 direction 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
12	GPIO12	GPIO12_DIR	Bitwise SET operation of GPIO12 direction
			0: Keep 1: SET bits
11	GPIO11	GPIO11_DIR	Bitwise SET operation of GPIO11 direction
			0: Keep 1: SET bits
10	GPIO10	GPIO10_DIR	Bitwise SET operation of GPIO10 direction
			0: Keep 1: SET bits
9	GPIO9	GPIO9_DIR	Bitwise SET operation of GPIO9 direction
			0: Keep 1: SET bits
8	GPIO8	GPIO8_DIR	Bitwise SET operation of GPIO8 direction
			0: Keep 1: SET bits
7	GPIO7	GPIO7_DIR	Bitwise SET operation of GPIO7 direction
			0: Keep 1: SET bits
6	GPIO6	GPIO6_DIR	Bitwise SET operation of GPIO6 direction
			0: Keep 1: SET bits
5	GPIO5	GPIO5_DIR	Bitwise SET operation of GPIO5 direction
			0: Keep 1: SET bits
4	GPIO4	GPIO4_DIR	Bitwise SET operation of GPIO4 direction
			0: Keep 1: SET bits
3	GPIO3	GPIO3_DIR	Bitwise SET operation of GPIO3 direction
			0: Keep 1: SET bits
2	GPIO2	GPIO2_DIR	Bitwise SET operation of GPIO2 direction
			0: Keep 1: SET bits
1	GPIO1	GPIO1_DIR	Bitwise SET operation of GPIO1 direction
			0: Keep 1: SET bits
0	GPI00	GPIO0_DIR	Bitwise SET operation of GPIO0 direction
			0: Keep 1: SET bits

# A2020008 $\frac{GPIO\ DIRO\ C}{LR}$ GPIO Direction Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne	GPIO	GPIO	<b>GPIO</b>	GPIO	GPIO	GPIO	GPIO	<b>GPIO</b>	<b>GPIO</b>	GPIO	<b>GPIO</b>	GPIO	GPI01	GPI01	GPI01	<b>GPIO</b>
	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	GPIO	GPI01	GPI01	GPI01	GPI01	GPI01	GPIO	<b>GPIO</b>	<b>GPIO</b>	GPIO	<b>GPIO</b>	<b>GPIO</b>	GPIO	GPIO	GPIO1	<b>GPIO</b>
	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GPIUI	0
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_DIR	Bitwise CLR operation of GPIO31 direction 0: Keep 1: CLR bits
30	GPIO30	GPIO30_DIR	<b>Bitwise CLR operation of GPIO30 direction</b> 0: Keep 1: CLR bits
29	GPIO29	GPIO29_DIR	Bitwise CLR operation of GPIO29 direction 0: Keep 1: CLR bits
28	GPIO28	GPIO28_DIR	Bitwise CLR operation of GPIO28 direction  0: Keep  1: CLR bits
27	GPIO27	GPIO27_DIR	Bitwise CLR operation of GPIO27 direction  0: Keep  1: CLR bits
26	GPIO26	GPIO26_DIR	Bitwise CLR operation of GPIO26 direction  0: Keep  1: CLR bits
25	GPIO25	GPIO25_DIR	Bitwise CLR operation of GPIO25 direction  0: Keep  1: CLR bits
24	GPIO24	GPIO24_DIR	Bitwise CLR operation of GPIO24 direction  0: Keep  1: CLR bits
23	GPIO23	GPIO23_DIR	Bitwise CLR operation of GPIO23 direction  0: Keep  1: CLR bits
22	GPIO22	GPIO22_DIR	Bitwise CLR operation of GPIO22 direction 0: Keep 1: CLR bits
21	GPIO21	GPIO21_DIR	Bitwise CLR operation of GPIO21 direction  0: Keep  1: CLR bits
20	GPIO20	GPIO20_DIR	Bitwise CLR operation of GPIO20 direction 0: Keep 1: CLR bits
19	GPIO19	GPIO19_DIR	Bitwise CLR operation of GPIO19 direction  0: Keep  1: CLR bits
18	GPIO18	GPIO18_DIR	Bitwise CLR operation of GPIO18 direction  0: Keep  1: CLR bits
17	GPIO17	GPIO17_DIR	Bitwise CLR operation of GPIO17 direction  0: Keep  1: CLR bits
16	GPIO16	GPIO16_DIR	Bitwise CLR operation of GPIO16 direction  0: Keep  1: CLR bits
15	GPIO15	GPIO15_DIR	<b>Bitwise CLR operation of GPIO15 direction</b> 0: Keep 1: CLR bits
14	GPIO14	GPIO14_DIR	<b>Bitwise CLR operation of GPIO14 direction</b> 0: Keep



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
13	GPIO13	GPIO13_DIR	Bitwise CLR operation of GPIO13 direction
			0: Keep 1: CLR bits
12	GPIO12	GPIO12_DIR	Bitwise CLR operation of GPIO12 direction
			0: Keep 1: CLR bits
11	GPIO11	GPIO11_DIR	Bitwise CLR operation of GPIO11 direction
			0: Keep 1: CLR bits
10	GPIO10	GPIO10_DIR	Bitwise CLR operation of GPIO10 direction
			0: Keep 1: CLR bits
9	GPIO9	GPIO9_DIR	Bitwise CLR operation of GPIO9 direction
			0: Keep 1: CLR bits
8	GPIO8	GPIO8_DIR	Bitwise CLR operation of GPIO8 direction
			0: Keep 1: CLR bits
7	GPIO7	GPIO7_DIR	Bitwise CLR operation of GPIO7 direction
			0: Keep 1: CLR bits
6	GPIO6	GPIO6_DIR	Bitwise CLR operation of GPIO6 direction
			0: Keep 1: CLR bits
5	GPIO5	GPIO5_DIR	Bitwise CLR operation of GPIO5 direction
			0: Keep 1: CLR bits
4	GPIO4	GPIO4_DIR	Bitwise CLR operation of GPIO4 direction
			0: Keep 1: CLR bits
3	GPIO3	GPIO3_DIR	Bitwise CLR operation of GPIO3 direction
			0: Keep 1: CLR bits
2	GPIO2	GPIO2_DIR	Bitwise CLR operation of GPIO2 direction
			0: Keep 1: CLR bits
1	GPIO1	GPIO1_DIR	Bitwise CLR operation of GPIO1 direction
			0: Keep 1: CLR bits
0	GPI00	GPIO0_DIR	Bitwise CLR operation of GPIO0 direction
			0: Keep 1: CLR bits

#### A2020010 GPIO DIR1 GPIO Direction Control

#### 00180088

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	GPIO	<b>GPIO</b>	GPIO	<b>GPIO</b>	GPIO	<b>GPIO</b>	GPIO	<b>GPIO</b>							
	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW



Reset	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	ı
-------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

**Overview** Configures GPIO direction

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_DIR	GPIO48 direction control
			0: GPIO as input 1: GPIO as output
15	GPIO47	GPIO47_DIR	GPIO47 direction control
			0: GPIO as input 1: GPIO as output
14	GPIO46	GPIO46_DIR	GPIO46 direction control
			0: GPIO as input 1: GPIO as output
13	GPIO45	GPIO45_DIR	GPIO45 direction control
			0: GPIO as input 1: GPIO as output
12	GPIO44	GPIO44_DIR	GPIO44 direction control
			0: GPIO as input 1: GPIO as output
11	GPIO43	GPIO43_DIR	GPIO43 direction control
			0: GPIO as input 1: GPIO as output
10	GPIO42	GPIO42_DIR	GPIO42 direction control
			0: GPIO as input 1: GPIO as output
9	GPIO41	GPIO41_DIR	GPIO41 direction control
			0: GPIO as input 1: GPIO as output
8	GPIO40	GPIO40_DIR	GPIO40 direction control
			0: GPIO as input 1: GPIO as output
7	GPIO39	GPIO39_DIR	GPIO39 direction control
			0: GPIO as input 1: GPIO as output
6	GPIO38	GPIO38_DIR	GPIO38 direction control
			0: GPIO as input 1: GPIO as output
5	GPIO37	GPIO37_DIR	GPIO37 direction control
			0: GPIO as input 1: GPIO as output
4	GPIO36	GPIO36_DIR	GPIO36 direction control
			0: GPIO as input 1: GPIO as output
3	GPIO35	GPIO35_DIR	GPIO35 direction control
			0: GPIO as input 1: GPIO as output
2	GPIO34	GPIO34_DIR	GPIO34 direction control
			0: GPIO as input 1: GPIO as output
1	GPIO33	GPIO33_DIR	GPIO33 direction control
			0: GPIO as input 1: GPIO as output
0	GPIO32	GPIO32_DIR	GPIO32 direction control
			0: GPIO as input



Bit(s) Mnemonic Name	Description	
	1: GPIO as output	

#### 

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_DIR	Bitwise SET operation of GPIO48 direction
			0: Keep 1: SET bits
15	GPIO47	GPIO47_DIR	Bitwise SET operation of GPIO47 direction
			0: Keep 1: SET bits
14	GPIO46	GPIO46_DIR	Bitwise SET operation of GPIO46 direction
			0: Keep 1: SET bits
13	GPIO45	GPIO45_DIR	Bitwise SET operation of GPIO45 direction
			0: Keep 1: SET bits
12	GPIO44	GPIO44_DIR	Bitwise SET operation of GPIO44 direction
			0: Keep 1: SET bits
11	GPIO43	GPIO43_DIR	Bitwise SET operation of GPIO43 direction
			0: Keep 1: SET bits
10	GPIO42	GPIO42_DIR	Bitwise SET operation of GPIO42 direction
			0: Keep 1: SET bits
9	GPIO41	GPIO41_DIR	Bitwise SET operation of GPIO41 direction
			0: Keep 1: SET bits
8	GPIO40	GPIO40_DIR	Bitwise SET operation of GPIO40 direction
			0: Keep 1: SET bits
7	GPIO39	GPIO39_DIR	Bitwise SET operation of GPIO39 direction
			0: Keep 1: SET bits
6	GPIO38	GPIO38_DIR	Bitwise SET operation of GPIO38 direction
			0: Keep 1: SET bits
5	GPIO37	GPIO37_DIR	Bitwise SET operation of GPIO37 direction
			0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
4	GPIO36	GPIO36_DIR	Bitwise SET operation of GPIO36 direction 0: Keep 1: SET bits
3	GPIO35	GPIO35_DIR	<b>Bitwise SET operation of GPIO35 direction</b> 0: Keep 1: SET bits
2	GPIO34	GPIO34_DIR	<b>Bitwise SET operation of GPIO34 direction</b> 0: Keep 1: SET bits
1	GPIO33	GPIO33_DIR	<b>Bitwise SET operation of GPIO33 direction</b> 0: Keep 1: SET bits
0	GPIO32	GPIO32_DIR	<b>Bitwise SET operation of GPIO32 direction</b> 0: Keep 1: SET bits

# A2020018 GPIO DIR1 C GPIO Direction Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_DIR	Bitwise CLR operation of GPIO48 direction 0: Keep 1: CLR bits
15	GPIO47	GPIO47_DIR	Bitwise CLR operation of GPIO47 direction 0: Keep 1: CLR bits
14	GPIO46	GPIO46_DIR	Bitwise CLR operation of GPIO46 direction 0: Keep 1: CLR bits
13	GPIO45	GPIO45_DIR	Bitwise CLR operation of GPIO45 direction 0: Keep 1: CLR bits
12	GPIO44	GPIO44_DIR	Bitwise CLR operation of GPIO44 direction 0: Keep 1: CLR bits
11	GPIO43	GPIO43_DIR	Bitwise CLR operation of GPIO43 direction 0: Keep 1: CLR bits
10	GPIO42	GPIO42_DIR	Bitwise CLR operation of GPIO42 direction 0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
9	GPIO41	GPIO41_DIR	Bitwise CLR operation of GPIO41 direction  0: Keep  1: CLR bits
8	GPIO40	GPIO40_DIR	Bitwise CLR operation of GPIO40 direction  0: Keep  1: CLR bits
7	GPIO39	GPIO39_DIR	Bitwise CLR operation of GPIO39 direction  0: Keep  1: CLR bits
6	GPIO38	GPIO38_DIR	Bitwise CLR operation of GPIO38 direction  0: Keep  1: CLR bits
5	GPIO37	GPIO37_DIR	Bitwise CLR operation of GPIO37 direction  0: Keep  1: CLR bits
4	GPIO36	GPIO36_DIR	Bitwise CLR operation of GPIO36 direction  0: Keep  1: CLR bits
3	GPIO35	GPIO35_DIR	Bitwise CLR operation of GPIO35 direction 0: Keep 1: CLR bits
2	GPIO34	GPIO34_DIR	Bitwise CLR operation of GPIO34 direction 0: Keep 1: CLR bits
1	GPIO33	GPIO33_DIR	Bitwise CLR operation of GPIO33 direction 0: Keep 1: CLR bits
0	GPIO32	GPIO32_DIR	<b>Bitwise CLR operation of GPIO32 direction</b> 0: Keep 1: CLR bits

## A2020100 GPIO PULLEN GPIO Pull-up/down Enable Control

0000040F

		_														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						GPIO1 0							GPIO 3	GPIO 2	GPI01	GPIO 0
Type						RW							RW	RW	RW	RW
Reset						1							1	1	1	1

**Overview** Configures GPIO pull enabling

Bit(s)	Mnemonic	Name	Description
10	GPIO10	GPIO10_PULLEN	GPIO10 PULLEN 0: Disable 1: Enable
3	GPIO3	GPIO3_PULLEN	GPIO3 PULLEN 0: Disable 1: Enable
2	GPIO2	GPIO2_PULLEN	GPIO2 PULLEN



Bit(s)	Mnemonic	Name	Description
			0: Disable 1: Enable
1	GPIO1	GPIO1_PULLEN	GPIO1 PULLEN
			0: Disable 1: Enable
0	<b>GPIOO</b>	GPIOO_PULLEN	GPIOO PULLEN
			0: Disable 1: Enable

## A2020104 GPIO\_PULLEN GPIO Pull-up/down Enable Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							-									
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						GPIO1 O							GPIO 3	GPIO 2	GPI01	GPIO 0
Type						WO							WO	WO	WO	WO
Reset						0							0	0	0	0

**Overview** For bitwise access of GPIO\_PULLEN0

Bit(s)	Mnemonic	Name	Description
10	GPIO10	GPIO10_PULLEN	Bitwise SET operation of GPIO10 PULLEN_SET  0: Keep  1: SET bits
3	GPIO3	GPIO3_PULLEN	Bitwise SET operation of GPIO3 PULLEN_SET 0: Keep 1: SET bits
2	GPIO2	GPIO2_PULLEN	Bitwise SET operation of GPIO2 PULLEN_SET  0: Keep  1: SET bits
1	GPIO1	GPIO1_PULLEN	Bitwise SET operation of GPIO1 PULLEN_SET  0: Keep  1: SET bits
0	GPI00	GPIO0_PULLEN	Bitwise SET operation of GPIOO PULLEN_SET 0: Keep 1: SET bits

### A2020108 GPIO PULLEN GPIO Pull-up/down Enable Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						GPIO1 0							GPIO 3	GPIO 2	GPI01	GPIO 0
Type						WO							WO	WO	WO	WO
Reset						0							0	0	0	0

**Overview** For bitwise access of GPIO\_PULLEN0



Bit(s)	Mnemonic	Name	Description
10	GPIO10	GPIO10_PULLEN	Bitwise CLR operation of GPIO10 PULLEN_CLR 0: Keep 1: CLR bits
3	GPIO3	GPIO3_PULLEN	Bitwise CLR operation of GPIO3 PULLEN_CLR 0: Keep 1: CLR bits
2	GPIO2	GPIO2_PULLEN	Bitwise CLR operation of GPIO2 PULLEN_CLR 0: Keep 1: CLR bits
1	GPIO1	GPIO1_PULLEN	Bitwise CLR operation of GPIO1 PULLEN_CLR 0: Keep 1: CLR bits
0	GPI00	GPIO0_PULLEN	Bitwise CLR operation of GPIOO PULLEN_CLR 0: Keep 1: CLR bits

#### A2020200 GPIO DINVO GPIO Data Inversion Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INV31	INV3 0	INV2 9	INV2 8	INV27	INV2 6	INV25	INV2 4	INV2 3	INV2 2	INV21	INV2 0	INV19	INV18	INV17	INV16
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INV15	INV14	INV13	INV12	INV11	INV10	INV9	INV8	INV7	INV6	INV5	INV4	INV3	INV2	INV1	<b>INVO</b>
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO inversion enabling

Bit(s)	Mnemonic	Name	Description
31	INV31	GPIO31_DINV	GPIO31 inversion control
			0: Keep input value 1: Invert input value
30	INV30	GPIO30_DINV	GPIO30 inversion control
			0: Keep input value 1: Invert input value
29	INV29	GPIO29_DINV	GPIO29 inversion control
			0: Keep input value 1: Invert input value
28	INV28	GPIO28_DINV	GPIO28 inversion control
			0: Keep input value 1: Invert input value
27	INV27	GPIO27_DINV	GPIO27 inversion control
			0: Keep input value 1: Invert input value
26	INV26	GPIO26_DINV	GPIO26 inversion control
			0: Keep input value 1: Invert input value
25	INV25	GPIO25_DINV	<b>GPIO25 inversion control</b>
			0: Keep input value 1: Invert input value
24	INV24	GPIO24_DINV	GPIO24 inversion control



Bit(s)	Mnemonic	Name	Description
		· <del></del>	0: Keep input value
0.0	T. T. 100	CDIOGG DDW	1: Invert input value
23	INV23	GPIO23_DINV	GPIO23 inversion control 0: Keep input value
			1: Invert input value
22	INV22	GPIO22_DINV	GPIO22 inversion control
			0: Keep input value 1: Invert input value
21	INV21	GPIO21_DINV	GPIO21 inversion control
			0: Keep input value 1: Invert input value
20	INV20	GPIO20_DINV	GPIO20 inversion control
			0: Keep input value 1: Invert input value
19	INV19	GPIO19_DINV	GPIO19 inversion control
			0: Keep input value 1: Invert input value
18	INV18	GPIO18_DINV	GPIO18 inversion control
			0: Keep input value 1: Invert input value
17	INV17	GPIO17_DINV	GPIO17 inversion control
			0: Keep input value 1: Invert input value
16	INV16	GPIO16_DINV	GPIO16 inversion control
			0: Keep input value 1: Invert input value
15	INV15	GPIO15_DINV	GPIO15 inversion control
			0: Keep input value 1: Invert input value
14	INV14	GPIO14_DINV	GPIO14 inversion control
			0: Keep input value 1: Invert input value
13	INV13	GPIO13_DINV	GPIO13 inversion control
			0: Keep input value 1: Invert input value
12	INV12	GPIO12_DINV	GPIO12 inversion control
			0: Keep input value 1: Invert input value
11	INV11	GPIO11_DINV	GPIO11 inversion control
			0: Keep input value 1: Invert input value
10	INV10	GPIO10_DINV	GPIO10 inversion control
			0: Keep input value 1: Invert input value
9	INV9	GPIO9_DINV	GPIO9 inversion control
			0: Keep input value 1: Invert input value
8	INV8	GPIO8_DINV	GPIO8 inversion control
			0: Keep input value 1: Invert input value
7	INV7	GPIO7_DINV	GPIO7 inversion control
			0: Keep input value 1: Invert input value
6	INV6	GPIO6_DINV	GPIO6 inversion control



Bit(s)	Mnemonic	Name	Description
			0: Keep input value 1: Invert input value
5	INV5	GPIO5_DINV	GPIO5 inversion control
			0: Keep input value 1: Invert input value
4	INV4	GPIO4_DINV	GPIO4 inversion control
			0: Keep input value 1: Invert input value
3	INV3	GPIO3_DINV	GPIO3 inversion control
			0: Keep input value 1: Invert input value
2	INV2	GPIO2_DINV	GPIO2 inversion control
			0: Keep input value 1: Invert input value
1	INV1	GPIO1_DINV	GPIO1 inversion control
			0: Keep input value 1: Invert input value
0	INVO	GPIO0_DINV	GPIO0 inversion control
			0: Keep input value 1: Invert input value

# A2020204 GPIO DINVO GPIO Data Inversion Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INV31	INV3 0	INV2 9	INV2 8	INV27	INV2 6	INV25	INV2 4	INV2 3	INV2 2	INV21	INV2 0	INV19	INV18	INV17	INV16
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INV15	INV14	INV13	INV12	INV11	INV10	INV9	INV8	INV7	INV6	INV5	INV4	INV3	INV2	INV1	INVO
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	INV31	GPIO31_DINV	<b>Bitwise SET operation of GPIO31 inversion control</b> 0: Keep 1: SET bits
30	INV30	GPIO30_DINV	<b>Bitwise SET operation of GPIO30 inversion control</b> 0: Keep 1: SET bits
29	INV29	GPIO29_DINV	<b>Bitwise SET operation of GPIO29 inversion control</b> 0: Keep 1: SET bits
28	INV28	GPIO28_DINV	<b>Bitwise SET operation of GPIO28 inversion control</b> 0: Keep 1: SET bits
27	INV27	GPIO27_DINV	<b>Bitwise SET operation of GPIO27 inversion control</b> 0: Keep 1: SET bits
26	INV26	GPIO26_DINV	<b>Bitwise SET operation of GPIO26 inversion control</b> 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
25	INV25	GPIO25_DINV	Bitwise SET operation of GPIO25 inversion control 0: Keep 1: SET bits
24	INV24	GPIO24_DINV	<b>Bitwise SET operation of GPIO24 inversion control</b> 0: Keep 1: SET bits
23	INV23	GPIO23_DINV	<b>Bitwise SET operation of GPIO23 inversion control</b> 0: Keep 1: SET bits
22	INV22	GPIO22_DINV	<b>Bitwise SET operation of GPIO22 inversion control</b> 0: Keep 1: SET bits
21	INV21	GPIO21_DINV	<b>Bitwise SET operation of GPIO21 inversion control</b> 0: Keep 1: SET bits
20	INV20	GPIO20_DINV	<b>Bitwise SET operation of GPIO20 inversion control</b> 0: Keep 1: SET bits
19	INV19	GPIO19_DINV	<b>Bitwise SET operation of GPIO19 inversion control</b> 0: Keep 1: SET bits
18	INV18	GPIO18_DINV	<b>Bitwise SET operation of GPIO18 inversion control</b> 0: Keep 1: SET bits
17	INV17	GPIO17_DINV	<b>Bitwise SET operation of GPIO17 inversion control</b> 0: Keep 1: SET bits
16	INV16	GPIO16_DINV	<b>Bitwise SET operation of GPIO16 inversion control</b> 0: Keep 1: SET bits
15	INV15	GPIO15_DINV	<b>Bitwise SET operation of GPIO15 inversion control</b> 0: Keep 1: SET bits
14	INV14	GPIO14_DINV	<b>Bitwise SET operation of GPIO14 inversion control</b> 0: Keep 1: SET bits
13	INV13	GPIO13_DINV	<b>Bitwise SET operation of GPIO13 inversion control</b> 0: Keep 1: SET bits
12	INV12	GPIO12_DINV	<b>Bitwise SET operation of GPIO12 inversion control</b> 0: Keep 1: SET bits
11	INV11	GPIO11_DINV	Bitwise SET operation of GPIO11 inversion control 0: Keep 1: SET bits
10	INV10	GPIO10_DINV	<b>Bitwise SET operation of GPIO10 inversion control</b> 0: Keep 1: SET bits
9	INV9	GPIO9_DINV	<b>Bitwise SET operation of GPIO9 inversion control</b> 0: Keep 1: SET bits
8	INV8	GPIO8_DINV	<b>Bitwise SET operation of GPIO8 inversion control</b> 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
7	INV7	GPIO7_DINV	Bitwise SET operation of GPIO7 inversion control 0: Keep 1: SET bits
6	INV6	GPIO6_DINV	<b>Bitwise SET operation of GPIO6 inversion control</b> 0: Keep 1: SET bits
5	INV5	GPIO5_DINV	<b>Bitwise SET operation of GPIO5 inversion control</b> 0: Keep 1: SET bits
4	INV4	GPIO4_DINV	<b>Bitwise SET operation of GPIO4 inversion control</b> 0: Keep 1: SET bits
3	INV3	GPIO3_DINV	<b>Bitwise SET operation of GPIO3 inversion control</b> 0: Keep 1: SET bits
2	INV2	GPIO2_DINV	<b>Bitwise SET operation of GPIO2 inversion control</b> 0: Keep 1: SET bits
1	INV1	GPIO1_DINV	<b>Bitwise SET operation of GPIO1 inversion control</b> 0: Keep 1: SET bits
0	INVO	GPIO0_DINV	<b>Bitwise SET operation of GPIOO inversion control</b> 0: Keep 1: SET bits

# A2020208 $\frac{GPIO\ DINVO}{CLR}$ GPIO Data Inversion Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	INV31	INV3 0	INV2 9	INV2 8	INV27	INV2 6	INV25	INV2 4	INV2 3	INV2 2	INV21	INV2 0	INV19	INV18	INV17	INV16
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INV15	INV14	INV13	INV12	INV11	INV10	INV9	INV8	INV7	INV6	INV5	INV4	INV3	INV2	INV1	<b>INVO</b>
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	INV31	GPIO31_DINV	Bitwise CLR operation of GPIO31 inversion control 0: Keep 1: CLR bits
30	INV30	GPIO30_DINV	Bitwise CLR operation of GPIO30 inversion control 0: Keep 1: CLR bits
29	INV29	GPIO29_DINV	Bitwise CLR operation of GPIO29 inversion control 0: Keep 1: CLR bits
28	INV28	GPIO28_DINV	<b>Bitwise CLR operation of GPIO28 inversion control</b> 0: Keep 1: CLR bits
27	INV27	GPIO27_DINV	Bitwise CLR operation of GPIO27 inversion control



Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
26	INV26	GPIO26_DINV	Bitwise CLR operation of GPIO26 inversion control
			0: Keep 1: CLR bits
25	INV25	GPIO25_DINV	Bitwise CLR operation of GPIO25 inversion control
			0: Keep 1: CLR bits
24	INV24	GPIO24_DINV	Bitwise CLR operation of GPIO24 inversion control
			0: Keep 1: CLR bits
23	INV23	GPIO23_DINV	<b>Bitwise CLR operation of GPIO23 inversion control</b> 0: Keep
			1: CLR bits
22	INV22	GPIO22_DINV	Bitwise CLR operation of GPIO22 inversion control
			0: Keep 1: CLR bits
21	INV21	GPIO21_DINV	Bitwise CLR operation of GPIO21 inversion control
			0: Keep 1: CLR bits
20	INV20	GPIO20_DINV	Bitwise CLR operation of GPIO20 inversion control
			0: Keep 1: CLR bits
19	INV19	GPIO19_DINV	Bitwise CLR operation of GPIO19 inversion control
			0: Keep 1: CLR bits
18	INV18	GPIO18_DINV	Bitwise CLR operation of GPIO18 inversion control
			0: Keep 1: CLR bits
17	INV17	GPIO17_DINV	Bitwise CLR operation of GPIO17 inversion control
			0: Keep 1: CLR bits
16	INV16	GPIO16_DINV	Bitwise CLR operation of GPIO16 inversion control
			0: Keep 1: CLR bits
15	INV15	GPIO15_DINV	Bitwise CLR operation of GPIO15 inversion control
			0: Keep 1: CLR bits
14	INV14	GPIO14_DINV	Bitwise CLR operation of GPIO14 inversion control
			0: Keep 1: CLR bits
13	INV13	GPIO13_DINV	Bitwise CLR operation of GPIO13 inversion control
			0: Keep 1: CLR bits
12	INV12	GPIO12_DINV	Bitwise CLR operation of GPIO12 inversion control
			0: Keep 1: CLR bits
11	INV11	GPIO11_DINV	Bitwise CLR operation of GPIO11 inversion control
			0: Keep 1: CLR bits
10	INV10	GPIO10_DINV	Bitwise CLR operation of GPIO10 inversion control
			0: Keep 1: CLR bits
9	INV9	GPIO9_DINV	Bitwise CLR operation of GPIO9 inversion control



Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
8	INV8	GPIO8_DINV	Bitwise CLR operation of GPIO8 inversion control
			0: Keep 1: CLR bits
7	INV7	GPIO7_DINV	Bitwise CLR operation of GPIO7 inversion control
			0: Keep 1: CLR bits
6	INV6	GPIO6_DINV	Bitwise CLR operation of GPIO6 inversion control
			0: Keep 1: CLR bits
5	INV5	GPIO5_DINV	Bitwise CLR operation of GPIO5 inversion control
			0: Keep 1: CLR bits
4	INV4	GPIO4_DINV	Bitwise CLR operation of GPIO4 inversion control
			0: Keep 1: CLR bits
3	INV3	GPIO3_DINV	Bitwise CLR operation of GPIO3 inversion control
			0: Keep 1: CLR bits
2	INV2	GPIO2_DINV	Bitwise CLR operation of GPIO2 inversion control
			0: Keep 1: CLR bits
1	INV1	GPIO1_DINV	Bitwise CLR operation of GPIO1 inversion control
			0: Keep 1: CLR bits
0	<b>INVO</b>	GPIO0_DINV	Bitwise CLR operation of GPIOO inversion control
			0: Keep 1: CLR bits

#### A2020210 GPIO DINV1 GPIO Data Inversion Control

0	O	O	O	O	O	O	O
•	v	v	v	v	v	v	•

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																INV4 8
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INV4 7	INV4 6	INV45	INV4 4	INV4 3	INV4 2	INV41	INV4 0	INV3 9	INV3 8	INV37	INV3 6	INV35	INV3 4	INV3 3	INV3 2
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO inversion enabling

Bit(s)	Mnemonic	Name	Description
16	INV48	GPIO48_DINV	GPIO48 inversion control
			0: Keep input value 1: Invert input value
15	INV47	GPIO47_DINV	GPIO47 inversion control
			0: Keep input value 1: Invert input value
14	INV46	GPIO46_DINV	GPIO46 inversion control
			0: Keep input value 1: Invert input value



Bit(s)	Mnemonic	Name	Description
13	INV45	GPIO45_DINV	GPIO45 inversion control
			0: Keep input value 1: Invert input value
12	INV44	GPIO44_DINV	GPIO44 inversion control
			0: Keep input value 1: Invert input value
11	INV43	GPIO43_DINV	GPIO43 inversion control
			0: Keep input value 1: Invert input value
10	INV42	GPIO42_DINV	GPIO42 inversion control
			0: Keep input value 1: Invert input value
9	INV41	GPIO41_DINV	GPIO41 inversion control
			0: Keep input value 1: Invert input value
8	INV40	GPIO40_DINV	GPIO40 inversion control
			0: Keep input value 1: Invert input value
7	INV39	GPIO39_DINV	GPIO39 inversion control
			0: Keep input value 1: Invert input value
6	INV38	GPIO38_DINV	GPIO38 inversion control
			0: Keep input value 1: Invert input value
5	INV37	GPIO37_DINV	GPIO37 inversion control
			0: Keep input value 1: Invert input value
4	INV36	GPIO36_DINV	GPIO36 inversion control
			0: Keep input value 1: Invert input value
3	INV35	GPIO35_DINV	GPIO35 inversion control
			0: Keep input value 1: Invert input value
2	INV34	GPIO34_DINV	GPIO34 inversion control
			0: Keep input value 1: Invert input value
1	INV33	GPIO33_DINV	GPIO33 inversion control
			0: Keep input value 1: Invert input value
0	INV32	GPIO32_DINV	GPIO32 inversion control
			0: Keep input value 1: Invert input value

A2020214	GPIO_ SET	DINV1_	<b>GPIO Data</b>	Inversion	Control
----------	--------------	--------	------------------	-----------	---------

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																INV4 8
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	INV4 7	INV4 6	INV45	INV4 4	INV4 3	INV4 2	INV41	INV4 0	INV3 9	INV3 8	INV37	INV3 6	INV35	INV3 4	INV3 3	INV3 2
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO



Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16	INV48	GPIO48_DINV	Bitwise SET operation of GPIO48 inversion control 0: Keep 1: SET bits
15	INV47	GPIO47_DINV	<b>Bitwise SET operation of GPIO47 inversion control</b> 0: Keep 1: SET bits
14	INV46	GPIO46_DINV	<b>Bitwise SET operation of GPIO46 inversion control</b> 0: Keep 1: SET bits
13	INV45	GPIO45_DINV	Bitwise SET operation of GPIO45 inversion control 0: Keep 1: SET bits
12	INV44	GPIO44_DINV	Bitwise SET operation of GPIO44 inversion control 0: Keep 1: SET bits
11	INV43	GPIO43_DINV	Bitwise SET operation of GPIO43 inversion control 0: Keep 1: SET bits
10	INV42	GPIO42_DINV	Bitwise SET operation of GPIO42 inversion control 0: Keep 1: SET bits
9	INV41	GPIO41_DINV	<b>Bitwise SET operation of GPIO41 inversion control</b> 0: Keep 1: SET bits
8	INV40	GPIO40_DINV	<b>Bitwise SET operation of GPIO40 inversion control</b> 0: Keep 1: SET bits
7	INV39	GPIO39_DINV	Bitwise SET operation of GPIO39 inversion control 0: Keep 1: SET bits
6	INV38	GPIO38_DINV	<b>Bitwise SET operation of GPIO38 inversion control</b> 0: Keep 1: SET bits
5	INV37	GPIO37_DINV	<b>Bitwise SET operation of GPIO37 inversion control</b> 0: Keep 1: SET bits
4	INV36	GPIO36_DINV	<b>Bitwise SET operation of GPIO36 inversion control</b> 0: Keep 1: SET bits
3	INV35	GPIO35_DINV	<b>Bitwise SET operation of GPIO35 inversion control</b> 0: Keep 1: SET bits
2	INV34	GPIO34_DINV	Bitwise SET operation of GPIO34 inversion control 0: Keep 1: SET bits
1	INV33	GPIO33_DINV	Bitwise SET operation of GPIO33 inversion control 0: Keep 1: SET bits
0	INV32	GPIO32_DINV	Bitwise SET operation of GPIO32 inversion control  0: Keep



Bit(s) Mnemonic Name	Description	
	1: SET bits	

### A2020218 GPIO DINV1 GPIO Data Inversion Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																INV4 8
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INV4 7	INV4 6	INV45	INV4 4	INV4 3	INV4 2	INV41	INV4 0	INV3 9	INV3 8	INV37	INV3 6	INV35	INV3 4	INV3	INV3 2
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16	INV48	GPIO48_DINV	Bitwise CLR operation of GPIO48 inversion control
			0: Keep 1: CLR bits
15	INV47	GPIO47_DINV	Bitwise CLR operation of GPIO47 inversion control
			0: Keep 1: CLR bits
14	INV46	GPIO46_DINV	Bitwise CLR operation of GPIO46 inversion control
			0: Keep 1: CLR bits
13	INV45	GPIO45_DINV	Bitwise CLR operation of GPIO45 inversion control
			0: Keep 1: CLR bits
12	INV44	GPIO44_DINV	Bitwise CLR operation of GPIO44 inversion control
			0: Keep 1: CLR bits
11	INV43	GPIO43_DINV	Bitwise CLR operation of GPIO43 inversion control
			0: Keep 1: CLR bits
10	INV42	GPIO42_DINV	Bitwise CLR operation of GPIO42 inversion control
			0: Keep 1: CLR bits
9	INV41	GPIO41_DINV	Bitwise CLR operation of GPIO41 inversion control
			0: Keep 1: CLR bits
8	INV40	GPIO40 DINV	Bitwise CLR operation of GPIO40 inversion control
			O: Keep
			1: CLR bits
7	INV39	GPIO39_DINV	Bitwise CLR operation of GPIO39 inversion control 0: Keep
			1: CLR bits
6	INV38	GPIO38_DINV	Bitwise CLR operation of GPIO38 inversion control
			0: Keep
5	INV37	GPIO37 DINV	1: CLR bits  Bitwise CLR operation of GPIO37 inversion control
J	11401	GI 1031_DIM	0: Keep
			1: CLR bits



Bit(s)	Mnemonic	Name	Description
4	INV36	GPIO36_DINV	Bitwise CLR operation of GPIO36 inversion control 0: Keep 1: CLR bits
3	INV35	GPIO35_DINV	<b>Bitwise CLR operation of GPIO35 inversion control</b> 0: Keep 1: CLR bits
2	INV34	GPIO34_DINV	<b>Bitwise CLR operation of GPIO34 inversion control</b> 0: Keep 1: CLR bits
1	INV33	GPIO33_DINV	<b>Bitwise CLR operation of GPIO33 inversion control</b> 0: Keep 1: CLR bits
0	INV32	GPIO32_DINV	<b>Bitwise CLR operation of GPIO32 inversion control</b> 0: Keep 1: CLR bits

#### A2020300 GPIO DOUTO GPIO Output Data Control

#### 02020000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Type	RW															
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPIO1	GPIO 0
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO output value

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_OUT	GPIO31 data output value 0: GPIO output LO 1: GPIO output HI
30	GPIO30	GPIO30_OUT	GPIO30 data output value 0: GPIO output LO 1: GPIO output HI
29	GPIO29	GPIO29_OUT	GPIO29 data output value 0: GPIO output LO 1: GPIO output HI
28	GPIO28	GPIO28_OUT	GPIO28 data output value 0: GPIO output LO 1: GPIO output HI
27	GPIO27	GPIO27_OUT	GPIO27 data output value 0: GPIO output LO 1: GPIO output HI
26	GPIO26	GPIO26_OUT	GPIO26 data output value 0: GPIO output LO 1: GPIO output HI
25	GPIO25	GPIO25_OUT	GPIO25 data output value 0: GPIO output LO 1: GPIO output HI
24	GPIO24	GPIO24_OUT	<b>GPIO24 data output value</b> 0: GPIO output LO



Bit(s)	Mnemonic	Name	Description
00	CDIOOO	CDIO00 OUT	1: GPIO output HI
23	GPIO23	GPIO23_OUT	GPIO23 data output value 0: GPIO output LO
			1: GPIO output HI
22	GPIO22	GPIO22_OUT	GPIO22 data output value
			0: GPIO output LO 1: GPIO output HI
21	GPIO21	GPIO21_OUT	GPIO21 data output value
			0: GPIO output LO 1: GPIO output HI
20	GPIO20	GPIO20_OUT	GPIO20 data output value
			0: GPIO output LO 1: GPIO output HI
19	GPIO19	GPIO19_OUT	GPIO19 data output value
			0: GPIO output LO 1: GPIO output HI
18	GPIO18	GPIO18_OUT	GPIO18 data output value
			0: GPIO output LO 1: GPIO output HI
17	GPIO17	GPIO17_OUT	GPIO17 data output value
			0: GPIO output LO 1: GPIO output HI
16	GPIO16	GPIO16_OUT	GPIO16 data output value
			0: GPIO output LO 1: GPIO output HI
15	GPIO15	GPIO15_OUT	GPIO15 data output value
			0: GPIO output LO 1: GPIO output HI
14	GPIO14	GPIO14_OUT	GPIO14 data output value
			0: GPIO output LO 1: GPIO output HI
13	GPIO13	GPIO13_OUT	GPIO13 data output value
			0: GPIO output LO 1: GPIO output HI
12	GPIO12	GPIO12_OUT	GPIO12 data output value
			0: GPIO output LO 1: GPIO output HI
11	GPIO11	GPIO11_OUT	GPIO11 data output value
			0: GPIO output LO 1: GPIO output HI
10	GPIO10	GPIO10_OUT	GPIO10 data output value
			0: GPIO output LO 1: GPIO output HI
9	GPIO9	GPIO9_OUT	GPIO9 data output value
			0: GPIO output LO 1: GPIO output HI
8	GPIO8	GPIO8_OUT	GPIO8 data output value 0: GPIO output LO
			1: GPIO output HI
7	GPIO7	GPIO7_OUT	GPIO7 data output value
			0: GPIO output LO 1: GPIO output HI
6	GPIO6	GPIO6_OUT	GPIO6 data output value
			0: GPIO output LO



Bit(s)	Mnemonic	Name	Description
			1: GPIO output HI
5	GPIO5	GPIO5_OUT	GPIO5 data output value
			0: GPIO output LO 1: GPIO output HI
4	GPIO4	GPIO4_OUT	GPIO4 data output value
			0: GPIO output LO 1: GPIO output HI
3	GPIO3	GPIO3_OUT	GPIO3 data output value
			0: GPIO output LO
			1: GPIO output HI
2	GPIO2	GPIO2_OUT	GPIO2 data output value
			0: GPIO output LO
			1: GPIO output HI
1	GPIO1	GPIO1_OUT	GPIO1 data output value
			0: GPIO output LO
			1: GPIO output HI
0	GPI00	GPIO0_OUT	GPIOO data output value
			0: GPIO output LO
			1: GPIO output HI

# A2020304 GPIO DOUTO GPIO Output Data Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	<b>GPIO</b>	<b>GPIO</b>	GPIO	<b>GPIO</b>	GPIO	GPI01	GPI01	GPI01	<b>GPIO</b>
	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	GPI01	GPI01	GPI01	GPI01	GPI01	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	GPIO	GPIO	GPI01	<b>GPIO</b>
	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GPIUI	0
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_OUT	Bitwise SET operation of GPIO31 data output value 0: Keep 1: SET bits
30	GPIO30	GPIO30_OUT	<b>Bitwise SET operation of GPIO30 data output value</b> 0: Keep 1: SET bits
29	GPIO29	GPIO29_OUT	Bitwise SET operation of GPIO29 data output value 0: Keep 1: SET bits
28	GPIO28	GPIO28_OUT	Bitwise SET operation of GPIO28 data output value 0: Keep 1: SET bits
27	GPIO27	GPIO27_OUT	<b>Bitwise SET operation of GPIO27 data output value</b> 0: Keep 1: SET bits
26	GPIO26	GPIO26_OUT	<b>Bitwise SET operation of GPIO26 data output value</b> 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
25	GPIO25	GPIO25_OUT	Bitwise SET operation of GPIO25 data output value 0: Keep 1: SET bits
24	GPIO24	GPIO24_OUT	<b>Bitwise SET operation of GPIO24 data output value</b> 0: Keep 1: SET bits
23	GPIO23	GPIO23_OUT	<b>Bitwise SET operation of GPIO23 data output value</b> 0: Keep 1: SET bits
22	GPIO22	GPIO22_OUT	<b>Bitwise SET operation of GPIO22 data output value</b> 0: Keep 1: SET bits
21	GPIO21	GPIO21_OUT	Bitwise SET operation of GPIO21 data output value  0: Keep 1: SET bits
20	GPIO20	GPIO20_OUT	Bitwise SET operation of GPIO20 data output value  0: Keep 1: SET bits
19	GPIO19	GPIO19_OUT	Bitwise SET operation of GPIO19 data output value  0: Keep 1: SET bits
18	GPIO18	GPIO18_OUT	Bitwise SET operation of GPIO18 data output value  0: Keep 1: SET bits
17	GPIO17	GPIO17_OUT	Bitwise SET operation of GPIO17 data output value  0: Keep 1: SET bits
16	GPIO16	GPIO16_OUT	Bitwise SET operation of GPIO16 data output value  0: Keep 1: SET bits
15	GPIO15	GPIO15_OUT	<b>Bitwise SET operation of GPIO15 data output value</b> 0: Keep 1: SET bits
14	GPIO14	GPIO14_OUT	<b>Bitwise SET operation of GPIO14 data output value</b> 0: Keep 1: SET bits
13	GPIO13	GPIO13_OUT	<b>Bitwise SET operation of GPIO13 data output value</b> 0: Keep 1: SET bits
12	GPIO12	GPIO12_OUT	Bitwise SET operation of GPIO12 data output value  0: Keep 1: SET bits
11	GPIO11	GPIO11_OUT	Bitwise SET operation of GPIO11 data output value 0: Keep 1: SET bits
10	GPIO10	GPIO10_OUT	<b>Bitwise SET operation of GPIO10 data output value</b> 0: Keep 1: SET bits
9	GPIO9	GPIO9_OUT	<b>Bitwise SET operation of GPIO9 data output value</b> 0: Keep 1: SET bits
8	GPIO8	GPIO8_OUT	<b>Bitwise SET operation of GPIO8 data output value</b> 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
7	GPIO7	GPIO7_OUT	Bitwise SET operation of GPIO7 data output value 0: Keep 1: SET bits
6	GPIO6	GPIO6_OUT	<b>Bitwise SET operation of GPIO6 data output value</b> 0: Keep 1: SET bits
5	GPIO5	GPIO5_OUT	<b>Bitwise SET operation of GPIO5 data output value</b> 0: Keep 1: SET bits
4	GPIO4	GPIO4_OUT	<b>Bitwise SET operation of GPIO4 data output value</b> 0: Keep 1: SET bits
3	GPIO3	GPIO3_OUT	<b>Bitwise SET operation of GPIO3 data output value</b> 0: Keep 1: SET bits
2	GPIO2	GPIO2_OUT	<b>Bitwise SET operation of GPIO2 data output value</b> 0: Keep 1: SET bits
1	GPIO1	GPIO1_OUT	<b>Bitwise SET operation of GPIO1 data output value</b> 0: Keep 1: SET bits
0	GPI00	GPIO0_OUT	<b>Bitwise SET operation of GPIOO data output value</b> 0: Keep 1: SET bits

# A2020308 GPIO DOUTO GPIO Output Data Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPI01	GPIO 0
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_OUT	Bitwise CLR operation of GPIO31 data output value 0: Keep 1: CLR bits
30	GPIO30	GPIO30_OUT	Bitwise CLR operation of GPIO30 data output value 0: Keep 1: CLR bits
29	GPIO29	GPIO29_OUT	Bitwise CLR operation of GPIO29 data output value 0: Keep 1: CLR bits
28	GPIO28	GPIO28_OUT	Bitwise CLR operation of GPIO28 data output value 0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
27	GPIO27	GPIO27_OUT	Bitwise CLR operation of GPIO27 data output value 0: Keep 1: CLR bits
26	GPIO26	GPIO26_OUT	<b>Bitwise CLR operation of GPIO26 data output value</b> 0: Keep 1: CLR bits
25	GPIO25	GPIO25_OUT	<b>Bitwise CLR operation of GPIO25 data output value</b> 0: Keep 1: CLR bits
24	GPIO24	GPIO24_OUT	<b>Bitwise CLR operation of GPIO24 data output value</b> 0: Keep 1: CLR bits
23	GPIO23	GPIO23_OUT	<b>Bitwise CLR operation of GPIO23 data output value</b> 0: Keep 1: CLR bits
22	GPIO22	GPIO22_OUT	Bitwise CLR operation of GPIO22 data output value 0: Keep 1: CLR bits
21	GPIO21	GPIO21_OUT	Bitwise CLR operation of GPIO21 data output value 0: Keep 1: CLR bits
20	GPIO20	GPIO20_OUT	Bitwise CLR operation of GPIO20 data output value 0: Keep 1: CLR bits
19	GPIO19	GPIO19_OUT	Bitwise CLR operation of GPIO19 data output value  0: Keep 1: CLR bits
18	GPIO18	GPIO18_OUT	<b>Bitwise CLR operation of GPIO18 data output value</b> 0: Keep 1: CLR bits
17	GPIO17	GPIO17_OUT	<b>Bitwise CLR operation of GPIO17 data output value</b> 0: Keep 1: CLR bits
16	GPIO16	GPIO16_OUT	<b>Bitwise CLR operation of GPIO16 data output value</b> 0: Keep 1: CLR bits
15	GPIO15	GPIO15_OUT	Bitwise CLR operation of GPIO15 data output value 0: Keep 1: CLR bits
14	GPIO14	GPIO14_OUT	Bitwise CLR operation of GPIO14 data output value 0: Keep 1: CLR bits
13	GPIO13	GPIO13_OUT	Bitwise CLR operation of GPIO13 data output value 0: Keep 1: CLR bits
12	GPIO12	GPIO12_OUT	Bitwise CLR operation of GPIO12 data output value 0: Keep 1: CLR bits
11	GPIO11	GPIO11_OUT	<b>Bitwise CLR operation of GPIO11 data output value</b> 0: Keep 1: CLR bits
10	GPIO10	GPIO10_OUT	<b>Bitwise CLR operation of GPIO10 data output value</b> 0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
9	GPIO9	GPIO9_OUT	Bitwise CLR operation of GPIO9 data output value
			0: Keep 1: CLR bits
8	GPIO8	GPIO8_OUT	Bitwise CLR operation of GPIO8 data output value
			0: Keep 1: CLR bits
7	GPIO7	GPIO7_OUT	Bitwise CLR operation of GPIO7 data output value
			0: Keep 1: CLR bits
6	GPIO6	GPIO6_OUT	Bitwise CLR operation of GPIO6 data output value
			0: Keep 1: CLR bits
5	GPIO5	GPIO5_OUT	Bitwise CLR operation of GPIO5 data output value
			0: Keep 1: CLR bits
4	GPIO4	GPIO4_OUT	Bitwise CLR operation of GPIO4 data output value
			0: Keep 1: CLR bits
3	GPIO3	GPIO3_OUT	Bitwise CLR operation of GPIO3 data output value
			0: Keep 1: CLR bits
2	GPIO2	GPIO2 OUT	Bitwise CLR operation of GPIO2 data output value
			0: Keep
_	anto.	CDIO1 OUT	1: CLR bits
1	GPIO1	GPIO1_OUT	Bitwise CLR operation of GPIO1 data output value 0: Keep
			1: CLR bits
0	<b>GPIOO</b>	GPIOO_OUT	Bitwise CLR operation of GPIOO data output value
			0: Keep 1: CLR bits

#### A2020310 GPIO DOUT1 GPIO Output Data Control

00000080
----------

D.	0.1	0.0	00	00	07	0.0	0.5	0.4	0.0	0.0	0.1	0.0	10	10	17	10
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO
																48
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	GPIO	<b>GPIO</b>	<b>GPIO</b>	GPIO	<b>GPIO</b>	<b>GPIO</b>	GPIO	GPIO	<b>GPIO</b>	<b>GPIO</b>
	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

**Overview** Configures GPIO output value

Bit(s)	Mnemonic	Name	Description
6	GPIO48	GPIO48_OUT	<b>GPIO48 data output value</b> 0: GPIO output LO
			1: GPIO output HI
15	GPIO47	GPIO47_OUT	GPIO47 data output value
			0: GPIO output LO 1: GPIO output HI
14	GPIO46	GPIO46_OUT	GPIO46 data output value
			0: GPIO output LO



Bit(s)	Mnemonic	Name	Description
			1: GPIO output HI
13	GPIO45	GPIO45_OUT	GPIO45 data output value
			0: GPIO output LO 1: GPIO output HI
12	GPIO44	GPIO44_OUT	GPIO44 data output value
			0: GPIO output LO 1: GPIO output HI
11	GPIO43	GPIO43_OUT	GPIO43 data output value
			0: GPIO output LO 1: GPIO output HI
10	GPIO42	GPIO42_OUT	GPIO42 data output value
			0: GPIO output LO 1: GPIO output HI
9	GPIO41	GPIO41_OUT	GPIO41 data output value
			0: GPIO output LO 1: GPIO output HI
8	GPIO40	GPIO40_OUT	GPIO40 data output value
			0: GPIO output LO 1: GPIO output HI
7	GPIO39	GPIO39_OUT	GPIO39 data output value
			0: GPIO output LO 1: GPIO output HI
6	GPIO38	GPIO38_OUT	GPIO38 data output value
			0: GPIO output LO 1: GPIO output HI
5	GPIO37	GPIO37_OUT	GPIO37 data output value
			0: GPIO output LO 1: GPIO output HI
4	GPIO36	GPIO36_OUT	GPIO36 data output value
			0: GPIO output LO 1: GPIO output HI
3	GPIO35	GPIO35_OUT	GPIO35 data output value
			0: GPIO output LO 1: GPIO output HI
2	GPIO34	GPIO34_OUT	GPIO34 data output value
			0: GPIO output LO 1: GPIO output HI
1	GPIO33	GPIO33_OUT	GPIO33 data output value
			0: GPIO output LO 1: GPIO output HI
0	GPIO32	GPIO32_OUT	GPIO32 data output value
			0: GPIO output LO 1: GPIO output HI

## A2020314 GPIO DOUT1 GPIO Output Data Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32



Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_OUT	Bitwise SET operation of GPIO48 data output value 0: Keep 1: SET bits
15	GPIO47	GPIO47_OUT	<b>Bitwise SET operation of GPIO47 data output value</b> 0: Keep 1: SET bits
14	GPIO46	GPIO46_OUT	<b>Bitwise SET operation of GPIO46 data output value</b> 0: Keep 1: SET bits
13	GPIO45	GPIO45_OUT	<b>Bitwise SET operation of GPIO45 data output value</b> 0: Keep 1: SET bits
12	GPIO44	GPIO44_OUT	Bitwise SET operation of GPIO44 data output value 0: Keep 1: SET bits
11	GPIO43	GPIO43_OUT	Bitwise SET operation of GPIO43 data output value 0: Keep 1: SET bits
10	GPIO42	GPIO42_OUT	Bitwise SET operation of GPIO42 data output value 0: Keep 1: SET bits
9	GPIO41	GPIO41_OUT	<b>Bitwise SET operation of GPIO41 data output value</b> 0: Keep 1: SET bits
8	GPIO40	GPIO40_OUT	<b>Bitwise SET operation of GPIO40 data output value</b> 0: Keep 1: SET bits
7	GPIO39	GPIO39_OUT	<b>Bitwise SET operation of GPIO39 data output value</b> 0: Keep 1: SET bits
6	GPIO38	GPIO38_OUT	<b>Bitwise SET operation of GPIO38 data output value</b> 0: Keep 1: SET bits
5	GPIO37	GPIO37_OUT	Bitwise SET operation of GPIO37 data output value  0: Keep  1: SET bits
4	GPIO36	GPIO36_OUT	Bitwise SET operation of GPIO36 data output value 0: Keep 1: SET bits
3	GPIO35	GPIO35_OUT	Bitwise SET operation of GPIO35 data output value 0: Keep 1: SET bits
2	GPIO34	GPIO34_OUT	Bitwise SET operation of GPIO34 data output value 0: Keep 1: SET bits
1	GPIO33	GPIO33_OUT	Bitwise SET operation of GPIO33 data output value 0: Keep 1: SET bits
0	GPIO32	GPIO32_OUT	Bitwise SET operation of GPIO32 data output value



Bit(s) Mnemonic Name	Description
	0: Keep 1: SET bits

# A2020318 GPIO\_DOUT1\_GPIO Output Data Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_DIR1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_OUT	Bitwise CLR operation of GPIO48 data output value 0: Keep 1: CLR bits
15	GPIO47	GPIO47_OUT	<b>Bitwise CLR operation of GPIO47 data output value</b> 0: Keep 1: CLR bits
14	GPIO46	GPIO46_OUT	Bitwise CLR operation of GPIO46 data output value 0: Keep 1: CLR bits
13	GPIO45	GPIO45_OUT	<b>Bitwise CLR operation of GPIO45 data output value</b> 0: Keep 1: CLR bits
12	GPIO44	GPIO44_OUT	<b>Bitwise CLR operation of GPIO44 data output value</b> 0: Keep 1: CLR bits
11	GPIO43	GPIO43_OUT	Bitwise CLR operation of GPIO43 data output value 0: Keep 1: CLR bits
10	GPIO42	GPIO42_OUT	Bitwise CLR operation of GPIO42 data output value 0: Keep 1: CLR bits
9	GPIO41	GPIO41_OUT	<b>Bitwise CLR operation of GPIO41 data output value</b> 0: Keep 1: CLR bits
8	GPIO40	GPIO40_OUT	<b>Bitwise CLR operation of GPIO40 data output value</b> 0: Keep 1: CLR bits
7	GPIO39	GPIO39_OUT	<b>Bitwise CLR operation of GPIO39 data output value</b> 0: Keep 1: CLR bits
6	GPIO38	GPIO38_OUT	Bitwise CLR operation of GPIO38 data output value 0: Keep 1: CLR bits
5	GPIO37	GPIO37_OUT	<b>Bitwise CLR operation of GPIO37 data output value</b> 0: Keep



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
4	GPIO36	GPIO36_OUT	Bitwise CLR operation of GPIO36 data output value
			0: Keep
			1: CLR bits
3	GPIO35	GPIO35_OUT	Bitwise CLR operation of GPIO35 data output value
			0: Keep
			1: CLR bits
2	GPIO34	GPIO34_OUT	Bitwise CLR operation of GPIO34 data output value
			0: Keep
			1: CLR bits
1	GPIO33	GPIO33_OUT	Bitwise CLR operation of GPIO33 data output value
			0: Keep
			1: CLR bits
0	GPIO32	GPIO32_OUT	Bitwise CLR operation of GPIO32 data output value
			0: Keep
			1: CLR bits

# A2020400 GPIO DINO GPIO Input Data Value

### 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO	GPIO	GPIO	-	-	GPIO	GPIO	GPIO	-	-	-	GPIO	GPI01	GPI01	GPI01	<b>GPIO</b>
	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	GPI01	GPI01	GPI01	GPI01	GPI01	GPIO	<b>GPIO</b>	GPIO	GPIO	<b>GPIO</b>	<b>GPIO</b>	GPIO	GPIO	GPI01	<b>GPIO</b>
	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GPIUI	0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Reads GPIO input value

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_DIN	GPIO31 data input value
30	GPIO30	GPIO30_DIN	GPIO30 data input value
29	GPIO29	GPIO29_DIN	GPIO29 data input value
28	GPIO28	GPIO28_DIN	GPIO28 data input value
27	GPIO27	GPIO27_DIN	GPIO27 data input value
26	GPIO26	GPIO26_DIN	GPIO26 data input value
25	GPIO25	GPIO25_DIN	GPIO25 data input value
24	GPIO24	GPIO24_DIN	GPIO24 data input value
23	GPIO23	GPIO23_DIN	GPIO23 data input value
22	GPIO22	GPIO22_DIN	GPIO22 data input value
21	GPIO21	GPIO21_DIN	GPIO21 data input value
20	GPIO20	GPIO20_DIN	GPIO20 data input value
19	GPIO19	GPIO19_DIN	GPIO19 data input value
18	GPIO18	GPIO18_DIN	GPIO18 data input value
17	GPIO17	GPIO17_DIN	GPIO17 data input value
16	GPIO16	GPIO16_DIN	GPIO16 data input value
15	GPIO15	GPIO15_DIN	GPIO15 data input value
14	GPIO14	GPIO14_DIN	GPIO14 data input value



Bit(s)	Mnemonic	Name	Description
13	GPIO13	GPIO13_DIN	GPIO13 data input value
12	GPIO12	GPIO12_DIN	GPIO12 data input value
11	GPIO11	GPIO11_DIN	GPIO11 data input value
10	GPIO10	GPIO10_DIN	GPIO10 data input value
9	GPIO9	GPIO9_DIN	GPIO9 data input value
8	GPI08	GPIO8_DIN	GPIO8 data input value
7	GPIO7	GPIO7_DIN	GPIO7 data input value
6	GPIO6	GPIO6_DIN	GPIO6 data input value
5	GPIO5	GPIO5_DIN	GPIO5 data input value
4	GPIO4	GPIO4_DIN	GPIO4 data input value
3	GPIO3	GPIO3_DIN	GPIO3 data input value
2	GPIO2	GPIO2_DIN	GPIO2 data input value
1	GPIO1	GPIO1_DIN	GPIO1 data input value
0	GPI00	GPIO0_DIN	GPIOO data input value

# A2020410 GPIO DIN1 GPIO Input Data Value

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Reads GPIO input value

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_DIN	GPIO48 data input value
15	GPIO47	GPIO47_DIN	GPIO47 data input value
14	GPIO46	GPIO46_DIN	GPIO46 data input value
13	GPIO45	GPIO45_DIN	GPIO45 data input value
12	GPIO44	GPIO44_DIN	GPIO44 data input value
11	GPIO43	GPIO43_DIN	GPIO43 data input value
10	GPIO42	GPIO42_DIN	GPIO42 data input value
9	GPIO41	GPIO41_DIN	GPIO41 data input value
8	GPIO40	GPIO40_DIN	GPIO40 data input value
7	GPIO39	GPIO39_DIN	GPIO39 data input value
6	GPIO38	GPIO38_DIN	GPIO38 data input value
5	GPIO37	GPIO37_DIN	GPIO37 data input value
4	GPIO36	GPIO36_DIN	GPIO36 data input value
3	GPIO35	GPIO35_DIN	GPIO35 data input value
2	GPIO34	GPIO34_DIN	GPIO34 data input value
1	GPIO33	GPIO33_DIN	GPIO33 data input value
0	GPIO32	GPIO32_DIN	GPIO32 data input value



# $A2020500 \quad \frac{GPIO \quad PULLSE}{L0} \ GPIO \ Pullsel \ Control$

0000040F

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						GPIO1 O							GPIO 3	GPIO 2	GPI01	GPIO 0
Type						RW							RW	RW	RW	RW
Reset						1							1	1	1	1

**Overview** Configures GPIO PUPD selection

Bit(s)	Mnemonic	Name	Description
10	GPIO10	GPIO10_PULLSEL	GPIO10_PULLSEL
			0: Pull down 1: Pull up
3	GPIO3	GPIO3_PULLSEL	GPIO3_PULLSEL
			0: Pull down
			1: Pull up
2	GPIO2	GPIO2_PULLSEL	GPIO2_PULLSEL
			0: Pull down
			1: Pull up
1	GPIO1	GPIO1_PULLSEL	GPIO1_PULLSEL
			0: Pull down
			1: Pull up
0	<b>GPIOO</b>	GPIOO_PULLSEL	GPIOO_PULLSEL
			0: Pull down
			1: Pull up

# $\begin{array}{ccc} A2020504 & \frac{GPIO & PULLSE}{L0 & SET} \ GPIO \ Pullsel \ Control \end{array}$

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						GPIO1 0							GPIO 3	GPIO 2	GPI01	GPIO 0
Type						WO							WO	WO	WO	WO

**Overview** For bitwise access of GPIO\_PULLSEL0

Bit(s)	Mnemonic	Name	Description
10	GPIO10	GPIO10_PULLSEL	Bitwise SET operation of GPIO10 PULLSEL_SET  0: Keep 1: SET bits
3	GPIO3	GPIO3_PULLSEL	Bitwise SET operation of GPIO3 PULLSEL_SET 0: Keep 1: SET bits
2	GPIO2	GPIO2_PULLSEL	Bitwise SET operation of GPIO2 PULLSEL_SET 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
1	GPIO1	GPIO1_PULLSEL	Bitwise SET operation of GPIO1 PULLSEL_SET 0: Keep 1: SET bits
0	GPI00	GPIO0_PULLSEL	Bitwise SET operation of GPIOO PULLSEL_SET 0: Keep 1: SET bits

#### 

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						GPIO1 0							GPIO 3	GPIO 2	GPI01	GPIO 0
Type						WO							WO	WO	WO	WO
Reset						0							0	0	0	0

**Overview** For bitwise access of GPIO\_PULLSEL0

Bit(s)	Mnemonic	Name	Description
10	GPIO10	GPIO10_PULLSEL	Bitwise CKR operation of GPIO10 PULLSEL_CLR 0: Keep 1: CLR bits
3	GPIO3	GPIO3_PULLSEL	Bitwise CKR operation of GPIO3 PULLSEL_CLR 0: Keep 1: CLR bits
2	GPIO2	GPIO2_PULLSEL	Bitwise CKR operation of GPIO2 PULLSEL_CLR 0: Keep 1: CLR bits
1	GPIO1	GPIO1_PULLSEL	Bitwise CKR operation of GPIO1 PULLSEL_CLR 0: Keep 1: CLR bits
0	GPIO0	GPIO0_PULLSEL	Bitwise CKR operation of GPIOO PULLSEL_CLR 0: Keep 1: CLR bits

### A2020600 GPIO SMT0 GPIO SMT Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	<b>GPIO</b>	GPIO	GPIO	GPIO	GPI01	GPI01	GPI01	<b>GPIO</b>
	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	GPI01	GPI01	<b>GPI01</b>	GPI01	GPI01	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	GPIO	GPIO	<b>GPIO</b>	GPI01	<b>GPIO</b>
Name	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GPIUI	0
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO Schmitt trigger control

Bit(s) Mnemonic Name	Description	
----------------------	-------------	--



Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_SMT	SMT for GPIO31
			0: Disable 1: Enable
30	GPIO30	GPIO30_SMT	SMT for GPIO30
			0: Disable 1: Enable
29	GPIO29	GPIO29_SMT	SMT for GPIO29 0: Disable 1: Enable
28	GPIO28	GPIO28_SMT	SMT for GPIO28 0: Disable 1: Enable
27	GPIO27	GPIO27_SMT	SMT for GPIO27 0: Disable 1: Enable
26	GPIO26	GPIO26_SMT	SMT for GPIO26 0: Disable 1: Enable
25	GPIO25	GPIO25_SMT	SMT for GPIO25 0: Disable 1: Enable
24	GPIO24	GPIO24_SMT	SMT for GPIO24 0: Disable 1: Enable
23	GPIO23	GPIO23_SMT	SMT for GPIO23 0: Disable 1: Enable
22	GPIO22	GPIO22_SMT	SMT for GPIO22 0: Disable 1: Enable
21	GPIO21	GPIO21_SMT	SMT for GPIO21 0: Disable 1: Enable
20	GPIO20	GPIO20_SMT	SMT for GPIO20 0: Disable 1: Enable
19	GPIO19	GPIO19_SMT	SMT for GPIO19 0: Disable 1: Enable
18	GPIO18	GPIO18_SMT	SMT for GPIO18 0: Disable 1: Enable
17	GPIO17	GPIO17_SMT	SMT for GPIO17 0: Disable 1: Enable
16	GPIO16	GPIO16_SMT	SMT for GPIO16 0: Disable 1: Enable
15	GPIO15	GPIO15_SMT	SMT for GPIO15 0: Disable 1: Enable
14	GPIO14	GPIO14_SMT	SMT for GPIO14 0: Disable 1: Enable



Bit(s)	Mnemonic	Name	Description
13	GPIO13	GPIO13_SMT	SMT for GPIO13 0: Disable 1: Enable
12	GPIO12	GPIO12_SMT	SMT for GPIO12 0: Disable 1: Enable
11	GPIO11	GPIO11_SMT	SMT for GPIO11 0: Disable 1: Enable
10	GPIO10	GPIO10_SMT	SMT for GPIO10 0: Disable 1: Enable
9	GPIO9	GPIO9_SMT	SMT for GPIO9 0: Disable 1: Enable
8	GPIO8	GPIO8_SMT	SMT for GPIO8 0: Disable 1: Enable
7	GPIO7	GPIO7_SMT	SMT for GPIO7 0: Disable 1: Enable
6	GPIO6	GPIO6_SMT	SMT for GPIO6 0: Disable 1: Enable
5	GPIO5	GPIO5_SMT	SMT for GPIO5 0: Disable 1: Enable
4	GPIO4	GPIO4_SMT	SMT for GPIO4 0: Disable 1: Enable
3	GPIO3	GPIO3_SMT	SMT for GPIO3 0: Disable 1: Enable
2	GPIO2	GPIO2_SMT	SMT for GPIO2 0: Disable 1: Enable
1	GPIO1	GPIO1_SMT	SMT for GPIO1 0: Disable 1: Enable
0	GPIO0	GPIO0_SMT	SMT for GPIOO 0: Disable 1: Enable

# $\begin{array}{ccc} \textbf{A2020604} & \frac{\textbf{GPIO} & \textbf{SMT0} & \textbf{S}}{\textbf{ET}} \textbf{GPIO} \textbf{SMT} \textbf{ Control} \end{array}$

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPI01	GPIO 0
Type	WO															



Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_SMT0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_SMT	Bitwise SET operation of GPIO31 SMT 0: Keep 1: SET bits
30	GPIO30	GPIO30_SMT	Bitwise SET operation of GPIO30 SMT 0: Keep 1: SET bits
29	GPIO29	GPIO29_SMT	<b>Bitwise SET operation of GPIO29 SMT</b> 0: Keep 1: SET bits
28	GPIO28	GPIO28_SMT	Bitwise SET operation of GPIO28 SMT 0: Keep 1: SET bits
27	GPIO27	GPIO27_SMT	<b>Bitwise SET operation of GPIO27 SMT</b> 0: Keep 1: SET bits
26	GPIO26	GPIO26_SMT	<b>Bitwise SET operation of GPIO26 SMT</b> 0: Keep 1: SET bits
25	GPIO25	GPIO25_SMT	<b>Bitwise SET operation of GPIO25 SMT</b> 0: Keep 1: SET bits
24	GPIO24	GPIO24_SMT	Bitwise SET operation of GPIO24 SMT 0: Keep 1: SET bits
23	GPIO23	GPIO23_SMT	Bitwise SET operation of GPIO23 SMT 0: Keep 1: SET bits
22	GPIO22	GPIO22_SMT	Bitwise SET operation of GPIO22 SMT 0: Keep 1: SET bits
21	GPIO21	GPIO21_SMT	<b>Bitwise SET operation of GPIO21 SMT</b> 0: Keep 1: SET bits
20	GPIO20	GPIO20_SMT	<b>Bitwise SET operation of GPIO20 SMT</b> 0: Keep 1: SET bits
19	GPIO19	GPIO19_SMT	<b>Bitwise SET operation of GPIO19 SMT</b> 0: Keep 1: SET bits
18	GPIO18	GPIO18_SMT	<b>Bitwise SET operation of GPIO18 SMT</b> 0: Keep 1: SET bits
17	GPIO17	GPIO17_SMT	<b>Bitwise SET operation of GPIO17 SMT</b> 0: Keep 1: SET bits
16	GPIO16	GPIO16_SMT	<b>Bitwise SET operation of GPIO16 SMT</b> 0: Keep 1: SET bits
15	GPIO15	GPIO15_SMT	<b>Bitwise SET operation of GPIO15 SMT</b> 0: Keep





Bit(s)	Mnemonic	Name	Description
			1: SET bits
14	GPIO14	GPIO14_SMT	Bitwise SET operation of GPIO14 SMT 0: Keep 1: SET bits
13	GPIO13	GPIO13_SMT	<b>Bitwise SET operation of GPIO13 SMT</b> 0: Keep 1: SET bits
12	GPIO12	GPIO12_SMT	Bitwise SET operation of GPIO12 SMT  0: Keep 1: SET bits
11	GPIO11	GPIO11_SMT	Bitwise SET operation of GPIO11 SMT 0: Keep 1: SET bits
10	GPIO10	GPIO10_SMT	Bitwise SET operation of GPIO10 SMT 0: Keep 1: SET bits
9	GPIO9	GPIO9_SMT	Bitwise SET operation of GPIO9 SMT  0: Keep 1: SET bits
8	GPIO8	GPIO8_SMT	Bitwise SET operation of GPIO8 SMT  0: Keep 1: SET bits
7	GPIO7	GPIO7_SMT	Bitwise SET operation of GPIO7 SMT  0: Keep 1: SET bits
6	GPIO6	GPIO6_SMT	Bitwise SET operation of GPIO6 SMT  0: Keep 1: SET bits
5	GPIO5	GPIO5_SMT	Bitwise SET operation of GPIO5 SMT  0: Keep 1: SET bits
4	GPIO4	GPIO4_SMT	Bitwise SET operation of GPIO4 SMT  0: Keep 1: SET bits
3	GPIO3	GPIO3_SMT	Bitwise SET operation of GPIO3 SMT  0: Keep 1: SET bits
2	GPIO2	GPIO2_SMT	Bitwise SET operation of GPIO2 SMT  0: Keep  1: SET bits
1	GPIO1	GPIO1_SMT	Bitwise SET operation of GPIO1 SMT  0: Keep  1: SET bits
0	GPI00	GPIO0_SMT	Bitwise SET operation of GPIOO SMT  0: Keep 1: SET bits

# A2020608 $\frac{\text{GPIO SMT0 C}}{\text{LR}}$ GPIO SMT Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Type	WO															



Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	GPI01	GPI01	GPI01	GPI01	GPI01	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO1	GPIO
									~			4	9		~	
Туре	<b>15</b> WO	WO	WO	WO	WO	WO	WO	WO	7 WO	<b>6</b> WO	WO	WO	WO	WO	WO	WO

**Overview** For bitwise access of GPIO\_SMT0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_SMT	Bitwise CLR operation of GPIO31 SMT
			0: Keep 1: CLR bits
30	GPIO30	GPIO30_SMT	Bitwise CLR operation of GPIO30 SMT
00	u11000	d11000_5M1	0: Keep
			1: CLR bits
29	GPIO29	GPIO29_SMT	Bitwise CLR operation of GPIO29 SMT
			0: Keep 1: CLR bits
28	GPIO28	GPIO28_SMT	Bitwise CLR operation of GPIO28 SMT
			0: Keep
07	CDIOO	CDIO07 CMT	1: CLR bits
27	GPIO27	GPIO27_SMT	Bitwise CLR operation of GPIO27 SMT  0: Keep
			1: CLR bits
26	GPIO26	GPIO26_SMT	Bitwise CLR operation of GPIO26 SMT
			0: Keep 1: CLR bits
25	GPIO25	GPIO25_SMT	Bitwise CLR operation of GPIO25 SMT
			0: Keep
			1: CLR bits
24	GPIO24	GPIO24_SMT	Bitwise CLR operation of GPIO24 SMT  0: Keep
			1: CLR bits
23	GPIO23	GPIO23_SMT	Bitwise CLR operation of GPIO23 SMT
			0: Keep 1: CLR bits
22	GPIO22	GPIO22_SMT	Bitwise CLR operation of GPIO22 SMT
22	ui iozz	di 1022_5W1	0: Keep
			1: CLR bits
21	GPIO21	GPIO21_SMT	Bitwise CLR operation of GPIO21 SMT
			0: Keep 1: CLR bits
20	GPIO20	GPIO20_SMT	Bitwise CLR operation of GPIO20 SMT
			0: Keep
10	CDIO10	CDIO10 CMT	1: CLR bits
19	GPIO19	GPIO19_SMT	Bitwise CLR operation of GPIO19 SMT  0: Keep
			1: CLR bits
18	GPIO18	GPIO18_SMT	Bitwise CLR operation of GPIO18 SMT
			0: Keep 1: CLR bits
17	GPIO17	GPIO17_SMT	Bitwise CLR operation of GPIO17 SMT
<u>.</u> ,	<del></del>		O: Keep
			1: CLR bits
16	GPIO16	GPIO16_SMT	Bitwise CLR operation of GPIO16 SMT



Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
15	GPIO15	GPIO15_SMT	Bitwise CLR operation of GPIO15 SMT
			0: Keep 1: CLR bits
14	GPIO14	GPIO14_SMT	Bitwise CLR operation of GPIO14 SMT
			0: Keep 1: CLR bits
13	GPIO13	GPIO13_SMT	Bitwise CLR operation of GPIO13 SMT
			0: Keep 1: CLR bits
12	GPIO12	GPIO12_SMT	Bitwise CLR operation of GPIO12 SMT
			0: Keep 1: CLR bits
11	GPIO11	GPIO11_SMT	Bitwise CLR operation of GPIO11 SMT
			0: Keep 1: CLR bits
10	GPIO10	GPIO10_SMT	Bitwise CLR operation of GPIO10 SMT
			0: Keep 1: CLR bits
9	GPIO9	GPIO9_SMT	Bitwise CLR operation of GPIO9 SMT
			0: Keep 1: CLR bits
8	GPIO8	GPIO8_SMT	Bitwise CLR operation of GPIO8 SMT
			0: Keep 1: CLR bits
7	GPIO7	GPIO7_SMT	Bitwise CLR operation of GPIO7 SMT
			0: Keep 1: CLR bits
6	GPIO6	GPIO6_SMT	Bitwise CLR operation of GPIO6 SMT
			0: Keep 1: CLR bits
5	GPIO5	GPIO5_SMT	Bitwise CLR operation of GPIO5 SMT
			0: Keep 1: CLR bits
4	GPIO4	GPIO4_SMT	Bitwise CLR operation of GPIO4 SMT
			0: Keep 1: CLR bits
3	GPIO3	GPIO3_SMT	Bitwise CLR operation of GPIO3 SMT
-	- <del>-</del>	<u>-</u> <del>-</del>	0: Keep 1: CLR bits
2	GPIO2	GPIO2_SMT	Bitwise CLR operation of GPIO2 SMT
		<u> </u>	0: Keep 1: CLR bits
1	GPIO1	GPIO1_SMT	Bitwise CLR operation of GPIO1 SMT
			0: Keep 1: CLR bits
0	GPI00	GPIO0_SMT	Bitwise CLR operation of GPIOO SMT
			0: Keep 1: CLR bits

A2020610 GPIO SMT1 GPIO SMT Control

0000000



Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>												
Name	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Type	RW	RW	RW	RW												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO Schmitt trigger control

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_SMT	SMT for GPIO48
10	<b>u</b> 2 20 20	G11010_01	0: Disable 1: Enable
15	GPIO47	GPIO47_SMT	SMT for GPIO47 0: Disable 1: Enable
14	GPIO46	GPIO46_SMT	SMT for GPIO46 0: Disable 1: Enable
13	GPIO45	GPIO45_SMT	SMT for GPIO45 0: Disable 1: Enable
12	GPIO44	GPIO44_SMT	SMT for GPIO44  0: Disable 1: Enable
11	GPIO43	GPIO43_SMT	SMT for GPIO43 0: Disable 1: Enable
10	GPIO42	GPIO42_SMT	SMT for GPIO42 0: Disable 1: Enable
9	GPIO41	GPIO41_SMT	SMT for GPIO41 0: Disable 1: Enable
8	GPIO40	GPIO40_SMT	SMT for GPIO40 0: Disable 1: Enable
7	GPIO39	GPIO39_SMT	SMT for GPIO39 0: Disable 1: Enable
6	GPIO38	GPIO38_SMT	SMT for GPIO38 0: Disable 1: Enable
5	GPIO37	GPIO37_SMT	SMT for GPIO37 0: Disable 1: Enable
4	GPIO36	GPIO36_SMT	SMT for GPIO36 0: Disable 1: Enable
3	GPIO35	GPIO35_SMT	SMT for GPIO35 0: Disable 1: Enable
2	GPIO34	GPIO34_SMT	SMT for GPIO34



Bit(s)	Mnemonic	Name	Description
			0: Disable 1: Enable
1	GPIO33	GPIO33_SMT	SMT for GPIO33
			0: Disable 1: Enable
0	GPIO32	GPIO32_SMT	SMT for GPIO32
			0: Disable 1: Enable

# A2020614 GPIO SMT1 S GPIO SMT Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_SMT1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_SMT	Bitwise SET operation of GPIO48 SMT 0: Keep 1: SET bits
15	GPIO47	GPIO47_SMT	Bitwise SET operation of GPIO47 SMT 0: Keep 1: SET bits
14	GPIO46	GPIO46_SMT	Bitwise SET operation of GPIO46 SMT 0: Keep 1: SET bits
13	GPIO45	GPIO45_SMT	Bitwise SET operation of GPIO45 SMT 0: Keep 1: SET bits
12	GPIO44	GPIO44_SMT	Bitwise SET operation of GPIO44 SMT 0: Keep 1: SET bits
11	GPIO43	GPIO43_SMT	Bitwise SET operation of GPIO43 SMT 0: Keep 1: SET bits
10	GPIO42	GPIO42_SMT	Bitwise SET operation of GPIO42 SMT 0: Keep 1: SET bits
9	GPIO41	GPIO41_SMT	Bitwise SET operation of GPIO41 SMT 0: Keep 1: SET bits
8	GPIO40	GPIO40_SMT	Bitwise SET operation of GPIO40 SMT 0: Keep 1: SET bits
7	GPIO39	GPIO39_SMT	<b>Bitwise SET operation of GPIO39 SMT</b> 0: Keep



Mnemonic	Name	Description
		1: SET bits
GPIO38	GPIO38_SMT	Bitwise SET operation of GPIO38 SMT
		0: Keep 1: SET bits
GPIO37	GPIO37_SMT	Bitwise SET operation of GPIO37 SMT
		0: Keep 1: SET bits
CDIO26	CDIO26 SMT	
GF1030	GF1030_SW1	<b>Bitwise SET operation of GPIO36 SMT</b> 0: Keep
		1: SET bits
GPIO35	GPIO35_SMT	Bitwise SET operation of GPIO35 SMT
		0: Keep
CDIOOA	CDIOO4 CNFE	1: SET bits
GP1034	GPIO34_SMT	Bitwise SET operation of GPIO34 SMT
		0: Keep 1: SET bits
GPIO33	GPIO33 SMT	Bitwise SET operation of GPIO33 SMT
	_	0: Keep
		1: SET bits
GPIO32	GPIO32_SMT	Bitwise SET operation of GPIO32 SMT
		0: Keep 1: SET bits
	GPIO38  GPIO37  GPIO36  GPIO35  GPIO34  GPIO33	GPIO37         GPIO37_SMT           GPIO36         GPIO36_SMT           GPIO35         GPIO35_SMT           GPIO34         GPIO34_SMT           GPIO33         GPIO33_SMT

# A2020618 $\frac{\text{GPIO SMT1 C}}{\text{LR}}$ GPIO SMT Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_SMT1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_SMT	Bitwise CLR operation of GPIO48 SMT  0: Keep 1: CLR bits
15	GPIO47	GPIO47_SMT	<b>Bitwise CLR operation of GPIO47 SMT</b> 0: Keep 1: CLR bits
14	GPIO46	GPIO46_SMT	<b>Bitwise CLR operation of GPIO46 SMT</b> 0: Keep 1: CLR bits
13	GPIO45	GPIO45_SMT	<b>Bitwise CLR operation of GPIO45 SMT</b> 0: Keep 1: CLR bits
12	GPIO44	GPIO44_SMT	Bitwise CLR operation of GPIO44 SMT 0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
11	GPIO43	GPIO43_SMT	Bitwise CLR operation of GPIO43 SMT 0: Keep 1: CLR bits
10	GPIO42	GPIO42_SMT	Bitwise CLR operation of GPIO42 SMT 0: Keep 1: CLR bits
9	GPIO41	GPIO41_SMT	Bitwise CLR operation of GPIO41 SMT 0: Keep 1: CLR bits
8	GPIO40	GPIO40_SMT	Bitwise CLR operation of GPIO40 SMT  0: Keep  1: CLR bits
7	GPIO39	GPIO39_SMT	Bitwise CLR operation of GPIO39 SMT 0: Keep 1: CLR bits
6	GPIO38	GPIO38_SMT	Bitwise CLR operation of GPIO38 SMT 0: Keep 1: CLR bits
5	GPIO37	GPIO37_SMT	Bitwise CLR operation of GPIO37 SMT 0: Keep 1: CLR bits
4	GPIO36	GPIO36_SMT	Bitwise CLR operation of GPIO36 SMT 0: Keep 1: CLR bits
3	GPIO35	GPIO35_SMT	Bitwise CLR operation of GPIO35 SMT 0: Keep 1: CLR bits
2	GPIO34	GPIO34_SMT	Bitwise CLR operation of GPIO34 SMT 0: Keep 1: CLR bits
1	GPIO33	GPIO33_SMT	Bitwise CLR operation of GPIO33 SMT 0: Keep 1: CLR bits
0	GPIO32	GPIO32_SMT	Bitwise CLR operation of GPIO32 SMT 0: Keep 1: CLR bits

### A2020700 GPIO SRO GPIO SR Control

<b>FFFFFF</b>	ŀ
---------------	---

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO		_			_		-				GPI01	GPI01	GPI01	-
	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	<b>GPI01</b>	<b>GPI01</b>	<b>GPI01</b>	GPI01	<b>GPI01</b>	GPIO	<b>GPIO</b>	<b>GPIO</b>	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO1	<b>GPIO</b>
	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GPIUI	0
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

**Overview** Configures GPIO slew rate control

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_SR	SR for GPIO31
			O: Disable



Bit(s)	Mnemonic	Name	Description
0.0	CRIOSS	CDIOGO CD	1: Enable
30	GPIO30	GPIO30_SR	SR for GPIO30 0: Disable
			1: Enable
29	GPIO29	GPIO29_SR	SR for GPIO29
			0: Disable
00	CDIOOO	CDIO00 CD	1: Enable
28	GPIO28	GPIO28_SR	SR for GPIO28 0: Disable
			1: Enable
27	GPIO27	GPIO27_SR	SR for GPIO27
			0: Disable
26	GPIO26	GPIO26_SR	1: Enable SR for GPIO26
20	GP1U20	GP1020_SK	0: Disable
			1: Enable
25	GPIO25	GPIO25_SR	SR for GPIO25
			0: Disable 1: Enable
24	GPIO24	GPIO24_SR	SR for GPIO24
~ 1	arioni	d11021_510	0: Disable
			1: Enable
23	GPIO23	GPIO23_SR	SR for GPIO23
			0: Disable 1: Enable
22	GPIO22	GPIO22_SR	SR for GPIO22
			0: Disable
			1: Enable
21	GPIO21	GPIO21_SR	SR for GPIO21 0: Disable
			1: Enable
20	GPIO20	GPIO20_SR	SR for GPIO20
			0: Disable
10	CDIO10	CDIO10 CD	1: Enable SR for GPIO19
19	GPIO19	GPIO19_SR	0: Disable
			1: Enable
18	GPIO18	GPIO18_SR	SR for GPIO18
			0: Disable 1: Enable
17	GPIO17	GPIO17_SR	SR for GPIO17
1,	J. 1011	22 1011 _01V	0: Disable
			1: Enable
16	GPIO16	GPIO16_SR	SR for GPIO16
			0: Disable 1: Enable
15	GPIO15	GPIO15_SR	SR for GPIO15
		_	0: Disable
		an-a a-	1: Enable
14	GPIO14	GPIO14_SR	SR for GPIO14 0: Disable
			0: Disable 1: Enable
13	GPIO13	GPIO13_SR	SR for GPIO13
			0: Disable



Bit(s)	Mnemonic	Name	Description
			1: Enable
12	GPIO12	GPIO12_SR	SR for GPIO12
			0: Disable
11	CDIO11	CDIO11 CD	1: Enable
11	GPIO11	GPIO11_SR	SR for GPIO11 0: Disable
			1: Enable
10	GPIO10	GPIO10_SR	SR for GPIO10
			0: Disable
•	anto.	antos an	1: Enable
9	GPIO9	GPIO9_SR	SR for GPIO9 0: Disable
			1: Enable
8	GPI08	GPIO8_SR	SR for GPIO8
			0: Disable
			1: Enable
7	GPIO7	GPIO7_SR	SR for GPIO7
			0: Disable 1: Enable
6	GPIO6	GPIO6 SR	SR for GPIO6
			0: Disable
			1: Enable
5	GPIO5	GPIO5_SR	SR for GPIO5
			0: Disable 1: Enable
4	GPIO4	GPIO4_SR	SR for GPIO4
•	ur ro r	di 10 1_510	0: Disable
			1: Enable
3	GPIO3	GPIO3_SR	SR for GPIO3
			0: Disable 1: Enable
2	GPIO2	GPIO2_SR	SR for GPIO2
~	di loz	di 102_5k	0: Disable
			1: Enable
1	GPIO1	GPIO1_SR	SR for GPIO1
			0: Disable
0	CDIOO	CDIOO CD	1: Enable
0	GPI00	GPIO0_SR	SR for GPIOO  0: Disable
			1: Enable

# A2020704 $\frac{GPIO SR0 SE}{T}$ GPIO SR Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPIO1	GPIO 0
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





**Overview** For bitwise access of GPIO\_SR0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_SR	Bitwise SET operation of GPIO31 SR 0: Keep 1: SET bits
30	GPIO30	GPIO30_SR	<b>Bitwise SET operation of GPIO30 SR</b> 0: Keep 1: SET bits
29	GPIO29	GPIO29_SR	<b>Bitwise SET operation of GPIO29 SR</b> 0: Keep 1: SET bits
28	GPIO28	GPIO28_SR	<b>Bitwise SET operation of GPIO28 SR</b> 0: Keep 1: SET bits
27	GPIO27	GPIO27_SR	Bitwise SET operation of GPIO27 SR  0: Keep  1: SET bits
26	GPIO26	GPIO26_SR	Bitwise SET operation of GPIO26 SR  0: Keep  1: SET bits
25	GPIO25	GPIO25_SR	Bitwise SET operation of GPIO25 SR  0: Keep 1: SET bits
24	GPIO24	GPIO24_SR	Bitwise SET operation of GPIO24 SR  0: Keep  1: SET bits
23	GPIO23	GPIO23_SR	Bitwise SET operation of GPIO23 SR  0: Keep  1: SET bits
22	GPIO22	GPIO22_SR	Bitwise SET operation of GPIO22 SR  0: Keep  1: SET bits
21	GPIO21	GPIO21_SR	<b>Bitwise SET operation of GPIO21 SR</b> 0: Keep 1: SET bits
20	GPIO20	GPIO20_SR	<b>Bitwise SET operation of GPIO20 SR</b> 0: Keep 1: SET bits
19	GPIO19	GPIO19_SR	<b>Bitwise SET operation of GPIO19 SR</b> 0: Keep 1: SET bits
18	GPIO18	GPIO18_SR	Bitwise SET operation of GPIO18 SR  0: Keep  1: SET bits
17	GPIO17	GPIO17_SR	<b>Bitwise SET operation of GPIO17 SR</b> 0: Keep 1: SET bits
16	GPIO16	GPIO16_SR	<b>Bitwise SET operation of GPIO16 SR</b> 0: Keep 1: SET bits
15	GPIO15	GPIO15_SR	Bitwise SET operation of GPIO15 SR  0: Keep 1: SET bits
14	GPIO14	GPIO14_SR	Bitwise SET operation of GPIO14 SR



Bit(s)	Mnemonic	Name	Description
			0: Keep 1: SET bits
13	GPIO13	GPIO13_SR	Bitwise SET operation of GPIO13 SR
13	GF1013	GF1013_SK	0: Keep
			1: SET bits
12	GPIO12	GPIO12_SR	Bitwise SET operation of GPIO12 SR
			0: Keep 1: SET bits
11	GPIO11	GPIO11_SR	Bitwise SET operation of GPIO11 SR
			0: Keep 1: SET bits
10	GPIO10	GPIO10_SR	Bitwise SET operation of GPIO10 SR
			0: Keep 1: SET bits
9	GPIO9	GPIO9_SR	Bitwise SET operation of GPIO9 SR
			0: Keep 1: SET bits
8	GPIO8	GPIO8_SR	Bitwise SET operation of GPIO8 SR
			0: Keep 1: SET bits
7	GPIO7	GPIO7_SR	Bitwise SET operation of GPIO7 SR
			0: Keep 1: SET bits
6	GPIO6	GPIO6_SR	Bitwise SET operation of GPIO6 SR
			0: Keep 1: SET bits
5	GPIO5	GPIO5_SR	Bitwise SET operation of GPIO5 SR
			0: Keep 1: SET bits
4	GPIO4	GPIO4_SR	Bitwise SET operation of GPIO4 SR
			0: Keep 1: SET bits
3	GPIO3	GPIO3_SR	Bitwise SET operation of GPIO3 SR
			0: Keep 1: SET bits
2	GPIO2	GPIO2_SR	Bitwise SET operation of GPIO2 SR
			0: Keep 1: SET bits
1	GPIO1	GPIO1_SR	Bitwise SET operation of GPIO1 SR
			0: Keep 1: SET bits
0	<b>GPIOO</b>	GPIO0_SR	Bitwise SET operation of GPIO0 SR
			0: Keep 1: SET bits

# A2020708 $\frac{GPIO\ SR0\ CL}{R}$ GPIO SR Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1	GPIO1	GPIO1	GPIO 16
Туре		WO	WO	WO	WO	WO										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



Name	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPI01	GPIO 0
Type	WO          WO	WO	WO	WO	WO	WO	WO	WO	WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_SR0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_SR	Bitwise CLR operation of GPIO31 SR  0: Keep 1: CLR bits
30	GPIO30	GPIO30_SR	Bitwise CLR operation of GPIO30 SR 0: Keep 1: CLR bits
29	GPIO29	GPIO29_SR	Bitwise CLR operation of GPIO29 SR 0: Keep 1: CLR bits
28	GPIO28	GPIO28_SR	Bitwise CLR operation of GPIO28 SR 0: Keep 1: CLR bits
27	GPIO27	GPIO27_SR	<b>Bitwise CLR operation of GPIO27 SR</b> 0: Keep 1: CLR bits
26	GPIO26	GPIO26_SR	Bitwise CLR operation of GPIO26 SR  0: Keep  1: CLR bits
25	GPIO25	GPIO25_SR	Bitwise CLR operation of GPIO25 SR  0: Keep  1: CLR bits
24	GPIO24	GPIO24_SR	Bitwise CLR operation of GPIO24 SR 0: Keep 1: CLR bits
23	GPIO23	GPIO23_SR	Bitwise CLR operation of GPIO23 SR 0: Keep 1: CLR bits
22	GPIO22	GPIO22_SR	<b>Bitwise CLR operation of GPIO22 SR</b> 0: Keep 1: CLR bits
21	GPIO21	GPIO21_SR	<b>Bitwise CLR operation of GPIO21 SR</b> 0: Keep 1: CLR bits
20	GPIO20	GPIO20_SR	<b>Bitwise CLR operation of GPIO20 SR</b> 0: Keep 1: CLR bits
19	GPIO19	GPIO19_SR	<b>Bitwise CLR operation of GPIO19 SR</b> 0: Keep 1: CLR bits
18	GPIO18	GPIO18_SR	Bitwise CLR operation of GPIO18 SR 0: Keep 1: CLR bits
17	GPIO17	GPIO17_SR	Bitwise CLR operation of GPIO17 SR  0: Keep  1: CLR bits
16	GPIO16	GPIO16_SR	<b>Bitwise CLR operation of GPIO16 SR</b> 0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
15	GPIO15	GPIO15_SR	Bitwise CLR operation of GPIO15 SR  0: Keep 1: CLR bits
14	GPIO14	GPIO14_SR	Bitwise CLR operation of GPIO14 SR 0: Keep 1: CLR bits
13	GPIO13	GPIO13_SR	Bitwise CLR operation of GPIO13 SR 0: Keep 1: CLR bits
12	GPIO12	GPIO12_SR	Bitwise CLR operation of GPIO12 SR 0: Keep 1: CLR bits
11	GPIO11	GPIO11_SR	Bitwise CLR operation of GPIO11 SR 0: Keep 1: CLR bits
10	GPIO10	GPIO10_SR	Bitwise CLR operation of GPIO10 SR  0: Keep 1: CLR bits
9	GPIO9	GPIO9_SR	Bitwise CLR operation of GPIO9 SR  0: Keep 1: CLR bits
8	GPIO8	GPIO8_SR	Bitwise CLR operation of GPIO8 SR 0: Keep 1: CLR bits
7	GPIO7	GPIO7_SR	Bitwise CLR operation of GPIO7 SR 0: Keep 1: CLR bits
6	GPIO6	GPIO6_SR	Bitwise CLR operation of GPIO6 SR 0: Keep 1: CLR bits
5	GPIO5	GPIO5_SR	Bitwise CLR operation of GPIO5 SR  0: Keep 1: CLR bits
4	GPIO4	GPIO4_SR	Bitwise CLR operation of GPIO4 SR 0: Keep 1: CLR bits
3	GPIO3	GPIO3_SR	Bitwise CLR operation of GPIO3 SR 0: Keep 1: CLR bits
2	GPIO2	GPIO2_SR	Bitwise CLR operation of GPIO2 SR 0: Keep 1: CLR bits
1	GPIO1	GPIO1_SR	Bitwise CLR operation of GPIO1 SR  0: Keep 1: CLR bits
0	GPI00	GPIO0_SR	Bitwise CLR operation of GPIOO SR  0: Keep 1: CLR bits

A20207	GPIO	GPIO SR Control 000									0007	FFFF				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48



Type																RW
Reset																1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	<b>GPIO</b>	GPIO	<b>GPIO</b>	<b>GPIO</b>	GPIO	<b>GPIO</b>	GPIO	<b>GPIO</b>							
	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

**Overview** Configures GPIO slew rate control

16   GPIO48   GPIO48_SR	Bit(s)	Mnemonic	Name	Description
O. Disable   1: Enable   1:				<del>-</del>
SPIO47	10		0.1010_DIV	0: Disable
O: Disable   1: Enable   1:				
1: Enable	15	GPIO47	GPIO47_SR	
O: Disable   Parable   P				1: Enable
1: Enable	14	GPIO46	GPIO46_SR	
0: Disable   1: Enable   1:				
1: Enable	13	GPIO45	GPIO45_SR	
O: Disable 1: Enable				
1: Enable   1: E	12	GPIO44	GPIO44_SR	SR for GPIO44
0: Disable   1: Enable   1:				
1: Enable	11	GPIO43	GPIO43_SR	SR for GPIO43
10   GPIO42   GPIO42_SR   SR for GPIO42   O: Disable   1: Enable     9				
0: Disable   1: Enable   1:	10	CDIO49	CDIO42 SD	
1: Enable	10	GI 1042	GI 1042_3R	
0: Disable 1: Enable  8				
1: Enable  8	9	GPIO41	GPIO41_SR	
O: Disable   1: Enable   1:				
1: Enable  7	8	GPIO40	GPIO40_SR	
0: Disable 1: Enable 6				
1: Enable 6	7	GPIO39	GPIO39_SR	
0: Disable 1: Enable  5				
1: Enable  5	6	GPIO38	GPIO38_SR	SR for GPIO38
0: Disable 1: Enable 4				
1: Enable  4	5	GPIO37	GPIO37_SR	SR for GPIO37
0: Disable 1: Enable 3				
1: Enable  3	4	GPIO36	GPIO36_SR	SR for GPIO36
0: Disable 1: Enable 2 GPIO34 GPIO34_SR SR for GPIO34 0: Disable				
1: Enable 2 GPIO34 GPIO34_SR SR for GPIO34 0: Disable	3	GPIO35	GPIO35_SR	SR for GPIO35
0: Disable				
	2	GPIO34	GPIO34_SR	SR for GPIO34



Bit(s)	Mnemonic	Name	Description
1	GPIO33	GPIO33_SR	SR for GPIO33 0: Disable 1: Enable
0	GPIO32	GPIO32_SR	SR for GPIO32 0: Disable 1: Enable

# A2020714 GPIO SR1 SE GPIO SR Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_SR1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_SR	Bitwise SET operation of GPIO48 SR 0: Keep 1: SET bits
15	GPIO47	GPIO47_SR	Bitwise SET operation of GPIO47 SR 0: Keep 1: SET bits
14	GPIO46	GPIO46_SR	Bitwise SET operation of GPIO46 SR 0: Keep 1: SET bits
13	GPIO45	GPIO45_SR	Bitwise SET operation of GPIO45 SR 0: Keep 1: SET bits
12	GPIO44	GPIO44_SR	Bitwise SET operation of GPIO44 SR 0: Keep 1: SET bits
11	GPIO43	GPIO43_SR	<b>Bitwise SET operation of GPIO43 SR</b> 0: Keep 1: SET bits
10	GPIO42	GPIO42_SR	<b>Bitwise SET operation of GPIO42 SR</b> 0: Keep 1: SET bits
9	GPIO41	GPIO41_SR	<b>Bitwise SET operation of GPIO41 SR</b> 0: Keep 1: SET bits
8	GPIO40	GPIO40_SR	<b>Bitwise SET operation of GPIO40 SR</b> 0: Keep 1: SET bits
7	GPIO39	GPIO39_SR	Bitwise SET operation of GPIO39 SR 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
6	GPIO38	GPIO38_SR	Bitwise SET operation of GPIO38 SR 0: Keep 1: SET bits
5	GPIO37	GPIO37_SR	Bitwise SET operation of GPIO37 SR 0: Keep 1: SET bits
4	GPIO36	GPIO36_SR	Bitwise SET operation of GPIO36 SR 0: Keep 1: SET bits
3	GPIO35	GPIO35_SR	Bitwise SET operation of GPIO35 SR 0: Keep 1: SET bits
2	GPIO34	GPIO34_SR	Bitwise SET operation of GPIO34 SR 0: Keep 1: SET bits
1	GPIO33	GPIO33_SR	Bitwise SET operation of GPIO33 SR 0: Keep 1: SET bits
0	GPIO32	GPIO32_SR	Bitwise SET operation of GPIO32 SR 0: Keep 1: SET bits

# A2020718 $\frac{\text{GPIO SR1 CL}}{R}$ GPIO SR Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>
Manie	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Туре	<b>47</b> WO	<b>46</b> WO												<b>34</b> WO	<b>33</b> WO	

**Overview** For bitwise access of GPIO\_SR1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_SR	Bitwise CLR operation of GPIO48 SR 0: Keep 1: CLR bits
15	GPIO47	GPIO47_SR	Bitwise CLR operation of GPIO47 SR 0: Keep 1: CLR bits
14	GPIO46	GPIO46_SR	Bitwise CLR operation of GPIO46 SR 0: Keep 1: CLR bits
13	GPIO45	GPIO45_SR	Bitwise CLR operation of GPIO45 SR 0: Keep 1: CLR bits
12	GPIO44	GPIO44_SR	Bitwise CLR operation of GPIO44 SR 0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
11	GPIO43	GPIO43_SR	Bitwise CLR operation of GPIO43 SR 0: Keep 1: CLR bits
10	GPIO42	GPIO42_SR	Bitwise CLR operation of GPIO42 SR 0: Keep 1: CLR bits
9	GPIO41	GPIO41_SR	Bitwise CLR operation of GPIO41 SR 0: Keep 1: CLR bits
8	GPIO40	GPIO40_SR	Bitwise CLR operation of GPIO40 SR 0: Keep 1: CLR bits
7	GPIO39	GPIO39_SR	Bitwise CLR operation of GPIO39 SR 0: Keep 1: CLR bits
6	GPIO38	GPIO38_SR	Bitwise CLR operation of GPIO38 SR 0: Keep 1: CLR bits
5	GPIO37	GPIO37_SR	Bitwise CLR operation of GPIO37 SR 0: Keep 1: CLR bits
4	GPIO36	GPIO36_SR	Bitwise CLR operation of GPIO36 SR 0: Keep 1: CLR bits
3	GPIO35	GPIO35_SR	<b>Bitwise CLR operation of GPIO35 SR</b> 0: Keep 1: CLR bits
2	GPIO34	GPIO34_SR	Bitwise CLR operation of GPIO34 SR 0: Keep 1: CLR bits
1	GPIO33	GPIO33_SR	Bitwise CLR operation of GPIO33 SR 0: Keep 1: CLR bits
0	GPIO32	GPIO32_SR	Bitwise CLR operation of GPIO32 SR 0: Keep 1: CLR bits

### A2020800 GPIO DRV0 GPIO DRV Control

(	)()	0	0	0	0	0	(

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	015	GPI	014	GPI	013	GPI	012	GPI	011	GPI	010	GP	IO9	GP	801
Type	R	W	R	W	R	W	R	W	R	W	R	W	R	W	R	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GP.	IO7	GP	106	GP	IO5	GP	<b>IO4</b>	GP	103	GP	IO2	GP	IO1	GP	100
Type	R	W	R	W	R	W	R	W	R	W	R	W	R	W	R	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO driving control

Bit(s) Mnemonic	Name	Description
31:30 <b>GPIO15</b>	GPIO15_DRV	GPIO15 driving control
29:28 <b>GPIO14</b>	GPIO14_DRV	GPIO14 driving control
27:26 <b>GPIO13</b>	GPIO13_DRV	GPIO13 driving control



Bit(s)	Mnemonic	Name	Description
25:24	GPIO12	GPIO12_DRV	GPIO12 driving control
23:22	GPIO11	GPIO11_DRV	GPIO11 driving control
21:20	GPIO10	GPIO10_DRV	GPIO10 driving control
19:18	GPIO9	GPIO9_DRV	GPIO9 driving control
17:16	GPIO8	GPIO8_DRV	GPIO8 driving control
15:14	GPIO7	GPIO7_DRV	GPIO7 driving control
13:12	GPIO6	GPIO6_DRV	GPIO6 driving control
11:10	GPIO5	GPIO5_DRV	GPIO5 driving control
9:8	GPIO4	GPIO4_DRV	GPIO4 driving control
7:6	GPIO3	GPIO3_DRV	GPIO3 driving control
5:4	GPIO2	GPIO2_DRV	GPIO2 driving control
3:2	GPIO1	GPIO1_DRV	GPIO1 driving control
1:0	GPI00	GPIO0_DRV	GPIO0 driving control

# A2020804 GPIO DRVO S ET GPIO DRV Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	O15	GPI	014	GPI	013	GPI	012	GPI	011	GPI	010	GP	IO9	GP	[08
Type	W	Ю	W	Ю	W	/O	W	Ю	W	O.	W	/O	W	/O	W	O'
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GP	<b>IO7</b>	GP	106	GP	IO5	GP	<b>IO4</b>	GP	[03	GP	IO2	GP	IO1	GP	00
Type	W	Ю	W	Ю	W	/O	W	Ю	W	O.	W	/O	W	/O	W	O'
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_DRV0

Bit(s)	Mnemonic	Name	Description
	GPIO15	GPIO15_DRV	Bitwise SET operation of GPIO15_DRV
			0: Keep 1: SET bits
29:28	GPIO14	GPIO14_DRV	Bitwise SET operation of GPIO14_DRV
			0: Keep 1: SET bits
27:26	GPIO13	GPIO13_DRV	Bitwise SET operation of GPIO13_DRV
			0: Keep 1: SET bits
25:24	GPIO12	GPIO12_DRV	Bitwise SET operation of GPIO12_DRV
			0: Keep 1: SET bits
23:22	GPIO11	GPIO11_DRV	Bitwise SET operation of GPIO11_DRV
			0: Keep 1: SET bits
21:20	GPIO10	GPIO10_DRV	Bitwise SET operation of GPIO10_DRV
			0: Keep 1: SET bits
19:18	GPIO9	GPIO9_DRV	Bitwise SET operation of GPIO9_DRV
			0: Keep 1: SET bits
17:16	GPIO8	GPIO8_DRV	Bitwise SET operation of GPIO8_DRV
			0: Keep



Bit(s)	Mnemonic	Name	Description
			1: SET bits
15:14	GPIO7	GPIO7_DRV	Bitwise SET operation of GPIO7_DRV
			0: Keep 1: SET bits
13:12	GPIO6	GPIO6_DRV	Bitwise SET operation of GPIO6_DRV
			0: Keep 1: SET bits
11:10	GPIO5	GPIO5_DRV	Bitwise SET operation of GPIO5_DRV
			0: Keep 1: SET bits
9:8	GPIO4	GPIO4_DRV	Bitwise SET operation of GPIO4_DRV
			0: Keep 1: SET bits
7:6	GPIO3	GPIO3_DRV	Bitwise SET operation of GPIO3_DRV
			0: Keep 1: SET bits
5:4	GPIO2	GPIO2_DRV	Bitwise SET operation of GPIO2_DRV
			0: Keep 1: SET bits
3:2	GPIO1	GPIO1_DRV	Bitwise SET operation of GPIO1_DRV
			0: Keep 1: SET bits
1:0	<b>GPIOO</b>	GPIO0_DRV	Bitwise SET operation of GPIOO_DRV
			0: Keep 1: SET bits

# A2020808 GPIO DRVO C LR GPIO DRV Control

# 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	015	GPI	014	GPI	013	GPI	012	GPI	011	GPI	010	GP	IO9	GP	[08
Type	W	Ю	W	O.	W	/O	W	O.	W	O	W	/O	W	/O	W	O'
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GP:	IO7	GP	106	GP	IO5	GP	[04	GP	<b>IO3</b>	GP	IO2	GP	IO1	GP	00
Type	W	O.	W	O.	W	Ю	W	O.	W	O.	W	/O	W	/O	W	O O
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_DRV0

Bit(s)	Mnemonic	Name	Description
31:30	GPIO15	GPIO15_DRV	Bitwise CLR operation of GPIO15_DRV  0: Keep 1: CLR bits
29:28	GPIO14	GPIO14_DRV	Bitwise CLR operation of GPIO14_DRV 0: Keep 1: CLR bits
27:26	GPIO13	GPIO13_DRV	Bitwise CLR operation of GPIO13_DRV 0: Keep 1: CLR bits
25:24	GPIO12	GPIO12_DRV	Bitwise CLR operation of GPIO12_DRV 0: Keep 1: CLR bits
23:22	GPIO11	GPIO11_DRV	Bitwise CLR operation of GPIO11_DRV



Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
21:20	GPIO10	GPIO10_DRV	Bitwise CLR operation of GPIO10_DRV
			0: Keep 1: CLR bits
19:18	GPIO9	GPIO9_DRV	Bitwise CLR operation of GPIO9_DRV
			0: Keep 1: CLR bits
17:16	GPIO8	GPIO8_DRV	Bitwise CLR operation of GPIO8_DRV
			0: Keep 1: CLR bits
15:14	GPIO7	GPIO7_DRV	Bitwise CLR operation of GPIO7_DRV
			0: Keep 1: CLR bits
13:12	GPIO6	GPIO6_DRV	Bitwise CLR operation of GPIO6_DRV
			0: Keep 1: CLR bits
11:10	GPIO5	GPIO5_DRV	Bitwise CLR operation of GPIO5_DRV
			0: Keep 1: CLR bits
9:8	GPIO4	GPIO4_DRV	Bitwise CLR operation of GPIO4_DRV
			0: Keep 1: CLR bits
7:6	GPIO3	GPIO3 DRV	Bitwise CLR operation of GPIO3_DRV
			0: Keep
			1: CLR bits
5:4	GPIO2	GPIO2_DRV	Bitwise CLR operation of GPIO2_DRV
			0: Keep 1: CLR bits
3:2	GPIO1	GPIO1_DRV	Bitwise CLR operation of GPIO1_DRV
			0: Keep 1: CLR bits
1:0	GPI00	GPIO0_DRV	Bitwise CLR operation of GPIOO_DRV
			0: Keep 1: CLR bits

# A2020810 GPIO DRV1 GPIO DRV Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	031	GPI	030	GPI	029	GPI	028	GPI	027	GPI	026	GPI	O25	GPI	024
Type	R	W	R	W	R	W	R	W	R	W	R'	W	R	W	R'	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	<b>O23</b>	GPI	022	GPI	021	GPI	020	GPI	019	GPI	018	GPI	017	GPI	016
Type	R	W	R	W	R	W	R	W	R	W	R	W	R	W	R'	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO driving control

Bit(s)	Mnemonic	Name	Description
31:30	GPIO31	GPIO31_DRV	GPIO31 driving control
29:28	GPIO30	GPIO30_DRV	GPIO30 driving control
27:26	GPIO29	GPIO29_DRV	GPIO29 driving control
25:24	GPIO28	GPIO28_DRV	GPIO28 driving control



Bit(s)	Mnemonic	Name	Description
23:22	GPIO27	GPIO27_DRV	GPIO27 driving control
21:20	GPIO26	GPIO26_DRV	GPIO26 driving control
19:18	GPIO25	GPIO25_DRV	GPIO25 driving control
17:16	GPIO24	GPIO24_DRV	GPIO24 driving control
15:14	GPIO23	GPIO23_DRV	GPIO23 driving control
13:12	GPIO22	GPIO22_DRV	GPIO22 driving control
11:10	GPIO21	GPIO21_DRV	GPIO21 driving control
9:8	GPIO20	GPIO20_DRV	GPIO20 driving control
7:6	GPIO19	GPIO19_DRV	GPIO19 driving control
5:4	GPIO18	GPIO18_DRV	GPIO18 driving control
3:2	GPIO17	GPIO17_DRV	GPIO17 driving control
1:0	GPIO16	GPIO16_DRV	GPIO16 driving control

# A2020814 GPIO DRV1 S GPIO DRV Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	031	GPI	030	GPI	029	GPI	028	GPI	027	GPI	026	GPI	<b>O25</b>	GPI	024
Type	W	Ю	W	O	W	/O	W	O.	W	O	W	Ю	W	/O	W	O.
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	O23	GPI	022	GPI	[021	GPI	020	GPI	019	GPI	018	GPI	017	GPI	016
Type	W	Ю	W	O O	W	/O	W	O	W	<b>'</b> O	W	Ю	W	/O	W	O
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_DRV1

Bit(s)	Mnemonic	Name	Description
31:30	GPIO31	GPIO31_DRV	Bitwise SET operation of GPIO31_DRV 0: Keep 1: SET bits
29:28	GPIO30	GPIO30_DRV	Bitwise SET operation of GPIO30_DRV 0: Keep 1: SET bits
27:26	GPIO29	GPIO29_DRV	Bitwise SET operation of GPIO29_DRV 0: Keep 1: SET bits
25:24	GPIO28	GPIO28_DRV	Bitwise SET operation of GPIO28_DRV 0: Keep 1: SET bits
23:22	GPIO27	GPIO27_DRV	Bitwise SET operation of GPIO27_DRV 0: Keep 1: SET bits
21:20	GPIO26	GPIO26_DRV	Bitwise SET operation of GPIO26_DRV 0: Keep 1: SET bits
19:18	GPIO25	GPIO25_DRV	Bitwise SET operation of GPIO25_DRV 0: Keep 1: SET bits
17:16	GPIO24	GPIO24_DRV	Bitwise SET operation of GPIO24_DRV 0: Keep 1: SET bits





Bit(s)	Mnemonic	Name	Description
15:14	GPIO23	GPIO23_DRV	Bitwise SET operation of GPIO23_DRV 0: Keep 1: SET bits
13:12	GPIO22	GPIO22_DRV	Bitwise SET operation of GPIO22_DRV 0: Keep 1: SET bits
11:10	GPIO21	GPIO21_DRV	Bitwise SET operation of GPIO21_DRV 0: Keep 1: SET bits
9:8	GPIO20	GPIO20_DRV	Bitwise SET operation of GPIO20_DRV 0: Keep 1: SET bits
7:6	GPIO19	GPIO19_DRV	Bitwise SET operation of GPIO19_DRV 0: Keep 1: SET bits
5:4	GPIO18	GPIO18_DRV	Bitwise SET operation of GPIO18_DRV 0: Keep 1: SET bits
3:2	GPIO17	GPIO17_DRV	Bitwise SET operation of GPIO17_DRV  0: Keep 1: SET bits
1:0	GPIO16	GPIO16_DRV	Bitwise SET operation of GPIO16_DRV 0: Keep 1: SET bits

# A2020818 $\frac{\text{GPIO DRV1 C}}{\text{LR}}$ GPIO DRV Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	O31	GPI	030	GPI	029	GPI	028	GPI	027	GPI	026	GPI	<b>O25</b>	GPI	024
Type	W	Ю	W	Ю	W	/O	W	Ю	W	О	W	/O	W	/O	W	O.
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	O23	GPI	022	GPI	021	GPI	020	GPI	019	GPI	018	GPI	017	GPI	016
Type	W	Ю	W	Ю	W	/O	W	Ю	W	O	W	/O	W	/O	W	O.
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_DRV1

Bit(s)	Mnemonic	Name	Description
31:30	GPIO31	GPIO31_DRV	Bitwise CLR operation of GPIO31_DRV 0: Keep 1: CLR bits
29:28	GPIO30	GPIO30_DRV	Bitwise CLR operation of GPIO30_DRV 0: Keep 1: CLR bits
27:26	GPIO29	GPIO29_DRV	Bitwise CLR operation of GPIO29_DRV 0: Keep 1: CLR bits
25:24	GPIO28	GPIO28_DRV	Bitwise CLR operation of GPIO28_DRV 0: Keep 1: CLR bits
23:22	GPIO27	GPIO27_DRV	<b>Bitwise CLR operation of GPIO27_DRV</b> 0: Keep



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
21:20	GPIO26	GPIO26_DRV	Bitwise CLR operation of GPIO26_DRV
			0: Keep 1: CLR bits
19:18	GPIO25	GPIO25_DRV	Bitwise CLR operation of GPIO25_DRV
			0: Keep 1: CLR bits
17:16	GPIO24	GPIO24_DRV	Bitwise CLR operation of GPIO24_DRV
			0: Keep 1: CLR bits
15:14	GPIO23	GPIO23_DRV	Bitwise CLR operation of GPIO23_DRV
			0: Keep 1: CLR bits
13:12	GPIO22	GPIO22_DRV	Bitwise CLR operation of GPIO22_DRV
			0: Keep 1: CLR bits
11:10	GPIO21	GPIO21_DRV	Bitwise CLR operation of GPIO21_DRV
			0: Keep 1: CLR bits
9:8	GPIO20	GPIO20_DRV	Bitwise CLR operation of GPIO20_DRV
			0: Keep 1: CLR bits
7:6	GPIO19	GPIO19_DRV	Bitwise CLR operation of GPIO19_DRV
			0: Keep 1: CLR bits
5:4	GPIO18	GPIO18_DRV	Bitwise CLR operation of GPIO18_DRV
			0: Keep 1: CLR bits
3:2	GPIO17	GPIO17_DRV	Bitwise CLR operation of GPIO17_DRV
			0: Keep 1: CLR bits
1:0	GPIO16	GPIO16_DRV	Bitwise CLR operation of GPIO16_DRV
			0: Keep 1: CLR bits

### A2020820 GPIO DRV2 GPIO DRV Control

# 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	047	GPI	046	GPI	<b>O45</b>	GPI	044	GPI	043	GPI	042	GPI	041	GPI	040
Type	R	W	R	W	R	W	R	W	R	W	R'	W	R	W	R	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	<b>O39</b>	GPI	038	GPI	<b>O37</b>	GPI	O36	GPI	O35	GPI	034	GPI	<b>O33</b>	GPI	O32
Type	R	W	R	W	R	W	R	W	R	W	R'	W	R	W	R'	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO driving control

Bit(s)	Mnemonic	Name	Description
31:30	GPIO47	GPIO47_DRV	GPIO47 driving control
29:28	GPIO46	GPIO46_DRV	GPIO46 driving control
27:26	GPIO45	GPIO45_DRV	GPIO45 driving control
25:24	GPIO44	GPIO44_DRV	GPIO44 driving control



Bit(s)	Mnemonic	Name	Description
23:22	GPIO43	GPIO43_DRV	GPIO43 driving control
21:20	GPIO42	GPIO42_DRV	GPIO42 driving control
19:18	GPIO41	GPIO41_DRV	GPIO41 driving control
17:16	GPIO40	GPIO40_DRV	GPIO40 driving control
15:14	GPIO39	GPIO39_DRV	GPIO39 driving control
13:12	GPIO38	GPIO38_DRV	GPIO38 driving control
11:10	GPIO37	GPIO37_DRV	GPIO37 driving control
9:8	GPIO36	GPIO36_DRV	GPIO36 driving control
7:6	GPIO35	GPIO35_DRV	GPIO35 driving control
5:4	GPIO34	GPIO34_DRV	GPIO34 driving control
3:2	GPIO33	GPIO33_DRV	GPIO33 driving control
1:0	GPIO32	GPIO32_DRV	GPIO32 driving control

# A2020824 $\frac{GPIO DRV2 S}{ET}$ GPIO DRV Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	047	GPI	046	GPI	045	GPI	044	GPI	043	GPI	042	GPI	041	GPI	040
Type	W	O'	W	O.	W	/O	W	O.	W	O	W	Ю	W	/O	W	O.
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	039	GPI	038	GPI	037	GPI	O36	GPI	O35	GPI	<b>O34</b>	GPI	033	GPI	O32
Type	W	0	W	O	W	/O	W	O	W	<b>'</b> O	W	Ю	W	/O	W	O.
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_DRV2

Bit(s)	Mnemonic	Name	Description
31:30	GPIO47	GPIO47_DRV	Bitwise SET operation of GPIO47_DRV  0: Keep 1: SET bits
29:28	GPIO46	GPIO46_DRV	Bitwise SET operation of GPIO46_DRV 0: Keep 1: SET bits
27:26	GPIO45	GPIO45_DRV	Bitwise SET operation of GPIO45_DRV 0: Keep 1: SET bits
25:24	GPIO44	GPIO44_DRV	Bitwise SET operation of GPIO44_DRV 0: Keep 1: SET bits
23:22	GPIO43	GPIO43_DRV	Bitwise SET operation of GPIO43_DRV 0: Keep 1: SET bits
21:20	GPIO42	GPIO42_DRV	Bitwise SET operation of GPIO42_DRV 0: Keep 1: SET bits
19:18	GPIO41	GPIO41_DRV	Bitwise SET operation of GPIO41_DRV 0: Keep 1: SET bits
17:16	GPIO40	GPIO40_DRV	Bitwise SET operation of GPIO40_DRV 0: Keep 1: SET bits





Bit(s)	Mnemonic	Name	Description
15:14	GPIO39	GPIO39_DRV	Bitwise SET operation of GPIO39_DRV 0: Keep 1: SET bits
13:12	GPIO38	GPIO38_DRV	Bitwise SET operation of GPIO38_DRV 0: Keep 1: SET bits
11:10	GPIO37	GPIO37_DRV	Bitwise SET operation of GPIO37_DRV 0: Keep 1: SET bits
9:8	GPIO36	GPIO36_DRV	Bitwise SET operation of GPIO36_DRV 0: Keep 1: SET bits
7:6	GPIO35	GPIO35_DRV	Bitwise SET operation of GPIO35_DRV 0: Keep 1: SET bits
5:4	GPIO34	GPIO34_DRV	Bitwise SET operation of GPIO34_DRV 0: Keep 1: SET bits
3:2	GPIO33	GPIO33_DRV	Bitwise SET operation of GPIO33_DRV 0: Keep 1: SET bits
1:0	GPIO32	GPIO32_DRV	Bitwise SET operation of GPIO32_DRV 0: Keep 1: SET bits

# A2020828 $\frac{\text{GPIO DRV2 C}}{\text{LR}}$ GPIO DRV Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	047	GPI	046	GPI	<b>O45</b>	GPI	044	GPI	043	GPI	042	GPI	041	GPI	040
Type	W	Ю	W	Ю	W	/O	W	Ю	W	O.	W	/O	W	/O	W	O.
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	O39	GPI	038	GPI	037	GPI	O36	GPI	O35	GPI	034	GPI	033	GPI	O32
Type	W	Ю	W	Ю	W	/O	W	Ю	W	O.	W	/O	W	/O	W	O.
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_DRV2

Bit(s)	Mnemonic	Name	Description
31:30	GPIO47	GPIO47_DRV	Bitwise CLR operation of GPIO47_DRV 0: Keep 1: CLR bits
29:28	GPIO46	GPIO46_DRV	Bitwise CLR operation of GPIO46_DRV 0: Keep 1: CLR bits
27:26	GPIO45	GPIO45_DRV	Bitwise CLR operation of GPIO45_DRV 0: Keep 1: CLR bits
25:24	GPIO44	GPIO44_DRV	Bitwise CLR operation of GPIO44_DRV 0: Keep 1: CLR bits
23:22	GPIO43	GPIO43_DRV	<b>Bitwise CLR operation of GPIO43_DRV</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
-			1: CLR bits
21:20	GPIO42	GPIO42_DRV	Bitwise CLR operation of GPIO42_DRV
			0: Keep 1: CLR bits
19:18	GPIO41	GPIO41_DRV	Bitwise CLR operation of GPIO41_DRV
			0: Keep 1: CLR bits
17:16	GPIO40	GPIO40_DRV	Bitwise CLR operation of GPIO40_DRV
			0: Keep 1: CLR bits
15:14	GPIO39	GPIO39_DRV	Bitwise CLR operation of GPIO39_DRV
			0: Keep 1: CLR bits
13:12	GPIO38	GPIO38_DRV	Bitwise CLR operation of GPIO38_DRV
			0: Keep 1: CLR bits
11:10	GPIO37	GPIO37_DRV	Bitwise CLR operation of GPIO37_DRV
			0: Keep 1: CLR bits
9:8	GPIO36	GPIO36_DRV	Bitwise CLR operation of GPIO36_DRV
			0: Keep 1: CLR bits
7:6	GPIO35	GPIO35_DRV	Bitwise CLR operation of GPIO35_DRV
			0: Keep 1: CLR bits
5:4	GPIO34	GPIO34_DRV	Bitwise CLR operation of GPIO34_DRV
			0: Keep 1: CLR bits
3:2	GPIO33	GPIO33_DRV	Bitwise CLR operation of GPIO33_DRV
			0: Keep 1: CLR bits
1:0	GPIO32	GPIO32_DRV	Bitwise CLR operation of GPIO32_DRV
			0: Keep 1: CLR bits

### A2020830 GPIO DRV3 GPIO DRV Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										-		<del>-</del>		<del>-</del>	GPI	048
Type															R'	W
Reset															0	0

**Overview** Configures GPIO driving control

Bit(s)	Mnemonic	Name	Description
1:0	GPIO48	GPIO48_DRV	GPIO48 driving control

# A2020834 GPIO DRV3 S GPIO DRV Control

0000000



**ET** 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															GPI	048
Type															W	Ю
Reset															0	0

**Overview** For bitwise access of GPIO\_DRV3

Bit(s) Mnemonic	Name	Description
1:0 <b>GPIO48</b>	GPIO48_DRV	Bitwise SET operation of GPIO48_DRV 0: Keep 1: SET bits

### A2020838 GPIO DRV3 C I.R GPIO DRV Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															GPI	048
Type															W	O.
Reset															_	

**Overview** For bitwise access of GPIO\_DRV3

Bit(s) M	Inemonic	Name	Description
1:0 <b>G</b>	SPIO48	GPIO48_DRV	Bitwise CLR operation of GPIO48_DRV 0: Keep 1: CLR bits

#### A2020900 GPIO\_IESO GPIO IES Control

**FFFFFFF** 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Type	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 O	GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPIO1	GPIO 0
Type	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

**Overview** Configures GPIO input enabling control

Note that the **GPIO\_DIN** value is meaningless once **GPIO\_IES** is enabled.

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_IES	Input buffer for GPIO31_IES
			0: Disable
			1: Enable



Bit(s)	Mnemonic	Name	Description
30	GPIO30	GPIO30_IES	Input buffer for GPIO30_IES
30	GI 1030	GI 1000_IE3	0: Disable 1: Enable
29	GPIO29	GPIO29_IES	Input buffer for GPIO29_IES 0: Disable 1: Enable
28	GPIO28	GPIO28_IES	Input buffer for GPIO28_IES 0: Disable 1: Enable
27	GPIO27	GPIO27_IES	Input buffer for GPIO27_IES 0: Disable 1: Enable
26	GPIO26	GPIO26_IES	Input buffer for GPIO26_IES 0: Disable 1: Enable
25	GPIO25	GPIO25_IES	Input buffer for GPIO25_IES 0: Disable 1: Enable
24	GPIO24	GPIO24_IES	Input buffer for GPIO24_IES 0: Disable 1: Enable
23	GPIO23	GPIO23_IES	Input buffer for GPIO23_IES 0: Disable 1: Enable
22	GPIO22	GPIO22_IES	Input buffer for GPIO22_IES 0: Disable 1: Enable
21	GPIO21	GPIO21_IES	Input buffer for GPIO21_IES 0: Disable 1: Enable
20	GPIO20	GPIO20_IES	Input buffer for GPIO20_IES 0: Disable 1: Enable
19	GPIO19	GPIO19_IES	Input buffer for GPIO19_IES 0: Disable 1: Enable
18	GPIO18	GPIO18_IES	Input buffer for GPIO18_IES 0: Disable 1: Enable
17	GPIO17	GPIO17_IES	Input buffer for GPIO17_IES 0: Disable 1: Enable
16	GPIO16	GPIO16_IES	Input buffer for GPIO16_IES  0: Disable 1: Enable
15	GPIO15	GPIO15_IES	Input buffer for GPIO15_IES 0: Disable 1: Enable
14	GPIO14	GPIO14_IES	Input buffer for GPIO14_IES 0: Disable 1: Enable
13	GPIO13	GPIO13_IES	Input buffer for GPIO13_IES 0: Disable 1: Enable



Bit(s)	Mnemonic	Name	Description
12	GPIO12	GPIO12_IES	Input buffer for GPIO12_IES  0: Disable 1: Enable
11	GPIO11	GPIO11_IES	Input buffer for GPIO11_IES 0: Disable 1: Enable
10	GPIO10	GPIO10_IES	Input buffer for GPIO10_IES 0: Disable 1: Enable
9	GPIO9	GPIO9_IES	Input buffer for GPIO9_IES 0: Disable 1: Enable
8	GPIO8	GPIO8_IES	Input buffer for GPIO8_IES 0: Disable 1: Enable
7	GPIO7	GPIO7_IES	Input buffer for GPIO7_IES 0: Disable 1: Enable
6	GPIO6	GPIO6_IES	Input buffer for GPIO6_IES 0: Disable 1: Enable
5	GPIO5	GPIO5_IES	Input buffer for GPIO5_IES 0: Disable 1: Enable
4	GPIO4	GPIO4_IES	Input buffer for GPIO4_IES 0: Disable 1: Enable
3	GPIO3	GPIO3_IES	Input buffer for GPIO3_IES 0: Disable 1: Enable
2	GPIO2	GPIO2_IES	Input buffer for GPIO2_IES 0: Disable 1: Enable
1	GPIO1	GPIO1_IES	Input buffer for GPIO1_IES 0: Disable 1: Enable
0	GPIO0	GPIOO_IES	Input buffer for GPIOO_IES 0: Disable 1: Enable

# A2020904 $\frac{\text{GPIO IESO SE}}{T}$ GPIO IES Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			-	-	-	-	-	-	-	-	-	-	GPI01	GPI01	GPI01	-
Tullic	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	GPI01	GPI01	GPI01	GPI01	GPI01	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	GPIO	GPIO	<b>GPIO</b>	GPIO	GPIO	GPI01	GPIO
Name	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GPIUI	0
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_IESO



Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_IES	Bitwise SET operation of GPIO31 input buffer 0: Keep 1: SET bits
30	GPIO30	GPIO30_IES	<b>Bitwise SET operation of GPIO30 input buffer</b> 0: Keep 1: SET bits
29	GPIO29	GPIO29_IES	<b>Bitwise SET operation of GPIO29 input buffer</b> 0: Keep 1: SET bits
28	GPIO28	GPIO28_IES	<b>Bitwise SET operation of GPIO28 input buffer</b> 0: Keep 1: SET bits
27	GPIO27	GPIO27_IES	<b>Bitwise SET operation of GPIO27 input buffer</b> 0: Keep 1: SET bits
26	GPIO26	GPIO26_IES	<b>Bitwise SET operation of GPIO26 input buffer</b> 0: Keep 1: SET bits
25	GPIO25	GPIO25_IES	<b>Bitwise SET operation of GPIO25 input buffer</b> 0: Keep 1: SET bits
24	GPIO24	GPIO24_IES	<b>Bitwise SET operation of GPIO24 input buffer</b> 0: Keep 1: SET bits
23	GPIO23	GPIO23_IES	<b>Bitwise SET operation of GPIO23 input buffer</b> 0: Keep 1: SET bits
22	GPIO22	GPIO22_IES	<b>Bitwise SET operation of GPIO22 input buffer</b> 0: Keep 1: SET bits
21	GPIO21	GPIO21_IES	<b>Bitwise SET operation of GPIO21 input buffer</b> 0: Keep 1: SET bits
20	GPIO20	GPIO20_IES	<b>Bitwise SET operation of GPIO20 input buffer</b> 0: Keep 1: SET bits
19	GPIO19	GPIO19_IES	<b>Bitwise SET operation of GPIO19 input buffer</b> 0: Keep 1: SET bits
18	GPIO18	GPIO18_IES	<b>Bitwise SET operation of GPIO18 input buffer</b> 0: Keep 1: SET bits
17	GPIO17	GPIO17_IES	<b>Bitwise SET operation of GPIO17 input buffer</b> 0: Keep 1: SET bits
16	GPIO16	GPIO16_IES	<b>Bitwise SET operation of GPIO16 input buffer</b> 0: Keep 1: SET bits
15	GPIO15	GPIO15_IES	<b>Bitwise SET operation of GPIO15 input buffer</b> 0: Keep





Bit(s)	Mnemonic	Name	Description
			1: SET bits
14	GPIO14	GPIO14_IES	Bitwise SET operation of GPIO14 input buffer
			0: Keep 1: SET bits
13	GPIO13	GPIO13_IES	Bitwise SET operation of GPIO13 input buffer
			0: Keep 1: SET bits
12	GPIO12	GPIO12_IES	Bitwise SET operation of GPIO12 input buffer
			0: Keep 1: SET bits
11	GPIO11	GPIO11_IES	Bitwise SET operation of GPIO11 input buffer
			0: Keep 1: SET bits
10	GPIO10	GPIO10_IES	Bitwise SET operation of GPIO10 input buffer
			0: Keep 1: SET bits
9	GPIO9	GPIO9_IES	Bitwise SET operation of GPIO9 input buffer
			0: Keep 1: SET bits
8	GPIO8	GPIO8_IES	Bitwise SET operation of GPIO8 input buffer
			0: Keep
7	GPIO7	CDIO7 IES	1: SET bits  Pituise SET energtion of CDIO7 input buffer
,	GF107	GPIO7_IES	Bitwise SET operation of GPIO7 input buffer 0: Keep
			1: SET bits
6	GPIO6	GPIO6_IES	Bitwise SET operation of GPIO6 input buffer
			0: Keep 1: SET bits
5	GPIO5	GPIO5_IES	Bitwise SET operation of GPIO5 input buffer
			0: Keep 1: SET bits
4	GPIO4	GPIO4_IES	Bitwise SET operation of GPIO4 input buffer
		_	0: Keep
0	CDIOS	CDIO2 IEC	1: SET bits
3	GPIO3	GPIO3_IES	Bitwise SET operation of GPIO3 input buffer 0: Keep
			1: SET bits
2	GPIO2	GPIO2_IES	Bitwise SET operation of GPIO2 input buffer
			0: Keep 1: SET bits
1	GPIO1	GPIO1_IES	Bitwise SET operation of GPIO1 input buffer
			0: Keep 1: SET bits
0	<b>GPIOO</b>	GPIO0_IES	Bitwise SET operation of GPIO0 input buffer
			0: Keep 1: SET bits

## A2020908 GPIO IESO C GPIO IES Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Type	WO															



Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	GPI01	GPI01	GPI01	GPI01	GPI01	GPIO	GPI01	GPIO							
	1 15	4	- 34	I 7.			9		.,	h		4	- 34	1 %	1	
Туре	<b>15</b> WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO

**Overview** For bitwise access of GPIO\_IESO

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_IES	Bitwise CLR operation of GPIO31 input buffer  0: Keep 1: CLR bits
30	GPIO30	GPIO30_IES	<b>Bitwise CLR operation of GPIO30 input buffer</b> 0: Keep 1: CLR bits
29	GPIO29	GPIO29_IES	<b>Bitwise CLR operation of GPIO29 input buffer</b> 0: Keep 1: CLR bits
28	GPIO28	GPIO28_IES	Bitwise CLR operation of GPIO28 input buffer 0: Keep 1: CLR bits
27	GPIO27	GPIO27_IES	<b>Bitwise CLR operation of GPIO27 input buffer</b> 0: Keep 1: CLR bits
26	GPIO26	GPIO26_IES	<b>Bitwise CLR operation of GPIO26 input buffer</b> 0: Keep 1: CLR bits
25	GPIO25	GPIO25_IES	<b>Bitwise CLR operation of GPIO25 input buffer</b> 0: Keep 1: CLR bits
24	GPIO24	GPIO24_IES	Bitwise CLR operation of GPIO24 input buffer 0: Keep 1: CLR bits
23	GPIO23	GPIO23_IES	Bitwise CLR operation of GPIO23 input buffer 0: Keep 1: CLR bits
22	GPIO22	GPIO22_IES	Bitwise CLR operation of GPIO22 input buffer 0: Keep 1: CLR bits
21	GPIO21	GPIO21_IES	Bitwise CLR operation of GPIO21 input buffer 0: Keep 1: CLR bits
20	GPIO20	GPIO20_IES	Bitwise CLR operation of GPIO20 input buffer 0: Keep 1: CLR bits
19	GPIO19	GPIO19_IES	Bitwise CLR operation of GPIO19 input buffer 0: Keep 1: CLR bits
18	GPIO18	GPIO18_IES	Bitwise CLR operation of GPIO18 input buffer 0: Keep 1: CLR bits
17	GPIO17	GPIO17_IES	Bitwise CLR operation of GPIO17 input buffer



Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
16	GPIO16	GPIO16_IES	Bitwise CLR operation of GPIO16 input buffer
			0: Keep 1: CLR bits
15	GPIO15	GPIO15_IES	Bitwise CLR operation of GPIO15 input buffer
			0: Keep 1: CLR bits
14	GPIO14	GPIO14_IES	Bitwise CLR operation of GPIO14 input buffer
			0: Keep 1: CLR bits
13	GPIO13	GPIO13_IES	Bitwise CLR operation of GPIO13 input buffer
			0: Keep 1: CLR bits
12	GPIO12	GPIO12_IES	Bitwise CLR operation of GPIO12 input buffer
			0: Keep 1: CLR bits
11	GPIO11	GPIO11_IES	Bitwise CLR operation of GPIO11 input buffer
			0: Keep 1: CLR bits
10	GPIO10	GPIO10_IES	Bitwise CLR operation of GPIO10 input buffer
			0: Keep 1: CLR bits
9	GPIO9	GPIO9_IES	Bitwise CLR operation of GPIO9 input buffer
			0: Keep 1: CLR bits
8	GPIO8	GPIO8_IES	Bitwise CLR operation of GPIO8 input buffer
			0: Keep 1: CLR bits
7	GPIO7	GPIO7_IES	Bitwise CLR operation of GPIO7 input buffer
			0: Keep 1: CLR bits
6	GPIO6	GPIO6_IES	Bitwise CLR operation of GPIO6 input buffer
			0: Keep 1: CLR bits
5	GPIO5	GPIO5_IES	Bitwise CLR operation of GPIO5 input buffer
			0: Keep 1: CLR bits
4	GPIO4	GPIO4_IES	Bitwise CLR operation of GPIO4 input buffer
			0: Keep 1: CLR bits
3	GPIO3	GPIO3_IES	Bitwise CLR operation of GPIO3 input buffer
			0: Keep 1: CLR bits
2	GPIO2	GPIO2_IES	Bitwise CLR operation of GPIO2 input buffer
			0: Keep 1: CLR bits
1	GPIO1	GPIO1_IES	Bitwise CLR operation of GPIO1 input buffer
			0: Keep 1: CLR bits
0	GPI00	GPIOO_IES	Bitwise CLR operation of GPIO0 input buffer
			0: Keep 1: CLR bits



A20209	910	<u>GPIO</u>	<u>IES</u>	<u>1</u>	GPIO IES Control									0007FFFF			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																GPIO 48	
Type																RW	
Reset																1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32	
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

**Overview** Configures GPIO input enabling control

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_IES	Input buffer for GPIO48_IES 0: Disable 1: Enable
15	GPIO47	GPIO47_IES	Input buffer for GPIO47_IES  0: Disable 1: Enable
14	GPIO46	GPIO46_IES	Input buffer for GPIO46_IES 0: Disable 1: Enable
13	GPIO45	GPIO45_IES	Input buffer for GPIO45_IES 0: Disable 1: Enable
12	GPIO44	GPIO44_IES	Input buffer for GPIO44_IES 0: Disable 1: Enable
11	GPIO43	GPIO43_IES	Input buffer for GPIO43_IES 0: Disable 1: Enable
10	GPIO42	GPIO42_IES	Input buffer for GPIO42_IES 0: Disable 1: Enable
9	GPIO41	GPIO41_IES	Input buffer for GPIO41_IES 0: Disable 1: Enable
8	GPIO40	GPIO40_IES	Input buffer for GPIO40_IES 0: Disable 1: Enable
7	GPIO39	GPIO39_IES	Input buffer for GPIO39_IES 0: Disable 1: Enable
6	GPIO38	GPIO38_IES	Input buffer for GPIO38_IES 0: Disable 1: Enable
5	GPIO37	GPIO37_IES	Input buffer for GPIO37_IES 0: Disable 1: Enable
4	GPIO36	GPIO36_IES	Input buffer for GPIO36_IES



Bit(s)	Mnemonic	Name	Description
			0: Disable 1: Enable
3	GPIO35	GPIO35_IES	Input buffer for GPIO35_IES
			0: Disable 1: Enable
2	GPIO34	GPIO34_IES	Input buffer for GPIO34_IES
			0: Disable 1: Enable
1	GPIO33	GPIO33_IES	Input buffer for GPIO33_IES
			0: Disable 1: Enable
0	GPIO32	GPIO32_IES	Input buffer for GPIO32_IES
			0: Disable
			1: Enable

## A2020914 $\frac{GPIO \ IES1 \ SE}{T}$ GPIO IES Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_IES1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_IES	Bitwise SET operation of GPIO48 input buffer  0: Keep 1: SET bits
15	GPIO47	GPIO47_IES	Bitwise SET operation of GPIO47 input buffer  0: Keep 1: SET bits
14	GPIO46	GPIO46_IES	Bitwise SET operation of GPIO46 input buffer  0: Keep 1: SET bits
13	GPIO45	GPIO45_IES	Bitwise SET operation of GPIO45 input buffer 0: Keep 1: SET bits
12	GPIO44	GPIO44_IES	<b>Bitwise SET operation of GPIO44 input buffer</b> 0: Keep 1: SET bits
11	GPIO43	GPIO43_IES	<b>Bitwise SET operation of GPIO43 input buffer</b> 0: Keep 1: SET bits
10	GPIO42	GPIO42_IES	Bitwise SET operation of GPIO42 input buffer 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
9	GPIO41	GPIO41_IES	Bitwise SET operation of GPIO41 input buffer 0: Keep 1: SET bits
8	GPIO40	GPIO40_IES	Bitwise SET operation of GPIO40 input buffer 0: Keep 1: SET bits
7	GPIO39	GPIO39_IES	Bitwise SET operation of GPIO39 input buffer 0: Keep 1: SET bits
6	GPIO38	GPIO38_IES	Bitwise SET operation of GPIO38 input buffer 0: Keep 1: SET bits
5	GPIO37	GPIO37_IES	Bitwise SET operation of GPIO37 input buffer 0: Keep 1: SET bits
4	GPIO36	GPIO36_IES	Bitwise SET operation of GPIO36 input buffer 0: Keep 1: SET bits
3	GPIO35	GPIO35_IES	Bitwise SET operation of GPIO35 input buffer 0: Keep 1: SET bits
2	GPIO34	GPIO34_IES	Bitwise SET operation of GPIO34 input buffer 0: Keep 1: SET bits
1	GPIO33	GPIO33_IES	Bitwise SET operation of GPIO33 input buffer 0: Keep 1: SET bits
0	GPIO32	GPIO32_IES	Bitwise SET operation of GPIO32 input buffer 0: Keep 1: SET bits

### A2020918 GPIO IES1 CL GPIO IES Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Туре																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_IES1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_IES	Bitwise CLR operation of GPIO48 input buffer 0: Keep 1: CLR bits
15	GPIO47	GPIO47_IES	<b>Bitwise CLR operation of GPIO47 input buffer</b> 0: Keep



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
14	GPIO46	GPIO46_IES	Bitwise CLR operation of GPIO46 input buffer
			0: Keep 1: CLR bits
13	GPIO45	GPIO45_IES	Bitwise CLR operation of GPIO45 input buffer
10	d1 1040	di 1040_1L5	0: Keep
			1: CLR bits
12	GPIO44	GPIO44_IES	Bitwise CLR operation of GPIO44 input buffer
			0: Keep 1: CLR bits
11	GPIO43	GPIO43_IES	Bitwise CLR operation of GPIO43 input buffer
11	di 1043	di 1045_1L5	0: Keep
			1: CLR bits
10	GPIO42	GPIO42_IES	Bitwise CLR operation of GPIO42 input buffer
			0: Keep 1: CLR bits
9	GPIO41	GPIO41_IES	Bitwise CLR operation of GPIO41 input buffer
9	GI 1041	GI 1041_IE3	0: Keep
			1: CLR bits
8	GPIO40	GPIO40_IES	Bitwise CLR operation of GPIO40 input buffer
			0: Keep 1: CLR bits
7	GPIO39	GPIO39_IES	Bitwise CLR operation of GPIO39 input buffer
,	GI 1033	GI 1039_IE3	0: Keep
			1: CLR bits
6	GPIO38	GPIO38_IES	Bitwise CLR operation of GPIO38 input buffer
			0: Keep 1: CLR bits
5	GPIO37	GPIO37_IES	Bitwise CLR operation of GPIO37 input buffer
3	di 1037	di 1037_1L5	0: Keep
			1: CLR bits
4	GPIO36	GPIO36_IES	Bitwise CLR operation of GPIO36 input buffer
			0: Keep 1: CLR bits
3	GPIO35	GPIO35 IES	Bitwise CLR operation of GPIO35 input buffer
3	d1 1000	di 1000_ILD	0: Keep
			1: CLR bits
2	GPIO34	GPIO34_IES	Bitwise CLR operation of GPIO34 input buffer
			0: Keep 1: CLR bits
1	GPIO33	GPIO33_IES	Bitwise CLR operation of GPIO33 input buffer
1	41 1033	GI 1030_IES	0: Keep
			1: CLR bits
0	GPIO32	GPIO32_IES	Bitwise CLR operation of GPIO32 input buffer
			0: Keep
			1: CLR bits

### A2020A00 GPIO PUPD0 GPIO PUPD Control

#### **F9E0FBF0**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Type	RW															
Reset	1	1	1	1	1	0	0	1	1	1	1	0	0	0	0	0



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	GPI01	GPI01	GPI01	GPI01		GPIO	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>				
Name	15	4	3	2	1		9	8	7	6	5	4				
Type	RW	RW	RW	RW	RW		RW	RW	RW	RW	RW	RW				
Reset	1	1	1	1	1		1	1	1	1	1	1				

**Overview** Configures GPIO PUPD control

D***	3.7	N.T.	D
	Mnemonic		Description PVPP
31	GPIO31	GPIO31_PUPD	PUPD for GPIO31_PUPD  0: Disable
			1: Enable
30	GPIO30	GPIO30_PUPD	PUPD for GPIO30_PUPD
		<del>_</del>	0: Disable
			1: Enable
29	GPIO29	GPIO29_PUPD	PUPD for GPIO29_PUPD
			0: Disable 1: Enable
28	GPIO28	GPIO28_PUPD	PUPD for GPIO28_PUPD
20	GI 1028	GI 1028_I OI D	0: Disable
			1: Enable
27	GPIO27	GPIO27_PUPD	PUPD for GPIO27_PUPD
			0: Disable
			1: Enable
26	GPIO26	GPIO26_PUPD	PUPD for GPIO26_PUPD
			0: Disable 1: Enable
25	GPIO25	GPIO25_PUPD	PUPD for GPIO25_PUPD
20	<b>u</b> 11020	G1 1020_1 01 2	0: Disable
			1: Enable
24	GPIO24	GPIO24_PUPD	PUPD for GPIO24_PUPD
			0: Disable
00	CDIOGG	CDIO00 DUDD	1: Enable
23	GPIO23	GPIO23_PUPD	PUPD for GPIO23_PUPD  0: Disable
			1: Enable
22	GPIO22	GPIO22_PUPD	PUPD for GPIO22_PUPD
			0: Disable
			1: Enable
21	GPIO21	GPIO21_PUPD	PUPD for GPIO21_PUPD
			0: Disable 1: Enable
20	GPIO20	GPIO20_PUPD	PUPD for GPIO20_PUPD
	<b></b>		0: Disable
			1: Enable
19	GPIO19	GPIO19_PUPD	PUPD for GPIO19_PUPD
			0: Disable 1: Enable
18	GPIO18	CDIO18 DIIDO	
10	GL1019	GPIO18_PUPD	PUPD for GPIO18_PUPD  0: Disable
			1: Enable
17	GPIO17	GPIO17_PUPD	PUPD for GPIO17_PUPD
			0: Disable
	~~~	anzo	1: Enable
16	GPIO16	GPIO16_PUPD	PUPD for GPIO16_PUPD
			0: Disable



Bit(s)	Mnemonic	Name	Description
			1: Enable
15	GPIO15	GPIO15_PUPD	PUPD for GPIO15_PUPD
			0: Disable 1: Enable
14	GPIO14	GPIO14_PUPD	PUPD for GPIO14_PUPD
			0: Disable 1: Enable
13	GPIO13	GPIO13_PUPD	PUPD for GPIO13_PUPD
			0: Disable 1: Enable
12	GPIO12	GPIO12_PUPD	PUPD for GPIO12_PUPD
			0: Disable 1: Enable
11	GPIO11	GPIO11_PUPD	PUPD for GPIO11_PUPD
			0: Disable 1: Enable
9	GPIO9	GPIO9_PUPD	PUPD for GPIO9_PUPD
			0: Disable 1: Enable
8	GPIO8	GPIO8_PUPD	PUPD for GPIO8_PUPD
			0: Disable 1: Enable
7	GPIO7	GPIO7_PUPD	PUPD for GPIO7_PUPD
			0: Disable 1: Enable
6	GPIO6	GPIO6_PUPD	PUPD for GPIO6_PUPD
			0: Disable 1: Enable
5	GPIO5	GPIO5_PUPD	PUPD for GPIO5_PUPD
			0: Disable 1: Enable
4	GPIO4	GPIO4_PUPD	PUPD for GPIO4_PUPD
			0: Disable 1: Enable

## A2020A04 GPIO PUPDO GPIO PUPD Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO	-	-	GPIO	-	-	-	-	-	-	-	-			GPI01	
1141110	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	GPI01	GPI01	GPI01	GPI01		GPIO	<b>GPIO</b>	<b>GPIO</b>	GPIO	GPIO	<b>GPIO</b>				
	15	4	3	2	1		9	8	7	6	5	4				
Type	WO	WO	WO	WO	WO		WO	WO	WO	WO	WO	WO				
Reset	0	0	0	0	0		0	0	0	0	0	0				

**Overview** For bitwise access of GPIO\_PUPD0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_PUPD	Bitwise SET operation of GPIO31 PUPD
			0: Keep
			1: SET bits



Bit(s)	Mnemonic	Name	Description
30	GPIO30	GPIO30_PUPD	<b>Bitwise SET operation of GPIO30 PUPD</b> 0: Keep 1: SET bits
29	GPIO29	GPIO29_PUPD	<b>Bitwise SET operation of GPIO29 PUPD</b> 0: Keep 1: SET bits
28	GPIO28	GPIO28_PUPD	<b>Bitwise SET operation of GPIO28 PUPD</b> 0: Keep 1: SET bits
27	GPIO27	GPIO27_PUPD	<b>Bitwise SET operation of GPIO27 PUPD</b> 0: Keep 1: SET bits
26	GPIO26	GPIO26_PUPD	<b>Bitwise SET operation of GPIO26 PUPD</b> 0: Keep 1: SET bits
25	GPIO25	GPIO25_PUPD	<b>Bitwise SET operation of GPIO25 PUPD</b> 0: Keep 1: SET bits
24	GPIO24	GPIO24_PUPD	Bitwise SET operation of GPIO24 PUPD  0: Keep  1: SET bits
23	GPIO23	GPIO23_PUPD	<b>Bitwise SET operation of GPIO23 PUPD</b> 0: Keep 1: SET bits
22	GPIO22	GPIO22_PUPD	<b>Bitwise SET operation of GPIO22 PUPD</b> 0: Keep 1: SET bits
21	GPIO21	GPIO21_PUPD	<b>Bitwise SET operation of GPIO21 PUPD</b> 0: Keep 1: SET bits
20	GPIO20	GPIO20_PUPD	<b>Bitwise SET operation of GPIO20 PUPD</b> 0: Keep 1: SET bits
19	GPIO19	GPIO19_PUPD	<b>Bitwise SET operation of GPIO19 PUPD</b> 0: Keep 1: SET bits
18	GPIO18	GPIO18_PUPD	<b>Bitwise SET operation of GPIO18 PUPD</b> 0: Keep 1: SET bits
17	GPIO17	GPIO17_PUPD	Bitwise SET operation of GPIO17 PUPD  0: Keep 1: SET bits
16	GPIO16	GPIO16_PUPD	Bitwise SET operation of GPIO16 PUPD  0: Keep 1: SET bits
15	GPIO15	GPIO15_PUPD	Bitwise SET operation of GPIO15 PUPD  0: Keep 1: SET bits
14	GPIO14	GPIO14_PUPD	Bitwise SET operation of GPIO14 PUPD  0: Keep 1: SET bits
13	GPIO13	GPIO13_PUPD	Bitwise SET operation of GPIO13 PUPD  0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
12	GPIO12	GPIO12_PUPD	Bitwise SET operation of GPIO12 PUPD  0: Keep 1: SET bits
11	GPIO11	GPIO11_PUPD	Bitwise SET operation of GPIO11 PUPD 0: Keep 1: SET bits
9	GPIO9	GPIO9_PUPD	Bitwise SET operation of GPIO9 PUPD 0: Keep 1: SET bits
8	GPIO8	GPIO8_PUPD	<b>Bitwise SET operation of GPIO8 PUPD</b> 0: Keep 1: SET bits
7	GPIO7	GPIO7_PUPD	<b>Bitwise SET operation of GPIO7 PUPD</b> 0: Keep 1: SET bits
6	GPIO6	GPIO6_PUPD	<b>Bitwise SET operation of GPIO6 PUPD</b> 0: Keep 1: SET bits
5	GPIO5	GPIO5_PUPD	<b>Bitwise SET operation of GPIO5 PUPD</b> 0: Keep 1: SET bits
4	GPIO4	GPIO4_PUPD	<b>Bitwise SET operation of GPIO4 PUPD</b> 0: Keep 1: SET bits

# A2020A08 $\frac{GPIO\ PUPD0}{CLR}$ GPIO PUPD Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1	GPIO1 8	GPIO1	GPIO 16
Type	WO	WO	WO	WO	WO											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 15	GPIO1	GPI01	GPI01	GPI01		GPIO	GPIO 8	GPIO	GPIO 6	_	GPIO				
Туре	WO	WO	WO	WO	WO		WO	WO	WO	WO	WO	WO				
Reset	0	0	0	0	0		0	0	0	0	0	0				

**Overview** For bitwise access of GPIO\_PUPD0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_PUPD	Bitwise CLR operation of GPIO31 PUPD 0: Keep 1: CLR bits
30	GPIO30	GPIO30_PUPD	<b>Bitwise CLR operation of GPIO30 PUPD</b> 0: Keep 1: CLR bits
29	GPIO29	GPIO29_PUPD	<b>Bitwise CLR operation of GPIO29 PUPD</b> 0: Keep 1: CLR bits
28	GPIO28	GPIO28_PUPD	<b>Bitwise CLR operation of GPIO28 PUPD</b> 0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
27	GPIO27	GPIO27_PUPD	Bitwise CLR operation of GPIO27 PUPD
			0: Keep 1: CLR bits
26	GPIO26	GPIO26_PUPD	Bitwise CLR operation of GPIO26 PUPD
			0: Keep 1: CLR bits
25	GPIO25	GPIO25_PUPD	Bitwise CLR operation of GPIO25 PUPD  0: Keep  1: CLR bits
24	GPIO24	GPIO24_PUPD	Bitwise CLR operation of GPIO24 PUPD 0: Keep 1: CLR bits
23	GPIO23	GPIO23_PUPD	Bitwise CLR operation of GPIO23 PUPD 0: Keep 1: CLR bits
22	GPIO22	GPIO22_PUPD	<b>Bitwise CLR operation of GPIO22 PUPD</b> 0: Keep 1: CLR bits
21	GPIO21	GPIO21_PUPD	Bitwise CLR operation of GPIO21 PUPD 0: Keep 1: CLR bits
20	GPIO20	GPIO20_PUPD	Bitwise CLR operation of GPIO20 PUPD 0: Keep 1: CLR bits
19	GPIO19	GPIO19_PUPD	Bitwise CLR operation of GPIO19 PUPD 0: Keep 1: SET bits
18	GPIO18	GPIO18_PUPD	Bitwise CLR operation of GPIO18 PUPD 0: Keep 1: SET bits
17	GPIO17	GPIO17_PUPD	<b>Bitwise CLR operation of GPIO17 PUPD</b> 0: Keep 1: CLR bits
16	GPIO16	GPIO16_PUPD	<b>Bitwise CLR operation of GPIO16 PUPD</b> 0: Keep 1: SET bits
15	GPIO15	GPIO15_PUPD	<b>Bitwise CLR operation of GPIO15 PUPD</b> 0: Keep 1: SET bits
14	GPIO14	GPIO14_PUPD	<b>Bitwise CLR operation of GPIO14 PUPD</b> 0: Keep 1: CLR bits
13	GPIO13	GPIO13_PUPD	<b>Bitwise CLR operation of GPIO13 PUPD</b> 0: Keep 1: SET bits
12	GPIO12	GPIO12_PUPD	<b>Bitwise CLR operation of GPIO12 PUPD</b> 0: Keep 1: SET bits
11	GPIO11	GPIO11_PUPD	Bitwise CLR operation of GPIO11 PUPD 0: Keep 1: CLR bits
9	GPIO9	GPIO9_PUPD	Bitwise CLR operation of GPIO9 PUPD 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
8	GPIO8	GPIO8_PUPD	Bitwise CLR operation of GPIO8 PUPD
			0: Keep 1: SET bits
7	GPIO7	GPIO7_PUPD	Bitwise CLR operation of GPIO7 PUPD
			0: Keep 1: CLR bits
6	GPIO6	GPIO6_PUPD	Bitwise CLR operation of GPIO6 PUPD
			0: Keep 1: SET bits
5	GPIO5	GPIO5_PUPD	Bitwise CLR operation of GPIO5 PUPD
			0: Keep
			1: SET bits
4	GPIO4	GPIO4_PUPD	Bitwise CLR operation of GPIO4 PUPD
			0: Keep
			1: CLR bits

### A2020A10 GPIO PUPD1 GPIO PUPD Control

#### 0001FF77

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																RW
Reset																1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit Name		14 GPIO 46			11 GPIO 43		9 GPIO 41		7 GPIO 39	_	5 GPIO 37	4 GPIO 36	3 GPIO 35		1 GPIO 33	0 GPIO 32
	GPIO	GPIO	GPIO	GPIO		GPIO		GPIO	-	GPIO	_	_	-	GPIO		-

**Overview** Configures GPIO PUPD control

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_PUPD	PUPD for GPIO48 0: Disable 1: Enable
15	GPIO47	GPIO47_PUPD	PUPD for GPIO47 0: Disable 1: Enable
14	GPIO46	GPIO46_PUPD	PUPD for GPIO46 0: Disable 1: Enable
13	GPIO45	GPIO45_PUPD	PUPD for GPIO45 0: Disable 1: Enable
12	GPIO44	GPIO44_PUPD	PUPD for GPIO44 0: Disable 1: Enable
11	GPIO43	GPIO43_PUPD	PUPD for GPIO43 0: Disable 1: Enable
10	GPIO42	GPIO42_PUPD	PUPD for GPIO42 0: Disable 1: Enable
9	GPIO41	GPIO41_PUPD	PUPD for GPIO41 0: Disable



Bit(s)	Mnemonic	Name	Description
			1: Enable
8	GPIO40	GPIO40_PUPD	PUPD for GPIO40
			0: Disable
			1: Enable
7	GPIO39	GPIO39_PUPD	PUPD for GPIO39
			0: Disable 1: Enable
0	CDIOOO	CDIOGO DUDD	
6	GPIO38	GPIO38_PUPD	PUPD for GPIO38  0: Disable
			0: Disable 1: Enable
5	GPIO37	GPIO37_PUPD	PUPD for GPIO37
3	di 1037	GI 1037_I OI D	0: Disable
			1: Enable
4	GPIO36	GPIO36_PUPD	PUPD for GPIO36
			0: Disable
			1: Enable
3	GPIO35	GPIO35_PUPD	PUPD for GPIO35
			0: Disable
			1: Enable
2	GPIO34	GPIO34_PUPD	PUPD for GPIO34
			0: Disable 1: Enable
	CDIOOO	CDIOGG DUDD	
1	GPIO33	GPIO33_PUPD	PUPD for GPIO33 0: Disable
			0: Disable 1: Enable
0	GPIO32	GPIO32_PUPD	PUPD for GPIO32
Ū	G1 1002	αι 100 <i>ω</i> _1 01 <i>D</i>	0: Disable
			1: Enable

## A2020A14 GPIO PUPD1 GPIO PUPD Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO
Name																48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>GPIO</b>	GPIO	<b>GPIO</b>	GPIO	<b>GPIO</b>	GPIO	GPIO									
Name	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_PUPD1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_PUPD	Bitwise SET operation of GPIO48 PUPD  0: Keep  1: SET bits
15	GPIO47	GPIO47_PUPD	Bitwise SET operation of GPIO47 PUPD 0: Keep 1: SET bits
14	GPIO46	GPIO46_PUPD	<b>Bitwise SET operation of GPIO46 PUPD</b> 0: Keep 1: SET bits





Bit(s)	Mnemonic	Name	Description
13	GPIO45	GPIO45_PUPD	Bitwise SET operation of GPIO45 PUPD 0: Keep 1: SET bits
12	GPIO44	GPIO44_PUPD	Bitwise SET operation of GPIO44 PUPD 0: Keep 1: SET bits
11	GPIO43	GPIO43_PUPD	Bitwise SET operation of GPIO43 PUPD 0: Keep 1: SET bits
10	GPIO42	GPIO42_PUPD	Bitwise SET operation of GPIO42 PUPD 0: Keep 1: SET bits
9	GPIO41	GPIO41_PUPD	<b>Bitwise SET operation of GPIO41 PUPD</b> 0: Keep 1: SET bits
8	GPIO40	GPIO40_PUPD	<b>Bitwise SET operation of GPIO40 PUPD</b> 0: Keep 1: SET bits
7	GPIO39	GPIO39_PUPD	<b>Bitwise SET operation of GPIO39 PUPD</b> 0: Keep 1: SET bits
6	GPIO38	GPIO38_PUPD	<b>Bitwise SET operation of GPIO38 PUPD</b> 0: Keep 1: SET bits
5	GPIO37	GPIO37_PUPD	<b>Bitwise SET operation of GPIO37 PUPD</b> 0: Keep 1: SET bits
4	GPIO36	GPIO36_PUPD	<b>Bitwise SET operation of GPIO36 PUPD</b> 0: Keep 1: SET bits
3	GPIO35	GPIO35_PUPD	<b>Bitwise SET operation of GPIO35 PUPD</b> 0: Keep 1: SET bits
2	GPIO34	GPIO34_PUPD	Bitwise SET operation of GPIO34 PUPD 0: Keep 1: SET bits
1	GPIO33	GPIO33_PUPD	Bitwise SET operation of GPIO33 PUPD  0: Keep 1: SET bits
0	GPIO32	GPIO32_PUPD	Bitwise SET operation of GPIO32 PUPD  0: Keep 1: SET bits

### 

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	WO															



**Overview** For bitwise access of GPIO\_PUPD1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_PUPD	<b>Bitwise CLR operation of GPIO48 PUPD</b> 0: Keep 1: CLR bits
15	GPIO47	GPIO47_PUPD	<b>Bitwise CLR operation of GPIO47 PUPD</b> 0: Keep 1: CLR bits
14	GPIO46	GPIO46_PUPD	<b>Bitwise CLR operation of GPIO46 PUPD</b> 0: Keep 1: CLR bits
13	GPIO45	GPIO45_PUPD	<b>Bitwise CLR operation of GPIO45 PUPD</b> 0: Keep 1: CLR bits
12	GPIO44	GPIO44_PUPD	<b>Bitwise CLR operation of GPIO44 PUPD</b> 0: Keep 1: CLR bits
11	GPIO43	GPIO43_PUPD	<b>Bitwise CLR operation of GPIO43 PUPD</b> 0: Keep 1: CLR bits
10	GPIO42	GPIO42_PUPD	<b>Bitwise CLR operation of GPIO42 PUPD</b> 0: Keep 1: CLR bits
9	GPIO41	GPIO41_PUPD	<b>Bitwise CLR operation of GPIO41 PUPD</b> 0: Keep 1: CLR bits
8	GPIO40	GPIO40_PUPD	<b>Bitwise CLR operation of GPIO40 PUPD</b> 0: Keep 1: CLR bits
7	GPIO39	GPIO39_PUPD	<b>Bitwise CLR operation of GPIO39 PUPD</b> 0: Keep 1: CLR bits
6	GPIO38	GPIO38_PUPD	<b>Bitwise CLR operation of GPIO38 PUPD</b> 0: Keep 1: CLR bits
5	GPIO37	GPIO37_PUPD	<b>Bitwise CLR operation of GPIO37 PUPD</b> 0: Keep 1: CLR bits
4	GPIO36	GPIO36_PUPD	<b>Bitwise CLR operation of GPIO36 PUPD</b> 0: Keep 1: CLR bits
3	GPIO35	GPIO35_PUPD	<b>Bitwise CLR operation of GPIO35 PUPD</b> 0: Keep 1: CLR bits
2	GPIO34	GPIO34_PUPD	<b>Bitwise CLR operation of GPIO34 PUPD</b> 0: Keep 1: CLR bits
1	GPIO33	GPIO33_PUPD	<b>Bitwise CLR operation of GPIO33 PUPD</b> 0: Keep 1: CLR bits
0	GPIO32	GPIO32_PUPD	<b>Bitwise CLR operation of GPIO32 PUPD</b> 0: Keep



Bit(s) Mnemonic Name	Description	
	1: CLR bits	

# A2020B00 $\frac{GPIO RESENO}{O}$ GPIO RO Control

#### **FDFDFBF0**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPI01	GPI01	GPI01	GPIO
	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	0	1	1	1	1	1	1	1	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	GPI01	GPI01	GPI01	GPI01		GPIO	<b>GPIO</b>	<b>GPIO</b>	GPIO	<b>GPIO</b>	<b>GPIO</b>				
	15	4	3	2	1		9	8	7	6	5	4				
Type	RW	RW	RW	RW	RW		RW	RW	RW	RW	RW	RW				
Reset	1	1	1	1	1		1	1	1	1	1	1				_

**Overview** Configures GPIO R0 control

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_R0	R0 for GPIO31
			0: Disable
			1: Enable
30	GPIO30	GPIO30_R0	R0 for GPIO30
			0: Disable 1: Enable
29	GPIO29	GPIO29_R0	R0 for GPIO29
			0: Disable 1: Enable
28	GPIO28	GPIO28_R0	R0 for GPIO28
			0: Disable
			1: Enable
27	GPIO27	GPIO27_R0	R0 for GPIO27
			0: Disable
			1: Enable
26	GPIO26	GPIO26_R0	R0 for GPIO26
			0: Disable 1: Enable
25	GPIO25	GPIO25_R0	R0 for GPIO25
20		<u> </u>	0: Disable
			1: Enable
24	GPIO24	GPIO24_R0	R0 for GPIO24
			0: Disable
			1: Enable
23	GPIO23	GPIO23_R0	R0 for GPIO23
			0: Disable
00	CDIOOO	CDIOSS DO	1: Enable
22	GPIO22	GPIO22_R0	R0 for GPIO22 0: Disable
			1: Enable
21	GPIO21	GPIO21_R0	R0 for GPIO21
			0: Disable
			1: Enable
20	GPIO20	GPIO20_R0	R0 for GPIO20
			0: Disable 1: Enable
			I. Eliabie





Bit(s)	Mnemonic	Name	Description
19	GPIO19	GPIO19_R0	R0 for GPIO19
			0: Disable 1: Enable
18	GPIO18	GPIO18_R0	RO for GPIO18
10	di 1016	di 1010_10	0: Disable
			1: Enable
17	GPIO17	GPIO17_R0	R0 for GPIO17
			0: Disable 1: Enable
16	GPIO16	GPIO16_R0	R0 for GPIO16
			0: Disable 1: Enable
15	GPIO15	GPIO15_R0	R0 for GPIO15
			0: Disable 1: Enable
14	GPIO14	GPIO14_R0	R0 for GPIO14
			0: Disable 1: Enable
13	GPIO13	GPIO13_R0	R0 for GPIO13
			0: Disable 1: Enable
12	GPIO12	GPIO12_R0	R0 for GPIO12
			0: Disable 1: Enable
11	GPIO11	GPIO11_R0	R0 for GPIO11
			0: Disable 1: Enable
9	GPIO9	GPIO9_R0	R0 for GPIO9
			0: Disable 1: Enable
8	GPIO8	GPIO8_R0	R0 for GPIO8
			0: Disable 1: Enable
7	GPIO7	GPIO7_R0	R0 for GPIO7
			0: Disable 1: Enable
6	GPIO6	GPIO6_R0	R0 for GPIO6
			0: Disable 1: Enable
5	GPIO5	GPIO5_R0	R0 for GPIO5
			0: Disable 1: Enable
4	GPIO4	GPIO4_R0	R0 for GPIO4
			0: Disable 1: Enable

# A2020B04 $\frac{\text{GPIO RESEN0}}{\text{0 SET}}$ GPIO R0 Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1		GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4				
Type	WO	WO	WO	WO	WO		WO	WO	WO	WO	WO	WO				
Reset	0	0	0	0	0		0	0	0	0	0	0				

**Overview** For bitwise access of GPIO\_RESENO\_0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_R0	Bitwise SET operation of GPIO31 R0
			0: Keep 1: SET bits
30	GPIO30	GPIO30_R0	Bitwise SET operation of GPIO30 R0
			0: Keep 1: SET bits
29	GPIO29	GPIO29_R0	<b>Bitwise SET operation of GPIO29 RO</b> 0: Keep
			1: SET bits
28	GPIO28	GPIO28_R0	Bitwise SET operation of GPIO28 RO
			0: Keep 1: SET bits
27	GPIO27	GPIO27_R0	Bitwise SET operation of GPIO27 RO
			0: Keep 1: SET bits
26	GPIO26	GPIO26_R0	Bitwise SET operation of GPIO26 RO
			0: Keep 1: SET bits
25	GPIO25	GPIO25_R0	Bitwise SET operation of GPIO25 RO
			0: Keep 1: SET bits
24	GPIO24	GPIO24_R0	Bitwise SET operation of GPIO24 RO
			0: Keep 1: SET bits
23	GPIO23	GPIO23_R0	Bitwise SET operation of GPIO23 RO
			0: Keep 1: SET bits
22	GPIO22	GPIO22_R0	Bitwise SET operation of GPIO22 RO
			0: Keep 1: SET bits
21	GPIO21	GPIO21_R0	Bitwise SET operation of GPIO21 R0
			0: Keep 1: SET bits
20	GPIO20	GPIO20_R0	Bitwise SET operation of GPIO20 R0
			0: Keep 1: SET bits
19	GPIO19	GPIO19_R0	Bitwise SET operation of GPIO19 R0
			0: Keep 1: SET bits
18	GPIO18	GPIO18_R0	Bitwise SET operation of GPIO18 RO
			0: Keep 1: SET bits
17	GPIO17	GPIO17_R0	Bitwise SET operation of GPIO17 RO
			0: Keep 1: SET bits
16	GPIO16	GPIO16_R0	Bitwise SET operation of GPIO16 R0
			O: Keep



Bit(s)	Mnemonic	Name	Description
			1: SET bits
15	GPIO15	GPIO15_R0	Bitwise SET operation of GPIO15 RO
			0: Keep 1: SET bits
14	GPIO14	GPIO14_R0	Bitwise SET operation of GPIO14 RO
			0: Keep 1: SET bits
13	GPIO13	GPIO13_R0	Bitwise SET operation of GPIO13 R0
			0: Keep 1: SET bits
12	GPIO12	GPIO12_R0	Bitwise SET operation of GPIO12 RO
			0: Keep 1: SET bits
11	GPIO11	GPIO11_R0	Bitwise SET operation of GPIO11 R0
			0: Keep 1: SET bits
9	GPIO9	GPIO9_R0	Bitwise SET operation of GPIO9 RO
			0: Keep 1: SET bits
8	GPIO8	GPIO8_R0	Bitwise SET operation of GPIO8 R0
			0: Keep 1: SET bits
7	GPIO7	GPIO7_R0	Bitwise SET operation of GPIO7 RO
			0: Keep 1: SET bits
6	GPIO6	GPIO6_R0	Bitwise SET operation of GPIO6 R0
			0: Keep 1: SET bits
5	GPIO5	GPIO5_R0	Bitwise SET operation of GPIO5 RO
			0: Keep 1: SET bits
4	GPIO4	GPIO4_R0	Bitwise SET operation of GPIO4 R0
			0: Keep 1: SET bits

## $\begin{array}{ccc} \textbf{A2020B08} & \frac{\textbf{GPIO} & \textbf{RESEN0}}{\textbf{0} & \textbf{CLR}} \textbf{GPIO R0 Control} \\ \end{array}$

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1		GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4				
Type	WO	WO	WO	WO	WO		WO	WO	WO	WO	WO	WO				
Reset	0	0	0	0	0		0	0	0	0	0	0				

**Overview** For bitwise access of GPIO\_RESENO\_0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_R0	Bitwise CLR operation of GPIO31 R0 0: Keep
			1: CLR bits



Bit(s)	Mnemonic	Name	Description
30	GPIO30	GPIO30_R0	Bitwise CLR operation of GPIO30 R0 0: Keep 1: CLR bits
29	GPIO29	GPIO29_R0	<b>Bitwise CLR operation of GPIO29 R0</b> 0: Keep 1: CLR bits
28	GPIO28	GPIO28_R0	<b>Bitwise CLR operation of GPIO28 RO</b> 0: Keep 1: CLR bits
27	GPIO27	GPIO27_R0	Bitwise CLR operation of GPIO27 RO 0: Keep 1: CLR bits
26	GPIO26	GPIO26_R0	Bitwise CLR operation of GPIO26 RO  0: Keep 1: CLR bits
25	GPIO25	GPIO25_R0	Bitwise CLR operation of GPIO25 RO  0: Keep 1: CLR bits
24	GPIO24	GPIO24_R0	Bitwise CLR operation of GPIO24 RO  0: Keep 1: CLR bits
23	GPIO23	GPIO23_R0	Bitwise CLR operation of GPIO23 RO 0: Keep 1: CLR bits
22	GPIO22	GPIO22_R0	Bitwise CLR operation of GPIO22 RO 0: Keep 1: CLR bits
21	GPIO21	GPIO21_R0	Bitwise CLR operation of GPIO21 RO 0: Keep 1: CLR bits
20	GPIO20	GPIO20_R0	<b>Bitwise CLR operation of GPIO20 R0</b> 0: Keep 1: CLR bits
19	GPIO19	GPIO19_R0	<b>Bitwise CLR operation of GPIO19 RO</b> 0: Keep 1: CLR bits
18	GPIO18	GPIO18_R0	<b>Bitwise CLR operation of GPIO18 RO</b> 0: Keep 1: CLR bits
17	GPIO17	GPIO17_R0	Bitwise CLR operation of GPIO17 RO 0: Keep 1: CLR bits
16	GPIO16	GPIO16_R0	<b>Bitwise CLR operation of GPIO16 RO</b> 0: Keep 1: CLR bits
15	GPIO15	GPIO15_R0	<b>Bitwise CLR operation of GPIO15 RO</b> 0: Keep 1: CLR bits
14	GPIO14	GPIO14_R0	<b>Bitwise CLR operation of GPIO14 R0</b> 0: Keep 1: CLR bits
13	GPIO13	GPIO13_R0	<b>Bitwise CLR operation of GPIO13 RO</b> 0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
12	GPIO12	GPIO12_R0	Bitwise CLR operation of GPIO12 RO 0: Keep 1: CLR bits
11	GPIO11	GPIO11_R0	Bitwise CLR operation of GPIO11 RO 0: Keep 1: CLR bits
9	GPIO9	GPIO9_R0	Bitwise CLR operation of GPIO9 RO 0: Keep 1: CLR bits
8	GPIO8	GPIO8_R0	Bitwise CLR operation of GPIO8 RO 0: Keep 1: CLR bits
7	GPIO7	GPIO7_R0	Bitwise CLR operation of GPIO7 RO 0: Keep 1: CLR bits
6	GPIO6	GPIO6_R0	Bitwise CLR operation of GPIO6 RO 0: Keep 1: CLR bits
5	GPIO5	GPIO5_R0	Bitwise CLR operation of GPIO5 RO 0: Keep 1: CLR bits
4	GPIO4	GPIO4_R0	Bitwise CLR operation of GPIO4 RO 0: Keep 1: CLR bits

# A2020B10 $\frac{\text{GPIO RESEN0}}{1}$ GPIO R0 Control

0001FF77

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																RW
Reset																1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	RW															
Reset	1	1	1	1	1	1	1	1	0	1	1	1	0	1	1	1

**Overview** Configures GPIO R0 control

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_R0	R0 for GPIO48 0: Disable 1: Enable
15	GPIO47	GPIO47_R0	R0 for GPIO47 0: Disable 1: Enable
14	GPIO46	GPIO46_R0	R0 for GPIO46 0: Disable 1: Enable
13	GPIO45	GPIO45_R0	R0 for GPIO45 0: Disable 1: Enable



Bit(s)	Mnemonic	Name	Description
12	GPIO44	GPIO44_R0	R0 for GPIO44
			0: Disable 1: Enable
11	GPIO43	GPIO43_R0	R0 for GPIO43
			0: Disable 1: Enable
10	GPIO42	GPIO42_R0	R0 for GPIO42
			0: Disable 1: Enable
9	GPIO41	GPIO41_R0	R0 for GPIO41
			0: Disable 1: Enable
8	GPIO40	GPIO40_R0	R0 for GPIO40
			0: Disable 1: Enable
7	GPIO39	GPIO39_R0	R0 for GPIO39
			0: Disable 1: Enable
6	GPIO38	GPIO38_R0	R0 for GPIO38
			0: Disable 1: Enable
5	GPIO37	GPIO37_R0	R0 for GPIO37
			0: Disable 1: Enable
4	GPIO36	GPIO36_R0	R0 for GPIO36
			0: Disable 1: Enable
3	GPIO35	GPIO35_R0	R0 for GPIO35
			0: Disable 1: Enable
2	GPIO34	GPIO34_R0	R0 for GPIO34
			0: Disable 1: Enable
1	GPIO33	GPIO33_R0	R0 for GPIO33
			0: Disable 1: Enable
0	GPIO32	GPIO32_R0	R0 for GPIO32
			0: Disable 1: Enable

# A2020B14 GPIO RESENO GPIO RO Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

For bitwise access of GPIO\_RESENO\_1



Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_R0	Bitwise SET operation of GPIO48 R0 0: Keep
			1: SET bits
15	GPIO47	GPIO47_R0	Bitwise SET operation of GPIO47 RO
			0: Keep 1: SET bits
14	GPIO46	GPIO46_R0	Bitwise SET operation of GPIO46 R0
			0: Keep 1: SET bits
13	GPIO45	GPIO45_R0	Bitwise SET operation of GPIO45 RO 0: Keep 1: SET bits
12	GPIO44	GPIO44_R0	Bitwise SET operation of GPIO44 RO
			0: Keep 1: SET bits
11	GPIO43	GPIO43_R0	Bitwise SET operation of GPIO43 R0
			0: Keep 1: SET bits
10	GPIO42	GPIO42_R0	Bitwise SET operation of GPIO42 R0
			0: Keep 1: SET bits
9	GPIO41	GPIO41_R0	Bitwise SET operation of GPIO41 R0
			0: Keep 1: SET bits
8	GPIO40	GPIO40_R0	Bitwise SET operation of GPIO40 R0
			0: Keep 1: SET bits
7	GPIO39	GPIO39_R0	Bitwise SET operation of GPIO39 RO
			0: Keep 1: SET bits
6	GPIO38	GPIO38_R0	Bitwise SET operation of GPIO38 RO
			0: Keep 1: SET bits
5	GPIO37	GPIO37_R0	Bitwise SET operation of GPIO37 R0
			0: Keep 1: SET bits
4	GPIO36	GPIO36_R0	Bitwise SET operation of GPIO36 R0
			0: Keep 1: SET bits
3	GPIO35	GPIO35_R0	Bitwise SET operation of GPIO35 R0
			0: Keep 1: SET bits
2	GPIO34	GPIO34_R0	Bitwise SET operation of GPIO34 R0
			0: Keep 1: SET bits
1	GPIO33	GPIO33_R0	Bitwise SET operation of GPIO33 R0
			0: Keep 1: SET bits
0	GPIO32	GPIO32_R0	Bitwise SET operation of GPIO32 R0
			0: Keep 1: SET bits



# A2020B18 $\frac{\text{GPIO RESEN0}}{1 \text{ CLR}}$ GPIO R0 Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_RESENO\_1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_R0	Bitwise CLR operation of GPIO48 R0
			0: Keep 1: CLR bits
15	GPIO47	GPIO47_R0	Bitwise CLR operation of GPIO47 R0
			0: Keep 1: CLR bits
14	GPIO46	GPIO46_R0	Bitwise CLR operation of GPIO46 RO
			0: Keep 1: CLR bits
13	GPIO45	GPIO45_R0	Bitwise CLR operation of GPIO45 R0
			0: Keep 1: CLR bits
12	GPIO44	GPIO44_R0	Bitwise CLR operation of GPIO44 RO
			0: Keep 1: CLR bits
11	GPIO43	GPIO43_R0	Bitwise CLR operation of GPIO43 R0
			0: Keep 1: CLR bits
10	GPIO42	GPIO42_R0	Bitwise CLR operation of GPIO42 RO
			0: Keep 1: CLR bits
9	GPIO41	GPIO41_R0	Bitwise CLR operation of GPIO41 R0
			0: Keep 1: CLR bits
8	GPIO40	GPIO40_R0	Bitwise CLR operation of GPIO40 R0
			0: Keep 1: CLR bits
7	GPIO39	GPIO39_R0	Bitwise CLR operation of GPIO39 RO
			0: Keep 1: CLR bits
6	GPIO38	GPIO38_R0	Bitwise CLR operation of GPIO38 RO
			0: Keep 1: CLR bits
5	GPIO37	GPIO37_R0	Bitwise CLR operation of GPIO37 R0
			0: Keep 1: CLR bits
4	GPIO36	GPIO36_R0	Bitwise CLR operation of GPIO36 R0
			0: Keep 1: CLR bits
3	GPIO35	GPIO35_R0	Bitwise CLR operation of GPIO35 R0



Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
2	GPIO34	GPIO34_R0	Bitwise CLR operation of GPIO34 RO
			0: Keep 1: CLR bits
1	GPIO33	GPIO33_R0	Bitwise CLR operation of GPIO33 R0
			0: Keep 1: CLR bits
0	GPIO32	GPIO32_R0	Bitwise CLR operation of GPIO32 RO
			0: Keep 1: CLR bits

## $\begin{array}{ccc} A2020B20 & \underline{GPIO \ RESEN1} \\ \underline{0} \end{array} GPIO \ R1 \ Control \\$

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO		-	-	-	-	-	-		-		GPI01	GPI01	GPI01	
	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	GPI01	GPI01	GPI01	GPI01		GPIO	<b>GPIO</b>	GPIO	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>				
	15	4	3	2	1		9	8	7	6	5	4				
Type	RW	RW	RW	RW	RW		RW	RW	RW	RW	RW	RW				
Reset	0	0	0	0	0		0	0	0	0	0	0				

**Overview** Configures GPIO R1 control

Rit(e)	Mnemonic	Name	Description
31	GPIO31	GPIO31_R1	R1 for GPIO31
			0: Disable 1: Enable
30	GPIO30	GPIO30_R1	R1 for GPIO30
			0: Disable
			1: Enable
29	GPIO29	GPIO29_R1	R1 for GPIO29
			0: Disable
			1: Enable
28	GPIO28	GPIO28_R1	R1 for GPIO28
			0: Disable
			1: Enable
27	GPIO27	GPIO27_R1	R1 for GPIO27
			0: Disable
			1: Enable
26	GPIO26	GPIO26_R1	R1 for GPIO26
			0: Disable
			1: Enable
25	GPIO25	GPIO25_R1	R1 for GPIO25
			0: Disable
			1: Enable
24	GPIO24	GPIO24_R1	R1 for GPIO24
		_	0: Disable
			1: Enable
23	GPIO23	GPIO23_R1	R1 for GPIO23
~~		21 13 WO_101	0: Disable
			o. Disable



Bit(s)	Mnemonic	Name	Description
			1: Enable
22	GPIO22	GPIO22_R1	R1 for GPIO22
			0: Disable 1: Enable
21	GPIO21	GPIO21_R1	R1 for GPIO21
			0: Disable 1: Enable
20	GPIO20	GPIO20_R1	R1 for GPIO20
			0: Disable 1: Enable
19	GPIO19	GPIO19_R1	R1 for GPIO19
			0: Disable 1: Enable
18	GPIO18	GPIO18_R1	R1 for GPIO18
			0: Disable 1: Enable
17	GPIO17	GPIO17_R1	R1 for GPIO17
			0: Disable 1: Enable
16	GPIO16	GPIO16_R1	R1 for GPIO16
			0: Disable 1: Enable
15	GPIO15	GPIO15_R1	R1 for GPIO15
			0: Disable 1: Enable
14	GPIO14	GPIO14_R1	R1 for GPIO14
			0: Disable 1: Enable
13	GPIO13	GPIO13_R1	R1 for GPIO13
			0: Disable 1: Enable
12	GPIO12	GPIO12_R1	R1 for GPIO12
			0: Disable 1: Enable
11	GPIO11	GPIO11_R1	R1 for GPIO11
			0: Disable 1: Enable
9	GPIO9	GPIO9_R1	R1 for GPIO9
			0: Disable 1: Enable
8	GPIO8	GPIO8_R1	R1 for GPIO8
			0: Disable 1: Enable
7	GPIO7	GPIO7_R1	R1 for GPIO7
			0: Disable 1: Enable
6	GPIO6	GPIO6_R1	R1 for GPIO6
			0: Disable 1: Enable
5	GPIO5	GPIO5_R1	R1 for GPIO5
			0: Disable 1: Enable
4	GPIO4	GPIO4_R1	R1 for GPIO4
			0: Disable



Bit(s) Mnemonic Name	Description	
	1: Enable	

# $\begin{array}{ccc} A2020B24 & \underline{GPIO \ RESEN1} \\ \underline{0 \ SET} \end{array} GPIO \ R1 \ Control \end{array}$

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	<b>GPIO</b>	GPIO	GPIO	GPIO	GPIO	GPI01	GPI01	GPI01	GPIO
	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	<b>GPI01</b>	GPI01	GPI01	GPI01		GPIO	<b>GPIO</b>	GPIO	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>				
	15	4	3	2	1		9	8	7	6	5	4				
Type	WO	WO	WO	WO	WO		WO	WO	WO	WO	WO	WO				
Reset	0	0	0	0	0		0	0	0	0	0	0				_

**Overview** For bitwise access of GPIO\_RESEN1\_0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_R1	Bitwise SET operation of GPIO31 R1
			0: Keep 1: SET bits
30	GPIO30	GPIO30_R1	Bitwise SET operation of GPIO30 R1
			0: Keep 1: SET bits
29	GPIO29	GPIO29_R1	Bitwise SET operation of GPIO29 R1
			0: Keep 1: SET bits
28	GPIO28	GPIO28_R1	Bitwise SET operation of GPIO28 R1
			0: Keep 1: SET bits
27	GPIO27	GPIO27_R1	Bitwise SET operation of GPIO27 R1
			0: Keep 1: SET bits
26	GPIO26	GPIO26_R1	Bitwise SET operation of GPIO26 R1
			0: Keep 1: SET bits
25	GPIO25	GPIO25_R1	Bitwise SET operation of GPIO25 R1
			0: Keep 1: SET bits
24	GPIO24	GPIO24_R1	Bitwise SET operation of GPIO24 R1
			0: Keep 1: SET bits
23	GPIO23	GPIO23_R1	Bitwise SET operation of GPIO23 R1
			0: Keep 1: SET bits
22	GPIO22	GPIO22_R1	Bitwise SET operation of GPIO22 R1
			0: Keep 1: SET bits
21	GPIO21	GPIO21_R1	Bitwise SET operation of GPIO21 R1
	-	- <u>-</u>	0: Keep 1: SET bits
20	GPIO20	GPIO20 R1	Bitwise SET operation of GPIO20 R1
-		<u>-</u>	O: Keep
			1: SET bits





Bit(s)	Mnemonic	Name	Description
19	GPIO19	GPIO19_R1	Bitwise SET operation of GPIO19 R1
			0: Keep 1: SET bits
18	GPIO18	GPIO18_R1	Bitwise SET operation of GPIO18 R1
			0: Keep 1: SET bits
17	GPIO17	GPIO17_R1	Bitwise SET operation of GPIO17 R1
			0: Keep 1: SET bits
16	GPIO16	GPIO16_R1	Bitwise SET operation of GPIO16 R1
			0: Keep 1: SET bits
15	GPIO15	GPIO15_R1	Bitwise SET operation of GPIO15 R1
			0: Keep 1: SET bits
14	GPIO14	GPIO14_R1	Bitwise SET operation of GPIO14 R1
			0: Keep 1: SET bits
13	GPIO13	GPIO13_R1	Bitwise SET operation of GPIO13 R1
			0: Keep 1: SET bits
12	GPIO12	GPIO12_R1	Bitwise SET operation of GPIO12 R1
			0: Keep 1: SET bits
11	GPIO11	GPIO11_R1	Bitwise SET operation of GPIO11 R1
			0: Keep 1: SET bits
9	GPIO9	GPIO9_R1	Bitwise SET operation of GPIO9 R1
			0: Keep 1: SET bits
8	GPIO8	GPIO8_R1	Bitwise SET operation of GPIO8 R1
			0: Keep 1: SET bits
7	GPIO7	GPIO7_R1	Bitwise SET operation of GPIO7 R1
			0: Keep 1: SET bits
6	GPIO6	GPIO6_R1	Bitwise SET operation of GPIO6 R1
			0: Keep 1: SET bits
5	GPIO5	GPIO5_R1	Bitwise SET operation of GPIO5 R1
			0: Keep 1: SET bits
4	GPIO4	GPIO4_R1	Bitwise SET operation of GPIO4 R1
			0: Keep 1: SET bits

# $\begin{array}{ccc} A2020B28 & \underline{GPIO\_RESEN1} \\ \underline{0\_CLR} \end{array} GPIO\ R1\ Control \\$

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	GPI01	GPI01	GPI01	GPI01		GPIO	<b>GPIO</b>	GPIO	GPIO	GPIO	<b>GPIO</b>				
Name	15	4	3	2	1		9	8	7	6	5	4				
Type	WO	WO	WO	WO	WO		WO	WO	WO	WO	WO	WO				
Reset	0	0	0	0	0		0	0	0	0	0	0				

**Overview** For bitwise access of GPIO\_RESEN1\_0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_R1	Bitwise CLR operation of GPIO31 R1
			0: Keep 1: CLR bits
30	GPIO30	GPIO30_R1	Bitwise CLR operation of GPIO30 R1
			0: Keep 1: CLR bits
29	GPIO29	GPIO29_R1	<b>Bitwise CLR operation of GPIO29 R1</b> 0: Keep 1: CLR bits
28	GPIO28	GPIO28_R1	Bitwise CLR operation of GPIO28 R1 0: Keep 1: CLR bits
27	GPIO27	GPIO27_R1	Bitwise CLR operation of GPIO27 R1 0: Keep 1: CLR bits
26	GPIO26	GPIO26_R1	Bitwise CLR operation of GPIO26 R1 0: Keep 1: CLR bits
25	GPIO25	GPIO25_R1	Bitwise CLR operation of GPIO25 R1 0: Keep 1: CLR bits
24	GPIO24	GPIO24_R1	<b>Bitwise CLR operation of GPIO24 R1</b> 0: Keep 1: CLR bits
23	GPIO23	GPIO23_R1	<b>Bitwise CLR operation of GPIO23 R1</b> 0: Keep 1: CLR bits
22	GPIO22	GPIO22_R1	<b>Bitwise CLR operation of GPIO22 R1</b> 0: Keep 1: CLR bits
21	GPIO21	GPIO21_R1	<b>Bitwise CLR operation of GPIO21 R1</b> 0: Keep 1: CLR bits
20	GPIO20	GPIO20_R1	Bitwise CLR operation of GPIO20 R1 0: Keep 1: CLR bits
19	GPIO19	GPIO19_R1	<b>Bitwise CLR operation of GPIO19 R1</b> 0: Keep 1: CLR bits
18	GPIO18	GPIO18_R1	Bitwise CLR operation of GPIO18 R1 0: Keep 1: CLR bits
17	GPIO17	GPIO17_R1	<b>Bitwise CLR operation of GPIO17 R1</b> 0: Keep 1: CLR bits
16	GPIO16	GPIO16_R1	<b>Bitwise CLR operation of GPIO16 R1</b> 0: Keep



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
15	GPIO15	GPIO15_R1	Bitwise CLR operation of GPIO15 R1
			0: Keep 1: CLR bits
14	GPIO14	GPIO14_R1	Bitwise CLR operation of GPIO14 R1
			0: Keep 1: CLR bits
13	GPIO13	GPIO13_R1	Bitwise CLR operation of GPIO13 R1
			0: Keep 1: CLR bits
12	GPIO12	GPIO12_R1	Bitwise CLR operation of GPIO12 R1
			0: Keep 1: CLR bits
11	GPIO11	GPIO11_R1	Bitwise CLR operation of GPIO11 R1
			0: Keep 1: CLR bits
9	GPIO9	GPIO9_R1	Bitwise CLR operation of GPIO9 R1
			0: Keep 1: CLR bits
8	GPIO8	GPIO8_R1	Bitwise CLR operation of GPIO8 R1
			0: Keep 1: CLR bits
7	GPIO7	GPIO7_R1	Bitwise CLR operation of GPIO7 R1
			0: Keep 1: CLR bits
6	GPIO6	GPIO6_R1	Bitwise CLR operation of GPIO6 R1
			0: Keep 1: CLR bits
5	GPIO5	GPIO5_R1	Bitwise CLR operation of GPIO5 R1
			0: Keep 1: CLR bits
4	GPIO4	GPIO4_R1	Bitwise CLR operation of GPIO4 R1
			0: Keep 1: CLR bits

## A2020B30 GPIO RESEN1 GPIO R1 Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	RW															
Reset	0		•				0	0	0	_	_		_	_	0	0

**Overview** Configures GPIO R1 control



Bit(s)	Mnemonic	Name	Description
15	GPIO47	GPIO47_R1	R1 for GPIO47 0: Disable 1: Enable
14	GPIO46	GPIO46_R1	R1 for GPIO46 0: Disable 1: Enable
13	GPIO45	GPIO45_R1	R1 for GPIO45 0: Disable 1: Enable
12	GPIO44	GPIO44_R1	R1 for GPIO44 0: Disable 1: Enable
11	GPIO43	GPIO43_R1	R1 for GPIO43 0: Disable 1: Enable
10	GPIO42	GPIO42_R1	R1 for GPIO42 0: Disable 1: Enable
9	GPIO41	GPIO41_R1	R1 for GPIO41 0: Disable 1: Enable
8	GPIO40	GPIO40_R1	R1 for GPIO40 0: Disable 1: Enable
7	GPIO39	GPIO39_R1	R1 for GPIO39 0: Disable 1: Enable
6	GPIO38	GPIO38_R1	R1 for GPIO38 0: Disable 1: Enable
5	GPIO37	GPIO37_R1	R1 for GPIO37 0: Disable 1: Enable
4	GPIO36	GPIO36_R1	R1 for GPIO36 0: Disable 1: Enable
3	GPIO35	GPIO35_R1	R1 for GPIO35 0: Disable 1: Enable
2	GPIO34	GPIO34_R1	R1 for GPIO34 0: Disable 1: Enable
1	GPIO33	GPIO33_R1	R1 for GPIO33 0: Disable 1: Enable
0	GPIO32	GPIO32_R1	R1 for GPIO32 0: Disable 1: Enable

I	<b>A2020</b> 1	B34	<u>GPIO</u>	<u>RES</u>	SEN1	GPIO	R1 C	ontro	1						(	0000	0000
	Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16



Name																GPIO 48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	<b>GPIO</b>	<b>GPIO</b>	GPIO	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	<b>GPIO</b>	GPIO	<b>GPIO</b>	<b>GPIO</b>	GPIO	<b>GPIO</b>	GPIO	<b>GPIO</b>
	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_RESEN1\_1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_R1	Bitwise SET operation of GPIO48 R1
			0: Keep 1: SET bits
15	GPIO47	GPIO47_R1	Bitwise SET operation of GPIO47 R1
			0: Keep 1: SET bits
14	GPIO46	GPIO46_R1	Bitwise SET operation of GPIO46 R1
			0: Keep 1: SET bits
13	GPIO45	GPIO45_R1	Bitwise SET operation of GPIO45 R1
			0: Keep 1: SET bits
12	GPIO44	GPIO44_R1	Bitwise SET operation of GPIO44 R1
			0: Keep 1: SET bits
11	GPIO43	GPIO43_R1	Bitwise SET operation of GPIO43 R1
			0: Keep 1: SET bits
10	GPIO42	GPIO42_R1	Bitwise SET operation of GPIO42 R1
			0: Keep 1: SET bits
9	GPIO41	GPIO41_R1	Bitwise SET operation of GPIO41 R1
			0: Keep 1: SET bits
8	GPIO40	GPIO40_R1	Bitwise SET operation of GPIO40 R1
			0: Keep 1: SET bits
7	GPIO39	GPIO39_R1	Bitwise SET operation of GPIO39 R1
			0: Keep 1: SET bits
6	GPIO38	GPIO38_R1	Bitwise SET operation of GPIO38 R1
			0: Keep 1: SET bits
5	GPIO37	GPIO37_R1	Bitwise SET operation of GPIO37 R1
			0: Keep 1: SET bits
4	GPIO36	GPIO36_R1	Bitwise SET operation of GPIO36 R1
			0: Keep 1: SET bits
3	GPIO35	GPIO35_R1	Bitwise SET operation of GPIO35 R1
			0: Keep 1: SET bits
2	GPIO34	GPIO34_R1	Bitwise SET operation of GPIO34 R1
			0: Keep



Bit(s)	Mnemonic	Name	Description
			1: SET bits
1	GPIO33	GPIO33_R1	Bitwise SET operation of GPIO33 R1
			0: Keep 1: SET bits
0	GPIO32	GPIO32_R1	<b>Bitwise SET operation of GPIO32 R1</b> 0: Keep 1: SET bits

# $\begin{array}{ccc} A2020B38 & \underline{GPIO \ RESEN1} \\ \underline{1 \ CLR} \end{array} GPIO \ R1 \ Control \end{array}$

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### **Overview** For bitwise access of GPIO\_RESEN1\_1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_R1	Bitwise CLR operation of GPIO48 R1
			0: Keep 1: CLR bits
15	GPIO47	GPIO47_R1	Bitwise CLR operation of GPIO47 R1
			0: Keep 1: CLR bits
14	GPIO46	GPIO46_R1	Bitwise CLR operation of GPIO46 R1
			0: Keep 1: CLR bits
13	GPIO45	GPIO45_R1	Bitwise CLR operation of GPIO45 R1
			0: Keep 1: CLR bits
12	GPIO44	GPIO44_R1	Bitwise CLR operation of GPIO44 R1
			0: Keep 1: CLR bits
11	GPIO43	GPIO43_R1	Bitwise CLR operation of GPIO43 R1
			0: Keep 1: CLR bits
10	GPIO42	GPIO42_R1	Bitwise CLR operation of GPIO42 R1
			0: Keep 1: CLR bits
9	GPIO41	GPIO41_R1	Bitwise CLR operation of GPIO41 R1
			0: Keep 1: CLR bits
8	GPIO40	GPIO40_R1	Bitwise CLR operation of GPIO40 R1
			0: Keep 1: CLR bits
7	GPIO39	GPIO39_R1	Bitwise CLR operation of GPIO39 R1
			0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
6	GPIO38	GPIO38_R1	Bitwise CLR operation of GPIO38 R1 0: Keep 1: CLR bits
5	GPIO37	GPIO37_R1	Bitwise CLR operation of GPIO37 R1 0: Keep 1: CLR bits
4	GPIO36	GPIO36_R1	Bitwise CLR operation of GPIO36 R1 0: Keep 1: CLR bits
3	GPIO35	GPIO35_R1	Bitwise CLR operation of GPIO35 R1 0: Keep 1: CLR bits
2	GPIO34	GPIO34_R1	Bitwise CLR operation of GPIO34 R1 0: Keep 1: CLR bits
1	GPIO33	GPIO33_R1	Bitwise CLR operation of GPIO33 R1 0: Keep 1: CLR bits
0	GPIO32	GPIO32_R1	Bitwise CLR operation of GPIO32 R1 0: Keep 1: CLR bits

# A2020C00 GPIO MODEO GPIO Mode Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name			GPIO7	1			GPI06	;			<b>GPIO5</b>	i			<b>GPIO4</b>		
Type			RW				RW				RW				RW		
Reset		0	0	0		0	0	0		0	0	0		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		GP:	IO3			GP:	GPIO2			GPIO1				GPI00			
Type	RW					RW			RW					R	RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**Overview** Configures GPIO aux. mode

Bit(s)	Mnemonic	Name	Description
30:28		GPIO7	Aux. mode of GPIO_7  0: GPIO7 (IO)  1: EINT6 (I)  2: MC1_A_DA1 (IO)  3: SLA_EDICK (I)  4: U2TXD (O)  5: Reserved  6: BT_BUCK_EN_HW (O)  7: MA_SPIO_B_MISO (I)  8: Reserved  9: Reserved
26:24		GPIO6	Aux. mode of GPIO_6  0: GPIO6 (IO) 1: EINT5 (I) 2: MC1_A_DA0 (IO) 3: SLA_EDIWS (I) 4: U2RXD (I) 5: Reserved 6: Reserved 7: MA_SPIO_B_MOSI (O) 8: Reserved



Bit(s)	Mnemonic	Name	Description
• • • • • • • • • • • • • • • • • • • •			9: Reserved
22:20		GPIO5	Aux. mode of GPIO_5  0: GPIO5 (IO)  1: EINT4 (I)  2: MC1_A_CM0 (IO)  3: SLA_EDIDI (I)  4: Reserved  5: Reserved  6: U1TXD (O)  7: MA_SPIO_B_SCK (O)  8: Reserved  9: Reserved
18:16		GPIO4	Aux. mode of GPIO_4  0: GPIO4 (IO)  1: EINT3 (I)  2: MC1_A_CK (IO)  3: SLA_EDIDO (O)  4: Reserved  5: Reserved  6: U1RXD (I)  7: MA_SPIO_B_CS (O)  8: Reserved  9: Reserved
15:12		GPIO3	Aux. mode of GPIO_3  0: GPIO3 (IO) 1: EINT14 (I) 2: AUXADCIN_3 (AIO) 3: U3TXD (I) 4: U0RTS (O) 5: MA_SPII_A_MISO (I) 6: MA_EDICK (O) 7: MA_SPIO_A_MISO (I) 8: DEBUGMON14 (IO) 9: BTPRI (IO)
11:8		GPIO2	Aux. mode of GPIO_2  0: GPIO2 (IO)  1: EINT2 (I)  2: AUXADCIN_2 (AIO)  3: U3RXD (I)  4: U0CTS (I)  5: MA_SPI1_A_MOSI (O)  6: MA_EDIWS (O)  7: MA_SPI0_A_MOSI (O)  8: DEBUGMON13 (IO)  9: BT_BUCK_EN_HW (O)
7:4		GPIO1	Aux. mode of GPIO_1  0: GPIO1 (IO) 1: EINT1 (I) 2: AUXADCIN_1 (AIO) 3: U2TXD (O) 4: PWM1 (O) 5: MA_SPI1_A_SCK (O) 6: MA_EDIDI (I) 7: MA_SPIO_A_SCK (O) 8: DEBUGMON12 (IO) 9: BTDBGACKN (I)
3:0		GPIO0	Aux. mode of GPIO_0  0: GPIO0 (IO)  1: EINTO (I)  2: AUXADCIN_0 (AIO)  3: U2RXD (I)



Bit(s) Mnemonic Name	Description
	4: PWM0 (0)
	5: MA_SPI1_A_CS (O)
	6: MA_EDIDO (O)
	7: MA_SPIO_A_CS (O)
	8: DEBUGMON11 (IO)
	9: BTJTDI (O)

# A2020C04 GPIO MODE0 GPIO Mode Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name			GPIO7	1		GPIO6				GPIO5					GPIO4		
Type			WO			WO				WO					WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		GPIO3 GPIO2							GP	IO1		GPI00					
Type		W	O.		WO			WO					V				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**Overview** For bitwise access of GPIO\_MODE0

Bit(s) Mnemonio	c Name	Description
30:28	GPIO7	Bitwise SET operation for Aux. mode of GPIO_7
		0: Keep 1: SET bits
26:24	GPIO6	Bitwise SET operation for Aux. mode of GPIO_6
		0: Keep 1: SET bits
22:20	GPIO5	Bitwise SET operation for Aux. mode of GPIO_5
		0: Keep 1: SET bits
18:16	GPIO4	Bitwise SET operation for Aux. mode of GPIO_4
		0: Keep 1: SET bits
15:12	GPIO3	Bitwise SET operation for Aux. mode of GPIO_3
		0: Keep 1: SET bits
11:8	GPIO2	Bitwise SET operation for Aux. mode of GPIO_2
		0: Keep 1: SET bits
7:4	GPIO1	Bitwise SET operation for Aux. mode of GPIO_1
		0: Keep 1: SET bits
3:0	GPIO0	Bitwise SET operation for Aux. mode of GPIO_0
		0: Keep 1: SET bits

# 

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name			<b>GPIO7</b>	,		GPIO6				GPIO5					GPIO4		
Type			WO			WO				WO					WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	



Name		GP	Ю3		GPIO2				GPIO1				GPI00			
Type	WO WO						O'	WO					WO			
Reset	0	0	0	0	0	0 0 0 0				0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_MODE0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO7	Bitwise CLR operation for Aux. mode of GPIO_7 0: Keep 1: CLR bits
26:24		GPIO6	Bitwise CLR operation for Aux. mode of GPIO_6 0: Keep 1: CLR bits
22:20		GPIO5	<b>Bitwise CLR operation for Aux. mode of GPIO_5</b> 0: Keep 1: CLR bits
18:16		GPIO4	Bitwise CLR operation for Aux. mode of GPIO_4 0: Keep 1: CLR bits
15:12		GPIO3	Bitwise CLR operation for Aux. mode of GPIO_3 0: Keep 1: CLR bits
11:8		GPIO2	<b>Bitwise CLR operation for Aux. mode of GPIO_2</b> 0: Keep 1: CLR bits
7:4		GPIO1	Bitwise CLR operation for Aux. mode of GPIO_1 0: Keep 1: CLR bits
3:0		GPIO0	Bitwise CLR operation for Aux. mode of GPIO_0 0: Keep 1: CLR bits

# A2020C10 GPIO MODE1 GPIO Mode Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		(	GPIO15	5			GPIO14	Į.		(	GPIO13	3		(	GPIO12	2
Type			RW				RW				RW				RW	
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		(	GPIO11	l		GPI	<b>O10</b>				GPI09	)			GPI08	;
Type		RW			RW				RW				RW			
Reset	_	0	0	0	0	0	0	0		0	0	0		0	0	0

**Overview** Configures GPIO aux. mode

Bit(s) Mnem	nonic Name	Description	
30:28	GPIO15	Aux. mode of GPIO_15	
		0: GPIO15 (IO)	
		1: EINT13 (I)	
		2: Reserved	
		3: Reserved	
		4: Reserved	
		5: PWM4 (O)	
		6: Reserved	
		7: Reserved	
		8: Reserved	
		9: Reserved	



Bit(s) Mnemonic	Name	Description
26:24	GPIO14	Aux. mode of GPIO_14  0: GPIO14 (IO) 1: EINT12 (I) 2: CLKO4 (O) 3: MA_EDICK (O) 4: MA_SPI1_B_MISO (O) 5: PWM3 (O) 6: SLA_EDICK (I) 7: Reserved 8: Reserved 9: Reserved
22:20	GPIO13	Aux. mode of GPIO_13  0: GPIO13 (IO)  1: EINT11 (I)  2: CLKO3 (O)  3: MA_EDIWS (O)  4: MA_SPII_B_MOSI (O)  5: PWM2 (O)  6: SLA_EDIWS (I)  7: Reserved  8: Reserved  9: Reserved
18:16	GPIO12	Aux. mode of GPIO_12  0: GPIO12 (IO) 1: EINT10 (I) 2: Reserved 3: MA_EDIDI (I) 4: MA_SPI1_B_SCK (O) 5: PWM1 (O) 6: SLA_EDIDI (I) 7: Reserved 8: Reserved 9: Reserved
14:12	GPIO11	Aux. mode of GPIO_11  0: GPIO11 (IO) 1: EINT9 (I) 2: BT_BUCK_EN_HW (O) 3: MA_EDIDO (O) 4: MA_SPI1_B_CS (O) 5: PWM0 (O) 6: SLA_EDIDO (O) 7: Reserved 8: Reserved 9: Reserved
11:8	GPIO10	Aux. mode of GPIO_10  0: GPIO10 (IO) 1: EINT15 (I) 2: AUXADCIN_4(AIO) 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved 8: DEBUGMON15(IO) 9: BTPRI(IO)
6:4	GPIO9	Aux. mode of GPIO_9  0: GPIO9 (IO)  1: EINT8 (I)  2: MC1_A_DA3 (IO)  3: Reserved  4: Reserved



Bit(s) Mnen	nonic Name	Description
		5: Reserved 6: SDA2 (IO) 7: Reserved 8: Reserved 9: Reserved
2:0	GPIO8	Aux. mode of GPIO_8  0: GPIO8 (IO) 1: EINT7 (I) 2: MC1_A_DA2 (IO) 3: Reserved 4: Reserved 5: Reserved 6: SCL2 (IO) 7: Reserved 8: Reserved

# A2020C14 GPIO MODE1 GPIO Mode Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		·	GPIO15	<b>j</b>		GPIO14				GPIO13				GPIO12		
Type			WO				WO		WO					WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		(	GPIO11	l		GPI	010				GPI09	)			GPI08	3
Type			WO		WO				WO				WO			
Reset		0	0	0	0	0	0	0		0	0	0		0	0	0

#### **Overview** For bitwise access of GPIO\_MODE1

Bit(s) M	Inemonic Name	Description
30:28	GPIO15	Bitwise SET operation for Aux. mode of KCOL1 0: Keep 1: SET bits
26:24	GPIO14	<b>Bitwise SET operation for Aux. mode of KCOL2</b> 0: Keep 1: SET bits
22:20	GPIO13	<b>Bitwise SET operation for Aux. mode of KCOL3</b> 0: Keep 1: SET bits
18:16	GPIO12	<b>Bitwise SET operation for Aux. mode of KCOL4</b> 0: Keep 1: SET bits
14:12	GPIO11	<b>Bitwise SET operation for Aux. mode of UTXD1</b> 0: Keep 1: SET bits
11:8	GPIO10	<b>Bitwise SET operation for Aux. mode of URXD1</b> 0: Keep 1: SET bits
6:4	GPIO9	Bitwise SET operation for Aux. mode of GPIO_9 0: Keep 1: SET bits
2:0	GPIO8	Bitwise SET operation for Aux. mode of GPIO_8 0: Keep 1: SET bits



# A2020C18 GPIO MODE1 GPIO Mode Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			GPIO15	5		GPIO14			GPIO13				GPIO12			
Type			WO				WO			WO			WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		•	GPIO11	l		GPI	010				GPI09	)			GPI08	3
Type			WO WO		Ю				WO				WO			
Reset	_	0	0	0	0	0	0	0		0	0	0		0	0	0

**Overview** For bitwise access of GPIO\_MODE1

Bit(s) Mnem	onic Name	Description
30:28	GPIO15	Bitwise CLR operation for Aux. mode of KCOL1 0: Keep 1: CLR bits
26:24	GPIO14	<b>Bitwise CLR operation for Aux. mode of KCOL2</b> 0: Keep 1: CLR bits
22:20	GPIO13	<b>Bitwise CLR operation for Aux. mode of KCOL3</b> 0: Keep 1: CLR bits
18:16	GPIO12	<b>Bitwise CLR operation for Aux. mode of KCOL4</b> 0: Keep 1: CLR bits
14:12	GPIO11	<b>Bitwise CLR operation for Aux. mode of UTXD1</b> 0: Keep 1: CLR bits
11:8	GPIO10	<b>Bitwise CLR operation for Aux. mode of URXD1</b> 0: Keep 1: CLR bits
6:4	GPIO9	<b>Bitwise CLR operation for Aux. mode of GPIO_9</b> 0: Keep 1: CLR bits
2:0	GPIO8	Bitwise CLR operation for Aux. mode of GPIO_8 0: Keep 1: CLR bits

# A2020C20 GPIO MODE2 GPIO Mode Control

00000011

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO23					GPI	022		GPIO21				GPIO20			
Type		R'	W			R	W	RW				RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO19					GPI	018		GPIO17			7		GPIO16		
Type	RW				RW					RW				RW		
Reset	0	0	0	0	0	0	0	0		0	0	1		0	0	1

**Overview** Configures GPIO aux. mode

Bit(s) Mne	monic Name	Description	
31:28	GPIO23	Aux. mode of GPIO_23	



Bit(s)	Mnemonic	Name	Description
			0: GPIO23 (IO) 1: KROW0 (IO) 2: EINT19 (I) 3: CLKO0 (O) 4: U1CTS(I) 5: TRACEDATA3 (O) 6: MC_RST (O) 7: DEBUGMON9 (IO) 8: JTRST_B (I) 9: BTJTRSTB (I)
27:24		GPIO22	Aux. mode of GPIO_22  0: GPIO22 (IO) 1: KROW1 (IO) 2: U1TXD (O) 3: U3TXD (O) 4: Reserved 5: TRACEDATA2 (O) 6: TRACE_SWV (O) 7: DEBUGMON5 (IO) 8: JTDO (O) 9: BTDBGIN (I)
23:20		GPIO21	Aux. mode of GPIO_21  0: GPIO21 (IO) 1: KROW2 (IO) 2: Reserved 3: GPCOUNTER_0 (I) 4: U1RTS (O) 5: TRACECLK (O) 6: Reserved 7: DEBUGMON4 (IO) 8: JTCK (I) 9: BTJTCK (I)
18:16		GPIO20	Aux. mode of GPIO_20  0: GPIO20 (IO)  1: KCOL0 (IO)  2: GPSFSYNC (O)  3: UOCTS (I)  4: SDA2 (IO)  5: Reserved  6: MA_SPI2_CS1(O)  7: DEBUGMON7 (IO)  8: Reserved  9: Reserved
15:12		GPIO19	Aux. mode of GPIO_19  0: GPIO19 (IO) 1: KCOL1 (IO) 2: EINT18 (I) 3: UORTS (O) 4: SCL2 (IO) 5: TRACEDATA1 (O) 6: Reserved 7: DEBUGMON2 (IO) 8: JTMS (IO) 9: BTJTMS (IO)
11:8		GPIO18	Aux. mode of GPIO_18  0: GPIO18 (IO) 1: KCOL2 (IO) 2: U1RXD (I) 3: U3RXD (I) 4: Reserved 5: TRACEDATAO (O) 6: LSCE1_B1 (O)



Bit(s)	Mnemonic	Name	Description
			7: DEBUGMON6 (IO) 8: JTDI (I) 9: BTJTDI (IO)
6:4		GPIO17	Aux. mode of GPIO_17  0: GPIO17 (IO) 1: UOTXD (O) 2: Reserved 3: EINT17 (I) 4: Reserved 5: Reserved 6: DEBUGMIN_CK (I) 7: Reserved 8: Reserved 9: Reserved
2:0		GPIO16	Aux. mode of GPIO_16  0: GPIO16 (IO) 1: UORXD (I) 2: Reserved 3: EINT16 (I) 4: Reserved 5: Reserved 6: DEBUGMINO (I) 7: DEBUGMONO (IO) 8: Reserved 9: Reserved

# A2020C24 GPIO MODE2 GPIO Mode Control

# 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO23					GPI	<b>O22</b>		GPIO21				GPIO20			
Type		W	O O			W	WO			W	O.			WO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPI	<b>O19</b>			GPI	018		GP			GPIO17			GPIO16	
Type	WO				W	Ю			WO				WO			
Reset	0	0	0	0	0	0	0	0		0	0	0		0	0	0

**Overview** For bitwise access of GPIO\_MODE2

Bit(s) Mne	monic Name	Description
31:28	GPIO23	Bitwise SET operation for Aux. mode of BPI_BUS1 0: Keep
27:24	GPIO22	1: SET bits  Bitwise SET operation for Aux. mode of BPI_BUS2
		0: Keep 1: SET bits
23:20	GPIO21	<b>Bitwise SET operation for Aux. mode of KROW0</b> 0: Keep 1: SET bits
18:16	GPIO20	<b>Bitwise SET operation for Aux. mode of KROW1</b> 0: Keep 1: SET bits
15:12	GPIO19	<b>Bitwise SET operation for Aux. mode of KROW2</b> 0: Keep 1: SET bits
11:8	GPIO18	Bitwise SET operation for Aux. mode of KROW3



Bit(s) Mnei	monic Name	Description
		0: Keep 1: SET bits
6:4	GPIO17	Bitwise SET operation for Aux. mode of KROW4
		0: Keep 1: SET bits
2:0	GPIO16	Bitwise SET operation for Aux. mode of KCOLO
		0: Keep 1: SET bits

# A2020C28 GPIO MODE2 GPIO Mode Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPI	O23			GPIO22				GPIO21				GPIO20		
Type		W	Ю			W	/O			V	/O				WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPI	019			GPI	018				GPIO1	7		(	GPIO16	3
Type		W	Ю			WO				WO				WO		
Reset	0	0	0	0	0	0	0	0		0	0	0		0	0	0

**Overview** For bitwise access of GPIO\_MODE2

Bit(s)	Mnemonic	Name	Description
31:28		GPIO23	Bitwise CLR operation for Aux. mode of BPI_BUS1 0: Keep 1: CLR bits
27:24		GPIO22	Bitwise CLR operation for Aux. mode of BPI_BUS2 0: Keep 1: CLR bits
23:20		GPIO21	Bitwise CLR operation for Aux. mode of KROWO 0: Keep 1: CLR bits
18:16		GPIO20	Bitwise CLR operation for Aux. mode of KROW1 0: Keep 1: CLR bits
15:12		GPIO19	Bitwise CLR operation for Aux. mode of KROW2 0: Keep 1: CLR bits
11:8		GPIO18	Bitwise CLR operation for Aux. mode of KROW3 0: Keep 1: CLR bits
6:4		GPIO17	Bitwise CLR operation for Aux. mode of KROW4 0: Keep 1: CLR bits
2:0		GPIO16	Bitwise CLR operation for Aux. mode of KCOLO 0: Keep 1: CLR bits

#### A2020C30 GPIO MODE3 GPIO Mode Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPI	O31		GPIO30				GPIO29					GPI	028	
Type		R'	W		RW					R	W			R'	W	



Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		GPI	027			GPIO26				GPIO25				GPIO24			
Type		R	<b>1</b> X 7			RW				RW				RW			
Lype		п	vv			π	vv			п	vv			IV.	vv		

**Overview** Configures GPIO aux. mode

Bit(s)	Mnemonic	Name	Description
31:28		GPIO31	Aux. mode of GPIO_31  0: GPIO31 (IO) 1: SDA0 (IO) 2: EINT12 (I) 3: PWM1 (O) 4: U1TXD (I) 5: MCO_CM0 (IO) 6: DEBUGMIN1 (I) 7: DEBUGMON1 (IO) 8: BT_RGPIO1 (IO) 9: SDA2 (IO)
27:24		GPIO30	Aux. mode of GPIO_30  0: GPIO30 (IO)  1: SCL0 (IO)  2: EINT11 (I)  3: PWM0 (O)  4: U1RXD (I)  5: MCO_CK (IO)  6: BT_RGPIO0 (IO)  7: DEBUGMONO (IO)  8: Reserved  9: SCL2 (IO)
23:20		GPIO29	Aux. mode of GPIO_29  0: GPIO29 (IO) 1: CMCSK (I) 2: LPTE (I) 3: Reserved 4: CMCSD2 (I) 5: EINT10 (I) 6: Reserved 7: DEBUGMON15 (IO) 8: MC1_B_DA1(IO) 9: BT_RGPIO2 (IO)
19:16		GPIO28	Aux. mode of GPIO_28  0: GPIO28 (IO) 1: CMMCLK (O) 2: LSAODA1 (O) 3: DAISYNC (O) 4: MA_SPI2_A_MISO (I) 5: MA_SPI3_A_MISO (I) 6: JTDO (O) 7: DEBUGMON14 (IO) 8: MC1_B_DAO(IO) 9: SLV_SPIO_MISO (O)
15:12		GPIO27	Aux. mode of GPIO_27  0: GPIO27 (IO) 1: CMCSD1 (O) 2: LSDA1 (IO) 3: DAIPCMOUT (I) 4: MA_SPI2_A_MOSI (O) 5: MA_SPI3_A_MOSI (O) 6: JTRST_B (I) 7: DEBUGMON13 (IO)



Bit(s)	Mnemonic	Name	Description
			8: MC1_B_CK(IO) 9: SLV_SPIO_MOSI (I)
11:8		GPIO26	Aux. mode of GPIO_26  0: GPIO26 (IO) 1: CMCSD0 (O) 2: LSCE_B1 (O) 3: DAIPCMIN (I) 4: MA_SPI2_A_SCK (O) 5: MA_SPI3_A_SCK (O) 6: JTCK (I) 7: DEBUGMON12 (IO) 8: MC1_B_CM0 (IO) 9: SLV_SPIO_SCK (I)
7:4		GPIO25	Aux. mode of GPIO_25  0: GPIO25 (IO) 1: CMPDN (O) 2: LSCK1 (O) 3: DAICLK (O) 4: MA_SPI2_A_CS (O) 5: MA_SPI3_A_CS (O) 6: JTMS (IO) 7: DEBUGMON11 (IO) 8: MC1_B_DA2 (IO) 9: SLV_SPIO_CS (I)
3:0		GPIO24	Aux. mode of GPIO_24  0: GPIO24 (IO) 1: CMRST (O) 2: LSRSTB (O) 3: CLKO1 (O) 4: EINT9 (I) 5: GPCOUNTER_0 (I) 6: JTDI (I) 7: DEBUGMON10 (IO) 8: MC1_B_DA3 (IO) 9: Reserved

# $\begin{array}{ccc} A2020C34 & \frac{GPIO & MODE3}{SET} & GPIO & Mode & Control \\ \end{array}$

# 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPI	O31			GPI	030			GPI	029			GPI	028	
Type	WO					W	O.		WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPI	<b>O27</b>			GPI	026			GPI	<b>O25</b>			GPI	024	
Type	WO				WO			WO				WO				
Reset	0	0 0 0 0				0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_MODE3

Rit(s)	Mnemonic	Name	Description
31:28	Willemonie	GPIO31	_
31:28		GP1031	<b>Bitwise SET operation for Aux. mode of MCCK</b> 0: Keep 1: SET bits
27:24		GPIO30	Bitwise SET operation for Aux. mode of CMCSK 0: Keep 1: SET bits
23:20		GPIO29	Bitwise SET operation for Aux. mode of CMMCLK



Bit(s) Mnen	nonic Name	Description
		0: Keep 1: SET bits
19:16	GPIO28	Bitwise SET operation for Aux. mode of CMCSD1
		0: Keep 1: SET bits
15:12	GPIO27	Bitwise SET operation for Aux. mode of CMCSD0
		0: Keep 1: SET bits
11:8	GPIO26	Bitwise SET operation for Aux. mode of CMPDN
		0: Keep 1: SET bits
7:4	GPIO25	Bitwise SET operation for Aux. mode of CMRST
		0: Keep 1: SET bits
3:0	GPIO24	Bitwise SET operation for Aux. mode of BPI_BUSO
		0: Keep 1: SET bits

# A2020C38 GPIO MODE3 GPIO Mode Control

# 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPI	031			GPI	030			GPI	029			GPI	028	
Type		W	Ю			WO				W	O			W	/O	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPI	027			GPI	026			GPI	O25			GPI	024	
Type		W	Ю			W	O O		WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_MODE3

Bit(s) M	Inemonic Name	Description
31:28	GPIO31	Bitwise CLR operation for Aux. mode of MCCK 0: Keep 1: CLR bits
27:24	GPIO30	<b>Bitwise CLR operation for Aux. mode of CMCSK</b> 0: Keep 1: CLR bits
23:20	GPIO29	<b>Bitwise CLR operation for Aux. mode of CMMCLK</b> 0: Keep 1: CLR bits
19:16	GPIO28	<b>Bitwise CLR operation for Aux. mode of CMCSD1</b> 0: Keep 1: CLR bits
15:12	GPIO27	<b>Bitwise CLR operation for Aux. mode of CMCSD0</b> 0: Keep 1: CLR bits
11:8	GPIO26	<b>Bitwise CLR operation for Aux. mode of CMPDN</b> 0: Keep 1: CLR bits
7:4	GPIO25	<b>Bitwise CLR operation for Aux. mode of CMRST</b> 0: Keep 1: CLR bits



Bit(s) Mne	emonic Name	Description
3:0	GPIO24	Bitwise CLR operation for Aux. mode of BPI_BUSO
		0: Keep
		1: CLR bits

# A2020C40 GPIO MODE4 GPIO Mode Control

# 10001111

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name		GPI	039			GPI	038				GPIO3	7		GPIO36			
Type		R'	W			R	W				RW				RW		
Reset	0	0	0	1	0	0	0	0		0	0	0		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		GPI	O35			GPI	034			GPI	O33			GPI	032		
Type		R'	W			R	W			R	W			RW			
Reset	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	

**Overview** Configures GPIO aux. mode

Bit(s)	Mnemonic	Name	Description
31:28		GPIO39	Aux. mode of GPIO_39  0: GPIO39 (IO) 1: LSCE_B0 (O) 2: EINT4 (I) 3: CMCSD0 (I) 4: CLKO4 (O) 5: SFSCS0 (O) 6: DEBUGMIN5 (I) 7: DEBUGMON5 (IO) 8: SCL1 (IO) 9: MA_SPI2_B_CS (O)
27:24		GPIO38	Aux. mode of GPIO_38  0: GPIO38 (IO) 1: LSRSTB (O) 2: Reserved 3: CMRST (O) 4: CLKO3 (O) 5: SFSWP (O) 6: Reserved 7: DEBUGMON9 (IO) 8: Reserved 9: SCL1(IO)
22:20		GPIO37	Aux. mode of GPIO_37  0: GPIO37 (IO) 1: SDA0 (IO) 2: SDA1 (IO) 3: Reserved 4: Reserved 5: Reserved 6: DEBUGMIN4 (I) 7: DEBUGMON4 (IO) 8: Reserved 9: Reserved
18:16		GPIO36	Aux. mode of GPIO_36  0: GPIO36 (IO) 1: SCL0 (IO) 2: SCL1 (IO) 3: Reserved 4: Reserved 5: Reserved 6: DEBUGMIN3 (I)





Bit(s) Mnemonic	Name	Description
		7: DEBUGMON3 (IO) 8: Reserved 9: Reserved
15:12	GPIO35	Aux. mode of GPIO_35  0: GPIO35 (IO)  1: SLV_SPIO_MISO (I)  2: EINT3 (I)  3: PWM5 (O)  4: DAIPCMOUT (I)  5: MCO_DA3 (IO)  6: CLKO2 (O)  7: BT_RGPIO5 (IO)  8: Reserved  9: MA_SPI3_B_MISO (I)
11:8	GPIO34	Aux. mode of GPIO_34  0: GPIO34 (IO) 1: SLV_SPIO_MOSI (I) 2: EINT15 (I) 3: PWM4 (O) 4: DAICLK (I) 5: MCO_DA2 (IO) 6: BT_RGPIO4 (IO) 7: DEBUGMON4 (IO) 8: Reserved 9: MA_SPI3_B_MOSI (O)
7:4	GPIO33	Aux. mode of GPIO_33  0: GPIO33 (IO)  1: SLV_SPIO_SCK (I)  2: EINT14 (I)  3: PWM3 (O)  4: DAIPCMIN (I)  5: MCO_DA1 (IO)  6: BT_RGPIO3 (IO)  7: DEBUGMON3 (IO)  8: Reserved  9: MA_SPI3_B_SCK (O)
3:0	GPIO32	Aux. mode of GPIO_32  0: GPIO32 (IO)  1: SLV_SPIO_CS (I)  2: EINT13 (I)  3: PWM2 (O)  4: DAISYNC (O)  5: MCO_DAO (IO)  6: DEBUGMIN2 (I)  7: DEBUGMON2 (IO)  8: Reserved  9: MA_SPI3_B_CS (O)

# A2020C44 GPIO MODE4 GPIO Mode Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name		GPI	O39			GPI	038				GPIO3	7			GPIO36	6	
Type		W	Ю			W	/O				WO				WO		
Reset	0	0	0	0	0	0	0	0		0	0	0		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		GPI	O35			GPI	034			GPI	O33			GPI	O32		
Type		W	Ю			W	/O			W	/O			WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	



**Overview** For bitwise access of GPIO\_MODE4

Bit(s) M	Inemonic	Name	Description
31:28		GPIO39	Bitwise SET operation for Aux. mode of SIM1_SCLK 0: Keep 1: SET bits
27:24		GPIO38	Bitwise SET operation for Aux. mode of SIM1_SRST 0: Keep 1: SET bits
22:20		GPIO37	Bitwise SET operation for Aux. mode of SIM1_SIO 0: Keep 1: SET bits
18:16		GPIO36	<b>Bitwise SET operation for Aux. mode of MCDA3</b> 0: Keep 1: SET bits
15:12		GPIO35	<b>Bitwise SET operation for Aux. mode of MCDA2</b> 0: Keep 1: SET bits
11:8		GPIO34	<b>Bitwise SET operation for Aux. mode of MCDA1</b> 0: Keep 1: SET bits
7:4		GPIO33	Bitwise SET operation for Aux. mode of MCDA0 0: Keep 1: SET bits
3:0		GPIO32	Bitwise SET operation for Aux. mode of MCCMO 0: Keep 1: SET bits

# A2020C48 GPIO MODE4 GPIO Mode Control

# 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name		GPI	039			GPI	038				GPIO3	7		GPIO36			
Type		W	O.			WO				WO					WO		
Reset	0	0	0	0	0	0	0	0		0	0	0		0 0 0		0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		GPI	O35			GPI	034			GPI	O33			GPI	032		
Type		WO				WO			WO					WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**Overview** For bitwise access of GPIO\_MODE4

Bit(s) Mne	monic Name	Description
31:28	GPIO39	Bitwise CLR operation for Aux. mode of SIM1_SCLK  0: Keep  1: CLR bits
27:24	GPIO38	<b>Bitwise CLR operation for Aux. mode of SIM1_SRST</b> 0: Keep 1: CLR bits
22:20	GPIO37	<b>Bitwise CLR operation for Aux. mode of SIM1_SIO</b> 0: Keep 1: CLR bits
18:16	GPIO36	<b>Bitwise CLR operation for Aux. mode of MCDA3</b> 0: Keep 1: CLR bits



Bit(s) M	nemonic Name	Description
15:12	GPIO35	<b>Bitwise CLR operation for Aux. mode of MCDA2</b> 0: Keep 1: CLR bits
11:8	GPIO34	<b>Bitwise CLR operation for Aux. mode of MCDA1</b> 0: Keep 1: CLR bits
7:4	GPIO33	<b>Bitwise CLR operation for Aux. mode of MCDA0</b> 0: Keep 1: CLR bits
3:0	GPIO32	<b>Bitwise CLR operation for Aux. mode of MCCM0</b> 0: Keep 1: CLR bits

#### A2020C50 GPIO MODE5 GPIO Mode Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			GPIO4	7			GPIO4	6		(	GPIO4	5	GPIO44			
Type			RW				RW				RW		RW			
Reset		0	0	0		0	0	0		0	0	0	0	0 0 0 0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPI	043			GPI	042			GPI	041			GPI	040	
Type		R'	W			RW RW 1				R	W					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO aux. mode

Bit(s) Mnemoni	ic Name	Description
30:28	GPIO47	Aux. mode of GPIO_47  0: GPIO47 (IO) 1: MA_SPI1_CS1 (O) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: DEBUGMON2 (IO) 8: Reserved 9: Reserved
26:24	GPIO46	Aux. mode of GPIO_46  0: GPIO46 (IO) 1: MA_SPIO_CS1 (O) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: DEBUGMON1 (IO) 8: Reserved 9: Reserved
22:20	GPIO45	Aux. mode of GPIO_45  0: GPIO45 (IO) 1: SRCLKENAI (I) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved



Bit(s)	Mnemonic	Name	Description
			8: Reserved 9: Reserved
19:16		GPIO44	Aux. mode of GPIO_44
			0: GPIO44 (IO) 1: LSCE1_B1 (O) 2: DISP_PWM (O) 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: DEBUGMON0 (IO) 8: DEBUGMON6 (IO)
			9: Reserved
15:12		GPIO43	Aux. mode of GPIO_43
10.12			0: GPIO43 (IO) 1: LPTE (I) 2: EINT6 (I) 3: CMCSK (I) 4: CMCSD2 (I) 5: SFSIN (O) 6: Reserved 7: DEBUGMON7 (IO) 8: DEBUGMIN7 (I) 9: SDA1 (IO)
11:8		GPIO42	Aux. mode of GPIO_42
			0: GPIO42 (IO) 1: LSA0DA0 (O) 2: LSCE1_B0 (O) 3: CMMCLK (O) 4: Reserved 5: SFSOUT (O) 6: Reserved 7: DEBUGMON8 (IO) 8: CLKO5 (O) 9: MA_SPI2_B_MISO (O)
7:4		GPIO41	Aux. mode of GPIO_41  0: GPIO41 (IO) 1: LSDA0 (IO) 2: EINT5 (I) 3: CMCSD1 (I) 4: WIFITOBT (I) 5: SFSCK (O) 6: DEBUGMIN6 (I) 7: DEBUGMON6 (IO) 8: SDA1 (IO) 9: MA_SPI2_B_MOSI (O)
3:0		GPIO40	Aux. mode of GPIO_40  0: GPIO40 (IO)  1: LSCK0 (O)  2: Reserved  3: CMPDN (O)  4: Reserved  5: SFSHOLD (O)  6: Reserved  7: DEBUGMON10 (IO)  8: Reserved  9: MA_SPI2_B_SCK (O)

A2020C54 GPIO MODE5 GPIO Mode Control

0000000



# \_SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		(	GPIO4	7			GPIO4	6			GPIO4	5		GPI	044	
Type			WO				WO				WO			W	O.	
Reset		0	0	0		0	0	0		0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPI	043			GPI	042			GPI	041			GPI	040	
Type		W	/O			W	/O			W	/O			W	Ю	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_MODE5

Bit(s) Mnemonic	Name	Description
30:28	GPIO47	Bitwise SET operation for Aux. mode of LSCK
		0: Keep 1: SET bits
26:24	GPIO46	Bitwise SET operation for Aux. mode of LSCE_B
		0: Keep 1: SET bits
22:20	GPIO45	Bitwise SET operation for Aux. mode of LSRSTB
		0: Keep 1: SET bits
19:16	GPIO44	Bitwise SET operation for Aux. mode of SDA28
		0: Keep 1: SET bits
15:12	GPIO43	Bitwise SET operation for Aux. mode of SCL28
		0: Keep 1: SET bits
11:8	GPIO42	Bitwise SET operation for Aux. mode of SIM2_SCLK
		0: Keep 1: SET bits
7:4	GPIO41	Bitwise SET operation for Aux. mode of SIM2_SRST
		0: Keep 1: SET bits
3:0	GPIO40	Bitwise SET operation for Aux. mode of SIM2_SIO
		0: Keep 1: SET bits

# A2020C58 GPIO\_MODE5 GPIO Mode Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			GPIO4	7			GPIO4	6		(	GPIO4	5		GPI	044	
Type			WO				WO				WO			W	Ю	
Reset		0	0	0		0	0	0		0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPI	043			GPI	042			GPI	041			GPI	040	
Type		W	O'			W	Ю			V	/O			W	Ю	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_MODE5

Bit(s) Mne	monic Name	Description
30:28	GPIO47	Bitwise CLR operation for Aux. mode of LSCK
		O: Keep
		1: CLR bits



Bit(s) N	Inemonic	Name	Description
26:24		GPIO46	Bitwise CLR operation for Aux. mode of LSCE_B 0: Keep 1: CLR bits
22:20		GPIO45	Bitwise CLR operation for Aux. mode of LSRSTB 0: Keep 1: CLR bits
19:16		GPIO44	Bitwise CLR operation for Aux. mode of SDA28 0: Keep 1: CLR bits
15:12		GPIO43	Bitwise CLR operation for Aux. mode of SCL28 0: Keep 1: CLR bits
11:8		GPIO42	Bitwise CLR operation for Aux. mode of SIM2_SCLK 0: Keep 1: CLR bits
7:4		GPIO41	Bitwise CLR operation for Aux. mode of SIM2_SRST 0: Keep 1: CLR bits
3:0		GPIO40	Bitwise CLR operation for Aux. mode of SIM2_SIO 0: Keep 1: CLR bits

# A2020C60 GPIO MODE6 GPIO Mode Control

#### 00011110

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														(	GPIO48	3
Type															RW	
Reset														0	0	0

**Overview** Configures GPIO aux. mode

Bit(s) Mnemonic	Name	Description
2:0	GPIO48	Aux. mode of GPIO_48  0: GPIO48 (IO) 1: MA_SPI3_CS1 (O) 2: Reserved 3: Reserved 4: Reserved
		5: Reserved 6: Reserved 7: DEBUGMON5 (IO) 8: Reserved 9: Reserved

# A2020C64 GPIO MODE6 GPIO Mode Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														(	GPIO48	3
Type															WO	
Reset														0	0	0

**Overview** For bitwise access of GPIO\_MODE6

Bit(s) Mne	monic Name	Description
2:0	GPIO48	Bitwise SET operation for Aux. mode of LSDA  0: Keep 1: SET bits

# A2020C68 GPIO MODE6 GPIO Mode Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														(	GPIO48	3
Type															WO	
Reset														0	0	0

**Overview** For bitwise access of GPIO\_MODE6

Bit(s) Mnem	onic Name	Description
2:0	GPIO48	<b>Bitwise CLR operation for Aux. mode of LSDA</b> 0: Keep 1: CLR bits

# A2020D00 GPIO TDSEL0 GPIO TDSEL Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19 18		17	16
Name	GPI	015	GPI	014	GPI	013	GPI	012	GPI	011	GPI	010	GP	IO9	GP	[08
Type	R	W	R'	W	R	W	R'	W	R'	W	R	W	RW		RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5 4		3	2	1	0
Name	GP	IO7	GP	106	GP	IO5	GP	[04	GP	<b>IO3</b>	GP	IO2	GP	IO1	GP	00
Type	R	W	R'	W	R	W	R'	W	R'	W	R	W	R	W	R	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** GPIO TX duty control register

Bit(s)	Mnemonic	Name	Description
31:30	GPIO15	GPIO15_TDSEL	<b>GPIO15 Tx duty control</b>
29:28	GPIO14	GPIO14_TDSEL	<b>GPIO14 Tx duty control</b>
27:26	GPIO13	GPIO13_TDSEL	<b>GPIO13 Tx duty control</b>
25:24	GPIO12	GPIO12_TDSEL	<b>GPIO12 Tx duty control</b>
23:22	GPIO11	GPIO11_TDSEL	<b>GPIO11 Tx duty control</b>
21:20	GPIO10	GPIO10_TDSEL	<b>GPIO10 Tx duty control</b>
19:18	GPIO9	GPIO9_TDSEL	<b>GPIO9 Tx duty control</b>
17:16	GPIO8	GPIO8_TDSEL	<b>GPIO8 Tx duty control</b>
15:14	GPIO7	GPIO7_TDSEL	<b>GPIO7 Tx duty control</b>



Bit(s)	Mnemonic	Name	Description
13:12	GPIO6	GPIO6_TDSEL	<b>GPIO6 Tx duty control</b>
11:10	GPIO5	GPIO5_TDSEL	<b>GPIO5 Tx duty control</b>
9:8	GPIO4	GPIO4_TDSEL	<b>GPIO4 Tx duty control</b>
7:6	GPIO3	GPIO3_TDSEL	<b>GPIO3 Tx duty control</b>
5:4	GPIO2	GPIO2_TDSEL	<b>GPIO2 Tx duty control</b>
3:2	GPIO1	GPIO1_TDSEL	<b>GPIO1 Tx duty control</b>
1:0	GPI00	GPIOO_TDSEL	<b>GPIOO Tx duty control</b>

# A2020D04 $\frac{\text{GPIO TDSEL0}}{\text{SET}}$ GPIO TDSEL Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	O15	GPI	014	GPI	013	GPI	012	GPI	011	GPI	010	GPIO9		GP	108
Type	W	/O	W	O.	W	/O	W	O.	W	O.	W	/O	W	/O	WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GP	<b>IO</b> 7	GP	106	GP	IO5	GP	[04	GP	[03	GP	IO2	GP	IO1	GP	001
Type	W	/O	W	O.	W	/O	W	O.	W	O.	W	/O	W	/O	W	Ю
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_TDSEL

Bit(s)	Mnemonic	Name	Description
31:30	GPIO15	GPIO15_TDSEL	Bitwise SET operation of GPIO15_TDSEL Tx duty control
			0: Keep 1: SET bits
29:28	GPIO14	GPIO14_TDSEL	Bitwise SET operation of GPIO14_TDSEL Tx duty control
			0: Keep 1: SET bits
27:26	GPIO13	GPIO13_TDSEL	Bitwise SET operation of GPIO13_TDSEL Tx duty control
			0: Keep 1: SET bits
25:24	GPIO12	GPIO12_TDSEL	Bitwise SET operation of GPIO12_TDSEL Tx duty control
			0: Keep 1: SET bits
23:22	GPIO11	GPIO11_TDSEL	Bitwise SET operation of GPIO11_TDSEL Tx duty control
			0: Keep 1: SET bits
21:20	GPIO10	GPIO10_TDSEL	Bitwise SET operation of GPIO10_TDSEL Tx duty control
			0: Keep 1: SET bits
19:18	GPIO9	GPIO9_TDSEL	Bitwise SET operation of GPIO9_TDSEL Tx duty control
			0: Keep 1: SET bits
17:16	GPIO8	GPIO8_TDSEL	Bitwise SET operation of GPIO8_TDSEL Tx duty control
			0: Keep 1: SET bits
15:14	GPIO7	GPIO7_TDSEL	Bitwise SET operation of GPIO7_TDSEL Tx duty control
			0: Keep 1: SET bits
13:12	GPIO6	GPIO6_TDSEL	Bitwise SET operation of GPIO6_TDSEL Tx duty control
			0: Keep
			1: SET bits



Bit(s)	Mnemonic	Name	Description
11:10	GPIO5	GPIO5_TDSEL	Bitwise SET operation of GPIO5_TDSEL Tx duty control 0: Keep 1: SET bits
9:8	GPIO4	GPIO4_TDSEL	Bitwise SET operation of GPIO4_TDSEL Tx duty control 0: Keep 1: SET bits
7:6	GPIO3	GPIO3_TDSEL	Bitwise SET operation of GPIO3_TDSEL Tx duty control 0: Keep 1: SET bits
5:4	GPIO2	GPIO2_TDSEL	Bitwise SET operation of GPIO2_TDSEL Tx duty control 0: Keep 1: SET bits
3:2	GPIO1	GPIO1_TDSEL	Bitwise SET operation of GPIO1_TDSEL Tx duty control 0: Keep 1: SET bits
1:0	GPIO0	GPIO0_TDSEL	Bitwise SET operation of GPIOO_TDSEL Tx duty control 0: Keep 1: SET bits

# 

# 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19 18		17	16
Name	GPI	O15	GPI	014	GPI	O13	GPI	012	GPI	[011	GPI	010	GP	IO9	GP	108
Type	W	O O	W	O	W	/O	W	O.	W	Ю	W	O O	W	/O	WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GP	<b>IO7</b>	GP	106	GP	IO5	GP	[04	GP	IO3	GP	[02	GP	IO1	GP	00
Type	W	O'	W	O O	V	/O	W	O.	W	/O	W	O.	W	/O	W	O'
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### **Overview** For bitwise access of GPIO\_TDSEL

Bit(s)	Mnemonic	Name	Description
31:30	GPIO15	GPIO15_TDSEL	Bitwise CLR operation of GPIO15_TDSEL Tx duty control 0: Keep 1: CLR bits
29:28	GPIO14	GPIO14_TDSEL	<b>Bitwise CLR operation of GPIO14_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
27:26	GPIO13	GPIO13_TDSEL	<b>Bitwise CLR operation of GPIO13_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
25:24	GPIO12	GPIO12_TDSEL	<b>Bitwise CLR operation of GPIO12_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
23:22	GPIO11	GPIO11_TDSEL	<b>Bitwise CLR operation of GPIO11_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
21:20	GPIO10	GPIO10_TDSEL	<b>Bitwise CLR operation of GPIO10_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
19:18	GPIO9	GPIO9_TDSEL	<b>Bitwise CLR operation of GPIO9_TDSEL Tx duty control</b> 0: Keep



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
17:16	GPIO8	GPIO8_TDSEL	Bitwise CLR operation of GPIO8_TDSEL Tx duty control
			0: Keep 1: CLR bits
15:14	GPIO7	GPIO7_TDSEL	Bitwise CLR operation of GPIO7_TDSEL Tx duty control
			0: Keep 1: CLR bits
13:12	GPIO6	GPIO6_TDSEL	Bitwise CLR operation of GPIO6_TDSEL Tx duty control
			0: Keep 1: CLR bits
11:10	GPIO5	GPIO5_TDSEL	Bitwise CLR operation of GPIO5_TDSEL Tx duty control
			0: Keep 1: CLR bits
9:8	GPIO4	GPIO4_TDSEL	Bitwise CLR operation of GPIO4_TDSEL Tx duty control
			0: Keep 1: CLR bits
7:6	GPIO3	GPIO3_TDSEL	Bitwise CLR operation of GPIO3_TDSEL Tx duty control
			0: Keep 1: CLR bits
5:4	GPIO2	GPIO2_TDSEL	Bitwise CLR operation of GPIO2_TDSEL Tx duty control
			0: Keep 1: CLR bits
3:2	GPIO1	GPIO1 TDSEL	
3.2	Grivi	GLIOI_IDSEL	Bitwise CLR operation of GPIO1_TDSEL Tx duty control 0: Keep
			1: CLR bits
1:0	<b>GPIOO</b>	GPIO0_TDSEL	Bitwise CLR operation of GPIOO_TDSEL Tx duty control
			0: Keep 1: CLR bits

# A2020D10 GPIO TDSEL1 GPIO TDSEL Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	O31	GPI	030	GPI	029	GPI	028	GPI	027	GPI	026	GPI	<b>O25</b>	GPI	024
Type	R	W	R	W	R	W	R	W	R	W	R	W	R	W	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	O23	GPI	O22	GPI	021	GPI	020	GPI	019	GPI	018	GPI	017	GPI	016
Type	R	W	R	W	R	W	R	W	R'	W	R	W	R	W	R	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** GPIO TX duty control register

Bit(s)	Mnemonic	Name	Description
31:30	GPIO31	GPIO31_TDSEL	<b>GPIO31 Tx duty control</b>
29:28	GPIO30	GPIO30_TDSEL	<b>GPIO30 Tx duty control</b>
27:26	GPIO29	GPIO29_TDSEL	<b>GPIO29 Tx duty control</b>
25:24	GPIO28	GPIO28_TDSEL	<b>GPIO28 Tx duty control</b>
23:22	GPIO27	GPIO27_TDSEL	<b>GPIO27 Tx duty control</b>
21:20	GPIO26	GPIO26_TDSEL	<b>GPIO26 Tx duty control</b>
19:18	GPIO25	GPIO25_TDSEL	<b>GPIO25 Tx duty control</b>
17:16	GPIO24	GPIO24_TDSEL	<b>GPIO24 Tx duty control</b>
15:14	GPIO23	GPIO23_TDSEL	<b>GPIO23 Tx duty control</b>



Bit(s)	Mnemonic	Name	Description
13:12	GPIO22	GPIO22_TDSEL	<b>GPIO22 Tx duty control</b>
11:10	GPIO21	GPIO21_TDSEL	<b>GPIO21 Tx duty control</b>
9:8	GPIO20	GPIO20_TDSEL	<b>GPIO20 Tx duty control</b>
7:6	GPIO19	GPIO19_TDSEL	<b>GPIO19 Tx duty control</b>
5:4	GPIO18	GPIO18_TDSEL	<b>GPIO18 Tx duty control</b>
3:2	GPIO17	GPIO17_TDSEL	<b>GPIO17 Tx duty control</b>
1:0	GPIO16	GPIO16_TDSEL	<b>GPIO16 Tx duty control</b>

# A2020D14 $\frac{\text{GPIO TDSEL1}}{\text{SET}}$ GPIO TDSEL Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	O31	GPI	030	GPI	029	GPI	028	GPI	027	GPI	026	GPI	025	GPI	024
Type	W	/O	W	Ю	W	/O	W	O.	W	O.	W	/O	W	/O	W	O.
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	<b>O23</b>	GPI	022	GPI	021	GPI	020	GPI	019	GPI	018	GPl	017	GPI	016
Type	W	/O	W	Ю	W	/O	W	O.	W	O.	W	/O	W	/O	W	O.
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_TDSEL

Bit(s)	Mnemonic	Name	Description
31:30	GPIO31	GPIO31_TDSEL	Bitwise SET operation of GPIO31_TDSEL Tx duty control
			0: Keep 1: SET bits
29:28	GPIO30	GPIO30_TDSEL	Bitwise SET operation of GPIO30_TDSELTx duty control
			0: Keep 1: SET bits
27:26	GPIO29	GPIO29_TDSEL	Bitwise SET operation of GPIO29_TDSEL Tx duty control
			0: Keep 1: SET bits
25:24	GPIO28	GPIO28_TDSEL	Bitwise SET operation of GPIO28_TDSELTx duty control
			0: Keep 1: SET bits
23:22	GPIO27	GPIO27_TDSEL	Bitwise SET operation of GPIO27_TDSEL Tx duty control
			0: Keep 1: SET bits
21:20	GPIO26	GPIO26_TDSEL	Bitwise SET operation of GPIO26_TDSEL Tx duty control
			0: Keep 1: SET bits
19:18	GPIO25	GPIO25_TDSEL	Bitwise SET operation of GPIO25_TDSEL Tx duty control
			0: Keep 1: SET bits
17:16	GPIO24	GPIO24_TDSEL	Bitwise SET operation of GPIO24_TDSEL Tx duty control
			0: Keep 1: SET bits
15:14	GPIO23	GPIO23_TDSEL	Bitwise SET operation of GPIO23_TDSEL Tx duty control
			0: Keep 1: SET bits
13:12	GPIO22	GPIO22_TDSEL	Bitwise SET operation of GPIO22_TDSEL Tx duty control
			0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
11:10	GPIO21	GPIO21_TDSEL	Bitwise SET operation of GPIO21_TDSEL Tx duty control 0: Keep 1: SET bits
9:8	GPIO20	GPIO20_TDSEL	<b>Bitwise SET operation of GPIO20_TDSEL Tx duty control</b> 0: Keep 1: SET bits
7:6	GPIO19	GPIO19_TDSEL	<b>Bitwise SET operation of GPIO19_TDSEL Tx duty control</b> 0: Keep 1: SET bits
5:4	GPIO18	GPIO18_TDSEL	<b>Bitwise SET operation of GPIO18_TDSEL Tx duty control</b> 0: Keep 1: SET bits
3:2	GPIO17	GPIO17_TDSEL	<b>Bitwise SET operation of GPIO17_TDSEL Tx duty control</b> 0: Keep 1: SET bits
1:0	GPIO16	GPIO16_TDSEL	<b>Bitwise SET operation of GPIO16_TDSEL Tx duty control</b> 0: Keep 1: SET bits

# 

# 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	O31	GPI	030	GPI	029	GPI	028	GPI	027	GPI	026	GPI	<b>O25</b>	GPI	024
Type	W	O'	W	O	W	/O	W	O	W	O	W	O'	W	/O	W	O.
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	O23	GPI	022	GPI	021	GPI	020	GPI	019	GPI	018	GPI	017	GPI	016
Type	W	O'	W	O	W	/O	W	O	W	O	W	O'	W	/O	W	O.
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### **Overview** For bitwise access of GPIO\_TDSEL

Bit(s)	Mnemonic	Name	Description
31:30	GPIO31	GPIO31_TDSEL	<b>Bitwise CLR operation of GPIO31_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
29:28	GPIO30	GPIO30_TDSEL	<b>Bitwise CLR operation of GPIO30_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
27:26	GPIO29	GPIO29_TDSEL	<b>Bitwise CLR operation of GPIO29_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
25:24	GPIO28	GPIO28_TDSEL	Bitwise CLR operation of GPIO28_TDSEL Tx duty control 0: Keep 1: CLR bits
23:22	GPIO27	GPIO27_TDSEL	Bitwise CLR operation of GPIO27_TDSEL Tx duty control 0: Keep 1: CLR bits
21:20	GPIO26	GPIO26_TDSEL	Bitwise CLR operation of GPIO26_TDSEL Tx duty control 0: Keep 1: CLR bits
19:18	GPIO25	GPIO25_TDSEL	<b>Bitwise CLR operation of GPIO25_TDSEL Tx duty control</b> 0: Keep



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
17:16	GPIO24	GPIO24_TDSEL	Bitwise CLR operation of GPIO24_TDSEL Tx duty control
			0: Keep
15 14	CDIOO	CDIOOO EDGEI	1: CLR bits
15:14	GPIO23	GPIO23_TDSEL	Bitwise CLR operation of GPIO23_TDSEL Tx duty control 0: Keep
			1: CLR bits
13:12	GPIO22	GPIO22_TDSEL	Bitwise CLR operation of GPIO22_TDSEL Tx duty control
			0: Keep
			1: CLR bits
11:10	GPIO21	GPIO21_TDSEL	Bitwise CLR operation of GPIO21_TDSEL Tx duty control
			0: Keep 1: CLR bits
9:8	GPIO20	GPIO20 TDSEL	Bitwise CLR operation of GPIO20_TDSEL Tx duty control
5.6	di lozo	GI 1020_IDSEL	0: Keep
			1: CLR bits
7:6	GPIO19	GPIO19_TDSEL	Bitwise CLR operation of GPIO19_TDSEL Tx duty control
			0: Keep
			1: CLR bits
5:4	GPIO18	GPIO18_TDSEL	Bitwise CLR operation of GPIO18_TDSEL Tx duty control
			0: Keep 1: CLR bits
3:2	GPIO17	GPIO17 TDSEL	Bitwise CLR operation of GPIO17_TDSEL Tx duty control
0.2	<b>G1101.</b>	GI TOTY_TEGEE	0: Keep
			1: CLR bits
1:0	GPIO16	GPIO16_TDSEL	Bitwise CLR operation of GPIO16_TDSEL Tx duty control
			0: Keep
			1: CLR bits

# A2020D20 GPIO TDSEL2 GPIO TDSEL Control

0	0	0	0	0	0	0	0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	047	GPI	046	GPI	045	GPI	044	GPI	043	GPI	042	GPI	041	GPI	040
Type	R	W	R'	W	R	W	R	W	R'	W	R'	W	R	W	R	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	O39	GPI	038	GPI	037	GPI	036	GPI	O35	GPI	<b>O34</b>	GPI	O33	GPI	O32
Type	R	W	R'	W	R	W	R	W	R'	W	R'	W	R	W	R	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** GPIO TX duty control register

Bit(s)	Mnemonic	Name	Description
31:30	GPIO47	GPIO47_TDSEL	<b>GPIO47 Tx duty control</b>
29:28	GPIO46	GPIO46_TDSEL	<b>GPIO46 Tx duty control</b>
27:26	GPIO45	GPIO45_TDSEL	<b>GPIO45 Tx duty control</b>
25:24	GPIO44	GPIO44_TDSEL	<b>GPIO44 Tx duty control</b>
23:22	GPIO43	GPIO43_TDSEL	<b>GPIO43 Tx duty control</b>
21:20	GPIO42	GPIO42_TDSEL	<b>GPIO42 Tx duty control</b>
19:18	GPIO41	GPIO41_TDSEL	<b>GPIO41 Tx duty control</b>
17:16	GPIO40	GPIO40_TDSEL	<b>GPIO40 Tx duty control</b>
15:14	GPIO39	GPIO39_TDSEL	<b>GPIO39 Tx duty control</b>



Bit(s)	Mnemonic	Name	Description
13:12	GPIO38	GPIO38_TDSEL	<b>GPIO38 Tx duty control</b>
11:10	GPIO37	GPIO37_TDSEL	<b>GPIO37 Tx duty control</b>
9:8	GPIO36	GPIO36_TDSEL	<b>GPIO36 Tx duty control</b>
7:6	GPIO35	GPIO35_TDSEL	<b>GPIO35 Tx duty control</b>
5:4	GPIO34	GPIO34_TDSEL	<b>GPIO34 Tx duty control</b>
3:2	GPIO33	GPIO33_TDSEL	<b>GPIO33 Tx duty control</b>
1:0	GPIO32	GPIO32_TDSEL	<b>GPIO32 Tx duty control</b>

# A2020D24 $\frac{\text{GPIO TDSEL2}}{\text{SET}}$ GPIO TDSEL Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	047	GPI	046	GPI	045	GPI	044	GPI	043	GPI	042	GPI	041	GPI	040
Type	W	/O	W	Ю	W	/O	W	O.	W	O.	W	/O	W	/O	W	Ю
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	<b>O39</b>	GPI	038	GPI	037	GPI	036	GPI	O35	GPI	034	GPI	033	GPI	<b>O32</b>
Type	W	/O	W	Ю	W	/O	W	O.	W	O.	W	/O	W	/O	W	Ю
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO\_TDSEL

Bit(s)	Mnemonic	Name	Description
31:30	GPIO47	GPIO47_TDSEL	Bitwise SET operation of GPIO47_TDSEL Tx duty control
			0: Keep 1: SET bits
29:28	GPIO46	GPIO46_TDSEL	Bitwise SET operation of GPIO46_TDSEL Tx duty control
			0: Keep 1: SET bits
27:26	GPIO45	GPIO45_TDSEL	Bitwise SET operation of GPIO45_TDSEL Tx duty control
			0: Keep 1: SET bits
25:24	GPIO44	GPIO44_TDSEL	Bitwise SET operation of GPIO44_TDSEL Tx duty control
			0: Keep 1: SET bits
23:22	GPIO43	GPIO43_TDSEL	Bitwise SET operation of GPIO43_TDSEL Tx duty control
			0: Keep 1: SET bits
21:20	GPIO42	GPIO42_TDSEL	Bitwise SET operation of GPIO42_TDSEL Tx duty control
			0: Keep 1: SET bits
19:18	GPIO41	GPIO41_TDSEL	Bitwise SET operation of GPIO41_TDSEL Tx duty control
			0: Keep 1: SET bits
17:16	GPIO40	GPIO40_TDSEL	Bitwise SET operation of GPIO40_TDSEL Tx duty control
			0: Keep 1: SET bits
15:14	GPIO39	GPIO39_TDSEL	Bitwise SET operation of GPIO39_TDSEL Tx duty control
			0: Keep 1: SET bits
13:12	GPIO38	GPIO38_TDSEL	Bitwise SET operation of GPIO38_TDSEL Tx duty control
			0: Keep 1: SET bits





Bit(s)	Mnemonic	Name	Description
11:10	GPIO37	GPIO37_TDSEL	Bitwise SET operation of GPIO37_TDSEL Tx duty control 0: Keep 1: SET bits
9:8	GPIO36	GPIO36_TDSEL	<b>Bitwise SET operation of GPIO36_TDSEL Tx duty control</b> 0: Keep 1: SET bits
7:6	GPIO35	GPIO35_TDSEL	<b>Bitwise SET operation of GPIO35_TDSEL Tx duty control</b> 0: Keep 1: SET bits
5:4	GPIO34	GPIO34_TDSEL	<b>Bitwise SET operation of GPIO34_TDSEL Tx duty control</b> 0: Keep 1: SET bits
3:2	GPIO33	GPIO33_TDSEL	<b>Bitwise SET operation of GPIO33_TDSEL Tx duty control</b> 0: Keep 1: SET bits
1:0	GPIO32	GPIO32_TDSEL	<b>Bitwise SET operation of GPIO32_TDSEL Tx duty control</b> 0: Keep 1: SET bits

# A2020D28 $\frac{\text{GPIO TDSEL2}}{\text{CLR}}$ GPIO TDSEL Control

# 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	047	GPI	046	GPI	045	GPI	044	GPI	043	GPI	042	GPI	041	GPI	040
Type	W	Ю	W	O.	W	/O	W	O.	W	O.	W	Ю	W	/O	W	O'
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	O39	GPI	038	GPI	037	GPI	O36	GPI	O35	GPI	034	GPI	033	GPI	O32
Type	W	Ю	W	O.	W	/O	W	O.	W	O.	W	Ю	W	/O	W	O'
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### **Overview** For bitwise access of GPIO\_TDSEL

Bit(s)	Mnemonic	Name	Description
31:30	GPIO47	GPIO47_TDSEL	Bitwise CLR operation of GPIO47_TDSEL Tx duty control 0: Keep 1: CLR bits
29:28	GPIO46	GPIO46_TDSEL	Bitwise CLR operation of GPIO46_TDSEL Tx duty control 0: Keep 1: CLR bits
27:26	GPIO45	GPIO45_TDSEL	<b>Bitwise CLR operation of GPIO45_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
25:24	GPIO44	GPIO44_TDSEL	<b>Bitwise CLR operation of GPIO44_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
23:22	GPIO43	GPIO43_TDSEL	<b>Bitwise CLR operation of GPIO43_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
21:20	GPIO42	GPIO42_TDSEL	<b>Bitwise CLR operation of GPIO42_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
19:18	GPIO41	GPIO41_TDSEL	<b>Bitwise CLR operation of GPIO41_TDSEL Tx duty control</b> 0: Keep



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
17:16	GPIO40	GPIO40_TDSEL	Bitwise CLR operation of GPIO40_TDSEL Tx duty control
			0: Keep 1: CLR bits
15:14	GPIO39	GPIO39_TDSEL	Bitwise CLR operation of GPIO39_TDSEL Tx duty control
			0: Keep 1: CLR bits
13:12	GPIO38	GPIO38_TDSEL	Bitwise CLR operation of GPIO38_TDSEL Tx duty control
			0: Keep 1: CLR bits
11:10	GPIO37	GPIO37_TDSEL	Bitwise CLR operation of GPIO37_TDSEL Tx duty control
			0: Keep 1: CLR bits
9:8	GPIO36	GPIO36_TDSEL	Bitwise CLR operation of GPIO36_TDSEL Tx duty control
			0: Keep 1: CLR bits
7:6	GPIO35	GPIO35_TDSEL	Bitwise CLR operation of GPIO35_TDSEL Tx duty control
			0: Keep 1: CLR bits
5:4	GPIO34	GPIO34 TDSEL	Bitwise CLR operation of GPIO34_TDSEL Tx duty control
J.4	GF1034	GF1034_1D3EL	0: Keep
			1: CLR bits
3:2	GPIO33	GPIO33_TDSEL	Bitwise CLR operation of GPIO33_TDSEL Tx duty control
			0: Keep 1: CLR bits
1:0	GPIO32	GPIO32 TDSEL	
1.0	Griusa	GF1U32_1D3EL	Bitwise CLR operation of GPIO32_TDSEL Tx duty control 0: Keep
			1: CLR bits

# A2020D30 GPIO TDSEL3 GPIO TDSEL Control

0	0	0	0	0	0	0	0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										_		-			GPI	048
Type															R'	W
Reset															0	0

**Overview** GPIO TX duty control register

Bit(s)	Mnemonic	Name	Description
1:0	GPIO48	GPIO48_TDSEL	GPIO48 Tx duty control

# A2020D34 GPIO TDSEL3 GPIO TDSEL Control

## 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															GPI	048



Type								W	О
Reset								0	0

**Overview** For bitwise access of GPIO\_TDSEL

Bit(s) Mnemonic	Name	Description
1:0 <b>GPIO48</b>	GPIO48_TDSEL	Bitwise SET operation of GPIO48_TDSEL Tx duty control 0: Keep 1: SET bits

# $\begin{array}{ccc} \textbf{A2020D38} & \frac{\textbf{GPIO\_TDSEL3}}{\textbf{CLR}} \ \textbf{GPIO TDSEL Control} \end{array}$

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															GPI	048
Type															W	O.
Reset															0	0

**Overview** For bitwise access of GPIO\_TDSEL

Bit(s) Mnemonic	Name	Description
1:0 <b>GPIO48</b>	GPIO48_TDSEL	Bitwise CLR operation of GPIO48_TDSEL Tx duty control  0: Keep  1: CLR bits

### A2020E00 CLK OUTO CLK Out Selection Control

0000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														CLK_	OUTO	
Type													RW			
Reset													0	1	0	0

**Overview** CLK OUTO Setting

Bit(s) Mnemonic Name	Description	
3:0 <b>CLK_OUTO</b> CFG0	Selects clock output for CLKO_0	
	[0]: Reserved	
	[1]: f26m_mcusys_ck	
	[2]: Reserved	
	[3]: Reserved	
	[4]: f32k_mcusys_ck	
	[5]: Reserved	
	[6]: Reserved	
	[7]: Reserved	
	[8]: Reserved	
	[9]: Reserved	
	[10]: Reserved	
	[11]: Reserved	
	[12]: Reserved	
	[13]: Reserved	



Bit(s) Mnemonic Name	Description	
	[14]: Reserved	
	[15]: Reserved	

# A2020E10 CLK\_OUT1 CLK Out Selection Control

#### 0000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														CLK_	OUT1	
Type													RW			
Reset														-		-

**Overview** CLK OUT1 setting

Bit(s)	Mnemonic	Name	Description	
3:0	CLK_OUT1	CFG1	Selects clock output for CLKO_1	
			[0]: Reserved	
			[1]: f26m_mcusys_ck	
			[2]: Reserved	
			[3]: Reserved	
			[4]: f32k_mcusys_ck	
			[5]: Reserved	
			[6]: Reserved	
			[7]: Reserved	
			[8]: Reserved	
			[9]: Reserved	
			[10]: Reserved	
			[11]: Reserved	
			[12]: Reserved	
			[13]: Reserved	
			[14]: Reserved	
			[15]: Reserved	

# A2020E20 CLK OUT2 CLK Out Selection Control

#### 0000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														CLK_	OUT2	
Type													RW			
Reset													0	1	0	0

**Overview** CLK OUT2 setting

Bit(s) Mnemonic Name	Description	
3:0 CLK_OUT2 CFG2	Selects clock output for CLKO_2	
	[0]: Reserved	
	[1]: f26m_mcusys_ck	
	[2]: Reserved	
	[3]: Reserved	
	[4]: f32k_mcusys_ck	
	[5]: Reserved	
	[6]: Reserved	
	[7]: Reserved	



Bit(s) Mnemonic Name	Description
	[8]: Reserved
	[9]: Reserved
	[10]: Reserved
	[11]: Reserved
	[12]: Reserved
	[13]: Reserved
	[14]: Reserved
	[15]: Reserved

### A2020E30 CLK OUT3 CLK Out Selection Control

•	^	^	^	^	^	^	4
	O						7
٠,	٧,	.,	.,	₹,	.,	.,	

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														CLK_	OUT3	
Type													RW			
Reset													0	1	0	0

**Overview** CLK OUT3 setting

Bit(s) Mnemonic Name	Description
3:0 <b>CLK_OUT3</b> CFG3	Selects clock output for CLKO_3
	[0]: Reserved
	[1]: f26m_mcusys_ck
	[2]: Reserved
	[3]: Reserved
	[4]: f32k_mcusys_ck
	[5]: Reserved
	[6]: Reserved
	[7]: Reserved
	[8]: Reserved
	[9]: Reserved
	[10]: Reserved
	[11]: Reserved
	[12]: Reserved
	[13]: Reserved
	[14]: Reserved
	[15]: Reserved

# A2020E40 CLK OUT4 CLK Out Selection Control

#### 0000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														CLK_	OUT4	
Type													RW			
Reset																

**Overview** CLK OUT4 setting

Bit(s) Mnemonic Name	Description	
3:0 <b>CLK_OUT4</b> CFG4	Selects clock output for CLKO_4	
	[0]: Reserved	
	[1]: f26m_mcusys_ck	



Bit(s) Mnemonic Name	Description
	[2]: Reserved
	[3]: reserved
	[4]: f32k_mcusys_ck
	[5]: Reserved
	[6]: Reserved
	[7]: Reserved
	[8]: Reserved
	[9]: Reserved
	[10]: Reserved
	[11]: Reserved
	[12]: Reserved
	[13]: Reserved
	[14]: Reserved
	[15]: Reserved

# A2020E50 CLK OUT5 CLK Out Selection Control

0000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														CLK_	OUT5	
Type													RW			
Reset													0	1	0	0

**Overview** CLK OUT5 setting

Bit(s) Mnemonic Name	Description
3:0 CLK_OUT5 CFG5	Selects clock output for CLKO_5
	[0]: Reserved
	[1]: f26m_mcusys_ck
	[2]: Reserved
	[3]: Reserved
	[4]: f32k_mcusys_ck
	[5]: Reserved
	[6]: Reserved
	[7]: Reserved
	[8]: Reserved
	[9]: Reserved
	[10]: Reserved
	[11]: Reserved
	[12]: Reserved
	[13]: Reserved
	[14]: Reserved
	[15]: Reserved



# 28. MT2523 Top Clock Setting

This chapter defines the clock settings for MT2523.

# 28.1. MT2523 Clock Scheme

This chapter describes the following settings:

- CM4 MCU clock setting
- Peripheral BUS clock setting
- BSI clock setting
- Serial flash clock setting
- DSP clock setting
- DISP PWM clock
- CAM clock setting
- SLCD clock setting
- MSDC0 clock setting
- MSDC1 clock setting

The USB clock's frequency typically cannot be changed and so is not described in this chapter.






Figure 28-1. MT2523 clock scheme

# 28.2. Clock Setting Programming Guide

The clock settings of MT2523 are configured by CRs which control some clock dividers and MUXs. This chapter describes how to switch clock source/frequency for MT2523 system and peripheral devices.

Note that all clock sources should be enabled and stable when S/W switches to it. Follow the minimum VCORE voltage limitation, or there will be timing violation issues.



### 28.2.1. General Slow Clock Setting

There are three types of slow clocks, DCXO (CLKSQ) 26M, LFOSC 26M and 32K. CLKSQ 26M and LFOSC 26M are divided into 13M and 6.5M. You can select LFOSC for lower power or CLKSQ for more accuracy. CM4/BUS/SFC default clock is from CSW\_LP\_CLKSQ\_CK; you can switch to CSW\_LP\_LFOSC\_CK or other higher clock frequencies. The clock source of UART 0 ~ 3 is from CSW\_GP\_F26M\_CK. BT and audio 26M clock is from CLKSQ\_F26M\_CK. Other modules' slow clocks are derived from CSW\_LP\_F26M\_CK, e.g. PWM/GPTIMER/I2CO/I2C1/SPI/SENSOR\_DMA.

	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
		0: CLKSQ_F26M_CK (26MHz)	NA	0.9v
CCM ID CINCO CN	LP_CLKSQ_MUX_SEL =  *CLK_CONDD  (0xA201010C) bit[25:24]	1: CLKSQ_F13M_CK (13MHz)	NA	0.9v
CSW_LP_CLKSQ_CK		2: CLKSQ_F6P5M_CK (6.5MHz)	NA	0.9v
		3: RTC_F32K_CK (32kHz)	NA	0.9v

The configured CRs and steps are:

LP\_CLKSQ\_MUX\_SEL : 0xA201010C[25:24]

CHG\_LP\_CLKSQ =1 : 0xA21D0150[12]

MUX change will succeed when read 0xA21D0150[12] = 0.

	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
	LP_LFOSC_MUX_SEL = *CLK_CONDD (0xA201010C) bit[23:22]	0: LFOSC_F26M_CK (26MHz)	NA	0.9v
CCM ID IEOCC CK		1: LFOSC_F13M_CK (13MHz)	NA	0.9v
CSW_LP_LFOSC_CK		2: LFOSC_F6P5M_CK (6.5MHz)	NA	0.9v
		3: RTC_F32K_CK (32kHz)	NA	0.9v





The configured CRs and steps are:

LP\_ LFOSC\_MUX\_SEL : 0xA201010C[23:22]

CHG\_LP\_LFOSC =1 : 0xA21D0150[13]

MUX change will succeed when read 0xA21D0150[13] = 0.

	Mux select register	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
CCVV LD F3CV4 CV	LP_F26M_GFMUX_SEL =	0: CSW_LP_CLKSQ_CK	NA	0.9v
CSW_LP_F26M_CK	*CLK_CONDB (0xA2010104) bit[20]	1: CSW_LP_LFOSC_CK	NA	0.9v

The configured CRs and steps are:

LP\_F26M\_GFMUX\_SEL: 0xA2010104[20]

MUX change will succeed after 2T original clock + 2T target clock.

	Mux select register	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
	GP_F26M_GFMUX_SEL =	0: CLKSQ_F26M_CK (26MHz)	NA	0.9v
CSW_GP_F26M_CK	*CLK_CONDB (0xA2010104) bit[21]	1: LFOSC_F26M_CK (26MHz)	NA	0.9v

The configured CRs and steps are:

GP\_F26M\_GFMUX\_SEL: 0xA2010104[21]

MUX change will succeed after 2T original clock + 2T target clock.

### 28.2.2. CM4 MCU Clock Setting

The CM4 MCU clock supports slow clock, 104MHz and max. 208MHz (divided from PLL). CM4 MCU clock is CM4 CPU clock. CM4 and EMI/SFC/MM AHB BUS (MEMS) clock are derived from CM4 MCU clock and equals half of CM4 MCU clock frequency. EMI needs 50/50 duty clock, so none of 50/50 duty clock source is forbidden with pSRAM scenario.



	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
			0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
			1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
			2: UPLL_F104M_CK (104MHz)	*CLK_CONDA (0xA2010100) bit[8+1]=1	1.1v
		CM_MUX_SEL =     *CLK_CONDB     (0xA2010104)     bit[6:3]	3: MPLL_DIV3_CK (104MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+4]=1 *CLK_CONDA (0xA2010100) bit[16+7]=1	1.1v
CSW_CM_CK	CHG_CM = *ACFG_CLK_UPDATE (0XA21D0150) BIT[1]		4: HFOSC_DIV3_CK (104MHz)	*CLK_CONDA (0xA2010100) bit[0]=1 *CLK_CONDA (0xA2010100) bit[3]=1	1.1v
			5: MPLL_F208M_CK (208MHz)	*CLK_CONDA (0xA2010100) bit[16+2]=1	1.3v
			6: MPLL_DIV2_CK (156MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+5]=1	1.3v
			7: HFOSC_DIV1P5_CK (none 50/50 duty, forbidden)	*CLK_CONDA (0xA2010100) bit[0]=1	NA
			8: HFOSC_DIV2_CK (156MHz)	*CLK_CONDA (0xA2010100) bit[1]=1	1.3v

The configured CRs and steps are:





POWERFUL\_DIV\_EN : 0xA2010100[31:0]

PLL\_DIV\_EN=1 : 0xA2010104[31]

CM\_MUX\_SEL : 0xA2010104[6:3]

CHG\_CM =1 : 0xA21D0150[1]

MUX change will succeed when read 0xA21D0150[1] = 0.

# 28.2.3. Peripheral BUS Clock Setting

The Peripheral BUS clock supports slow clock, 52MHz and max. 62.4MHz. Peripheral BUS clock is for peripheral I2C\_D2D/I2C2/DMA/DMA\_AO/SPISLV clock and general BUS clock. Peripheral BUS clock can only run at max. 13MHz in 0.9v. Therefore, setting up BUS DCM signal "RG\_BUS\_FREE\_FSEL" to derive 13MHz clock from 26MHz is required. Refer to clock API for the setup method.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
			0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
			1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
CHG_BUS =  *ACFG_CLK_UPDATE (0XA21D0150) BIT[0]			2: UPLL_F62M_CK (62.4MHz)	*CLK_CONDA (0xA2010100) bit[8+3]=1	1.1v
	*ACFG_CLK_UPDATE	BUS_MUX_SEL = *CLK_CONDB (0xA2010104) bit[2:0]	3: MPLL_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+9]=1	1.1v
	(OVAZIDOISO) BII[0]		4: MPLL_DIV6_CK (52MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+4]=1 *CLK_CONDA (0xA2010100) bit[16+7]=1	1.1v
			5: HFOSC_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100) bit[5]=1	1.1v



Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
		6: HFOSC_DIV6_CK (52MHz)	*CLK_CONDA (0xA2010100) bit[0]=1 *CLK_CONDA (0xA2010100) bit[3]=1	1.1v

The configured CRs and steps are:

POWERFUL\_DIV\_EN : 0xA2010100[31:0]

PLL\_DIV\_EN=1 : 0xA2010104[31]

BUS\_MUX\_SEL : 0xA2010104[2:0]

CHG\_BUS =1 : 0xA21D0150[0]

MUX change will succeed when read 0xA21D0150[0] = 0.

# 28.2.4. BSI BUS Clock Setting

The BSI clock supports slow clock, 104MHz and max. 124.8MHz. BSI clock is for DCXO configuration BSI interface. BSI clock frequency should be bigger than or equal to twice of Peripheral BUS clock.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
		BSI_MUX_SEL = *CLK_CONDB	0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
	CHG BSI =		1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
CSW_BSI_CK *ACFG_CLK_UPDATE (0XA21D0150) BIT[5]	(0xA2010104) bit[19:17]	2: MPLL_DIV2P5_CK (none 50/50 duty 124.8MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+6]=1	1.1v	



Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
		3: MPLL_DIV3_CK (104MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+4]=1 *CLK_CONDA (0xA2010100) bit[16+7]=1	1.1v
		4: HFOSC_DIV2P5_CK (none 50/50 duty 124.8MHz)	*CLK_CONDA (0xA2010100) bit[2]=1	1.1v
		5: HFOSC_DIV3_CK (104MHz)	*CLK_CONDA (0xA2010100) bit[0]=1 *CLK_CONDA (0xA2010100) bit[3]=1	1.1v

The configured CRs and steps are:

POWERFUL\_DIV\_EN : 0xA2010100[31:0]

PLL\_DIV\_EN=1 : 0xA2010104[31]

BSI\_MUX\_SEL : 0xA2010104[19:17]

RG\_BSICSW\_FORCE\_ON=1 : 0xA201010C[5]

CHG\_BSI =1 : 0xA21D0150[5]

MUX change will succeed when read 0xA21D0150[5] = 0.

RG\_BSICSW\_FORCE\_ON=0 : 0xA201010C[5]



# 28.2.5. Serial Flash Clock Setting

The serial flash clock supports slow clock, 62.4MHz and max. 78MHz.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104 ) bit[31]=1	Min. vcore voltag e (typ)		
			0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v		
			1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v		
		2: MPLL_DIV3_CK (104MHz, forbidden)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+4]=1 *CLK_CONDA (0xA2010100 ) bit[16+7]=1	NA			
CSW_SFC_CK	CHG_SFC = *ACFG_CLK_UPDAT E (0XA21D0150)	SFC_MUX_SEL =     *CLK_CONDB     (0xA2010104)     bit[13:10]	3: MPLL_F125M_CK ( 124.8MHz, forbidden)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+3]=1	NA		
	BIT[3]		bit[13:10]	bit[13:10]	4: MPLL_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+5]=1	1.1v
			5: MPLL_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+9]=1	1.1v		
			6: HFOSC_DIV3_CK (104MHz, forbidden)	*CLK_CONDA (0xA2010100 ) bit[0]=1 *CLK_CONDA (0xA2010100 ) bit[3]=1	NA		



Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104 ) bit[31]=1	Min. vcore voltag e (typ)
		7: HFOSC_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100 ) bit[1]=1	1.1v
		8: HFOSC_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100 ) bit[5]=1	1.1v

The configured CRs and steps are:

POWERFUL\_DIV\_EN : 0xA2010100[31:0]

PLL\_DIV\_EN=1 : 0xA2010104[31]

SFC\_MUX\_SEL : 0xA2010104[13:10]

RG\_SFCCSW\_FORCE\_ON=1 : 0xA201010C[3]

CHG\_SFC =1 : 0xA21D0150[3]

MUX change will succeed when read 0xA21D0150[3] = 0.

RG\_SFCCSW\_FORCE\_ON=0 : 0xA201010C[3]

# 28.2.6. DSP Clock Setting

The DSP clock supports slow clock, 124.8MHz and max. 156MHz. DSP clock is for audio.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104 ) bit[31]=1	Min. vcore voltag e (typ)
		0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v	
	CHG_DSP =	DSP_MUX_SEL =	1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
CSW_DSP_CK *ACFG_CLK_UPDAT E (0XA21D0150) BIT[6]	*CLK_CONDB (0xA2010104) bit[30:28]	2: MPLL_DIV2_CK (156MHz)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+5]=1	1.3v	



Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104 ) bit[31]=1	Min. vcore voltag e (typ)
		3: MPLL_F138M_CK (none 50/50 duty 138.68MHz)	*CLK_CONDA (0xA2010100 ) bit[16+10]=1	1.3v
		4: MPLL_DIV2P5_CK (none 50/50 duty 124.8MHz)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+6]=1	1.1v
		5: UPLL_F125M_CK (none 50/50 duty 124.8MHz)	*CLK_CONDA (0xA2010100 ) bit[8+2]=1	1.1v
		6: HFOSC_DIV2_CK (156MHz)	*CLK_CONDA (0xA2010100 ) bit[1]=1	1.3v
		7: HFOSC_DIV2P5_CK (none 50/50 duty 124.8MHz)	*CLK_CONDA (0xA2010100 ) bit[2]=1	1.1v

### The configured CRs and steps are:

POWERFUL\_DIV\_EN : 0xA2010100[31:0]

PLL\_DIV\_EN=1 : 0xA2010104[31]

RG\_DSPCSW\_FORCE\_ON=1 : 0xA201010C[6]

DSP\_MUX\_SEL : 0xA2010104[30:28]

CHG\_DSP =1 : 0xA21D0150[6]

MUX change will succeed when read 0xA21D0150[6] = 0.

RG\_DSPCSW\_FORCE\_ON=0 : 0xA201010C[6]



# 28.2.7. DISP PWM Clock Setting

DISP PWM Clock supports slow clock, and 104MHz. DISP PWM clock is for display module.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104 ) bit[31]=1	Min. vcore voltag e (typ)		
		DISP_PWM_MU			0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
	CHG_DISP_PWM =  *ACFG_CLK_UPDAT  E (0XA21D0150)  BIT[9]		1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v		
			2: UPLL_F104M_CK (104MHz)	*CLK_CONDA (0xA2010100 ) bit[8+1]=1	1.1v		
			3: HFOSC_DIV3_CK (104MHz)	*CLK_CONDA (0xA2010100 ) bit[0]=1 *CLK_CONDA (0xA2010100 ) bit[3]=1	1.1v		

The configured CRs and steps are:

POWERFUL\_DIV\_EN : 0xA2010100[31:0]

PLL\_DIV\_EN=1 : 0xA2010104[31]

DISP\_PWM\_MUX\_SEL : 0xA2010104[27:26]

RG\_DISPPWMCSW\_FORCE\_ON=1 : 0xA201010C[9]

CHG\_DISP\_PWM =1 : 0xA21D0150[9]

MUX change will succeed when read 0xA21D0150[9] = 0.

RG\_DISPPWMCSW\_FORCE\_ON=0 : 0xA201010C[9]



# 28.2.8. CAM Clock Setting

The CAM clock supports slow clock, 48MHz and 312MHz. CAM clock is for camera module.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104 ) bit[31]=1	Min. vcore voltag e (typ)
	CSW_CAM_C *ACFG_CLK_UPDAT *CLK		0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
		CAM_MUX_SEL = *CLK_CONDB (0xA2010104) bit[23:22]	1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
CSW_CAM_C			2: UPLL_48M_CK (48MHz)	NA	1.1v
	BIT[7]		3: UPLL_F312M_CK (312MHz)	NA	1.1v

The configured CRs and steps are:

POWERFUL\_DIV\_EN : 0xA2010100[31:0]

PLL\_DIV\_EN=1 : 0xA2010104[31]

CAM\_MUX\_SEL : 0xA2010104[23:22]

RG\_CAMCSW\_FORCE\_ON=1 : 0xA201010C[7]

CHG\_CAM =1 : 0xA21D0150[7]

MUX change will succeed when read 0xA21D0150[7] = 0.

RG\_CAMCSW\_FORCE\_ON=0 : 0xA201010C[7]



# 28.2.9. SLCD Clock Setting

The SLCD clock supports slow clock, 78MHz, 104MHz, and max. 124.8MHz. SLCD clock is for display module.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104 ) bit[31]=1	Min. vcore voltag e (typ)
			0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
			1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
CHG_SLCD = *ACFG_CLK_UPDAT E (0XA21D0150) BIT[4]		2: MPLL_DIV2P5_CK (none 50/50 duty 124.8MHz)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+6]=1	1.1v	
	{RG_SLCD_CK_SE L, SLCD_MUX_SEL} = {*CLK_CONDD	3: MPLL_DIV3_CK (104MHz)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+4]=1 *CLK_CONDA (0xA2010100 ) bit[16+7]=1	1.1v	
		0) (0xA201010C) bit[21], *CLK_CONDB (0xA2010104) bit[16:14]}	4: MPLL_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+5]=1	1.1v
			5: HFOSC_DIV2P5_CK (none 50/50 duty 124.8MHz)	*CLK_CONDA (0xA2010100 ) bit[2]=1	1.1v
			6: HFOSC_DIV3_CK (104MHz)	*CLK_CONDA (0xA2010100 ) bit[0]=1 *CLK_CONDA (0xA2010100 ) bit[3]=1	1.1v
			7: HFOSC_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100 ) bit[1]=1	1.1v



Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104 ) bit[31]=1	Min. vcore voltag e (typ)
		8: MPLL_F125M_CK (124.5MHz 50/50 duty)	*CLK_CONDA (0xA2010100 ) bit[16+3]=1	1.1v

The configured CRs and steps are:

POWERFUL\_DIV\_EN : 0xA2010100[31:0]

PLL\_DIV\_EN=1 : 0xA2010104[31]

SLCD\_MUX\_SEL : 0xA2010104[16:14]

RG\_SLCD\_CK\_SEL : 0xA201010C[21]

RG\_SLCDCSW\_FORCE\_ON=1 : 0xA201010C[4]

 $CHG\_SLCD = 1$  : 0xA21D0150[4]

MUX change will succeed when read 0xA21D0150[4] = 0.

RG\_SLCDCSW\_FORCE\_ON=0 : 0xA201010C[4]

# 28.2.10. MSDC0 Clock Setting

The MSDC0 clock supports slow clock, 62.4MHz, 78MHz and max. 89.1MHz. MSDC0 clock is for eMMC0 module.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104 ) bit[31]=1	Min. vcore voltag e (typ)	
	F	{ RF_MSDC0_MS DC_CFG_CLKSR C_PATCH, RF_MSDC0_MS DC_CFG_PWS } = *MSDC0_MSDC _CFG (0xA0020000) bit {[23],[4:3]}	0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v	
	CHG_MSDC0 =		C_PATCH,	1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
CSW_MSDC0 _CK	*ACFG_CLK_UPDATE (0XA21D0150) BIT[10]		2: MPLL_DIV3P5_CK (89.1MHz)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+8]=1	1.3v	



Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104 ) bit[31]=1	Min. vcore voltag e (typ)
		3: MPLL_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+5]=1	1.2v
		4: MPLL_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+9]=1	1.1v
		5: HFOSC_DIV3P5_CK (89.1MHz)	*CLK_CONDA (0xA2010100 ) bit[4]=1	1.3v
		6: HFOSC_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100 ) bit[1]=1	1.2v
		7: HFOSC_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100 ) bit[5]=1	1.1v

The configured CRs and steps are:

POWERFUL\_DIV\_EN : 0xA2010100[31:0]

PLL\_DIV\_EN=1 : 0xA2010104[31]

RF\_MSDC0\_MSDC\_CFG\_CLKSRC\_PATCH : 0xA0020000[23]

RF\_MSDC0\_MSDC\_CFG\_PWS : 0xA0020000[4:3]

RG\_MSDC0CSW\_FORCE\_ON=1 : 0xA201010C[10]

CHG\_MSDC0 =1 : 0xA21D0150[10]

MUX change will succeed when read 0xA21D0150[10] = 0.

RG\_MSDC0CSW\_FORCE\_ON=0 : 0xA201010C[10]





# 28.2.11. MSDC1 Clock Setting

The MSDC1 clock supports slow clock, 62.4MHz, 78MHz and max. 89.1MHz. MSDC1 clock is for eMMC1 module.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104 ) bit[31]=1	Min. vcore voltag e (typ)
			0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
			1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
CSW_MSDC1 *ACFG_CLK_UPE		{RF_MSDC1_M SDC_CFG_CLKS RC_PATCH, RF_MSDC1_MS DC_CFG_PWS} = *MSDC1_MSDC _CFG (0xA0030000) bit {[23],[4:3]}	2: MPLL_DIV3P5_CK (89.1MHz)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+8]=1	1.3v
	CHG_MSDC1 = *ACFG_CLK_UPDATE		3: MPLL_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+5]=1	1.2v
	(0XA21D0150) BIT[11]		4: MPLL_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100 ) bit[16]=1 *CLK_CONDA (0xA2010100 ) bit[16+9]=1	1.1v
			5: HFOSC_DIV3P5_CK (89.1MHz)	*CLK_CONDA (0xA2010100 ) bit[4]=1	1.3v
			6: HFOSC_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100 ) bit[1]=1	1.2v
			7: HFOSC_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100 ) bit[5]=1	1.1v



# The configured CRs and steps are:

POWERFUL\_DIV\_EN : 0xA2010100[31:0]

PLL\_DIV\_EN=1 : 0xA2010104[31]

RF\_MSDC1\_MSDC\_CFG\_CLKSRC\_PATCH : 0xA0030000[23]

RF\_MSDC1\_MSDC\_CFG\_PWS : 0xA0030000[4:3]

RG\_MSDC1CSW\_FORCE\_ON=1 : 0xA201010C[11]

CHG MSDC1 =1 : 0xA21D0150[11]

MUX change will succeed when read 0xA21D0150[11] = 0.

RG\_MSDC1CSW\_FORCE\_ON=0 : 0xA201010C[11]



# 29. Power Management Unit

The power management unit (PMU) manages the power supply of the entire chip, such as baseband, processor, memory, camera, vibrator, and more. The digital part of PMU is integrated into the analog part (see Figure 29-1).

PMU includes the following analog functions for signal processing:

- Digital Core Buck Converter ( $V_{core}$ ): The buck converter is optimized for high efficiency and low quiescent current.
- LDO and power switch. Regulate battery voltage to lower voltage level.
- LED current sink (ISINK) switches: Sink current for the LCM module.
- Start-up (STRUP). Generates power on/off control sequence of start-up circuits.
- Pulse charger (PCHR). Controls battery charging.




Figure 29-1. MT2523 series PMU architecture



# 29.1. Power supply schemes

There are four battery input balls for regulator input. The recommended battery operation range is from 3.15V to 4.8V, which is suitable for Li-ion battery applications.

- 1) VBAT\_BUCK\_CTRL and VBAT\_CORE are power supplies for VCORE in buck mode, VBAT\_LDOS1 is the power supply for VCORE in LDO mode, VI018, VA18, VI028, VUSB and VDIG18.
- 2) There is a power switch between VBAT\_LDOS1 and PWRSW\_OUT to reduce sub-block power leakage current. PWRSW\_OUT supplies power for VA28, VCAMA, VBT, VMC and VIBR.
- 3) VSWXM and VSWDP power switches are supplied with power from VIO18.
- 4) VSWMP power switch is supplied with power from VIO28.

The LDO input power plan is shown in Table 29-1.

Table 29-1. LDO input power plan

Input power plan	Туре	Name
VBAT_BUCK_CTRL VBAT_VCORE	Buck	VCORE (buck mode)
VBAT_LDOS1	DLDO	VCORE (LDO mode)
VBAT_LDOS2=>PWRSW_OUT	ALDO	VA28
VBAT_LDOS2=>PWRSW_OUT	ALDO	VCAMA
VBAT_LDOS1	DLDO	VIO18
From VIO18	Power switch	VSWXM
From VIO18	Power switch	VSWDP
VBAT_LDOS2=>PWRSW_OUT	ALDO	VBT
VBAT_LDOS1	ALDO	VA18
VBAT_LDOS2	DLDO	VSF
VBAT_LDOS1	DLDO	VIO28
From VIO28	Power switch	VSWMP
VBAT_LDOS1	DLDO	VUSB
VBAT_LDOS2=>PWRSW_OUT	DLDO	VMC
VBAT_LDOS2=>PWRSW_OUT	DLDO	VIBR
VBAT_LDOS1	DVDD18_DIG	VDIG18



# 29.2. Voltage regulator




Figure 29-2. MT2523 series power domain

#### 29.2.1. LDO

PMU integrates 12 general low dropout regulators (LDO). Performance optimization is achieved using the APIs for different quiescent current, dropout voltage, line/load regulation, ripple rejection and output noise.



LDO is capable of maintaining its specified output voltage over a wide range of load current and input voltage, down to a very small difference between input and output voltages.

The LDO design includes features, such as discharge control, soft start and current limit. Before LDO is enabled, the output pin of LDO should be first discharged to avoid voltage accumulation on the capacitance. The soft-start limits inrush current and controls output-voltage rising time during power-up. The current limit is the current protection to limit LDO's output current and power dissipation.

There are three types of LDOs in PMU of the MT2523 series platform and the general LDO block diagram is shown in Figure 29-3. The analog LDO is optimized for low-frequency ripple rejection to reject VBAT ripples. The digital IO LDO is a linear regulator optimized for very low quiescent current. VDIG18 LDO is a linear regulator that can charge up a capacitor-type backup coin cell that supplies the RTC module.




Figure 29-3. General LDO block diagram

### 29.2.1.1. LDO types

LDO name Vout (Volt) Imax (mA) Description Type ALDO **VBT** 2.8 100 Bluetooth ALDO VA28 2.8 150 Audio **ALDO VA18** 1.8 2.5 **AUXADC ALDO VCAMA** 2.8 100 Camera sensor DLDO **VIO28** 150 Digital IO and Bluetooth 2.8 DLDO **VUSB** 3.3 80 **USB** DLDO **VIO18** 1.8 200 Digital IO 0.7~1.30 DLDO **VCORE** 20 Digital baseband DLDO **VIBR** 100 Vibrator 1.3/1.5/1.8/2/2.5/2.8/3/3.3 DLDO VMC 1.8/2.8/3.0/3.3 230 Memory card

Table 29-2. LDO types and brief specifications



Туре	LDO name	Vout (Volt)	lmax (mA)	Description
DLDO	VSF	1.86/3.0/3.3	100	Serial flash
Power Switch	VSWXM	1.8	70	Powered by VIO18 PSRAM I/O.
Power Switch	VSWDP	1.8	70	Powered by VIO18 Dedicated display
Power Switch	VSWMP	2.8	20	MIPI DSI analog

### 29.2.1.2. Regulator ON

There are three power modes configured by software when the regulator is on – **Normal** mode, **Lite** mode and **LP** mode. In power-on state, the regulators are powered on by normal mode to achieve fast power-on. The soft start feature limits the inrush current to avoid battery voltage drop. DIG18 LD0 is in **ULP** mode at power-off state.

#### 29.2.1.3. Regulator Off

Disabling the regulator and entering the shutdown mode will cause output voltage to discharge through N-MOSFET to ground. In shutdown mode, the quiescent current can be reduced to below  $0.1\mu$ A.

### 29.3. Low power mode

The device supports four low-power modes to achieve the best compromise in low power consumption.

The **ULP** mode LDO is only implemented in DIG18, VCOR\_LOD, VIO18, VIO28 and VSF.

LDO mode selection can be configured through the PSI register.

# 29.4. Pulse Charger (PCHR)

The charger controller senses the charger input voltage from either a standard AC-DC adapter or a USB charger. When the charger input voltage is within a pre-determined range, the charging process is activated. This detector can resist higher input voltage than other parts of the PMU.

# 29.4.1. Charger detection

Whenever an invalid charging source is detected (> 5.5V), the charger detector will stop the charging process immediately to prevent the chip even the device from burning out. In addition, if the charger-in level is not high enough (< 4.15V), the charger will also be disabled to avoid improper charging behavior.

### 29.4.2. Charging control

When the charger is active, the charger controller will manage the charging phase according to the battery status. During the charging period, the battery voltage is constantly monitored. The battery charger supports **pre-charge mode** (VBAT < 3.45V, PMU power-off state), **CC mode** (constant current mode or fast charging mode at the range 3.45V < VBAT < 4.2V) and **CV mode** (constant voltage mode) to optimize the charging process for Li-ion battery. Figure 29-4 and Figure 29-5 is the charging block/state diagram.






Figure 29-4. PCHR schematics






Figure 29-5. Charging control modes

#### Pre-charge mode

When the battery voltage is in the UVLO state, the charger will operate in the pre-charge mode. There are two steps in this mode. When the battery voltage is deeply discharged below 2.2V, PRECCO trickle charging current will be applied to the battery.

The PRECCO trickle charging current is about 550ms pulse 11mA current when VBAT is under 2.2V.

When the battery voltage exceeds 2.2V, called the PRECC1 stage, the closed-loop pre-charge will be enabled. The voltage drop across the external RSENSE is kept around 3.92mV (despite AC charger or USB host plug-in. The closed-loop pre-charge current can be calculated:

# AIROHIN-

### **MT2523 Series Reference Manual**

$$I_{PRECC1} = \frac{V_{SENSE}}{Rsense} = \frac{3.92mV}{Rsense}$$

#### Constant current mode

As the battery is charged up and over 3.45V, it can be switched to the CC mode. (CHR\_EN should be high.) In CC mode, several charging currents can be set by programming registers or the external RSENSE resistor. The charging current can be determined by CS\_VTH/RSENSE, where CS\_VTH is programmed by registers. For example, if RSENSE is selected as  $0.56\Omega$ , the CC mode charging current can be set from 7 to 150mA. It can accommodate the battery charger to various charger inputs with different current capabilities.

#### Constant voltage mode and over-voltage protection (OV)

When the battery voltage reaches about 4.2V, a constant voltage will be used for charging. This is called the full-voltage charging mode or constant-voltage charging mode in correspondence to a linear charger. When the battery voltage actually reaches 4.2V, the charging current will gradually decrease, and the end-of-charging process will start. This may prolong the charging and detecting period for acquiring optimized full charging volume. The charging process completes once the current automatically reaches zero using different batteries for optimization.

### **BC1.2 dead-battery support of Chinese standard**

MT2523 series supports dead-battery condition (called BC1.2). The specification protects dead-battery charging by timer and trickle current. Once the battery voltage is below 2.2V, a period (TUNIT) of trickle current (IUNIT) will be applied to the battery.

If the battery voltage is still below 2.2V after trickle current is applied, the charger will be disabled. On the other hand, if the battery voltage is raised to above 2.2V, the charger will enter the PRECC1 stage, and the charging current will be PRECC1 current.

Under the condition of battery voltage being from 2.2V to 3.45V, the charger will charge the battery with the PRECC1 current.

A dedicated 5-min (T1) timer will be timed out and disable the charger if the battery voltage is always below 2.7V under charging. Another 35-min (T2) timer will also be timed out and disable the charger if the battery voltage is always kept between 2.7V and 3.45V under charging.

The trickle current (IUNIT) and two dedicated timers will protect the charging action if the battery is dead.

# 29.5. Power On/Off sequence

PMU handles the power-on and power-off of the handset. If the battery voltage is neither in the UVLO state  $(V_{BAT} \geq UVLO_{VTHH})$  nor in thermal condition, there will be three methods to power on the handset.

- 1) Pulling the PWRKEY low (press PWRKEY).
- 2) Setting the PWRHOLD to high.
- 3) Plugging in a valid charger.

The power on/off sequence is shown in Figure 29-6 and Figure 29-7.






Figure 29-6. Power-on/off control sequence by pressing PWRKEY




Figure 29-7. Power-on/off control sequence by charger plug in



1) Pushing PWRKEY (pulling the PWRKEY pin to low level).

Pulling PWRKEY low is a typical method to turn on the handset. The system reset ends once all default-on regulators are sequentially turned on. After that, the baseband will send the BBWAKEUP signal back to PMIC for acknowledgement. To successfully power on the handset, PWRKEY should be kept low until PMIC receives BBWAKEUP from the baseband.

2) RTC module generates PWRHOLD to wake up the system.

If the RTC module is scheduled to wake up the handset at some time, the PWRHOLD signal will be directly sent to PMIC. In this case, PWRHOLD becomes high at specific moment and allows PMIC power-on. This is called the RTC alarm.

3) Valid charger plug-in (CHRIN voltage within valid range).

The charger plug-in will also turn on the handset if the charger is valid. When PMU\_CHGIN input voltage is greater than CHGIN\_VTHH and VSYS>UVLO, the handset will also be powered on.

#### **Under-voltage lockout (UVLO)**

The UVLO state in PMIC prevents start-up if the initial voltage of the main battery is below UVLO\_VTH. The judgment is done by VBATSNS. It ensures that the handset is powered on with the battery in good condition. The UVLO function is performed by a hysteretic comparator to ensure smooth power-on. In addition, when the battery voltage is getting lower, it will enter the UVLO state and PMIC will be turned off by itself, except for VRTC LDO, to prevent further discharging. Once PMIC enters the UVLO state, it will draw low quiescent current. RTC LDO will still be working until DDLO disables it.

#### **Deep discharge lockout (DDLO)**

PMIC will enter the deep discharge lockout (DDLO) state when the battery voltage drops below DDLO\_VTHL. In this state, VRTC LDO will be shut down. Otherwise, it will draw very low quiescent current to prevent further discharging or even damage to the cells.

#### <u>Reset</u>

PMIC contains a reset control circuit that takes effect at both power-up and power-down. The RESETB pin is held low in the beginning of power-up and returns to high after the pre-determined delay time. The delay time is controlled by a large counter, which uses the clock from the internal ring-oscillator. At power-off, the RESETB pin will return to low immediately without any delay.

#### Over-temperature protection

If the die temperature of PMIC exceeds 125°C (typical condition), PMIC will automatically disable all regulators except for VRTC. Once the over-temperature state is resolved, a new power-on sequence will be required to enable the regulators.

### 29.6. LED current sink (ISINK)

Maximum of two indicator LED drivers are supported. Figure 29-8 provides the usage of indicator LED drivers. The LED driver of MT2523 series supports PWM mode and breath mode. The LED current changing from small to large then descending is the breath mode. The breathing cycle time, including Trising\_1, Trising\_2, Ton, Toff, Tfalling 1, and Tfalling 2 period can be modified through software configuration of the registers.






Figure 29-8. ISINK block diagram

### 29.7. Vibrator driver

The VIBR driver power allows up to 100mA current for eccentric rotating mass (ERM) or coin type vibrator with programmable output voltage.

### 29.8. PMU AUXADC

The PMU auxiliary ADC includes the following functional blocks:

- Analog multiplexer: Selects signals from one of the input channels. The signal, such as temperature, are monitored and transferred to the voltage domain.
- 15-bit A/D converter: Converts the multiplexed input signal to 15-bit digital data.

The PMU auxiliary ADC input range and specification is shown in Table 29-3.

Channel	Application	Input range [V]
0	BATSNS	3.0 ~ 4.8
1	ISENSE 3.0 ~ 4.8	
2	VCDT	0~1.5
3	BATON 0.1~1.7	
Others	Internal use	N/A

Table 29-3. Application and input range of ADC channels



Address	Name	Widt h	Register Function
1D	RSTCFG3	8	Reset config 3
1E	<u>INTSTSO</u>	8	Interrupt status/clear 0
1F	INTSTS1	8	Interrupt status/clear 1
20	INTSTS2	8	Interrupt status/clear 2
21	INTSTS3	8	Interrupt status/clear 3
22	INTSTS4	8	Interrupt status/clear 4
23	INTSTS5	8	Interrupt status/clear 5
24	INTSTS6	8	Interrupt status/clear 6
25	<u>INTENO</u>	8	Interrupt enable 0
26	<u>INTEN1</u>	8	Interrupt enable 1
27	INTEN2	8	Interrupt enable 2
28	INTEN3	8	Interrupt enable 3
29	INTEN4	8	Interrupt enable 4
2A	INTEN5	8	Interrupt enable 5
2B	INTEN6	8	Interrupt enable 6
2C	INTMISC	8	interrupt misc register
2D	PONSTS	8	Power on source record register
2E	POFFSTS	8	Power off source record register
2F	PDNSTS0	8	Power exception shutdown status 0
30	PDNSTS1	8	Power exception shutdown status 1
31	PDNSTS2	8	Power exception shutdown status 2
32	PSSTS0	8	Power supply status 0 register
33	PSSTS1	8	Power supply status 1 register
34	PSSTS2	8	Power supply status 2 register
35	PSOCSTS0	8	Power supply Overcurrent status 0 register
36	PSOCSTS1	8	Power supply Overcurrent status 1 register
37	PSPGSTS0	8	Power supply PWRGOOD status 0 register
38	PSPGSTS1	8	Power supply PWRGOOD status 1 register
39	PSOMSTS0	8	Power supply Operational mode status 0 register
3A	PSOMSTS1	8	Power supply Operational mode status 1 register
3B	PSOMSTS2	8	Power supply Operational mode status 2 register
3C	<u>THMSTS</u>	8	Thermal Status
3D	WKFG_STS	8	Wake Up Fuel Gauge Status
40	<u>PSICTL</u>	8	PSI control register
41	<u>PSISTS</u>	8	PSI status register
48	PPCCFG0	8	PPC configruation 0 register
4A	PPCCFG2	8	PPC configruation 2 register
4B	PPCCTL0	8	PPC control 0 register
4D	SHDNCFG1	8	Shutdown configuration 1 register
87	CHR_CONO	8	Charger control register 0
88	CHR CON1	8	Charger Control Register 1
89	CHR_CON2	8	Charger Control Register 2
8A	CHR_CON3	8	Charger Control Register 3
8B	CHR_CON4	8	Charger Control Register 4
8D	CHR_CON6	8	Charger Control Register 6



8E	CHR_CON7	8	Charger Control Register 7			
8F	CHR CON7 H	8	Charger Control Register 7_H			
92	CHR_CON9	8	Charger Control Register 9			
93	CHR_CON10	8	Charger Control Register 10			
96	CHR_CON13	8	Charger Control Register 13			
97	CHR CON13 H	8	Charger Control Register 13_H			
99	CHR_CON15	8	Charger Control Register 15			
9A	CHR CON16	8	Charger Control Register 16			
9B	CHR CON16 H	8	Charger Control Register 16_H			
9C	CHR_CON17	8	Charger Control Register 17			
9D	CHR_CON18	8	Charger Control Register 18			
9E	CHR_CON19	8	Charger Control Register 19			
9F	CHR_CON20	8	Charger Control Register 20			
A0	CHR_CON21	8	Charger Control Register 21			
A1	CHR CON21 H	8	Charger Control Register 21_H			
A3	CHR_CON23	8	Charger Control Register 23			
A4	CHR_CON24	8	Charger Control Register 24			
A5	CHR_CON25	8	Charger Control Register 25			
AA	CHR_CON30	8	Charger Control Register 30			
AB	CHR_CON30 H	8	Charger Control Register 30_H			
AD	CHR_CON42	8	Charger Control Register 42			
AE	BATON_CONO	8	BATON Control Register 0			
ВО	CHR_CON44	8	Charger Control Register 44			
B1	CHR CON45	8	Charger Control Register 45			
B2	CHR CON45 H	8	Charger Control Register 45_H			
В3	CHR_CON46	8	Charger Control Register 46			
B4	CHR_CON46_ H	8	Charger Control Register 46_H			
B5	CHR_CON47	8	Charger Control Register 47			
DA	VA18CTL0	8	VA18 Control register 0			
DB	VA18CTL1	8	VA18 Control register 1			
E2	VA18PSIO	8	VA18 LDO PSI register0			
E3	VA18PSI1	8	VA18 LDO PSI register1			
E4	<u>VBTCTLO</u>	8	VBT Control register 0			
E5	<u>VACTLO</u>	8	VA Control register 0			
E6	<u>VCLDOCTLO</u>	8	VCORE LDO Control register 0			
E8	PSWCTL1	8	PSW Control register 1			
E9	VIO18CTLO	8	VIO18 Control register 0			
EA	<u>VSFCTL0</u>	8	VSF Control register 0			
EB	VIO28CTLO	8	VIO28 Control register 0			
EC	<u>VMCCTL0</u>	8	VMC Control register 0			
ED	<u>VUSBCTL0</u>	8	VUSB Control register 0			
EF	VUSBLD00	8	VUSBLD00			



F3	<b>VUSBLDOBFO</b>	8	VUSBLDOBFO
F5	VUSBPSIO	8	VUSB LDO PSI register0
F6	VUSBPSI1	8	VUSB LDO PSI register1
F7	VDIG18LD00	8	VDIG18LDO0
FB	VDIG18LDOBF <u>0</u>	8	VDIG18LDOBF0
FD	VCLD00	8	VCORE LDO register 0
FE	VCLD01	8	VCORE LDO register 1
101	VCLDOBF0	8	VCORE LDO buffer register 0
103	<u>VCLDOPSIO</u>	8	VCORE LDO PSI register 0
104	VCLDOPSI1	8	VCORE LDO PSI register 1
105	VCLDOPSI2	8	VCORE LDO PSI register 2
106	VCLDOPSI3	8	VCORE LDO PSI register 3
107	VCLDOPSI4	8	VCORE LDO PSI register 4
108	VCLDOPSI5	8	VCORE LDO PSI register 5
10A	VIO18LDO0	8	VIO18LDO0
10E	VIO18LDOBFO	8	VIO18LDOBFO
110	VIO18PSIO	8	VIO18 LDO PSI register0
111	VIO18PSI1	8	VIO18 LDO PSI register1
113	VSFLD00	8	VSFLD00
114	VSFLD01	8	VSFLD01
117	VSFLDOBFO	8	VSFLDOBF0
119	VSFPSI0	8	VSF LDO PSI register0
11A	VSFPSI1	8	VSF LDO PSI register1
11C	SMPSCTL0	8	SMPS Control Register 0
121	SMPSANA3	8	SMPS Analog Control Register 3
135	VCBUCK19	8	VCORE BUCK register 19
13E	VCBUCKPSIO	8	VCORE BUCK PSI register 0
13F	VCBUCKPSI1	8	VCORE BUCK PSI register 1
140	VCBUCKPSI2	8	VCORE BUCK PSI register 2
200	AUXADC ADC O	8	AUXADC ADC register 0
201	AUXADC_ADC O_H	8	AUXADC ADC register 0_H
202	AUXADC ADC 1	8	AUXADC ADC register 1
203	AUXADC ADC 1 H	8	AUXADC ADC register 1_H
204	AUXADC_ADC 2	8	AUXADC ADC register 2
205	AUXADC_ADC 2_H	8	AUXADC ADC register 2_H
206	AUXADC ADC 3	8	AUXADC ADC register 3
207	AUXADC_ADC 3_H	8	AUXADC ADC register 3_H
208	AUXADC_ADC 4	8	AUXADC ADC register 4
209	AUXADC ADC 4_H	8	AUXADC ADC register 4_H



AUXADC ADC 13	8	AUXADC ADC register 13
AUXADC_ADC 13_H	8	AUXADC ADC register 13_H
AUXADC_ADC 14	8	AUXADC ADC register 14
AUXADC_ADC 14_H	8	AUXADC ADC register 14_H
AUXADC_ADC 15	8	AUXADC ADC register 15
AUXADC_ADC 15_H	8	AUXADC ADC register 15_H
AUXADC ADC 19	8	AUXADC ADC register 19
AUXADC ADC 19 H	8	AUXADC ADC register 19_H
AUXADC ADC 20	8	AUXADC ADC register 20
AUXADC_ADC 20_H	8	AUXADC ADC register 20_H
AUXADC_ADC 21	8	AUXADC ADC register 21
AUXADC_ADC 21_H	8	AUXADC ADC register 21_H
AUXADC ADC 22	8	AUXADC ADC register 22
AUXADC_ADC 22_H	8	AUXADC ADC register 22_H
AUXADC ADC 23	8	AUXADC ADC register 23
AUXADC_ADC 23_H	8	AUXADC ADC register 23_H
AUXADC ADC 24	8	AUXADC ADC register 24
AUXADC_ADC 24_H	8	AUXADC ADC register 24_H
AUXADC ADC 25	8	AUXADC ADC register 25
AUXADC_ADC 25_H	8	AUXADC ADC register 25_H
AUXADC ADC 26	8	AUXADC ADC register 26
AUXADC_ADC 26_H	8	AUXADC ADC register 26_H
AUXADC_ADC 27	8	AUXADC ADC register 27
AUXADC_ADC 27_H	8	AUXADC ADC register 27_H
AUXADC_ADC 28	8	AUXADC ADC register 28
AUXADC_ADC 28_H	8	AUXADC ADC register 28_H
AUXADC_ADC 29	8	AUXADC ADC register 29
AUXADC_ADC 29_H	8	AUXADC ADC register 29_H
	13 AUXADC ADC 13 H  AUXADC ADC 14 AUXADC ADC 14 H  AUXADC ADC 15 AUXADC ADC 15 H  AUXADC ADC 19 AUXADC ADC 20 AUXADC ADC 20 H  AUXADC ADC 21 H  AUXADC ADC 21 H  AUXADC ADC 22 H  AUXADC ADC 22 H  AUXADC ADC 22 H  AUXADC ADC 23 H  AUXADC ADC 23 H  AUXADC ADC 24 H  AUXADC ADC 23 H  AUXADC ADC 24 H  AUXADC ADC 25 H  AUXADC ADC 24 H  AUXADC ADC 25 H  AUXADC ADC 26 H  AUXADC ADC 27 AUXADC ADC 28 AUXADC ADC 29 AUXADC ADC 28 H  AUXADC ADC 28 H  AUXADC ADC 29 AUXADC ADC 29 AUXADC ADC	13



Wioduic Ha	ime: PMIC_REG Da	asc auu	1635. (1011)			
23C	AUXADC ADC 30	8	AUXADC ADC register 30			
23D	AUXADC ADC 30_H	8	AUXADC1 ADC register 0_H			
23E	AUXADC ADC 31	8	AUXADC ADC register 31			
23F	AUXADC_ADC 31_H	8	AUXADC1 ADC register 1_H			
240	AUXADC ADC 32	8	AUXADC ADC register 32			
241	AUXADC_ADC 32_H	8	AUXADC1 ADC register 2_H			
242	AUXADC_ADC 33	8	AUXADC ADC register 33			
243	AUXADC ADC 33 H	8	AUXADC1 ADC register 3_H			
244	AUXADC ADC 34	8	AUXADC ADC register 34			
245	AUXADC_ADC 34_H	8	AUXADC1 ADC register 4_H			
246	AUXADC ADC 35	8	AUXADC ADC register 35			
247	AUXADC ADC 35 H	8	AUXADC ADC register 33_H			
248	AUXADC_ADC 36	8	AUXADC ADC register 36			
249	AUXADC_ADC 36_H	8	AUXADC ADC register _H			
24A	AUXADC_ADC 37	8	AUXADC ADC register 37			
24B	AUXADC ADC 37_H	8	AUXADC1 ADC register _H			
24C	AUXADC ADC 38	8	AUXADC ADC register 34_H			
24D	AUXADC ADC 38 H	8	AUXADC1 ADC register 34_H			
24E	AUXADC STA 0	8	AUXADC_STA0			
24F	AUXADC_STA O_H	8	AUXADC_STAO_H			
250	AUXADC STA 1	8	AUXADC_STA1			
251	AUXADC_STA 1_H	8	AUXADC_STA1_H			
2BE	AUXADC_LBA T2_4	8	AUXADC_LBAT2_4			
2BF	AUXADC LBA T2_4_H	8	AUXADC_LBAT2_4_H			
2C0	AUXADC_LBA T2_5	8	AUXADC_LBAT2_5			
2C1	AUXADC_LBA T2_5_H	8	AUXADC_LBAT2_5_H			
2EF	VBTLD00	8	VBT LDO register 0			
2F3	<u>VBTLDOBFO</u>	8	VBT LDO buffer register 0			
2F5	<u>VBTPSIO</u>	8	VBTP LDO PSI register0			
	<u> </u>					



2F6	VBTPSI1	8	VBTP LDO PSI register1			
2F8	VALDOO	8	VA LDO register 0			
2FC	VALDOBFO	8	VA LDO register 0  VA LDO buffer register 0			
2FE	VAPSIO	8	VA LDO builet register 0  VA LDO PSI register 0			
2FF	VAPSI1	8	VA LDO PSI register0  VA LDO PSI register1			
300	VCAMACTLO	8	VA LDO FSI registeri  VCAMA Control register 0			
302	VCAMALDO0	8	VCAMA Control register 0  VCAMALDO0			
303	VCAMALDO1	8	VCAMA LDO register 1			
306	VCAMALDOBF <u>0</u>	8	VCAMA LDO buffer register 0			
30A	PSWCTL0	8	PSW Control register 0			
30F	SWI018PSI	8	SWI018 LDO PSI register			
313	VIO28LDO0	8	VIO28LDO0			
317	VIO28LDOBFO	8	VIO28LDOBFO			
319	VIO28PSIO	8	VIO28 LDO PSI register0			
31A	VIO28PSI1	8	VIO28 LDO PSI register1			
31C	VMCLD00	8	VMCLD00			
31D	VMCLD01	8	VMCLD01			
320	<b>VMCLDOBFO</b>	8	VMCLDOBFO			
322	VMCPSI0	8	VMC LDO PSI register0			
323	VMCPSI1	8	VMC LDO PSI register1			
324	VIBRCTLO	8	VIBR Control register 0			
326	VIBRLDOO	8	VIBRLD00			
327	VIBRLD01	8	VIBRLD01			
32A	<u>VIBRLDOBFO</u>	8	VIBRLDOBFO			
32C	ISINKO_CONO	8	ISINKO Control Register 0			
32D	ISINKO_CON1	8	ISINKO Control Register 1			
32E	ISINKO_CON2	8	ISINKO Control Register 2			
330	ISINKO_CON4	8	ISINKO Control Register 4			
331	ISINKO_CON5	8	ISINKO Control Register 5			
332	ISINKO_CON6	8	ISINKO Control Register 6			
333	ISINK1_CONO	8	ISINK1 Control Register 0			
334	ISINK1_CON1	8	ISINK1 Control Register 1			
335	ISINK1 CON2	8	ISINK1 Control Register 2			
337	ISINK1_CON4	8	ISINK1 Control Register 4			
338	ISINK1_CON5	8	ISINK1 Control Register 5			
339	ISINK1_CON6	8	ISINK1 Control Register 6			
33A	ISINK2_CON1	8	ISINK2 Control Register 1			
33C	ISINK3_CON1	8	ISINK3 Control Register 1			
33F	ISINK_ANAO_	8	ISINKS ACD Interface 0 High			
	<u>H</u> ISINK_EN_CT					
344	RL_Low	8	ISINK Enable control Low			
345	ISINK EN CT RL High	8	ISINK Enable control High			
346	ISINK MODE CTRL	8	ISINK mode control			



1 <b>D</b>			RSTCFG3		Reset config 3			00
Bit	7	6	5	4	3	2	1	0
Name						WDTRST B_STAT US		
Type						RO		
Reset						0		

Bit(s)	Name	Description
		WDTRSTB reset status
2	WDTRSTB_STATUS	1'b0: No occured
		1'b1: Occurred

Interru

1E

INTSTS0

pt
status/
clear 0

Bit	7	6	5	4	3	2	1	0
Name	ints_dldo _pg_f	ints_dldo _pg_r	ints_dldo _oc_f	ints_dldo _oc_r	ints_aldo _pg_f	ints_aldo _pg_r	ints_aldo _oc_f	ints_aldo _oc_r
Type	W1C							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	ints_dldo_pg_f	
6	ints_dldo_pg_r	
5	ints_dldo_oc_f	
4	ints_dldo_oc_r	
3	ints_aldo_pg_f	
2	ints_aldo_pg_r	
1	ints_aldo_oc_f	
0	ints_aldo_oc_r	

Bit	7	6	5	4	3	2	1	0
Name	ints_pke ylp_f	ints_pke ylp_r	ints_vc_l do_oc_f	ints_vc_l do_oc_r	ints_vcor e_pg_f	ints_vcor e_pg_r	ints_vc_ buck_oc _f	ints_vc_ buck_oc _r
Type	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	ints_pkeylp_f	
6	ints_pkeylp_r	



21

# **MT2523 Series Reference Manual**

Bit(s)	Name	Description
5	ints_vc_ldo_oc_f	
4	ints_vc_ldo_oc_r	
3	ints_vcore_pg_f	
2	ints_vcore_pg_r	
1	ints_vc_buck_oc_f	
0	ints_vc_buck_oc_r	

Interru

20 <u>INTSTS2</u>

status/ clear 2

Bit	7	6	5	4	3	2	1	0
Name	ints_pwr key_f	ints_pwr key_r	ints_axp key_f	ints_axp key_r	ints_thm 2_f	ints_thm 2_r	ints_thm 1_f	ints_thm 1_r
Type	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	ints_pwrkey_f	
6	ints_pwrkey_r	
5	ints_axpkey_f	
4	ints_axpkey_r	
3	$ints\_thm2\_f$	
2	ints_thm2_r	
1	ints_thm1_f	
0	ints_thm1_r	

Interru pt

status/ clear 3

INTSTS3

00

00

Bit	7	6	5	4	3	2	1	0
Name	ints_thr_ l_f	ints_thr_ l_r	ints_thr_ h_f	ints_thr_ h_r	ints_chr det_f	ints_chr det_r	ints_chg ov_f	ints_chg ov_r
Type	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	ints_thr_l_f	
6	ints_thr_l_r	
5	ints_thr_h_f	
4	ints_thr_h_r	
3	ints_chrdet_f	
2	ints_chrdet_r	
1	ints_chgov_f	
0	ints_chgov_r	

22 INTSTS4 pt status/clear 4

00

Bit	7	6	5	4	3	2	1	0
Name			ints_psw _pg_f	ints_psw _pg_r	ints_over 40_f	ints_over 40_r	ints_over 110_f	ints_over 110_r
Type			W1C	W1C	W1C	W1C	W1C	W1C
Reset			0	0	0	0	0	0

Bit(s)	Name	Description
5	ints_psw_pg_f	
4	ints_psw_pg_r	
3	ints_over40_f	
2	ints_over40_r	
1	ints_over110_f	
0	ints_over110_r	

Interru

23 INTSTS5 pt status/clear 5

00

Bit	7	6	5	4	3	2	1	0
Name	ints_war m_lv	ints_hot _lv	ints_chr wdt_lv	ints_bval id_det_lv	ints_vbat _undet_l v	ints_vbat on_hv_lv	ints_bat_ l_lv	ints_bat_ h_lv
Type	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	ints_warm_lv	
6	ints_hot_lv	
5	ints_chrwdt_lv	
4	ints_bvalid_det_lv	
3	ints_vbat_undet_lv	
2	ints_vbaton_hv_lv	
1	ints_bat_l_lv	
0	ints_bat_h_lv	

Interru

24 INTSTS6 pt status/clear 6

00

Bit	7	6	5	4	3	2	1	0
Name				ints_ad_l bat_lv	ints_nag _c_lv	ints_imp _lv	ints_cold _lv	ints_cool _lv
Type				W1C	W1C	W1C	W1C	W1C
Reset				0	0	0	0	0



Bit(s)	Name	Description
4	ints_ad_lbat_lv	
3	ints_nag_c_lv	
2	ints_imp_lv	
1	ints_cold_lv	
0	ints_cool_lv	

25 INTENO pt enable 0

00

Bit	7	6	5	4	3	2	1	0
Name	inte_dld o_pg_f	inte_dld o_pg_r	inte_dld o_oc_f	inte_dldo _oc_r	inte_aldo _pg_f	inte_aldo _pg_r	inte_aldo _oc_f	inte_aldo _oc_r
Type	RW							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	inte_dldo_pg_f	
6	inte_dldo_pg_r	
5	$inte\_dldo\_oc\_f$	
4	$inte\_dldo\_oc\_r$	
3	inte_aldo_pg_f	
2	inte_aldo_pg_r	
1	inte_aldo_oc_f	
0	inte_aldo_oc_r	

Interru
26 INTEN1 pt 00
enable
1

Bit	7	6	5	4	3	2	1	0
Name	inte_pke ylp_f	inte_pke ylp_r	inte_vc_l do_oc_f	inte_vc_l do_oc_r	inte_vcor e_pg_f	inte_vcor e_pg_r	inte_vc_ buck_oc _f	inte_vc_ buck_oc _r
Type	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	inte_pkeylp_f	
6	inte_pkeylp_r	
5	$inte\_vc\_ldo\_oc\_f$	
4	inte_vc_ldo_oc_r	
3	inte_vcore_pg_f	
2	inte_vcore_pg_r	
1	inte_vc_buck_oc_f	
0	inte_vc_buck_oc_r	



28

29

## **MT2523 Series Reference Manual**

Interru

27 INTEN2 pt enable

00

Bit	7	6	5	4	3	2	1	0
Name	inte_pwr key_f	inte_pwr key_r	inte_axp key_f	inte_axp key_r	inte_thm 2_f	inte_thm 2_r	inte_thm 1_f	inte_thm 1_r
Type	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	inte_pwrkey_f	
6	inte_pwrkey_r	
5	inte_axpkey_f	
4	inte_axpkey_r	
3	inte_thm2_f	Thermal interrupt 1 falling: $T < 40$
2	inte_thm2_r	Thermal interrupt 1 rising: T > 55
1	inte_thm1_f	Thermal interrupt 1 falling: T < 110
0	inte_thm1_r	Thermal interrupt 1 rising: T > 125

Interru

INTEN3

pt enable 3

00

Bit	7	6	5	4	3	2	1	0
Name	inte_thr _l_f	inte_thr_ l_r	inte_thr_ h_f	inte_thr_ h_r	inte_chr det_f	inte_chr det_r	inte_chg ov_f	inte_chg ov_r
Type	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	inte_thr_l_f	
6	inte_thr_l_r	
5	inte_thr_h_f	
4	inte_thr_h_r	
3	$inte\_chrdet\_f$	
2	$inte\_chrdet\_r$	
1	inte_chgov_f	
0	inte_chgov_r	

Interru

INTEN4

pt enable

Bit	7	6	5	4	3	2	1	0
Name			inte_psw _pg_f	inte_psw _pg_r	inte_over 40_f	inte_over 40_r	inte_over 110_f	inte_over 110_r
Type			RW	RW	RW	RW	RW	RW
Reset			0	0	0	0	0	0



Bit(s)	Name	Description
5	inte_psw_pg_f	
4	inte_psw_pg_r	
3	inte_over40_f	
2	inte_over40_r	
1	inte_over110_f	
0	inte_over110_r	

2A INTEN5 Interru enable

00

Bit	7	6	5	4	3	2	1	0
Name	inte_war m_lv	inte_hot _lv	inte_chr wdt_lv	inte_bval id_det_lv	inte_vbat _undet_l v	inte_vbat on_hv_lv	inte_bat _l_lv	inte_bat _h_lv
Type	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name
7	inte_warm_lv
6	inte_hot_lv
5	inte_chrwdt_lv
4	inte_bvalid_det_lv
3	inte_vbat_undet_lv
2	inte_vbaton_hv_lv
1	inte_bat_l_lv
0	inte_bat_h_lv

Interru pt enable

6

2B <u>INTEN6</u>

Bit	7	6	5	4	3	2	1	0
Name				inte_ad_l bat_lv	inte_nag _c_lv	inte_imp _lv	inte_cold _lv	inte_cool _lv
Type				RW	RW	RW	RW	RW
Reset				0	0	0	0	0

Bit(s)	Name	Description
4	inte_ad_lbat_lv	
3	inte_nag_c_lv	
2	inte_imp_lv	
1	inte_cold_lv	
0	inte_cool_lv	



00

2C interru
pt misc
registe
r

Bit	7	6	5	4	3	2	1	0
Name							rg_intr_ mode_sel	polarity
Type							RW	RW
Reset							0	0

Bit(s)	Name	Description
1	rg_intr_mode_sel	
0	polarity	

Power on source ponsts record registe r

Bit	7	6	5	4	3	2	1	0
Name				STS_RB OOT	STS_SPA R	STS_CH RIN	STS_RTC A	STS_PW RKEY
Type				RO	RO	RO	RO	RO
Reset				0	0	0	0	0

Bit(s)	Name	Description
4	STS_RBOOT	Power on for cold reset
3	STS_SPAR	Power on for SPAR event
2	STS_CHRIN	Power on for charger insertion
1	STS_RTCA	Power on for RTC alarm
0	STS_PWRKEY	Power on for PWREKY press

Power
off

2E

POFFSTS
source
record
registe
r

Bit	7	6	5	4	3	2	1	0
Name	STS_NO RMOFF	STS_PKE YLP	STS_CRS T	STS_WR ST	STS_TH RDN	STS_PSO C	STS_PGF AIL	STS_UVL O
Type	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	STS_NORMOFF	Power off for PWRHOLD clear
6	STS_PKEYLP	Power off for power key(s) long press
5	STS_CRST	Power off for cold reset
4	STS_WRST	Power reset for warm reset



00

Bit(s)	Name	Description
3	STS_THRDN	Power off for thermal shutdown
2	STS_PSOC	Power off for SOC WDT reset
1	STS_PGFAIL	Power off for PWRGOOD failure
0	STS_UVLO	Power off for UVLO event

Power excepti on 2F PDNSTSO shutdo wn status

Bit	7	6	5	4	3	2	1	0
Name		STS_PD N_VSF_ PG	STS_PD N_VIO18 _PG	STS_PD N_VCOR E_PG	STS_PD N_VA18_ PG	STS_PD N_VCAM A_PG	STS_PD N_VA_P G	STS_PD N_VBT_ PG
Type		RO	RO	RO	RO	RO	RO	RO
Reset		0	0	0	0	0	0	0

Bit(s)	Name	Description
6	STS_PDN_VSF_PG	Log the shutdown PG
5	STS_PDN_VIO18_P G	Log the shutdown PG
4	STS_PDN_VCORE_ PG	Log the shutdown PG
3	STS_PDN_VA18_PG	Log the shutdown PG
2	STS_PDN_VCAMA_ PG	Log the shutdown PG
1	STS_PDN_VA_PG	Log the shutdown PG
0	STS_PDN_VBT_PG	Log the shutdown PG

Power excepti
30

PDNSTS1
on shutdo
wn status 1

Bit	7	6	5	4	3	2	1	0
Name	STS_PD N_SWBA T_PG	STS_PD N_VIBR_ PG	STS_PD N_VUSB _PG	STS_PD N_VMC_ PG	STS_PD N_SWM P_PG	STS_PD N_VIO28 _PG	STS_PD N_SWDP _PG	STS_PD N_SWX M_PG
Type	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	STS_PDN_SWBAT_ PG	Log the shutdown PG
6	STS_PDN_VIBR_PG	Log the shutdown PG
5	STS_PDN_VUSB_P	Log the shutdown PG



Bit(s)	Name	Description
4	STS_PDN_VMC_PG	Log the shutdown PG
3	STS_PDN_SWMP_P G	Log the shutdown PG
2	STS_PDN_VIO28_P G	Log the shutdown PG
1	STS_PDN_SWDP_P G	Log the shutdown PG
0	STS_PDN_SWXM_P G	Log the shutdown PG

Power excepti

31

PDNSTS2
on
shutdo
wn
status 2

Bit	7	6	5	4	3	2	1	0
Name			STS_PD N_VIO18 _OC	STS_PD N_VCOR E_LDO_ OC	STS_PD N_VCOR E_BUCK _OC	STS_PD N_VIO28 _OC	STS_PD N_VA_O C	STS_PD N_VMC_ OC
Type			RO	RO	RO	RO	RO	RO
Reset			0	0	0	0	0	0

Bit(s)	Name	Description
5	STS_PDN_VIO18_O C	Log the shutdown OC
4	STS_PDN_VCORE_ LDO_OC	Log the shutdown OC
3	STS_PDN_VCORE_ BUCK_OC	Log the shutdown OC
2	STS_PDN_VIO28_O C	Log the shutdown OC
1	STS_PDN_VA_OC	Log the shutdown OC
0	STS_PDN_VMC_OC	Log the shutdown OC

Power supply status 00 registe r

Bit	7	6	5	4	3	2	1	0
Name		STS_VA1 8_ENA	STS_VA_ ENA	STS_VBT _ENA	STS_VCA MA_ENA	STS_VUS B_ENA	STS_OSC _EN	STS_IVG EN_EN
Type		RO	RO	RO	RO	RO	RO	RO
Reset		0	0	0	0	0	0	0

Bit(s)	Name	Description
6	STS_VA18_ENA	
5	STS_VA_ENA	



Bit(s)	Name	Description
4	STS_VBT_ENA	
3	STS_VCAMA_ENA	
2	STS_VUSB_ENA	
1	STS_OSC_EN	
0	STS_IVGEN_EN	

Power supply
33 PSSTS1 status 1 00 registe
r

Bit	7	6	5	4	3	2	1	0
Name		STS_VIB R_ENA	STS_VM C_ENA	STS_VIO 28_ENA	STS_VSF _ENA	STS_VIO 18_ENA	STS_VC_ LDO_EN A	STS_VC_ BUCK_E NA
Type		RO	RO	RO	RO	RO	RO	RO
Reset		0	0	0	0	0	0	0

Bit(s)	Name	Description
6	STS_VIBR_ENA	
5	STS_VMC_ENA	
4	STS_VIO28_ENA	
3	STS_VSF_ENA	
2	STS_VIO18_ENA	
1	STS_VC_LDO_ENA	
0	STS_VC_BUCK_EN A	

Power supply
34

PSSTS2
status 2
registe
r

Bit	7	6	5	4	3	2	1	0
Name		PKEYLP _VAL	AXPKEY _VAL	PWRKEY _VAL	STS_SW MP_ENA	STS_SW DP_ENA	STS_SW XM_ENA	STS_SW BAT_EN A
Type		RO	RO	RO	RO	RO	RO	RO
Reset		0	0	0	0	0	0	0

Bit(s)	Name	Description
6	PKEYLP_VAL	
5	AXPKEY_VAL	
4	PWRKEY_VAL	
3	STS_SWMP_ENA	
2	STS_SWDP_ENA	
1	STS_SWXM_ENA	
0	STS_SWBAT_ENA	

Power supply Overcu rrent status O registe r

Bit		7	6	5	4	3	2	1	0
Name	e		STS_VSF _OC	STS_VIO 18_OC	STS_VC_ LDO_OC	STS_VC_ BUCK_O C	STS_VA1 8_OC	STS_VA_ OC	STS_VBT _OC
Type	;		RO	RO	RO	RO	RO	RO	RO
Reset	t		0	0	0	0	0	0	0

Bit(s)	Name	Description
6	STS_VSF_OC	
5	STS_VIO18_OC	
4	STS_VC_LDO_OC	
3	STS_VC_BUCK_OC	
2	STS_VA18_OC	
1	STS_VA_OC	
0	STS_VBT_OC	

Power supply Overcu

36 PSOCSTS1 rrent 00 status 1 registe

Bit	7	6	5	4	3	2	1	0
Name				STS_VIB R_OC	STS_VCA MA_OC	STS_VUS B_OC	STS_VM C_OC	STS_VIO 28_OC
Type				RO	RO	RO	RO	RO
Reset				0	0	0	0	0

Bit(s)	Name	Description
4	STS_VIBR_OC	
3	STS_VCAMA_OC	
2	STS_VUSB_OC	
1	STS_VMC_OC	
0	STS_VIO28_OC	

37 <u>PSPGSTS0</u>

Power supply PWRG OOD status 0

00

00

registe

Bit	7	6	5	4	3	2	1	0
Name		STS_VSF _PG	STS_VIO 18_PG	STS_VCO RE_PG	STS_VA1 8_PG	STS_VCA MA_PG	STS_VA_ PG	STS_VBT _PG
Type		RO	RO	RO	RO	RO	RO	RO
Reset		0	0	0	0	0	0	0

Bit(s)	Name	Description
6	STS_VSF_PG	
5	STS_VIO18_PG	
4	STS_VCORE_PG	
3	STS_VA18_PG	
2	STS_VCAMA_PG	
1	STS_VA_PG	
0	STS_VBT_PG	

Power supply PWRG

38 PSPGSTS1 OOD status 1 registe

Bit	7	6	5	4	3	2	1	0
Name	STS_SW BAT_PG	STS_VIB R_PG	STS_VUS B_PG	STS_VM C_PG	STS_SW MP_PG	STS_VIO 28_PG	STS_SW DP_PG	STS_SW XM_PG
Type	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	STS_SWBAT_PG	
6	STS_VIBR_PG	
5	STS_VUSB_PG	
4	STS_VMC_PG	
3	STS_SWMP_PG	
2	STS_VIO28_PG	
1	STS_SWDP_PG	
0	STS_SWXM_PG	

00

Power supply Operati onal 39

PSOMSTSO mode status O registe

Bit	7	6	5	4	3	2	1	0
Name		STS_VA1 8_OPMO D	STS_VCAMA_OPMO D		STS_VA_OPMOD		STS_VBT_OPMOD	
Type		RO	RO		R	0.	R	0
Reset		0	0	0	0	0	0	0

Bit(s)	Name	Description
6	STS_VA18_OPMOD	
5:4	STS_VCAMA_OPMO D	
3:2	STS_VA_OPMOD	
1:0	STS_VBT_OPMOD	

Power supply Operati

3A PSOMSTS1 onal mode status 1 registe r

Bit	7	6	5	4	3	2	1	0
Name	STS_VSF_OPMOD		STS_VIO18_OPMOD		STS_VC_LDO_OPMO D		STS_VDIG18_OPMO D	
Type	R	RO		RO		20	R	0.
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:6	STS_VSF_OPMOD	
5:4	STS_VIO18_OPMOD	
3:2	STS_VC_LDO_OPM OD	
1:0	STS_VDIG18_OPMO D	



**3B** 

#### **MT2523 Series Reference Manual**

PSOMSTS2

Power supply Operati onal mode status 2

00

status 2 registe r

Bit	7	6	5	4	3	2	1	0
Name	STS_VIBR_OPMOD		STS_VUSB_OPMOD		STS_VMC_OPMOD		STS_VIO28_OPMOD	
Type	R	0	R	.0	R	.0	R	0
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:6	STS_VIBR_OPMOD	
5:4	STS_VUSB_OPMOD	
3:2	STS_VMC_OPMOD	
1:0	STS_VIO28_OPMO D	

Therm
3C THMSTS al 00
Status

Bit	7	6	5	4	3	2	1	0
Name			STS_TH M_DEB_ STS	STS_TH M_RAW _STS	STS_TH M_OVER 125	STS_TH M_OVER 110	STS_TH M_OVER 55	STS_TH M_OVER 40
Type			RO	RO	RO	RO	RO	RO
Reset			0	0	0	0	0	0

Bit(s)	Name	Description
5	STS_THM_DEB_ST S	
4	STS_THM_RAW_ST S	
3	STS_THM_OVER125	
2	STS_THM_OVER110	
1	STS_THM_OVER55	
0	STS_THM_OVER40	

Wake **Up Fuel 3D** WKFG\_STS 00 Gauge **Status** Bit 6 5 4 3 2 0 STS\_WK UP\_FG\_ Name DONE Type Reset W1C 0



Bit(s)	Name	Description
0	STS_WKUP_FG_DO NE	

40			<u>PSICTL</u>		PSI control registe r			01
Bit	7	6	5	4	3	2	1	0
Name					RG_HND	OVR_LEN		RG_PSIO VR
Type					R	W		RW
Reset					0	0		1

Bit(s)	Name	Description
3:2	RG_HNDOVR_LEN	<b>VR handover time interval selection</b> 00: 2T*32K 01: 3T*32K 10: 4T*32K 11: 5T*32K
0	RG_PSIOVR	PSI overwrite enable 0: disable 1: enable

41			<u>PSISTS</u>		PSI status registe r			00
Bit	7	6	5	4	3	2	1	0
Name	RGS_P	SI_STS						
Type	R	:O						
Reset	0	0						

Bit(s)	Name	Description
7:6	RGS_PSI_STS	PSI bus status

Bit(s)	Name	Description
3:2	RG_WDTRST_ACT	reg/warm reset may trigger VSF/SWXM power recycle. If VSF/SWXM power recycle is triggered, the warm reset timing is



Bit(s)	Name				Descript	ion			
				e	xtended to				
			00: pmic reg reset						
			01: warm reset						
					10: cold re 11: reserv				
					11. 16561	- eu			
					PPC				
					configr				
			<b>DDGGEG</b>		uation			_	
4A			PPCCFG2	<u> </u>	2			2	
					registe				
					r				
Bit	7	6	5	4	3	2	1	0	
Name						RG_XRS T_ACT			
Туре						RW			
Reset						0			
Rit(s)	Nama				Descript	ion			
Bit(s)	Name			C 153/151	Descript			•	
		r	Respon	se for EXTI	RSTB assert	ion during	active mod	les	
	Name	Γ	Respon	se for EXTI	RSTB assert 0: Warm r	t <b>ion during</b> eset	active mod	les	
		Γ	Respon	se for EXTI	RSTB assert	t <b>ion during</b> eset	active mod	les	
<b>Bit(s)</b> 2 F		Γ	Respon	se for EXTI	<b>RSTB assert</b> 0: Warm r 1: Cold re	t <b>ion during</b> eset	active mod	les	
		Γ	Respon	se for EXTI	RSTB assert  0: Warm r  1: Cold re	t <b>ion during</b> eset	active mod	les	
2 F		Γ			<b>RSTB assert</b> 0: Warm r 1: Cold re	t <b>ion during</b> eset	active mod		
2 F		Γ	Respon PPCCTLO		O: Warm r 1: Cold re  PPC control 0	t <b>ion during</b> eset	active mod		
2 F		Γ			RSTB assert 0: Warm r 1: Cold re  PPC control	t <b>ion during</b> eset	active mod		
		Г	PPCCTL0	. 4	CSTB assert  0: Warm r  1: Cold re  PPC  control  0  registe	t <b>ion during</b> eset	active mod		
2 F	CG_XRST_ACT		PPCCTLO  5 RG_CRS	4 RG_WRS	PPC control 0 registe r	t <b>ion during</b> eset set		0	
2 R 4B Bit Name	CG_XRST_ACT		PPCCTL0	. 4	PPC control 0 registe r	t <b>ion during</b> eset set		0	
2 R 4B Bit	CG_XRST_ACT		PPCCTLO  5  RG_CRS T	4 RG_WRS T	PPC control 0 registe r	t <b>ion during</b> eset set		0	
2 R  4B  Bit  Name  Type	CG_XRST_ACT		PPCCTLO  5  RG_CRS T  RW	4 RG_WRS T RW	PPC control 0 registe r	t <b>ion during</b> eset set		0	

Bit(s)	Name	Description
5	RG_CRST	Issue cold reset
4	RG_WRST	Issue warm reset

**Shutdo** wn configu **4D SHDNCFG1** 08 ration 1 registe r Bit 6 3 2 0 5 Name RG\_PKEY\_LTIME Type Reset RW 0



87

## **MT2523 Series Reference Manual**

01

Bit(s)	Name	Description					
		PWRKEY long press shutdown timing selection. (typical value)					
		00: 5 sec					
3:2	RG_PKEY_LTIME	01: 7 sec					
		10: 8 sec					
		11: 11 sec					

Charge r

<u>CHR CONO</u> control registe r 0

Bit	7	6	5	4	3	2	1	0
Name	RGS_VC DT_HV_ DET	RGS_VC DT_LV_ DET	RGS_CH RDET	RG_NOR M_CHR_ EN	RG_CSD AC_EN		RGS_CH R_LDO_ DET	RG_VCD T_HV_E N
Type	RO	RO	RO	RW	RW		RO	RW
Reset	0	0	0	0	0		0	1

Bit(s)	Name	Description
7	RGS_VCDT_HV_DE T	Charger-in high voltage detection (with de-bounce).  0: charge-in voltage < VCDT_HV_VTH  1:charge-in voltage > VCDT_HV_VTH
6	RGS_VCDT_LV_DE T	Charger-in low voltage detection (with de-bounce).  0: charge-in voltage < VCDT_LV_VTH  1:charge-in voltage > VCDT_LV_VTH
5	RGS_CHRDET	Charger-in detect.  0: No valid charger detected  1: Valid charger detected
4	RG_NORM_CHR_E N	Charger enable setting, which would gated CSDAC_EN, PCHR_AUTO and HWCV_EN  0: Charger disabled 1: Charger enabled
3	RG_CSDAC_EN	<b>CS DAC enable.</b> 0: CS DAC disabled 1: CS DAC enabled
1	RGS_CHR_LDO_DE T	Charger LDO detection. If not detected, pulse charger cannot work. 0: Invalid charger LDO 1: Valid charger LDO
0	RG_VCDT_HV_EN	ChargerIn HV detection function enable (0: disable, 1: enable)

Charge
r
88
CHR\_CON1 Control
Registe
r 1

Bit	7	6	5	4	3	2	1	0	
Name		RG_VCDT	_HV_VTH		RG_VCDT_LV_VTH				
Type	RW				RW				
Reset	1	0	1	1	0	0	1	0	

Bit(s)	Name	Description



Name	Description
	ChargerIn HV detection threshold, default 4.3/9.5V for VTHL/VTHH
RG_VCDT_HV_VTH	0000~1000: 4.2V~4.6V with 50mV/step 1001~1100: 6V~7.5V with 500mV/step
	1101~1100. 6V~7.5V with 300mV/step
	ChargerIn LV detection threshold, default 4.3/9.5V for VTHL/VTHH
RG VCDT LV VTH	0000~1000: 4.2V~4.6V with 50mV/step
<u>-</u>	1001~1100: 6V~7.5V with 500mV/step 1101~1111: 8.5V~10.5V with 1000mV/step

		Charge	
		r	
89	CHR_CON2	Control	04
	·	Registe	
		r 2	
89	CHR CON2	Registe	04

Bit	7	6	5	4	3	2	1	0
Name	RGS_VB AT_CC_ DET	RGS_VB AT_CV_ DET	RGS_CS _DET		RG_CS_ EN	RG_VBA T_CC_E N	RG_VBA T_CV_E N	
Type	RO	RO	RO		RW	RW	RW	
Reset	0	0	0		0	1	0	

Bit(s)	Name	Description
7	RGS_VBAT_CC_DE T	VBAT voltage detection for CC. 0: VBAT voltage < VBAT_CC_VTH 1: VBAT voltage > VBAT_CC_VTH
6	RGS_VBAT_CV_DE T	VBAT voltage detection for CV. 0: VBAT voltage < VBAT_CV_VTH 1: VBAT voltage > VBAT_CV_VTH
5	RGS_CS_DET	Current sense voltage detection.  0: CS voltage < CS_VTH 1: CS voltage > CS_VTH
3	RG_CS_EN	Current sense voltage detection comparator enable. 0: Disabled 1: Enabled
2	RG_VBAT_CC_EN	Battery CC detection enable (0: disable, 1: enable)
1	RG_VBAT_CV_EN	<b>Battery CV detection enable</b> 0: Disabled 1: Enabled

8A		<u>(</u>	CHR CON	<u>3</u>	Charge r Control Registe r 3			CF
Dit	7	6	5	4	2	9	1	0

Bit	7	6	5	4	3	2	1	0		
Name	RG_VBAT	_CC_VTH	RG_VBAT_NORM_CV_VTH							
Type	RW		RW							
Reset	1	1	0	0	1	1	1	1		

Bit(s)	Name	Description
7:6	RG_VBAT_CC_VTH	Battery CC dection threshold



Bit(s)	Name	Description				
		00: 3.3V				
		01: 3.35V				
		10: 3.4V				
		11: 3.45V (default)				
		Battery CV dection threshold trimming option, default 4.2V				
		this register is used for FT CV threshold trimming and not for customer's fine tuning (pchr_dig should invert MSB bit. otherwise, BC1.1 2.2V threshold woul be wrong)				
	000000~000011:3.5V, 3.6V, 3.7V, 3.8V					
		000100~000111:3.85V, 3.9V, 4V, 4.05V				
		001000~001011:4.1V, 4.125V, 4.1375v, 4.15V				
5:0	RG_VBAT_NORM_	001100~001111:4.1625V, 4.175V, 4.1875V, 4.2V (default)				
3.0	CV_VTH	010000~010011:4.2125V, 4.225V, 4.2375V, 4.25V				
		010100~010111:4.2625V, 4.275V, 4.2875V, 4.3V				
		011000~011011:4.3125V, 4.325V, 4.3375V, 4.35V				
		011100~011111:4.3625V, 4.375V, 4.3875V, 4.4V				
		100000~100011:4.4125V, 4.425V, 4.4375V, 4.45V				
		100100~100111:4.4625V, 4.475V, 4.4875V, 4.5V				
		101000:4.6V				
		111111:2.2V (BC1.1)				

Charge **8B** CHR\_CON4 **Control OF** Registe r 4 Bit 4 3 6 5 0 Name RG\_NORM\_CS\_VTH Type Reset RW

Bit(s)	Name		Description					
		Current sense vo	ltage detection threshold @ Rcs	=65mohm				
			1111: 70mA					
			1110: 200mA					
			1101: 300mA					
	RG_NORM_CS_VT H		1100: 450mA (usbdl)					
			1011: 550mA					
			1010: 650mA					
			1001: 700mA					
3:0		1000: 800mA						
		0111: 900mA						
		0110: 1000mA						
			0101: 1100mA					
			0100: 1200mA					
			0011: 1350mA					
			0010: 1500mA					
			0001: 1600mA					
			0000: 2000mA					
			Charge					
			r					
8D		CHR_CON6	Control	03				

Registe r 6



**8D** 

## **MT2523 Series Reference Manual**

03

01

Charge
r
CHR CON6
Control
Registe
r 6

Bit	7	6	5	4	3	2	1	0
Name		RGS_VB AT_OV_ DET	RG_VBA T_OV_D EG	RG_VBAT_OV_VTH				RG_VBA T_OV_E N
Type		RO	RW		RW			
Reset		0	0	0	0	0	1	1

Bit(s)	Name	Description
6	RGS_VBAT_OV_DE T	VBAT_OV voltage detection. 0 VBAT voltage < VBAT_OV_VTH 1 VBAT voltage > VBAT_OV_VTH
5	RG_VBAT_OV_DEG	VBAT OV voltage detection deglitch enable.  0 no debounce 1 debounce one cycle (1us)
4:1	RG_VBAT_OV_VTH	Battery over-voltag detection threshold 0000: 3.900V, 0001: 4.200V (default), 0010: 4.300V, 0011: 4.400V 0100: 4.450V, 0101: 4.500V, 0110: 4.600V, 0111: 4.700V 1000: 3.800V
0	RG VBAT OV EN	Battery over-voltag for driving protection (0: disable, 1: enable)

En Charge

r

CHR CON7

Control

Registe

r 7

Bit	7	6	5	4	3	2	1	0
Name						BATON_ TDET_E N	RG_BAT ON_HT_ EN_RSV 0	RG_BAT ON_EN
Type Reset						RW	RW	RW
Reset						0	0	1

Bit(s)	Name	Description
2	BATON_TDET_EN	<b>0: N/A</b> 1: Enable BATON Temperature detection
1	RG_BATON_HT_EN _RSV0	<b>Battery-On HW high temperature detection</b> 0: Disabled 1: Enabled
0	RG_BATON_EN	BATON battery detection comparator enable (gated by CHR_LDO_DET to default 1 in analog domain)  0: disable 1: enable (Default)



Bit(s)	Name	Description
0	na	

Charge
r
92
CHR CON9
Control
Registe
r 9

Bit	7	6	5	4	3	2	1	0
Name								RG_FRC _CSVTH _USBDL
Type Reset								RW
Reset								0

Bit(s)	Name	Description					
0	RG_FRC_CSVTH_U	Force CS DAC detection threshold to maximum in USB download mode					
U	SBDL	0: CS_VTH=450mA in USBDL mode 1: CS_VTH=1600mA in USBDL mode					

93 CHR\_CON10 Control 20
Registe
r 10

Bit	7	6	5	4	3	2	1	0
Name		RGS_OT G_BVALI D_DET	RG_OTG _BVALID _EN					
Type		RO	RW					
Reset		0	1					

Bit(s)	Name	Description
6	RGS_OTG_BVALID _DET	Indicates if the session for B-peripheral is valid (0.8V <vth<4v). 0.8v="" 0:="" 1:="" <="" chrin.="" connected="" here="" is="" to="" vbus=""> 4V</vth<4v).>
5	RG_OTG_BVALID_ EN	OTG BValid detection enable (1: enable, 0: disable)

# **AIROHA**

Type Reset

## **MT2523 Series Reference Manual**

96	Charge r <u>CHR_CON13</u> Control Registe r 13						10	
Bit	7	6	5	4	3	2	1	0
Name				RG_CHR WDT_EN				
Type				RW		R	W	
Reset				1	0	0	0	0

Bit(s)	Name	Description
4	RG_CHRWDT_EN	Enable setting for charger watch-dog timer  0 disable  1 enable if (CHR_EN(@CHR_CON0) == 1)  Note1: UVLO don't care this bit and will timeout after 3000s  Note2: PCHR_TESTMODE can force to control watch-dog enable by using this bit
3:0	RG_CHRWDT_TD	Time constant setting for charger watch-dog timer  0: 4 sec 1: 8 sec 2: 16 sec 3: 32 sec 4: 128 sec 5: 256 sec 6: 512 sec 7: 1024 sec 8~15: 3000 sec

| | Charge | | F | | Control | | Control | Registe | F | T | Tage | F | Control | Registe | F | Tage | Tage | F | Tage |

Bit(s)	Name	Description
		To reset charger watch-dog timer and update CHRWDT_TD
0	RG_CHRWDT_WR	0: reset inactive
		1: reset active and CHRWDT_TD updated to PCHR_DIG

99		<u>C</u>	HR CON	<u>15</u>	Charge r Control Registe r 15			00
Bit	7	6	5	4	3	2	1	0
Name						RGS_CH RWDT_O	RG_CHR WDT_FL	

W1C 0



Charge

99 <u>CHR\_CON15</u> Control Registe

00

r 15

			UT	AG_WR	
Type			RO	W1C	
Reset			0	0	

Bit(s)	Name	Description
	RGS_CHRWDT_OU	Time-out flag for charger watch-dog timer  Read:
2	T	0: No time-out status 1: Time-out status asserted
1	RG_CHRWDT_FLA G_WR	Clear time-out flag for charger watch-dog timer Read: 0: N/A (while RGS_CHRWDT_OUT=0) 1: Clear time-out flag while RGS_CHRWDT_OUT=1

Charge **9A** CHR\_CON16 **Control** 00 Registe r 16 Bit 6 0 RG\_USB RG\_USB Name DL\_SET DL\_RST Type Reset RW RW

Bit(s)	Name	Description
		USBDL_MODE software set control
3	RG_USBDL_SET	0: No effect
		1: Force enter USBDL MODE
		USBDL_MODE software reset control
2	RG_USBDL_RST	0: No effect
		1: Force leave USBDL MODE (priority is less than USBDL_DET)

Charge
r
9B
CHR\_CON16\_H
Control
Registe
r 16\_H

Bit	7	6	5	4	3	2	1	0
Name				RG_ADC IN_CHR _EN	RG_ADC IN_VSEN _EN	RG_ADC IN_VBAT _EN	RG_ADC IN_VSEN _EXT_B ATON_E N	RG_ADC IN_VSEN _MUX_E N
Type				RW	RW	RW	RW	RW
Reset				0	0	0	0	0

Bit(s)	Name	Description



Bit(s)	Name	Description
4	RG_ADCIN_CHR_E N	<b>AUXADC input source enable for CHR</b> 0: Disabled 1: Enabled
3	RG_ADCIN_VSEN_ EN	<b>AUXADC input source enable for VSEN</b> 0: Disabled 1: Enabled
2	RG_ADCIN_VBAT_ EN	<b>AUXADC input source enable for VBAT</b> 0: Disabled 1: Enabled
1	RG_ADCIN_VSEN_ EXT_BATON_EN	AUXADC input source enable for external source to be switched to AUXADC's Ch3  0: Disabled 1: Enabled
0	RG_ADCIN_VSEN_ MUX_EN	AUXADC input source enable for VSEN to be switched to VBAT's divider  0: Disabled 1: Enabled

Charge
r
9C
CHR CON17
Control
Registe
r 17

Bit 7 6 5 4 3 2 1

Bit	7	6	5	4	3	2	1	0		
Name				RG_UVLO_VTHL						
Type					RW					
Reset				0	0	0	1	0		

Bit(s)	Name	Description
		UVLO low threshold selection
4:0	RG_UVLO_VTHL	00000: 2.5V, 00001: 2.55V, 00010: 2.6V (default), 00011: 2.65V 00100: 2.7V, 00101: 2.75V, 00110: 2.8V, 00111: 2.85V, 01000: 2.9V

Bit	7	6	5	4	3	2	1	0	
Name				RG_LBAT_INT_VTH					
Type				RW					
Reset				0	0	0	1	1	

Bit(s)	Name Description						
		LBAT_INT threshold voltage					
		00000: 2.5V, 00001: 2.55V, 00010: 2.6V (default), 00011: 2.65V					
4:0	RG_LBAT_INT_VT	00100: 2.7V, 00101: 2.75V, 00110: 2.8V, 00111: 2.85V,					
4.0	Н	01000: 2.9V, 01001: 2.95V, 01010: 3.0V, 01011: 3.05V,					
		01100: 3.1V, 01101: 3.15V, 01110: 3.2V, 01111: 3.25V,					
		11000: 3.3V. 11001: 3.35V. 11010: 3.4V					



9E	CHR_CON19				Charge r Control Registe r 19			00
Bit	7	6	5	4	3	2	1	0
Name						RG_BGR_RSEL		
Type							RW	
Reset						0	0	0

Bit(s)	Name	Description
		BGR resistor (R0 = R1) selection, R2=85K, and VBG=(R0/R2)*dVBE+VBE
		0: c0, 780K (default)
0.0	DG DGD DGEI	1: c1, 820K 2: c2, 860K
2:0	RG_BGR_RSEL	3: c3, 900K
		4: cm4, 620K
		5: cm3, 660K
		6: cm2, 700K
		7: cm1, 740K

9F CHR CON20 Control 00 Registe r 20

Bit	7	6	5	4	3	2	1	0
Name	RGS_BC1 1_CMP_ OUT				RG_BC11_	_VSRC_EN	RG_BC11 _RST	RG_BC11 _BB_CT RL
Type	RO				RW		RW	RW
Reset	0				0	0	0	0

Bit(s)	Name	Description
7	RGS_BC11_CMP_O UT	Comparison result of BC11 charger detection  0: DP or DM < BC11_VREF_VTH  1: DP or DM > BC11_VREF_VTH
3:2	RG_BC11_VSRC_EN	BC11 voltage source. Set VDP_SRC = 0.6V  0: disable the voltage 1: enable the voltage source to DM 2: enable the voltage source to DP 3: forbidden
1	RG_BC11_RST	Reset BC11 detection mechanism in PCHR_DIG 0: No effect 1: BC11 detection mechanism is disabled in PCHR_DIG
0	RG_BC11_BB_CTRL	Force BC11 charger detection controlled by baseband  0: BC11 detection by PCHR_DIG (hardware mode)  1: BC11 detection by baseband (software mode)



**A0** 

A1

## **MT2523 Series Reference Manual**

Charge
r
CHR CON21
Control
Registe
r 21

00

Bit	7	6	5	4	3	2	1	0
Name	RG_BC11_IPU_EN		RG_BC11_IPD_EN		RG_BC11_CMP_EN		RG_BC11_VREF_VT H	
Type	RW		RW		R	W	R	W
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:6	RG_BC11_IPU_EN	BC11 7~15uA pull up current enable  0: disable the pull-up current 1: enable the pull-up current to DM 2: enable the pull-up current to DP 3: forbidden
5:4	RG_BC11_IPD_EN	BC11 50~150uA pull down current  0: disable the pull-down current 1: enable the pull-down current to DM 2: enable the pull-down current to DP 3: forbidden
3:2	RG_BC11_CMP_EN	BC11 comparator connection O: disable the comparator 1: enable the comparator to DM 2: enable the comparator to DP 3: forbidden
1:0	RG_BC11_VREF_VT H	VREF threshold voltage for comparator 0: VREF_VTH=0.325V 1: VREF_VTH=1.2V 2 & 3: VREF_VTH=2.6V (for Apple adaptor)

Charge
r
CHR CON21 H Control
Registe
r 21\_H

Bit	7	6	5	4	3	2	1	0
Name								RG_BC11 _BIAS_E N
Type Reset								RW
Reset								0

Bit(s)	s) Name Description					
0	RG_BC11_BIAS_EN	Enable BC11 detection bias circuit 0: Disabled 1: Enabled				



**A3** 

**A4** 

**A5** 

## **MT2523 Series Reference Manual**

Charge r
CHR\_CON23 Control Registe

Regist r 23

Bit	7	6	5	4	3	2	1	0
Name		RG_CSDAC_STP				RG_CSDAC_DLY		
Type		RW					RW	
Reset		0	0	0		1	0	0

Bit(s)	Name	Description
6:4	RG_CSDAC_STP	Current DAC output step timer. 1/1/2/3/4/5/6/7 code/ per-step
2:0	RG_CSDAC_DLY	Current DAC output detection delay control. 16/32/64/128/256/512/1024/2048us (512us default, reuse in HW CV Mode)

Charge
r
CHR CON24
Control
Registe
r 24

44

04

Bit	7	6	5	4	3	2	1	0	
Name	RG_CHR IND_DI MMING	RG_CHR IND_ON	RG_LOW_ICH_DB						
Type	RW	RW	RW						
Reset	0	1	0	0	0	1	0	0	

Bit(s)	Name	Description
7	RG_CHRIND_DIM MING	Enable pre-charge indicator dimming 0: Disabled 1: Enabled
6	RG_CHRIND_ON	Pre-charge indicator on (gated by CHR_LDO_DET to default 0 in analog domain)  0: disable indicator 1: enable indicator
5:0	RG_LOW_ICH_DB	Plug out HW detection debounce time (base=16ms)  Debounce time: Code * 16ms

Charge r

CHR\_CON25

Control Registe r 25

Bit	7	6	5	4	3	2	1	0
Name	RG_ULC _DET_E N	RG_HW CV_EN		RG_TRA CKING_ EN		RG_CSD AC_MOD E	RG_VCD T_MODE	RG_CV_ MODE
Type	RW	RW		RW		RW	RW	RW
Reset	0	0		1		0	0	0



Bit(s)	Name	Description
7	RG_ULC_DET_EN	Enable charger plug out auto detection. This fuction has to be applied with RG_HWCV_EN=1.  0: Disabled 1: Enabled
6	RG_HWCV_EN	Enable hardware CV current tracking 0: Disabled 1: Enabled
4	RG_TRACKING_EN	0 : Current calibration use CS_VTH[n] and CS_VTH[n-1] as high/low threshold.  1 : Current calibration use CS_VTH[n] and LTH as high/low threshold.
2	RG_CSDAC_MODE	<b>0: If not entering CC, charging is AUTO mode</b> 1: If leaving UVLO, charging is controlled by RG_CSDAC_EN (same as CC mode)
1	RG_VCDT_MODE	Charger detection mode selection  0: Charger detection can only be active in off state 1: Charger detection is active in both on and off state
0	RG_CV_MODE	Battery CV detection mode selection.  0: CV detection can only be active in off state 1: CV detection is active in both on and off state

AA	CHR CON30 Contr				Charge r Control Registe r 30	trol 8			
Bit	7	6	5	4	3	2	1	0	
Name		RG_DAC_USBDL_MAX							
Type		RW							
Reset	1	0	0	0	1	1	1	0	

Bit(s)	(s) Name Description						
7:0	RG_DAC_USBDL_M	USBDL maximum current setting					
7.0	AX	Default: $0x28E ==> 1010001110$					

Charge
r
AB
CHR CON30 H
Control
Registe
r 30\_H

Bit	7	6	5	4	3	2	1	0
Name							RG_DAC_USBDL_M AX1	
Type							RW	
Reset							1	0

Bit(s)	Name	Description
1:0	RG_DAC_USBDL_M AX1	USBDL maximum current setting Default: 0x28E ==> 1010001110



AD		<u>C</u> :	HR CON4	<u>12</u>	Charge r Control Registe r 42			00
Bit	7	6	5	4	3	2	1	0
Name							RG_ENV TEM_EN	RG_ENV TEM_D
Type							W1C	RW
Reset							0	0

Bit(s)	Name	Description
		To block CHR_DET signal to start_up
1	RG_ENVTEM_EN	0: N/A
		1: write enable
		To block CHR_DET signal to start_up
0	RG_ENVTEM_D	1:block
		0: non-block

**BATON Control** ΑE **BATON\_CONO** 00 Registe r0Bit 6 5 2 0 RG\_BAT ON\_HT\_ Name ĒΝ Type Reset RW

Bit(s)	Name	Description
		Battery-On HW high temperature detection
0	RG_BATON_HT_EN	1'b0: disable
		1'b1: enable

Charge **B0 Control** 01 CHR\_CON44 Registe r 44 Bit 6 5 4 3 2 0 RG\_QI\_B ATON\_L T\_EN RGS\_BA TON\_UN
DET Name Type Reset RO RW

Bit(s)	Name	Description
1	RGS_BATON_UNDE T	Battery-On undetected (1: not detected, 0: detected)
0	RG_QI_BATON_LT _EN	

0



B1		<u>C</u>	HR CON	<u>15</u>	Charge r Control Registe r 45			OF
Bit	7	6	5	4	3	2	1	0
Name					RG_JW_CS_VTH			
Type					RW			
Reset					1	1	1	1

Bit(s)	Name	Description			
		Current sense voltage detection threshold @ Rcs=65mohm			
		1111: 70mA			
		1110: 200mA			
		1101: 300mA			
		1100: 450mA (usbdl)			
		1011: 550mA			
		1010: 650mA			
		1001: 700mA			
3:0	RG_JW_CS_VTH	1000: 800mA			
		0111: 900mA			
		0110: 1000mA			
		0101: 1100mA			
		0100: 1200mA			
		0011: 1350mA			
		0010: 1500mA			
		0001: 1600mA			
					0000: 2000mA

Charge **B2** CHR\_CON45\_H **Control OF** Registe r 45\_H

Bit	7	6	5	4	3	2	1	0	
Name			RG_JW_CV_VTH						
Type				RW					
Reset			0	0	1	1	1	1	

Bit(s)	Name	Description	

Battery CV dection threshold trimming option, default 4.2V

this register is used for FT CV threshold trimming and not for customer's fine tuning (pchr\_dig should invert MSB bit. otherwise, BC1.1 2.2V threshold would

be wrong)

000000~000011:3.5V, 3.6V, 3.7V, 3.8V 000100~000111:3.85V, 3.9V, 4V, 4.05V

001000~001011:4.1V, 4.125V, 4.1375v, 4.15V

001100~001111:4.1625V, 4.175V, 4.1875V, 4.2V (default) 010000~010011:4.2125V, 4.225V, 4.2375V, 4.25V

010100~010111:4.2625V, 4.275V, 4.2875V, 4.3V

011000~011011:4.3125V, 4.325V, 4.3375V, 4.35V 011100~01111:4.3625V, 4.375V, 4.3875V, 4.4V

100000~100011:4.4125V, 4.425V, 4.4375V, 4.45V 100100~100111:4.4625V, 4.475V, 4.4875V, 4.5V

101000:4.6V

5:0 RG\_JW\_CV\_VTH



Reset

## **MT2523 Series Reference Manual**

Bit(s)	Name	Description
		111111:2.2V (BC1.1)

В3		<u>C</u>	HR CON	<u>16</u>	Charge r Control Registe r 46			OF
Bit	7	6	5	4	3	2	1	0
Name						RG_JC_	_CS_VTH	
Type						R	2W	

Bit(s)	Name	Description
		Current sense voltage detection threshold @ Rcs=65mohm
		1111: 70mA
		1110: 200mA
		1101: 300mA
		1100: 450mA (usbdl)
		1011: 550mA
		1010: 650mA
		1001: 700mA
3:0	RG_JC_CS_VTH	1000: 800mA
		0111: 900mA
		0110: 1000mA
		0101: 1100mA
		0100: 1200mA
		0011: 1350mA
		0010: 1500mA
		0001: 1600mA

0000: 2000mA

Bit	7	6	5	4	3	2	1	0	
Name			RG_JC_CV_VTH						
Type				RW					
Reset			0	0	1	1	1	1	

Bit(s)	Name	Description
		Battery CV dection threshold trimming option, default 4.2V
		this register is used for FT CV threshold trimming and not for customer's fine
		tuning (pchr_dig should invert MSB bit. otherwise, BC1.1 2.2V threshold would
		be wrong)
	RG_JC_CV_VTH	000000~000011:3.5V, 3.6V, 3.7V, 3.8V
5:0		000100~000111:3.85V, 3.9V, 4V, 4.05V
0.0		001000~001011:4.1V, 4.125V, 4.1375v, 4.15V
		001100~001111:4.1625V, 4.175V, 4.1875V, 4.2V (default)
		010000~010011:4.2125V, 4.225V, 4.2375V, 4.25V
		010100~010111:4.2625V, 4.275V, 4.2875V, 4.3V
		011000~011011:4.3125V, 4.325V, 4.3375V, 4.35V
		011100~011111:4.3625V, 4.375V, 4.3875V, 4.4V



RG\_OFF\_VA18\_PM OD

2

#### **MT2523 Series Reference Manual**

AIRUHI			M12523 Series Reference Manual						
Bit(s)	Name				Descript	ion			
			100000~100011:4.4125V, 4.425V, 4.4375V, 4.45V 100100~100111:4.4625V, 4.475V, 4.4875V, 4.5V 101000:4.6V 111111:2.2V (BC1.1)						
В5		9	CHR CON4	<u>17</u>	Charge r Control Registe r 47			00	
Bit	7	6	5	4	3	2	1	0	
Name							RG_JEIT A_EN		
Type Reset							RW 0		
100501									
Bit(s)	Name				Descript	ion			
1	RG_JEITA_EN			0:disab	le JEITA 1:	enable JEI	TA		
DA			VA18CTLO		VA18 Control registe r 0			01	
Bit	7	6	5	4	3	2 RG_OVR	1	0	
Name						_VA18_P		RG_VA18 _EN	
Туре						MOD RW		RW	
Reset						0		1	
Bit(s)	Name				Descript	ion			
2 RG	COVR_VA18_FOD RG_VA18_EN	PM			0: Normal i 1: Low power	mode			
DB			VA18CTL1	Ĺ	VA18 Control registe r 1			05	
Bit	7	6	5	4	3	2	1	0	
Name						RG_OFF _VA18_P			
Туре						MOD RW			
Reset						1			
D!4( )	N.T				D • •	•			
Bit(s)	Name				Descript	ion			

VA18 operational mode for system OFF mode

0: Normal mode 1: Low power mode Name

Type

Reset

00

 E2
 VA18PSIO
 VA18PSIO
 PSI registe r0

 Bit
 7
 6
 5
 4
 3

RG\_LP\_ VA18\_P

MOD

RW

0

	rO			
4	3	2	1	0
			RG_HP_ VA18_P MOD	
			PW/	

0

Bit(s)	Name	Description
5	RG_LP_VA18_PMO D	
1	RG_HP_VA18_PMO D	

VA18
LDO
E3
VA18PSI1
PSI
registe
r1

Bit	7	6	5	4	3	2	1	0
Name			RG_S1_V A18_PM OD	RG_S1_V A18_ON			RG_SO_ VA18_P MOD	RG_SO_ VA18_O N
Type			RW	RW			RW	RW
Reset			0	0			0	0

Bit(s)	Name	Description
5	RG_S1_VA18_PMO D	
4	RG_S1_VA18_ON	
1	RG_S0_VA18_PMO D	
0	RG_S0_VA18_ON	

<b>E4</b>			<u>VBTCTLO</u>		VBT Control registe r 0			00
Bit	7	6	5	4	3	2	1	0
Name					RG_OVR_VBT_PMO D		RG_VBT _OCFB_ EN	RG_VBT _EN
Type					R	W	RW	RW
Reset					0	0	0	0

Bit(s)	Name	Description
(-)		<b></b>



Bit(s)	Name	Description	
		VBT LDO operation mode	
3:2	RG_OVR_VBT_PM OD	00: Normal mode 01: Lite mode 10: LP mode 11: ULP mode	
1	RG_VBT_OCFB_EN		
0	RG_VBT_EN	<b>VBT LDO enable</b> 0: disable 1: enable	

<b>E</b> 5			<u>VACTLO</u>		VA Control registe r 0			00
Bit	7	6	5	4	3	2	1	0
Name					RG_OVR_VA_PMOD RG_VA OCFB_ N			RG_VA_ EN
Type					R	W	RW	RW
Reset					0	0	0	0

Bit(s)	Name	Description
3:2	RG_OVR_VA_PMO D	
1	RG_VA_OCFB_EN	
0	RG_VA_EN	

<b>E6</b>		v	<u>CLDOCTL</u>	<u>.o</u>	VCORE LDO Control registe r 0			10
Bit	7	6	5	4	3	2	1	0
Name						VC_LDO_P OD	RG_VC_ LDO_OC FB_EN	RG_VC_ LDO_EN
Type					R	W	RW	RW
Reset					0	0	0	0

Bit(s)	Name	Description
3:2	RG_OVR_VC_LDO_ PMOD	00: Normal mode 01: Lite mode 10: LP mode 11: ULP mode
1	RG_VC_LDO_OCFB _EN	
0	RG_VC_LDO_EN	



E8			PSWCTL1	<u>.</u>	PSW Control registe r 1			00
Bit	7	6	5	4	3	2	1	0
Name							RG_SWD P_ENA	RG_SWX M_ENA
Type							RW	RW
Reset							0	0

Bit(s)	Name	Description
1	RG_SWDP_ENA	ECO: optional SWDP enable, enabled by RG_PSEQ_RSV1_LSB[0]
0	RG_SWXM_ENA	ECO: optional SWXM enable, enabled by RG_PSEQ_RSV1_LSB[0]

<b>E9</b>		<u> </u>	VIO18CTL	<u>0</u>	VIO18 Control registe r 0			10
Bit	7	6	5	4	3	2	1	0
Name						VIO18_PM D	RG_VIO1 8_OCFB _EN	RG_VIO1 8_EN
Type					R	W	RW	RW
Reset					0	0	0	0

Bit(s)	Name	Description
3:2	RG_OVR_VIO18_P MOD	
1	RG_VIO18_OCFB_E N	
0	RG_VIO18_EN	

EA			<u>vsfctlo</u>		VSF Control registe r 0			10
Bit	7	6	5	4	3	2	1	0
Name					RG_OVR_VSF_PMO D		RG_VSF _OCFB_ EN	RG_VSF _EN
Type					RW		RW	RW
Reset					0	0	0	0

Bit(s)	Name	Description
3:2	RG_OVR_VSF_PMO	
1	RG_VSF_OCFB_EN	
0	RG_VSF_EN	



EC

Reset

#### **MT2523 Series Reference Manual**

 $\begin{array}{c} \text{EB} & \begin{array}{c} \text{VIO28} \\ \text{Control} \\ \text{registe} \\ \text{r 0} \end{array}$ 

00

Bit	7	6	5	4	3	2	1	0
Name						VIO28_PM D	RG_VIO2 8_OCFB _EN	RG_VIO2 8_EN
Type					RW		RW	RW
Reset					0	0	0	0
•								

Bit(s)	Name	Description
3:2	RG_OVR_VIO28_P MOD	
1	RG_VIO28_OCFB_E N	
0	RG_VIO28_EN	

VMC Control registe r 0

Bit	7	6	5	4	3	2	1	0
Name					RG_OVR_VMC_PMO D		RG_VMC _OCFB_ EN	RG_VMC _EN
Type					RW		RW	RW
Reset					0	0	0	0

Bit(s)	Name	Description
3:2	RG_OVR_VMC_PM OD	
1	RG_VMC_OCFB_EN	
0	RG_VMC_EN	

**VUSB** Control ED **VUSBCTLO** 00 registe r0Bit 0 RG\_VUS B\_OCFB  $RG\_OVR\_VUSB\_PM$ **RG\_VUS** Name  $\mathbf{OD}$ **B\_EN** EN RW RW RW Type

Bit(s)	Name	Description
3:2	RG_OVR_VUSB_PM OD	
1	RG_VUSB_OCFB_E N	
0	RG_VUSB_EN	

0

0



EF		<u> </u>	USBLDO	<u>0</u>	VUSBL DOO			00
Bit	7	6	5	4	3	2	1	0
Name					RG_VUSB_CAL			
Type					RW			
Reset					0	0	0	0

Bit(s)	Name	Description
3:0	RG_VUSB_CAL	4'b0000: 0 mV 4'b0001: -20 mV 4'b0010: -40 mV 4'b0011: -60 mV 4'b0100: -80 mV 4'b0101: -100 mV 4'b0110: -120 mV 4'b0111: -140 mV 4'b1001: +160 mV 4'b1001: +120 mV 4'b1010: +120 mV 4'b1011: +100 mV 4'b1011: +00 mV 4'b1101: +00 mV 4'b1101: +60 mV

<b>F3</b>		<u>v</u> u	USBLDOB	<u>FO</u>	VUSBL DOBFO			00
Bit	7	6	5	4	3	2	1	0
Name						RG_VUSB	_BUF_CAL	
Type					RW			
Reset					0	0	0	0

Bit(s)	Name	Description	
		4'b0000: 0 mV	
		4'b0001: -20 mV	
		4'b0010: -40 mV	
		4'b0011: -60 mV	
		4'b0100: -80 mV	
		4'b0101: -100 mV	
		4'b0110: -120 mV	
3:0	RG_VUSB_BUF_CA	4'b0111: -140 mV	
3:0	L	4'b1000: +160 mV	
		4'b1001: +140 mV	
		4'b1010: +120 mV	
		4'b1011: +100 mV	
		4'b1100: +80 mV	
		4'b1101: +60 mV	
		4'b1110: +40 mV	
		4'b1111: +20 mV	



F5 VUSBPSIO PSI registe rO

LDO	
PSI	00
registe	
rO	

Bit	7	6	5	4	3	2	1	0
Name		RG_LP_VUSB_PMO D				RG_HP_VUSB_PMO D		
Type		RW				RW		
Reset		0	0			0	0	

Bit(s)	Name	Description
6:5	RG_LP_VUSB_PMO D	
2:1	RG_HP_VUSB_PM OD	

F6

VUSBPSI1

PSI

registe

r1

Bit	7	6	5	4	3	2	1	0
Name		RG_S1_VUSB_PMOD		RGS_S1_ VUSB_O N		RG_SO_VUSB_PMO D		RGS_SO_ VUSB_O N
Type		RW		RO		RW		RO
Reset		0	0	0		0	0	0

Bit(s)	Name	Description
6:5	RG_S1_VUSB_PMO D	
4	RGS_S1_VUSB_ON	
2:1	RG_S0_VUSB_PMO D	
0	RGS_S0_VUSB_ON	

F7	VDIG18LDO0				VDIG1 8LDO0			00	
Bit	7	6	5	4	3	2	1	0	
Name					RG_OVR_VDIG18_CAL				
Type					RW				
Reset					0	0	0	0	

Bit(s)	Name	Description	
		VDIG18 calibration	
		4'b0000: 0 mV	
	3:0 RG_OVR_VDIG18_C AL	4'b0001: -20 mV	
3:0		4'b0010: -40 mV	
		4'b0011: -60 mV	
		4'b0100: -80 mV	
		4'b0101: -100 mV	



Bit(s)	Name	Description	
		4'b0110: -120 mV	
		4'b0111: -140 mV	
		4'b1000: +160 mV	
		4'b1001: +140 mV	
		4'b1010: +120 mV	
		4'b1011: +100 mV	
		4'b1100: +80 mV	
		4'b1101: +60 mV	
		4'b1110: +40 mV	
		4'b1111: +20 mV	

FB	VDIG18LDOBFO	8LDOB F0	00
<b>Г</b> В	<u>VDIGI8LDUBFU</u>		

Bit	7	6	5	4	3	2	1	0		
Name					RG_OVR_VDIG18_BUF_CAL					
Type					RW					
Reset					0	0	0	0		

Bit(s)	Name	Description							
		VDIG18 buffer calibration							
		4'b0000: 0 mV							
		4'b0001: -20 mV							
		4'b0010: -40 mV							
		4'b0011: -60 mV							
		4'b0100: -80 mV							
		4'b0101: -100 mV							
	RG_OVR_VDIG18_B	4'b0110: -120 mV							
3:0	UF_CAL	4'b0111: -140 mV							
	OF_CAL	4'b1000: +160 mV							
		4'b1001: +140 mV							
		4'b1010: +120 mV							
		4'b1011: +100 mV							
		4'b1100: +80 mV							
		4'b1101: +60 mV							
		4'b1110: +40 mV							
								4'b1111: +20 mV	

FD			VCLD00		VCORE LDO registe r 0			00
Bit	7	6	5	4	3	2	1	0
Name					RG_O	VR_VC_LDO	D_CAL	
Type	•				•	RW		·
Docat					0	0	0	0

Bit(s)	Name	Description
4:0		VC LDO calibration
	RG_OVR_VC_LDO_ CAL	5'b00000: 0 mV 5'b00001: -5 mV 5'b00010: -10 mV 5'b00011: -15 mV 5'b00100: -20 mV
		5'b00101: -25 mV



Bit(s)	Name	Description	
		5'b00110: -30 mV	
		5'b00111: -35 mV	
		5'b01000: -40 mV	
		5'b01001: -45 mV	
		5'b01010: -50 mV	
		5'b01011: -55 mV	
		5'b01100: -60 mV	
		5'b01101: -65 mV	
		5'b01110: -70 mV	
		5'b01111: -75 mV	
		5'b10000: +80 mV	
		5'b10000: +75 mV	
		5'b10001: +70 mV	
		5'b10010: +65 mV	
		5'b10011: +60 mV	
		5'b10100: +55 mV	
		5'b10101: +50 mV	
		5'b10110: +45 mV	
		5'b10111: +40 mV	
		5'b11000: +35 mV	
		5'b11001: +30 mV	
		5'b11010: +25 mV	
		5'b11011: +20 mV	
		5'b11100: +15 mV	
		5'b11101: +10 mV	
		5'b11110: +5 mV	

FE			VCLDO1		VCORE LDO registe r 1			OA
Bit	7	6	5	4	3	2	1	0
Name					R	G_OVR_VC	_LDO_VOSE	EL
Type						R	W	
Reset					1	0	1	0

Bit(s)	Name	Description	
		VC LDO output voltage	
		4'b0000: 0.7V	
		4'b0001: 0.75 V	
		4'b0010: 0.8 V	
		4'b0011: 0.85 V	
		4'b0100: 0.9 V	
		4'b0101: 0.95 V	
	RG_OVR_VC_LDO_	4'b0110: 1 V	
3:0	VOSEL	4'b0111: 1.05 V	
	VOSEL	4'b1000: 1.1V	
		4'b1001: 1.15 V	
		4'b1010: 1.2 V	
		4'b1011: 1.25 V	
		4'b1100: 1.3 V	
		4'b1101: 1.3 V	
		4'b1110: 1.3 V	
		4'b1111: 1.3 V	



VCORE
LDO
101
VCLDOBFO
buffer
registe
r 0

buffer	00
registe	
r 0	

Bit	7	6	5	4	3	2	1	0
Name					RG_OVR	_VC_LDO_I	BUF_CAL	
Type				RW				
Reset				0	0	0	0	0

Bit(s)	Name	Description	
		VC LDO buffer calibration	
		5'b00000: 0 mV	
		5'b00001: -5 mV	
		5'b00010: -10 mV	
		5'b00011: -15 mV	
		5'b00100: -20 mV	
		5'b00101: -25 mV	
		5'b00110: -30 mV	
		5'b00111: -35 mV	
		5'b01000: -40 mV	
		5'b01001: -45 mV	
		5'b01010: -50 mV	
		5'b01011: -55 mV	
		5'b01100: -60 mV	
		5'b01101: -65 mV	
	RG_OVR_VC_LDO_	5'b01110: -70 mV	
4:0	BUF_CAL	5'b01111: -75 mV	
	BOT_ONE	5'b10000: +80 mV	
		5'b10000: +75 mV	
		5'b10001: +70 mV	
		5'b10010: +65 mV	
		5'b10011: +60 mV	
		5'b10100: +55 mV	
		5'b10101: +50 mV	
		5'b10110: +45 mV	
		5'b10111: +40 mV	
		5'b11000: +35 mV	
		5'b11001: +30 mV	
		5'b11010: +25 mV	
		5'b11011: +20 mV	
		5'b11100: +15 mV	
		5'b11101: +10 mV	
		5'b11110: +5 mV	

VCORE
LDO

103

VCLDOPSIO
PSI
registe
r 0

Bit	7	6	5	4	3	2	1	0
Name	RG_HP_VC_LDO_VOSEL						C_LDO_P OD	RG_HP_ VC_LDO _ON
Type		RW				RW		RW
Reset	1	1	0	0		0	0	0

	Bit(s)	Name	Description
--	--------	------	-------------



Bit(s)	Name	Description
7:4	RG_HP_VC_LDO_V OSEL	4'b0000: 0.7V 4'b0001: 0.75 V 4'b0010: 0.8 V 4'b0011: 0.85 V 4'b0100: 0.9 V 4'b0110: 1 V 4'b0111: 1.05 V 4'b1000: 1.1V 4'b1001: 1.15 V 4'b1001: 1.2 V 4'b1011: 1.25 V 4'b1011: 1.3 V 4'b1101: 1.3 V 4'b1111: 1.3 V
2:1	RG_HP_VC_LDO_P MOD	00: Normal mode 01: Lite mode 10: LP mode 11: ULP mode
0	RG_HP_VC_LDO_O N	

104		7	/CLDOPSI	<u>1</u>	VCORE LDO PSI registe r 1			00
Bit	7	6	5	4	3	2	1	0

Name			RG_I	HP_VC_LDO	_CAL	
Type				RW		
Reset		0	0	0	0	0

Bit(s)	Name	Description
4:0	RG_HP_VC_LDO_C AL	

**VCORE** LDO 105 **VCLDOPSI2 PSI** 80 registe r 2 Bit 3 6 5 4 0 RG\_LP RG\_LP\_VC\_LDO\_PM Name RG\_LP\_VC\_LDO\_VOSEL VC\_LDO OD ON Type Reset RW RW RW 0

Bit(s)	Name	Description
7:4	RG_LP_VC_LDO_V OSEL	4'b0000: 0.7V 4'b0001: 0.75 V 4'b0010: 0.8 V 4'b0011: 0.85 V



Bit(s)	Name	Description
		4'b0100: 0.9 V
		4'b0101: 0.95 V
		4'b0110: 1 V
		4'b0111: 1.05 V
		4'b1000: 1.1V
		4'b1001: 1.15 V
		4'b1010: 1.2 V
		4'b1011: 1.25 V
		4'b1100: 1.3 V
		4'b1101: 1.3 V
		4'b1110: 1.3 V
		4'b1111: 1.3 V
2:1	RG_LP_VC_LDO_P MOD	
0	RG_LP_VC_LDO_O N	

VCORE
LDO

106

VCLDOPSI3

PSI
registe
r 3

Bit	7	6	5	4	3	2	1	0
Name				RG_LP_VC_LDO_CAL				
Type				RW				
Reset				0	0	0	0	0

Bit(s)	Name	Description
4:0	RG_LP_VC_LDO_C AL	

| VCORE | LDO | | LDO | | PSI 
Bit	7	6	5	4	3	2	1	0
Name						RG_SO_VC	C_LDO_PM D	
Type						RW		
Reset						0	0	

Bit(s)	Name	Description
2:1	RG_S0_VC_LDO_P MOD	



Bit

Name Type

Reset

## **MT2523 Series Reference Manual**

00

VCORE LDO
108 VCLDOPSI5 PSI registe r 5

RG\_S1\_VC\_LDO\_VOSEL

RW

r 5					
3	2	1	0		
		RG_S1_VC_LDO_PM OD			
	R.	RW			

Bit(s)	Name	Description	
7:4	RG_S1_VC_LDO_V OSEL	4'b0000: 0.7V 4'b0001: 0.75 V 4'b0010: 0.8 V 4'b0010: 0.85 V 4'b0100: 0.9 V 4'b0101: 1 V 4'b0110: 1 V 4'b0111: 1.05 V 4'b1000: 1.1V 4'b1001: 1.15 V 4'b1010: 1.2 V 4'b1011: 1.25 V 4'b1101: 1.3 V 4'b1101: 1.3 V 4'b1101: 1.3 V	
2:1	RG_S1_VC_LDO_P MOD		

10A		<u> </u>	/IO18LDO	<u>0</u>	VIO18L DO0			00
Bit	7	6	5	4	3	2	1	0
Name					RG_VIO18_CAL			
Type					RW			
Reset					0	0	0	0

Bit(s)	Name	Description
3:0	RG_VIO18_CAL	4'b0000: 0 mV 4'b0001: -20 mV 4'b0010: -40 mV 4'b0011: -60 mV 4'b0100: -80 mV 4'b0101: -100 mV 4'b0110: -120 mV 4'b0111: -140 mV 4'b1001: +140 mV 4'b1001: +140 mV 4'b1001: +120 mV 4'b1011: +100 mV 4'b1011: +40 mV



10E <u>VIO1</u>			O18LDOB	<u>F0</u>	VIO18L DOBFO			00
Bit	7	6	5	4	3	2	1	0
Name					RG_VIO18_BUF_CAL			
Type						R	W	
Reset					0	0	0	0

Bit(s)	Name	Description	
		4'b0000: 0 mV	
		4'b0001: -20 mV	
		4'b0010: -40 mV	
		4'b0011: -60 mV	
		4'b0100: -80 mV	
		4'b0101: -100 mV	
		4'b0110: -120 mV	
3:0	RG_VIO18_BUF_CA	4'b0111: -140 mV	
3.0	L	4'b1000: +160 mV	
		4'b1001: +140 mV	
		4'b1010: +120 mV	
		4'b1011: +100 mV	
		4'b1100: +80 mV	
		4'b1101: +60 mV	
		4'b1110: +40 mV	
		4'b1111: +20 mV	

VIO18
LDO
110
VIO18PSIO
PSI
registe
r0

Bit	7	6	5	4	3	2	1	0
Name RG_LP_VIO18_PMO D				RG_HP_VIO18_PMO D				
Type		RW				R	W	
Reset		0	0			0	0	

Bit(s)	Name	Description
6:5	RG_LP_VIO18_PMO D	
2:1	RG_HP_VIO18_PM OD	

Bit	7	6	5	4	3	2	1	0
Name		RG_S1_VI	1018_PMO D			RG_SO_V	1018_PMO D	
Type		R	RW			R	W	
Reset		0	0			0	0	

Bit(s)	Name	Description
Dit(s)	rume	Description



Bit(s)	Name	Description
6:5	RG_S1_VIO18_PMO D	
2:1	RG_S0_VIO18_PMO D	

113			VSFLD00		VSFLD OO			00
Bit	7	6	5	4	3	2	1	0
Name						RG_VS	SF_CAL	
Type					RW			
Reset					0	0	0	0

Bit(s)	Name	Description
		4'b0000: 0 mV
		4'b0001: -20 mV
		4'b0010: -40 mV
		4'b0011: -60 mV
		4'b0100: -80 mV
		4'b0101: -100 mV
		4'b0110: -120 mV
2.0	DC VCE CAL	4'b0111: -140 mV
3:0	RG_VSF_CAL	4'b1000: +160 mV
		4'b1001: +140 mV
		4'b1010: +120 mV
		4'b1011: +100 mV
		4'b1100: +80 mV
		4'b1101: +60 mV
		4'b1110: +40 mV
		4'b1111: +20 mV

114			VSFLD01		VSFLD O1			00
Bit	7	6	5	4	3	2	1	0
Name							RG_VSF _VOSEL _1	RG_VSF _VOSEL _0
Type							RW	RW
Reset							0	0

Bit(s)	Name	Description
		VSF output voltage select bit_1
		2'b00: 1.86V
1	RG_VSF_VOSEL_1	2'b01: 3 V
		2'b10: 3.3 V
		2b'11: null
		VSF output voltage select bit_0
		2'b00: 1.86V
0	RG_VSF_VOSEL_0	2'b01: 3 V
		2'b10: 3.3 V
		2b'11: null



117		<u>v</u>	SFLDOBE	<u>'O</u>	VSFLD OBF0			00
Bit	7	6	5	4	3	2	1	0
Name						RG_VSF_	BUF_CAL	
Type						RW		
Reset					0	0	0	0

Bit(s)	Name	Description
3:0	RG_VSF_BUF_CAL	4'b0000: 0 mV 4'b0001: -20 mV 4'b0010: -40 mV 4'b0011: -60 mV 4'b0100: -80 mV 4'b0101: -100 mV 4'b010: -120 mV 4'b0111: -140 mV 4'b1000: +160 mV 4'b1001: +140 mV 4'b1010: +120 mV 4'b1010: +80 mV 4'b101: +60 mV 4'b1101: +60 mV

VSF LDO 119 <u>VSFPSIO</u> PSI registe rO

Bit	7	6	5	4	3	2	1	0
Name		RG_LP_V	RG_LP_VSF_PMOD			RG_HP_VSF_PMOD		
Type		R	W			R	W	
Reset	eset		0			0	0	

Bit(s)	Name	Description
6:5	RG_LP_VSF_PMOD	
2:1	RG_HP_VSF_PMOD	

VSF
LDO
11A

VSFPSI1
PSI
registe
r1

Bit	7	6	5	4	3	2	1	0
Name		RG_S1_V	SF_PMOD	RGS_S1_ VSF_ON		RG_SO_VSF_PMOD		RGS_SO_ VSF_ON
Type		R	W	RO		R	RW	
Reset		0	0	0		0	0	0

Bit(s)	Name	Description
6:5	RG_S1_VSF_PMOD	
4	RGS_S1_VSF_ON	



Bit(s)	Name	Description
2:1	RG_S0_VSF_PMOD	
0	RGS_S0_VSF_ON	

11C			SMPSCTL(	<u>)</u>	SMPS Control Registe r 0		16		
Bit	7	6	5	4	3	2	1	0	
Name	RG_VCORE_BUCK_S CHG_TSTEP			RG_VCO RE_BUC K_SCHG _EN					
Type	RW			RW					
Reset	0	0		1					

Bit(s)	Name	Description
		VCORE DVS soft change time step
7:6	RG_VCORE_BUCK_ SCHG_TSTEP	2'b00: 0.6us (default) 2'b01: 1.3us 2'b10: 2.6us 2'b11: 4.6us
4	RG_VCORE_BUCK_ SCHG_EN	VCORE DVS soft change enable

Bit	7	6	5	4	3	2	1	0
Name					RG_VOU TDET_E N	RG_VCORE_VSLEEP _SEL		
Type					RW	RW		
Reset					0	0	0	

Bit(s)	(s) Name Description					
3	RG_VOUTDET_EN	<b>VOUT tied to VBAT detection enable</b> 0: disable 1: enable				
2:1	RG_VCORE_VSLEE P_SEL	sleep mode voltage selection 00: 0.7V 01: 0.75V 10: 0.6V 11: 0.65V				

135 <u>VCBU</u>	VCORE BUCK registe r 19	00
-----------------	----------------------------------	----



00

135

VCORE

BUCK
registe
r 19

Bit	7	6	5	4	3	2	1	0
Name							RGS_QI_ VCORE_ OC_STAT US	
Type Reset							RO	
Reset							0	

Bit(s)	Name	Description
1	RGS_QI_VCORE_O C_STATUS	OC status

VCORE
BUCK

13E

VCBUCKPSIO
PSI
registe
r 0

Bit	7	6	5	4	3	2	1	0	
Name	RG_HP_VC_BUCK_VOVAL				RG_HP	RG_HP_ VC_BUC K_ON			
Type		RW				RW			
Reset	1	1	1	0	0	0	0	1	

Bit(s) Name **Description** VCORE BUCK output voltage value for HP state 0000: 0.6v 0001: 0.6v + 50mV 0010: 0.6v + 50mV\*20100: 0.6v + 50mv\*4RG\_HP\_VC\_BUCK\_ 7:4 0110: 0.6v + 50mv\*6**VOVAL** 1000: 0.6v + 50mv\*8 1010: 0.6v + 50mv\*10 1100: 0.6v + 50mv\*12 = 1.2v1110: 0.6v + 50mv\*14 1111: 0.6v + 50mV\*15 = 1.35vRG\_HP\_VC\_BUCK\_ VCORE BUCK voltage adjust value for HP state (6.25mV/bit) 3:1 **VOADJ VCORE BUCK on/off control for HP state** RG\_HP\_VC\_BUCK\_ 0 0: off ON 1: on

**VCORE BUCK** 13F PSI A1 **VCBUCKPSI1** registe r 1 Bit 6 4 3 0 5 RG\_LP\_ VC\_BUC Name RG\_LP\_VC\_BUCK\_VOVAL RG\_LP\_VC\_BUCK\_VOADJ



13F

Type Reset

## **MT2523 Series Reference Manual**

VCORE BUCK <u>VCBUCKPSI1</u> PSI registe r 1

RW

1

0

A1

20

			K_ON
	RW		RW
0	0	0	1

Bit(s)	Name	Description
		VCORE BUCK output voltage value for LP state
		0000: 0.6v
		0001: 0.6v + 50mV
		0010: 0.6v + 50mV*2
	RG_LP_VC_BUCK_	0100: 0.6v + 50mv*4
7:4	VOVAL	0110: 0.6v + 50mv*6
	VOVAL	1000: 0.6v + 50mv*8
		1010: 0.6v + 50mv*10
		1100: 0.6v + 50mv*12 = 1.2v
		1110: 0.6v + 50mv*14
		1111: $0.6v + 50mV*15 = 1.35v$
3:1	RG_LP_VC_BUCK_ VOADJ	VCORE BUCK voltage adjust value for LP state (6.25mV/bit)
		VCORE BUCK on/off control for LP state
0	RG_LP_VC_BUCK_	0: off
	ON	1: on

0

VCORE
BUCK
140
VCBUCKPSI2
PSI
registe
r 2

Bit	7	6	5	4	3	2	1	0
Name	F	RG_S1_VC_E	UCK_VOVA	L	RG_S1			
Type		R	W			RW		
Reset	0	0	1	0	0	0	0	

Bit(s)	Name	Description
		VCORE BUCK output voltage value for LP state
		0000: 0.6v
		0001: 0.6v + 50mV
		0010: 0.6v + 50mV*2
	RG S1 VC BUCK	0100: 0.6v + 50mv*4
7:4	VOVAL	0110: 0.6v + 50mv*6
	VOVAL	1000: 0.6v + 50mv*8
		1010: 0.6v + 50mv*10
		1100: 0.6v + 50mv*12 = 1.2v
		1110: 0.6v + 50mv*14
		1111: $0.6v + 50mV*15 = 1.35v$
3:1	RG_S1_VC_BUCK_ VOADJ	VCORE BUCK voltage adjust value for LP state (6.25mV/bit)



203

# **MT2523 Series Reference Manual**

AUXADC\_ADCO

AUXAD C ADC registe r 0

00

Bit	7	6	5	4	3	2	1	0			
Name	AUXADC_ADC_OUT_CHO_L										
Type				R	0						
Reset	0	0 0 0 0 0 0 0									

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _CHO_L	AUXADC channel 0 output data bit [7:0]

201 AUXADC ADCO H

AUXAD C ADC registe r 0\_H

00

Bit	7	6	5	4	3	2	1	0		
Name	AUXADC _ADC_R DY_CHO		AUXADC_ADC_OUT_CHO_H							
Type	RO		RO							
Reset	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _CH0	<b>AUXADC channel 0 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
6:0	AUXADC_ADC_OUT CH0 H	AUXADC channel 0 output data bit [14:8]

202 <u>AUXADC ADC1</u>

AUXAD C ADC registe r 1

00

Bit	7	6	5	4	3	2	1	0			
Name		AUXADC_ADC_OUT_CH1_L									
Type				R	.0						
Reset	0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _CH1_L	AUXADC channel 1 output data bit [7:0]

AUXADC ADC1 H

AUXAD C ADC

registe r 1\_H

Bit	7	6	5	4	3	2	1	0
Name	AUXADC			AUXADO	C_ADC_OUT	_CH1_H		



203 AUXADC ADC1 H

AUXAD
C ADC
registe
r 1\_H

	_ADC_R DY_CH1							
Type	RO				RO			
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _CH1	<b>AUXADC channel 1 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
6:0	AUXADC_ADC_OUT _CH1_H	AUXADC channel 1 output data bit [14:8]

204 <u>AUXADC\_ADC2</u>

AUXAD C ADC registe r 2

00

Bit	7	6	5	4	3	2	1	0			
Name	AUXADC_ADC_OUT_CH2_L										
Type	RO										
Reset	0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _CH2_L	AUXADC channel 2 output data bit [7:0]

205 <u>AUXADC ADC2 H</u>

AUXAD C ADC registe r 2\_H

Bit	7	6	5	4	3	2	1	0	
Name	AUXADC _ADC_R DY_CH2				AUXADC_ADC_OUT_CH2_H				
Type	RO				RO				
Reset	0				0	0	0	0	

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _CH2	AUXADC channel 2 output data ready 0: AUXADC data proceeding 1: AUXADC data ready
3:0	AUXADC_ADC_OUT _CH2_H	AUXADC channel 2 output data bit [11:8]



## **MT2523 Series Reference Manual**

AUXADC\_ADC3

AUXAD C ADC registe r 3

00

Bit	7	6	5	4	3	2	1	0			
Name	AUXADC_ADC_OUT_CH3_L										
Type		RO									
Reset	0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _CH3_L	AUXADC channel 3 output data bit [7:0]

207

AUXADC\_ADC3\_H

AUXAD C ADC registe r 3\_H

00

Bit	7	6	5	4	3	2	1	0	
Name	AUXADC _ADC_R DY_CH3				AUXADC_ADC_OUT_CH3_H				
Type	RO				RO				
Reset	0				0	0	0	0	

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _CH3	<b>AUXADC channel 3 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
3:0	AUXADC_ADC_OUT CH3_H	AUXADC channel 3 output data bit [11:8]

208

AUXADC\_ADC4

AUXAD C ADC registe r 4

00

Bit	7	6	5	4	3	2	1	0			
Name	AUXADC_ADC_OUT_CH4_L										
Type		RO									
Reset	0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _CH4_L	AUXADC channel 4 output data bit [7:0]

209

AUXADC\_ADC4\_H

AUXAD C ADC registe

r 4\_H

Bit	7	6	5	4	3	2	1	0
Name	AUXADC				AU	JXADC_ADC	_OUT_CH4	_H



209 AUXADC ADC4 H

AUXAD C ADC registe r 4\_H

00

	_ADC_R DY_CH4					
Type	RO			R	0	
Reset	0		0	0	0	0

Bit(s)	Name	Description
_	AUXADC_ADC_RDY	AUXADC channel 4 output data ready
7	_CH4	0: AUXADC data proceeding 1: AUXADC data ready
3:0	AUXADC_ADC_OUT _CH4_H	AUXADC channel 4 output data bit [11:8]

21A AUXADC ADC13

AUXAD C ADC registe r 13

 $\mathbf{00}$ 

Bit	7	6	5	4	3	2	1	0	
Name		AUXADC_ADC_OUT_THR_HW_L							
Type		RO							
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _THR_HW_L	AUXADC channel 13 output data bit [7:0]

21B

AUXADC ADC13 H

C ADC

registe

r 13\_H

Bit	7	6	5	4	3	2	1	0
Name	AUXADC _ADC_R DY_THR _HW				AUX	ADC_ADC_C	OUT_THR_H	W_H
Type	RO				RO			
Reset	0				0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _THR_HW	<b>AUXADC channel 13 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
3:0	AUXADC_ADC_OUT _THR_HW_H	AUXADC channel 13 output data bit [11:8]



21C AUXADC\_ADC14

AUXAD C ADC registe r 14

00

Bit	7	6	5	4	3	2	1	0
Name		AUXADC_ADC_OUT_LBAT_L						
Type		RO						
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _LBAT_L	AUXADC channel 14 output data bit [7:0]

21D <u>AUXADC ADC14 H</u>

AUXAD C ADC registe r 14\_H

00

Bit	7	6	5	4	3	2	1	0
Name	AUXADC _ADC_R DY_LBA T				AU	XADC_ADC	_OUT_LBAT	'_н
Type	RO				RO			
Reset	0				0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _LBAT	<b>AUXADC channel 14 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
3:0	AUXADC_ADC_OUT _LBAT_H	AUXADC channel 14 output data bit [11:8]

21E <u>AUXADC ADC15</u>

AUXAD C ADC registe r 15

00

Bit	7	6	5	4	3	2	1	0	
Name		AUXADC_ADC_OUT_LBAT2_L							
Type		RO							
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT LBAT2 L	AUXADC channel 15 output data bit [7:0]

21F AUXADC ADC15 H C ADC C ADC registe r 15\_H

Bit 7 6 5 4 3 2 1 0



21F

226

## **MT2523 Series Reference Manual**

AUXADC ADC15 H

AUXAD C ADC registe r 15\_H

00

Name	AUXADC _ADC_R DY_LBA T2		AU	XADC_ADC_	OUT_LBAT	г_н
Type	RO			R	.0	
Reset	0		0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _LBAT2	<b>AUXADC channel 15 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
3:0	AUXADC_ADC_OUT _LBAT2_H	AUXADC channel 15 output data bit [11:8]

AUXADC ADC19

AUXAD C ADC registe r 19

00

Bit	7	6	5	4	3	2	1	0	
Name		AUXADC_ADC_OUT_CH4_BY_MD_L							
Type		RO							
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _CH4_BY_MD_L	AUXADC channel 19 output data bit [7:0]

227

AUXADC ADC19 H

C ADC
registe
r 19\_H

Bit	7	6	5	4	3	2	1	0
Name	AUXADC _ADC_R DY_CH4 _BY_MD				AUXAI	OC_ADC_OU	T_CH4_BY_	_MD_H
Type	RO					R	.0	
Reset	0				0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _CH4_BY_MD	<b>AUXADC channel 19 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
3:0	AUXADC_ADC_OUT _CH4_BY_MD_H	AUXADC channel 19 output data bit [11:8]



229

## **MT2523 Series Reference Manual**

AUXADC\_ADC20

AUXAD C ADC registe r 20

AUXAD C ADC

registe

00

Bit	7	6	5	4	3	2	1	0
Name		AUXADC_ADC_OUT_WAKEUP_PCHR_L						
Type				R	0			
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _WAKEUP_PCHR_L	AUXADC channel 20 output data bit [7:0]

AUXADC ADC20 H

00

					r 20_H				
Bit	7	6	5	4	3	2	1	0	
Name	AUXADC _ADC_R DY_WAK EUP_PC HR		AUXADC_ADC_OUT_WAKEUP_PCHR_H						
Type	RO				RO				
Rosot	0	Λ	Λ	Λ	Λ	Λ	0	0	

Bit(s)	Name	Description
7	AUXADC_ADC_RDY WAKEUP PCHR	<b>AUXADC channel 20 output data ready</b> 0: AUXADC data proceeding
	AUXADC_ADC_OUT	1: AUXADC data ready
6:0	_WAKEUP_PCHR_ H	AUXADC channel 20 output data bit [14:8]

22A

AUXADC ADC21

C ADC
registe
r 21

Bit	7	6	5	4	3	2	1	0	
Name		AUXADC_ADC_OUT_WAKEUP_SWCHR_L							
Type		RO							
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _WAKEUP_SWCHR _L	AUXADC channel 21 output data bit [7:0]



22B

## **MT2523 Series Reference Manual**

AUXADC ADC21 H

AUXAD C ADC registe r 21\_H

00

Bit	7	6	5	4	3	2	1	0
Name	AUXADC _ADC_R DY_WAK EUP_SW CHR		AU	XADC_ADC_	OUT_WAKE	EUP_SWCHI	<b>г_н</b>	
Type	RO	RO						
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _WAKEUP_SWCHR	<b>AUXADC channel 21 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
6:0	AUXADC_ADC_OUT _WAKEUP_SWCHR _H	AUXADC channel 21 output data bit [14:8]

22C AUXADC ADC22

AUXAD C ADC registe r 22

00

Bit	7	6	5	4	3	2	1	0
Name		AUXADC_ADC_OUT_CHO_BY_MD_L						
Type	RO							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _CHO_BY_MD_L	AUXADC channel 22 output data bit [7:0]

22D AUXADC ADC22 H

AUXAD C ADC registe r 22\_H

Bit	7	6	6 5 4 3 2 1 0						
Name	AUXADC _ADC_R DY_CHO _BY_MD	AUXADC_ADC_OUT_CHO_BY_MD_H							
Type	RO	RO							
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _CH0_BY_MD	<b>AUXADC channel 22 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
6:0	AUXADC_ADC_OUT _CH0_BY_MD_H	AUXADC channel 22 output data bit [14:8]



22E

AUXADC ADC23

AUXAD C ADC registe r 23

00

Name AUXADC_ADC_OUT_CHO_BY_AP_L				
Type RO	RO			
<b>Reset</b> 0 0 0 0 0 0 0	0			

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _CHO_BY_AP_L	AUXADC channel 23 output data bit [7:0]

22F

AUXADC ADC23 H

AUXAD C ADC registe r 23\_H

00

Bit	7	6	6 5 4 3 2 1 0						
Name	AUXADC _ADC_R DY_CHO _BY_AP	AUXADC_ADC_OUT_CHO_BY_AP_H							
Type	RO	RO							
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _CH0_BY_AP	<b>AUXADC channel 23 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
6:0	AUXADC_ADC_OUT _CH0_BY_AP_H	AUXADC channel 23 output data bit [14:8]

230

AUXADC\_ADC24

AUXAD C ADC registe r 24

00

Name AUXADC_ADC_OUT_CH1_BY_MD_L Type RO	Bit	7	6	5	4	3	2	1	0
	Name			AUXA	DC_ADC_OU	JT_CH1_BY_	_MD_L		
	Type	RO							
Reset 0 0 0 0 0 0 0	Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _CH1_BY_MD_L	AUXADC channel 24 output data bit [7:0]

231

AUXADC\_ADC24\_H

AUXAD C ADC registe r 24\_H



233

## **MT2523 Series Reference Manual**

AUXADC\_ADC24\_H

AUXAD C ADC registe r 24\_H

00

Bit	7	6	5	4	3	2	1	0	
Name	AUXADC _ADC_R DY_CH1 _BY_MD	AUXADC_ADC_OUT_CH1_BY_MD_H							
Type	RO		RO						
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _CH1_BY_MD	<b>AUXADC channel 24 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
6:0	AUXADC_ADC_OUT _CH1_BY_MD_H	AUXADC channel 24 output data bit [14:8]

232 AUXADC ADC25

AUXAD C ADC registe r 25

00

Bit	7	6	5	4	3	2	1	0
Name		AUXADC_ADC_OUT_CH1_BY_AP_L						
Type				R	0			
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT CH1 BY AP L	AUXADC channel 25 output data bit [7:0]

AUXADC ADC25 H

AUXAD C ADC registe r 25\_H

Bit	7	6	5	4	3	2	1	0	
Name	AUXADC _ADC_R DY_CH1 _BY_AP		,	AUXADC_AI	OC_OUT_CH	I1_BY_AP_H	Ī		
Type	RO		RO						
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _CH1_BY_AP	AUXADC channel 25 output data ready 0: AUXADC data proceeding 1: AUXADC data ready
6:0	AUXADC_ADC_OUT _CH1_BY_AP_H	AUXADC channel 25 output data bit [14:8]



235

236

237

## **MT2523 Series Reference Manual**

AUXADC\_ADC26

AUXAD C ADC registe r 26

00

Bit	7	6	5	4	3	2	1	0
Name		AUXADC_ADC_OUT_VISMPSO_L						
Type		RO						
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _VISMPSO_L	AUXADC channel 26 output data bit [7:0]

AUXADC ADC26 H

C ADC registe r 26\_H

**AUXAD** 

00

Bit	7	6	5	4	3	2	1	0
Name	AUXADC _ADC_R DY_VIS MPS0				AUX	ADC_ADC_C	OUT_VISMP	S0_H
Type	RO				RO			
Reset	0				0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _VISMPS0	<b>AUXADC channel 26 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
3:0	AUXADC_ADC_OUT _VISMPSO_H	AUXADC channel 26 output data bit [11:8]

AUXADC ADC27

AUXAD C ADC registe r 27

00

Bit	7	6	5	4	3	2	1	0		
Name		AUXADC_ADC_OUT_FGADC1_L								
Type				R	0					
Reset	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _FGADC1_L	AUXADC channel 27 output data bit [7:0]

AUXADC ADC27 H

AUXAD C ADC registe r 27\_H

00

**Bit** 7 6 5 4 3 2 1 0



AUXADC\_ADC27\_H

AUXAD C ADC registe r 27\_H

00

Name	AUXADC _ADC_R DY_FGA DC1			AUXADC_	ADC_OUT_I	FGADC1_H		
Type	RO		RO					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _FGADC1	AUXADC channel 27 output data ready 0: AUXADC data proceeding 1: AUXADC data ready
6:0	AUXADC_ADC_OUT _FGADC1_H	AUXADC channel 27 output data bit [14:8]

238

237

AUXADC ADC28

AUXAD C ADC registe r 28

00

Bit	7	6	5	4	3	2	1	0
Name		AUXADC_ADC_OUT_FGADC2_L						
Type				R	0.			
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _FGADC2_L	AUXADC channel 28 output data bit [7:0]

239

AUXADC ADC28 H

AUXAD C ADC registe r 28\_H

Bit	7	6	5	4	3	2	1	0
Name	AUXADC _ADC_R DY_FGA DC2	AUXADC_ADC_OUT_FGADC2_H						
Type	RO		RO					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _FGADC2	<b>AUXADC channel 28 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
6:0	AUXADC_ADC_OUT _FGADC2_H	AUXADC channel 28 output data bit [14:8]



AUXADC\_ADC29

AUXAD C ADC registe r 29

00

Bit	7	6	5	4	3	2	1	0
Name		AUXADC_ADC_OUT_IMP_L						
Type		RO						
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _IMP_L	AUXADC channel 29 output data bit [7:0]

**AUXAD** 

23B

23C

**23D** 

23A

AUXADC\_ADC29\_H

C ADC registe r 29\_H

00

Bit	7	6	5	4	3	2	1	0
Name	AUXADC _ADC_R DY_IMP	AUXADC_ADC_OUT_IMP_H						
Type	RO		RO					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _IMP	<b>AUXADC channel 29 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
6:0	AUXADC_ADC_OUT IMP_H	AUXADC channel 29 output data bit [14:8]

AUXADC ADC30

AUXAD C ADC registe

r 30

00

Bit	7	6	5	4	3	2	1	0
Name		AUXADC_ADC_OUT_IMP_AVG_L						
Type		RO						
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _IMP_AVG_L	AUXADC channel 30 output data bit [7:0]

AUXADC ADC30 H

AUXAD C1 ADC registe

r 0\_H

Bit	7	6	5	4	3	2	1	0
Name	AUXADC			AUXADC_A	ADC_OUT_IN	MP_AVG_H		



23D AUXADC ADC30 H C1 ADC registe r 0\_H

	_ADC_R DY_IMP _AVG							
Type	RO				RO			
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _IMP_AVG	<b>AUXADC channel 30 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
6:0	AUXADC_ADC_OUT IMP_AVG_H	AUXADC channel 30 output data bit [14:8]

23E AUXADC ADC31 C ADC registe r 31

Bit	7	6	5	4	3	2	1	0
Name		AUXADC_ADC_OUT_RAW_L						
Type		RO						
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _RAW_L	AUXADC channel 31 output data bit [7:0]

23F AUXADC ADC31 H
C1 ADC
registe
r1\_H

Bit	7	6	5	4	3	2	1	0
Name			AUXADC_ADC_OUT_RAW_H					
Type					RO			
Reset		0	0	0	0	0	0	0

Bit(s)	Name	Description
6:0	AUXADC_ADC_OUT _RAW_H	AUXADC channel 31 output data bit [14:8]

240 AUXADC ADC32 C ADC registe r 32

Bit	7	6	5	4	3	2	1	0
Name		AUXADC_ADC_OUT_MDRT_L						
Type		RO						

**AUXAD CADC** 240 AUXADC\_ADC32 00 registe r 32 Reset 0 0 0 0 0 0 0 Bit(s) Name **Description** AUXADC\_ADC\_OUT 7:0 AUXADC channel 32 output data bit [7:0] \_MDRT\_L **AUXAD** C1 ADC 241 AUXADC ADC32 H 00 registe r 2\_H Bit 6 0 **AUXADC** \_ADC\_R Name AUXADC\_ADC\_OUT\_MDRT\_H DY\_MDR Type RO RO Reset 0 0 0 0 0 0 0 0 Bit(s) Name **Description AUXADC** channel 32 output data ready AUXADC\_ADC\_RDY 7 0: AUXADC data proceeding  $_{\rm MDRT}$ 1: AUXADC data ready AUXADC\_ADC\_OUT 6:0 AUXADC channel 32 output data bit [14:8] \_MDRT\_H **AUXAD** C ADC 242 **AUXADC ADC33** 00 registe r 33 Bit 3 2 0 6 5 4 AUXADC\_ADC\_OUT\_JEITA Name **Type** RO Reset 0 0 0 0 0 0 0 0 Bit(s) Description Name AUXADC\_ADC\_OUT 7:0 **AUXADC** output data \_JEITA\_L **AUXAD** C1 ADC 243 AUXADC\_ADC33\_H 00 registe r 3\_H Bit 6 4 0 5 AUXADC AUXADC\_ADC\_OUT\_JEITA\_H Name ADC\_R DY\_JEIT



243 AUXADC ADC33 H

AUXAD C1 ADC registe r 3\_H

	Α					
Type	RO			R		
Reset	0		0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _JEITA	AUXADC output data ready 0: AUXADC data proceeding 1: AUXADC data ready
3:0	AUXADC_ADC_OUT _JEITA_H	AUXADC output data

244 <u>AUXADC ADC34</u>

AUXAD C ADC registe r 34

00

00

Bit	7	7 6 5 4 3 2 1 0							
Name		AUXADC_ADC_OUT_DCXO_BY_GPS_L							
Type		RO							
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _DCXO_BY_GPS_L	AUXADC channel 4 output data

245

AUXADC ADC34 H

C1 ADC

registe

r4\_H

Bit	7	6	5	4	3	2	1	0
Name	AUXADC _ADC_R DY_DCX O_BY_G PS				AUXADC_ADC_OUT_DCXO_BY_GPS_H			
Type	RO				RO			
Reset	0				0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _DCXO_BY_GPS	<b>AUXADC channel 4 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
3:0	AUXADC_ADC_OUT _DCXO_BY_GPS_H	AUXADC channel 4 output data



## **MT2523 Series Reference Manual**

AUXADC\_ADC35

AUXAD C ADC registe r 35

00

Bit	7	6	5	4	3	2	1	0			
Name		AUXADC_ADC_OUT_DCXO_BY_MD_L									
Type				R	0						
Reset	0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _DCXO_BY_MD_L	AUXADC channel 4 output data

247 <u>AUXADC ADC35 H</u>

AUXAD C ADC registe r 33\_H

r 36

00

Bit	7	6	5	4	3	2	1	0
Name	AUXADC _ADC_R DY_DCX O_BY_M D				AUXADC_ADC_OUT_DCXO_BY_MD_H			
Type	RO				RO			
Reset	0				0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _DCXO_BY_MD	AUXADC channel 4 output data ready  0: AUXADC data proceeding
3:0	AUXADC_ADC_OUT _DCXO_BY_MD_H	1: AUXADC data ready  AUXADC channel 4 output data

248 AUXADC ADC36 C ADC registe

Bit	7	6	5	4	3	2	1	0			
Name		AUXADC_ADC_OUT_DCXO_BY_AP_L									
Type				R	0						
Reset	0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _DCXO_BY_AP_L	<b>AUXADC channel 4 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready



RO

0

**Type** 

Reset

## **MT2523 Series Reference Manual**

RO

0

0

00

0

**AUXAD** C ADC AUXADC\_ADC36 H 00 249 registe r\_H Bit 6 5 4 2 0 AUXADC \_ADC\_R DY\_DCX AUXADC\_ADC\_OUT\_DCXO\_BY\_AP\_H Name O\_BY\_A P

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _DCXO_BY_AP	AUXADC channel 4 output data ready 0: AUXADC data proceeding 1: AUXADC data ready
3:0	AUXADC_ADC_OUT DCXO BY AP H	AUXADC channel 4 output data

0

24A

AUXADC ADC37

C ADC
registe
r 37

Bit	7	6	5	4	3	2	1	0			
Name		AUXADC_ADC_OUT_DCXO_MDRT_L									
Type		RO									
Reset	0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _DCXO_MDRT_L	AUXADC output data

24B

AUXADC ADC37 H

C1 ADC
registe
r\_H

Bit	7	6	5	4	3	2	1	0
Name	AUXADC _ADC_R DY_DCX O_MDRT				AUXADC_ADC_OUT_DCXO_MDRT_H			
Type	RO				RO			
Reset	0				0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _DCXO_MDRT	AUXADC output data ready 0: AUXADC data proceeding 1: AUXADC data ready
3:0	AUXADC_ADC_OUT _DCXO_MDRT_H	AUXADC output data



24C

**24D** 

AUXADC\_ADC38

AUXAD C ADC registe r 34\_H

00

Bit	7	6	5	4	3	2	1	0
Name		AUXADC_ADC_OUT_NAG_L						
Type		RO						
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	AUXADC_ADC_OUT _NAG_L	

AUXAD

AUXADC ADC38 H

C1 ADC registe r 34\_H

00

Bit	7	6	5	4	3	2	1	0
Name	AUXADC _ADC_R DY_NAG	AUXADC_ADC_OUT_NAG_H						
Type	RO	RO						
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_RDY _NAG	
6:0	AUXADC_ADC_OUT NAG_H	

24E

AUXADC\_STA0

AUXAD C\_STA 0

00

Bit	7	6	5	4	3	2	1	0	
Name		AUXADC_BUSY_IN_L							
Type		RO							
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
	AUXADC ADC BUS	AUXADC ADC BUSY STATUS_L, bit[7] = CH7 ~ bit[0] = CH0
7:0	Y IN L	1: BUSY
	I_IN_L	0: IDLE

24F

AUXADC\_STAO\_H

AUXAD C\_STA O\_H

Bit	7	6	5	4	3	2	1	0
Name	AUXADC _ADC_B USY_IN_ WAKEUP	AUXADC _ADC_B USY_IN_ VISMPSO	AUXADC _ADC_B USY_IN_ LBAT2	AUXADC _ADC_B USY_IN_ LBAT	Al	UXADC_AD	C_BUSY_IN_	_Н



00

24F AUXADC STAO H C\_STA O\_H

Type	RO	RO	RO	RO		R	0	
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_BUS Y_IN_WAKEUP	<b>ADC busy status</b> 1: BUSY 0: IDLE
6	AUXADC_ADC_BUS Y_IN_VISMPS0	<b>ADC busy status</b> 1: BUSY 0: IDLE
5	AUXADC_ADC_BUS Y_IN_LBAT2	ADC busy status 1: BUSY 0: IDLE
4	AUXADC_ADC_BUS Y_IN_LBAT	<b>ADC busy status</b> 1: BUSY 0: IDLE
3:0	AUXADC_ADC_BUS Y_IN_H	AUXADC ADC BUSY STATUS_H, bit[3] = CH11 ~ bit[0] = CH8  1: BUSY 0: IDLE

250 <u>AUXADC STA1</u> AUXAD C\_STA1 00

Bit	7	6	5	4	3	2	1	0
Name	AUXADC _ADC_B USY_IN_ SHARE	AUXADC _ADC_B USY_IN_ MDRT	AUXADC _ADC_B USY_IN_ JEITA	AUXADC _ADC_B USY_IN_ NAG	AUXADC _ADC_B USY_IN_ DCXO_G PS	AUXADC _ADC_B USY_IN_ DCXO_G PS_MD	AUXADC _ADC_B USY_IN_ DCXO_G PS_AP	AUXADC _ADC_B USY_IN_ DCXO_M DRT
Type	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	AUXADC_ADC_BUS Y_IN_SHARE	<b>ADC busy status</b> 1: BUSY 0: IDLE
6	AUXADC_ADC_BUS Y_IN_MDRT	<b>ADC busy status</b> 1: BUSY 0: IDLE
5	AUXADC_ADC_BUS Y_IN_JEITA	ADC busy status 1: BUSY 0: IDLE
4	AUXADC_ADC_BUS Y_IN_NAG	ADC busy status 1: BUSY 0: IDLE
3	AUXADC_ADC_BUS Y_IN_DCXO_GPS	<b>ADC busy status</b> 1: BUSY 0: IDLE
2	AUXADC_ADC_BUS Y_IN_DCXO_GPS_ MD	<b>ADC busy status</b> 1: BUSY 0: IDLE



Bit(s)	Name	Description
1	AUXADC_ADC_BUS Y_IN_DCXO_GPS_ AP	ADC busy status 1: BUSY
0	AUXADC_ADC_BUS Y_IN_DCXO_MDRT	0: IDLE  ADC busy status  1: BUSY  0: IDLE

AUXADC STA1 H C\_STA1

00

Bit	7	6	5	4	3	2	1	0
Name	AUXADC _ADC_B USY_IN_ THR_MD	AUXADC _ADC_B USY_IN_ THR_H W				AUXADC _ADC_B USY_IN_ FGADC2	AUXADC _ADC_B USY_IN_ FGADC1	AUXADC _ADC_B USY_IN_ IMP
Type	RO	RO				RO	RO	RO
Roset	Λ	0				Λ	Λ	Λ

\_H

Bit(s)	Name	Description
7	AUXADC_ADC_BUS Y_IN_THR_MD	ADC busy status 1: BUSY 0: IDLE
6	AUXADC_ADC_BUS Y_IN_THR_HW	<b>ADC busy status</b> 1: BUSY 0: IDLE
2	AUXADC_ADC_BUS Y_IN_FGADC2	<b>ADC busy status</b> 1: BUSY 0: IDLE
1	AUXADC_ADC_BUS Y_IN_FGADC1	<b>ADC busy status</b> 1: BUSY 0: IDLE
0	AUXADC_ADC_BUS Y_IN_IMP	ADC busy status 1: BUSY 0: IDLE

2BE

251

# AUXADC LBAT2\_4

AUXAD C\_LBA T2\_4

Bit	7	6	5	4	3	2	1	0				
Name	AUXADC_LBAT2_VOLT_MAX											
Type		RW										
Reset	0	0	0	0	0	0	0	0				

Bit(s)	Name	Description
7:0	AUXADC_LBAT2_V OLT_MAX	LBAT2 detection voltage setting



AUXADC LBAT2 4 H

AUXAD C\_LBA T2\_4\_ H

80

Bit	7	6	5	4	3	2	1	0	
Name					AUXADC_LBAT2_VOLT_MAXa				
Type					RW				
Reset					0	0	0	0	

Bit(s)	Name	Description
3:0	AUXADC_LBAT2_V OLT_MAXa	LBAT2 detection voltage setting

2C0

2BF

AUXADC\_LBAT2\_5

AUXAD C\_LBA T2\_5

00

Bit	7	6	5	4	3	2	1	0				
Name	AUXADC_LBAT2_VOLT_MIN											
Type		RW										
Reset	0	0	0	0	0	0	0	0				

Bit(s)	Name	Description
7:0	AUXADC_LBAT2_V OLT_MIN	LBAT2 detection voltage setting

2C1

AUXADC LBAT2 5 H

AUXAD C\_LBA T2\_5\_

80

H

Bit	7	6	5	4	3	2	1	0	
Name					AUXADC_LBAT2_VOLT_MINa				
Type					RW				
Reset					0	0	0	0	

Bit(s)	Name	Description
3:0	AUXADC_LBAT2_V OLT_MINa	LBAT2 detection voltage setting

2EF	VBT LDO <u>VBTLDOO</u> registe r O					00			
Bit	7	6	5	4	3	2	1	0	
Name					RG_VBT_CAL				
Type					RW				
Reset					0	0	0	0	

Bit(s)	Name	Description
3:0	RG_VBT_CAL	

**VBT** LDO **2F3 VBTLDOBFO** buffer 00 registe r0Bit 6 3 0 5 Name RG\_VBT\_BUF\_CAL Type Reset 0 0

Bit(s)	Name	Description
3:0	RG_VBT_BUF_CAL	

VBTP
LDO
2F5

VBTPSIO
PSI
registe
r0

Bit	7	6	5	4	3	2	1	0
Name		RG_LP_VBT_PMOD				RG_HP_V	BT_PMOD	
Type		RW				R	W	
Reset		0	0			0	0	

Bit(s)	Name	Description
6:5	RG_LP_VBT_PMOD	
2:1	RG_HP_VBT_PMO D	

VBTP LDO
2F6 VBTPSI1 PSI 00
registe
r1

Bit	7	6	5	4	3	2	1	0
Name		RG_S1_VI	BT_PMOD	RGS_S1_ VBT_ON		RG_SO_V	BT_PMOD	RGS_SO_ VBT_ON
Type		R'	W	RO		R	W	RO
Reset		0	0	0		0	0	0

Bit(s)	Name	Description
6:5	RG_S1_VBT_PMOD	
4	RGS_S1_VBT_ON	
2:1	RG_S0_VBT_PMOD	
0	RGS_S0_VBT_ON	



2F8			<u>VALDOO</u>		VA LDO registe r 0			00
Bit	7	6	5	4	3	2	1	0
Name						RG_V	A_CAL	
Type						R	W	
Reset					0	0	0	0

Bit(s)	Name	Description
3:0	RG_VA_CAL	

2FC VALDOBFO buffer registe r 0

Bit 7 6 5 4 3 2 1 0

Name PG VA BUE CAL

Bit	1	b	5	4	3	2	1	U
Name						RG_VA_	BUF_CAL	
Type						R	W	
Reset					0	0	0	0

Bit(s)	Name	Description
3:0	RG_VA_BUF_CAL	

VA
LDO
2FE
VAPSIO
PSI
registe
r0

Bit	7	6	5	4	3	2	1	0
Name		RG_LP_VA_PMOD				RG_HP_V	/A_PMOD	
Type		RW				R	W	
Reset		0	0			0	0	

Bit(s)	Name	Description
6:5	RG_LP_VA_PMOD	
2:1	RG_HP_VA_PMOD	

VA
LDO
2FF
VAPSI1
PSI
registe
r1

Bit	7	6	5	4	3	2	1	0
Name		RG_S1_V	A_PMOD	RGS_S1_ VA_ON		RG_SO_V	A_PMOD	RGS_SO_ VA_ON
Type		RW		RO		R	W	RO
Reset		0	0	0		0	0	0



Bit(s)	Name	Description
6:5	RG_S1_VA_PMOD	
4	RGS_S1_VA_ON	
2:1	RG_SO_VA_PMOD	
0	RGS_S0_VA_ON	

VCAM
A
300
VCAMACTLO
Control
registe
r 0

Bit	7	6	5	4	3	2	1	0
Name						VCAMA_P OD	RG_VCA MA_OCF B_EN	RG_VCA MA_EN
Type					R	W	RW	RW
Reset					0	0	0	0

Bit(s)	Name	Description
3:2	RG_OVR_VCAMA_P MOD	
1	RG_VCAMA_OCFB_ EN	
0	RG_VCAMA_EN	

302		<u>v</u>	<u>CAMALD(</u>	<u>00</u>	VCAM ALDO0			00
Bit	7	6	5	4	3	2	1	0
Name						RG_VCA	MA_CAL	
Type						R	W	
Reset					0	0	0	0

Bit(s)	Name	Description
3:0	RG_VCAMA_CAL	

303 VCAMALDO1 VCAM A LDO registe r 1

Bit	7	6	5	4	3	2	1	0
Name						RG_	VCAMA_VO	SEL
Type							RW	
Reset						0	1	1

Bit(s)	Name	Description
2:0	RG_VCAMA_VOSEL	3'b000: 1.5 V 3'b001: 1.8 V 3'b010: 2.5 V 3'b011: 2.8 V



Bit(s)	Name	Description	
		3'b100: Reserved	
		3'b101: Reserved	
		3'b110: Reserved	
		3'b111: Reserved	

VCAM
A LDO
306
VCAMALDOBFO
buffer
registe
r 0

ouffer 00
egiste
r 0

Bit	7	6	5	4	3	2	1	0	
Name		RG_VCAMA_COIN_SS_TRIM_BI AS			RG_VCAMA_BUF_CAL				
Type			RW		RW				
Reset		0	0	0	0	0	0	0	

Bit(s)	Name	Description
6:4	RG_VCAMA_COIN_ SS_TRIM_BIAS	
3:0	RG_VCAMA_BUF_C AL	

30A

PSWCTL0
Control
registe
r 0

Bit	7	6	5	4	3	2	1	0
Name						RG_SW MP_EN	RG_SWD P_EN	RG_SWX M_EN
Type						RW	RW	RW
Reset						0	0	0

Bit(s)	Name	Description
2	RG_SWMP_EN	
1	RG_SWDP_EN	
0	RG_SWXM_EN	

SWIO1 8 LDO 30F <u>SWIO18PSI</u> PSI 00 registe r

Bit	7	6	5	4	3	2	1	0
Name					RGS_S1_ SWDP_O N	RGS_SO_ SWDP_O N	RGS_S1_ SWXM_ ON	RGS_SO_ SWXM_ ON
Type					RO	RO	RO	RO
Reset					0	0	0	0

Bit(s)	Name	Description



Bit(s)	Name	Description
3	RGS_S1_SWDP_ON	
2	RGS_S0_SWDP_ON	
1	RGS_S1_SWXM_ON	
0	RGS_S0_SWXM_O N	

313		<u>\</u>	/IO28LDO	<u>0</u>	VIO28 LDO0			00
Bit	7	6	5	4	3	2	1	0
Name						RG_VIO2	8_CAL_E1	
Type					RW			
Reset					0	0	0	0

Bit(s)	Name	Description	
		4'b0000: 0 mV	
		4'b0001: -20 mV	
		4'b0010: -40 mV	
		4'b0011: -60 mV	
		4'b0100: -80 mV	
	4'b0101: -100 mV		
		4'b0110: -120 mV	
3:0	RG VIO28 CAL E1	4'b0111: -140 mV	
3.0	RG_VIO26_CAL_EI	4'b1000: +160 mV	
		4'b1001: +140 mV	
		4'b1010: +120 mV	
		4'b1011: +100 mV	
		4'b1100: +80 mV	
		4'b1101: +60 mV	
		4'b1110: +40 mV	
		4'b1111: +20 mV	

317		<u>VI</u>	VIO28LDOBFO		VIO28 LDOBF 0			00
Bit	7	6	5	4	3	2	1	0
Name						RG_VIO28_I	BUF_CAL_E	1
Type						R	W	
Reset					0	0	0	0

Bit(s)	Name	Description
		4'b0000: 0 mV
		4'b0001: -20 mV
		4'b0010: -40 mV
		4'b0011: -60 mV
		4'b0100: -80 mV
		4'b0101: -100 mV
3:0	RG_VIO28_BUF_CA	4'b0110: -120 mV
3.0	L_E1	4'b0111: -140 mV
		4'b1000: +160 mV
		4'b1001: +140 mV
		4'b1010: +120 mV
		4'b1011: +100 mV
		4'b1100: +80 mV
		4'b1101: +60 mV



Bit(s)	Name	Description
		4'b1110: +40 mV
		4'b1111: +20 mV

VIO28 LDO 319 VIO28PSIO PSI registe rO

PSI 00

Bit	7	6	5	4	3	2	1	0
Name		RG_LP_VIO28_PMO D_E1				RG_HP_VIO28_PMO D_E1		
Type		RW				R	W	
Reset		0	0			0	0	

Bit(s)	Name	Description
6:5	RG_LP_VIO28_PM OD_E1	
2:1	RG_HP_VIO28_PM OD_E1	

VIO28
LDO
31A
VIO28PSI1
PSI
registe
r1

Bit	7	6	5	4	3	2	1	0
Name		RG_S1_VIO28_PMO D_E1		RGS_S1_ VIO28_O N_E1		RG_SO_VIO28_PMO D_E1		RGS_S0_ VIO28_O N_E1
Type		RW		RO		RW		RO
Reset		0	0	0		0	0	0

Bit(s)	Name	Description
6:5	RG_S1_VIO28_PMO D_E1	
4	RGS_S1_VIO28_ON _E1	
2:1	RG_S0_VIO28_PM OD_E1	
0	RGS_S0_VIO28_ON _E1	

31C			VMCLDO(	<u>)</u>	VMCL DO0			00
Bit	7	6	5	4	3	2	1	0
Name						RG_VM	1C_CAL	
Type					RW			
Reset					0	0	0	0

	Bit(s)	Name	Description
--	--------	------	-------------



Bit(s)	Name	Description
3:0	RG_VMC_CAL	

31D			VMCLDO1	<u>l</u>	VMCL DO1			02
Bit	7	6	5	4	3	2	1	0
Name							RG_VM0	C_VOSEL
Type							R	W
Reset							1	0

Bit(s)	Name	Description
1:0	RG_VMC_VOSEL	2'b00: 1.8V 2'b01: 2.8V 2'b10: 3V 2b'11: 3.3V

320	VMCLDOBFO DOBFO					00		
Bit	7	6	5	4	3	2	1	0
Name						RG_VMC_	_BUF_CAL	
Type					RW			
Reset					0	0	0	0

Bit(s)	Name	Description
3:0	RG_VMC_BUF_CAL	

VMC LDO
322 VMCPSIO PSI registe rO

Bit	7	6	5	4	3	2	1	0
Name		RG_LP_V	MC_PMOD			RG_HP_V	MC_PMOD	
Type		R'	RW			R	W	
Reset		0	0			0	0	

Bit(s)	Name	Description
6:5	RG_LP_VMC_PMO D	
2:1	RG_HP_VMC_PMO D	

323			<u>VMCPSI1</u>		VMC LDO PSI registe r1			00
Bit	7	6	5	4	3	2	1	0



323

## **MT2523 Series Reference Manual**

00

00

VMC LDO VMCPSI1 PSI registe r1

Name	RG_S1_V	MC_PMOD	RGS_S1_ VMC_ON	RG_SO_VMC_PMOD		RGS_SO_ VMC_ON
Type	R	W	RO	RW		RO
Reset	0	0	0	0	0	0

Bit(s)	Name	Description
6:5	RG_S1_VMC_PMOD	
4	RGS_S1_VMC_ON	
2:1	RG_SO_VMC_PMO D	
0	RGS_SO_VMC_ON	

324
VIBRCTLO
VIBRCTLO
registe
r 0

Bit 6 5 3 2 0 RG\_VIB RG\_VIB R\_EN RG\_OVR\_VIBR\_PMO RG\_VIBR\_STBTD Name R\_OCFB EN RW Type RW RW Reset 0 0 0 0 0 0

Bit(s)	Name	Description	
5:4	RG_VIBR_STBTD	00: 240us (Li-ion) / 1.6ms (coin) 01: 2.4ms (Li-ion) / 15 ms (coin) 10: 90 us (Li-ion) / 1.2 ms (coin) 11: 3 ms (Li-ion) / 17 ms (coin)	
3:2	RG_OVR_VIBR_PM OD		
1	RG_VIBR_OCFB_E N		
0	RG_VIBR_EN		

326		-	VIBRLDO(	<u>0</u>	VIBRL DOO			00
Bit	7	6	5	4	3	2	1	0
Name						RG_VII	BR_CAL	
Type						R	·W	
Reset					0	0	0	0

Bit(s)	Name	Description
3:0	RG_VIBR_CAL	4'b0000: 0 mV 4'b0001: -20 mV 4'b0010: -40 mV 4'b0011: -60 mV 4'b0100: -80 mV



Bit(s)	Name	Description	
		4'b0101: -100 mV	
		4'b0110: -120 mV	
		4'b0111: -140 mV	
		4'b1000: +160 mV	
		4'b1001: +140 mV	
		4'b1010: +120 mV	
		4'b1011: +100 mV	
		4'b1100: +80 mV	
		4'b1101: +60 mV	
		4'b1110: +40 mV	
		4'b1111: +20 mV	

327			VIBRLDO:	<u>1</u>	VIBRL DO1			05	
Bit	7	6	5	4	3	2	1	0	
Name						RG	RG_VIBR_VOSEL		
Type						RW			
Reset						1 0 1			

Bit(s)	Name	Description
2:0	RG_VIBR_VOSEL	3'b000: 1.3V 3'b001: 1.5 V 3'b010: 1.8 V 3'b011: 2 V 3'b100: 2.5 V 3'b101: 2.8 V 3'b110: 3 V 3'b111: 3.3 V

32A		<u>V</u> ]	BRLDOB	<u>FO</u>	DOBF0			00
Bit	7	6	5	4	3	2	1	0
Name						RG_VIBR_	_BUF_CAL	
Type					RW			
Reset					0	0	0	0

VIDDI

Bit(s)	Name	Description	
3:0	RG_VIBR_BUF_CA L	4'b0000: 0 mV 4'b0001: -20 mV 4'b0010: -40 mV 4'b0011: -60 mV 4'b0100: -80 mV 4'b0101: -100 mV 4'b0110: -120 mV 4'b0111: -140 mV 4'b1000: +160 mV 4'b1001: +140 mV 4'b1010: +120 mV 4'b1011: +100 mV 4'b1011: +60 mV	



**32C** 

#### **MT2523 Series Reference Manual**

ISINKO CONO

Control Registe r 0

Bit	7	6	5	4	3	2	1	0
Name		ISINK_DIMO_FSEL_L						
Type		RW						
Reset	0	0	0	0	0	0	0	0

**ISINKO** 

Bit(s)	Name	Description	
		ISINKO dimming frequency selection	
		backlight: (@ 2MHz)	
		2: 20k Hz	
		61: 1k Hz	
		311: 200 Hz	
	ISINK_DIMO_FSEL _L	12499: 5 Hz	
		31249: 2 Hz	
		62499: 1Hz	
7:0		indicator: (@32KHz)	
		0: 1k Hz	
		4: 200 Hz	
		199: 5 Hz	
		499: 2 Hz	
		999: 1Hz	
		1999: 0.5Hz	
		4999: 0.2 Hz	
			9999: 0.1 Hz

32D

ISINKO CON1

Control
Registe
r 1

00

00

Bit 7 6 5 4 2 1 0 ISINK\_DIMO\_FSEL\_H Name Type Reset RW 0 0 0 0 0 0

Bit(s)	Name	Description
7:0	ISINK_DIMO_FSEL _H	ISINKO dimming frequency selection

32E ISINKO CON2 Control Registe r 2

Bit	7	6	5	4	3	2	1	0
Name	ISINK_CHO_STEP		ISINK_DIMO_DUTY					
Type	RW					RW		
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		Coarse 6 step current level for ISINK CHO
7:5	ISINK_CHO_STEP	000: 4mA

© 2015 - 2018 Airoha Technology Corp.

001: 8mA



Bit(s)	Name	Description
		010: 12mA
		011: 16mA
		100: 20mA
		101: 24mA
		110: 24mA
		111: 24mA
		ISINK ON-duty of dimmingO control
		N: (N+1)/32
4:0	ICINIC DIMO DITTY	0: 1/32
4.0	ISINK_DIMO_DUTY	1: 2/32
		2: 3/32
		31: 32/32

Bit	7	6	5	4	3	2	1	0		
Name	IS	SINK_BREAT	THO_TR1_SI	EL	ISINK_BREATHO_TR2_SEL					
Type	RW				RW RW					
Reset	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description			
		ISINKO breath mode rising time selection for duty 0%~30%			
		0: 0.123s			
		1: 0.338s			
		2: 0.523s			
		3: 0.707s			
		4: 0.926s			
		5: 1.107s			
	ISINK_BREATHO_T	6: 1.291s			
7:4	R1_SEL	7: 1.507s			
	WI_SLL	8: 1.691s			
		9: 1.876s			
		10: 2.091s			
		11: 2.276s			
		12: 2.460s			
		13: 2.676s			
		14: 2.860s			
		15: 3.075s			
		ISINKO breath mode rising time selection for duty 31%~100%			
		0: 0.123s			
		1: 0.338s			
		2: 0.523s			
		3: 0.707s			
		4: 0.926s			
		5: 1.107s			
	ISINK_BREATHO_T	6: 1.291s			
3:0	R2_SEL	7: 1.507s			
	<u>-</u>	8: 1.691s			
		9: 1.876s			
		10: 2.091s			
		11: 2.276s			
		12: 2.460s			
		13: 2.676s			
		14: 2.860s			
		15: 3.075s			



331

### **MT2523 Series Reference Manual**

ISINKO\_CON5

00

Bit	7	6	5	4	3	2	1	0	
Name	ISINK_BREATHO_TF1_SEL				ISINK_BREATHO_TF2_SEL				
Type	RW				RW				
Reset	0	0	0	0	0	0	0	0	

**ISINKO Control** 

Registe r 5

Bit(s)	Name	Description
		ISINKO breath mode falling time selection for duty 0%~30%
		0: 0.123s
		1: 0.338s
		2: 0.523s
		3: 0.707s
		4: 0.926s
		5: 1.107s
	ISINK_BREATHO_T F1_SEL	6: 1.291s
7:4		7: 1.507s
	FI_SEL	8: 1.691s
		9: 1.876s
		10: 2.091s
		11: 2.276s
		12: 2.460s
		13: 2.676s
		14: 2.860s
		15: 3.075s
		ISINKO breath mode falling time selection for duty 31%~100%
	ISI	0: 0.123s
		1: 0.338s
		2: 0.523s
		3: 0.707s
		4: 0.926s
		5: 1.107s
	ISINK_BREATHO_T	6: 1.291s
3:0	F2_SEL	7: 1.507s
	rz_sel	8: 1.691s
		9: 1.876s
		10: 2.091s
		11: 2.276s
		12: 2.460s
		13: 2.676s
		14: 2.860s
		15: 3.075s

**ISINKO Control** 332 ISINKO\_CON6 Registe r 6

Bit	7	6	5	4	3	2	1	0	
Name	IS	INK_BREAT	THO_TON_S	EL	ISINK_BREATHO_TOFF_SEL				
Type		RW				R	W		
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:4	ISINK_BREATHO_T	ISINKO breath mode Ton time selection



Bit(s)	Name	Description
	ON_SEL	0: 0.123s
		1: 0.338s
		2: 0.523s
		3: 0.707s
		4: 0.926s
		5: 1.107s
		6: 1.291s
		7: 1.507s
		8: 1.691s
		9: 1.876s
		10: 2.091s
		11: 2.276s
		12: 2.460s
		13: 2.676s
		14: 2.860s
		15: 3.075s
		ISINKO breath mode Toff time selection
		0: 0.246s
		1: 0.677s
		2: 1.046s
		3: 1.417s
		4: 1.845s
		5: 2.214s
	CINIC PREAMING TO	6: 2.583s
3:0 1	SINK_BREATHO_T	7: 3.014s
	OFF_SEL	8: 3.383s
		9: 3.752s
		10: 4.183s
		11: 4.552s
		12: 4.921s
		13: 5.351s
		14: 5.720s
		15: 6.151s

333

ISINK1 CONO
Control
Registe
r 0

O

Bit	7	6	5	4	3	2	1	0	
Name	ISINK_DIM1_FSEL_L								
Type		RW							
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description	
		ISINK1 dimming frequency selection	
		backlight: (@ 2MHz)	
		2: 20k Hz	
		61: 1k Hz	
		311: 200 Hz	
		12499: 5 Hz	
	ISINK_DIM1_FSEL_	31249: 2 Hz	
7:0	L	62499: 1Hz	
	ь	indicator: (@32KHz)	
		0: 1k Hz	
		4: 200 Hz	
		199: 5 Hz	
		499: 2 Hz	
		999: 1Hz	
		1999: 0.5Hz	



00

Bit(s)	Name	Description	
		4999: 0.2 Hz	
		9999: 0.1 Hz	

334

ISINK1 CON1
Control
Registe
r 1

Bit	7	6	5	4	3	2	1	0
Name		ISINK_DIM1_FSEL_H						
Type		RW						
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	ISINK_DIM1_FSEL_ H	

335

ISINK1 CON2
Control
Registe
r 2

Bit	7	6	5	4	3	2	1	0	
Name	ISINK_CH1_STEP			ISINK_DIM1_DUTY					
Type	RW					RW			
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
		Coarse 6 step current level for ISINK CH1
		000: 4mA
		001: 8mA
	ISINK_CH1_STEP	010: 12mA
7:5		011: 16mA
		100: 20mA
		101: 24mA
		110: 24mA
		111: 24mA
		ISINK ON-duty of dimming1 control
		N: (N+1)/32
4:0	ISINK DIM1 DUTY	0: 1/32
4.0	ISHNK_DHVII_DUTT	1: 2/32
		2: 3/32
		31: 32/32

337

ISINK1 CON4
Control
Registe
r 4

OO

Bit	7	6	5	4	3	2	1	0	
Name	IS	SINK_BREA	TH1_TR1_SI	EL	ISINK_BREATH1_TR2_SEL				
Type		R	W		RW				
Reset	0	0	0	0	0	0	0	0	



Bit(s)	Name	Description
		ISINK1 breath mode rising time selection for duty 0%~30%
		0: 0.123s
		1: 0.338s
		2: 0.523s
		3: 0.707s
		4: 0.926s
	ISINK_BREATH1_T R1_SEL	5: 1.107s
		6: 1.291s
7:4		7: 1.507s
	KI_SEL	8: 1.691s
		9: 1.876s
		10: 2.091s
		11: 2.276s
		12: 2.460s
		13: 2.676s
		14: 2.860s
		15: 3.075s
		ISINK1 breath mode rising time selection for duty 31%~100%
		0: 0.123s
		1: 0.338s
		2: 0.523s
		3: 0.707s
		4: 0.926s
		5: 1.107s
	ICINIZ DDEATHI T	6: 1.291s
3:0	ISINK_BREATH1_T	7: 1.507s
	R2_SEL	8: 1.691s
		9: 1.876s
		10: 2.091s
		11: 2.276s
		12: 2.460s
		13: 2.676s
		14: 2.860s
		15: 3.075s

338

ISINK1 CON5

Control
Registe
r 5

Bit	7	6	5	4	3	2	1	0	
Name	IS	SINK_BREA	TH1_TF1_SE	EL	ISINK_BREATH1_TF2_SEL				
Type		R	W		RW				
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
		ISINK1 breath mode falling time selection for duty $0\% \sim 30\%$
		0: 0.123s
		1: 0.338s
		2: 0.523s
	3: 0.707s	
		4: 0.926s
7:4	ISINK_BREATH1_T	5: 1.107s
	F1_SEL	6: 1.291s
		7: 1.507s
		8: 1.691s
		9: 1.876s
		10: 2.091s
		11: 2.276s
		12: 2.460s



Bit(s)	Name	Description
		13: 2.676s
		14: 2.860s
		15: 3.075s
		ISINK1 breath mode falling time selection for duty31% ~ 100%
		0: 0.123s
		1: 0.338s
		2: 0.523s
		3: 0.707s
		4: 0.926s
		5: 1.107s
	ISINK_BREATH1_T	6: 1.291s
3:0	F2_SEL	7: 1.507s
	I ~_SLL	8: 1.691s
		9: 1.876s
		10: 2.091s
		11: 2.276s
		12: 2.460s
		13: 2.676s
		14: 2.860s
		15: 3.075s

339

ISINK1 CON6

Registe
r 6

Bit	7	6	5	4	3	2	1	0	
Name	IS	INK_BREAT	TH1_TON_S	EL	ISINK_BREATH1_TOFF_SEL				
Type		RW				RW			
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
		ISINK1 breath mode Ton time selection
		0: 0.123s
		1: 0.338s
		2: 0.523s
		3: 0.707s
		4: 0.926s
		5: 1.107s
	ISINK_BREATH1_T	6: 1.291s
7:4	ON_SEL	7: 1.507s
	OIV_SEE	8: 1.691s
		9: 1.876s
		10: 2.091s
		11: 2.276s
		12: 2.460s
		13: 2.676s
		14: 2.860s
		15: 3.075s
		ISINK1 breath mode Toff time selection
		0: 0.246s
		1: 0.677s
		2: 1.046s
	ISINK_BREATH1_T	3: 1.417s
3:0	OFF_SEL	4: 1.845s
	OII_DLL	5: 2.214s
		6: 2.583s
		7: 3.014s
		8: 3.383s
		9: 3.752s



Bit(s)	Name	Description	
		10: 4.183s	
		11: 4.552s	
		12: 4.921s	
		13: 5.351s	
		14: 5.720s	
		15: 6.151s	

33A		<u>IS</u>	SINK2_CO	ISINK2 Control Registe r 1				00
Bit	7	6	5	4	3	2	1	0
Name	ISINK_CH2_STEP							
Type	RW							
Reset	0	0	0					

Bit(s)	Name	Description
		Coarse 6 step current level for ISINK CH2
		000: 4mA
		001: 8mA
		010: 12mA
7:5	ISINK_CH2_STEP	011: 16mA
	Name ISINK_CH2_STEP	100: 20mA
		101: 24mA
		110: 24mA
		111: 24mA

33C <u>ISINK3 CON1</u> Control Registe r 1

Bit	7	6	5	4	3	2	1	0
Name	ISINK_CH3_STEP							
Type	RW							
Reset	0	0	0					

Bit(s)	Name	Description
		Coarse 6 step current level for ISINK CH3
		000: 4mA
		001: 8mA
		010: 12mA
7:5	ISINK_CH3_STEP	011: 16mA
		100: 20mA
		101: 24mA
		110: 24mA
		111: 24mA



33F

344

### **MT2523 Series Reference Manual**

ISINKS
ACD
ISINK ANAO H Interfa

ce 0 High

Bit	7	6	5	4	3	2	1	0
Name							RG_ISIN K1_DOU BLE	RG_ISIN KO_DOU BLE
Type							RW	RW
Reset							0	0

Bit(s)	Name	Description
1	RG_ISINK1_DOUBL E	<b>isink surrent doubel</b> 1'b1: enable 1'b0: disable
0	RG_ISINKO_DOUBL E	<b>isink surrent doubel</b> 1'b1: enable 1'b0: disable

ISINK EN CTRL Low

ISINK Enable control Low

FO

00

Bit	7	6	5	4	3	2	1	0
Name			RG_ISIN K1_CHO P_EN	RG_ISIN KO_CHO P_EN			ISINK_C H1_EN	ISINK_C HO_EN
Type			RW	RW			RW	RW
Reset			1	1			0	0

Bit(s)	Name	Description
5	RG_ISINK1_CHOP_ EN	<b>ISINK Channel 1 CHOP CLK enable</b> 1'b0: Disable 1'b1: Enable
4	RG_ISINKO_CHOP_ EN	<b>ISINK Channel 0 CHOP CLK enable</b> 1'b0: Disable 1'b1: Enable
1	ISINK_CH1_EN	<b>Turn on ISINK Channel 1</b> 1'b0: Disable 1'b1: Enable
0	ISINK_CHO_EN	<b>Turn on ISINK Channel 0</b> 1'b0: Disable 1'b1: Enable

| SINK | SINK | SINK | Enable | Control | High | SINK | Control | High | SINK | Control | S

	Name							ISINK_C H1_BIAS _EN	ISINK_C HO_BIAS _EN	
--	------	--	--	--	--	--	--	---------------------------	---------------------------	--



345

### **MT2523 Series Reference Manual**

ISINK Enable

ISINK EN CTRL High control High

00

Type				RW	RW
Reset				0	0

Bit(s)	Name	Description
1	ISINK_CH1_BIAS_E N	ISINK Channel 1 CHOP CLK enable 1'b0: Disable 1'b1: Enable
0	ISINK_CHO_BIAS_ EN	ISINK Channel 0 CHOP CLK enable 1'b0: Disable 1'b1: Enable

| SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK | SINK |

Bit	7	6	5	4	3	2	1	0
Name	ISINK_CHO_MODE		ISINK_CH1_MODE					
Туре	RW		RW					
Reset	0	0	0	0				

Bit(s)	Name	Description
7:6	ISINK_CHO_MODE	ISINK Channel 0 enable mode select 2'b00: PWM mode 2'b01: Breath mode 2'b10: register mode 2'b11: register mode
5:4	ISINK_CH1_MODE	ISINK Channel 1 enable mode select 2'b00: PWM mode 2'b01: Breath mode 2'b10: register mode 2'b11: register mode