

Version: 0.9

Release date: 30 November 2016

© 2016 - 2017 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). MediaTek cannot grant you permission for any material that is owned by third parties. You may only use or reproduce this document if you have agreed to and been bound by the applicable license agreement with MediaTek ("License Agreement") and been granted explicit permission within the License Agreement ("Permitted User"). If you are not a Permitted User, please cease any access or use of this document immediately. Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited. THIS DOCUMENT IS PROVIDED ON AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES OF ANY KIND AND SHALL IN NO EVENT BE LIABLE FOR ANY CLAIMS RELATING TO OR ARISING OUT OF THIS DOCUMENT OR ANY USE OR INABILITY TO USE THEREOF. Specifications contained herein are subject to change without notice.



Document Revision History

Revision	Date	Description
0.9	30 November 2016	Initial version.



Table of Contents

1.	Documentation General Conventions	1
	1.1. Abbreviations for Control Modules	1
	1.2. Abbreviations for Registers	2
2.	Bus Architecture and Memory Map	
3.	External Interrupt Controller	
	3.1. General Description	8
	3.2. Register Definition	
4.	Direct Memory Access	20
	4.1. General Description	20
_	4.2. Register Definition	24
5.	Real Time Clock	44
	5.1. General Description	
	5.2. Register Definitions	
6.	Universal Asynchronous Receiver Transmitter	
	6.1. General Description	
7	0.2. Register Deminition	
7.	3.1 Concert Description	
	7.1. General Description	
8.	Serial Peripheral Interface Slave Controller	
0.	8.1 General Description	
	8.2. Register Definition	
9.	Inter-Integrated Circuit Controller	97
	9.1. General Description	97
	9.2. Register Definition	
10.	SD Memory Card Controller	110
	10.1. General Description	
	10.2. Register Definition	112
11.	USB2.0 High-Speed Device Controller	142
	11.1. General Description	142
	11.2. Register Definition	145
12.	General Purpose Timer	210
	12.1. Introduction	210
	12.2. Register Definition	212
13.	Pulse Width Modulation	233
	13.1. General Description	233
	13.2. Register Definition	234
14.	Keypad Scanner	236
	14.1. General Description	
	14.2. Register Definition	242
15.	General Purpose Counter	246
	15.1. General Description	
	15.2. Register Definition	247

Page ii of vi



16.	Auxiliary ADC Unit	251
	16.1. General Description	251
	16.2. Register Definition	252
	16.3. Programming Guide	256
17.	Accessory Detector	257
	17.1. General Description	257
	17.2. Register Definition	259
18.	True Random Number Generator	269
	18.1. General Description	
	18.2. Register Definition	271
	18.3. Programming Guide	274
19.	Audio Front End	275
	19.1. General Description	275
	19.2. Register Definition	277
20.	2D Acceleration	299
	20.1. General Description	
	20.2. Features	
	20.3. Application Notes	
	20.4. Register Definitions	
21.	Multimedia Subsystem Configuration	320
	21.1. Introduction	
	21.2. Block diagram	320
	21.3. Register definition	
22.	LCD display	326
	22.1. General Description	
	22.2. LCD registers definition	
23.	Display Serial Interface (DSI)	377
	23.1. General Description	
	23.2. Features	
	23.3. Register Definition	
24.	Image Resizer	
	24.1. General Description	
	24.2. Application Notes	
	24.3. Register Definition	
25.	Image Rotator DMA	409
	25.1. General Description	409
	25.2. Register Definition	411
26.	General Purpose Inputs/Outputs	419
	26.1. General Description	419
	26.2. IO Pull Up/Down Control Truth Table	419
	26.3. Register Definition	422
27.	MT2533 Top Clock Setting	563
	27.1. MT2533 Clock Scheme	563
	27.2. Clock Setting Programming Guide	564



Lists of Tables and Figures

Table 2-1. MT2533 bus connection	3
Table 2-2. Top view memory map	3
Table 2-3. Always-on domain peripherals	4
Table 2-4. Power-down domain peripherals	5
Table 3-1. External interrupt sources	9
Table 4-1. Virtual FIFO access ports	23
Table 7-1. SPI master controller interface	76
Table 8-1. SPI slave controller interface	85
Table 8-2. SPI slave command description	87
Table 8-3. SPI slave status description (use RS command to poll SPI slave status)	87
Table 10-1. Sharing of pins for SD memory card controller	111
Table 12-1. Operation mode of GPT	210
Table 14-1. 3*3 single key's order number in COL/ROW matrix	236
Table 14-2. 3*3 double key's order number in COL/ROW matrix	236
Table 16-1. AUXADC channel description	252
Table 20-1. The 2D engine register mapping	
Table 22-1. LCD controller internal state	328
Table 22-2. LCD TE Ports	
Table 22-3. WROICON.FORMAT List	
Table 22-4. Layer address alignment constraint	
Table 25-1. ImageRotator DMA Output Format	409
Table 25-2. Base Address and Buffer Size Restrictions	410
Table 26-1. GPIO v.s. IO type mapping	419
Figure 3-1. Block diagram of external interrupt controller	8
Figure 4-1. Variety data paths of DMA transfers	20
Figure 4-2. DMA block diagram	20
Figure 4-3. Ring buffer and double buffer memory data movement	21
Figure 4-4. Unaligned word accesses	22
Figure 4-5. Virtual FIFO DMA	22
Figure 6-1. Block Diagram of UART	57
Figure 7-1. Pin connection between SPI master and SPI slave	75
Figure 7-2. SPI transmission formats	75
Figure 7-3. Operation flow with or without PAUSE mode	77
Figure 7-4. CS_N de-assert mode	77
Figure 7-5. Block diagram of SPI master controller	77
Figure 8-1. Pin connection between SPI master and SPI slave	85
Figure 8-2. SPI transmission formats	85
Figure 8-3. SPI slave controller commands waveform	86
Figure 8-4. SPI slave control flow diagram	86



Figure 8-5. Config read/write (CR/CW) command format	88
Figure 8-6. Block diagram of SPI slave controller	89
Figure 10-1. Card detection for SD memory card	111
Figure 10-2. IO Pinmux setting for MSDC	112
Figure 11-1. Multiple packet RX flow (known size)	143
Figure 11-2. Multiple packet RX flow (unknown size)	144
Figure 11-3. Block diagram	145
Figure 12-1. Block diagram of GPT	211
Figure 13-1. PWM waveform	233
Figure 13-2. PWM waveform with register values	233
Figure 14-1. 3x3 keypad matrix (9 keys)	237
Figure 14-2. 3x3 keypad matrix (18 keys)	237
Figure 14-3. One key pressed with de-bounce mechanism denoted	238
Figure 14-4. (a) Two keys pressed, case 1; (b) Two keys pressed, case 2	238
Figure 14-5. Single keypad detection method	239
Figure 14-6. Brief schematic diagram of double keypad	240
Figure 14-7. Single key case	240
Figure 14-8. Row scan	241
Figure 14-9. Column scan	241
Figure 16-1. AUXADC architecture	251
Figure 17-1. Suggested accessory detection circuit	257
Figure 17-2. State machine between microphone and hook-switch plug-in/out change	258
Figure 17-3. PWM waveform	258
Figure 17-4. PWM waveform with register value present	261
Figure 17-5. PWM waveform with DEBOUNCE register value present	263
Figure 18-1. TRNG architecture	269
Figure 18-2. H-FIRO architecture	270
Figure 18-3. H-RO and H-GARO architecture	270
Figure 18-4. TRNG operation flow	271
Figure 19-1. Block diagram of digital circuits of the audio front-end	275
Figure 19-2. Timing diagram of Bluetooth application	276
Figure 19-3. Timing diagram of different clock rate Bluetooth application	276
Figure 19-4. EDI Format 1: EIAJ (FMT = 0)	277
Figure 19-5. EDI Format 1: I2S (FMT = 1)	277
Figure 20-1. 2D Engine Block Diagram	299
Figure 20-2. 2D Engine Coordinates	300
Figure 20-3. 2D Engine Clipping Operation	301
Figure 20-4. Font Drawing Setting	302
Figure 20-5. Anti-aliasing Font Diagram	303
Figure 20-6. Anti-aliasing Font Example	304
Figure 20-7. Rectangle Fill with Alpha-Blending Example	304
Figure 20-8. The block diagram of graphic 2D driver interface	305
Figure 20-9. DIS_BG example	311
Figure 20-10. Color Replacement Stage	314



Figure 20-11. ROI Memory Offset	315
Figure 20-12. Image of Different Rotation Angles	317
Figure 21-1. Multimedia Subsystem Block Diagram	320
Figure 22-1. LCD Bblock Ddiagram	327
Figure 22-2. Two kinds of usages of overlay& PQ can be configured by different settings	327
Figure 22-3. LCD State Transitions	328
Figure 22-4. LCD serial interface read timing diagram	339
Figure 22-5. LCD serial interface read waveform example	340
Figure 22-6. LCD serial interface write timing diagram	340
Figure 22-7. LCD serial interface write waveform example	341
Figure 22-8. SYNC_MODE = 0	342
Figure 22-9. LCM Scan Line Timing	342
Figure 22-10. TE Scan Line Example	343
Figure 22-11. Layers and ROI setting	353
Figure 22-12. ROI write to memory setting	354
Figure 22-13. Layer source RGB format	356
Figure 22-14. YUYV422 byte order in memory	356
Figure 23-1. Pixel Format of RGB888	377
Figure 23-2. Pixel Format of Loosely RGB666	378
Figure 23-3. Pixel Format of RGB565	378
Figure 24-1. Image Resizer Overview	393
Figure 24-2. Resizer double buffered registers updating and taking effect timing chart	394
Figure 24-3. Resizer interrupt and busy asserting timing chart	394
Figure 24-4. Memory clipping chart	406
Figure 25-1. Image Rotator DMA Input Interface	409
Figure 25-2. Image Rotator DMA Architecture	409
Figure 25-3. Image Rotator DMA Descriptor Format	410
Figure 26-1. GPIO block diagram	419
Figure 27-1. MT2533 clock scheme	564



1. Documentation General Conventions

1.1. Abbreviations for Control Modules

Abbreviation	Full name
EINT	External interrupt controller
DMA	Direct memory access
UART	Universal asynchronous receiver transmitter
SPI master	Serial peripheral interface master controller
SPI slave	Serial peripheral interface slave controller
I2C	Inter-integrated circuit
MSDC	SD memory card controller
USB	USB 2.0 high-speed device controller
GPT	General purpose timer
PWM	Pulse width modulation
KP Scanner	Keypad scanner
GPCount	General purpose counter
AUXADC	Auxiliary ADC
Accdet	Accessory detector
TRNG	True random Number Generator
GPIO	General-purpose input/output



1.2. Abbreviations for Registers

Abbreviation	Full name	
RW	Read and write	
RO	Read only	
WO	Write only	
RC	Read 1 to clear	
WC	Write 1 to clear	
RWC	Read or write 1 to clear	
FM	Frequency measurement	
FRC	Free running counter	



2. Bus Architecture and Memory Map

To better support various IOT applications, MT2533 adopts 32-bit multi-AHB matrix to provide low-power, fast and flexible data operation. Table 2-1 shows the interconnections between bus masters (CM4, four SPI masters, SPI slave, debug system, Multimedia (MM) system, USB, and three DMAs) and slaves (AO APB peripherals, PD APB peripherals, TCM, SFC, EMI, MDSYS, BTSYS).

Master Slave	ARM CM4	AO DMA	PD DMA	Sensor DMA	USB	MM SYS	Debug SYS	SPI Master	SPI Slave
AO APB Peripherals	•	•							
PD APB Peripherals	•		•	•				•	•
тсм	•	•	•	•		•		•	•
ΕΜΙ	•	•	•	•	•	•	•	•	•
SFC	•	•	•	•				•	•
Audio DSP	•		•	•				•	•
BTSYS	•		•	•				•	•

Table 2-1. MT2533 bus connection

Start Address	End Address	Corresponding Module	Comment
0x0000_0000	0x03FF_FFFF	EMI	
0x0400_0000	0x0400_7FFF	CM4 TCM/cache	
0x0400_8000	0x0402_7FFF	CM4 TCM	
0x0410_0000	0x041F_FFFF	Boot ROM	
0x0800_0000	0x0BFF_FFFF	SFC	
0x8000_0000	0x8000_FFFF	Version code	
0x8200_0000	0x83FF_FFFF	MDSYS	
0xA000_0000	0xA03F_FFFF	PD APB peripherals	



Start Address	End Address	Corresponding Module	Comment
0xA040_0000	0xA04F_FFFF	MMSYS	
0xA080_0000	0xA08F_FFFF	CM4 peripheral	
0xA090_0000	0xA09F_FFFF	PD AHB peripherals	
0xA200_0000	0xA21F_FFFF	AO APB peripherals	
0xA290_0000	0xA29F_FFFF	AO AHB peripherals	
0xA300_0000	0xA3FF_FFFF	BTSYS	
0xE000_0000	0xE003_FFFF	CM4 private peripheral bus - internal	
0xE004_0000	0xE00F_FFFF	CM4 private peripheral bus - external	

Table 2-3. Always-on domain peripherals

Start Address	Module Description	Bus Interface	Comments
A200_0000	VERSION_CTRL	APB	Mapped to 0x8000_0000
A201_0000	Configuration registers	APB	Clock, power down, version and reset
A202_0000	General purpose inputs/outputs	АРВ	
A203_0000	Interrupt controller (eint+cirq)	АРВ	
A204_0000	Analog chip interface controller	APB	PLL, CLKSQ, FH, CLKSW and SIMLS
A205_0000	Reset generation unit	АРВ	
A206_0000	EFUSE	АРВ	
A207_0000	AO DMA controller	APB	
A208_0000	INFRA BUS configuration	АРВ	
A209_0000	MIPI_TX_CONFIG	АРВ	
A20A_0000	Configuration Registers	АРВ	Clock, 104M
A20B_0000	SEJ	АРВ	
A20C_0000	PSI_MST	АРВ	
A20D_0000	Keypad Scanner	АРВ	
A20E_0000	BTIF	APB	



Start Address	Module Description	Bus Interface	Comments
A20F_0000	MCU_TOPSM	APB	
A210_0000	CM4_TOPSM	APB	
A211_0000	CM4_CFG_PRIVATE	APB	
A212_0000	CM4_OSTIMER	APB	
A213_0000	GP Counter	АРВ	
A214_0000	GP Timer	АРВ	
A215_0000	I2C_D2D	APB	
A216_0000	Pulse width modulation outputs 0	АРВ	
A217_0000	Pulse width modulation outputs 1	APB	
A218_0000	Display pulse width modulation	APB	
A219_0000	Reserved	АРВ	
A21A_0000	PMU mixedsys	АРВ	
A21B_0000	General purpose DAC	APB	
A21C_0000	Analog baseband (ABB) controller	APB	
A21D_0000	A-Die configuration registers	АРВ	Clock, reset, etc.
A21E_0000	Real-time clock	APB	
A21F_0000	ACCDET	АРВ	
A292_0000	AO DMA controller	AHB	AHB slave port of AO DMA

Table 2-4. Power-down domain peripherals

Start Address	Module Description	Bus Interface	Comments
A000_0000	DMA controller	APB	
A001_0000	TRNG	АРВ	
A002_0000	MS/SD controller 0	APB	
A003_0000	MS/SD controller 1	APB	
A004_0000	Serial flash	АРВ	
A005_0000	External memory interface	APB	

Page 5 of 580



Start Address	Module Description	Bus Interface	Comments
A006_0000	DebugSYS APB 0	APB	
A007_0000	DebugSYS APB 1	APB	
A008_0000	DebugSYS APB 2	APB	
A009_0000	DebugSYS APB 3	АРВ	
A00A_0000	DebugSYS APB 4	АРВ	
A00B_0000	DebugSYS APB 5	АРВ	
A00C_0000	DebugSYS APB 6	APB	
A00D_0000	UART 0	АРВ	
A00E_0000	UART 1	АРВ	
A00F_0000	UART 2	APB	
A010_0000	UART 3	АРВ	
A011_0000	SPI_MASTER 0	АРВ	
A012_0000	SPI_MASTER 1	APB	
A013_0000	SPI_MASTER 2	APB	
A014_0000	SPI_MASTER 3	АРВ	
A015_0000	SPI_SLAVE	APB	
A016_0000	Pulse width modulation outputs 2	АРВ	
A017_0000	Pulse width modulation outputs 3	APB	
A018_0000	Pulse width modulation outputs 4	APB	
A019_0000	Pulse width modulation outputs 5	APB	
A01A_0000	Reserved	APB	
A01B_0000	I2C_2	APB	
A01C_0000	INFRA MBIST configuration	APB	
A01D_0000	Reserved	APB	
A01E_0000	Reserved	APB	
A01F_0000	Sensor memory	APB	
A020_0000	Reserved	АРВ	

© 2015 - 2017 MediaTek Inc.



Start Address	Module Description	Bus Interface	Comments
A021_0000	I2C_0	APB	
A022_0000	I2C_1_18V	АРВ	
A023_0000	Sensor DMA controller	APB	
A024_0000	Auxiliary ADC Unit	АРВ	
A090_0000	USB	АНВ	
A091_0000	USB SIFSLV	АНВ	
A090_0001	PD DMA	АНВ	



3. External Interrupt Controller

3.1. General Description

External interrupt controller supports some interrupt requests coming from external sources and peripherals. All external interrupts, including external and peripherals sources, have the ability to inform the system to resume the system clock.

The external interrupts can be used for different types of applications, mainly for event detections: detection of hand free connection, hood opening and battery charger connection.

Since the external event may be unstable in a certain period, a de-bounce mechanism is introduced to ensure the functionality. The circuitry is mainly used to verify that the input signal remains stable for a programmable number of periods of the clock. When this condition is satisfied, for the appearance or the disappearance of the input, the output of the de-bounce logic will change to the desired state. *Note that because it uses the 32,768Hz slow clock to perform the de-bounce process, the parameter of the de-bounce period and de-bounce enable takes effect no sooner than one 32,768Hz clock cycle (~30.52us) after the software program sets them up. When the sources of external interrupt controller are used to resume the system clock in sleep mode, the de-bounce mechanism must be enabled. However, the polarities of EINTs are clocked with the system clock, and therefore any change to them takes effect immediately. Figure 3-1 is the block diagram of external interrupt controller. Table 3-1 illustrates the external interrupt sources and related configuration of GPIO mode.*

Note that the corresponding GPIO as external interrupt source should be in the input mode and is affected by GPIO data input inversion registers (GPIO_DINV). Refer to the GPIO section for more details.



Figure 3-1. Block diagram of external interrupt controller



Table 3-1. External interrupt sources

EINT	Source pin	EINT	Source pin
EINTO	AUXIN0 if (GPIO0_MODE==1)	EINT16	URXD0 if (GPIO16_MODE==3)
EINT1	AUXIN1 if (GPIO1_MODE==1)	EINT17	UTXD0 if (GPIO17_MODE==3)
EINT2	AUXIN2 if (GPIO2_MODE==1)	EINT18	GPIO_B1 if (GPIO19_MODE==2)
EINT3	GPIO_A04 if (GPIO4_MODE==1), otherwise MCDA3 if (GPIO35_MODE==2)	EINT19	GPIO_B5 if (GPIO23_MODE==2)
EINT4	GPIO_A1 if (GPIO5_MODE==1), otherwise LSCE_B if (GPIO39_MODE==2)	EINT20	keypad (KCOL0~4)
EINT5	GPIO_A2 if (GPIO6_MODE==1), otherwise LSDA if (GPIO41_MODE==2)	EINT21	uart0_rxd
EINT6	GPIO_A3 if (GPIO7_MODE==1), otherwise LPTE if (GPIO43_MODE==2)	EINT22	uart1_rxd
EINT7	GPIO_A4 if (GPIO8_MODE==1)	EINT23	uart2_rxd
EINT8	GPIO_A5 if (GPIO9_MODE==1)	EINT24	uart3_rxd
EINT9	GPIO_C0 if (GPIO11_MODE==1), otherwise CMRST if (GPIO24_MODE==4)	EINT25	bt_eint_b
EINT10	GPIO_C1 if (GPIO12_MODE==1), otherwise CMCSK if (GPIO29_MODE==5)	EINT26	btif_sleep_wakeup_in_b
EINT11	GPIO_C2 if (GPIO13_MODE==1), otherwise MCCK if (GPIO30_MODE==2)	EINT27	pdn_usb11
EINT12	GPIO_C3 if (GPIO14_MODE==1), otherwise MCCM0 if (GPIO31_MODE==2)	EINT28	accdet_irq_b
EINT13	GPIO_C4 if (GPIO15_MODE==1), otherwise MCDA0 if (GPIO32_MODE==2)	EINT29	rtc_event_b
EINT14	AUXIN3 if (GPIO3_MODE==1), otherwise MCDA1 if (GPIO33_MODE==2)	EINT30	pmic_irq_b
EINT15	AUXIN4 if (GPIO10_MODE==1), otherwise MCDA2 if (GPIO34_MODE==2)	EINT31	gpcounter_irq_b





3.2. Register Definition

Module name: EINT Base address: (+A2030000h)

Address	Name	Width	Register Function
A2030300	EINT_STA	32	EINT interrupt status register
A2030308	EINT_INTACK	32	EINT interrupt acknowledge register
A2030310	EINT_EEVT	32	EINT wakeup event_b status register
A2030320	EINT_MASK	32	EINT interrupt mask register
A2030328	<u>EINT_MASK_SE</u> <u>T</u>	32	EINT interrupt mask set register
A2030330	<u>EINT_MASK_C</u> <u>LR</u>	32	EINT interrupt mask clear register
A2030340	EINT_WAKEUP MASK	32	EINT wakeup event mask register
A2030348	EINT_WAKEUP MASK_SET	32	EINT wakeup event mask set register
A2030350	EINT_WAKEUP MASK_CLR	32	EINT wakeup event mask clear register
A2030360	EINT_SENS	32	EINT sensitivity register
A2030368	<u>EINT_SENS_SE</u> <u>T</u>	32	EINT sensitivity set register
A2030370	<u>EINT_SENS_CL</u> <u>R</u>	32	EINT sensitivity clear register
A2030380	<u>EINT_DUALED</u> <u>GE_SENS</u>	32	EINT dual edge sensitivity register
A2030388	<u>EINT_DUALED</u> <u>GE_SENS_SET</u>	32	EINT dual edge sensitivity set register
A2030390	<u>EINT_DUALED</u> <u>GE_SENS_CLR</u>	32	EINT dual edge sensitivity clear register
A20303a0	EINT_SOFT	32	EINT software interrupt register
A20303a8	<u>EINT_SOFT_SE</u> <u>T</u>	32	EINT software interrupt soft register
A20303b0	EINT_SOFT_CL R	32	EINT software interrupt clear register
A20303c0	EINT_DOEN	32	EINT domain 0 enable register
A2030400 ~ A203047C	<u>EINTi_CON</u> (i=0~31)	32	EINTi config register

A20303	800	<u>EINT</u>	_STA	<u>.</u>	EINT	inter	rupt	statu	s regi				(0000	0000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_STA[31:16]															
Туре		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							E	INT_S	ГА[15:	0]						
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Overview

Bit(s) Mnemoni	c Name	Description
31:0	EINT_STA	External interrupt status This register keeps up with the current status of which EINT source generates the interrupt request. If the EINT sources are set to edge sensitivity, EINT_IRQ will be de-asserted when the corresponding EINT_INTACK is programmed by 1. EINT_STA[i] for EINTI.
		0: No external interrupt request is generated. 1: External Interrupt request is pending.

A2030308 <u>EINT INTACK</u> EINT interrupt acknowledge register 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_INTACK[31:16]														
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EIN	T_INT	ACK[1	5:0]						
Туре								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s) Mnemonic	Name	Description
31:0	EINT_INTACK	 Interrupt acknowledgement Writing "1" to the specific bit position to acknowledge the interrupt request corresponding to the external interrupt line source. EINT_INTACK[i] for EINTi. 0: No effect 1: Interrupt request is acknowledged.

A2030310 <u>EINT_EEVT</u>					EINT wakeup event_b status register										0000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Туре																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																EEB	
Туре																RO	
Reset																0	

Overview

Bit(s)	Mnemonic	Name	Description
0		EEB	EINT wake up event_b This register is a debugging port to monitor internal signals. It is async signal.
			0: EINT wakes up sleep mode. 1: EINT does not wake up sleep mode.



A20303	A2030320 <u>EINT_MASK</u>					inter	rupt	mask				FFFF	FFFF			
Bit	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17												17	16		
Name		EINT_MASK[31:16]														
Туре		RO														
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EII	NT_M/	SK [15	:0]						
Туре								R	0							
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

___ .

Overview

Bit(s)	Mnemonic Name	Description
31:0	EINT_MASK	Interrupt mask This register controls whether or not the EINT source is allowed to generate an interrupt request. Setting a specific bit position to "1" will prevent the external interrupt line from becoming active.
		EINT_MASK[i] for EINTi.
		0: Interrupt request is enabled.
		1: Interrupt request is disabled.

A20303	328 EINT MASK S ET ET												(0000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							EIN	IT_MA	SK[31:	:16]						
Туре		WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EII	NT_MA	SK [15	:0]						
Туре								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Mnemonic	Name	Description
31:0	EINT	_MASK	Enables mask for the associated external interrupt source
			This register is used to set up individual mask bits. Only the bits set to 1 are effective; also set EINT_MASK bits to 1. Otherwise, EINT_MASK bits will retain the original value. EINT_MASK[i] for EINTi.
			0: No effect 1: Enable the corresponding MASK bit

<u>EINT_MASK_C</u>EINT interrupt mask clear register <u>LR</u> A2030330

0000000

-																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							EIN	IT_MA	SK[31:	:16]						
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EII	NT_MA	SK [15	:0]						
Туре								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Overview

Bit(s)	Mnemonic Name	Description
31:0	EINT_MASK	 Disables mask for the associated external interrupt source This register is used to clear individual mask bits. Only the bits set to 1 are effective, and EINT_MASK bits are also cleared (to 0). Otherwise, EINT_MASK bits will retain the original value. EINT_MASK[i] for EINTi. 0: No effect 1: Disable the corresponding MASK bit

A2030340 **<u>EINT_WAKEU</u>** EINT wakeup event mask register FFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						EI	NT_W	AKEU	P_MAS	5K[31:1	6]					
Туре								R	0							
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												0		
Name						E	INT_W	/AKEU	P_MA	SK[15:	0]					
Туре								R	0							
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Overview

Bit(s)	Mnemonic	Name	Description
31:0		EINT_WAKEUP_M ASK	Wakeup event mask This register controls whether or not the EINT source is allowed to generate a wakeup event request. Setting a specific bit position to "1" will prevent the external interrupt line from becoming active. EINT_WAKEUP_MASK[i] for EINTi.
			0: Wakeup event request is enabled. 1: Wakeup event request is disabled.

A2030348 EINT WAKEU <u>P MASK SET</u> EINT wakeup event mask set register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						EI	NT_W	AKEU	P_MAS	SK[31:1	6]					
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						E	INT_W	AKEU	P_MA	SK[15:	0]					
Туре								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s) Mnemonic Nam	Description
31:0 EINT_WAK ASK	UP_M Enables mask for the associated external interrupt source This register is used to set up individual mask bits. Only the bits set to 1 are effective; also set EINT_WAKEUP_MASK bits to 1. Otherwise, EINT_WAKEUP_MASK bits will retain the original value. EINT_WAKEUP_MASK[i] for EINTi.



Bit(s) Mnemonic

Name

Description

0: No effect 1: Enable the corresponding MASK bit

A2030350 EINT WAKEU <u>P MASK CLR</u> EINT wakeup event mask clear register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						EI	NT_W	AKEUI	P_MAS	5K[31:1	6]					
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						El	INT_W	AKEU	P_MA	SK[15:	0]					
Туре								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Mnemonic	Name	Description
31:0		EINT_WAKEUP_M ASK	 I Disables mask for the associated external interrupt source This register is used to clear individual mask bits. Only the bits set to 1 are effective, and EINT_WAKEUP_MASK bits are also cleared (to 0). Otherwise, EINT_WAKEUP_MASK bits will retain the original value. EINT_WAKEUP_MASK[i] for EINTi. 0: No effect 1: Disable the corresponding MASK bit

A2030360 <u>EINT_SENS</u> EINT sensitivity register

							-	-								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_SENS[31:16]														
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EL	NT_SE	NS[15:	:0]						
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Mnemonic Nam	e Description
31:0	EINT_SENS	Sensitivity type of the associated external interrupt source Sensitivity type of external interrupt source. EINT_SENS[i] for EINTi.
		0: Edge sensitivity 1: Level sensitivity

A20303	868	<u>EINT</u> <u>ET</u>	_SEN	<u>IS_S</u>	EINT	' sens	itivity	/ set r	egiste	er					0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_SENS[31:16]														
Туре		WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

© 2015 - 2017 MediaTek Inc.

Page 14 of 580

0000000



Name		EINT_SENS[15:0]														
Туре								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Mnemonic Na	ne Description
31:0	EINT_SEN	S Enables sensitive for the associated external interrupt source.
		This register is used to set up individual sensitive bits. Only the bits set to 1 are effective; also set EINT_SENS bits to 1. Otherwise, EINT_SENS bits will retain the original value. EINT_SENS[i] for EINTi.
		0: No effect 1: Enable the corresponding SENS bit

A2030370 EINT SENS C LR EINT sensitivity clear register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_SENS[31:16]														
Туре								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		EINT_SENS[15:0]														
Туре		WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Mnemonic Name	Description
31:0	EINT_SENS	Disables sensitive for the associated external interrupt source. This register is used to clear individual sensitive bits. Only the bits set to 1 are effective, and EINT_SENS bits are also cleared (set to 0). Otherwise, EINT_SENS bits will retain the original value. EINT_SENS[i] for EINTI.
		0: No effect 1: Disable the corresponding SENS bit

A2030380 <u>EINT_DUALED</u> <u>GE_SENS</u>EINT dual edge sensitivity register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_DUALEDGE_SENS[31:16]														
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						EI	NT_DU	J ALED	GE_SE	ENS[15	:0]					
Туре		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Mnemonic	Name	Description
31:0]	EINT_DUALEDGE_	Dual edge sensitivity enable of the associated external interrupt source
		JEINS	Dual edge sensitivity enable of external interrupt source. (EINT_SENS

0000000



Bit(s)	Mnemonic	Name	Description
			should be 0.)

EINT_DUALEDGE_SENS[i] for EINTi.

0: Disable 1: Enable

A2030388	<u>EINT_DUALED</u> EINT dual edge sensitivity set register <u>GE_SENS_SET</u>
----------	--

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						EIN	VT_DU	ALED	GE_SE	NS[31:	16]					
Туре								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						EI	NT_DU	J ALED	GE_SE	ENS[15	:0]					
Туре		WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Mnemonic	Name	Description
31:0		EINT_DUALEDGE_ SENS	Enables dual edge sensitivity for the associated external interrupt source
			This register is used to set up individual dual edge sensitive bits. (EINT_SENS should be 0)
			Only the bits set to 1 are effective; also set EINT_DUALEDGE_SENS bits to 1. Otherwise, EINT_DUALEDGE_SENS bits will retain the original value.
			EIŇT_DUALEDGE_SENS[i] for EINTi.
			0: No effect 1: Enable the corresponding DUALEDGE bit

A2030390 EINT_DUALED GE_SENS_CLREEINT dual edge sensitivity clear register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						EIN	NT_DU	ALED	GE_SE	NS[31:	16]					
Туре								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						EII	NT_DU	J ALED	GE_SE	ENS[15	:0]					
Туре		WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

	Millemonie	Name	Description
31:0		EINT_DUALEDGE_ SENS	Disables dual edge sensitive for the associated external interrupt source.
			This register is used to clear individual sensitive bits. Only the bits set to 1 are effective, and EINT_DUALEDGE_SENS bits are also cleared (to 0). Otherwise, EINT_DUALEDGE_SENS bits will retain the original value. EINT_DUALEDGE_SENS[i] for EINTi. 0: No effect 1: Disable the corresponding DUALEDGE bit

Page 16 of 580



A20303	Ba0	<u>EINT</u>	SOF	<u>T</u>	EINT	softv	vare i	nterr	upt r	egiste	er			(0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							EII	NT_SO	FT[31:	16]						
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EI	NT_SC)FT[15:	:0]						
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Mnemonic Name	Description
31:0	EINT_SOFT	Software interrupt This register is used for debugging purpose. EINT_SOFT[i] for EINTi.
		0: No effect 1: Trigger an EINT

A20303a8	<u>EINT_SOFT_S</u> ET	EINT software interrupt set register	0000000
----------	--------------------------	--------------------------------------	---------

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_SOFT[31:16]														
Туре								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EI	NT_SC)FT[15:	:0]						
Туре		WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Mnemonic N	lame	Description
31:0	EINT_S	OFT Enab	les software for the associated external interrupt source
		This r 1 are e EINT_ EINT_	egister is used to set up individual software bits. Only the bits set to ffective, and EINT_SOFT bits are also set to 1. Otherwise, _SOFT bits will retain the original value. _SOFT[i] for EINTi.
		0: No	effect

1: Enable the corresponding SOFT bit

A20303b0 EINT SOFT C LR EINT software interrupt clear register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							EII	NT_SO	FT[31:	16]						
Туре								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EI	NT_SC	FT[15:	:0]						
Туре								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

0000000



Bit(s)	Mnemonic Name	Description
31:0	EINT_SOFT	Disables software for the associated external interrupt source
		This register is used to clear individual software bits. Only the bits set to 1 are effective, and EINT_SOFT bits are also cleared (to 0). Otherwise, EINT_SOFT bits will retain the original value. EINT_SOFT[i] for EINTi.
		0: No effect 1: Disable the corresponding SOFT bit

A20303c0 <u>EINT DOEN</u> EINT domain 0 enable register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							EIN	T_D0	EN[31:	16]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EII	NT_DO	EN[15	:0]						
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Mnemonic	Name	Description
31:0		EINT_DOEN	EINT enable config for domain 0 Each bit indicates whether the corresponding EINT is enabled for domain 0. If enabled, it will assert interrupt or wakeup_event depending on the corresponding mask bit value. EINT_DOEN[i] for EINTI. 0: Disable 1: Enable

A20304 A20304 (step 02	400~ 47c x4)	EINT (i=0~	'i_CO ∙31)	N	EINT	i con	fig re	gister							0000 0	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RSTD BC															
Туре	WO															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBC_ EN	PR	ESCAI	ER	POL					D	BC_CN	ЛТ				
Туре	RW		RW		RW						RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic Name	Description
31	RSTDBC	EINTi debounce count reset
		Write once to reset the de-bounce counter so that EINT can be updated immediately without de-bounce latency. This option needs 100usec latency to take effect.
		0: No effect
		1: Reset

© 2015 - 2017 MediaTek Inc.

Page 18 of 580



Bit(s)	Mnemonic Name	Description
15	DBC_EN	Enables EINTi debounce circuit O: Disable 1: Enable
14:12	PRESCALER	EINTi debounce clock cycle period prescaler. 000: 32,768Hz, max. 0.0625sec 001: 16,384Hz 010: 8,192Hz 011: 4,096Hz 100: 2,048Hz, max. 1sec 101: 1,024Hz 110: 512Hz 111: 256Hz, max. 8secs
11	POL	Configures polarity Activation type of the EINT source O: Active low 1: Active high
10:0	DBC_CNT	Configures EINTi debounce duration (The clock period is determined in PRESCALER.)



4. Direct Memory Access

4.1. General Description

A DMA controller is placed on AHB bus to support fast data transfers and off-load the processor. With this controller, specific devices on AHB or APB buses can benefit greatly from quick completion of data movement from or to memory modules. Such generic DMA controller can also be used to connect two devices other than memory modules as long as they can be addressed in memory space. Figure 4-1 illustrates the system connections.



Figure 4-1. Variety data paths of DMA transfers

Up to 17 channels of simultaneous data transfers are supported. Each channel has a similar set of registers to be configured to different schemes as desired. Both interrupt and polling based schemes in handling the completion event are supported. The block diagram of such generic DMA controller is illustrated in Figure 4-2.



Figure 4-2. DMA block diagram

MEDIATEK

4.1.1. **Full-size and Half-size DMA Channels**

There are three types of DMA channels in the DMA controller: full-size DMA channel, half-size DMA channel and virtual FIFO DMA. Channel 1 is a full-size DMA channel, channels 2 to 7 are half-size channels, and channels 9 to 18 are virtual FIFO DMA channels. The difference between the first two types of DMA channels is that both source and destination address are programmable in full-size DMA channels, but only the address of one side can be programmed in the half-size DMA channel. In half-size channels, only either the source or destination address can be programmed while the addresses of the other side are fixed.

4.1.2. Ring Buffer and Double Buffer Memory Data Movement

DMA channels 1 to 7 support ring-buffer and double-buffer memory data movement. This can be achieved by programming DMA_WPPT and DMA_WPTO, as well as setting up WPEN in the DMA_CON register to enable. Figure 4-3 illustrates how this function works. Once the transfer counter reaches WPPT, the next address will jump to WPTO address after the WPPT data transfer is completed. Note that only one side can be configured as ring-buffer or double-buffer memory, and this is controlled by WPSD in the DMA CON register.



Figure 4-3. Ring buffer and double buffer memory data movement

4.1.3. Unaligned Word Access

The address of word access on AHB bus must be aligned to word boundary, or the 2 LSB is truncated to 00b. If the programmer does not notice this, an incorrect data fetch may be caused. In the case where the data are to be moved from unaligned addresses to aligned addresses, the word is usually first split into four bytes then moved byte by byte. Thus the four read and four write transfers will appear on the bus.

To improve bus efficiency, the unaligned-word access is provided in DMA2^{~7}. When this function is enabled, the DMAs will move data from the unaligned address to aligned address by executing four continuous byte-read accesses and one word-write access, reducing the number of transfers on the bus by three.





Figure 4-4. Unaligned word accesses

4.1.4. Virtual FIFO DMA

Virtual FIFO DMA is used to ease UART control. The difference between the virtual FIFO DMA and the ordinary DMA is that the virtual FIFO DMA contains additional FIFO controllers. The read and write pointers are kept in the virtual FIFO DMA. In a read from the FIFO, the read pointer points to the address of the next data. In a write to the FIFO, the write pointer moves to the next address. If the FIFO is empty, a FIFO read will not be allowed. Similarly, the data will not be written to the FIFO if the FIFO is full. Due to UART flow control requirements, an alert length is programmed. Once the FIFO space is smaller than this value, an alert signal will be issued to enable the UART flow control. The type of flow control performed depends on the setting in the UART.

Each virtual FIFO DMA can be programmed as RX or TX FIFO. This depends on the setting of DIR in the DMA_CON register. If DIR is "0" (READ), it means TX FIFO. On the other hand, if DIR is "1" (WRITE), the virtual FIFO DMA will be specified as an RX FIFO.

The virtual FIFO DMA provides an interrupt to MCU. This interrupt informs the MCU that there are data in the FIFO, and the amount of data is above or under the value defined in the DMA_COUNT register. Based on this, the MCU does not need to poll the DMA to know when the data must be removed from or put into the FIFO.







DMA number	Address of virtual FIFO access port	Reference UART
DMA9(PD)	A092_0000h	UART1 TX
DMA10(PD)	A092_0100h	UART1 RX
DMA11(PD)	A092_0200h	UART2 TX
DMA12(PD)	A092_0300h	UART2 RX
DMA13(PD)	A092_0400h	UART3 TX
DMA14(PD)	A092_0500h	UART3 RX
DMA15(PD)	A092_0600h	UARTO TX
DMA16(PD)	A092_0700h	UARTO RX
DMA17(AO)	A292_0000h	BTIF TX
DMA18(AO)	A292_0100h	BTIF RX

Table 4-1. Virtual FIFO access ports

Table 4-2. Function list of DMA channels

DMA number	Туре	Ring buffer	Double buffer	Burst mode	Unaligned word access	Peripheral
DMA1 (PD)	Full size	•	•	•		
DMA2 (PD)	Half size	•	٠	٠	•	MSDC1
DMA3 (PD)	Half size	•	•	٠	•	MSDC2
DMA4 (Sensor)	Half size	•	٠	٠	•	12C0 TX
DMA5 (Sensor)	Half size	•	•	٠	•	12C0 RX
DMA6 (Sensor)	Half size	•	٠	٠	•	12C1 TX
DMA7 (Sensor)	Half size	•	٠	٠	•	I2C1 RX
DMA9 (PD)	Virtual FIFO	•				UART1_TX
DMA10 (PD)	Virtual FIFO	•				UART1_RX
DMA11 (PD)	Virtual FIFO	•				UART2_TX
DMA12 (PD)	Virtual FIFO	•				UART2_RX
DMA13 (PD)	Virtual FIFO	•				UART3_TX
DMA14 (PD)	Virtual FIFO	•				UART3_RX
DMA15 (PD)	Virtual FIFO	•				UARTO_TX
DMA16 (PD)	Virtual FIFO	•				UARTO_RX
DMA17 (AO)	Virtual FIFO	•				BTIF_TX
DMA18 (AO)	Virtual FIFO	•				BTIF_RX





4.2. Register Definition

4.2.1. Register Summary

Module name: PD_DMA Base address: (+A000000h)

Address	Name	Width	Register Function
A000000	PD_DMA_GLBSTA	32	DMA global status register
A0000020	PD_DMA_GLB_SWRST	32	DMA global software reset
A0000100	GDMA1_SRC	32	DMA channel 1 source address register
A0000104	GDMA1_DST	32	DMA channel 1 destination address register
A0000108	GDMA1_WPPT	32	DMA channel 1 wrap point address register
A000010C	GDMA1_WPTO	32	DMA channel 1 wrap to address register
A0000110	GDMA1_COUNT	32	DMA channel 1 transfer count register
A0000114	GDMA1_CON	32	DMA channel 1 control register
A0000118	GDMA1_START	32	DMA channel 1 start register
A000011C	GDMA1_INTSTA	32	DMA channel 1 interrupt status register
A0000120	GDMA1_ACKINT	32	DMA channel 1 interrupt acknowledge register
A0000124	GDMA1_RLCT	32	DMA channel 1 remaining length of current transfer
A0000208	PDMA2_WPPT	32	DMA channel 2 wrap point address register
A000020C	PDMA2_WPTO	32	DMA channel 2 wrap to address register
A0000210	PDMA2_COUNT	32	DMA channel 2 transfer count register
A0000214	PDMA2_CON	32	DMA channel 2 control register
A0000218	PDMA2_START	32	DMA channel 2 start register
A000021C	PDMA2_INTSTA	32	DMA channel 2 interrupt status register
A0000220	PDMA2_ACKINT	32	DMA channel 2 interrupt acknowledge register
A0000224	PDMA2_RLCT	32	DMA channel 2 remaining length of current transfer
A000022C	PDMA2_PGMADDR	32	DMA channel 2 programmable address register
A0000308	PDMA3_WPPT	32	DMA channel 3 wrap point address register
A000030C	PDMA3_WPTO	32	DMA channel 3 wrap to address register
A0000310	PDMA3_COUNT	32	DMA channel 3 transfer count register
A0000314	PDMA3_CON	32	DMA channel 3 control register
A0000318	PDMA3_START	32	DMA channel 3 start register
A000031C	PDMA3_INTSTA	32	DMA channel 3 interrupt status register
A0000320	PDMA3_ACKINT	32	DMA channel 3 interrupt acknowledge register
A0000324	PDMA3_RLCT	32	DMA channel 3 remaining length of current transfer
A000032C	PDMA3_PGMADDR	32	DMA channel 3 programmable address register
A0000910	VDMA9_COUNT	32	DMA channel 9 transfer count register
A0000914	VDMA9_CON	32	DMA channel 9 control register
A0000918	VDMA9_START	32	DMA channel 9 start register
A000091C	VDMA9_INTSTA	32	DMA channel 9 interrupt status register
A0000920	VDMA9_ACKINT	32	DMA channel 9 interrupt acknowledge register
A000092C	VDMA9_PGMADDR	32	DMA channel 9 programmable address register
A0000930	VDMA9_WRPTR	32	DMA channel 9 write pointer
A0000934	VDMA9_RDPTR	32	DMA channel 9 read pointer
A0000938	VDMA9_FFCNT	32	DMA channel 9 FIFO count
A000093C	VDMA9_FFSTA	32	DMA channel 9 FIFO status
A0000940	VDMA9_ALTLEN	32	DMA channel 9 alert length

© 2015 - 2017 MediaTek Inc.



A0000944	VDMA9_FFSIZE	32	DMA channel 9 FIFO size
A0000A10	VDMA10_COUNT	32	DMA channel 10 transfer count register
A0000A14	VDMA10_CON	32	DMA channel 10 control register
A0000A18	VDMA10_START	32	DMA channel 10 start register
A0000A1C	VDMA10_INTSTA	32	DMA channel 10 interrupt status register
A0000A20	VDMA10_ACKINT	32	DMA channel 10 interrupt acknowledge register
A0000A2C	VDMA10_PGMADDR	32	DMA channel 10 programmable address register
A0000A30	VDMA10_WRPTR	32	DMA channel 10 write pointer
A0000A34	VDMA10_RDPTR	32	DMA channel 10 read pointer
A0000A38	VDMA10_FFCNT	32	DMA channel 10 FIFO count
A0000A3C	VDMA10_FFSTA	32	DMA channel 10 FIFO status
A0000A40	VDMA10_ALTLEN	32	DMA channel 10 alert length
A0000A44	VDMA10_FFSIZE	32	DMA channel 10 FIFO size
A0000B10	VDMA11_COUNT	32	DMA channel 11 transfer count register
A0000B14	VDMA11_CON	32	DMA channel 11 control register
A0000B18	VDMA11_START	32	DMA channel 11 start register
A0000B1C	VDMA11_INTSTA	32	DMA channel 11 interrupt status register
A0000B20	VDMA11_ACKINT	32	DMA channel 11 interrupt acknowledge register
A0000B2C	VDMA11_PGMADDR	32	DMA channel 11 programmable address register
A0000B30	VDMA11_WRPTR	32	DMA channel 11 write pointer
A0000B34	VDMA11_RDPTR	32	DMA channel 11 read pointer
A0000B38	VDMA11_FFCNT	32	DMA channel 11 FIFO count
A0000B3C	VDMA11_FFSTA	32	DMA channel 11 FIFO status
A0000B40	VDMA11_ALTLEN	32	DMA channel 11 alert length
A0000B44	VDMA11_FFSIZE	32	DMA channel 11 FIFO size
A0000C10	VDMA12_COUNT	32	DMA channel 12 transfer count register
A0000C14	VDMA12_CON	32	DMA channel 12 control register
A0000C18	VDMA12_START	32	DMA channel 12 start register
A0000C1C	VDMA12_INTSTA	32	DMA channel 12 interrupt status register
A0000C20	VDMA12_ACKINT	32	DMA channel 12 interrupt acknowledge register
A0000C2C	VDMA12_PGMADDR	32	DMA channel 12 programmable address register
A0000C30	VDMA12_WRPTR	32	DMA channel 12 write pointer
A0000C34	VDMA12_RDPTR	32	DMA channel 12 read pointer
A0000C38	VDMA12_FFCNT	32	DMA channel 12 FIFO count
A0000C3C	VDMA12_FFSTA	32	DMA channel 12 FIFO status
A0000C40	VDMA12_ALTLEN	32	DMA channel 12 alert length
A0000C44	VDMA12_FFSIZE	32	DMA channel 12 FIFO size
A0000D10	VDMA13_COUNT	32	DMA channel 13 transfer count register
A0000D14	VDMA13_CON	32	DMA channel 13 control register
A0000D18	VDMA13_START	32	DMA channel 13 start register
A0000D1C	VDMA13_INTSTA	32	DMA channel 13 interrupt status register
A0000D20	VDMA13_ACKINT	32	DMA channel 13 interrupt acknowledge register
A0000D2C	VDMA13_PGMADDR	32	DMA channel 13 programmable address register
A0000D30	VDMA13_WRPTR	32	DMA channel 13 write pointer
A0000D34	VDMA13_RDPTR	32	DMA channel 13 read pointer
A0000D38	VDMA13_FFCNT	32	DMA channel 13 FIFO count
A0000D3C	VDMA13_FFSTA	32	DMA channel 13 FIFO status
A0000D40	VDMA13_ALTLEN	32	DMA channel 13 alert length
A0000D44	VDMA13_FFSIZE	32	DMA channel 13 FIFO size

© 2015 - 2017 MediaTek Inc.



A0000E10	VDMA14_COUNT	32	DMA channel 14 transfer count register
A0000E14	VDMA14_CON	32	DMA channel 14 control register
A0000E18	VDMA14_START	32	DMA channel 14 start register
A0000E1C	VDMA14_INTSTA	32	DMA channel 14 interrupt status register
A0000E20	VDMA14_ACKINT	32	DMA channel 14 interrupt acknowledge register
A0000E2C	VDMA14_PGMADDR	32	DMA channel 14 programmable address register
A0000E30	VDMA14_WRPTR	32	DMA channel 14 write pointer
A0000E34	VDMA14_RDPTR	32	DMA channel 14 read pointer
A0000E38	VDMA14_FFCNT	32	DMA channel 14 FIFO count
A0000E3C	VDMA14_FFSTA	32	DMA channel 14 FIFO status
A0000E40	VDMA14_ALTLEN	32	DMA channel 14 alert length
A0000E44	VDMA14_FFSIZE	32	DMA channel 14 FIFO size
A0000F10	VDMA15_COUNT	32	DMA channel 15 transfer count register
A0000F14	VDMA15_CON	32	DMA channel 15 control register
A0000F18	VDMA15_START	32	DMA channel 15 start register
A0000F1C	VDMA15_INTSTA	32	DMA channel 15 interrupt status register
A0000F20	VDMA15_ACKINT	32	DMA channel 15 interrupt acknowledge register
A0000F2C	VDMA15_PGMADDR	32	DMA channel 15 programmable address register
A0000F30	VDMA15_WRPTR	32	DMA channel 15 write pointer
A0000F34	VDMA15_RDPTR	32	DMA channel 15 read pointer
A0000F38	VDMA15_FFCNT	32	DMA channel 15 FIFO count
A0000F3C	VDMA15_FFSTA	32	DMA channel 15 FIFO status
A0000F40	VDMA15_ALTLEN	32	DMA channel 15 alert length
A0000F44	VDMA15_FFSIZE	32	DMA channel 15 FIFO size
A0001010	VDMA16_COUNT	32	DMA channel 16 transfer count register
A0001014	VDMA16_CON	32	DMA channel 16 control register
A0001018	VDMA16_START	32	DMA channel 16 start register
A000101C	VDMA16_INTSTA	32	DMA channel 16 interrupt status register
A0001020	VDMA16_ACKINT	32	DMA channel 16 interrupt acknowledge register
A000102C	VDMA16_PGMADDR	32	DMA channel 16 programmable address register
A0001030	VDMA16_WRPTR	32	DMA channel 16 write pointer
A0001034	VDMA16_RDPTR	32	DMA channel 16 read pointer
A0001038	VDMA16_FFCNT	32	DMA channel 16 FIFO count
A000103C	VDMA16_FFSTA	32	DMA channel 16 FIFO status
A0001040	VDMA16_ALTLEN	32	DMA channel 16 alert length
A0001044	VDMA16_FFSIZE	32	DMA channel 16 FIFO size

Module name: AO_DMA Base address: (+A2070000h)

Address	Name	Width	Register Function
A2070000	AO_DMA_GLBSTA	32	DMA global status register
A2070020	AO_DMA_GLB_SWRST	32	DMA global software reset
A2070910	VDMA17_COUNT	32	DMA channel 17 transfer count register
A2070914	VDMA17_CON	32	DMA channel 17 control register
A2070918	VDMA17_START	32	DMA channel 17 start register
A207091C	VDMA17_INTSTA	32	DMA channel 17 interrupt status register
A2070920	VDMA17_ACKINT	32	DMA channel 17 interrupt acknowledge register
A207092C	VDMA17_PGMADDR	32	DMA channel 17 programmable address register

© 2015 - 2017 MediaTek Inc.



A2070930	VDMA17_WRPTR	32	DMA channel 17 write pointer
A2070934	VDMA17_RDPTR	32	DMA channel 17 read pointer
A2070938	VDMA17_FFCNT	32	DMA channel 17 FIFO count
A207093C	VDMA17_FFSTA	32	DMA channel 17 FIFO status
A2070940	VDMA17_ALTLEN	32	DMA channel 17 alert length
A2070944	VDMA17_FFSIZE	32	DMA channel 17 FIFO size
A2070A10	VDMA18_COUNT	32	DMA channel 18 transfer count register
A2070A14	VDMA18_CON	32	DMA channel 18 control register
A2070A18	VDMA18_START	32	DMA channel 18 start register
A2070A1C	VDMA18_INTSTA	32	DMA channel 18 interrupt status register
A2070A20	VDMA18_ACKINT	32	DMA channel 18 interrupt acknowledge register
A2070A2C	VDMA18_PGMADDR	32	DMA channel 18 programmable address register
A2070A30	VDMA18_WRPTR	32	DMA channel 18 write pointer
A2070A34	VDMA18_RDPTR	32	DMA channel 18 read pointer
A2070A38	VDMA18_FFCNT	32	DMA channel 18 FIFO count
A2070A3C	VDMA18_FFSTA	32	DMA channel 18 FIFO status
A2070A40	VDMA18_ALTLEN	32	DMA channel 18 alert length
A2070A44	VDMA18_FFSIZE	32	DMA channel 18 FIFO size

Module name: SENSOR_DMA Base address: (+A0230000h)

Address	Name	Width	Register Function
A0230000	SENSOR_DMA_GLBSTA	32	DMA global status register
A0230020	SENSOR_DMA_GLB_SWRS T	32	DMA global software reset
A0230208	PDMA4_WPPT	32	DMA channel 4 wrap point address register
A023020C	PDMA4_WPTO	32	DMA channel 4 wrap to address register
A0230210	PDMA4_COUNT	32	DMA channel 4 transfer count register
A0230214	PDMA4_CON	32	DMA channel 4 control register
A0230218	PDMA4_START	32	DMA channel 4 start register
A023021C	PDMA4_INTSTA	32	DMA channel 4 interrupt status register
A0230220	PDMA4_ACKINT	32	DMA channel 4 interrupt acknowledge register
A0230224	PDMA4_RLCT	32	DMA channel 4 remaining length of current transfer
A023022C	PDMA4_PGMADDR	32	DMA channel 4 programmable address register
A0230308	PDMA5_WPPT	32	DMA channel 5 wrap point address register
A023030C	PDMA5_WPTO	32	DMA channel 5 wrap to address register
A0230310	PDMA5_COUNT	32	DMA channel 5 transfer count register
A0230314	PDMA5_CON	32	DMA channel 5 control register
A0230318	PDMA5_START	32	DMA channel 5 start register
A023031C	PDMA5_INTSTA	32	DMA channel 5 interrupt status register
A0230320	PDMA5_ACKINT	32	DMA channel 5 interrupt acknowledge register
A0230324	PDMA5_RLCT	32	DMA channel 5 remaining length of current transfer
A023032C	PDMA5_PGMADDR	32	DMA channel 5 programmable address register
A0230408	PDMA6_WPPT	32	DMA channel 6 wrap point address register
A023040C	PDMA6_WPTO	32	DMA channel 6 wrap to address register
A0230410	PDMA6_COUNT	32	DMA channel 6 transfer count register
A0230414	PDMA6_CON	32	DMA channel 6 control register
A0230418	PDMA6_START	32	DMA channel 6 start register
A023041C	PDMA6_INTSTA	32	DMA channel 6 interrupt status register

© 2015 - 2017 MediaTek Inc.



A0230420	PDMA6_ACKINT	32	DMA channel 6 interrupt acknowledge register
A0230424	PDMA6_RLCT	32	DMA channel 6 remaining length of current transfer
A023042C	PDMA6_PGMADDR	32	DMA channel 6 programmable address register
A0230508	PDMA7_WPPT	32	DMA channel 7 wrap point address register
A023050C	PDMA7_WPTO	32	DMA channel 7 wrap to address register
A0230510	PDMA7_COUNT	32	DMA channel 7 transfer count register
A0230514	PDMA7_CON	32	DMA channel 7 control register
A0230518	PDMA7_START	32	DMA channel 7 start register
A023051C	PDMA7_INTSTA	32	DMA channel 7 interrupt status register
A0230520	PDMA7_ACKINT	32	DMA channel 7 interrupt acknowledge register
A0230524	PDMA7_RLCT	32	DMA channel 7 remaining length of current transfer
A023052C	PDMA7_PGMADDR	32	DMA channel 7 programmable address register

4.2.2. **Global Registers**

<u>PD_DMA_GLB</u> DMA global status register <u>STA</u> A000000

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	IT 16	RUN 16	IT 15	RUN 15	IT 14	RUN 14	IT 13	RUN 13	IT 12	RUN 12	IT 11	RUN 11	IT 10	RUN 10	IT 9	RUN 9
Туре	RO	RO	RO	RO												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											IT 3	RUN 3	IT 2	RUN 2	IT 1	RUN 1
Туре											RO	RO	RO	RO	RO	RO
Reset											0	0	0	0	0	0

Bit(s)	Name	Description
31	IT16	Channel 16 interrupt status
30	RUN16	Channel 16 running status
29	IT15	Channel 15 interrupt status
28	RUN15	Channel 15 running status
27	IT14	Channel 14 interrupt status
26	RUN14	Channel 14 running status
25	IT13	Channel 13 interrupt status
24	RUN13	Channel 13 running status
23	IT12	Channel 12 interrupt status
22	RUN12	Channel 12 running status
21	IT11	Channel 11 interrupt status
20	RUN11	Channel 11 running status
19	IT10	Channel 10 interrupt status
18	RUN10	Channel 10 running status
17	IT9	Channel 9 interrupt status
16	RUN9	Channel 9 running status
5	IT3	Channel 3 interrupt status
4	RUN3	Channel 3 running status
3	IT2	Channel 2 interrupt status
2	RUN2	Channel 2 running status

© 2015 - 2017 MediaTek Inc.



Bit(s)	Name	Description
1	IT1	Channel 1 interrupt status
0	RUN1	Channel 1 running status

A0000020 <u>PD_DMA_GLB</u> DMA global software reset

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SW_ RESE T
Туре																RW
Reset																0

Bit(s)	Name	Description
0	SW_RESET	Software reset
		Write 1 to reset.

A2070000 AO_DMA_GLB STA DMA global status register

30 29 Bit IT RUN IT RUN Name Туре RO RO RO RO Reset Bit Name Туре Reset

Bit(s)	Name	Description
19	IT18	Channel 18 interrupt status
18	RUN18	Channel 18 running status
17	IT17	Channel 17 interrupt status
16	RUN17	Channel 17 running status

A20700)20	AO_DMA_GLB _SWRSTDMA global software reset										0000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SW_ RESE T
Туре																RW
Reset																0

Bit(s)	Name	Description
0	SW_RESET	Software reset
		Write 1 to reset.


AU23U	000	_GLE	<u>BSTA</u>		DNA	giona		0000000								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							IT 7	RUN 7	IT 6	RUN 6	IT 5	RUN 5	IT 4	RUN 4		
Туре							RO	RO	RO	RO	RO	RO	RO	RO		
Reset							0	0	0	0	0	0	0	0		

AD220000 SENSOR DMA DMA global status register

Bit(s)	Name	Description
9	IT7	Channel 10 interrupt status
8	RUN7	Channel 10 running status
7	IT6	Channel 4 interrupt status
6	RUN6	Channel 4 running status
5	IT5	Channel 3 interrupt status
4	RUN5	Channel 3 running status
3	IT4	Channel 2 interrupt status
2	RUN4	Channel 2 running status

<u>SENSOR_DMA</u> <u>GLB_SWRST</u> DMA global software reset A0230020

Bit Name Type Reset Bit SW Name RESE Т Туре RW Reset

Bit(s)	Name	Description
0	SW_RESET	Software reset
		Write 1 to reset.

4.2.3. **GDMA (Full-size DMA) Registers**

A0000100 GDMA1_SRC DMA channel 1 source address register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		SRC[31:16]														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								SRC[15:0]							
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	SRC	GDMA source address

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Name	Description
		The register contains the base or current source address that the DMA channel is currently operating in. Writing to this register specifies the base address of the transfer source for a DMA channel. Reading this register will return the address value from which the DMA is reading.

A0000104 <u>GDMA1_DST</u> DMA channel 1 destination address register 00000000

												0				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		DST[31:16]														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DST[15:0]							
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	DST	GDMA destination address
		The register contains the base or current destination address that the DMA channel is currently operating in. Writing to this register specifies the base address of the transfer destination for a DMA channel. Reading this register will return the address value to which the DMA is writing.
A0000 2	108 <u>GDMA1</u>	<u>WPPT</u> DMA channel 1 wrap point address register 00000000
	01 00 01	

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								WF	РТ							
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT	Transfer counts before jump
		The register specifies the transfer count required to perform before the jump point. This can be used to support the ring buffer or double buffer style memory accesses. To enable this function, two control bits, WPEN and WPSD, in the DMA control register must be programmed. If the transfer counter in the DMA engine matches this value, an address jump will occur, and the next address will be the address specified in GDMAn_WPTO. To enable this function, set up WPEN in GDMAn_CON. Note: The total size of data specified in the wrap point count in a DMA channel is determined by LEN together with SIZE in GDMAn_CON, i.e. WPPT x SIZE.

A000010C <u>GDMA1_WPTO</u>DMA channel 1 wrap to address register 00000000

								-								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		WPTO[31:16]														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								WPTO	[15:0]							
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

© 2015 - 2017 MediaTek Inc.



Bit(s)	Name	Description
31:0	WPTO	Jump address
		The register specifies the address of the jump destination of a given DMA transfer to support the ring buffer or double buffer style memory accesses. To enable this function, set up two control bits, WPEN and WPSD, in the DMA control register. To enable this function, WPEN in GDMAn_CON should be set.

A0000 1	110	<u>GDM</u> <u>T</u>	<u>A1_C</u>	<u>OUN</u>	DMA	chan	nel 1	trans	fer co	ount r	egist	er		(D OOO	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									[
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								CO	UNT							
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Nan	ne]	Descr	iption										

15:0 COUNT

Amount of total transfer counts

This register specifies the amount of total transfer counts the DMA channel is required to perform. Upon completion, the DMA channel will generate an interrupt request to the processor when ITEN in GDMAn_CON is set to 1. Note: The total size of data transferred by a DMA channel is determined by LEN together with SIZE in GDMAn_CON, i.e. LEN x SIZE.

A0000114 <u>GDMA1_CON</u> DMA channel 1 control register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															WPE	WPS
															IN	D
Туре															RW	RW
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ITEN						BUI	RST				DREQ	DINC	SINC	SI	ZE
Туре	RW						R	W				RW	RW	RW	R	W
Reset	0						0	0				0	0	0	0	0

Bit(s)	Name	Description
17	WPEN	Enables wrap
		Address-wrapping for ring buffer and double buffer. The next address of DMA will jump to WRAP TO address when the current address matches WRAP POINT count. 0: Disable 1: Enable
16	WPSD	Selects wrap
		The side using address-wrapping function. Only one side of a DMA channel can activate the address-wrapping function at a time. 0: Address-wrapping on source 1: Address-wrapping on destination
15	ITEN	Enables DMA transfer completion interrupt
		0: Disable 1: Enable
9:8	BURST	Transfer type The burst-type transfers have better bus efficiency. Mass data movement is recommended to use this type of transfer.

© 2015 - 2017 MediaTek Inc.



Bit(s)	Name	Description
		Note: The burst-type transfer will not stop until all the beats in a burst are completed or the transfer length is reached. Which transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used. If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used. 00: Single 01: Reserved 10: 4-beat incrementing burst 11: Reserved
4	DREQ	Throttle and handshake control for DMA transfer
	·	The DMA master is able to throttle down the transfer rate by request-grant handshake. O: No throttle control during DMA transfer or transfers occurr only between memories 1: Hardware handshake management
3	DINC	Incremental destination address
		The destination addresses increase every transfer. If the setting of SIZE is byte, the destination addresses will increase by 1 every single transfer. If half-word, it will increase by 2; and if word, increase by 4. O: Disable 1: Enable
2	SINC	Incremental source address
		The source addresses increase every transfer. If the setting of SIZE is byte, the source addresses will increase by 1 every single transfer. If half-word, it will increase by 2; and if word, increase by 4. O: Disable 1: Enable
1:0	SIZE	Data size within the confine of a bus cycle per transfer
		These bits confine the data transfer size between the source and destination to the specified value for individual bus cycle. The size is in terms of byte, and the maximum value is 4 bytes. It is mainly decided by the data width of a DMA master. 00: Byte transfer/1 byte 01: Half-word transfer/2 bytes 10: Word transfer/4 bytes 11: Reserved

A0000 1	118	<u>GDM</u> <u>T</u>	<u>A1_S</u>	<u>TAR</u>	DMA channel 1 start register 0000000												
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Туре																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	STR											[[[
Туре	RW																
Reset	0																
Bit(s)	Nam	le			Descr	iption											
15	STR			Start control for a DMA channel													
					This re STR to registe: matter the val Therefe DMA ti	gister of 1, all th rs. Onc the DM ue of S ⁷ ore, the ransfer	control ne conf e STR /A cha TR stay e softwa . If this	s the ad igurati is set to nnel ac /s at 1 r are pro s bit is o	ctivity of ons sho o 1, the compli- egardle gram s cleared	of a DM ould be hardwa ishes th ess of th hould o to 0 w	IA chai done l are wil ne DMA he com clear S ⁻ hen DM	nnel. N by givir l not cla A trans pletion FR to 0 MA tran	ote tha ng prop ear it a fer or n n of the before nsfer is	t prior er valu utomat ot. In c DMA t restar active,	to setti e to the ically r other w transfe ting an the so	ng o ords, r. other ftware	

 \odot 2015 - 2017 MediaTek Inc. ains information that is proprietary to MediaTek Inc. ("MediaTek") and/ Page 33 of 580



Bit(s) Name	Description
	should poll RUNn in DMA_GLBSTA after this bit is cleared to ensure the current
	DMA transfer is terminated by the DMA engine.
	0: The DMA channel is stopped.
	1: The DMA channel is started and running.

A0000	11C	<u>GDM</u> <u>A</u>	<u>A1_I</u>	<u>NTST</u>	DMA	chan	nel 1	inter	rupt s	tatus	regis	ter			0000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Туре																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	INT																	
Туре	RW																	
Reset	0																	

Bit(s)	Name	Description
15	INT	Interrupt status for DMA channel
		0: No interrupt request is generated.
		1: One interrupt request is pending and waiting for service.

A0000120	<u>GDMA1_ACKI</u> <u>NT</u>	DMA channel 1 interrupt acknowledge register	0000000
----------	--------------------------------	--	---------

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ACK															
Туре	WO															
Reset	0															

Bit(s)	Name	Description
15	ACK	Interrupt acknowledge for the DMA channel
		0: No effect 1: Interrupt request is acknowledged and should be relinquished.

A0000124 <u>GDMA1_RLCT</u> DMA channel 1 remaining length of current transfer

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RL	СТ							
Туре		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	Reflects left count of transfer
		Note: This value is transfer count, not the transfer data size.

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



4.2.3.1. PDMA (Half-size DMA) Registers

Only PDMA2 register is listed below. The register contents of other PDMA channels are the same as those of PDMA2, only that the addresses are different. For register addresses, refer to the register summary section.

A0000208 PDMA2_WPPT DMA channel 2 wrap point address register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								WP	РТ							
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT	Transfer counts before jump
		The register specifies the transfer count required to perform before the jump point. This can be used to support the ring buffer or double buffer style memory accesses. To enable this function, two control bits, WPEN and WPSD, in the DMA control register must be programmed. If the transfer counter in the DMA engine matches this value, an address jump will occur, and the next address will be the address specified in PDMAn_WPTO. To enable this function, set up WPEN in PDMAn_CON.
		Note: The total size of data specified in the wrap point count in a DMA channel is determined by LEN together with SIZE in PDMAn_CON, i.e. WPPT x SIZE.

A000020C <u>PDMA2 WPTO</u>DMA channel 2 wrap to address register

0000000

								_			-					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								WPTO	[31:16]							
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								WPTO	[15:0]							
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

 Bit(s)
 Name
 Description

 31:0
 WPTO
 Jump address

 The register specifies the address of the jump destination of a given DMA transfer to support the ring buffer or double buffer style memory accesses. To enable this function, set up two control bits, WPEN and WPSD, in the DMA control register. To enable this function, WPEN in PDMAn_CON should be set.

A0000	210	<u>PDM</u> <u>T</u>	<u>A2_C</u>	<u>OUN</u>	DMA	chan	nel 2	trans	fer co	ount i	regist	er		(0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								CO	UNT							
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



-

Bit(s)	Name	Description
15:0	COUNT	Amount of total transfer counts
		This register specifies the amount of total transfer counts the DMA channel is required to perform. Upon completion, the DMA channel will generate an interrupt request to the processor when ITEN in PDMAn_CON is set to 1. Note: The total size of data transferred by a DMA channel is determined by LEN.
		together with SIZE in PDMAn_CON, i.e. LEN x SIZE.

A0000	214	PDM.	A2_C	<u>ON</u>	DMA	chan	nel 2	contr	rol reg	gister	ſ				0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name														DIR	WPE	WPS
Type														RW	RW	D RW
Reset														0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ITEN						BU	RST			B2W	DREQ	DINC	SINC	SI	ZE
Type Deget	RW						R	W			RW	RW	RW	RW	R	W
Reset	0						0	0			0	0	0	0	0	0
Bit(s)	Nam	•			Descr	intion										
10	DID				Dinget	iona	.f DDA	A two	ncfon							
10	DIR				The dir from m vice ver 0: Perij 1: Perij	ection aster t rsa. No pheral l oheral l	is from hen wr effect TX RX	i the pe iting to on cha	erspection the ad	ive of t ldress :	he DM specifie	A mast ed in PI	ers. WI DMAn_	RITE m _PGMA	ieans ro DDR, a	eading and
17	WPE:	N			Enable Addres will jur count. 0: Disa 1: Enat	es wra s-wrap np to V ble ble	р ping fo VRAP Т	or ring 10 add	buffer a ress wł	and do nen the	uble bu currer	uffer. T at addro	he next ess mat	addres ches W	ss of DI /RAP P	MA OINT
16	WPS	D		Selects wrap												
					The sid activate 0: Add 1: Addr	e using e the ac ress-wr ress-wr	g addre ldress- apping apping	ss-wra wrapp g on so on des	pping f ing fun urce stinatio	functio ction a on	n. Only it a time	v one si e.	de of a	DMA c	hanne	l can
15	ITEN				Enabl	es DM	A trai	nsfer o	comple	etion i	interr	upt				
					0: Disa 1: Enat	ble de										
9:8	BURS	ST			Trans	fer typ	e									
			The burst-type transfers have better bus efficiency. Mass data movement is recommended to use this type of transfer. Note: The burst-type transfer will not stop until all of the beats in a burst are completed or the transfer length is reached. Which transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used. If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used. 00: Single 01: Reserved 10: 4-beat incrementing burst 11: Reserved													
5	B2W				Byte to Word t word-a Note: E	o wore o byte ligned- SURST	d or byte ∙addres is set t	to wor s data o 4-bea	rd trans to wore at burst	sfer for d-align t this fu	the ap ed-add unction	plicatio Iress da i is enal	ons of t ita. bled, ai	ransfer nd the S	ring no SIZE is	on- set to

Page 36 of 580



Bit(s)	Name	Description
		byte. O: Disable 1: Enable
4	DREQ	Throttle and handshake control for DMA transfer The DMA mester is able to throttle down the transfer rate by request grant
		handshake.
		0: No throttle control during DMA transfer or transfers occurred only between memories 1: Hardware handshake management
3	DINC	Incremental destination address
		The destination addresses increase every transfer. If the setting of SIZE is byte, the destination addresses will increase by 1 every single transfer. If half-word, it will increase by 2; and if word, increase by 4. 0: Disable 1: Enable
2	SINC	Incremental source address
		The source addresses increase every transfer. If the setting of SIZE is byte, the source addresses will increase by 1 every single transfer. If half-word, it will increase by 2; and if word, increase by 4. 0: Disable 1: Enable
1:0	SIZE	Data size within the confine of a bus cycle per transfer
		These bits confine the data transfer size between the source and destination to the specified value for individual bus cycle. The size is in terms of byte, and the maximum value is 4 bytes. It is mainly decided by the data width of a DMA master
		00: Byte transfer/1 byte
		01: Half-word transfer/2 bytes 10: Word transfer/4 bytes
		11: Reserved

A0000218 <u>PDMA2_STAR</u> DMA channel 2 start register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR															
Туре	RW															
Reset	0															

15STRStart control for a DMA channelThis register controls the activity of a DMA channel. Note that prior to setting STR to 1, all the configurations should be done by giving proper value to the registers. Once STR is set to 1, the hardware will not clear it automatically no matter the DMA channel accomplishes the DMA transfer or not. In other words, the value of STR stays at 1 regardless of the completion of the DMA transfer. Therefore, the software program should clear STR to 0 before restarting another DMA transfer. If this bit is cleared to 0 when DMA transfer is active, the software should poll RUNn in DMA_GLBSTA after this bit is cleared to ensure the current DMA transfer is terminated by the DMA engine. 0: The DMA channel is stopped. 1: The DMA channel is started and running.	Bit(s)	Name	Description
This register controls the activity of a DMA channel. Note that prior to setting STR to 1, all the configurations should be done by giving proper value to the registers. Once STR is set to 1, the hardware will not clear it automatically no matter the DMA channel accomplishes the DMA transfer or not. In other words, the value of STR stays at 1 regardless of the completion of the DMA transfer. Therefore, the software program should clear STR to 0 before restarting another DMA transfer. If this bit is cleared to 0 when DMA transfer is active, the software should poll RUNn in DMA_GLBSTA after this bit is cleared to ensure the current DMA transfer is terminated by the DMA engine. 0: The DMA channel is stopped. 1: The DMA channel is started and running.	15	STR	Start control for a DMA channel
			This register controls the activity of a DMA channel. Note that prior to setting STR to 1, all the configurations should be done by giving proper value to the registers. Once STR is set to 1, the hardware will not clear it automatically no matter the DMA channel accomplishes the DMA transfer or not. In other words, the value of STR stays at 1 regardless of the completion of the DMA transfer. Therefore, the software program should clear STR to 0 before restarting another DMA transfer. If this bit is cleared to 0 when DMA transfer is active, the software should poll RUNn in DMA_GLBSTA after this bit is cleared to ensure the current DMA transfer is terminated by the DMA engine. 0: The DMA channel is stopped. 1: The DMA channel is started and running.



A0000	21C	<u>PDM</u> <u>A</u>	<u>A2_I</u>	NTST	DMA	chan	nel 2	inter	rupt	status	s regis	ster		(0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT															
Туре	RO															
Reset	0															
Bit(s)	Nan	ne Description														
15	INT	Interrupt status for DMA channel														

1: One interrupt request is pending and waiting for service.

A0000	220	<u>PDM.</u> <u>NT</u>	<u>A2_A</u>	<u>CKI</u>	DMA	chan	nel 2	inter	rupt a	ackno	wled	ge reg	gister		0000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Туре																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	ACK																
Туре	WO																
Reset	0																

Bit(s)	Name	Description
15	ACK	Interrupt acknowledge for the DMA channel
		0: No effect
		1: Interrupt request is acknowledged and should be relinquished.

A0000224 <u>PDMA2_RLCT</u> DMA channel 2 remaining length of current 00000000 transfer

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RL	СТ							
Туре		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	Reflects left count of transfer
		Note: This value is transfer count, not the transfer data size.



10000	1022C <u>FDWA2_FGWA</u> DWA Channel 2 programmable address														00000000			
	DDR register														0000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name							PC	GMADI	DR[31:1	l 6]								
Туре								R	W									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name							P	GMAD	DR[15:	0]								
Туре								R	W									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

PDMA2 PGMA DMA channel 2 programmable address

Bit(s)	Name	Description
31:0	PGMADDR	PDMA programmable address
		The above registers specify the address for a half-size DMA channel. This address represents the source address if DIR in DMA_CON is set to 0 and represents the destination address if DIR in PDMAn_CON is set to 1.

4.2.3.2. **VDMA (Virtual FIFO DMA) Registers**

Only VDMA9 register is listed below. The register contents of other VDMA channels are the same as those of VDMA9, only that the addresses are different. For register addresses, refer to the register summary section.

A0000	910	<u>VDM</u> <u>T</u>	0000000													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								CO	UNT							
Туре	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	COUNT	FIFO threshold
		For virtual FIFO DMA, this register is used to configure the RX threshold and TX threshold. The interrupt will be triggered when FIFO count is larger than or equal to RX threshold in RX path or FIFO count is less than or equal to TX threshold in TX path.
		Note: The ITEN bit in the VDMAn_CON register should be set, or no interrupt will be issued. n is from 1 to 16.

A0000	A0000914 <u>VDMA9_CON</u>					chan	0000000									
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name														DIR		
Туре														RW		
Reset														0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ITEN	[DREQ										ZE
Туре	RW											RW			R	W
Reset	0											0			0	0

© 2015 - 2017 MediaTek Inc.

Page 39 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Name	Description
18	DIR	Directions of PDMA transfer
		The direction is from the perspective of the DMA masters. WRITE means reading from master and then writing to the address specified in VDMAn_PGMADDR, and vice versa. No effect on channel 1. O: Peripheral TX 1: Peripheral RX
15	ITEN	Enables DMA transfer completion interrupt
		0: Disable 1: Enable
4	DREQ	Throttle and handshake control for DMA transfer
		The DMA master is able to throttle down the transfer rate by request-grant handshake. O: No throttle control during DMA transfer or transfers occurred only between memories 1: Hardware handshake management
1:0	SIZE	Data size within the confine of a bus cycle per transfer
		These bits confine the data transfer size between the source and destination to the specified value for individual bus cycle. The size is in terms of byte, and the maximum value is 4 bytes. It is mainly decided by the data width of a DMA master. 00: Byte transfer/1 byte 01: Half-word transfer/2 bytes 10: Word transfer/4 bytes
		11: Reserved

<u>VDMA9_STAR</u> DMA channel 9 start register A0000918 Bit Name Type Reset Bit Name STR Type Reset RW

Bit(s)	Name	Description
15	STR	Start control for a DMA channel
		This register controls the activity of a DMA channel. Note that prior to setting STR to 1, all the configurations should be done by giving proper value to the registers. Once STR is set to 1, the hardware will not clear it automatically no matter the DMA channel accomplishes the DMA transfer or not. In other words, the value of STR stays at 1 regardless of the completion of the DMA transfer. Therefore, the software program should clear STR to 0 before restarting another DMA transfer. If this bit is cleared to 0 when DMA transfer is active, the software should poll RUNn in DMA_GLBSTA after this bit is cleared to ensure the current DMA transfer is terminated by the DMA engine. 0: The DMA channel is stopped. 1: The DMA channel is started and running.



A0000	91C	<u>A</u>		0000000												
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT															
Туре	RW															
Reset	0															
Bit(s)	Nam	ie]	Descr	iption										
15	INT	NT Interrupt status for DMA channel														

VDMA9 INTST

0: No interrupt request is generated.1: One interrupt request is pending and waiting for service.

A0000	920	VDMA9_ACKI DMA channel 9 interrupt acknowledge register 000 NT 000<														0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					[
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ACK															
Туре	WO															
Reset	0															

Bit(s)	Name	Description
15	ACK	Interrupt acknowledge for the DMA channel
		0: No effect
		1: Interrupt request is acknowledged and should be relinquished.

<u>VDMA9_PGMA</u>DMA channel 9 programmable address A000092C DDR register

					8											
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		PGMADDR[31:16]														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							PC	GMAD	DR[15:	0]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	VDMA programmable address
		The above registers specify the address for a half-size DMA channel. This address represents the source address if DIR in DMA_CON is set to 0 and represents the destination address if DIR in VDMAn_CON is set to 1.



<u>VDMA9_WRPT</u>DMA channel 9 write pointer A000930 R Bit Name WRPTR[31:16] Туре RO Reset Bit Name WRPTR[15:0] Туре RO Reset

Bit(s)	Name	Description
31:0	WRPTR	Virtual FIFO write pointer

A0000934 **<u>VDMA9_RDPT</u>** DMA channel 9 read pointer

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		RDPTR[31:16]														
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RDPTI	R[15:0]							
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RDPTR	Virtual FIFO read pointer

A0000938 <u>VDMA9_FFCN</u> DMA channel 9 FIFO count

Bit Name Туре Reset Bit Name FFCNT Type Reset RO

Bit(s)	Name	Description
15:0	FFCNT	Displays the number of data stored in FIFO
		0 means FIFO is empty; FIFO will be full if FFCNT is equal to FFSIZE.

A000093C VDMA9_FFST DMA channel 9 FIFO status

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														ALT	EMPT Y	FULL
Туре														RO	RO	RO
Reset														0	0	0

© 2015 - 2017 MediaTek Inc. Page 42 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Name	Description
2	ALT	Indicates FIFO count is larger than ALTLEN
		DMA issues an alert signal to UART/BRIF to enable UART/BRIF flow control. 0: Not reach alert region 1: Reach alert region
1	EMPTY	Indicates FIFO is empty
		0: Not empty 1: Empty
0	FULL	Indicates FIFO is full
		0: Not full 1: Full

A0000	940	<u>VDM</u> <u>EN</u>	<u>A9_</u> A	<u>LTL</u>	DMA	chan	nel 9	alert	lengt	h				(0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													ALT	LEN		
Туре													R	W		
Reset											0	0	0	0	0	0
Bit(s)	Nan	ne			Descr	iption										
5:0	ALT	LEN			Specif	fies ale	ert len	gth of	virtu	al FIF	O DMA	1				
					Once the	he rema	aining	FIFO s	pace is	less th	an ALT	LEN, a	n alert	signal	will be	d bo

issued to UART/BRIF to enable the flow control. Normally, ALTLEN should be bigger than 16 for UART/BRIF applications.

A0000944 <u>VDMA9_FFSIZ</u> DMA channel 9 FIFO size

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								FFS	IZE							
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	Specifies FIFO size of virtual FIFO DMA



5. Real Time Clock

5.1. General Description

The Real-Time Clock (RTC) module provides time and data information, as well as 32.768 kHz clock. The provided 32k clock is selected between three clock sources: one from the external (XOSC32), and two from the internal (DCXO, EOSC32). An additional pin, XOSC32_ENB, is added for the 32k crystal existence information. The clock source is from the external oscillator or from the embedded clock sources, determined by the XOSC32_ENB pin setting. The RTC block has an independent power supply. When the mobile handset is powered off, a dedicated regulator supplies the RTC block. In addition to providing timing data, an alarm interrupt is generated and can be used to power up the baseband core. Regulator interrupts corresponding to seconds, minutes, hours and days can be generated whenever the time counter value reaches a maximum value (e.g., 59 for seconds and minutes, 23 for hours, etc.). The year span is supported up to 2127. The maximum day-of-month values, which depend on the leap year condition, are stored in the RTC block.

5.2. Register Definitions

Module name: RTC Base address: (+A21E0000h)

Address	Name	Widt h	Register Function
A21E0000	<u>RTC_BBPU</u>	16	Baseband power up
A21E0004	<u>RTC_IRQ_STA</u>	16	RTC IRQ status This register is fixed atin 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.
A21E0008	<u>RTC_IRQ_EN</u>	16	RTC IRQ enable This register is fixed atin 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.
A21E000C	<u>RTC_CII_EN</u>	16	Counter increment IRQ enable This register activates or de-activates the IRQ generation when the TC counter reaches its maximum value.
A21E0010	<u>RTC_AL_MAS</u> <u>K</u>	16	RTC alarm mask The alarm condition for alarm IRQ generation depends on whether or not the corresponding bit in this register is masked. Warning: If you set all bits to 1 in RTC_AL_MASK (i.e. RTC_AL_MASK=0x7f) and PWREN=1 in RTC_BBPU, it means alarm will comes every secondEVERY SECOND, not disabled.
A21E0014	<u>RTC_TC_SEC</u>	16	RTC seconds time counter register
A21E0018	<u>RTC_TC_MIN</u>	16	RTC minutes time counter register
A21E001C	RTC_TC_HOU	16	RTC hours time counter register
A21E0020	<u>RTC_TC_DOM</u>	16	RTC day-of-month time counter register
A21E0024	<u>RTC_TC_DOW</u>	16	RTC day-of-week time counter register
A21E0028	RTC_TC_MTH	16	RTC month time counter register
A21E002C	<u>RTC_TC_YEA</u>	16	RTC year time counter register
A21E0030	RTC AL SEC	16	RTC second alarm setting register

© 2015 - 2017 MediaTek Inc.

Page 44 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



A21E0034	<u>RTC_AL_MIN</u>	16	RTC minute alarm setting register
A21E0038	RTC_AL_HOU	16	RTC hour alarm setting register
A21E003C	RTC_AL_DOM	16	RTC day-of-month alarm setting register
A21E0040	RTC_AL_DOW	16	RTC day-of-week alarm setting register
A21E0044	RTC_AL_MTH	16	RTC month alarm setting register
A21E0048	<u>RTC_AL_YEA</u>	16	RTC year alarm setting register
A21E0050	<u>RTC_POWER</u> <u>KEY1</u>	16	RTC_POWERKEY1 register
A21E0054	RTC_POWER KEY2	16	RTC_POWERKEY2 register
A21E0058	<u>RTC_PDN1</u>	16	PDN1
A21E005C	<u>RTC_PDN2</u>	16	PDN2
A21E0060	<u>RTC_SPARO</u>	16	Spare register for specific purpose
A21E0064	<u>RTC_SPAR1</u>	16	Spare register for specific purpose
A21E0068	RTC_PROT	16	Lock/unlock scheme to prevent RTC miswriting
A21E006C	<u>RTC_DIFF</u>	16	One-time calibration offset This register is fixed atin 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.
A21E0070	<u>RTC CALI</u>	16	Repeat calibration offset This register is fixed atin 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.
A21E0074	RTC WRTGR	16	Enable the transfers from core to RTC in the queue

Module name: RTC Base address: (+A21E0000h)

A21E00	000 <u>RTC_BBPU</u>							Bas	Baseband power up							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KEY_BBPU									CB US Y	RE LO AD			AL AR M_ PU		PW RE N
Туре	WO									RO	WO			RW		RW
Reset	0	0	0	0	0	0	0	0		0	0			0		0

Overview

Bit(s)	Name	Description
15:8	KEY_BBPU	A bus write is acceptable only when KEY_BBPU is correct.
6	CBUSY	The read/write channels between RTC / Core is busy. This bit indicates high after software program sequence to anyone of RTC data registers and enables the transfer by RTC_WRTGR=1. By thise way, it will beis high after the reset from low to high because RTC reloads the process.
5	RELOAD	Reloads the values from RTC domain to Ccore domain. Generally speaking, RTC will reload to synchronize the data from RTC to core when reset from 0 to 1. This bit can be treated as a debug bit.



MT2533D Reference Manual

Bit(s)	Name	Description
2	ALARM_PU	Indicates whether or not PMU is powered on by alarm. 0: No alarm occurred; the alarm condition has not been met. 1: Alarm occurred.
		Write 1 to clear this bit.
0	PWREN	0: RTC alarm has no action on power switch. 1: When an RTC alarm occurs, ALARM_PU will beis set to 1 and the system will be powereds on by RTC alarm wakeup.

A21E0004 <u>RTC_IRQ_STA</u>				RTC IRQ status										0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													LP ST A		TC ST A	AL ST A
Туре													RO		RC	RC
Reset													0		0	0

Overview This register is fixed in 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.

Bit(s)	Name	Description
		This register iIndicates the IRQ status and whether or not the LPD is asserteds.
3	LPSTA 0: No IRQ o 1: IRQ occu or cleared b	0: No IRQ occurred; the 32K clock is good. 1: IRQ occurred; the 32K clock stopped or stops. This can be masked by LP_EN or cleared by initializinge LPD.
1	TCCT	This register iIndicates the IRQ status and whether or not the tick condition has been met.
1	ICSIA	0: No IRQ occurred; the tick condition has not been met. 1: IRQ occurred; the tick condition has been met.
0	ለ፤ ርጥለ	This register iIndicates the IRQ status and whether or not the alarm condition has been met.
U	ALSIA	0: No IRQ occurred; the alarm condition has not been met. 1: IRQ occurred; the alarm condition has been met.

A21E0008 <u>RTC_IRQ_EN</u>				RTC IRQ enable									0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													LP _E N	ON ES HO T	TC _E N	AL _E N
Туре													RW	RW	RW	RW
Reset													0	0	0	0

Overview

This register is fixed atin 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.

Bit(s)	Name	Description
3	LP_EN	This register eEnables the control bit for IRQ generation if the Llow power is detected (32k clock off). 0: Disable IRQ generations. 1: Enable the LPD.
2	ONESHOT	Controls automatic reset of AL_EN and TC_EN.
1	TC_EN	This register eEnables the control bit for IRQ generation if the tick condition has been met.

Page 46 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



MT2533D Reference Manual

Bit(s)	Name	Description
		0: Disable IRQ generations. 1: Enable the tick time match interrupt. Clear the interrupt when ONESHOT is high upon generation of the corresponding IRQ.
		This register eEnables the control bit for IRQ generation if the alarm condition has been met.
0	AL_EN	0: Disable IRQ generations. 1: Enable the alarm time match interrupt. Clear the interrupt when ONESHOT is high upon generation of the corresponding IRQ.

A21E00	DOC	<u>RT(</u>	<u>C_CII</u>	EN		Counter increment IRQ enable									(0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SE CC II_ 1_ 8	SE CC II_ 1_4	SE CC II_ 1_2	YE AC II	MT HC II	DO WC II	DO MC II	HO UC II	MI NC II	SE CC II
Туре							RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset							0	0	0	0	0	0	0	0	0	0

Overview	This register activates or de-activates the IRQ generation when the TC counter reaches its maximum value.
----------	---

Bit(s)	Name	Description
9	SECCII_1_8	Set the bit to 1 to activate the IRQ at each one-eighth of a second update.
8	SECCII_1_4	Set the bit to 1 to activate the IRQ at each one-fourth of a second update.
7	SECCII_1_2	Set the bit to 1 to activate the IRQ at each one-half of a second update.
6	YEACII	Set the bit to 1 to activate the IRQ at each year update.
5	MTHCII	Set the bit to 1 to activate the IRQ at each month update.
4	DOWCII	Set the bit to 1 to activate the IRQ at each day-of-week update.
3	DOMCII	Set the bit to 1 to activate the IRQ at each day-of-month update.
2	HOUCII	Set the bit to 1 to activate the IRQ at each hour update.
1	MINCII	Set the bit to 1 to activate the IRQ at each minute update.
0	SECCII	Set this bit to 1 to activate the IRQ at each second update.

A21E00	010	<u>RTC</u>	<u>AL</u>	<u>MAS</u>		RTC alarm mask									0000				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name										YE A_ MS K	MT H_ MS K	DO W_ MS K	DO M_ MS K	HO U_ MS K	MI N_ MS K	SE C_ MS K			
Туре										RW									
Reset										0	0	0	0	0	0	0			

Overview

The alarm condition for alarm IRQ generation depends on whether or not the corresponding bit in this register is masked. Warning: If you set all bits to 1 in RTC_AL_MASK (i.e. RTC_AL_MASK=0x7f) and PWREN=1 in RTC_BBPU, it means alarm will comes every second EVERY SECOND, not disabled.

Bit(s)	Name	Description
6	YEA_MSK	0: Condition (RTC_TC_YEA = RTC_AL_YEA) is checked to generate the alarm signal. 1: Condition (RTC_TC_YEA = RTC_AL_YEA) is masked, i.e. the value of

© 2015 - 2017 MediaTek Inc.

Page 47 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Name	Description
		RTC_TC_YEA does not affect the alarm IRQ generation.
5	MTH_MSK	0: Condition (RTC_TC_MTH = RTC_AL_MTH) is checked to generate the alarm signal. 1: Condition (RTC_TC_MTH = RTC_AL_MTH) is masked, i.e. the value of RTC_TC_MTH does not affect the alarm IRQ generation.
4	DOW_MSK	0: Condition (RTC_TC_DOW = RTC_AL_DOW) is checked to generate the alarm signal. 1: Condition (RTC_TC_DOW = RTC_AL_DOW) is masked, i.e. the value of RTC_TC_DOW does not affect the alarm IRQ generation.
3	DOM_MSK	0: Condition (RTC_TC_DOM = RTC_AL_DOM) is checked to generate the alarm signal. 1: Condition (RTC_TC_DOM = RTC_AL_DOM) is masked, i.e. the value of RTC_TC_DOM does not affect the alarm IRQ generation.
2	HOU_MSK	0: Condition (RTC_TC_HOU = RTC_AL_HOU) is checked to generate the alarm signal. 1: Condition (RTC_TC_HOU = RTC_AL_HOU) is masked, i.e. the value of RTC_TC_HOU does not affect the alarm IRQ generation.
1	MIN_MSK	0: Condition (RTC_TC_MIN = RTC_AL_MIN) is checked to generate the alarm signal. 1: Condition (RTC_TC_MIN = RTC_AL_MIN) is masked, i.e. the value of RTC_TC_MIN does not affect the alarm IRQ generation.
0	SEC_MSK	0: Condition (RTC_TC_SEC = RTC_AL_SEC) is checked to generate the alarm signal. 1: Condition (RTC_TC_SEC = RTC_AL_SEC) is masked, i.e. the value of RTC_TC_SEC does not affect the alarm IRQ generation.

A21E00	<u>SEC</u>	RTC seconds time counter register											0000				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name											TC_SECOND						
Туре											RW						
Reset											0	0	0	0	0	0	

Bit(s)	Name	Description
5:0	TC_SECOND	The second initial value for the time counter. The rRange: of its value is: 0-~59.

A21E00	018	<u>RTC</u>	<u>_TC_</u>	<u>MIN</u>	RTC minutes time counter register									0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name											TC_MINUTE						
Туре													R	W			
Reset											0	0	0	0	0	0	

Overview

Bit(s)	Name	Description
5:0	TC_MINUTE	The minute initial value for the time counter. The rRange: of its value is: 0~-59.

A21E001C <u>RTC_TC_HOU</u>						RTC hours time counter register										0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													TC	C_HOU	JR	

© 2015 - 2017 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



MT2533D Reference Manual

A21E001C RTC_TC_HOU RTC hours time counter register									ister			(0000		
Туре											RW				
Reset											0	0	0	0	0

Overview

Bit(s)	Name	Description
4:0	TC_HOUR	The hour initial value for the time counter. The rRange: of its value is: 0-~23.

A21E00		RTC day-of-month time counter register										0000					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name												TC_DOM					
Туре												RW					
Reset												0	0	0	0	0	

Overview

Bit(s)	Name	Description
4:0	TC_DOM	The day-of-month initial value for the time counter. The day-of- month maximum value depends on the leap year condition, i.e. 2 LSB of year time counter are Ozeros.

A21E0		RTC day-of-week time counter register														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														TC_DOW		
Туре														RW		
Reset														0	0	0

Overview

Bit(s)	Name	Description
2:0	TC_DOW	The day-of-week initial value for the time counter. The rRange: of its value is: 1-~7.

A21E00	028	<u>RTC</u>	_ TC _1	<u>MTH</u>			RTC	ister	0000								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														ТС_М	ONTH	[
Туре													RW				
Reset													0	0	0	0	

Overview

Bit(s)	Name	Description
3:0	TC_MONTH	The month initial value for the time counter. The rRange: of its value is: 1-~12.



A21E00	D2C	<u>RTC</u>	_ TC _	YEA			RTO	C year	time o	counte		0000				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Туре										RW						
Reset										0	0	0	0	0	0	0

Bit(s)	Name	Description
		The year initial value for the time counter. The rRange: of its value is: 0-127. (2000-2127).
6:0	TC_YEAR	Software can bias the year as multiples of 4 for the internal leap-year formula. Here are 3 examples: 2000-2127, 1972~2099, 1904~2031. To simplify, RTC hardware treats all 4-multiple as leap years. If the range you defined includes non-leap 4-multiple year (e.g.say: 2100), you have to adjust it to the correct date by yourselves. (e.g.x: change Feb. 29th, 2100 to Mar. 1st, 2100). It's suggested to bias the range large than 1900 and less thean 2100 to evade the manual adjustment, i.e.ing. I.e.: the bias values are suggested to be in the range of [-28,-96], that are (1972~2099) ~ (1904~2031). The formal leap formula: if year modulo 400 is 0 then leap else if year modulo 100 is 0 then no_leap else if year modulo 4 is 0 then leap else no_leap

A21E00	030	<u>RTC</u>	_AL_	<u>SEC</u>			RTC	secon	d aları	ing reg	gister	0000				
Bit	15	14	13	12	11	10	9	8	7	6	5 4 3 2 1					0
Name			RTC D_C	LP DPT								1)			
Туре			R	W							RW					
Reset			0	0							0	0	0	0	0	0

Overview

Bit(s)	Name	Description
13:12	RTC_LPD_OPT	LPD option 00: XOSC LPD EOSC LPD (triggers when clock stops or VRTC low-V) 01: EOSC LPD (triggers when VRTC low-V) 10: XOSC LPD (triggers when clock stops) 11: nNo LPD
5:0	AL_SECOND	The second value of the alarm counter setting. The rRange: of its value is: 0-59.

A21E00	034	<u>RTC</u>	AL	<u>MIN</u>		RTC minute alarm setting register									0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name											AL_MINUTE							
Туре											RW							
Reset											0	0	0	0	0	0		

Overview

Bit(s)	Name	Description
5:0	AL_MINUTE	The minute value of the alarm counter setting. The rRange: of its value is: 0-59.



MT2533D Reference Manual

A21E00	0038 <u>RTC_AL_HOU</u> RTC hot								r alarm setting register 0000								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			Ν	EW_S	SPARE	20							AI	_HOU	JR		
Туре				R	W							RW					
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0	

Overview

Bit(s)	Name	Description
15:8	NEW_SPARE0	The registers are rReserved for specific purposes.
4:0	AL_HOUR	The hour value of the alarm counter setting. The rRange: of its value is: 0-~23.

A21E00)3C	<u>RTC</u>	_AL_I	DOM		R	FC day	-of-m	nonth alarm setting register							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			N	IEW_S	SPARE	E1							Α	L_DO	Μ	
Туре				R	W							RW				
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0

Overview

Bit(s)	Name	Description
15:8	NEW_SPARE1	The registers are rReserved for specific purposes.
4:0	AL_DOM	The day-of-month value of the alarm counter setting. The day-of- month maximum value depends on the leap year condition, i.e. 2 LSB of year time counter are zeros 0.

A21E00	040 <u>RTC_AL_DOW</u> RTC day-o								eek al	0000						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Ν	EW_S	SPARE	E 2								Α	L_DO	W
Туре				R	W										RW	
Reset	0	0	0	0	0	0	0	0						0	0	0

Overview

Bit(s)	Name	Description
15:8	NEW_SPARE2	The registers are rReserved for specific purposes.
2:0	AL_DOW	The day-of-week value of the alarm counter setting. The rRange: of its value is: 1-~7.

A21E00	044	<u>RTC</u>		<u>MTH</u>			RTC	mont	h aları	0000						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			N	EW_S	SPARE	E 3								AL_M	ONTH	[
Туре				R	W								RW			
Reset	0	0	0	0	0	0	0	0					0	0	0	0

Overview

Bit(s)	Name	Description
15:8	NEW_SPARE3	The registers are rReserved for specific purposes.
3:0	AL_MONTH	The month value of the alarm counter setting. The rRange: of its

© 2015 - 2017 MediaTek Inc.

Page 51 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Description

Bit(s)

Name

value is: 1-~12.

A21E00	048	<u>RTC</u>		YEA			RTC	C year	r alarm setting register								
Bit	15	14	13	12	11	10	9	8	7	6 5 4 3 2 1							
Name			N	EW_S	SPARE	:4						A	L_YEA	R			
Туре				R	W					RW							
Reset	0 0 0 0 0 0 0 0									0	0	0	0	0	0	0	

Overview

Bit(s)	Name	Description
15:8	NEW_SPARE4	The registers are rReserved for specific purposes.
6:0	AL_YEAR	The year value of the alarm counter setting. The rRange: of its value is: 0-~127. (2000-2127)

A21E00	050	<u>RTC</u>	<u>_POW</u> <u>EY1</u>	<u>ERK</u>			R	ТС_РС	OWER	KEY1	regist	er			(0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		RTC_POWERKEY1														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Name	Description
15:0	RTC_POWERKEY1	The RTC content is protected by RTC_POWERKEY1 and RTC_POWRKEY2. When RTC_POWERKEY1 & RTC_POWERKEY2 are not equal to the correct values, the RTC content is not credibleis.

A21E00	054	<u>RTC</u>	<u>POW</u> <u>EY2</u>	ERK			R	ГС_Р(OWER	KEY2	regist	er				0000
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1												1	0	
Name							RTC	C_PO\	VERK	EY2						
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Name	Description
15:0	RTC_POWERKEY2	The RTC content is protected by RTC_POWERKEY1 and RTC_POWRKEY2. When RTC_POWERKEY1 & RTC_POWERKEY2 are not equal to the correct values, the RTC content is not credibleis.

A21E00	058	<u>R1</u>	<u>C_PD</u>	<u>N1</u>		PDN1									(0000
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1								0						
Name								RTC_	PDN1							
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Name	Description
15:0	RTC_PDN1	The sSpare registers for software to keep the power -on and power - off state information.

A21E00	D5C	<u>R1</u>	<u>'C_PD</u>	<u>N2</u>	PDN2									0000		
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1									1	0				
Name		RTC_PDN2														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Name	Description
15:0	RTC_PDN2	The sSpare registers for software to keep the power power-on and power power-off state information.

A21E00	060 <u>RTC_SPAR0</u>				Spare register for specific purpose										0000	
Bit	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$									0						
Name	RTC_SPAR0															
Туре	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Name	Description
15:0	RTC_SPAR0	The registers are rReserved for specific purposes.

A21E00	064	<u>RT</u>	C SP/	<u>AR1</u>	Spare register for specific purpose										(0000
Bit	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1									0						
Name		RTC_SPAR1														
Туре	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Name	Description
15:0	RTC_SPAR1	The registers are rReserved for specific purposes.

A21E00	068 <u>RTC_PROT</u>					Lock/unlock scheme to prevent RTC miswriting										0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RTC_PROT															
Туре	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview

Bit(s)	Name	Description
15:0	RTC_PROT	The RTC write interface is protected by RTC_PROT. Whether the RTC writing interface is enabled or not is decided by RTC_PROT contents.

© 2015 - 2017 MediaTek Inc.

Page 53 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Name	Description
		When RTC_POWERKEY1 & RTC_POWERKEY2 are not equal to the correct values, the RTC writing interface willis always be enabled. But when they match, users have to perform Uunlock flow to enable the writing interface.
		Notice: Please aAlways keep RTC in the unlock state in power -on mode. Once the normal RTC content writing is completed, do notDO NOT modify the RTC_PROT content to lock the RTC. The RTC_PROT contents will be cleared automatically when powered off immediately.

A21E00	D6C	RI	C_DI	FF	One-time calibration offset							0000				
Bit	15	14	13	12	11	1 10 9 8 7 6 5 4 3 2 1 0										
Name	CA LI_ RD _S EL			PO WE R_E E E E E D						RTC_	_DIFF					
Туре	RW			RO		RW										
Reset	0			-	0	0 0 0 0 0 0 0 0 0 0 0 0 0										

This register is fixed atin 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.

Bit(s)	Name	Description
15	CALI_RD_SEL	Selects which RTC_CALI is to be read when reading RTC_CALI register 0: nNormal RTC_CALI 1: K_EOSC32_RTC_CALI
12	POWER_DETECTED	POWER_DETECTED status 0: powerkey not match 1: RTC_POWERKEY1, RTC_POWERKEY2, RTC_POWERKEY1_NEW, and RTC_POWERKEY2_NEW match the correct value.
11:0	RTC_DIFF	 These registers are used to aAdjusts the internal counter of RTC. It eaffects once and returns to Ozero when in done. In some cases, you observe the RTC is faster or slower than the standard. To cChanginge RTC_TC_SEC is coarse and may cause alarm problems. RTC_DIFF provides a finer time unit. An internal 15-bit counter accumulates in each 32768-HZz clock. Entering a non-zero value into the RTC_DIFF will causes the internal RTC counter to increases or decreases RTC_DIFF when RTC_DIFF changes to Ozero again. RTC_DIFF is in represents as 2's completement form. For example, if you fill in 0xfff into RTC_DIFF, the internal counter will decreases 1 when RTC_DIFF returns to Ozero. In other words, you can only use RTC_DIFF continuously if RTC_DIFF is equal to 0zero now. Note: RTC_DIFF ranges from 0x800 (-2048) to 0x7fd (2045). Using 0x7ff and & 0x7fe is not allowed.are forbid to use.

A21E00	070	<u>R</u>]	CC CA	<u>.LI</u>	Repeat calibration offset								(0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	K_ EO	CA LI_							RTC_	CALI						

© 2015 - 2017 MediaTek Inc.

Page 54 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



A21E00	070	<u>R</u>]	CC_CA	LI				Repeat calibration offset								
	SC 32 _0 VE RF LO W	W R_ SE L														
Туре	RW	RW			RW											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register is fixed atin 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.

Bit(s)	Name	Description
15	K_EOSC32_OVERFL OW	EOSC32 calibration overflow (EOSC32 RTC_CALI update result from PMU rtc_eosc_cali module overflow) 0: nNot overflow 1: oOverflow
14	CALI_WR_SEL	Enables EOSC32 Cali value write enable. Only takes effect oin RTC_CALI write operation. 0: nNormal RTC_CALI 1: K_EOSC32_RTC_CALI
13:0	RTC_CALI	 These registers provide a repeat calibration scheme. RTC_CALI provides two types2 kinds of calibration. 1. 14-bit calibration capability in 8-second duration; in other words, 12-bit calibration capability in each second. RTC_CALI is in represents in 2's complement form, such that you can adjust RTC increasing or decreasing. Due to that RTC_CALI is revealed in 8 seconds, the resolution is less than a 1/32768 clock. Avg. resolution: 1/32768/8=3.81us Avg. adjust range: -31.25~31.246ms/sec in 2's complement: -0x2000~0x1fff (-8192~8191) 2. 14-bit calibration capability in 1-second duration when use EOSC32 as 32K source (K_EOSC32_RTC_CALI); This typekind of usage is with resolution 1/32768=30.52us

A21E00	074	<u>RTC</u>	WR'	T <u>GR</u>	Ε	Enable the transfers from core to RTC in the queue										0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																W RT GR
Туре																WO
Reset																0

Overview

Bit(s)	Name	Description
0	WDTCD	This register eEnables the transfers from core to RTC. After you modify all the RTC registers you are'd like to change, you must write RTC_WRTGR to 1 to trigger the transfer. The prior writing operations are queued at core power domain. The pending data will not be transferred to RTC domain until WRTGR=1.
0	WRIGR	After WRTGR=1, the pending data will beis transferred to RTC domain sequentially in order of register address, from low to high. For example: RTC_BBPU -> RTC_IRQ_EN -> RTC_CII_EN -> RTC_AL_MASK -> RTC_TC_SEC -> etc. The CBUSY in RTC_BBPU is equal to 1 in writing process. You can observe CBUSY to determine when the transmission is completeds.

© 2015 - 2017 MediaTek Inc.



6. Universal Asynchronous Receiver Transmitter

6.1. General Description

The baseband chipset houses four UARTs. UARTs provide full duplex serial communication channels between the baseband chipset and external devices.

UART has both M16C450 and M16550A modes of operation, which are compatible with a range of standard software drivers. The extensions are designed to be broadly software compatible with 16550A variants, but certain areas offer no consensus.

In common with M16550A, the UART supports word lengths from 5 to 8 bits, an optional parity bit and one or two stop bits and is fully programmable by an 8-bit CPU interface. A 16-bit programmable baud rate generator and an 8-bit scratch register are included, together with separate transmit and receive FIFOs. Two modem control lines and a diagnostic loop-back mode are provided. UART also includes two DMA handshake lines, indicating when the FIFOs are ready to transfer data to the CPU.

Note that UART is designed so that all internal operation is synchronized by the CLK signal. This synchronization results in minor timing differences between the UART and industry standard 16550A device, which means that the core is not clock for clock identical to the original device.

After hardware reset, UART will be in M16C450 mode; its FIFOs can then be enabled and UART can enter M16550A mode. UART has further additional functions beyond the M16550A mode. Each of the extended functions can be selected individually under software control.

UART provides more powerful enhancements than the industry-standard 16550:

Hardware flow control

This feature is very useful when the ISR latency is hard to predict and control in embedded applications. The MCU is relieved of having to fetch the received data within a fixed amount of time.

Note that in order to enable the enhancements (hardware flow control), the enhanced mode bit, EFR[4], must be set. If EFR[4] is not set, IER[7:4], FCR[5:4], cannot be written and MCR[7] cannot be read. The enhanced mode bit ensures that UART is backward compatible with the software that has been written for 16C450 and 16550A devices.

6.1.1. Features

- Provides four channels
- DMA, polling or interrupt operation
- Supports word lengths from five to eight bits, with an optional parity bit and one or two stop bits
- Two UART ports for hardware automatic flow control (UARTO, UART1)
- Supports baud rates from 110bps up to 921,600bps
- Baud rate auto detection from 110bps up to 115,200bps

© 2015 - 2017 MediaTek Inc.



6.1.2. Block Diagram



Figure 6-1. Block Diagram of UART

6.1.3. Programming Guide

6.1.3.1. UART Band Rate Setting

UART baud rate = UART clock frequency/HIGHSPEED/{DLM, DLL}

UART clock frequency = 26MHz

HIGHSPEED = 16/8/4/(sampe_count+1)

DLM = User setting

DLL = User setting

Example 1:

Setting UART baud rate = 921600

RATEFIX_AD = 0x00 > UART clock frequency is set to "26MHz"

HIGHSPEED = 0x02 > HIGHSPEED is set to "4"

DLM = 0x0 > DLM is set to "0"

DLL = 0x7 > DLM is set to "7"

UART baud rate 26MHz/4/7 = 921600Hz





Example 2:

Setting UART baud rate = 115200 RATEFIX_AD = 0x05 > UART clock frequency is set to "13MHz" HIGHSPEED = 0x03 > HIGHSPEED is set to "Sample Count" SAMPLE_COUNT = 0xD > Sample count is set to "13" DLM = 0x0 > DLM is set to "0" DLL = 0x7 > DLM is set to "8" UART baud rate 13MHz/(13+1)/8 = 115200Hz

Note: You can increase (+1) the sample count of each bit of data by register FRACDIV_M and FRACDIV_L.

For example, to set bit 0, 4 and 8 of data to having a bigger sample count:

SAMPLE_COUNT = 0xD

FRACDIV_M = 0x1

 $FRACDIV_L = 0x11$

Data	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
sample count	14	13	13	13	14	13	13	13	14

The feature can make UART receive/transmit data more accurately.

6.1.3.2. Automatic Baud Rate Detection Setting

This feature can auto detect RX data baud rate without setting up UART baud rate.

1. AUTOBAUD_EN = |0x1: Enable auto-baud feature with standard baud rate

(standard baud rate: 115200, 57600, 38400, 19200, 9600, 4800, 1200, 300, 110 bits/sec)

AUTOBAUD_EN = |0x3: Enable auto-baud feature without standard baud rate (range from 115200 to 110 bits/sec)

2. AUTOBAUD_RATE_FIX: autobaud feature sample clock 26/13MHz

3. AUTOBAUDSAMPLE = 0d13: For autobaud feature sample clock = 26MHz

AUTOBAUDSAMPLE = 0d6: For autobaud feature sample clock = 13MHz

6.1.3.3. HW Flow Control Setting

This feature controls UART start/stop transmission by RTS/CTS signal.

- 1. EFR = |0xC0: Enable RTS/CTS for hardware transmission/reception flow control
- 2. MCR = |0x2: RTS output can be controlled by flow control condition.

© 2015 - 2017 MediaTek Inc.

Page 58 of 580



6.1.3.4. SW Flow Control Setting

This feature controls UART start/stop transmission by transmitting/receiving specific data.

1.

EFR[3:0]	Function
00xx	No TX flow control
xx00	No RX flow control
10xx	Transmit XON1/XOFF1 as flow control bytes
xx10	Receive XON1/XOFF1 as flow control bytes

- 2. XON1: User setting
- 3. XOFF1: User setting
- 4. ESCAPE_en: 0x01
- 5. ESCAPE_DAT: User setting

No software control	Xon	Esc	Xoff					
Xoff/Xon flow	Xon	Esc	~Xon	Esc	~Esc	Esc	~Xoff	Xoff
SW FLOW CONT = 10 01 && ESC_EN = 1								

When SW flow control is enabled, and you are to transmit special character (ESC, XON, XOFF), set ESCAPE_en = 1. When UART device receives two data (ESC & ~ special character), it can recognize the ESC command and store the special character as a data.

Example:

UART TX transmit > ESC(command), ~XON	-	UART RX receive > XON(data)
UART TX transmit > ESC(command), ~XOFF	-	UART RX receive > XOFF(data)
UART TX transmit > ESC(command), ~ESC	_	UART RX receive > ESC(data)

6.1.3.5. Enable Sleep Mode

This feature gives feedback sleep_ack signal for system having sleep requirement.

1. SLEEP_ACK_SEL = 0: Support sleep_ack when autobaud_en is opened.

SLEEP_ACK_SEL = 1: Does not support sleep_ack when autobaud_en is opened.

2. SLEEP_EN = 1



6.2. Register Definition

There are four UARTs in this SOC. The usage of the registers below is the same except that the base address should be changed to respective one.

UART number	Base address	Feature
UARTO	0xA00D0000	Supports DMA, HW flow control
UART1	0xA00E0000	Supports DMA, HW flow control
UART2	0xA00F0000	Supports DMA
UART3	0xA0100000	Supports DMA

Module name: UART Base address: (+A00D0000h)

Address	Name	Width	Register Function
A00D0000	RBR	8	RX Buffer Register
A00D0000	THR	8	TX Holding Register Note: THR is modified when $LCR[7] = 0$
A00D0000	DLL	8	Divisor Latch (LS) Divides the UART internal clk frequency Note: DLL is modified when LCR[7] != 0
A00D0004	IER	8	Interrupt Enable Register By storing 1 to a specific bit position, the interrupt associated with that bit is enabled. Otherwise, the interrupt will be disabled. Note: IER[3:0] are modified when LCR[7] = 0. IER[7:4] are modified when LCR[7] = 0 & EFR[4] = 1.
A00D0004	DLM	8	Divisor Latch (MS) Divides the UART internal clk frequency. Note: DLM is modified when LCR[7] != 0.
A00D0008	IIR	8	Interrupt Identification Register Priority is from high to low as the following. IIR[5:0]= 6'h1: No interrupt pending. IIR[5:0]= 6'h6: Line status interrupt (under IER[2]=1). IIR[5:0]= 6'h2: RX data time-out interrupt (under IER[0]=1). IIR[5:0]= 6'h4: RX data are placed in the RX buffer register or the RX FIFO trigger level is reached (under IER[0]=1). IIR[5:0]= 6'h2: TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level (under IER[1]=1). IIR[5:0]= 6'h10: XOFF character received (under IER[5]=1, EFR[4]= 1). IIR[5:0]= 6'h20: CTS or RTS rising edge (under IER[7]=1 or EFR[6]= 1). Note: DLM is modified when LCR != 8'hBF.
A00D0008	<u>FCR</u>	8	FIFO Control Register FCR is used to control the trigger levels of the FIFOs or flush the FIFOs. Note: FCR[7:6] is modified when LCR != 8'hBF FCR[5:4] is modified when LCR != 8'hBF & EFR[4] = 1 FCR[4:0] is modified when LCR != 8'hBF.
A00D0008	EFR	Enhanced Feature Register	

© 2015 - 2017 MediaTek Inc.



MT2533D Reference Manual

Address	Name	Width	Register Function
			EFR is used to enable HW/SW flow control. Note: EFR is modified when $LCR = 8$ 'hBF.
A00D000C	LCR	8	Line Control Register Determines characteristics of serial communication signals.
A00D0010	MCR	8	Modem Control Register Controls interface signals of the UART. Note: MCR[5:0] is modified when LCR != 8'hBF, MCR[7] can be read when LCR != 8'hBF & FFR[4] = 1
A00D0010	XON1	8	XON1 Char Register Note: XON1 is modified when LCR = 8'hBF.
A00D0014	LSR	8	Line Status Register Note: LSR is modified when LCR != 8'hBF.
A00D0018	XOFF1	8	XOFF1 Char Register Note: XOFF1 is modified when LCR = 8'hBF.
A00D001C	<u>SCR</u>	8	Scratch Register General purpose read/write register. After reset, its value will be un-defined. Note: SCR is modified when LCR != 8'hBF.
A00D0020	AUTOBAUD_EN	8	Auto Baud Detect Enable Register Enables UART auto baud detect feature.
A00D0024	HIGHSPEED	8	High Speed Mode Register HIGHSPEED is used to control UART baud rate.
A00D0028	SAMPLE COUNT	8	Sample Counter Register When HIGHSPEED=3, sample_count will be the threshold value for UART sample counter (sample_num). Count from 0 to sample_count.
A00D002C	SAMPLE_POINT	8	Sample Point Register When HIGHSPEED=3, UART gets the input data when sample_count=sample_num, e.g. system clock = 13MHz, 921600 = 13000000/14. Therefore, sample_count = 13, and sample point = 6 (sampling the central point to decrease the inaccuracy) SAMPLE_POINT is usually (SAMPLE_COUNT- 1)/2 without decimal.
A00D0030	AUTOBAUD_REG	8	Auto Baud Monitor Register Autobaud detection state. Will not be changed until autobaud_en is enabled again.
A00D0034	RATEFIX AD	8	Clock Rate Fix Register Configures system and autobaud feature clock.
A00D0038	AUTOBAUDSAMPLE	8	Auto Baud Sample Register Since the system clock may change, autobaud sample duration should change as the system clock changes. When system clock = 13MHz, autobaudsample = 6; when system clock = 26MHz, autobaudsample = 13.
A00D003C	GUARD	8	Guard Time Added Register Adds guard interval after stop bit.
A00D0040	ESCAPE DAT	8	Escape Character Register Escape character of software flow control.
A00D0044	ESCAPE EN	8	Escape Enable Register Uses escape character for software flow control.
A00D0048	SLEEP_EN	8	Sleep Enable Register Allows UART to enter sleep mode.
A00D004C	DMA_EN	8	DMA Enable Register Allows UART to transmit/receive data using DMA.
A00D0050	RXTRI_AD	8	Rx Trigger Address UART RX FIFO threshold.

© 2015 - 2017 MediaTek Inc.



MT2533D Reference Manual

Address	Name	Width	Register Function
A00D0054	FRACDIV L	8	Fractional Divider LSB Address
			Increases $(+1)$ the sample count of bit $0 \sim 7$ of data.
40000050		0	Fractional Divider MSB Address
A00D0058	<u>FRACDIV M</u>	8	Increases (+1) the sample count of bit $8 \sim 9$ of data.
10000050		0	FIFO Control Register
AUUDUU5C	FCR_RD	8	Sets up FIFO trigger threshold.

A00D00	000	<u>RBR</u>			RX B	uffer H	Regist	er								00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												R	BR			
Туре												R	2U			
Reset									0	0	0	0	0	0	0	0
Bit(s)	Nan	ne			Descr	iption										
					RX bu	lffer re	egiste	r								
7:0	RBR				Read-u	pdate 1	registe	r. The i	eceived	d data d	can be	read by	y access	sing thi	s regist	ter.
					Only w	hen LC	CR[7] =	· 0.				5	,	0	0	

A00D00	000	<u>THR</u>			ТХ Но	olding	Regis	ster								00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												TI	HR			
Туре												W	/0			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		TX holding Register
7:0	THR	Write-only register. The transmitted data can be written by setting this register.
		Only when $LCR[7] = 0$.

A00D00	000	<u>DLL</u>			Divis	or Lat	ch (LS	5)								01
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												D	LL			
Туре												R	W			
Reset									0	0	0	0	0	0	0	1
Bit(s)	Nar	ne			Descr	iption										
									-							

7.0	DLI	Divisor latch low 8-bit data
7.0	DLL	Note: Modified when LCR[7] != 0.

A00D00)04	<u>IER</u>			Inter	rupt E	nable	Regis	ter							00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									CTSI	RTSI	XOF FI			ELSI	ETBE I	ERB FI
Туре									RW	RW	RW			RW	RW	RW
Reset									0	0	0			0	0	0

© 2015 - 2017 MediaTek Inc. Page 62 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Name	Description
7	CTSI	Masks an interrupt that is generated when a rising edge is detected on the CTS modem control line.
		<i>Note: This interrupt is only enabled when hardware flow control is enabled.</i> 0: Mask an interrupt generated when a rising edge is detected on the CTS modem control line.
		1: Unmask an interrupt generated when a rising edge is detected on the CTS modem control line.
6	RTSI	Interrupt is inhibited when a rising edge is detected on the RTS modem control line.
		<i>Note: This interrupt is only enabled when hardware flow control is enabled.</i> 0: Interrupt is inhibited when a rising edge is detected on the RTS modem control line.
		1: Interrupt is generated when a rising edge is detected on the RTS modem control line.
5	XOFFI	Masks an interrupt that is generated when an XOFF character is received.
		<i>Note: This interrupt is only enabled when software flow control is enabled.</i> 0: Mask an interrupt generated when an XOFF character is received. 1: Unmask an interrupt generated when an XOFF character is received.
2	ELSI	When set to1, an interrupt will be generated if BI, FE, PE or OE (LSR[4:1]) becomes set.
		0: No interrupt will be generated if BI, FE, PE or OE (LSR[4:1]) becomes set. 1: An interrupt will be generated if BI, FE, PE or OE (LSR[4:1]) becomes set.
1	ETBEI	When set to 1, an interrupt will be generated if the TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level.
		0: No interrupt will be generated if the TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level. 1: An interrupt will be generated if the TX folding register is empty or the contents of the TX FIFO have been reduced to its trigger level.
0	ERBFI	When set to 1, an interrupt will be generated if RX data are placed in RX buffer register or the RX trigger level is reached.
		0: No interrupt will be generated if RX data are placed in the RX buffer register or the RX trigger level is reached.
		1: An interrupt will be generated if RX Data are placed in the RX buffer register or the RX trigger level is reached.

AOODOO	004	<u>DLM</u>			Diviso	or Late	ch (MS	5)								00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								-				DI	LM			
Туре												R	W			
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
	Divisor latch high 8-bit data
7:0 DLM	Note: Modified when LCR[7]!=0. DLL & DLM can only be updated when DLAB(LCR[7]) is set to 1. Division by 1 will generate a BAUD signal that is constantly high. DLL & DLM setting formula is {DLM,DLL}=(system clock frequency/baud_pulse/baud_rate). When RATE_FIX(RATEFIX_AD[0])=0, system clock frequency = 26MHz. When RATE_FIX(RATEFIX_AD[0])=1, system clock frequency = 13MHz. For baud_pulse value, refer to HIGH_SPEED(offset=24H) register. For example, when at 26MHz, default speed mode and 115200 baud rate, {DLM,DLL}=26MHz/16/115200=14.

© 2015 - 2017 MediaTek Inc.

Page 63 of 580



A00D0008		<u>IIR</u>	<u>R</u> Interrupt Identification Register											01							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
Name									FI	FOE			<u>І</u>	D D			_				
Reset									0		0	0			0	1	_				
										·	•				-						
Bit(s)	Nan	ne			Descr	iption															
7:6	FIFO)E																			
5:0	ID				IIR[5:	0] -P	riorit	y level	- inte	errupt	sourc	e									
					00000	1	-		No i	interru	pt peno	ling									
					000110)	1		Lin	e status	s interr	upt:									
					BI, FE,	PE or	OE set	in LSR	(unde	r IER[2	2]=1)										
					UUIIUU 2 KX data time-out:																
					Time-out on character in RX FIFO (under IER[0]=1)																
					RX dat	a receiv	ved or	RX trig	ger lev	el reac	hed (ur	1der I	ER[0] =	1)							
					00001	0	4	0	TX	holdin	g regist	er em	ipty:	,							
					TX hol	ding re	gister (empty c	or TX F	FIFO tr	igger le	vel re	ached (under l	[ER[1]	=1)					
					01000	0	5		Sof	tware f	low cor	trol:									
					XOFF character received (under IER[5]=1)																
					CTS or	U RTS ri	0 sing ec	lae (una	nai IFI rab	ruware R[7]-1	or IFR	//////////////////////////////////////)								
					015 01	101011	Sing et	ige (un		v[/]-1		[0]-1)	,								
					Line s genera set. Th	tatus i ted if E e interr	i nterr LSI (II rupt is	upt: A ER[2]) i cleared	RX lin is set a by rea	e statu nd any ding th	s intern of BI, 1 ie line s	rupt (l FE, PI status	[IR[5:0] E or OE register	= 000 (LSR[4 r.	110) w 4:1]) bo	/ill be ecome	S				
					RX da data tiu applied 1. FIFC	t a tim ne-out l:) contai	e-out interro	interr upt will east one	upt: V be ger e chara	Vhen th nerated acter.	ne virtu if all o	al FIF f the f	70 mod Tollowin	e is disa g condi	abled, itions :	RX are					
					2. The (includ	most re ing all	ecent c start, p	haracte barity a	r is rec nd stop	ceived l bits);	onger t	han f	our cha	racter p	period	s ago					
					3. The ago.	most re	ecent C	CPU rea	d of th	e FIFO	is long	er tha	an four o	charact	er per	iods					
					The tin registe enable	neout ti r or upe d by set	imer is on a Cl tting E	restart PU read FRBI (I	ed upo l from [ER[0]	on recei the RX) to 1 a	pt of a FIFO. nd is cl	new ł The R eared	oyte froi X data by read	m the F time-o ling RX	XX shif ut inte X FIFO	ît rrupt i	is				
					When t genera	the virt ted if al	ual FII ll of th	FO mod e follow	le is en ving co	abled, ndition	RX dat s are a	a time ppliec	e-out in l:	terrupt	will b	e					
					1. FIFC) is emp	oty.	. .				1 ^	,								
					z. The (includ	most re ing all	ecent c start, p	naracte parity a	r is rec nd stop	ceived l 5 bits).	onger t	nan f	our cha	racter p	period	s ago					
					3. The ago.	most re	ecent C	PU rea	d of th	e FIFO	is long	er tha	an four (charact	er per	iods					
					The tin registe by setti	neout ti r or rea ing EFF	imer is ding D RBI (IE	restart DMA_E ER[0]) t	ed upo N regis to 1 and	on recei ster. Th d is clea	pt of a le RX I ared by	new l Data T readi	oyte from imeout ing DM/	m the F Interru A_EN r	XX shif 1pt is e registe	t nableo r.	ł				
					RX da will be buffer r reading	t a rec e genera register g the R2	eived ted if I or the X buffe	interr EFRBI (e RX tri er regist	upt: A (IER[0 gger le ter or t	RX ree]) is set vel is re he RX	ceived i and ei eached FIFO (i	interr ither I . The i if enal	upt (IEl RX data interrup bled).	R[5:0] are pla ot is cle	= 000 aced in ared b	100b) the R y	X				

TX holding register empty interrupt: A TX holding register empty interrupt



Bit(s)	Name	Description
		(IIR[5:0] = 000010) will be generated if ETRBI (IER[1]) is set and either the TX holding register is empty or the contents of the TX FIFO are reduced to its trigger level. The interrupt is cleared by writing to the TX holding register or TX FIFO if FIFO is enabled.
		Software flow control interrupt: A software flow control interrupt (IIR[5:0] = 010000) will be generated if the software flow control is enabled and XOFFI (IER[5]) becomes set, indicating that an XOFF character has been received. The interrupt is cleared by reading the interrupt identification register.
		Hardware flow control interrupt: A hardware flow control interrupt (IER[5:0] = 100000) will be generated if the hardware flow control is enabled and either RTSI (IER[6]) or CTSI (IER[7]) becomes set indicating that a rising edge has been detected on either the RTS/CTS modem control line. The interrupt is cleared by reading the interrupt identification register.

A00D0008		<u>FCR</u>	FIFO Control Register													00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RFTI TI	.1_RF LO	TFTL TI	.1_TF LO		CLRT	CLR R	FIFO E
Туре									WO		W	0		WO	WO	WO
Reset									0	0	0	0		0	0	0

Bit(s)	Name	Description
7:6	RFTL1_RFTL0	RX FIFO trigger threshold RX FIFO contains total 32 bytes.
		0: 1 1: 6 2: 12
		3: Use RX TRIG register data
5:4	TFTL1_TFTL0	TX FIFO trigger threshold TX FIFO contains total 16 bytes.
		0: 1 1: 4 2: 8
		3: 14
2	CLRT	Control bit to clear TX FIFO 0: No effect 1: Clear TX FIFO
1	CLRR	Control bit to clear RX FIFO 0: No effect 1: Clear RX FIFO
0	FIFOE	Enables FIFO This bit can affect other registers setting. 0: Disable both RX and TX FIFOs. 1: Enable both RX and TX FIFOs.

A00D0008		<u>EFR</u>			Enha	nced H	eatur	e Reg	ister							00	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									AUT O_CT S	AUT O_R TS		ENA BLE_ E	SW_FLOW_CONT				
Туре									RW	RW		RW	RW				
Reset									0	0		0	0	0	0	0	

© 2015 - 2017 MediaTek Inc. Page 65 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.


-

Bit(s)	Name	Description
7	AUTO_CTS	Enables hardware transmission flow control
		0: Disable
		1: Enable
6	AUTO_RTS	Enables hardware reception flow control
		0: Disable
		1: Enable
4	ENABLE_E	Enables enhancement feature
		0: Disable
		1: Enable
3:0	SW_FLOW_CONT	Software flow control bits
		00xx: No TX flow control
		10xx: Transmit XON1/XOFF1 as flow control bytes
		xx00: No RX flow control
		xx10: Receive XON1/XOFF1 as flow control bytes

AOODOO)OC	<u>LCR</u>			Line (Contro	ol Regi	ister								00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DLA B	SB	SP	EPS	PEN	STB	WLS1 S	l_WL 0
Туре									RW	RW	RW	RW	RW	RW	R	W
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	DLAB	 Divisor latch access bit 0: RX and TX registers are read/written at Address 0 and the IER register is read/written at Address 4. 1: Divisor Latch LS is read/written at Address 0 and the Divisor Latch MS is read/written at Address 4.
6	SB	Sets up break 0: No effect 1: TX signal is forced to the 0 state.
5	SP	 Stick parity 0: No effect. 1: The parity bit is forced to a defined state, depending on the states of EPS and PEN: If EPS=1 & PEN=1, the even parity bit will be set and checked. If EPS=0 & PEN=1, the odd parity bit will be set and checked.
4	EPS	Selects even parity 0: When EPS=0, an odd number of ones is sent and checked. 1: When EPS=1, an even number of ones is sent and checked.
3	PEN	Enables parity 0: The parity is neither transmitted nor checked. 1: The parity is transmitted and checked.
2	STB	 Number of STOP bits 0: One STOP bit is always added. 1: Two STOP bits are added after each character is sent; unless the character length is 5 when 1 STOP bit is added.
1:0	WLS1_WLS0	Selects word length 0: 5 bits 1: 6 bits 2: 7 bits 3: 8 bits

© 2015 - 2017 MediaTek Inc.

Page 66 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



MT2533D Reference Manual

A00D00)10	<u>MCR</u>	Modem Control Register												00			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									XOF F_ST ATUS			Loop			RTS			
Туре									RU			RW			RW			
Reset									0			0			0			
Bit(s)	Nan	1 e			Descri	iption												
7	XOF	F_STAT	ΓUS		Read - 0: Whe 1: Whe	only b en an X n an X(it ON cha OFF ch	aracter Iaractei	is recei r is rece	ived. ived.								
4 Loop Loop-back control bit 0: No loop-back is enabled. 1: Loop-back mode is enabled.																		
1	RTS				Contr 0: RTS 1: RTS'	ols the will alv s outpu	e state ways or it will l	e of the utput 1 pe cont	e outpu rolled b	it NR by flow	FS, ev contro	en in l ol condi	oop n tion.	node.				

A00D00	010	<u>XON1</u>			XON1	Char	Regist	ter								00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												XC	DN1			
Туре												R	W			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7.0	VON1	XON1 character for software flow control
7.0	AUNI	Modified only when $LCR = 8'hBF$.

AOODOO)14	<u>LSR</u>			Line Status Register											60
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									FIFO ERR	TEM T	THR E	BI	FE	PE	OE	DR
Туре									RU	RU	RU	RU	RU	RU	RU	RU
Reset									0	1	1	0	0	0	0	0

Bit(s)	Name	Description
7	FIFOERR	RX FIFO error indicator
		0: No PE, FE, BI set in the RX FIFO.
		1: Set to 1 when there is at least one PE, FE or BI in the RX FIFO.
6	TEMT	TX holding register (or TX FIFO) and the TX shift register are empty. 0: Empty conditions below are not met.
		1: If FIFOs are enabled, the bit will be set whenever the TX FIFO and the TX shift register are empty. If FIFOs are disabled, the bit will be set whenever TX holding register and TX shift register are empty.
5	THRE	Indicates if there is room for TX holding register or TX FIFO is reduced to its trigger level
		0: Reset whenever the contents of the TX FIFO are more than its trigger level (FIFOs are enabled), or whenever TX holding register is not empty (FIFOs are disabled).
		1. Set whenever the contents of the 1X FIFO are reduced to its trigger level

© 2015 - 2017 MediaTek Inc.

Page 67 of 580



Bit(s)	Name	Description
		(FIFOs are enabled), or whenever TX holding register is empty and ready to accept new data (FIFOs are disabled).
4	BI	Break interrupt
		0: Reset by the CPU reading this register
		1: If the FIFOs are disabled, this bit will be set whenever the SIN is held in the 0 state for more than one transmission time (START bit + DATA bits + PARITY + STOP bits).
		If the FIFOs are enabled, this error will be associated with a corresponding character in the FIFO and is flagged when this byte is at the top of the FIFO. When a break occurs, only one zero character is loaded into the FIFO: The next character transfer is enabled when RX signal goes into the marking state and receives the next valid start bit.
3	FE	Framing error
		0: Reset by the CPU reading this register
		1: If the FIFOs are disabled, this bit will be set if the received data do not have a valid STOP bit. If the FIFOs are enabled, the state of this bit will be revealed when the byte it refers to is the next to be read.
2	PE	Parity error
		0: Reset by the CPU reading this register
		1: If the FIFOs are disabled, this bit will be set if the received data do not have a valid parity bit. If the FIFOs are enabled, the state of this bit will be revealed when the referred byte is the next to be read.
1	OE	Overrun error
		0: Reset by the CPU reading this register.
		1: If the FIFOs are disabled, this bit will be set if the RX buffer is not read by the CPU before the new data from the RX shift register overwrites the previous contents. If the FIFOs are enabled, an overrun error will occur when the RX FIFO is full and the RX shift register becomes full. OE will be set as soon as this happens. The character in the shift register is then overwritten, but not transferred to the FIFO.
0	DR	Data ready
		0: Cleared by the CPU reading the RX buffer or by reading all the FIFO bytes. 1: Set by the RX buffer register has data or FIFO becoming no empty.

AOODOO)18	XOFF1 XOFF1 Char Register									(
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name												XO	FF1				
Туре												R	W				
Reset									0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:0	XOFF1	XOFF1 character for software flow control Modified only when LCR = 0xBF.

A00D00	D1C	<u>SCR</u>			Scrat	ch Reg	gister									00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												S	CR			
Туре												F	RM			
Reset									0	0	0	0	0	0	0	0
Bit(s)	Nar	ne			Descr	iption										
7:0	SCR	2			Gener	al pur	pose	read/v	write r	egiste	er					

The register will not be reset. Modified when LCR != 8'hBF.

© 2015 - 2017 MediaTek Inc.



AOODOO	D0020 <u>AUTOBAUD_EN</u> Auto Baud Detect Enable Register									ister						00			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name														SLEE P_AC K_SE L	AUT OBA UD_ SEL	AUT OBA UD_ EN			
Туре														RO	RW	RW			
Reset														0	0	0			
Bit(s)	Nam	me Description																	
2	SLEF	SLEEP_ACK_SEL			Selects sleep ack when autobaud_en O: Support sleep_ack when autobaud_en is opened . 1: Does not support sleep_ack when autobaud_en is opened .														
1	AUT	OBAUE	D_SEL		Selects auto-baud 0: Support standard baud rate detection 1: Support non_standard baud rate detection (support baud from 110 to 115200 recommended to use 26MHz to auto fix).														
0	AUTOBAUD_EN				Auto-baud enabling signal 0: Disable auto-baud function 1: Enable auto-baud function (UARTn+0024h SPEED should be set Note: When AUTOBAUD_EN is active, there should not be A*/a* ch auto baud char AT/at. If A*/a* is Inevitable, autobaud will fail and disable AUTOBAUD_EN to reset the autobaud feature and autobau The AUTOBAUD_EN will automatic clear when baud rate detect su									to 0.) har bef please nd_en a nccess.	ore the g again.				

A00D0020	AUTOBAUD_	<u>EN</u> Auto	Baud Detect	Enable Register
----------	-----------	----------------	--------------------	------------------------

A00D00	00D0024 <u>HIGHSPEED</u>			D	High	Speed	Mode	e Regis	ster							00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															SPF	EED
Туре															R	W
Reset															0	0

UART sample counter base 0: Based on 16*baud_pulse, baud_rate = system clock frequency/16/{DLI 1:0 SPEED 1: Based on 8*baud_pulse, baud_rate = system clock frequency/8/{DLM, 2: Based on 4*baud_pulse, baud_rate = system clock frequency/4/{DLM,	
1:0SPEED0: Based on 16*baud_pulse, baud_rate = system clock frequency/16/{DLM, 1: Based on 8*baud_pulse, baud_rate = system clock frequency/8/{DLM, 2: Based on 4*baud_pulse, baud_rate = system clock frequency/4/{DLM,	
3: Based on sampe_count * baud_pulse, baud_rate = system clock freque (sampe_count+1)/{DLM, DLL}	.M, DLL} I, DLL} I, DLL} ency /

A00D00)28	<u>SAMP</u> <u>T</u>	<u>PLE_C</u>	<u>OUN</u>	Samp	le Cou	inter I	Regist	er							00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											SA	MPL	ECOU	NT		
Туре												R	W			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	SAMPLECOUNT	Only useful when HIGHSPEED mode = 3.

A00D00)2C	<u>SAMP</u>	LE_P	OINT	Samp	le Poi	nt Reg	gister								FF
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											SA	AMPL	EPOIN	T		
Туре												R	W			
Reset									1	1	1	1	1	1	1	1

© 2015 - 2017 MediaTek Inc.

Page 69 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Name	Description
7:0	SAMPLEPOINT	SAMPLE_POINT is usually (SAMPLE_COUNT-1)/2 without decimal. Effective only when HIGHSPEED=3.

AOODOO)30	<u>AUTO</u> <u>G</u>	BAUI) <u>RE</u>	Auto 1	Baud I	Monit	or Reg	gister							00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name]	BAUD	_STA1	Γ	H	BAUD_	_RATI	Ξ
Туре										R	U			R	U	
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:4	BAUD_STAT	Autobaud state (only true value in standard autobaud detection)
		0: Autobaud is detecting.
		1: AT_7N1
		2: AT_701
		3: AT_7E1
		4: AT_8N1
		5: AT_801
		6: AT_8E1
		7: at_7N1
		8: at_7E1
		9: at_701
		10: at_8N1
		11: at_8E1
		12: at_801
		13: Autobaud detection fails
3:0	BAUD_RATE	Autobaud baud rate (only true value in standard autobaud detection)
		0: 115,200
		1: 57,600
		2: 38,400
		3: 19,200
		4: 9,600
		5: 4,800
		6: 2,400
		7: 1,200
		8: 300
		9: 110

A00D00)34	<u>RATE</u>	FIX_A	<u>\D</u>	Clock	Rate 1	Fix Re	gister	•							00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															AUT OBA UD_ RAT E_FI X	RAT E_FI X
Туре															RW	RW
Reset															0	0
-																
Bit(s)	Bit(s) Name		Description													

 1
 AUTOBAUD_RATE_FI
 0: Use 26MHz as system clock for UART auto baud detection

 X
 1: Use 13MHz as system clock for UART auto baud detection

© 2015 - 2017 MediaTek Inc.

Page 70 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Name	Description
0	RATE_FIX	0: Use 26MHz as system clock for UART TX/RX
		1: Use 13MHz as system clock for UART TX/RX

AOODOO)38	<u>AUTO</u> <u>PLE</u>	BAUI	<u>DSAM</u>	Auto 1	Baud S	Samp	le Regi	ister							0D
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						[AUT	OBAU	J DSA N	IPLE	
Туре		RW														
Reset						1	0	1								
Bit(s)	Nan	ne			Descr	iption										
5:0	AUT	clk diveision for autobaud rate detectionAUTOBAUDSAMPLESystem clk 26m: 'd13														
		System clk 13m: 'd6														

AOODOO)3C	GUAR	<u>RD</u>		Guare	d Time	e Adde	ed Reg	ister			OF				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												GUA RD_ EN	(GUARI	D_CN1	Γ
Туре												RW		R	W	
Reset												0	1	1	1	1

Bit(s)	Name	Description
4	GUARD_EN	Guard interval add enabling signal
		0: No guard interval added
		1: Add guard interval after stop bit.
3:0	GUARD_CNT	Guard interval count value
		Guard interval = [1/(UART clock frequency / HIGHSPEED / {DLM, DLL})] *GUARD_CNT.

A00D00)40	ESCA	PE_D	<u>AT</u>	Escap	e Cha	racter	Regis	ster							FF
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								-			E	SCAP	'E_DA	Т		
Туре												R	W			
Reset									1	1	1	1	1	1	1	1

Bit(s)	Name	Description
7:0	ESCAPE_DAT	Escape character added before software flow control data and escape character If TX data are xon (31h), with esc_en =1, UART will transmit data as esc + CEh (~xon).

AOODOO)44	ESCA	PE_E	<u>N</u>	Escap	e Ena	ble Re	egister	•							00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																ESC_ EN
Туре																RW
Reset																0

© 2015 - 2017 MediaTek Inc.

Page 71 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.





-

_

Bit(s)	Name	Description
0		Adds escape character in transmitter and removes escape character in receiver by UART
0	ESC_EN	0: Does not deal with the escape character
		1: Add escape character in transmitter and remove escape character in receiver

A00D00)48	<u>SLEE</u>	P_EN		Sleep	Enab	le Reg	ister								00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SLEE P_E N
Туре																RW
Reset																0

Bit(s)	Name	Description
		For sleep mode issue
		0: Does not deal with sleep mode indicate signal
0	SLEEP_EN	1: Activate hardware flow control or software control according to software initial setting when the chip enters sleep mode. Release hardware flow when the chip wakes up. However, for software control, UART sends xon when awaken and when FIFO does not reach threshold level.

A00D00)4C	<u>DMA</u>	<u>EN</u>		DMA	Enabl	e Regi	ister								00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								-					FIFO _lsr_ _sel	TO_C NT_ AUT ORST	TX_ DMA _EN	RX_ DMA _EN
Туре													RW	RW	RW	RW
Reset													0	0	0	0

Bit(s)	Name	Description
3	FIFO_lsr_sel	Selects FIFO LSR mode
		0: LSR will hold the first line status error state until you read the LSR register. 1: LSR will update automatically.
2	TO_CNT_AUTORST	Time-out counter auto reset register
		0: After RX time-out happens, SW shall reset the interrupt by reading DMA_EN. 1: The RX time-out counter will be auto reset.
1	TX_DMA_EN	TX_DMA mechanism enabling signal
		0: Does not use DMA in TX
		1: Use DMA in TX. When this register is enabled, the flow control will be based on the DMA threshold and generate a time-out interrupt for DMA.
0	RX_DMA_EN	RX_DMA mechanism enabling signal
		0: Does not use DMA in RX
		1: Use DMA in RX. When this register is enabled, the flow control will be based on the DMA threshold and generate a time-out interrupt

AOODOO)50	<u>RXTR</u>	<u>I AD</u>		Rx Tr	igger /	Addre	SS								00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														RXT	RIG	
Туре														R	W	
Reset													0	0	0	0

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Name	Description
3:0	RXTRIG	When { RFTL1_RFTL0}=2'b11, the RX FIFO threshold will be Rxtrig. The value is suggested to be smaller than half of RX FIFO size, which is 32 bytes.

A00D0054 <u>FRACDIV_L</u>			<u>L</u>	Fractional Divider LSB Address										00		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name]	FRAC	DIV_I	_		
Туре												R	W			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	FRACDIV_L	Adds sampling count (+1) from state data7 to data0 to contribute fractional divisor.only when high_speed=3.

A00D0058 <u>FRACDIV_M</u>			M	Fracti	ional l	Divide	r MSE	8 Addr						00		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FRAC N	DIV_ 1
Туре															R	W
Reset															0	0

Bit(s)	Name	Description
1:0	FRACDIV_M	Adds sampling count when in state stop to parity to contribute fractional divisor.only when high_speed=3.

AOODOO)5C	<u>FCR</u>	<u>RD</u>		FIFO Control Register										00	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RFTL TI	1_RF 10	TFTL TI	1_TF _0		CLRT	CLR R	FIFO E
Туре									R	0	R	0		RO	RO	RO
Reset									0	0	0	0		0	0	0

Bit(s)	Name	Description
7:6	RFTL1_RFTL0	RX FIFO trigger threshold
		RX FIFO contains total 32 bytes.
		0:1
		1:6
		2:12
		3: Use RX TRIG register data
5:4	TFTL1_TFTL0	TX FIFO trigger threshold
		TX FIFO contains total 32 bytes.
		0:1
		1: 4
		2: 8
		3: 14
2	CLRT	0: TX FIFO is not cleared.
		1: TX FIFO is cleared.
1	CLRR	0: RX FIFO is not cleared.
		1: RX FIFO is cleared.
0	FIFOE	Enables FIFO

© 2015 - 2017 MediaTek Inc.

Page 73 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Name	Description
		This bit must be set to 1 for any of other bits in the registers to have any effect.
		0: RX and TX FIFOs are not enabled.
		1: RX and TX FIFOs are enabled.



7. Serial Peripheral Interface Master Controller

7.1. General Description

The SPI (Serial Peripheral Interface) is a bit-serial, four-pin transmission protocol. Figure 7-1 is an example of the connection between the SPI master and SPI slave. The SPI controller is a master responsible of data transmission with slave.



Figure 7-1. Pin connection between SPI master and SPI slave

Figure 7-2 shows the waveform during SPI transmission. The low active CS_N determines the start point and end point of one transaction. The CS_N setup time, hold time and idle time are also depicted.

CPOL defines the clock polarity in the transmission. Two types of polarity can be adopted, i.e. polarity 0 and polarity 1. Figure 7-2 shows both of the clock polarity (CPOL) as examples.

CPHA defines the legal timing to sample MOSI and MISO. Two different methods can be adopted.



Figure 7-2. SPI transmission formats

Page 75 of 580



Table	7-1.	SPI	master	controller	interface

Signal name	Туре	Description
CS0	0	Low active chip selection signal
CS1	0	Low active chip selection signal
SCK	0	The (bit) serial clock
MOSI	0	Data signal from master output to slave input
MISO	I	Data signal from slave output to master input

7.1.1. Features

The features of the SPI master controller are:

- Configurable CS_N setup time, hold time and idle time
- Programmable SCK high time and low time
- Configurable transmitting and receiving bit order
- Two configurable modes for the source of the data to be transmitted: 1) In TX DMA mode, the SPI controller automatically fetches the transmitted data (to be put on the MOSI line) from memory; 2) In TX FIFO mode, the data to be transmitted on the MOSI line are written to FIFO before the start of the transaction.
- Two configurable modes for destination of the data to be received: 1) In RX DMA mode, the SPI controller automatically stores the received data (from MISO line) to memory; 2) In RX FIFO mode, the received data keep being in RX FIFO of the SPI controller. The processor must read back the data by itself.
- Adjustable endian order from/to memory system
- Programmable byte length for transmission
- Unlimited length for transmission, achieved by the operation of PAUSE mode. In PAUSE mode, the CS_N signal will keep being active (low) after the transmission. At this time, the SPI controller is in PAUSE_IDLE state, ready to receive the resume command. Figure 7-3 is the state transition.
- Configurable option to control CS_N de-assertion between byte transfers. The controller supports a special transmission format called CS_N de-assert mode. Figure 7-4 illustrates the waveform in this transmission format.
- SPI master supports connecting two SPI slaves.









Figure 7-4. CS_N de-assert mode

7.1.2. Block Diagram



Figure 7-5. Block diagram of SPI master controller



7.2. Register Definition

There are four SPI master controllers in this SOC. The usage of the registers below is the same except that the base address should be changed to respective one.

SPI number	Base address
SPIO	0xA0110000
SPI1	0xA0120000
SPI2	0xA0130000
SPI3	0xA0140000

Module name: SPIO Base address: (+A0110000h)

Address	Name	Width	Register Function
A0110000	SPI_CFG0	32	SPI Configuration 0 Register
A0110004	SPI_CFG1	32	SPI Configuration 1 Register
A0110008	SPI_TX_SRC	32	SPI TX Source Address Register
A011000C	<u>SPI_RX_DST</u>	32	SPI RX Destination Address Register
A0110010	<u>SPI_TX_DATA</u>	32	SPI TX DATA FIFO
A0110014	SPI_RX_DATA	32	SPI RX DATA FIFO
A0110018	SPI_CMD	32	SPI Command Register
A011001C	SPI_STATUSO	32	SPI Status 0 Register
A0110020	SPI STATUS1	32	SPI Status 1 Register
A0110024	SPI_PAD_MACR O_SEL	32	SPI pad_macro selection Register
A0110028	SPI_CFG2	32	SPI Configuration 2 Register

A0110	000	SPI_C	<u>CFG0</u>				SPI	Conf	igura	tion () Reg	ister		0	0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CS_SETUP_COUNT															
Туре	RW															
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CS_	_HOLI	D_COU	INT						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
			Chip select setup time
31:16	CS_SETUP_COUNT	CS_SETUP_COUNT	Setup time = (CS_SETUP_COUNT+1)*CLK_PERIOD, where CLK_PERIOD (38.46ns) is the cycle time of the clock the SPI engine adopts.
15:0	CS_HOLD_COUNT	CS_HOLD_COUNT	Chip select hold time Hold time = (CS_HOLD_COUNT+1)*CLK_PERIOD, where CLK_PERIOD (38.46ns) is the cycle time of the clock the SPI engine adopts.



A0110	004	SPI_C	CFG1				SPI	Confi	igurat	ion 1	Regis	ster		0	0000	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	G	ET_ TI _DLY	СК			DE VIC E_ SE L				PA	CKET_	LENG	TH			
Туре		RW				RW					R	W				
Reset	0	0	0			0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			PAC	KET_	LOOP_	CNT					CS	_IDLE	E_COU	NT		
Туре		-		F	ew							R	W			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Mne	emonic	2		Name			D	escrip	tion						
31:29	GET	TICK	C_DLY	ľ	GET_T	TCK_D	DLY	If he ge (3	the spe elp toler et_tick i 8.46ns)	ed of S ate get s one c	PI is no tick ti ycle de	ot fast o iming. pendir	enougł The tii 1g on C	n, the tl ming ra CLK_PI	hree bi ange be ERIOD	ts can etween
26	DEV	ICE_S	SEL		DEVIC	E_SEL		SI	PI maste	er recei	ives dev	vice 0 d	or devi	ce 1 Ml	ISO da	ta.
25:16	PAC	KET_I	LENG	тн	PACKE	T_LEN	NGTH									
15:8	PAC T	KET_]	LOOP	_CN	PACKE	T_LO	OP_CN	JT T by by nu by of Tc *(he tran ytes. He ytes in o umber o ytes in o packets otal byte PACKE	ence, F ne pac of pack ne pac s in ond es of or T_LOO	Sion of PACKE ket; PA ets with ket = P e trans DP_CN	SPI Γ_LEN CKET in one ACKE ACKE action T + 1).	bus co IGTH[§ LOOI transa T_LEN = PACI a = (PA	onsists 9:0] de P_CNT action. IGTH - KET_L CKET_	s of ur fine nu [7:0] c The nu + 1. The .00P_ _LENG	nits umber of lefine the umber of e number CNT + 1. TTH + 1)
7:0	CS_I	IDLE_	COUN	T	CS_ID	LE_CO	UNT	C	hip sel	ect id	le time	•				
								Ti (C	me betv S_HOL	veen co .D_CO	onsecu UNT+1	tive tra l)*CLK	insactio	on = IOD.		

A0110	008	SPI_1	TX_S	<u>RC</u>			SPI	TX S	ource	Add	ress F	Regist	er	(0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								SPI_T	X_SRC	;						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPI_TX_SRC															
Туре	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Mne	monio	0	ľ	Name			De	script	ion						
31:0	SPI_TX_SRC SPI_					<u>SRC</u>		If T MC the fro	FX_D DSI lin SPI c om me	MA_E e will ontro mory	N is so be ke ller w SPI	et, the pt in r ill aut TX S	data nemo omati RC de	to be p ry in a cally 1 fines t	out on Idvan read the	the ce, and he data mory

boundary.

Page 79 of 580

address from which SPI controller starts to read data. The address must be aligned to word



A0110	00C	<u>SPI_</u> 1	RX_D)ST			SPI	RX D)estin	ation	Add	ress		()000	0000
							Reg	ister								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								SPI_R	X_DS1	Г						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								SPI_R	X_DS1	Г						
Туре	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Mne	moni	с	I	Name			De	script	ion						
									-							
31:0	SPI	_RX_I	DST	S	SPI_RX	K_DST		Ifl	RX_D	MA_F	EN is s	et, the	e recei	ved da	ata fro	om the
								MI	SO lir	ne will	be m	oved t	o men	nory a	utom	atically
								by	the SI	PI con	trolle	r. SPI_	_RX_	DST d	efines	; the
								me	emory	addro	ess to	which	the S	PI con	ıtrolle	r starts
								to	store	the da	ta. Th	e add	ress n	ust be	e aligr	ied to
								wo	rd bo	undar	у.					

A0110	010 §	SPI_1	TX_D	<u>ATA</u>			SPI	TX D	ATA I	FIFO				C	0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SPI_TX_DATA															
Туре	WO															
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							S	SPI_TX	_DAT	A						
Туре								W	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	SPI_TX_DATA	SPI_TX_DATA	The depth of the TX FIFO is 32 bytes. Write to this register to write 4 bytes to TX FIFO. The TX FIFO pointer will automatically move toward the next four bytes. Read from this register to read 4 bytes from the FIFO, and the TX FIFO pointer will automatically move toward the next four bytes.

A0110	014	SPI_I	RX_D	ATA			SPI	RX D	DATA	FIFO				(0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							S	SPI_RX	K_DAT	Ά						
Туре								R	20							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPI_RX_DATA															
Туре	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Mne	moni	C	l	Name			De	escrip	tion						
31:0	SPI_	SPI_RX_DATA SPI_RX_DATA						Th thi FI	ie dep is regi FO po	th of t ister to inter v	he RX o read will au	CFIFO 4 byt 1toma) is 32 es fro tically	bytes. m RX y move	. Read FIFO. e towa	from The RX ard the

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s) Mnemonic

-

Name

Description

next four bytes. Write to this register to write 4 bytes to FIFO, and the RX FIFO pointer will automatically move toward the next four bytes.

A01100)18 <u>S</u>	PI_C	MD				SPI (Comn	nand	Regis	ter			00	0000	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															PAUS E_IE	FINI SH_I E
Туре															RW	RW
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_E NDIA N	RX_E NDIA N	RXM SBF	TXM SBF	TX_D MA_ E N	RX_ D MA_ E N	CPOL	СРНА	CS_P OL	SAM P LE_S EL	CS_D EASS ERT_ EN	PAUS E_EN		RST	RESU ME	CMD_ ACT
Туре	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW		RW	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
17	PAUSE_IE	PAUSE_IE	Interrupt enable bit of pause flag in SPI status register
16	FINISH_IE	FINISH_IE	Interrupt enable bit of finish flag in SPI status register
15	TX_ENDIAN	TX_ENDIAN	Defines whether to reverse the endian order of the data DMA from memory. Default (0) is not to reverse. Only supports DMA mode.
14	RX_ENDIAN	RX_ENDIAN	Defines whether to reverse the endian order of the data DMA to memory. Default (0) is not to reverse.
13	RXMSBF	RXMSBF	Indicates the data received from MISO line is MSB first or not. Set RXMSBF to 1 for MSB first, otherwise set it to 0.
12	TXMSBF	TXMSBF	Indicates the data sent on MOSI line is MSB first or not. Set TXMSBF to 1 for MSB first, otherwise set it to 0.
11	TX_DMA_EN	TX_DMA_EN	DMA mode enable bit of the data to be transmitted. Default (0) is not to enable.
10	RX_DMA_EN	RX_DMA_EN	DMA mode enable bit of the data being received. Default (0) is not to enable.
9	CPOL	CPOL	Control bit of the SCK polarity.
			$\mathbf{0: CPOL} = 0$
			1: CPOL = 1
8	СРНА	СРНА	Defines the SPI clock format 0 or SPI clock format 1 during transmission

Page 81 of 580



Bit(s)	Mnemonic	Name	Description
			0: CPHA = 0
			1: CPHA = 1
7	CS_POL	CS_POL	Control bit of chip select polarity
			0: Active low
			1: Active high
6	SAMPLE_SEL	SAMPLE_SEL	Control bit of sample edge of miso
			0: Positive edge
			1: Negative edge
5	CS_DEASSERT_EN	CS_DEASSERT_EN	Enable bit of the chip select de-assertion mode. Set it to1 to enable this mode.
4	PAUSE_EN	PAUSE_EN	Enable bit of the pause mode. Set it to 1 to enable this mode.
2	RST	RST	Software reset bit; resets the state machine and data FIFO of SPI controller. When this bit is 1, software reset is active high. The default value is 0.
1	RESUME	RESUME	This bit is used when controller is in PAUSE IDLE state. Write 1 to this bit to trigger the SPI controller resume transfer from PAUSE IDLE state.
0	CMD_ACT	CMD_ACT	Command activate bit. Write 1 to this bit to trigger the SPI controller to start the transaction.

A0110	01C	<u>SPI_S</u>	STAT	US0			SPI	Statu	is O R	egiste	er			0	00000	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	me														PAUS E	FINI SH
Туре															RC	RC
Reset															0	0
Bit(s)	Mne	moni	C	Γ	Name			Des	scripti	ion						

Bit(s)	Mnemonic	Name	Description
1	PAUSE	PAUSE	Interrupt status bit in pause mode. It will be set by the SPI controller when it completes the transaction, entering the PAUSE IDLE state.
0	FINISH	FINISH	Interrupt status bit in non-pause mode. It will be set by the SPI controller when it completes the transaction, entering the IDLE state.



MT2533D Reference Manual

A0110	A0110020 <u>SPI_STATUS1</u>					SPI Status 1 Register					00000001					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																BUSY
Туре																RO
Reset																1
Dit(s) whenome Name Description 0 BUSY This status flag reflects the SPI controller is busy or not. This bit is low active, i.e. 0 represents the SPI controller is busy now. 1'b1: Idle 1'b0: Busy								ousy the								
A0110	024	<u>SPI_I</u>	PAD	MAC	<u>RO_S</u>	EL	SPI Reg	pad_ ister	macr	o selo	ection	L		0	0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														PAD_	MACR	RO_SEL
Туре															RW	
Reset														0	0	0

Bit(s) Mnemonic

Name

Description

Selects which PAD group SPI will use PAD_MACRO_SEL PAD_MACRO_SEL 2:0

Note:

SPI0 pad macro A = 0, SPI0 pad macro B = 1; SPI1 pad macro A = 0, SPI1 pad macro B = 2; SPI2 pad macro A = 0, SPI2 pad macro B = 2; SPI3 pad macro A = 0, SPI3 pad macro B = 1;

A0110	028	D28 SPI_CFG2 SPI Configuration 2 Register 00000000														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		SCK_LOW_COUNT														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SCH	(_HIG	H_COI	UNT						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Mne	monic		ľ	Name			De	script	ion						

Page 83 of 580



Bit(s)	Mnemonic	Name	Description
31:16	SCK_LOW_COUNT	SCK_LOW_COUNT	SCK clock low time = (SCK_LOW_COUNT+1)*CLK_PERIOD
15:0	SCK_HIGH_COUNT	SCK_HIGH_COUNT	SCK clock high time = (SCK_HIGH_COUNT+1)*CLK_PERIOD.



8. Serial Peripheral Interface Slave Controller

8.1. General Description

The SPI (Serial Peripheral Interface) is a bit-serial, four-pin transmission protocol. Figure 8-1 is an example of the connection between the SPI master and SPI slave. The SPI slave controller can be configured by SPI master transmit data, it is a slave responsible of data transmission with the master.



Figure 8-1. Pin connection between SPI master and SPI slave

Figure 7-2 shows the waveform during the SPI transmission. The low active CS_N determines the start point and end point of one transaction. The CS_N setup time, hold time and idle time are also depicted.

CPOL defines the clock polarity in the transmission. Two types of polarity can be adopted, i.e. polarity 0 and polarity 1. Figure 7-2 shows both of the clock polarity (CPOL) as examples.

CPHA defines the legal timing to sample MOSI and MISO. Two different methods can be adopted.



Figure 8-2. SPI transmission formats



© 2015 - 2017 MediaTek Inc.

Page 85 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Signal name	Туре	Description
CS	I	Low active chip selection signal
SCK	I	The (bit) serial clock (Max SCK clock rate is 13MHz.)
MOSI	I	Data signal from master output to slave input
MISO	0	Data signal from slave output to master input

8.1.1. Features

The SPI slave controller has eight commands that can be configured by SPI master transmit data. The commands include "power-off", "power-on", "configure-write", "configure-read", "write-data", "read-data", "write-status" and "read-status". The command waveform is shown in Figure 8-3.



Figure 8-3. SPI slave controller commands waveform

SPI slave control flow

The SPI slave control flow is shown in Figure 8-4.



Figure 8-4. SPI slave control flow diagram

Page 86 of 580



MT2533D Reference Manual

First, SPI master transmits "power-on" command to turn on SPI slave controller then transmits "config-read/write" command to configure the transfer data length and read/write address of the memory. After SPI slave is configured, it can send/receive data package with SPI master by "read/write-data" command. Finally, use "power-off" command to turn off SPI slave controller. In each state, SPI master transmits "read-status" command to poll SPI slave situation. If SPI master detects error flag bit of state, it should send "write-status" command to clear the bit and poll this bit until it turns low. Detailed descriptions of SPI slave command are shown in Table 8-2 and the SPI slave status in

Table 8-3.

Table 8-2. SPI slave command description

Cmd field [7:0]	CMD default code	Data field	Usage		
Read Data (RD)	8'b81	N bytes. Burst data payload	Master read data		
Write Data (WD)	8'h06	N bytes. Burst data payload	Master write data		
Read Status (RS)	8'h0A	1 byte	Master reads slave status register		
Write Status (WS)	8'h08	1 byte	Master writes slave status register to clear error bit (i.e. write 1 to clear).		
Config Read (CR)	8′h02	4 bytes addr, 4 bytes data length	Master configure slave to start read data.		
Config Write (CW)	8'h04	4 bytes addr, 4 bytes data length	Master configures slave to start write data.		
Power On (PWRO)	8'h0E	0 byte	Master uses this configure CMD to wake up system and tell MCU to turn on SLAVE.		
Power Off (PWRF)	8'h0C	0 byte	Master uses this configure CMD to wake up system and tell MCU to turn off SLAVE.		

Table 8-3. SPI slave status description (use RS command to poll SPI slave status)

Function	Bit	Usage	Interrupt source
SLV_ON	0	Master polls this bit until slave is on after sending POWERON CMD.	Ν
SR_CFG_SUCCESS	1	Master checks this bit to know if CW/CR command is successful.	Ν
SR_TXRX_FIFO_RDY	2	If master configures read/write, when slave is ready to send/receive data, the master can send RD/WD command. Clean: After SPI slave receives CR/CW command.	Ν
SR_RD_ERR	3	After a RD command, master can read this bit to know if there is error in the read transfer. If there is error, master should send WS command to clear this bit and poll this bit until this bit turns 0.	Y
SR_WR_ERR	4	After a WD command, master can read this bit to know if there is error in the write transfer. If there is error, master should send WS command to clear this bit and poll this bit until this bit turns 0.	Y
SR_RDWR_FINISH	5	After RD/WD transaction, master can poll this bit to know if the	Y

© 2015 - 2017 MediaTek Inc. This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.

Page 87 of 580

MT2533D Reference Manual



Function	Bit	Usage	Interrupt source
		read/write transfer is finished. Clean: After SPI slave receives CR/CW command.	
SR_TIMOUT_ERR	6	Indicates SPI slave does not receive or send data for some time. If there is error, master should send WS command to clear this bit and poll this bit until this bit turns 0.	Y
SR_CMD_ERR	7	If master sends an error CMD at the first byte, master can know the error status through the received data. Clean: After SPI slave receives correct command.	Ν



SIZE_OF_ADDR: 4 bytes address, 4bytes length

CR/CW addr[7:0] addr[15:8] addr[23:16] addr[31:24] length[7:0] length[15:8] length[23:16] length[23:16]	ngth[31:24]
---	-------------

!SIZE_OF_ADDR: 2 bytes address, 2 bytes length

CR/CW	addr[7:0]	addr[15:8]	length[7:0]	length[15:8]	
-------	-----------	------------	-------------	--------------	--

Figure 8-5. Config read/write (CR/CW) command format

The features of the SPI slave controller are:

- Configurable transmitting and receiving bit order
- The SPI slave controller automatically fetches the transmitted data (to be put on the MISO line) from memory.
- The SPI slave controller automatically stores the received data (from MOSI line) to memory.
- Programmable byte length for transmission
- Adjustable time out interrupt threshold, if the time that SPI slave does not receive or send data is exceeded.





8.1.2. Block Diagram



Figure 8-6. Block diagram of SPI slave controller

8.2. Register Definition

There is one SPI slave controller in this SOC. The usage of the registers below is the same except that the base address should be changed to respective one.

Address	Name	Width	Register Function
A0150000	<u>SPISLV_TRANS_TY</u> <u>PE</u>	32	SPISLV Transfer Information Register
A0150004	<u>SPISLV_TRANS_LE</u> <u>NGTH</u>	32	SPISLV Transfer Length Register
A0150008	SPISLV_TRANS_AD DR	32	SPISLV Transfer Address Register
A015000C	SPISLV_CTRL	32	SPISLV Control Register
A0150010	SPISLV_STATUS	32	SPISLV Status Register
A0150014	<u>SPISLV_TIMOUT_T</u> <u>HR</u>	32	SPISLV Timeout Threshold Register
A0150018	SPISLV_SW_RST	32	SPISLV SW Reset Register
A015001C	<u>SPISLV_BUFFER_B</u> <u>ASE_ADDR</u>	32	SPISLV Buffer Base Address Register
A0150020	SPISLV_BUFFER_SI ZE	32	SPISLV Buffer Size Register
A0150024	<u>SPISLV_IRQ</u>	32	SPISLV IRQ Register
A0150028	<u>SPISLV_MISO_EAR</u> <u>LY_HALF_SCK</u>	32	SPISLV MISO EARLY HALF SCK Register
A015002C	<u>SPISLV_CMD_DEFI</u> <u>NEO</u>	32	SPISLV CommandO Define
A0150030	SPISLV_CMD_DEFI NE1	32	SPISLV Command1 Define

Module name: SPISLV Base address: (+A0150000h)



A01500	00	<u>SPIS</u> S_TY	SPISLV_TRAN SPISLV Transfer Information Register S_TYPE 20 20 20 20 20 20 10 <th>000</th> <th>0200 0</th>											000	0200 0	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						DBG_ STA	AHB_ TUS	DIR			CI	MD_RI	ECEIVI	ED		
Туре						R	RO RO F					0				
Reset						1	0	0	0	0	0	0	0	0	0	0

A01500	00	<u>S_TY</u>	<u>'PE</u>		5P15									0		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						DBG_ STA	_AHB_ TUS	DIR			CI	MD_RI	ECEIVI	ED		
Туре						R	20	RO				R	20			
Reset						1	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
10:9	DBG_AHB	_DBG_AHB_STATUS	10: IDLE
	STATUS		00: BUST transfer 01: SINGLE WORD transfer 11: SINGLE BYTE transfer
8	DIR	DIR	DIR=1: DMA write memory DIR=0: DMA read memory
7:0	CMD_RECI IVED	ECMD_RECEIVED	Command spislv receives

SPISLV_TRAN SPISLV Transfer Length Register 000000 A0150004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		TRANS_LENGTH[31:16]														
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							TRAN	NS_LE	NGTH	[15:0]						
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s) Mnemonic Name	Description
31:0 TRANS_LE TRANS_LENGTH NGTH	Transfer length which SPI master has configured 1: 1 byte transfer n: n byte transfer

SPISLV_TRAN SPISLV Transfer Address Register A0150008 S_ADDR

000000

1

A01300	00	<u>S_AD</u>	<u>DDR</u>		51 15		ansie	a Aut	11 035	Negis	lei					0
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							TRA	NS_AI	DDR[3	1:16]						
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							TRA	NS_A	DDR[1	5:0]						
Туре		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic Name	Description
31:0 TRANS_AD TRANS_ADDR DR	Transfer address which SPI master has configured

© 2015 - 2017 MediaTek Inc.



A015000C SPISLV_CTRL SPISLV Control Register

0001000

D:+	21	20	20	90	97	96	95	91	99	99	91	20	10	10	17	16
	51	30	29	20	£1	20	20	<u>44</u>	23	66	4L	20	19	10	1/	POW
Nome																ER_O
Name																N_IN
Type																T_EN
Reset																КW 1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SW_					DOW	WD		RD_T	тио	WR_	WD				-
	DECO	TX_D	RX_D			FOW ER O	CFG	RD_C FG F	RANS	IMU UT E	TRAN	WR_ Data	RD_D Ata			SIZE
Name	DE_A	MA_S	MA_S	TXMS PE	RXMS	FF_I	FINIS	INISH	_FINI	RR_I	S_FI	_ERR	ERR_	CPOL	СРНА	OF_A
	SS E	EADY	EADY	ЫГ	Dr	NT_E	H_IN	_INT	NT E	NT_E	INT	_INT	INT_			DDR
	N					N	T_EN	_EN	Ň	N	_EN	_EN	EN			
Туре	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Keset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Mnen	ionic	Name	e		Des	scripti	on								
16	POW	ER_O	POWE	ER_ON	I_INT_	Def	ines P	POWE	R ON (comm	and II	RQ en	able.			
	N_IN	I_EN	EN				_		_	-	_					_
15	SW_I	DECO	SW_L	DECOD	E_ADI) Ind	icates	whet	her so	ftware	e deco	de ad	dress i	is sent	by SP	1
	SS E	N N	TUESS	_EIN		mas	uer W/	not do	oodo od	Idnaca	LIW ch	ould is	udao wi	acthon	mastar	ic
	~~	•				cont	w wiii figured	succes	sfully.	iuress.	1100 51	iouiu ji	uuge wi	lettier	master	15
						1: S	W will	decode	addres	ss. HW	does n	ot nee	d to iud	lge whe	ether m	naster
						is co	onfigur	ed suce	cessfull	y.			j	-0		
14	TX_D	MA_S	STX_D	MA_S	W_REA	A Ind	icates	s SW h	as rec	eived	IRQ a	fter S	PI mas	ster se	ends C	R/RD
	W_RI	EADY	DY			СМ	D and	l confi	gures	data,	prepa	res TX	K DAT	A and	config	gures
						DM	A add	lress;	HW ca	an stai	rt TX I	DMA t	ransfe	er		
13	RX_D	MA_	RX_D	MA_S	W_RE	A Ind	icates	SW h	as rec	eived	IRQ a	fter S	PI mas	ster se	nds	
	SW_F	READ	DY			CW	/WR (ind co	nfigu	res dat	ta, coi	nfigur	es DM	A add	ress;
10	1	- DF		DD			can s				ister		MOD	~ ·		
12	TXMS	BF	TXMS	BF		Ind	licates	the d	ata sei	nt on I	MISU	line is	S MSB	first o	r not	
			D 10 <i>K</i>	DE		Set	KAIVIS		IOF IVIS	D IIISU	; otherv	wise se				
11	RXMS	SBF	RXMS	SBF		Ind	icates	the d	ata ree	ceived	from	MOS	l line i	s MSB	6 first (or not
						Set	TXMSI	BF to I	for MS	B first;	otherv	vise se	t it to U	•		
10	POWI	ER_O	POWE	ER_OF	F_INT	_ Def	ines P	POWE	R OFF	comr	nand l	IRQ ei	nable			
	FF_IN	T_E	EN													
0						D (~	~ •		TO				
9	WR_C	JFG_I I INT	"CW_F "EN	INISH	_INT_	Det	ines C	W CO	nfigur	e finis	shing I	RŲ ei	nable			
	EN	1.111	LIN													
8	RD C	FC F	CRF	INISH	INT	F Dof	ines ('R con	figure	finic	hina Il	R() on	ahlo			
0	INISH	I INT	'N		_11111_1		mes c		inguit			itų th	abic			
	_EN															
7	RD T	RANS	RD T	RANS	FINIS	Def	ines F	RD dat	a finis	shing]	IRQ er	nable				
	_FINI	SH_I	H_IN	T_EN [¯]	-					0	v					
	NT_E	N														
6	τΜΟΙ	JT_E	ΤΜΟΙ	JT_ER	R_INT	Def	ines T	IMEO	UT IR	Q ena	ble					
	RR_I	NT_E	_EN													
	N									_						
5	WR_1	RAN	WR_7	TRANS	_FINIS	5 Def	ines V	VR da	ta fini	shing	IRQ e	nable				
	S_FIN	NISH_ FN	H_IN	I_EN												
4	1111_1 1100 -			እ ጥ ለ	י ממק	"	· · · ·		4			1.				
4	WK_I	JATA INT	WK_I	JATA_ N	LKK_I	Det	ines V	v K da	ia erro	or IRG	y enab	16				
	_ENK		191 <u> </u>	1 4												

© 2015 - 2017 MediaTek Inc.



-

Bit(s)	Mnemonic	Name	Description
3	_EN RD_DATA_ ERR_INT_ EN	_RD_DATA_ERR_IN T_EN	Defines RD data error IRQ enable
2	CPOL	CPOL	Control bit of the SCK polarity 0: CPOL = 0 1: CPOL = 1
1	СРНА	СРНА	Defines SPI Clock Format 0 or SPI Clock Format 1 during transmission 0: CPHA = 0 1: CPHA = 1
0	SIZE_OF_AI DR	DSIZE_OF_ADDR	Defines CW/CR command format 0: Data filed includes 2 byte transfer address and 2 byte transfer length. 1: Data filed includes 4 byte transfer address & and byte transfer length.

A0150010 SPISLV_STAT SPISLV Status Register

0000000

																•
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			SR_P OWE R_ON	SR_P OWE R_OF F	SR_W R_FI NISH	SR_R D_FI NISH	SR_C FG_ WRIT E_FI NISH	SR_C FG_R EAD_ FINIS H	SR_C MD_E RROR	SR_TI MOU T_ER R	SR_R DWR _FINI SH	SR_W R_ER R	SR_R D_ER R	SR_T XRX_ FIFO_ RDY	SR_C FG_S UCES S	SLV_ ON
Туре			RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
13	SR_POWE R_ON	SR_POWER_ON	Indicates whether SPI SLAVE receives power-on command Cleared after SLV_ON = 0.
12	SR_POWE R_OFF	SR_POWER_OFF	Indicates whether SPI SLAVE receives power-off command Cleared after SLV_ON = 1.
11	SR_WR_FI NISH	SR_WR_FINISH	Indicates whether SPI SLAVE write data is finished Cleared after the next CFG read/write.
10	SR_RD_FI NISH	SR_RD_FINISH	Indicates whether SPI SLAVE read data is finished Cleared after the next CFG read/write.
9	SR_CFG_W RITE_FINI SH	/SR_CFG_WRITE_F INISH	Indicates whether SPI receive CFG READ CMD is finished Cleared after sw_rx_dma_ready.
8	SR_CFG_R EAD_FINIS H	SR_CFG_READ_FI NISH	Indicates whether SPI receive CFG READ CMD is finished Cleared after sw_tx_dma_ready.
7	SR_CMD_H RROR	ESR_CMD_ERROR	Indicates whether SPI master sends an error command Used for SPI master to debug; cleared after SPI master sends a correct command.
6	SR_TIMOU T_ERR	SR_TIMOUT_ERR	Indicates time-out and SPI slave does not receive or send data for some time
			If there is error, master must send WS command to clear this bit and poll this bit until this bit turns to 0.
F		CD DDWD EINICH	In diastas whather CDI mester DD /WD is Grished

5 **SR_RDWR** SR_RDWR_FINISH **Indicates whether SPI master RD/WR is finished**

© 2015 - 2017 MediaTek Inc.

Page 92 of 580



Bit(s)	Mnemonic Name	Description
	_FINISH	After the master receives/sends all data, it can poll this bit to know if the read/write transfer is finished.
		Cleared after SPI slave receives CR/CW command.
4	SR_WR_E SR_WR_ERR	Indicates SPI master WR error
	RR	After a RD command, master can read this bit to know if there is error in the write transfer through RS.
		If there is error, master must send WS command to clear this bit and poll this bit until this bit turns to 0
3	SR_RD_ER SR_RD_ERR	Indicates SPI master RD error
	R	After a RD command, master can read this bit to know if there is error in the read transfer through RS.
		If there is error, master must send WS command to clear this bit and poll this bit until this bit turns to 0.
2	SR_TXRX_ SR_TXRX_FIFO_R	Indicates TX/RX FIFO ready
	FIFO_RDY DY	When CR, this bit used to indicate whether TX FIFO is ready. Master polls this bit to know if the slave is ready to send data, then master can send RD command.
		When CW, this bit used to indicate whether RX FIFO is ready. Master polls this bit to know if the slave is ready to send data, then master can send WD command.
1		This bit will be cleared after SPI slave receives CR/CW command.
I	SR_CFG_S SR_CFG_SUCESS	Indicates whether SPI master is configured successfully.
		Master checks this bit to know if CW/CR command is successful.
0	SLV_ON SLV_ON	Defines SPI slave on
		Master polls this bit until the slave is on.

A0150014 SPISLV_TIMO UT_THR SPISLV Timeout Threshold Register

000000F

Page 93 of 580

			1110													Π.
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		SPI_TIMOUT_THR[31:16]														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SPI_T	IMOU	ſ_THR	2[15:0]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Bit(s) N	Mnemonic	Name	Description
31:0 S	SPI_TIMO	TIMOUT_THR	Timeout threshold time
τ	UT_THR		If the time that SPI slave does not receive or send data is exceeded, there will be a timeout IRO.

A01500	50018 <u>SPISLV_SW_R</u> SPISLV SW Reset Register													0000000 0		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SPI_S W_R ST
Туре																RW
Reset																0

© 2015 - 2017 MediaTek Inc. This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Reset

Bit(s)	Mnemonic Name	Description
0	SPI_SW_R SW_RST ST	Software reset bit; resets the state machine and data FIFO of SPI controller. When this bit is 1, software reset is active
		high. The default value is 0.

A01500	01C	SPIS ER DR	<u>LV_B</u> BASE	UFF AD	SPIS	LV Bı	ıffer]	Base	Addro	ess Re	giste	r			000	0000 0
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						SPI_	BUFF	ER_B/	ASE_A	DDR[3	1:16]					
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						SPI.	BUFF	ER_B	ASE_A	DDR[1	5:0]					
Type																

Bit(s)	Mnemonic Name	Description
31:0	SPI_BUFFE BUFFER_BASE_AD R BASE A DR	Configurable DMA address to access memory
	DDR	

SPISLV_BUFF SPISLV Buffer Size Register A0150020 ER_SIZE

Bit SPI_BUFFER_SIZE[31:16] Name Type RW Reset Bit Name SPI_BUFFER_SIZE[15:0] Type RW Reset

Bit(s)	Mnemonic Name	Description
31:0	SPI_BUFFEBUFFER_SIZE R_SIZE	Configurable BUFFER size indicating whether SPI master is configured successfully

SPISLV_IRQ **SPISLV IRQ Register** A0150024

Bit Name Туре Reset Bit SR_TI MOU SR_W SR_R SR_P SR_P SR_W SR_R SR_C SR_C T_ER P IP P IP N IP FF IP NISH NISH STATES INIS Name **R_IR R_IR N_IR FF_IR NISH NISH** R_IR H_IR H_IR Q Q Q Q _IRQ _IRQ $\overline{\mathbf{Q}}$ Q Q Туре RC RC RC RO RC RC RC RC RC Reset E on

Bit(s)	Mnemonic	Name	Descriptio		
8	SR TIMOU	SR TIMOUT ER	Indicates		

SR_TIMOU SR_TIMOUT_ER **Indicates timeout IRQ**

T_ERR_IR R_IRQ

Read clear

© 2015 - 2017 MediaTek Inc.

Page 94 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Туре

RW

080A0681

Bit(s)	Mnemonic	Name	Description
	Q		
7	SR_WR_E	SR_WR_ERR_IR	Indicates SPI master WR error IRQ
	RR_IRQ	Q	Read clear
6	SR_RD_ER	SR_RD_ERR_IR	Indicates SPI master RD error IRQ
	R_IRQ	Q	Read clear
5	SR_PWRO N_IRQ	SR_PWRON_IRQ	Indicates slave receiving power-on IRQ Cleared by SLV_ON = 1
4	SR_PWRO	SR_PWROFF_IR	Indicates receiving power-off CMD IRQ
	FF_IRQ	Q	Read clear
3	SR_WR_FI	SR_WR_FINISH	Indicates SPI master WR is finished
	NISH_IRQ	_IRQ	Read clear
2	SR_RD_FI	SR_RD_FINISH_	Indicates SPI master RD finished IRQ
	NISH_IRQ	IRQ	Read clear
1	SR_CWR_F	SR_CWR_FINIS	Indicates SPI master configure write transfer finished IRQ
	INISH_IRQ	H_IRQ	Read clear
0	SR_CRD_F	SR_CRD_FINISH	Indicates SPI master configure read transfer finished IRQ
	INISH_IRQ	_IRQ	Read clear

SPISLV_MISO EARLY_HAL SPISLV MISO EARLY HALF SCK Register A0150028 F_SCK Bit Name Туре Reset Bit SPI MISO _EAR LY_H Name ALF_ SCK

Keset												0
Bit(s)	Mnemonic	Name	Des	scripti	on							
0	SPI_MISO_ EARLY_HA LF_SCK	MISO_EARLY_H LF_SCK	IA De f Use	f ines v d for ir	vhethe nprovi	e r to s ng SPI	end m timing	iso ea	rly ha	rf sck	cycle	

A015002C SPISLV CMD SPISLV Command0 Define

Bit 28 27 20 19 Name CMD_RS CMD_WS Туре RW RW Reset Bit 12 11 CMD_RD CMD_WR Name Туре RW RW Reset 0 0

© 2015 - 2017 MediaTek Inc. Page 95 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Mnemonic	Name	Description
31:24	CMD_WS	CMD_WS	Defines Write Status (WR) command value
23:16	CMD_RS	CMD_RS	Defines Read Status (RS) command value
15:8	CMD_WR	CMD_WR	Defines Write Data (WR) command value
7:0	CMD_RD	CMD_RD	Defines Read Data (RD) command value

A0150030 SPISLV_CMD_SPISLV Command1 Define

0C0E040

AUIJUU	30	<u>DEFI</u>	<u>NE1</u>													2
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			CN	1D_PO	WERO	FF			CMD_POWERON							
Туре				R	W				RW							
Reset	0 0 0 0 1 1 0 0							0	0	0	0	0	1	1	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				CMD	_CW				CMD_CR							
Туре				R	W							R	W			
Reset	0	0 0 0 0 0 1 0							0	0	0	0	0	0	1	0

Bit(s)	Mnemonic Name	Description
31:24	CMD_POW CMD_POWEROFF EROFF	Defines power-off command value
23:16	CMD_POW CMD_POWERON ERON	Defines power-on command value
15:8	CMD_CW CMD_CW	Defines Configure Write (CW) command value
7:0	CMD_CR CMD_CR	Defines Configure Read (CR) command value



9. Inter-Integrated Circuit Controller

9.1. General Description

Inter-Integrated Circuit (I2C) is a two-wire serial interface. The two signals are SCL and SDA. SCL is a clock signal driven by the master. SDA is a bi-directional data signal that can be driven by either the master or the slave. This generic controller supports the master role and conforms to the I2C specification.

9.1.1. Feature

- I2C compliant master mode operation
- Adjustable clock speed for LS/FS mode operation
- Supports 7-bit/10-bit addressing
- Supports high-speed mode
- Supports slave clock extension
- Supports DMA mode
- START/STOP/REPEATED START condition
- Manual/DMA transfer mode
- Multi-write per transfer (up to 15 data bytes)
- Multi-read per transfer (up to 15 data bytes)
- Multi-transfer per transaction
- Combined format transfer with length change capability
- Active drive/wired-and I/O configuration

9.1.2. Manual/DMA Transfer Mode

The controller offers two types of transfer mode, manual and DMA.

When manual mode is selected, in addition to the slave address register, the controller has a built-in 8-byte deep FIFO which allows MCU to prepare up to eight bytes of data for a write transfer, or read up to eight bytes of data for a read transfer.

When DMA mode is enabled, the data to and from the FIFO is controlled via DMA transfer and therefore supports up to 15 bytes of consecutive read or write, with the data read from or write to another memory space. When DMA mode is enabled, the flow control mechanism is also implemented to hold the bus clk when FIFO underflow or overflow condition is encountered.



9.1.3. **Transfer Format Support**

This controller is designed to be as generic as possible to support a wide range of devices that may utilize different combinations of transfer formats. Here are the transfer format types that can be supported through different software configurations.

Wording convention note

- Transfer = Anything encapsulated within a Start and Stop or Repeated Start. ٠
- Transfer length = Number of bytes within the transfer •
- Transaction = This is the top unit. Everything combined equals one transaction. •
- Transaction length = Number of transfers to be conducted. •



Page 98 of 580



MT2533D Reference Manual

Multi-byte transfer + multi-transfer (same direction)

Multi Byte Write + Multi Transfer



Multi Byte Read + Multi Transfer



Multi-byte transfer + multi-transfer w RS (same direction)

Multi Byte Write + Multi Transfer + Repeated Start



Combined write/read with Repeated Start (direction change)

Note:

1. Only supports write and then read sequence. Read and then write is not supported.

2. In this format, transaction is 2

Combined	Multi	B vte	Write +	Multi	B vte	Read
comonica	mun	Dytt	WILLO I	TATION	Dytt	ricau





9.1.4. Programming Guide

Common transfer programmable parameters





Output waveform timing programmable parameters



9.2. Register Definition

There are four I2C channels in this SOC.

I2C number	Base address	Feature	Source clock
I2C0	0xA0210000	Supports DMA mode	Fix 26M
I2C1	0xA0220000	Supports DMA mode	Fix 26M
I2C2	0xA01B0000	Does not support DMA mode	Bus clock
I2C_d2d	0xA2150000	Does not support DMA mode	Bus clock



Module name: I2C_SCCB_Controller base address: (+A0210000)

Address	Name	Width	Register function	
A0210000	DATA_PORT	16	Data port register	
A0210004	SLAVE_ADDR	16	Slave address register	
A0210008	<u>INTR_MASK</u>	16	Interrupt mask register This register provides masks for the corresponding interrupt sources as indicated in the intr_stat register. 1 = Allow interrupt 0 = Disable interrupt Note: When disabled, the corresponding interrupt will not be asserted; however intr_stat will still be updated with the status, i.e. mask does not affect intr_stat register values.	
A021000C	<u>INTR_STAT</u>	16	Interrupt status register When an interrupt is issued by the I2C controller, this register will need to be read by MCU to determine the cause for the interrupt. After this status is read and appropriate actions are taken, the corresponding interrupt source will need to be written 1 to clear.	
A0210010	<u>CONTROL</u>	16	Control register	
A0210014	TRANSFER_LEN	16	Transfer length register (number of bytes per transfer)	
A0210018	TRANSAC LEN	16	Transaction length register (number of transfers per transaction)	
A021001C	DELAY_LEN	16	Inter delay length register	
A0210020	<u>TIMING</u>	16	Timing control register LS/FS only. This register is used to control the output waveform timing. Each half pulse width, i.e. each high or low pulse, is equal to (step_cnt_div+1)*(sample_cnt_div + 1)/13MHz	
A0210024	<u>START</u>	16	Start register	
A021002C	CLOCK_DIV	16	Clock divergence of I2C source clock	
A0210030	FIFO_STAT	16	FIFO status register	
A0210038	FIFO_ADDR_CLR	16	FIFO address clear register	
A0210040	<u>IO CONFIG</u>	16	IO config register This register is used to configure the I/O for the SDA and SCL lines to select between normal I/O mode, or open-drain mode to support wired-and bus.	
A0210048	HS	16	High speed mode register This register contains options for supporting high speed operation features. Each HS half pulse width, i.e. each high or low pulse, is equal to (step_cnt_div+1)*(sample_cnt_div + 1)/13MHz	
A0210050	<u>SOFTRESET</u>	16	Soft reset register	
A0210060	<u>SPARE</u>	16	SPARE	
A0210064	DEBUGSTAT	16	Debug status register	
A0210068	DEBUGCTRL	16	Debug control register	
A021006C	TRANSFER_LEN_	16	Transfer length register (number of bytes per	

© 2015 - 2017 MediaTek Inc.


0000

OOBF

Address	Name	Width	Register function
	AUX		transfer)

A0210000 DATA_PORT Data Port Register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												DATA_	_PORT	I		
Туре									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic Name	Description
		FIFO access port
~ 0	DATA_POR	During master write sequences (slave_addr $[0] = 0$), this port can be written by APB, and during master read sequences (slave_addr $[0] = 1$), this port can be read by APB.
7:0	T DATA_PORT	Note: Slave_addr must be set correctly before accessing FIFO.
		For debugging only: If the fifo_apb_debug bit is set, FIFO can be read and written by the APB.

A0210004 SLAVE ADDR Slave Address Register

								0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									SLAVE_ADDR							
Туре												R	W			
Reset									1	0	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description	
			Specifies the slave address of the device to be accessed	
7:0	SLAVE_AI	SLAVE_ADDR	Bit 0 is defined by the I2C protocol as a bit that indicates the direction of transfer.	1
	DR		0: Master write	
			1: Master read	
A0210	008 INT	R MASK Ir	terrupt Mask Register	000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														MASK _HS_ NACK ER	MASK _ACK ERR	MASK _TRA NSAC _COM P
Туре														RW	RW	RW
Reset														1	1	1

Overview This register provides masks for the corresponding interrupt sources as indicated in intr_stat register. (1 = allow interrupt 0 = disable interrupt) Note that when disabled, the corresponding interrupt will not be asserted; however the intr_stat will still be updated with the status, i.e. mask does not affect intr_stat register values.

Bit(s)	Mnemonic Name	Description
2	MASK_HS_MASK_HS_NACKE NACKER R	Setting this value to 0 will mask HS_NACKERR interrupt signal.
1	MASK_AC MASK_ACKERR KERR	Setting this value to 0 will mask ACK_ERR interrupt signal.
0	MASK_TRAMASK_TRANSAC_ NSAC_COMCOMP P	Setting this value to 0 will mask TRANSAC_COMP interrupt signal.



A02100	DOC	<u>INTR</u>	<u>STA</u>	T	Inter	rupt	Statu	s Reg	ister							0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														HS_N ACKE RR	ACKE RR	TRAN SAC_ COM P
Туре														W1C	W1C	W1C
Reset														0	0	0

. . . . Б

When an interrupt is issued by i2c controller, this register will need to be read by mcu to determine the cause for the interrupt. After this status has been read and appropriate actions are taken, the corresponding interrupt source will need to be write 1 cleared. **Overview**

Bit(s)	Mnemonic	Name	Description
2	HS_NACK RR	EHS_NACKERR	This status will be asserted if HS master code nack error detection is enabled. If enabled, HS master code nack err will cause transaction to end and stop will be issued.
1	ACKERR	ACKERR	This status will be asserted if ACK error detection is enabled. If enabled, ackerr will cause transaction to end and stop will be issued.
0	TRANSAC_ COMP	_ TRANSAC_COMP	This status will be asserted when a transaction has completed successfully.

A0210010 **CONTROL Control Register** 0000 Bit 14 13 12 11 10 9 0 15 8 2 7 6 4 3 1 5 TRAN TRAN SFER _LEN _CHA _NGE RR_D CHAN ET_E GE EN DMA RS_S Name _EN TOP NGE RW Туре RW RW RW RW RW Reset 0 0 0 0 0 0

Overview

-_

Bit(s)	Mnemonic	Name	Description
6	TRANSFER _LEN_CHA NGE	TRANSFER_LEN_C HANGE	This options specifies whether or not to change the transfer length after the fist transfer completes. If enabled, the transfers after the first transfer will use the transfer_len_aux parameter.
5	ACKERR_D ET_EN	ACKERR_DET_EN	This option enables slave ack error detection. When enabled, if slave ack error is detected, the master will terminate the transaction by issuing a STOP condition then assert ackerr interrupt. MCU should handle this case appropriately then reset the FIFO address before reissuing transaction. If this option is disabled, the controller will ignore slave ack error and keep on scheduled transaction. 0: Disable 1: Enable
4	DIR_CHAN GE	DIR_CHANGE	This option is used for combined transfer format, where the direction of transfer is to be changed from write to read after the FIRST RS condition. Note: When set to 1, the transfers after the direction change will be based on the transfer_len_aux parameter. 0: Disable 1: Enable
3	CLK_EXT_ EN	CLK_EXT_EN	I2C spec allows slaves to hold the SCL line low if it is not yet ready for further processing. Therefore, if this bit is set to 1,

© 2015 - 2017 MediaTek Inc.



Bit(s)	Mnemonic	Name	Description
			master controller will enter a high wait state until the slave releases the SCL line.
2	DMA_EN	DMA_EN	By default, this is disabled, and FIFO data should be manually prepared by MCU. This default setting should be used for transfer sizes of less than 8 data bytes and no multiple transfer is configured. When enabled, DMA requests will be turned on, and the FIFO data should be prepared in memory.
1	RS_STOP	RS_STOP	In LS/FS mode, this bit affects multi-transfer transaction only. It controls whether or not REPEATED-START condition is used between transfers. The last ending transfer always ends with a STOP.
			In HS mode, this bit must be set to 1. 0: Use STOP 1: Use REPEATED-START

A0210014 TRANSFER_LETransfer Length Register (Number of Bytes per Transfer) N

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													TRANSFER_LEN			
Туре													RW			
Reset													0	0	0	1

Bit(s)	Mnemonic Name	Description
2.0	TRANSFER TRANSFER LEN	Indicates the number of data bytes to be transferred in 1 transfer unit (excluding slave address byte)
3:0	_LEN IRANSPER_LEN	Note: The value must be set to be bigger than 1; otherwise no transfer will take place.

TRANSAC_LE Transaction Length Register (Number of Transfers A0210018 0001 N per Transaction)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											Т	RANS	AC_LE	N		
Туре												R	W			
Reset									0	0	0	0	0	0	0	1

Bit(s)	Mnemonic Name	Description
7.0	TRANSAC_ TRANSAC LEN	Indicates the number of transfers to be transferred in 1 transaction
7.0	LEN IRANSAC_LEN	<i>Note: The value must be set to be bigger than 1; otherwise no transfer will take place.</i>

A021001C	DELAY_LEN	Inter Delay Length Register	
----------	-----------	-----------------------------	--

000	02
-----	----

0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												DELA	Y_LEN			
Туре												R	W			
Reset									0	0	0	0	0	0	1	0

Bit(s)	Mnemonic Name	Description
7:0	DELAY_LE N	Sets up wait delay between consecutive transfers when RS_STOP bit is set to 0 Unit: Half the pulse width

© 2015 - 2017 MediaTek Inc.

Page 104 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.





A02100)20	<u>TIMI</u>	NG		Timi	ng Co	ntrol	Regis	ster		000013					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA _REA D_AD J	DATA	_REAI E	D_TIM		SAMPLE_CNT_DI V					STEP_CNT_DIV					
Туре	RW		RW			RW					RW					
Reset	0	0	0	1		0	1	1			0	0	0	0	1	1

LS/FS only. This register is used to control the output waveform timing. Each half pulse width (ie. each high or low pulse) is equal to = step_cnt_div * (sample_cnt_div * f_clock_div Mhz) **Overview**

Bit(s)	Mnemonic Name	Description
15	DATA_REA DATA_READ_ADJ D_ADJ	When set to 1, data latch in sampling time during master reads are adjusted according to DATA_READ_TIME value. Otherwise, by default, data is latched in at half of the high pulse width point. This value must be set to less than or equal to half the high pulse width.
14:12	DATA_REA DATA_READ_TIME D_TIME	This value is valid only when DATA_READ_ADJ is set to 1. This can be used to adjust so that data is latched in at earlier sampling points (assuming data is settled by then)
10:8	SAMPLE_C SAMPLE_CNT_DIV NT_DIV	Used for LS/FS only. This adjusts the width of each sample. (sample width = sample_cnt_div*f_clock_div Mhz)
5:0	STEP_CNT STEP_CNT_DIV _DIV	Specifies the number of samples per half pulse width (i.e. each high or low pulse)
		Cannot be 0 .

A0210024	START	Start Register
AULIUUL4	SIANI	Start Register

A02100)24	<u>STAF</u>	<u>75</u>		Start	Regi	ster									0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STAR T
Туре																RW
Rosat																0

Bit(s)	Mnemonic	Name	Description
0	CTADT		Starts the transaction on the bus
U	SIAKI	SIAKI	It is auto de-asserted at the end of the transaction.

A021002C <u>CLOCK_DIV</u>					Clock	Clock divergence of I2C source clock										0004
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														CL	OCK_I	DIV
Туре															RW	
Reset														1	0	0

Overview



0001

0000

0000

Bit(s)	Mnemonic Name	e	Description
2:0	CLOCK_DI CLOC	CK_DIV	f_clock_div = source clock/(CLOCK_DIV + 1)

A0210030 FIFO STAT FIFO Status Register

								,								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RD_ADDR WR_ADDR						FIFO_OFFSET						WR_ FULL	RD_E MPTY		
Туре	RO				RU				RU						RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0			0	1

Bit(s)	Mnemonic Name	Description
15:12	RD_ADDR RD_ADDR	Current RD address pointer Only bit [2:0] have physical meanings.
11:8	WR_ADDR WR_ADDR	Current WR address pointer Only bit [2:0] have physical meanings.
7:4	FIFO_OFFS FIFO_OFFSET ET	wr_addr[3:0] - rd_addr[3:0]
1	WR_FULL WR_FULL	Indicates FIFO is full
0	RD_EMPTYRD_EMPTY	Indicates FIFO is empty

A0210038	FIFO ADDR	CL.	FIFO Address	Clear	Register
A0~10030	THU_ADDK		FIFO Autress	Cicai	Register

_		<u>R</u>														_
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FIFO _ADD R_CL R
Туре																WO
Reset																0

Bit(s)	Mnemonic	Name	Description
0	FIFO_ADD R_CLR	FIFO_ADDR_CLR	When written 1'b1, a one pulse fifo_addr_clr will be generated to clear the FIFO address to 0.

A0210040 <u>IO_CONFIG</u> IO Config Register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													IDLE _OE_ EN		SDA_ IO_C ONFI G	SCL_I O_CO NFIG
Туре													RW		RW	RW
Reset													0		0	0

Overview: This register is used to configure the I/O for the SDA and SCL lines to select between normal I/O mode or open-drain mode to support wired-and bus.

Bit(s)	Mnemonic Name	Description
3	IDLE_OE_ IDLE_OE_EN EN	0: Does not drive bus in idle state 1: Drive bus in idle state
1	SDA_IO_C SDA_IO_CONFIG	0: Normal tristate I/O mode

© 2015 - 2017 MediaTek Inc.

Page 106 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Mnemonic	Name	Description
	ONFIG		1: Open-drain mode
0	SCL_IO_C ONFIG	SCL_IO_CONFIG	0: Normal tristate I/O mode 1: Open-drain mode

A02100)48	<u>HS</u>			High	High Speed Mode Register										0102
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		HS_S	AMPLI _DIV	E_CNT		HS_ST	TEP_C V	NT_DI		MAS	TER_C	CODE			HS_N ACKE RR_D ET_E N	HS_E N
Туре			RW				RW				RW				RW	RW
Reset		0	0	0		0	0	1		0	0	0			1	0

 $\label{eq:overview: This register contains options for supporting high speed operation features Each HS half pulse width, i.e. each high or low pulse, is equal to (step_cnt_div+1)*(sample_cnt_div+1)/13MHz.$

Bit(s)	Mnemonic	Name	Description
14:12	HS_SAMPI E_CNT_DI V	LHS_SAMPLE_CNT_ DIV	When the high-speed mode is entered after the master code transfer is completed, the sample width will become dependent on this parameter.
10:8	HS_STEP_ CNT_DIV	HS_STEP_CNT_DI V	When the high-speed mode is entered after the master code transfer is completed, the number of samples per half pulse width will become dependent on this value.
6:4	MASTER_C ODE	MASTER_CODE	This is the 3 bit programmable value for the master code to be transmitted.
1	HS_NACKE RR_DET_E	EHS_NACKERR_DE T_EN	Enables NACKERR detection during the master code transmission
	Ν		When enabled, if NACK is not received after the master code is transmitted, the transaction will be terminated with a STOP condition.
0	HS_EN	HS_EN	Enables high-speed transaction <i>Note: rs_stop must be set to 1.</i>

A02100)50	<u>SOFT</u>	RESI	<u>ET</u>	Soft l	Soft Reset Register										0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SOFT _RES ET
Туре																WO
Reset																0
																-

Bit(s)	Mnemonic Name	Description
0	SOFT_RES SOFT_RESET	When written 1'b1, a one pulse soft reset will be used as synchronous reset to reset the I2C internal hardware circuits.

A02100	060	<u>SPAR</u>	<u>8E</u>		SPAF	RE										0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														SPA	RE	
Туре														R	W	
Reset													0	0	0	0
Bit(s)	Mne	monic	Name	e		Des	scripti	on								



Bit(s)	Mnemonic	Name	Description
	GRIDE	CDIDE	

3:0 **SPARE** SPARE

Reserved for future use

Debug Status Register 0020 A0210064 **DEBUGSTAT** 10 9 Bit 15 14 13 12 11 8 2 0 7 6 5 4 3 1 MAST MAST BUS ER_ ER_R EAD Name MASTER_STATE BUST WRIT Е Type Reset RO RO RO RO 0 0 0 1 0 0 0 0

Bit(s)	Mnemonic Name	Description
7	BUS_BUSY SPARE	Reserved
6	MASTER_ MASTER_WRITE WRITE	For debugging only 1: Current transfer is in the master write dir.
5	MASTER_RMASTER_READ EAD	For debugging only 1: Current transfer is in the master read dir.
4:0	MASTER_S MASTER_STATE TATE	(For debugging only) Reads back the current master_state. 0: Idle state
		1: I2c master is preparing to send out the start bit, SCL=1, SDA=1.
		2: I2C master is sending out the start bit, SCL=1, SDA=0.
		3: I2C master/slave is preparing to transmit data bit, SCL=0, SDA=data bit. (Data bit can be changed when SCL=0.)
		4: I2C master/slave is transmitting data bit, SCL=1, SDA=data bit. (Data bit is stable when SCL=1.)
		5: I2C master/slave is preparing to transmit the ACK bit, SCL=0, SDA=ack. (The ACK bit can be changed when SCL=0.)
		6: I2C master/slave is transmitting the ACK bit, SCL=1, SDA=0. (The ACK bit is stable when SCL=1.)
		7: I2C master is preparing to send out stop bit or repeated-start bit, SCL=0, SDA=0/1. (0: Stop bit; 1: Repeated-start bit)
		8: I2C master is sending out stop bit or repeated-start bit, SCL=1, SDA=1/0. (0: Repeated-start bit; 1: Stop bit)
		9: I2C master is in delay start between two transfers, SCL=1, SDA=1.
		10: I2C master is in FIFO wait state; For writing transaction, it means FIFO is empty and I2C master is waiting for DMA controller to write data into FIFo. For reading transaction, it means FIFO is full and I2C master is waiting for DMA controller to read data from FIFOo, SCL=0, SDA=don't care.
		12: I2C master is preparing to send out data bit of master code. This state is used only in high-speed transaction, SCL=0, SDA=data bit of master code. (Data bit of master code can be changed when SCL=0.)
		13: I2C master is sending out data bit of master code. This state is used only in high-speed transaction, SCL=1, SDA=data bit of master code. (Data bit of master code is stable when SCL=1.)
		14: I2C master/slave is preparing to transmit the NACK bit, SCL=0, SDA=nack bit. (The NACK bit can be changed when SCL=0.) This state is used only in high-speed transaction.
		15: I2C master/slave is transmitting the NACK bit, SCL=1, SDA=1. This state is used only in high-speed transaction.



A0210	068	DEBU	UGCT	<u>RL</u>	Debug	g Con	ntrol]	Regis	ter							0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															APB_ DEBU G_RD	FIFO _APB _DEB UG
Туре															WO	RW
Reset															0	0
Bit(s)	Mne	nonic	Name	e		Des	scripti	on								
1	APB_ G_R	_ DEBU D	APB_	DEBU	G_RD	Only valid when fifo_apb_debug is set to 1 Writing to this register will generate a 1 pulsed FIFO APB RD signal for reading the FIFO data.										
0	FIFO DEB	_APB_ UG	_FIFO_	_APB	DEBUG	 Used for trace 32 debugging When using trace 32, and the memory map is shown, turning this bit or will block the normal APB read access. The APB read access to the FIFC will then be enabled by writing to apb_debug_rd. 0: Disable 1: Enable 										

A021006C TRANSFER LETransfer Length Register (Number of Bytes per 0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								-					TRAN	NSFER	_LEN_	AUX
Туре														R	N	
Reset													0	0	0	1

Bit(s)	Mnemonic Name	Description
		Only valid when dir_change or transfer_len_change is set to 1. Indicates the number of data bytes to be transferred in 1 transfer unit (excluding slave address byte) for the transfers following the direction change or transfer_len_change
3:0	TRANSFER TRANSFER_LEN_A _LEN_AUX UX	If dir_change =1, the first write transfer length will depend on transfer_len, while the second read transfer length will depend on transfer_len_aux. Dir change is always after the first transfer. Similarly, transfer length change is always after the first transfer. <i>Note: The value must be set to be bigger than 1; otherwise no transfer will take place.</i>





10. SD Memory Card Controller

10.1. General Description

The controller fully supports the SD memory card bus protocol as defined in SD Memory Card Specification Part 1 Physical Layer Specification version 2.0 and eMMC 4.41 protocol.

Furthermore, the controller also partially supports the SDIO card specification version 2.0. However, the controller can only be configured as the host of the SD memory card. Hereafter, the controller is also abbreviated as the SD controller. The following are the main features of the controller.

- Interface with MCU by APB bus
- 16/32-bit access on APB bus
- 16/32-bit access for control registers
- 32-bit access for FIFO
- Built-in 32 bytes FIFO buffers for transmit and receive, FIFO is shared for transmit and receive
- Built-in CRC circuit
- CRC generation can be disabled
- DMA supported
- Interrupt capabilities
- Data rate up to 48Mbps in serial mode, 48x4 Mbps in parallel model, the module is targeted at 48MHz operating clock
- Serial clock rate on SD/MMC bus is programmable
- Card detection capabilities during sleep mode
- Controllability of power for memory card
- Does not support SPI mode for SD/MMC memory card
- Does not support multiple SD/MMC memory cards

10.1.1. Pin Assignment

The following lists pins required for the SD memory card. Table 10-1 shows how the pins are shared. Note that all I/O pads have embedded both pull-up and pull-down resistors because they are shared by the SD memory card. The pull-down resistors for these pins can be used for power saving. If optimal pull-up or pull-down resistors are required on the system board, all embedded pull-up and pull-down resistors can be disabled by programming the corresponding control registers. The VDDPD pin is used for power saving. Power for the SD memory card can be shut down by programming the corresponding control register. The WP (Write Protection) pin is used to detect the status of the Write Protection Switch on the SD memory card.



No.	Name	Туре	ММС	SD	Description
1	SD_CLK	0	CLK	CLK	Clock
2	SD_DAT3	I/O/PP	CD/DAT3	CD/DAT3	Data Line [Bit 3]
3	SD_DAT0	I/O/PP	DAT0	DAT0	Data Line [Bit 0]
4	SD_DAT1	I/O/PP	DAT1	DAT1	Data Line [Bit 1]
5	SD_DAT2	I/O/PP	DAT2	DAT2	Data Line [Bit 2]
6	SD_CMD	I/O/PP	CMD	CMD	Command or bus state
7	SD_PWRON	0	-	-	VDD ON/OFF
8	SD_WP	I	-	-	Write protection switch in SD
9	SD_INS	I	VSS2	VSS2	Card detection

 Table 10-1. Sharing of pins for SD memory card controller

10.1.2. Card Detection

For SD memory card, detection of card insertion/removal by hardware is supported, and a dedicated pin "INS" is used to perform card insertion and removal for SD. The pin "INS" will be connected to the pin "VSS2" of a SD connector (see Figure 10-1).



Figure 10-1. Card detection for SD memory card



10.1.3. IO Pad Setting



Figure 10-2. IO Pinmux setting for MSDC

There are one set of dedicated pads for MSDC0 and two sets of pads for MSDC1. To switch between those two sets, the GPIO and an extra input mux setting are needed. For GPIO settings, refer to GPIO specification. For input mux setting, refer to the table below.

Address	Register Name	Field Name	MSB	LSB	Description
A2010234	<u>HW_MISC3</u>	MSDC1_PAD_SEL	0	0	0: GPIO_A PAD for MSDC1 1: CAMERA PAD for MSDC1

10.2. Register Definition

There are two MSDCs in this SOC. The usage of the registers below is the same except that the base address should be changed to respective one.

MSDC number	Base address	Feature
MSDC0	0xA0020000	Supports DMA, 4-bit data line
MSDC1	0xA0030000	Supports DMA, 4-bit data line

Module name: MSDC0 Base address: (+a0020000h)

Address	Name	Width	Register Function
A0020000	MSDC_CFG	32	SD Memory Card Controller Configuration Register
A0020004	MSDC_STA	32	SD Memory Card Controller Status Register
A0020008	MSDC_INT	32	SD Memory Card Controller Interrupt Register
A0020010	MSDC_DAT	32	SD Memory Card Controller Data Register
A0020014	MSDC_IOCON	32	SD Memory Card Controller IO Control Register





Address	Name	Width	Register Function
A0020018	MSDC IOCON1	32	SD Memory Card Controller IO Control Register 1
A0020020	<u>SDC_CFG</u>	32	SD Memory Card Controller Configuration Register
A0020024	<u>SDC_CMD</u>	32	SD Memory Card Controller Command Register
A0020028	<u>SDC_ARG</u>	32	SD Memory Card Controller Argument Register
A002002C	<u>SDC_STA</u>	32	SD Memory Card Controller Status Register
A0020030	SDC_RESP0	32	SD Memory Card Controller Response Register 0
A0020034	<u>SDC_RESP1</u>	32	SD Memory Card Controller Response Register 1
A0020038	SDC_RESP2	32	SD Memory Card Controller Response Register 2
A002003C	SDC_RESP3	32	SD Memory Card Controller Response Register 3
A0020040	SDC_CMDSTA	32	SD Memory Card Controller Command Status Register
A0020044	SDC_DATSTA	32	SD Memory Card Controller Data Status Register
A0020048	<u>SDC_CSTA</u>	32	SD Memory Card Status Register
A002004C	SDC_IRQMASK0	32	SD Memory Card IRQ Mask Register 0
A0020050	SDC_IRQMASK1	32	SD Memory Card IRQ Mask Register 1
A0020054	SDIO_CFG	32	SDIO Configuration Register
A0020058	<u>SDIO_STA</u>	32	SDIO Status Register
A0020080	CLK_RED	32	CLK Latch Configuration Register
A0020098	DAT_CHECKSUM	32	MSDC Rx Data Check Sum Register

A0020000 <u>MSDC_CFG</u>

SD Memory Card Controller

0400020

	Configuration Register															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e					FIFOTHD				CL KS RC _P AT		VD DP D	RC DE N	DI RQ EN	PI NE N	DM AE N	INT EN
Туре						RW					RW	RW	RW	RW	RW	RW
Rese t					0	1	0	0	0		0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	SCLKF							SC LK ON	CR ED	ST DB Y	CLK	SRC	NO CR C	RS T	MS DC	
Туре	RW						RW	RW	RW	RW		RW	W1 C	RW		
Rese t	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

© 2015 - 2017 MediaTek Inc. Page 113 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.





Bit(s)	Mnemonic	Name	Description
27:24	FIFOTHD	FIFOTHD	FIFO threshold. The register field determines when to issue a DMA request. For write transactions, DMA requests will be asserted if the number of free entries in FIFO are larger than or equal to the value in the register field. For read transactions, DMA requests will be asserted if the number of valid entries in FIFO are larger than or equal to the value in the register field. The register field must be set according to the setting of data transfer count in DMA burst mode. If single mode for DMA transfer is used, the register field should be set to 0b0001.
			0000: Invalid.
			0001: Threshold value is 1.
			0010: Threshold value is 2.
			0011~01111:
			1000: Threshold value is 8.
			others: Invalid
23	CLKSRC_PAT	CLKSRC_PAT	CLKSRC patch, when {CLKSRC_PAT,CLKSRC} equal to
			0: CLKSQ_F26M_CK
			1: LFOSC_F26M_CK
			2: MPLL_DIV3P5_CK (89.1MHz)
			3: MPLL_DIV4_CK (78MHz)
			4: MPLL_DIV5_CK (62.4MHz)
			5: HFOSC_DIV3P5_CK (89.1MHz)
			6: HFOSC_DIV4_CK (78MHz)
			7: HFOSC_DIV5_CK (62.4MHz)
21	VDDPD	VDDPD	Controls the output pin VDDPD used for power saving. The output pin VDDPD will control power for memory card.
			0: The output pin VDDPD will output logic low. The power for memory card will be turned off.
			1: The output pin VDDPD will output logic high. The power for memory card will be turned on.
20	RCDEN	RCDEN	Controls the output pin RCDEN used for card identification process when the controller is for SD memory card. Its output will control the pull down resistor on the system board to connect or disconnect with the signal



Bit(s)	Mnemonic	Name	Description
			CD/DAT3.
			0: The output pin RCDEN will output logic low.
			1: The output pin RCDEN will output logic high.
19	DIRQEN	DIRQEN	Enables data request interrupt. The register bit is used to control if data request is used as an interrupt source.
			0: Data request is not used as an interrupt source.
			1: Data request is used as an interrupt source.
18	PINEN	PINEN	Enables pin interrupt. The register bit is used to control if the pin for card detection is used as an interrupt source.
			0: The pin for card detection is not used as an interrupt source.
			1: The pin for card detection is used as an interrupt source.
17	DMAEN	DMAEN	Enables DMA. Note that if DMA capability is disabled then application software must poll the status of the register MSDC_STA for checking any data transfer request. If DMA is desired, the register bit must be set before command register is written.
			0: DMA request induced by various conditions is disabled, no matter the controller is configured as the host of either SD memory card.
			1: DMA request induced by various conditions is enabled, no matter the controller is configured as the host of either SD memory card.
16	INTEN	INTEN	Enables interrupt. Note that if interrupt capability is disabled, application software must poll the status of the register MSDC_STA to check for any interrupt request.
			0: Interrupt induced by various conditions is disabled, no matter the controller is configured as the host of either SD memory card.
			1: Interrupt induced by various conditions is enabled, no matter the controller is configured as the host of either SD memory card.
15:8	SCLKF	SCLKF	Controls clock frequency of serial clock on SD bus. Denote clock frequency of SD bus serial clock as fslave and clock frequency of the SD controller as fhost which is 89.1MHz. Then the value of the register field is as the following.
			Note: The allowed maximum frequency of



Bit(s)	Mnemonic	Name	Description
			fslave is 44.55MHz. While changing clock rate, it needs "1T clock period before changing + 1T clock period after change" for HW signal to re- synchronize.
			0000000b: fslave =(1/2)*fhost
			00000001b: fslave = $(1/(4*1))*$ fhost
			00000010b: fslave = $(1/(4*2))*$ fhost
			00000011b: fslave = (1/(4*3))*fhost
			00000100b~11111110b:
			11111111b: fslave = (1/(4*255))*fhost
7	SCLKON	SCLKON	Serial clock always on. For debugging.
			0: Serial clock not always on.
			1: Serial clock always on.
6	CRED	CRED	Rising edge data. The register bit is used to determine that serial data input is latched at the falling edge or the rising edge of serial clock. The default setting is at the rising edge. If serial data have worse timing, set the register bit to'1'. When the memory card has worse timing on return read data, set the register bit to '1'.
			0: Serial data input is latched at the rising edge of serial clock.
			1: Serial data input is latched at the falling edge of serial clock.
5	STDBY	STDBY	Standby mode. If the module is powered down, operating clock to the module will be stopped. At the same time, clock to card detection circuitry will also be stopped. If detection of memory card insertion and removal is desired, write '1' to the register bit. If interrupt for detection of memory card insertion and removal is enabled, interrupt will take place whenever memory is inserted or removed.
			0: Standby mode is disabled.
			1: Standby mode is enabled.
4:3	CLKSRC	CLKSRC	Specifies which clock is used as source clock of memory card. Use MPLL (312MHz) or HFOSC (312MHz) as source clock of memory card when clock hopping is not enabled. If clock hopping is enabled, MPLL clock's hopping rate will be 0~-8% and HFOSC 312MHz (0~-8%).



Bit(s)	Mnemonic	Name	Description
			00: CLKSQ_F26M_CK; MPLL_DIV5_CK (62.4MHz)
			01: LFOSC_F26M_CK; HFOSC_DIV3P5_CK (89.1MHz)
			10: MPLL_DIV3P5_CK (89.1MHz); HFOSC_DIV4_CK (78MHz)
			11: MPLL_DIV4_CK (78MHz); HFOSC_DIV5_CK (62.4MHz)
2	NOCRC	NOCRC	Disables CRC. 1 indicates that data transfer without CRC is desired. For write data block, data will be transmitted without CRC. For read data block, CRC will not be checked. It is for tests.
			0: Data transfer with CRC is desired.
			1: Data transfer without CRC is desired.
1	RST	RST	Software reset. Writing 1 to the register bit will cause internal synchronous reset of SD controller but will not reset register settings. RST should only be set when RST is equal to 0.
			0: Read 0 stands for the reset process is finished.
			1: Write 1 to reset SD controller.
0	MSDC	MSDC	Configures the controller as SD memory card mode. CLK/CMD/DAT line will be pulled low when SD memory card mode is disabled.
			0: Disable SD memory card
			1: Enable SD memory card

A002	0004	<u>MS</u>	DC_S	<u>STA</u>	SD Memory Register				y Card Controller Status						00000002		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Nam e																	
Туре																	
Rese t																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam e	BU SY	FIF OC LR								FIFC	OCNT		INT	DR Q	BE	BF	
Туре	RO	W1 C								R	0		RO	RO	RO	RO	
Rese t	0	0							0	0	0	0	0	0	1	0	

© 2015 - 2017 MediaTek Inc. Page 117 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Mnemonic	Name	Description
15	BUSY	BUSY	Status of the controller. If the controller is in busy state, the register bit will be '1'. Otherwise '0'.
			0: The controller is in busy state.
			1: The controller is in idle state.
14	FIFOCLR	FIFOCLR	Clears FIFO. Writing '1' to the register bit will cause the content of FIFO clear and reset the status of FIFO controller.
			0: Read 0 stands for the FIFO clear process is finished.
			1: Write 1 to clear the content of FIFO clear and reset the status of FIFO controller.
7:4	FIFOCNT	FIFOCNT	FIFO count. The register field shows how many valid entries are in FIFO.
			0000: There is 0 valid entry in FIFO.
			0001: There is 1 valid entry in FIFO.
			0010: There are 2 valid entries in FIFO.
			0011~0111:
			1000: There are 8 valid entries in FIFO.
3	INT	INT	Indicates if any interrupt exists. While any interrupt exists, the register bit still will be active even if the register bit INTEN in the register MSDC_CFG is disabled. SD controller can interrupt MCU by issuing interrupt request to interrupt controller, or software/application polls the register endlessly to check if any interrupt request exists in SD controller. When the register bit INTEN in the register MSDC_CFG is disabled, the second method will be used. For read commands, it is possible that timeout error takes place. Software can read the status register to check if timeout error takes place without OS time tick support or data request is asserted.
			Note: The register bit will be cleared when reading the register MSDC_INT.
			0: No interrupt request exists.
			1: Interrupt request exists.
2	DRQ	DRQ	Indicates if any data transfer is required. When any data transfer is required, the register bit still will be active even if the register bit DIRQEN in the register MSDC_CFG is disabled. Data transfer can be achieved by DMA channel alleviating MCU loading, or by polling the register bit to check if any data transfer is



Bit(s)	Mnemonic	Name	Description
			requested. When the register bit DIRQEN in the register MSDC_CFG is disabled, the second method will be used.
			0: No DMA request exists.
			1: DMA request exists.
1	BE	BE	Indicates if FIFO in SD controller is empty
			0: FIFO in SD controller is not empty.
			1: FIFO in SD controller is empty.
0	BF	BF	Indicates if FIFO in SD controller is full
			0: FIFO in SD controller is not full.
			1: FIFO in SD controller is full.

A002	0008	<u>MS</u>	DC_I	<u>NT</u>	SD M Regis			Memory Card Controller Interrupt ister							0000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Nam						-				-	-						
е																	
Туре																	
Rese																	
t							_	_		_		-	_	_		_	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam e									SDI OI RQ	SD R1 BI RQ		SD MC IR Q	SD DA TIR Q	SD CM DI RQ	PI NI RQ	DI RQ	
Туре									RC	RC		RC	RC	RC	RC	RC	
Rese t									0	0		0	0	0	0	0	
Bit(s) Mne	moni	ic Name			Description											
,	301	JIKQ			5010	шч		i 1 1 1	interr for SD if inter registe	upt fo IO exi rrupt i er is re DIO in	r SDI(ists, th is ena ead. terrup	D exist ne regi bled. 1	ister b ister b It will	it will be res	r inte be se set wh	rrupt t to '1' en the	
6	SDR	1BIR	Q		SDR1	BIRQ		1: Interrupt for SDIO exists. SD R1b response interrupt. T be active when a SD comman response finished and the DA transited from busy to idle st write commands with Para							ister l R1b e has ngle b will o	oit will lock cause	

© 2015 - 2017 MediaTek Inc.

matter successfully or with CRC error.



Bit(s)	Mnemonic	Name	Description
			However, multi-block write commands with R1b response will not cause the interrupt because multi-block write commands are always stopped by STOP_TRANS commands. STOP_TRANS commands (with R1b response) behind multi-block write commands will cause the interrupt. Single block read command with R1b response will cause the interrupt when the command is completed but multi-block read commands do not.
			Note: STOP_TRANS commands (with R1b response) behind multi-block read commands will cause interrupt.
			0: No interrupt for SD R1b response.
			1: Interrupt for SD R1b response exists.
4	SDMCIRQ	SDMCIRQ	SD memory card interrupt. The register bit indicates if any interrupt for SD memory card exists. Whenever interrupt for SD memory card exists, i.e. any bit in the register SDC_CSTA is active, the register bit will be set to '1' if interrupt is enabled. It will be reset when the register is read.
			Note: This bit will not trigger MSDC hardware interrupt.
			0: No SD memory card interrupt
			1: SD memory card interrupt exists.
3	SDDATIRQ	SDDATIRQ	SD bus DAT interrupt. The register bit indicates if any interrupt for SD DAT line exists. Whenever interrupt for SD DAT line exists, i.e. any bit in the register SDC_ DATSTA is active, the register bit will be set to '1' if interrupt is enabled. It will be reset when the register is read.
			0: No SD DAT line interrupt
			1: SD DAT line interrupt exists.
2	SDCMDIRQ	SDCMDIRQ	SD bus CMD interrupt. The register bit indicates if any interrupt for SD CMD line exists. Whenever interrupt for SD CMD line exists, i.e. any bit in the register SDC_CMDSTA is active, the register bit will be set to '1' if interrupt is enabled. It will be reset when the register is read.
			0: No SD CMD line interrupt
			1: SD CMD line interrupt exists.
1	PINIRQ	PINIRQ	Pin change interrupt. The register bit indicates if any interrupt for memory card insertion/removal exists. Whenever memory



Bit(s)	Mnemonic	Name	Description
			card is inserted or removed and card detection interrupt is enabled, i.e. the register bit PINEN in the register MSDC_CFG is set to '1', the register bit will be set to '1'. It will be reset when the register is read.
			0: Otherwise
			1: Card is inserted or removed.
0	DIRQ	DIRQ	Data request interrupt. The register bit indicates if any interrupt for data request exists. Whenever data request exists and data request as an interrupt source is enabled, i.e. the register bit DIRQEN in the register MSDC_CFG is set to '1', the register bit will be active. It will be reset when reading it. For software, data requests can be recognized by polling the register bit DRQ or by data request interrupt. Data request interrupts will be generated every FIFOTHD data transfer.
			0: No data request interrupt
			1: Data request interrupt occurs.

A002	0010	<u>MS</u>	DC_I	<u>DAT</u>			SD Memory Card Controller Data Register								0000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e								DA	TA							
Туре		RW														
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e		DATA														
Туре						-	-	R	W					-	-	
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	s) Mnemonic Name Description															
31:0	D DATA DATA						Reads/writes data from/to FIFO inside SD controller. Data access is in unit of 32 bits.									





A002	A0020014 <u>MSDC IOCON</u>								SD Memory Card Controller IO Control 010000C3 Register								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Nam e							SAMPLE DLY		FIX	DLY	SA MP ON	CR CD IS	CM DS EL	INT	TLH	DS W	
Туре							R	W	R	W	RW	RW	RW	R	W	RW	
Rese t							0	1	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam e	CM DR E					HI GH _S PE ED	DMA S	BUR T	SR CF G1	SR CF GO	ODCCFG1 ODC			DCCFC	30		
1ype Base	RW					RW	ĸ	vv	ĸw	ĸw		ĸw			ĸw		
t	0					0	0	0	1	1	0	0	0	0	1	1	
Bit(s)) Mn	emoni	ic		Nam	e]	Descri	ption							
25:24	SAN FIX	APLEI DLY	DLY		SAMF	PLEDL LY	Y		The rearound and Cl 00: 0-T 01: 1-T 10: 2-T 11: 3-T Fhe recycle at to SD at to	gister d dela C sta delay delay delay delay gister ffter cl	is use y cycle tus fo is use lock fi	ed for e betw r SD c ed for x high	SW to /een w ard. SW to 1 for th	select rite d select 1e hos	t the t ata en t the d st cont	urn Id bit Ielay roller	
								1	00: 0-T 01: 1-T 10: 2-T 11: 3-T	' delay delay delay delay delay							
21	SAN	APON			SAMF	ON		[2 1 (Data s sugges used a 0: Data	ample sted se nd 0 v sampl	e enab e tting i vhen 1 e enabl	le alw is 1 wl nultip le not a	ays on n en fe ole pha ilways (a. The edbac ase clo on	bit's k cloc ock is (k is used.	
								1	l: Data	sample	e enabl	e alway	ys on.				
20 CRCDIS CRCDIS								:	Switch	es off	data (CRC c	heck f	or SD	read	data	
								(0: CRC	check	is on.						
								1	1: CRC check is off.								
19	CM	DSEL			CMDS	SEL		J	Determines whether the host should delay 1-T								

Page 122 of 580



Bit(s)	Mnemonic	Name	Description
			to latch response from card
			0: Host latches response without 1-T delay.
			1: Host latches response with 1-T delay.
18:17	INTLH	INTLH	Selects latch timing for SDIO multi-block read interrupt
			00: Host latches INT at the second backend clock after the end bit of current data block from card is received. (default)
			01: Host latches INT at the first backend clock after the end bit of current data block from card is received.
			10: Host latches INT at the second backend clock after the end bit of current data block from card is received.
			11: Host latches INT at the third backend clock after the end bit of current data block from card is received.
16	DSW	DSW	Determines whether the host should latch data with 1-T delay or not. For SD card, this bit is suggested to be 0. For MSPRO cards, it is suggested to be 1.
			0: Host latches the data with 1-T delay.
			1: Host latches the data without 1-T delay.
15	CMDRE	CMDRE	Determines whether the host should latch response token (sent from card on CMD line) at rising edge or falling edge of serial clock. (T.B.D this bit is un-useful)
			0: Host latenes response at rising edge of serial clock
			1: Host latches response at falling edge of serial clock
10	HIGH_SPEED	HIGH_SPEED	For high-speed mode when internal sample clock is used. High-speed mode means that the SD/MMC serial bus clock rate is bigger than 25MHz. The default speed mode means that the SD/MMC serial bus clock rate is bigger than 25MHz.
			0. Default speed
			v. Deraun speen
a -			1: High speed
9:8	DMABURST	DMABURST	The register is used for SW to select burst type when data transfer by DMA.
			Note: Only single mode can support non-4N bytes data transfer in read operation.



Bit(s)	Mnemonic	Name	Description
			00: Single mode
			01: 4-beat incrementing burst
			10: 8-beat incrementing burst
			11: Reserved.
7	SRCFG1	SRCFG1	Output driving capability the pins DATO, DAT1, DAT2 and DAT3
			0: Fast slew rate
			1: Slow slew rate
6	SRCFGO	SRCFGO	Output driving capability the pins CMD/BS and SCLK
			0: Fast slew rate
			1: Slow slew rate
5:3	ODCCFG1	ODCCFG1	Output driving capability the pins DATO, DAT1, DAT2 and DAT3
			000: 4mA
			001: 8mA
			010: 12mA
			011: 16mA
2:0	ODCCFG0	ODCCFG0	Output driving capability the pins CMD/BS and SCLK
			000: 4mA
			001: 8mA
			010: 12mA
			011: 16mA

A002	0018	<u>MS</u>	DC_I	<u>1000</u>	<u>N1</u>		SD Memory Card Controller IO Control Register 1								00022022		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Nam e														PR CF G_ RS T_ WP	PRVA ST_	AL_R WP	
Туре														RW	R	W	
Rese t														0	1	0	

© 2015 - 2017 MediaTek Inc. Page 124 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam e		PR CF G_ CK	PRV.	AL_C K		PR CF G_ CM	PRV. N	AL_C M		PR CF G_ DA	PRV	AL_D A		PR CF G_I NS	PRV/ N	AL_I S	
Туре		RW	R	W		RW	R	W		RW	R	W		RW	RV	N	
Rese t		0	1	0		0	0	0		0	1	0		0	1	0	
Bit(s)	Mn	emoni	ic		Nam	e]	Descri	ption							
18	PRC	CFG_I	RST/V	VP	PRCF	G_RS1	ſ_WP]	Pull uj RST/W	o/dow VP. Th	n regi e defa	ster co nult va	onfigu lue is	iration 0.	ı for p	in	
								(): Pull enabled	up resi l.	istor in	the I/0	O pad o	of the p	in WP	is	
								1 6	: Pull enabled	down r l.	esistor	in the	I/O pa	nd of the pin WP is			
17:16	PRV	/AL_H	RST/V	VP	PRVA	L_RST	ſ_WP]]	Pull up/down register value for pin RST/WP. The default value is 10.								
								(00: Pull up resistor and pull pad of the pin WP are all disa					own resistor in the I/O led.			
								(01: Pull up/down resistor in the I/O pad of the value is 47k.						of the p	oin WP	
								1	0: Pull alue is	up/do 47k.	wn res	istor in	the I/	O pad o	of the p	oin WP	
					11: Pull up/down resistor in the L value is 23.5k.						the I/(O pad o	of the p	in WP			
14	PRO	CFG_C	СК		PRCFG_CK				Configures pull up/down register for pin CK. The default value is 0.								
								(0: Pull up resistor in the I/O pad of the pin CK is enabled.								
								1	1: Pull down resistor in the I/O pad of the pin CK is enabled.								
13:12	PRV	/AL_C	CK		PRVA	L_CK			Pull up/down register value for pin CLK. The default value is 10.								
								(00: Pul pad of t	l up res he pin	sistor a CLK a	nd pull re all di	l down isabled	resisto	r in the	e I/O	
								(\	01: Pull /alue is	up/do 47k.	wn res	istor in	the I/	O pad o	of the p	oin CLK	
								1 V	0: Pull alue is	up/do 47k.	wn res	istor in	the I/	O pad o	of the p	oin CLK	
								1 V	1: Pull alue is	up/do 23.5k.	wn res	istor in	the I/(O pad o	of the p	in CLK	
10	PRCFG_CM				PRCF	G_CM			Config CM. Tl	ures p 1e def	oull uj ault v	p/dow alue is	n regi ; 0.	ster fo	or the	pin	

0: Pull up resistor in the I/O pad of the pin CM is

© 2015 - 2017 MediaTek Inc.



Bit(s)	Mnemonic	Name	Description
			enabled.
			1: Pull down resistor in the I/O pad of the pin CM is enabled.
9:8	PRVAL_CM	PRVAL_CM	Pull up/down register value for pin CMD/BS. The default value is 00.
			00: Pull up resistor and pull down resistor in the I/O pad of the pin CMD/BS are all disabled.
			01: Pull up/down resistor in the I/O pad of the pin CMD/BS value is 47k.
			10: Pull up/down resistor in the I/O pad of the pin CMD/BS value is 47k.
			11: Pull up/down resistor in the I/O pad of the pin CMD/BS value is 23.5k.
6	PRCFG_DA	PRCFG_DA	Configures pull up/down register for pin DATO, DAT1, DAT2, DAT3. The default value is 0.
			0: Pull up resistor in the I/O pad of the pin DAT is enabled.
			1: Pull down resistor in the I/O pad of the pin DAT is enabled.
5:4	PRVAL_DA	PRVAL_DA	Pull up/down register value for pin DATO, DAT1, DAT2, DAT3. The default value is 10.
			00: Pull up resistor and pull down resistor in the I/O pad of the pin DAT are all disabled.
			01: Pull up/down resistor in the I/O pad of the pin DAT value is 47k.
			10: Pull up/down resistor in the I/O pad of the pin DAT value is 47k.
			11: Pull up/down resistor in the I/O pad of the pin DAT value is 23.5k.
2	PRCFG_INS	PRCFG_INS	Configures pull up/down register for pin INS. The default value is 0
			0: Pull up resistor in the I/O pad of the pin WP is enabled.
			1: Pull down resistor in the I/O pad of the pin WP is enabled.
1:0	PRVAL_INS	PRVAL_INS	Pull up/down register value for pin INS. The default value is 10.
			00. Pull up resistor and pull down resistor in the $I/0$

00: Pull up resistor and pull down resistor in the $\rm I/O$ pad of the pin INS are all disabled.





Bit(s)	Mnemonic	Name	Description
			01: Pull up/down resistor in the I/O pad of the pin INS value is 47k.
			10: Pull up/down resistor in the I/O pad of the pin INS value is 47k.
			11: Pull up/down resistor in the I/O pad of the pin INS value is 23.5k.

A002	0020	<u>SD</u>	<u>C_CF</u>	<u>G</u>	SD Memory Card Controller Configuration Register										000	08000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e				DT	OC				WDOD SDI O						MD LE N	SIE N
Туре				R	W				RW						RW	RW
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e		BSY	DLY				BLKLEN									
Туре		R	W							R	W					
Rese t	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s) Mnemonic Name]	Descri	ption							

			•
31:24	DTOC	DTOC	Data timeout counter. The period from finish of the initial host read command or the last read data block in a multiple block read operation to the start bit of the next read data block requires at least two serial clock cycles. The counter is used to extend the period (Read Data Access Time) in unit of 65,536 serial clocks. See the register field description of the register bit RDINT for reference.
			00000000: Extend 65,536 more serial clock cycle.
			00000001: Extend 65,536x2 more serial clock cycles.
			00000010: Extend 65,536x3 more serial clock cycles.
			00000011~1111110:
			11111111: Extend 65,536x 256 more serial clock cycles.
23:20	WDOD	WDOD	Write data output delay. The period from finish of the response for the initial host write command or the last write data block in a multiple block write operation to the start bit of the next write data block requires at least two serial clock cycles. The register field is used to extend the period (Write Data Output Delay) in unit of one serial clock.



Bit(s)	Mnemonic	Name	Description
			0000: No extension
			0001: Extend one more serial clock cycle.
			0010: Extend two more serial clock cycles.
			0011~1110:
			1111: Extend fifteen more serial clock cycles.
19	SDIO	SDIO	Enables SDIO
			0: SDIO mode is disabled.
			1: SDIO mode is enabled.
17	MDLEN	MDLEN	Enables multiple data line. The register can be enabled only when SD memory card is applied and detected by software application. It is the responsibility of the application to program the bit correctly when a MultiMediaCard is applied. If a MultiMediaCard is applied and 4- bit data line is enabled, the 4 bits will be outputted every serial clock. Therefore, data integrity will fail.
			0: 4-bit data line is disabled.
			1: 4-bit data line is enabled.
16	SIEN	SIEN	Enables serial interface. It should be enabled as soon as possible before any command.
			0: Serial interface for SD is disabled.
			1: Serial interface for SD is enabled.
15:12	BSYDLY	BSYDLY	The register field is only valid for the commands with R1b response. If the command has a response of R1b type, SD controller must monitor the data line 0 for card busy status from the bit time that is two serial clock cycles after the command end bit to check if operations in SD memory card have finished. The register field is used to expand the time between the command end bit and end of detection period to detect card busy status. If time is up and there is no card busy status on data line 0, the controller will abandon the detection.
			0000: No extension
			0001: Extend one more serial clock cycle.
			0010: Extend two more serial clock cycles.
			0011~1110:





Bit(s)	Mnemonic	Name	Description
		<u></u>	1111: Extend fifteen more serial clock cycles.
11:0	BLKLEN	BLKLEN	It refers to Block Length. The register field defines the length of one block in unit of byte in a data transaction. The maximum value of block length is 2048 bytes.
			00000000000: Reserved.
			00000000001: Block length is 1 byte.
			00000000010: Block length is 2 bytes.
			00000000011~0111111110:
			011111111111: Block length is 2047 bytes.
			100000000000: Block length is 2048 bytes.

A002	A0020024 <u>SDC_CMD</u>						SD Memory Card Controller Command Register									0000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Nam e																CM DF AIL		
Туре																RW		
Rese t																0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam e	INT C	ST OP	RW	DT	YPE	ID RT	RSPTYP EA K						CN	4D				
Туре	RW	RW	RW	R	W	RW		RW		RW			R	W				
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
16	CMDFAIL	CMDFAIL	If 4-bit SDIO mode is enabled, when CMD/DAT error occurs, set up this bit to select whether to "wait stop command" or "wait data state machine idle".
			0: Wait stop command
			1: Wait data state machine idle
15	INTC	INTC	Indicates if the command is GO_IRQ_STATE. If the command is GO_IRQ_STATE, the period between command token and response token will not be limited.
			0: The command is not GO_IRQ_STATE.

© 2015 - 2017 MediaTek Inc.

Page 129 of 580



Bit(s)	Mnemonic	Name	Description
			1: The command is GO_IRQ_STATE.
14	STOP	STOP	Indicates if the command is a stop transmission command.
			0: The command is not a stop transmission command.
			1: The command is a stop transmission command.
13	RW	RW	Defines the command is a read command or write command. The register bit is valid only when the command will cause a transaction with data token.
			0: The command is a read command.
			1: The command is a write command.
12:11	DTYPE	DTYPE	Defines data token type for the command
			00: No data token for the command
			01: Single block transaction
			10: Multiple block transaction. That is, the command is a multiple block read or write command.
			11: Stream operation. It should only be used when a MultiMediaCard is applied.
10	IDRT	IDRT	Identification response time. The register bit indicates if the command has a response with NID (i.e. 5 serial clock cycles as defined in SD Memory Card Specification Part 1 Physical Layer Specification version 1.0) response time. The register bit is valid only when the command has a response token. Thus the register bit must be set to '1' for CMD2 (ALL_SEND_CID) and ACMD41 (SD_APP_OP_CMD).
			0: Otherwise.
			1: The command has a response with NID response time.
9:7	RSPTYP	RSPTYP	Defines response type for the command. For commands with R1 and R1b response, the register SDC_CSTA (not SDC_STA) will be updated after response token is received. This register SDC_CSTA contains the status of the SD and will be used as response interrupt sources.
			Note: If CMD7 is used with all 0's RCA, RSPTYP must be "000". Command "GO_TO_IDLE" also has RSPTYP='000'.





Bit(s)	Mnemonic	Name	Description
			000: There is no response for the command. For instance, broadcast command without response and GO_INACTIVE_STATE command.
			001: The command has R1 response. R1 response token is 48-bit.
			010: The command has R2 response. R2 response token is 136-bit.
			011: The command has R3 response. Even though R3 is 48-bit response, it does not contain CRC checksum.
			100: The command has R4 response. R4 response token is 48-bit. (only for MMC)
			101: The command has R5 response. R5 response token is 48-bit. (only for MMC)
			110: The command has R6 response. R6 response token is 48-bit.
			111: The command has R1b response. If the command has a response of R1b type, SD controller must monitor the data line 0 for card busy status from the bit time that is two or four serial clock cycles after the command end bit to check if operations in SD memory card have finished. There are two cases for detection of card busy status. The first case is that the host stops the data transmission during an active write data transfer. The card will assert busy signal after the stop transmission command end bit followed by four serial clock cycles. The second case is that the card is in idle state or under a scenario of receiving a stop transmission command between data blocks when multiple block write command is in progress. The register bit is valid only when the command has a response token.
6	BREAK	BREAK	Aborts pending MMC GO_IRQ_MODE command. It is only valid for a pending GO_IRQ_MODE command waiting for MMC interrupt response.
			0: Other fields are valid.
			1: Break a pending MMC GO_IRQ_MODE command in the controller. Other fields are invalid.
5:0	CMD	CMD	SD memory card command. Total 6 bits.





A002	A0020028 <u>SDC ARG</u>						SD M Regis	lemo ster	ry Ca	rd Co	ntrol	ler Aı	gum	ent	000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e								AI	RG							
Туре								R	W							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e								AI	RG							
Туре								R	W							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)) Mno	emoni	ic		Nam	e]	Descri	ption						
31:0	31:0 ARG ARG Contains argument of SD me command								D me	mory	card					

A002002C <u>SDC_STA</u>							SD M Regis		00000000							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e																
Туре																
Rese t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	WP											FE DA TB US Y	FE CM DB US Y	BE DA TB US Y	BE CM DB US Y	BE SD CB US Y
Туре	RO											RO	RO	RO	RO	RO
Rese t	0											0	0	0	0	0

Bit(s) Mnemonic Name Description WP Detects the status of Write Protection switch on 15 WP SD memory card. The register bit shows the status of Write Protection switch on SD memory card. There is no default reset value. The pin WP (Write Protection) is also only useful while the controller is configured for SD memory card. 1: Write Protection switch on. It means that memory

card is desired to be write-protected.

0: Write Protection switch off. It means that memory card is writable.

© 2015 - 2017 MediaTek Inc.

Page 132 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.





Bit(s)	Mnemonic	Name	Description
4	FEDATBUSY	FEDATBUSY	Indicates if any transmission is going on DAT line on SD bus. This bit indicates directly the CMD line at card clock domain. For those commands without data but still involving DAT line, the register bit is useless. For example, if an Erase command is issued, checking if the register bit is '0' before issuing the next command with data will not guarantee that the controller is idle. In this situation, use the register bit BESDCBUSY.
			0: No transmission is going on DAT line on SD bus.
			1: There exists transmission going on DAT line on SD bus.
3	FECMDBUSY	FECMDBUSY	Indicates if any transmission is going on CMD line on SD bus. This bit indicates directly the CMD line at card clock domain.
			0: No transmission is going on CMD line on SD bus.
			1: There exists transmission going on CMD line on SD bus.
2	BEDATBUSY	BEDATBUSY	Indicates if any transmission is going on DAT line on SD bus.
			0: Backend SDC controller gets the info that no transmission is going on DAT line on SD bus.
			1: Backend SDC controller gets the info that there exists transmission going on DAT line on SD bus.
1	BECMDBUSY	BECMDBUSY	Indicates if any transmission is going on CMD line on SD bus. This bit shows backend controller's CMD busy state. The busy state is sync from card clock domain to bus clock domain.
			0: Backend SDC controller gets the info that no transmission is going on CMD line on SD bus.
			1: Backend SDC controller gets the info that there exists transmission going on CMD line on SD bus.
0	BESDCBUSY	BESDCBUSY	Indicates if SD controller is busy, i.e. any transmission is going on CMD or DAT line on SD bus. This bit shows backend controller's SDC busy state. The busy state is sync from card clock domain to bus clock domain.
			0: Backend SD controller is idle.
			1: Backend SD controller is busy.



A002	0020030 <u>SDC_RESP0</u>			<u>SPO</u>			SD M Regis	lemo: ster O	ry Cai	rd Co	ntrol	ler Ro	espon	ise	000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e					-	-		RESP	_31_0			-		-	-	
Туре								R	0							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e								RESP	_31_0							
Туре								R	0							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)) Mne	emoni	ic		Nam	e]	Descri	ption						
31:0	RES	P[31:	0]		RESP	_31_0										

A0020	0034	<u>SD</u>	C_RE	<u>SP1</u>	Register 1								se	0000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e								RESP_	_63_32	;						
Туре		RO														
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e								RESP_	_63_32	;						
Туре								R	0							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description	

31:0 **RESP[63:32]** RESP_63_32

A0020038 SDC_RESP2 **SD Memory Card Controller Response Register 2** Bit 25 24 23 Nam RESP_95_64 e RO Туре Rese t Bit Nam RESP_95_64 e RO Туре Rese t

© 2015 - 2017 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Mnemonic	Name	Description
31:0	RESP[95:64]	RESP_95_64	

A0020	A002003C <u>SDC RESP3</u>						SD M Regis	lemo ster 3	ry Ca	rd Co	ntrol	ler Ro	espon	ise	000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e]	RESP_	127_9	6						
Туре								R	0							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e		RESP_127_96														
Туре								R	0							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)) Mne	emoni	ic		Nam	e]	Descri	ption						
31:0	RES	5P[127	7:96]		RESP	_127_9	96									

A0020040 <u>SDC CMDSTA</u> SD Memory Card Controller Command 00000000 Status Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam																
е																
Туре																
Rese t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10		10	1~	11	10	5	0	1	0	0	Т	0	~	1	•
Nam e			10	12	11	10	5	0	,			1		RS PC RC ER R	CM DT O	CM DR DY
Nam e Type	10		10	12		10	5	5				T	0	RS PC RC ER R RC	CM DT O RC	CM DR DY RC

Bit(s)	Mnemonic	Name	Description
2	RSPCRCERR	RSPCRCERR	CRC error on CMD detected. 1 indicates that SD controller detects a CRC error after reading a response from the CMD line.

0: Otherwise

1: SD controller detects a CRC error after reading a response from the CMD line.

© 2015 - 2017 MediaTek Inc.





Bit(s)	Mnemonic	Name	Description
1	СМДТО	СМДТО	Timeout on CMD detected. 1 indicates that SD controller detects a timeout condition while waiting for a response on the CMD line.
			0: Otherwise
			1: SD controller detects a timeout condition while waiting for a response on the CMD line.
0	CMDRDY	CMDRDY	For command without response, the register bit will be '1' once the command is completed on SD bus. For command with response, the register bit will be '1' whenever the command is issued onto SD bus and its corresponding response is received without CRC error.
			0: Otherwise

1: Command with/without response finish successfully without CRC error.

A002	0044	<u>SD</u>	C_DA	TSTA	<u> </u>		SD M Statu	0000000									
Bit	31	30	29	28	27	26	25	25 24 23 22 21 20 19 18									
Nam e																	
Туре																	
Rese t																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam e										DATC	RCERF	e			DA TT O	BL KD ON E	
Туре										F	RC				RC	RC	
Rese t							0	0	0	0	0	0	0	0	0	0	
Bit(s) Mne DAT	emon CRC	ic ERR		Nam DATC	e CRCER	R		Descri CRC e contro readin signal data to D: Othe	iption rror o bller d ng a bl ed a C o the I erwise	n DAT etecte ock of RC er DAT li	f detec d a CI data : ror af ne.	cted. 1 RC err from t ter wr	l indic for for the DA iting a	ates tl bit n AT line a blocl	hat SD after e or SD k of	

1: SD controller detects a CRC error after reading a block of data from the DAT line or SD signaled a CRC error after writing a block of data to the DAT line.

Note that: n is $7 \sim 0$ for 8-bits mode, each bit read and clear individually.

1 **DATTO**

DATTO

Timeout on DAT detected. 1 indicates that SD controller detected a timeout condition while

© 2015 - 2017 MediaTek Inc.

Page 136 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Mnemonic	Name	Description
		waiting for data token on the DAT line.
		0: Otherwise
		1: SD controller detects a timeout condition while waiting for data token on the DAT line.
BLKDONE	BLKDONE	Indicates the status of data block transfer
		0: Otherwise
		1: A data block is successfully transferred.
	Mnemonic BLKDONE	Mnemonic Name BLKDONE BLKDONE

A0020	0048	SD	<u>C_CS</u>	ТA	SD Memory Card Status Register										0000000	
Bit	31	<u>30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</u>												16		
Nam e	CSTA_31_0															
Туре	RC															
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e								CSTA	_31_0							
Туре								R	2C							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Bit(s) Mnemonic Name Description															
31:0	31:0 CSTA [31:0]					CSTA_31_0										

A002	004C	<u>SD</u>	C_{IR}	QMAS	<u>SK0</u>		SD M	lemo	ry Ca	r d IR (Q Ma	sk Re	gistei	ster 0 000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Nam	IROMASK 31 0																	
е	INWIADA_31_0																	
Туре	RW																	
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam e	IRQMASK_31_0																	
Туре								R	W									
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit(s)	Bit(s) Mnemonic Name Description																	


MT2533D Reference Manual

Bit(s)	Mnemonic	Name	Description
31:0	IRQMASK [31:0]	IRQMASK_31_0	

A002	0050	<u>SD</u>	C_IR	QMAS	<u>5K1</u>		SD Memory Card IRQ Mask Register 1							r 1	0000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e		IRQMASK_63_32														
Туре		RW														
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e		IRQMASK_63_32														
Туре								R	W							
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
31:0 IRQMASK [63:32] IRQMASK_63_32																

A002	0054	<u>SD</u>	[O_C]	FG			SDIO) Cont	figura	ation	Regis	ster			0000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam																
е																
Туре																
Rese																
D:4	15	14	19	19	11	10	0	0	7	C	F	4	2	9	1	0
DIL	15	14	15	12	11	10	9	0	1	0	Э	4	ა	2	1	0
Nam e											DIS SE L		INT CS EL	DS BS EL		INT EN
Туре											RW		RW	RW		RW
Rese t											0		0	0		0

Bit(s)	Mnemonic	Name	Description
5	DISSEL	DISSEL	Selects data block interrupt source
			0: The host will detect SDIO interrupt during interrupt period between two data blocks of multiple block data access.
			1: The host will ignore SDIO interrupt during interrupt period between two data blocks of multiple block data access.
3	INTCSEL	INTCSEL	Selects interrupt control





Bit(s)	Mnemonic	Name	Description
			0: The host detects DAT1 low as SDIO interrupt.
			1: The host detects DAT3/DAT2/DAT1/DAT0 4'b1101 as SDIO interrupt.
2	DSBSEL	DSBSEL	Selects data block start bit
			0: Use data line 0 as start bit of data block and other data lines are ignored.
			1: Start bit of a data block is received only when data line 0-3 all become low.
0	INTEN	INTEN	Enables interrupt for SDIO
			0: Disable
			1: Enable

A002	0058	<u>SD</u>	10_S7	ГA			SDIC) Stat	us Re	giste	r				000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e																
Туре																
Rese t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e																IR Q
Туре																RO
Rese t																0
Bit(s) Mne	mon	ic			e]	Descri	ption	unt or	ists o	n tha	lata li	no F	for
U	0 IRQ IRQ								examp bit dat high, t goes h	interr ole, du a line his bi igh fro	upt ex ring t mode t will l om lov	he int be int becom w, this	n the c errup DAT1/ ne 1 fro s bit w	tata 11 t perio /5 goe om 0. ill bec	ne. F, od, in s low I, if D. come (tor the 1 - from AT1/5) from

0: There is no SDIO interrupt existing on the data line.

1: There is SDIO interrupt existing on the data line.



31	30	29	28	97	00										
				61	26	25	24	23	22	21	20	19	18	17	16
		CM D_ RE D													
		RW													
		0													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DA T_ RE D						CL KP AD _R ED	CL K_ LA TC H						
		10.00						10.00	10.00						
		0						0	0						
) Mn	emoni	ic		Nam	e]	Descri	ption						
CMI DAT	D_RE	D		CMD_ DAT_	_RED			Detern Dutput of inte CLK_I D: Inter I: Inter L: Inter Detern latche sample	nines t is lat rnal c ATCF nal clo nal clo nines d at fa e clocl	comm ched a lock (I = 1) ck risin ck fallin input lling a c (only	nand r nt falli only e ng edge ng edge data f edge o y effec	espon ng edg ffectiv e to late e to late rom c r risin ctive w	ise fro ge or 1 ve who ch resp ch resp ch resp ag edg vhen C	om car rising onse onse utput i e of in CLK_L	d edge is ternal ATCH
CLF	(PAD_	_RED		CLKP	AD_RI	ED	: []]]]]]]]]]]]]]]]]]	0: Internal clock rising edge to latch data 1: Internal clock falling edge to latch data Determines input data from card is latch falling edge or rising edge of the feedbac from pad. The suggested setting is 0 for SD/eMMC serial clock is less than 25MH for SD serial clock is higher than 25MH effective when CLK_LATCH = 0)							ed at c clock z and 1 (only
CLF	LAT	сн		CLK_	LATCH	ł		D: Inter data/re data/re data/re Detern card. 7 D: Inter data/re	nal fee sponse nal fee sponse nines The su nal fee sponse nal clo	dback dback o which ggest dback from o ck is us	clock r clock fa clock is clock is clock is card.	ising e Illing e to lat ing is s used t	dge to dge to ich da O. to latch	latch latch ta froi 1 ponse f	n ìrom
	Mnd CMI DAT	Mnemoni CMD_RE	RW 0 Mnemonic CMD_RED DAT_RED CLKPAD_RED CLK_LATCH	RW 0 0 0 Mnemonic 0 CMD_RED 0 DAT_RED 0 CLKPAD_RED 0 CLK_LATCH 0	RW 0 Image: state	RW 0 Image: Comparison of the second se	RW 0 Image: Constraint of the second o	RW O I I I 0 0 I I I I Mnemonic Name I I I I CMD_RED CMD_RED CMD_RED I I I DAT_RED DAT_RED DAT_RED I I I CLKPAD_RED CLKPAD_RED CLKPAD_RED I I CLK_LATCH CLK_LATCH I I I I	RW RW RW RW RW RW RW RW 0 Mnemonic Name Descrit Gescrit CMD_RED CMD_RED Deterr Output <of finte<="" th=""> CLK_L O: Inter DAT_RED DAT_RED DAT_RED DAT_RED Deterr 1: Inter CLKPAD_RED CLKPAD_RED CLKPAD_RED Deterr 1: Inter CLK_LATCH CLK_LATCH CLK_LATCH Deterr 1: Inter CLK_IATCH CLK_LATCH CLK_IATCH Deterr 1: Inter</of>	RW RU RU <t< th=""><th>RW RW RW RW RW 0 0 0 0 0 0 0 Mnemonic Name Description CMD_RED CMD_RED Determines commony output is latched a of internal clock (of CLK_LATCH = 1) 0: Internal clock falling of inte</th><th>RW RW Re Re Re <th< th=""><th>RW RW RW RW RW 0 0 0 0 0 0 0 Mnemonic Name Description CMD_RED CMD_RED Determines command responoutput is latched at falling edg of internal clock (only effective CLK_LATCH = 1) 0: Internal clock falling edge to late 1: DAT_RED DAT_RED Determines input data from clatched at falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin edge to late fbr:spin CLKPAD_RED Determines input data from clating edge or falling edge or risin edge to late fbr:spin CLKPAD_RED Determines input data from clating edge or falling edge or falling edge or rising edge of falling edge or rising edge or falli</th><th>RW RW Re Re Re <th< th=""><th>RW RW RU <th< th=""></th<></th></th<></th></th<></th></t<>	RW RW RW RW RW 0 0 0 0 0 0 0 Mnemonic Name Description CMD_RED CMD_RED Determines commony output is latched a of internal clock (of CLK_LATCH = 1) 0: Internal clock falling of inte	RW Re Re Re <th< th=""><th>RW RW RW RW RW 0 0 0 0 0 0 0 Mnemonic Name Description CMD_RED CMD_RED Determines command responoutput is latched at falling edg of internal clock (only effective CLK_LATCH = 1) 0: Internal clock falling edge to late 1: DAT_RED DAT_RED Determines input data from clatched at falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin edge to late fbr:spin CLKPAD_RED Determines input data from clating edge or falling edge or risin edge to late fbr:spin CLKPAD_RED Determines input data from clating edge or falling edge or falling edge or rising edge of falling edge or rising edge or falli</th><th>RW RW Re Re Re <th< th=""><th>RW RW RU <th< th=""></th<></th></th<></th></th<>	RW RW RW RW RW 0 0 0 0 0 0 0 Mnemonic Name Description CMD_RED CMD_RED Determines command responoutput is latched at falling edg of internal clock (only effective CLK_LATCH = 1) 0: Internal clock falling edge to late 1: DAT_RED DAT_RED Determines input data from clatched at falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin sample clock (only effective v = 1) 0: Internal clock falling edge or risin edge to late fbr:spin CLKPAD_RED Determines input data from clating edge or falling edge or risin edge to late fbr:spin CLKPAD_RED Determines input data from clating edge or falling edge or falling edge or rising edge of falling edge or rising edge or falli	RW Re Re Re <th< th=""><th>RW RW RU <th< th=""></th<></th></th<>	RW RU RU <th< th=""></th<>



Bit(s) Mnemonic

Name

Description

A002	0098	DA'	<u>г_сн</u>	IECK.	<u>SUM</u>		MSD	C Rx	Rx Data Check Sum Register						00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Nam e		DAT_CHECKSUM															
Туре								R	W								
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam e		DAT_CHECKSUM															
Туре								R	W								
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit(s)) Mne	emoni	ic		Nam	e]	Descri	iption							
31:0		DAT_CHE						ŗ	Гhe ch	iecksu	ım alg	orithi	n is 32	2 bit's	XOR.		



11. USB2.0 High-Speed Device Controller

11.1. General Description

USB20 controller supports HS (480M)/FS (12M)/LS (1.5M). The USB controller is configured for supporting 2 endpoints to receive packets and four endpoints to send packets except for endpoint 0. These endpoints can be individually configured in the software to handle either Bulk transfers, Interrupt transfers or Isochronous transfers. There are four DMA channels, and the embedded RAM size is configurable up to 3264 bytes. The embedded RAM can be dynamically configured to each endpoint.

11.1.1. Features

Feature	Description
Speed	HS (480M)/FS (12M)/LS (1.5M)
Enhanced feature	Generic device
Endpoint	4 TX, 2 RX
DMA channel	4
Embedded RAM	3264

11.1.2. Programming Guide

DMA: USB20 includes a multi-channel DMA controller, configurable for up to 4 channels. This DMA controller supports two DMA modes, referred to as DMA Modes 0 and 1. When operating in DMA Mode 0, the DMA controller can only be programmed to load/unload one packet, so processor intervention is required for each packet transferred over the USB. This mode can be used with any endpoint, whether it uses Control, Bulk, Isochronous, or Interrupt transactions. When operating in DMA Mode 1, the DMA controller can be programmed to load/unload a complete bulk transfer (which can be many packets). Once set up, the DMA controller will load/unload all packets of the transfer, interrupting the processor only when the transfer has completed. DMA Mode 1 can only be used with endpoints that use Bulk transactions. Each channel can be independently programmed for the selected operating mode. (For detailed register information, refer to USB20 MAC register map.)







Figure 11-1. Multiple packet RX flow (known size)







Figure 11-2. Multiple packet RX flow (unknown size)



11.1.3. Block Diagram



Figure 11-3. Block diagram

11.2. Register Definition

Module name: Unified_USB Base address: (+A0900000h)

Address	Name	Widt h	Register Function
A0900000	FADDR	8	Function Address Register (Device mode only)
A0900001	POWER_PERI	8	Power Management Register
A0900002	<u>INTRTX</u>	16	Tx Interrupt Status Register
A0900004	<u>INTRRX</u>	16	Rx Interrupt Status Register
A0900006	<u>INTRTXE</u>	16	Tx Interrupt Enable Register
A0900008	<u>INTRRXE</u>	16	Rx Interrupt Enable Register
A090000A	<u>INTRUSB</u>	8	Common USB Interrupt Register
A090000B	<u>INTRUSBE</u>	8	Common USB Interrupt Enable Register
A090000C	FRAME	16	Frame Number Register
A090000E	<u>INDEX</u>	8	Endpoint Selection Index Register
A090000F	TESTMODE	8	Test Mode Enable Register
A0900010	<u>TXMAP</u>	16	TXMAP Register
A0900012	TXCSR_PERI	16	Tx CSR Register
A0900016	RXCSR PERI	16	RX CSR Register
A0900018	<u>RXCOUNT</u>	16	Rx Count Register
A090001A	<u>TXTYPE</u>	8	TxType Register
A090001B	TXINTERVAL	8	TxInterval Register
A090001C	RXTYPE	8	RxType Register
A090001D	RXINTERVAL	8	RxInterval Register

© 2015 - 2017 MediaTek Inc. Page This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.

Page 145 of 580



A090001F	FIFOSIZE	8	Configured FIFO Size Register
A0900020	FIFO0	32	USB Endpoint 0 FIFO Register
A0900024	<u>FIF01</u>	32	USB Endpoint 1 FIFO Register
A0900028	FIFO2	32	USB Endpoint 2 FIFO Register
A0900060	DEVCTL	8	Device Control Register
A0900061	PWRUPCNT	8	Power Up Counter Register
A0900062	TXFIFOSZ	8	Tx FIFO Size Register
A0900063	RXFIFOSZ	8	Rx FIFO Size Register
A0900064	TXFIFOADD	16	Tx FIFO Address Register
A0900066	RXFIFOADD	16	Rx FIFO Address Register
A090006C	HWCAPS	16	Hardware Capability Register
A090006E	HWSVERS	16	Version Register
A0900070	BUSPERF1	16	USB Bus Performance Register 1
A0900072	BUSPERF2	16	USB Bus Performance Register 2
A0900074	BUSPERF3	16	USB Bus Performance Register 3
A0900078	EPINFO	8	Number of Tx and Rx Register
A0900079	RAMINFO	8	Width of RAM and Number of DMA Channel Register
A090007A	LINKINFO	8	Delay to be Applied Register
A090007B	VPLEN	8	Vbus Pulsing Charge Register
A090007C	HS EOF1	8	Time Buffer Available on HS Transaction Register
A090007D	FS_EOF1	8	Time Buffer Available on FS Transaction Register
A090007E	LS_EOF1	8	Time Buffer Available on LS Transaction Register
A090007F	RST_INFO	8	Reset Information Register
A0900080	RXTOG	16	Rx Data Toggle Set/Status Register
A0900082	RXTOGEN	16	Rx Data Toggle Enable Register
A0900084	<u>TXTOG</u>	16	Tx Data Toggle Set/Status Register
A0900086	TXTOGEN	16	Tx Data Toggle Enable Register
A09000A0	USB_L1INTS	32	USB Level 1 Interrupt Status Register
A09000A4	USB_L1INTM	32	USB Level 1 Interrupt Mask Register
A09000A8	USB_L1INTP	32	USB Level 1 Interrupt Polarity Register
A09000AC	USB_L1INTC	32	USB Level 1 Interrupt Control Register
A0900102	CSR0_PERI	16	EPO Control Status Register
A0900108	<u>COUNTO</u>	16	EPO Received Bytes Register
A090010A	<u>Type0</u>	8	EPO Type Register
A090010B	NAKLIMTO	8	NAK Limit Register
A090010C	SRAMCONFIG SIZE	16	SRAM Size Register
A090010E	HBCONFIGDA TA	8	High Bind-width Configuration Register
A090010F	CONFIGDATA	8	Core Configuration Register
A0900110	TX1MAP	16	TX1MAP Register
A0900112	TX1CSR_PERI	16	Tx1 CSR Register
A0900114	RX1MAP	16	RX1MAP Register
A0900116	RX1CSR PERI	16	RX1 CSR Register
A0900118	RX1COUNT	16	Rx1 Count Register
A090011A	TX1TYPE	8	Tx1Type Register
A090011B	TX1INTERVAL	8	Tx1Interval Register

Module name: Unified_USB Base address: (+A0900000h)

© 2015 - 2017 MediaTek Inc.



Module name: Unified_USB Base address: (+A0900000h)

A090011C	RX1TYPE	8	Rx1Type Register
A090011D	RX1INTERVAL	8	Rx1Interval Register
A090011F	FIFOSIZE1	8	EP1 Configured FIFO Size Register
A0900120	TX2MAP	16	TX2MAP Register
A0900122	TX2CSR_PERI	16	Tx2 CSR Register
A0900124	RX2MAP	16	RX2MAP Register
A0900126	RX2CSR_PERI	16	RX2 CSR Register
A0900128	<u>RX2COUNT</u>	16	Rx2 Count Register
A090012A	<u>TX2TYPE</u>	8	Tx2Type Register
A090012B	TX2INTERVAL	8	Tx2Interval Register
A090012C	<u>RX2TYPE</u>	8	Rx2Type Register
A090012D	<u>RX2INTERVA</u> <u>L</u>	8	Rx2Interval Register
A090012F	FIFOSIZE2	8	EP2 Configured FIFO Size Register
A0900130	TX3MAP	16	TX3MAP Register
A0900132	TX3CSR_PERI	16	Tx3 CSR Register
A090013A	TX3TYPE	8	Tx3Type Register
A090013B	TX3INTERVAL	8	Tx3Interval Register
A090013F	FIFOSIZE3	8	EP3 Configured FIFO Size Register
A0900140	TX4MAP	16	TX4MAP Register
A0900142	TX4CSR PERI	16	Tx4 CSR Register
A090014A	<u>TX4TYPE</u>	8	Tx4Type Register
A090014B	<u>TX4INTERVA</u> <u>L</u>	8	Tx4Interval Register
A090014F	<u>FIFOSIZE4</u>	8	EP4 Configured FIFO Size Register
A0900200	DMA INTR	32	DMA Interrupt Status Register
A0900204	DMA_CNTL_0	16	DMA Channel 0 Control Register
A0900208	<u>DMA_ADDR_</u>	32	DMA Channel 0 Address Register
A090020C	DMA_COUNT _0	32	DMA Channel 0 Byte Count Register
A0900210	<u>DMA_LIMITE</u> <u>R</u>	32	DMA Limiter Register
A0900214	DMA_CNTL_1	16	DMA Channel 1 Control Register
A0900218	DMA_ADDR_1	32	DMA Channel 1 Address Register
A090021C	<u>DMA_COUNT</u>	32	DMA Channel 1 Byte Count Register
A0900220	DMA_CONFIG	32	DMA Configuration Register
A0900224	DMA CNTL 2	16	DMA Channel 2 Control Register
A0900228	<u>DMA_ADDR_</u>	32	DMA Channel 2 Address Register
A090022C	DMA_COUNT _2	32	DMA Channel 2 Byte Count Register
A0900234	DMA_CNTL_3	16	DMA Channel 3 Control Register
A0900238	DMA_ADDR3	32	DMA Channel 3 Address Register
A090023C	<u>DMA_COUNT</u> _ <u>3</u>	32	DMA Channel 3 Byte Count Register
A0900304	EP1RXPKTCO UNT	16	EP1 RxPktCount Register



FUNCTION_ADDRE

SS

6:0

Module name: Unified_USB Base address: (+A0900000h)

A0900308	<u>EP2RXPKTCO</u> <u>UNT</u>	16	EP2 RxPktCount Register
A0900604	<u>TM1</u>	16	Test Mode 1 Register
A0900608	<u>HWVER_DAT</u> <u>E</u>	32	HW Version Control Register
A0900684	SRAMA	32	SRAM Address Register
A0900688	SRAMD	32	SRAM Data Register
A0900690	RISC_SIZE	32	RISC Size Register
A0900700	<u>RESREG</u>	32	Reserved Register
A0900730	OTG20 CSRL	8	OTG20 Related Control Register L
A0900731	OTG20_CSRH	8	OTG20 Related Control Register H

A0900 0	00	Ē	ADD	<u>R</u>	Function Address Register (Device mode only)														
Bit	15	14	13	12	12 11 10 9 8 7 6 5 4 3 2 1										1		0		
Name											DDRE	SS							
Туре										RW									
Reset										0	0		0						
Bit(s)		Na	me							Descr	riptio	n							
					FAddr is an 8-bit register that should be written with the 7-bit address of t peripheral part of the transaction. When the USB2.0 controller is used in								f tł in	he					

peripheral part of the transaction. When the USB2.0 controller is used in Peripheral mode (DevCtl.bit2=0), this register should be written with the address received through a SET_ADDRESS command, which will then be used for decoding the function address in subsequent token packets. When the USB2.0 controller is used in host mode (DevCtl.bit2=1), function address will be configured by TXFUNCADDR and RXFUNCADDR.

A0900	0001	<u>POV</u>	VER_ I	<u>PER</u>		Power Management Register										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									ISO UP DA TE	SO FTC ON N	HS EN AB	HS MO DE	RE SET	RE SU ME	SU SPE ND MO DE	EN AB LES US PE ND M
Туре									RW	RW	RW	RU	RU	RW	RU	RW
Reset									0	0	1	0	0	0	0	0

Bit(s)	Name	Description
7	ISOUPDATE	When set by the CPU, the USB2.0 controller will wait for an SOF token from the time TxPktRdy is set before sending the packet. If an IN token is received before an SOF token, a 0 length data packet will be sent.
		Isochronous transfers.
6	SOFTCONN	If Soft Connect/Disconnect feature is enabled, the USB D+/D- lines will be enabled when this bit is set by the CPU and tri-stated when this bit is cleared by the CPU.
		In Peripheral FS mode, clearing Softcon bit may need execution of latency until

© 2015 - 2017 MediaTek Inc.

Page 148 of 580



Bit(s)	Name	Description
		USB BUS SE0 is detected by HW. Execution Latency ~= 1ms, such as SOF Packet EOP or RESET In Peripheral HS mode, clearing Softcon bit still needs execution of latency until USB BUS SE0 is detected by HW. Execution Latency ~= 1us, such as HS idle Note: This bit should only be set in peripheral mode. For host mode, this bit will be set if DEVCTL[0] session bit is set. This bit should also be cleared if session bit is cleared by CPU.
5	HSENAB	When set by the CPU, the USB2.0 controller will negotiate for high- speed mode when the device is reset by the hub. If not set, the device will only operate in full-speed mode.
		When set, this read-only bit indicates high-speed mode successfully negotiated during USB reset.
4	HSMODE	In peripheral mode, becomes valid when USB reset is completed (as indicated by USB reset interrupt). In host mode, becomes valid when Reset bit is cleared. Remains valid for the duration of the session. Note: Allowance is made for Tiny-J signaling in determining the transfer speed to select.
3	RESET	This bit is set when Reset signaling is present on the bus. Note: This bit is read/written from the CPU in host mode but read-only in peripheral mode.
2	RESUME	Set by the CPU to generate Resume signaling when the function is in suspend mode. The CPU should clear this bit after 10ms (max. 15ms) to end Resume signaling. In host mode, this bit is also automatically set when Resume signaling from the target is detected when the USB2.0 controller is suspended.
1	SUSPENDMODE	In host mode, this bit is set by the CPU to enter suspend mode. In peripheral mode, this bit is set on entryo into suspend mode. Cleared when the CPU reads the interrupt register or sets up the Resume bit above.
0	ENABLESUSPENDM	Set by the CPU to enable the SUSPENDM output

A0900 2	000	<u>11</u>	NTRT	<u>'X</u>	Tx Interrupt Status Register											0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name												EP4 _T X	EP3 _T X	EP2 _T X	EP1 _T X	EP O		
Туре												W1C	W1C	W1C	W1C	W1C		
Reset												0	0	0	0	0		
Bit(s) Name					Description													

Bit(s)	Name	Description
4	EP4_TX	T4 Endpoint N interrupt event
3	EP3_TX	T3 Endpoint N interrupt event
2	EP2_TX	T2 Endpoint N interrupt event
1	EP1_TX	T1 Endpoint N interrupt event.
0	EP0	Endpoint 0 interrupt event



MT2533D Reference Manual

A090000 4		<u>II</u>	NTRR	2 <u>X</u>	Rx Interrupt Status Register												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														EP2 _R X	EP1 _R X		
Туре														W1C	W1C		
Reset														0	0		
Bit(s)		Na	me							Descr	iption	1					
2		EP2	_RX					R2	Endpo	oint N	interr	upt ev	vent				
1		EP1_RX				R1 Endpoint N interrupt event											

A0900 6	00	<u>IN</u>	TRT	<u>KE</u>		Tx Interrupt Enable Register										FFF
Bit	15	14	13	12	11	10 9 8 7 6 5 4 3 2									1	0
Name												EP4 _T XE	EP3 _T XE	EP2 _T XE	EP1 _T XE	EP 0_ E
Туре												RW	RW	RW	RW	RW
Reset												1	1	1	1	1

Bit(s)	Name	Description
4	EP4_TXE	1'b0: Disable Tx Endpoint N interrupt event 1'b1: Enable Tx Endpoint N interrupt event
3	EP3_TXE	1'b0: Disable Tx Endpoint N interrupt event 1'b1: Enable Tx Endpoint N interrupt event
2	EP2_TXE	1'b0: Disable Tx Endpoint N interrupt event 1'b1: Enable Tx Endpoint N interrupt event
1	EP1_TXE	1'b0: Disable Tx Endpoint N interrupt event 1'b1: Enable Tx Endpoint N interrupt event
0	EPO_E	1'b0: Disable Tx Endpoint N interrupt event 1'b1: Enable Tx Endpoint N interrupt event

A0900 8	<u>KE</u>	Rx Interrupt Enable Register														
Bit	15	14	13	12	11 10 9 8 7 6 5 4 3 2											0
Name														EP1 _R XE		
Reset														1 RW	1 RW	
Bit(s)		Na	me							Descr	iption					
							1'		able D	v Endn	oint N	intorru	nt over	+		

- (-)		
2	EP2_RXE	1'b0: Disable Rx Endpoint N interrupt event 1'b1: Enable Rx Endpoint N interrupt event
1	EP1_RXE	1'b0: Disable Rx Endpoint N interrupt event 1'b1: Enable Rx Endpoint N interrupt event



A0900 A	00	<u> IN</u>	TRU	<u>SB</u>	<u>B</u> Common USB Interrupt Register												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									VB US ER RO R	SES SR EQ	DIS CO N	CO NN	SO F	RE SET _B AB LE	RE SU ME	SU SPE ND	
Туре									W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	
Reset									0	0	0	0	0	0	0	0	
Bit(s)		Name Description															
7		VBUSE	ERROR		Set when VBus drops below the VBus Valid threshold during session Only valid when USB2.0 controller is 'A' device.												
6		SESS	REQ		Set when Session Request signaling has been detected Only valid when USB2.0 controller is 'A' device.												
5		DIS	CON		2	Set in 1	host n p	node v eriph V	vhen a eral m ⁄alid at	devic ode w all tran	e disco hen a sactior	onnect sessio 1 speed	t is det n end s s.	ected. s.	Set in	l	
4		CO	NN				Se Only va	t whe alid in l	n a dev host mo	v ice co ode. Va	nnect lid at a	ion is Il trans	detect action s	ed speeds.			
3		SC	OF					Se	t wher	n a nev	<i>v</i> fran	ie star	ts.				
2]	RESET_	_BABL	E	Set i	in peri	iphera Set Note	il mod t in ho e: Only	le whe st mod active a	n Reso le who after th	e t sign en bab e first S	aling i ble is o SOF has	i s dete detect s been s	cted o ed. sent.	n the	bus.	
1		RES	UME		Set when Resume signaling is detected on the bus when the USB2.0 controller is in suspend mode.												
0		SUSF	PEND		Set when Suspend signaling is detected on the bus Only valid in peripheral mode.												

A0900 B	000	IN	<u>rrus</u>	<u>BE</u>	С	omm	on US	5B Int	errup	ot Ena	ble
Bit	15	14	13	12	11	10	9	8	7	6	5

06

Register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									VB US ER RO R_ E	SES SR EQ _E	DIS CO N_ E	CO NN _E	SO F_E	RE SET _B AB LE _E	RE SE UM _E	SU SPE ND _E
Туре									RW	RW	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	1	1	0

Bit(s)	Name	Description
7	VBUSERROR_E	Enables VBusError interrupt
6	SESSREQ_E	Enables SessReq interrupt
5	DISCON_E	Enables Discon interrupt
4	CONN_E	Enables Conn interrupt
3	SOF_E	Enables SOF interrupt
2	RESET_BABLE_E	Enables Reset/Babble interrupt
1	RESEUM_E	Enables Resume interrupt
0	SUSPEND_E	Enables Suspend interrupt



A0900 C	00	Ē	RAM	<u>E</u>	Frame Number Register 000												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name										FRAN	<u>1E_NU</u>	MBER					
Type Reset						0	0	0	0		RU	0	0	0	0	0	
Reset						U	0	U	U	U	U	U	U	U	U	U	
Bit(s)		Na	me							Descr	iption	1					
10:0	10:0 FRAME_NUMBER					Frame is a 11-bit read-only register that holds the last received frame number.											
A0900 E	000	<u>]</u>	NDE	<u>K</u>		End	lpoin	t Sele	ection	Index	k Regi	ister				00	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3		1	0	
Type													SEL	ECTED	<u>_END</u> 2W	POINT	
Reset													0	0	0	0	
Bit(s)		Na	me							Descr	iption	1					
3:0	Eacl reg set a def Befo - U regi	h TX e isters of TX ppear termin re acc SB+0 ster to	ndpoi locate contr at US nes wh essing IFh, th ensu	nt and ed bet ol/sta B+010 nich en g an en he enc re tha	d RX e ween l tus an Oh - US ndpoin ndpoin lpoint t the c the	ndpoin USB+10 d one SB+011 nt cont nt's con numb correct e mem	nt has 00h - set of Fh. In rol/st ntrol/s er sho contr ory m	its ow USB+1 RX co dex is atus ro status status ould be ol/sta ap.	n set (IFFh. ntrol/ a 4-bi egiste regist ewritt tus re	of con In add status t regis rs are ers at ers at gisters	trol/s lition, s regis ster th acces: USB+ the In s appe	tatus one ters at sed. 010h dex ar in					

A0900 F	000	<u>TES</u>	<u>STMO</u>	DE	Test Mode Enable Register											00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									FO RC E_ HO ST	FIF O_ AC CES S	FO RC E_ FS	FO RC E_ HS	TES T_P AC KE T	TES T_ K	TES T_J	TES T_S E0 _N AK
Туре									RW	A0	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	FORCE_HOST	The CPU sets up this bit to instruct the core to enter host mode when the Session bit is set, regardless of whether it is connected to any peripheral. The state of the CID input, HostDisconnect and LineState signals are ignored. The core will then remain in host mode until the Session bit is cleared, even if a device is disconnected, and if the Force_Host bit remains set, will re-enter host mode the next time the Session bit is set. When in this mode, the status of the HOSTDISCON signal from the PHY may be read from bit7 of the ACTLR0.DevCtl register. The operating speed is determined by the Force_HS and Force_FS bits as the following. USB2.0 IP only
		Force_HS Force_FS Operating Speed
		0 0 Low Speed
		0 1 Full Speed
		1 0 High Speed

Page 152 of 580



Bit(s)	Name	Description
		1 1 Undefined
6	FIFO_ACCESS	The CPU sets up this bit to transfer the packet in Endpoint 0 TX FIFO to Endpoint 0 RX FIFO. It is cleared automatically. USB2.0 IP only.
5	FORCE_FS	The CPU sets up this bit either in conjunction with bit7 above or to force the USB2.0 controller into full-speed mode when it receives a USB reset.
4	FORCE_HS	The CPU sets up this bit either in conjunction with bit7 above or to force the USB2.0 controller into high-speed mode when it receives a USB reset. USB2.0 IP only.
3	TEST_PACKET	(HS_MODE) The CPU sets up this bit to enter Test_Packet test mode. In this mode, the USB2.0 controller repetitively transmits on the bus a 53-byte test packet, the form of which is defined in the Universal Serial Bus Specification Revision 2.0, Section 7.1.20.
		Note: The test packet has a fixed format and must be loaded into Endpoint 0 FIFO before the test mode is entered. USB2.0 IP only.
2	TEST_K	(HS_MODE) The CPU sets up this bit to enter Test_K test mode. In this mode, the USB2.0 controller transmits a continuous K on the bus. USB2.0 IP only.
1	TEST_J	(HS_MODE) The CPU sets up this bit to enter Test_J test mode. In this mode, the USB2.0 controller transmits a continuous J on the bus. USB2.0 IP only.
0	TEST_SE0_NAK	(HS_MODE) The CPU sets up this bit to enter Test_SEO_NAK test mode. In this mode, the USB2.0 controller remains in high-speed mode but responds to any valid IN token with a NAK. USB2.0 IP only.

A0900	0010	<u>T</u>	XMA	<u>P</u>		TXMAP Register								0	000	
Bit	15	14	13	12	11	10	10 9 8 7 6 5 4 3 2									0
Name				M	_1			MA	XIMU	M_PAY	(LOAD	_TRAN	ISACTI	ION		
Туре				R	W		RW									
Reset				0	0	0 0 0 0 0 0 0 0 0						0	0			

Bit(s)	Name	Description
12:11	M_1	Maximum payload size for indexed TX endpoint, M-1 Packet multiplier m maximum payload transaction register
10:0	MAXIMUM_PAYLO AD_TRANSACTION	The TxMaxP register defines the maximum amount of data that can be transferred through the selected TX endpoint in a single operation. There is a TxMaxP register for each TX endpoint (except for Endpoint 0). Bit10~0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full- speed and high-speed operations. Where the option of high- bandwidth Isochronous endpoints or of packet splitting on Bulk endpoints has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded. In the case of Bulk endpoints with the packet splitting option enabled, the multiplier m can be up to 32 and defines the maximum number of 'USB' packets (i.e. packets for transmission over the USB) of the specified payload into which a single data packet splitting option is not enabled, bit15- 13 will not be implemented and bit12-11 (if included) will be ignored.) Note: The data packet is required to be an exact multiple of the payload specified by bit10~0, which is itself required to be one of 8, 16, 32, 64 or (in the case of high speed transfers) 512 bytes. For Isochronous endpoints operating in high- speed mode and with the high-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit 11 set or bit 12 set, respectively) and it specifies the



Bit(s)	Name	Description
		maximum number of such transactions that can take place in a single
		microframe. If either bit11 or bit12 is non-0, the USB2.0 controller will
		automatically split any data packet written to the FIFO into up to 2 or 3 'USB'
		packets, each containing the specified payload (or less). The maximum payload
		for each transaction is 1024 bytes, so this allows up to 3072 bytes to be
		transmitted in each microframe. (For Isochronous/Interrupt transfers in full-
		speed mod, bits11 and 12 are ignored.) The value written to bit10~0 (multiplied
		by m in the case of high-bandwidth Isochronous transfers) should match the
		value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for
		the associated endpoint (see USB Specification Revision 2.0, Chapter 9). A
		mismatch will cause unexpected results. The total amount of data represented by
		the value written to this register (specified payload * m) should not exceed the
		FIFO size for the TX endpoint and should not exceed half the FIFO size if
		double-buffering is required. If this register is changed after packets have been
		sent from the endpoint, the TX endpoint FIFO should be completely flushed
		(using the FlushFIFO bit in TxCSR) after writing the new value to this register.

A0900	0012	TXCSR_PERI			Tx CSR Register										0000			
Bit	15	14	13	12	11	11 10 9 8 7 6 5 4 3							10 9 8 7 6			2	1	0
Name	AU TO SET	ISO		DM AR EQ EN	FR CD AT AT OG	DM AR EQ MO DE		SET TX PK TR DY _T WI CE	INC OM PT X	CL RD AT AT OG	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	UN DE RR UN	FIF ON OT EM PT Y	TX PK TR DY		
Туре	RW	RW		RW	RW	RW		A1	A1	AO	A1	RW	A0	A1	RU	AO		
Reset	0	0		0	0	0		0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
15	AUTOSET	If The CPU sets up this bit, TxPktRdy will be automatically set when data of the maximum packet size (value in TxMaxP) is loaded into the TxFIFO. If a packet of less than the maximum packet size is loaded, TxPktRdy will have to be set manually.
14	ISO	The CPU sets up this bit to enable the TX endpoint for Isochronous transfers and clears it to enable the TX endpoint for Bulk or Interrupt transfers. Note: This bit only takes effect in peripheral mode. In host mode, it always returns 0.
12	DMAREQEN	The CPU sets up this bit to enable the DMA request for TX endpoint.
11	FRCDATATOG	The CPU sets up this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK is received. This can be used by Interrupt TX endpoints used to communicate rate feedback for Isochronous endpoints.
10	DMAREQMODE	The CPU sets up this bit to select DMA request mode 1 and clears it to select DMA request mode 0. Note: This bit should not be cleared either before or in the same cycle as the DMAReqEn bit is cleared.
8	SETTXPKTRDY_TW ICE	Indicates TxPktRdy had been set while it is 1'b1 already. Write 0 to clear it.
7	INCOMPTX	When the endpoint is used for high-bandwidth Isochronous/Interrupt transfers, this bit will be set to indicate where a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts. Note: In anything other than a high-bandwidth transfer, this bit will always return 0.

Page 154 of 580





-

Bit(s)	Name	Description
		Write 0 to clear it.
6	CLRDATATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
5	SENTSTALL	This bit is set when a STALL handshake is transmitted. The FIFO will be flushed and TX interrupt generated if enabled and the TxPktRdy bit is cleared. The CPU should clear this bit. Write 0 to clear it.
		The CPU writes 1 to this bit to issue a STALL handshake to an IN token. The CPU clears this bit to terminate the stall condition.
4	SENDSTALL	Note: This bit has no effect where the endpoint is used for Isochronous transfer. Otherwise, CPU should wait for SENTSTALL interrupt to be generated before clearing the SENDSTALL bit.
3	FLUSHFIFO	The CPU writes 1 to this bit to flush the latest packet from the endpoint TxFIFO. The FIFO pointer is reset, the TxPktRdy bit is cleared, and an interrupt is generated. May be set simultaneously with TxPktRdy to abort the packet that is currently loaded into the FIFO.
		Note: FlushFIFO should only be used when TxPktRdy is set. In other cases, it may cause data corruption. If the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO.
2	UNDERRUN	The USB sets up this bit if an IN token is received when the TxPktRdy bit not set. The CPU should clear this bit. Write 0 to clear it.
1	FIFONOTEMPTY	The USB sets up this bit when there is at least 1 packet in the TxFIFO. This bit will be asserted automatically when TXPKTRDY is set by CPU and de-asserted when CPU flushes FIFO or sends a STALL packet.
0	TXPKTRDY	The CPU sets up this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled). TxPktRdy is also automatically cleared (interrupt is generated) prior to loading a second packet into a double-buffered FIFO.

A0900014 <u>RXMAP</u>						RXMAP Register									0000					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name				M	_1		MAXIMUM_PAYLOAD_TRANSACTION													
Туре				R	W		RW													
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0				

Bit(s)	Name	Description
12:11	M_1	Maximum payload size for indexed RX endpoint , M-1 Packet multiplier m
		The RxMaxP register defines the maximum amount of data that can be transferred through the selected RX endpoint in a single operation. There is a RxMaxP register for each RX endpoint (except for Endpoint 0). Bit10~0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full- speed and high-speed operations.
10:0	MAXIMUM_PAYLO AD_TRANSACTION	 Where the option of high-bandwidth Isochronous endpoints or of combining Bulk packets has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded. For Bulk endpoints with the packet combining option enabled, the multiplier m can be up to 32 and defines the number of USB packets of the specified payload which are to be combined into a single data packet within the FIFO. (If the packet splitting option is not enabled, bit15-bit13 will not be implemented and bit12-bit11 (if included) will be ignored.) For Isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be
		either 2 or 3 (corresponding to bit 11 set or bit 12 set, respectively) and it

© 2015 - 2017 MediaTek Inc.

Page 155 of 580



Bit(s)	Name	Description
		specifies the maximum number of such transactions that can take place in a
		single microframe. If either bit 11 or bit 12 is non-0, the USB2.0 controller will
		automatically combine the separate USB packets received in any microframe
		into a single packet within the Rx FIFO. The maximum payload for each
		transaction is 1024 bytes, so this allows up to 3072 bytes to be received in each
		microframe.
		(For Isochronous/Interrupt transfers in full-speed mode or if high-bandwidth is
		not enabled, bits 11 and 12 are ignored.) The value written to bit10~0 (multiplied
		by m in the case of high-bandwidth Isochronous transfers) must match the value
		given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the
		associated endpoint (see USB Specification Revision 2.0, Chapter 9). A
		mismatch will cause unexpected results.
		The total amount of data represented by the value written to this register
		(specified payload * m) should not exceed the FIFO size for the OUT endpoint,
		and should not exceed half the FIFO size if double-buffering is required.

A0900	0016	RXC	SR_F	PERI		RX CSR Register										0000				
Bit	15	14	13	12	11	11 10 9 8 7 6 5 4 3 5										0				
Name	AU TO CL EA R	ISO	DM AR EQ EN	DIS NY ET _PI DE RR	DM AR EQ MO DE		KE EP ER RS TA TU S	INC OM PR X	CL RD TA TO G	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	DA TA ER R	OV ER RU N	FIF OF UL L	RX PK TR DY				
Туре	RW	RW	RW	RW	RW		RW	A1	AO	A1	RW	AO	RU	A1	RU	A1				
Reset	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0				

Bit(s)	Name	Description
15	AUTOCLEAR	If the CPU sets up this bit, the RxPktRdy bit will be automatically cleared when a packet of RxMaxP bytes has been unloaded from the RxFIFO. When packets of less than the maximum packet size are unloaded, RxPktRdy will have to be cleared manually. Note: Maximum packet size-3,-2,-1 is handled like maximum packet size which is auto cleared by hardware.
14	ISO	The CPU sets up this bit to enable the Rx endpoint for Isochronous transfers and clears it to enable the Rx endpoint for Bulk/Interrupt transfers.
13	DMAREQEN	The CPU sets up this bit to enable the DMA request for the Rx endpoint.
12	DISNYET_PIDERR	 The CPU sets up this bit to disable the sending of NYET handshakes. When set, all successfully received Rx packets will be ACK'd including at the point at which the RxFIFO becomes full. Note: This bit only takes effect in high-speed mode, in which it should be set for all interrupt endpoints. This bit is set when there is a PID error in the received packet. It is cleared when RxPktRdy is cleared or write 0 to clear it.
11	DMAREQMODE	 The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0. DMA Request Mode 1: Rx endpoint interrupt is generated only when DMA Request Mode 1 receives a short packet. RxDMAReq is generated when receiving a Max-Packet-size packet. DMA Request Mode 0: No Rx endpoint interrupt. RxDMAReq is generated when RxPktRdy is set.
9	KEEPERRSTATUS	This bit is used when endpoint works with USBQ and in ISOCHRONOUS mode. When this bit is set, the isochronous error, PIDERROR, INCOMPRX and DATAERROR will be kept and only cleared by SW.



.

Bit(s)	Name	Description
8	INCOMPRX	This bit is set in an isochronous transfer if the packet in RxFIFO is incomplete because parts of the data are not received. When KeepErrorStatus = 0, it will be cleared when RxPktRdy is cleared or write 0 to clear it.
		Note: In anything other than an isochronous transfer, this bit will always return 0. Write 0 to clear it.
7	CLRDTATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
6	SENTSTALL	This bit is set when a STALL handshake is transmitted. The CPU should clear this bit. An interrupt will be generated when the bit is set.
		Write 0 to clear it.
5	SENDSTALL	The CPU writes 1 to this bit to issue a STALL handshake. The CPU clears this bit to terminate the stall condition.
4	FLUSHFIFO	The CPU writes 1 to this bit to flush the next packet to be read from the endpoint RxFIFO. The RxFIFO pointer is reset and the RxPktRdy bit is cleared. Note: FlushFIFO should only be used when RxPktRdy is set. In other cases, it
		may cause data corruption. If RxFIFO is double buffered, FlushFIFO may need to be set twice to completely clear RxFIFO.
3	DATAERR	This bit is set when RxPktRdy is set if the data packet has a CRC or bit-stuff error in it. It is cleared when RxPktRdy is cleared. Note: This bit is only valid when the endpoint operates in ISO mode. In Bulk mode, it always returns to 0.
		This bit will be set if an OUT packet cannot be loaded into RxFIFO. The CPU should clear this bit (write 0 to clear it).
2	OVERRUN	Note: This bit is only valid when the endpoint operates in ISO mode. In Bulk mode, it always returns to 0. The new incoming packet will not be written to RxFIFO. Write 0 to clear it.
1	FIFOFULL	This bit is set when no more packets can be loaded into RxFIFO.
0	RXPKTRDY	This bit is set when a data packet has been received (to RxFIFO). The CPU should clear this bit when the packet has been unloaded from RxFIFO. An interrupt will be generated when the bit is set. Write 0 to clear it

A0900018 <u>RXCOUNT</u>								0000								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				RXCOUNT												
Туре				RU												
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13:0	PYCOLINT	It is a 14-bit read-only register that holds the number of received data bytes in the packet in RxFIFO.
	RACOUNT	Note: The value returns changes as FIFO is unloaded and is only valid when RxPktRdy (RxCSR.D0) is set.

A090001A <u>TXTYPE</u>								00								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									TX_SPEE D		TX_PROT OCOL		TX_ 1	FARGE Bl	T_EP_ ER	NUM
Туре									RW		RW RW				W	
Reset									0	0	0	0	0	0	0	0



Bit(s)		Na	me							De	escr	iptic	on								
					Oper th	ating e mul m	speed tipoin ultipo	of the t optic int op	targe on. W tion, t	et de hen the 2'b	evic 1 the se b 00: 1	e wl cor its s Unus	hei re i sho sed	n the is no ould	e cor ot cor not k	e is nfiş oe a	s coi gure acce	nfig ed v sse	gurec with (ed	l w the	vith
7:6		TX_S	PEED							2'	'b01:	Hig	h								
						2'b10: Full															
						2'h11. I ow															
					The	CPU s	should	l set uj	p this	bit	to s	elec	ct ti	he r	equi	rec	l pro	oto	col fo	or 1	Гх
										e։ Տե	ndp	oint	t: al								
5:4	Т	X_PRC	DTOCO	DL					2'	ء د b01	: Iso	chro	noi	us							
										2'	'b10	Bul	k .								
					2'b11: Interrupt												•				
3:0	TX_	TARG	ET_EF	P_N	the T	CPU S Fx end	point	descri	ptor i	retu	urne	ed to	naj s tł	ie U	SB2.	0 c	cont	rol	ler d	ng uri	ing
		UWI	DER						dev	ice	enu	mei	rat	ion.							-
A0900	01B	<u>TXI</u>	INTEL L	<u>RVA</u>			Т	xInte	rval I	Reg	gist	er									00
Bit	15	14	13	12	11	10	9	8	7		6	5		4		3	2		1		0
Name]	ſX_	POL	LIN	G_	INTI	ERVA	L_:	NAK	_L	IMIT	_M	
Type Reset									0		0	0		0	RW ()	0)	0		0
100000									Ū		0	Ű		Ū		-			0		U
Bit(s)		Na	me							De	escr	iptic	on								
7:0	TX_ RVA	_POLLI NA N	ING_II K_LIM I	NTE IIT_	(Ho tha inte this re In ea In Iso	st mod at, for reval for regist the en spons ch case terrup Interru ochrono Bul	de onl Intern or the er sets adpoint ses. Th the va Transfe t Low pt Hig ous Fi k Ful Note:	y) Tx1 rupt an currer s up th nt show ere is endp lue tha speed gh Speed ull Speed l Speed	nterva nd Iso ntly se le nur uld tin a Txh coint (t is set ed tra Spee or Full ed or F fra or Hig fra 0 or 1 c	al R ochr elec mbe me (excc)))))))))))))))))))))))))))))))))))	Regi rond cted er of out rval cept ines ers), Valid eed Polli i Spee s/mi Spee s/mi bles	ster ous (Tx c f fra on r l reg for a nu as th d value 1-22; mg ir ced 1-22; crofi d 2- crofi the l	Tx tra me rec jist En umb ne f ues 55 nter 1-1 ram -16 ram NAI	Internsfe nsfe lpoi es/m eivin er fo adpo per o follow f (m) Poll rval i 6 P nes NA nes. K tim	rval rs, d nt. F icro ng a s or ea int 0 f fram ving: Inte ling in s 2^((olling K Lin	is efi or fra str ch). erp nter m-1 ; in nit	an 8 ines Bull ames eam con /mic retat rval i 1) mi terva is 2/ is 2/	b - b i th k e s a f i o f fig rofi ion is m icro al is '(m n.	it reg e poli ndpo fter w NAK ured rames n framo framo framo a-1)	ist ling oint vhi Tx s (hi aes. es n-1)	er g ch igh

A0900	001C	<u>R</u>	XTYP	<u>РЕ</u>				RxTy	/pe Register							00
Bit	15	14	13	12	11	1 10 9 8 7 6						4	3	2	1	0
Name									RXS	PEED	RX_1 OC	PROT OL	RX_TARGET_EP_NUM BER			
Туре									R	W	RW			R	W	
Reset									0	0	0	0	0	0	0	0



MT2533D Reference Manual

Bit(s)	Name	Description
7:6	RXSPEED	Operating speed of the target device when the core is configured with the multipoint option. When the core is not configured with the multipoint option, these bits should not be accessed 2'b00: Unused
		2'601: High 2'610: Full
		2'b11: Low
		The CPU should set this to select the required protocol for the Tx endpoint:
5:4	RX_PROTOCOL	2 b00: megai 2'b01: Isochronous 2'b10: Bulk
		2'b11: Interrupt
3:0	RX_TARGET_EP_N UMBER	The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.

A0900 D	001	<u>RXI</u>	INTEL	<u>RVA</u>			R	xInte	terval Register 00							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									R	LIMIT_	Μ					
Туре												R	eW			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		RxInterval Register RxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently selected Rx endpoint. For Bulk endpoints, this register sets the number of frames/microframes after which the endpoint should time out on receiving a stream of NAK responses. There is a RxInterval register for each configured Rx endpoint (except for Endpoint 0).
~ ~	RX_POLLING_INTE	RX POLLING INTERVAL/NAK LIMIT (M), (host mode only)
7:0	RVAL_NAK_LIMIT_ M	In each case the value that is set defines a number of frames/microframes (high speed transfers) as the following:
		Transfer type speed valid values (m) interpretation
		Interrupt low speed or full speed 1 - 255 polling interval is m frames.
		High speed 1 - 16 polling interval is 2(m-1) microframes
		Isochronous full speed or high speed 1 - 16 polling interval is 2(m-1) frames/microframes
		Bulk full speed or high speed 2 - 16 NAK limit is 2(m-1) frames/microframes. Note: Value 0 or 1 disables the NAK timeout function.

A0900	001F	<u>FI</u>	FOSI	<u>ZE</u>		C	onfig	ured I	FIFO	Size R	egist	er				00
Bit	15	14	13	12	11	10	9	8	7	1	0					
Name								RXFIFOSIZE TXFIFOS								
										10/11 11	COLL				COLLE	
Туре										D	C			D	C	

Bit(s)	Name	Description
7:4	RXFIFOSIZE	Indicates RxFIFO size of 2^n bytes Example: Value 10 means 2^10 = 1024 bytes.
3:0	TXFIFOSIZE	Indicates TxFIFO size of 2^n bytes Example: Value 10 means 2^10 = 1024 bytes.

© 2015 - 2017 MediaTek Inc.

Page 159 of 580



Bit(s)	Name Description															
A09000	020		FIFO0				USB E	Indpoi	int 0 F	IFO R	egister				0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							FI	FO_DA	TA[31:	16]						
Туре								Ot	her	_						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FIFO_DATA[15:0] Other															
Туре								Ot	her							
Reset	0	0	0	0 0 0 0 0 0 0 0 0 0 0 0												0
Bit(c)		Name Description														
Dit(3)		Name Description The Endnoint FIFO registers provides 16 addresses for CPU to access														
31:0		FIFO_	DATA		1. T any c How so tl trans com 2. Dep FIFC wri 3 4. Fo T	ransfer ombina ever, a nat the fer may plete a pendin Ds supp ting of . Follow r progr he FIF	s to and ation of ll the tr data ar howev n odd-b the g on the ort eith multipl ving a S ammer O point	l from access ansfers e consi ver con vyte or RISC_ e size o eer sing e pack TALL assoc s, do n er will	FIFOs 1 s data : s is allow s associa stently tain few odd-wo SIZE re f the FI gle-pack ets is no pa respons iated Fi ot use c increas	nding from 2 endp No may be ved pre ated wi byte-, 7 ver byte rd tran gister 1 FO and cet or d bt supp tacket is se or a IFO is lebug t e and c mac	endpe RxFIF point. • 8-bit, ovided ith one word- c es than nsfer. F to comple louble-] oorted a s writte Tx Stril comple ools to cause u hine.	16-bit of the dat packet or doub the pro- or DC/ plete FI spected packet iss flags n. ke Out- tely flu monito nexpec	or 32-bi a access must b le-word evious t DTV pr FO acc maxim bufferin need to error of shed. or or re ted error	it as reactions are as the original of the sector of the s	quired, e contig e ame v ed. The rs in or also ref acket siz wever, 1 t after e point, th FIFO r IAC sta	and uous. vidth e last der to er to ze, the burst ach ne egion. te

A0900	0024 <u>FIFO1</u> USB Endpoint 1 FIFO Register													0000000			
Bit	<u>31</u> <u>30</u> <u>29</u> <u>28</u> <u>27</u> <u>26</u> <u>25</u> <u>24</u> <u>23</u> <u>22</u> <u>21</u> <u>20</u> <u>19</u>													18	17	16	
Name	FIFO_DATA[31:16]																
Туре		Other															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name							FI	FO_DA	TA[15:	:0]							
Туре								Ot	her								
Reset	et 0 0 0 0 0 0 0 0 0 0 0 0 0 0												0	0	0		

Bit(s)	Name	Description
		The Endpoint FIFO registers provides 16 addresses for CPU access to FIFOs for each endpoint. Writing to these addresses loads data into the TxFIFO for the corresponding endpoint. Reading from these addresses unloads data from RxFIFO for the corresponding
		endpoint.
31:0	FIFO_DATA	Note:
		1. Transfers to and from FIFOs may be 8-bit, 16-bit or 32-bit as required, and any combination of access is allowed provided the data accessed are contiguous. However, all the transfers associated with one packet must be of the ame width so that the data are consistently byte-, word- or double-word-aligned. The last transfer may however contain fewer bytes than the previous transfers in order to

Page 160 of 580



Bit(s)	Name	Description
		complete an odd-byte or odd-word transfer. For DC/DTV project, also refer to
		the RISC_SIZE register to complete FIFO access.
		2. Depending on the size of the FIFO and the expected maximum packet size,
		the FIFOs support either single-packet or double-packet buffering. However,
		burst writing of multiple packets is not supported as flags need to be set after
		each packet is written.
		3. Following a STALL response or a Tx Strike Out error on Endpoint, the
		associated FIFO is completely flushed.
		4. For programmers, do not use debug tools to monitor or read the FIFO region.
		The FIFO pointer will increase and cause unexpected error in MAC state
		machine.

A0900 8	02]	FIFO2	<u>2</u>		U	SB En	idpoi	nt 2 F	IFO F	Regist	er		0	0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							FI	FO_DA	TA[31:	16]					-	
Туре								Ot	her							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							FL	FO_DA	ATA[15	:0]						
Туре		-	-			-	-	Ot	her					-		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)		Na	me							Descr	iption	l				
31:0		FIFO_	DATA		the int 1. Tr any c How so th trans com 2. I the bur 3. 4. Fo T	FIFOs to TxF addre ransfer ombina- ever, a nat the fer may plete a Depend FIFOs st writi FOIlow r progr he FIF	s for ea IFO for sses un s to and ation of Il the tra- data aray howeven n odd-b R1 ing on t suppor ng of m wing a S ammer O point	I from access ansfers e consi er com yte or ISC_SI the size t either ultiple STALL assoc s, do n er will	dpoin corres s data FIFOs is alloo associ stently tain fev odd-wo ZE regi of the single packet each respon iated F ot use c increas	t. Wri pondi from endp No may be wed pro ated wi byte-, ver byte ord tran ister to FIFO a -packe is is not n packe se or a IFO is lebug t e and o mac	ting to ng end RxFIF point. bte: 8-bit, by ded th one word- of es than hsfer. F comple to dout t suppo t is wri Tx Stri comple ools to cause u hine.	16-bit of the dat packet or doub the pro- for DC/ ete FIF expect uble-pa orted as tten. ke Out etely flu monito nexpec	a addra . Read :he con or 32-bi a access must b le-worre evious t DTV pro O access ed max cket bu flags n error o shed. or or rea- ted error	it as record responses of the d-aligner ransfer roject, a ss. imum j ffering eed to b n Endp ad the I or in M	packet : packet : boot, the packet : Howe be set a point, the FIFO re AC stat	and uous. vidth last der to er to size, ver, fter ne gion. te

A0900 0	006	D	EVCI	<u>"L</u>		Device Control Register										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						$\begin{array}{c c c c c c c c c c c c c c c c c c c $							HO ST MO DE	HO ST RE Q	SES SIO N	
Туре									RU	RU	RU	R	.U	RU	Oth er	Oth er
Reset										0	0	0	0	0	0	



Bit(s)	Name	Description
7	B_DEVICE	This read-only bit indicates whether the USB2.0 controller operates as the 'A' device or the 'B' device. Only valid when a session is in progress. Note: If the core is in Force_Host mode, this bit will indicate the state of the HOSTDISCON input signal from the PHY. 1'b0: 'A' device
		1'b1: 'B' device
6	FSDEV	This read-only bit is set when a full-speed or high-speed device has been detected being connected to the port. (High-speed devices are distinguished from full-speed by checking for high-speed chirps when the device is reset.) Only valid in host mode.
5	LSDEV	This read-only bit is set when a low-speed device has been detected being connected to the port. Only valid in host mode.
4:3	VBUS	These read-only bits encode the current VBUS level as the following: (only available with OTG function equipped; else the register value will be undefined.) 2'b00: Below SessionEnd 2'b01: Above SessionEnd, below AValid 2'b10: Above AValid, below VBusValid 2'b11: About VBusValid
2	HOSTMODE	This read-only bit is set when the USB2.0 controller is acting as a host.
1	HOSTREQ	When set, the USB2.0 controller will initiate Host Negotiation when Suspend mode is entered. Cleared when Host Negotiation is completed ('B' device only).
0	SESSION	When operating as 'A' device, this bit is set or cleared by the CPU to start or end a session. When operating as 'B' device, this bit is set/cleared by the USB2.0 controller when a session starts/ends. It is also set by the CPU to initiate the Session Request Protocol. When the USB2.0 controller is in Suspend mode, the bit may be cleared by the CPU to perform software disconnect.Note: Clearing this bit when the core is not suspended will result in undefined behavior

A0900061 <u>PWRUPCNT</u>							Powe				OF					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														PWRU	JPCNT	
Туре														R	W	
Reset													1	1	1	1

Bit(s)	Name	Description
3:0	PWRUPCNT	Power up counter limit. The power up counter counts the K state duration during suspend; when it times out, the resume interrupt will be issued. The register should be configured according to AHB clock speed.

A0900062 <u>TXFIFOSZ</u>						Тx	00									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												TX DP B	TXSZ			
Туре												RW		R	W	
Reset												0	0	0	0	0



Bit(s)	Name	Description
4	TXDPB	Defines whether double-packet buffering supported for TxFIFO. When '1', double-packet buffering is supported. When '0', only single- packet buffering is supported.
		Maximum packet size to be allowed for (before any splitting within the FIFO of Bulk/High-Bandwidth packets prior to transmission). If TxDPB = 0, FIFO will also be this size; if TxDPB = 1, FIFO will be twice this size.
		TxSZ[3:0] Packet size (bytes)
		4'b0000: 8
		4 DUUUI: 10 4/b0010, 22
3:0	TXSZ	4 DUUIU. 32 4/b0011. 64
		4 DUUII: 04 1/b0100+ 199
		4 00100. 128
		4 b0101. 250 4'b0110: 512
		4'b0110. 512
		4'b1000: 2048 (single-packet buffering only)
		4'b1001: 4096 (single-packet buffering only)
		Others: Not supported

A0900063 <u>RXFIFOSZ</u>						Rx	00									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RX DP B		RX	SZ	
Туре												RW		R	W	
Reset												0	0	0	0	0

Bit(s)	Name	Description
4	RXDPB	Defines whether double-packet buffering supported for TxFIFO. When 1, double-packet buffering is supported. When 0, only single- packet buffering is supported.
		Maximum packet size to be allowed for (before any splitting within the FIFO of Bulk/High-Bandwidth packets prior to transmission). If TxDPB = 0, FIFO will also be this size; if TxDPB = 1, FIFO will be twice this size
		RxSZ[3:0] Packet size (bytes)
		4'60000: 8
		4 00001:16
3:0	RXSZ	4 60010: 32
		4'b0011: 64
		4'b0100: 128
		4'b0101: 256
		4'b0110: 512
		4'b0111: 1024
		4'b1000: 2048 (single-packet buffering only)
		4'b1001: 4096 (single-packet buffering only)
		Others: Not supported

A0900 4)06	<u>TXI</u>	FIFOA	DD	DD Tx FIFO Address Register											000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									ТХ	FIFOA	DD					
Туре					RW											
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Name	Description
		TxFIFOadd is a 13-bit register which controls the start address of the selected Tx endpoint FIFO.
		TxFIFOadd[12:0] Start address
12:0	TXFIFOADD	13'h0000: 0000
		13'h0001: 0008
		13'h0002: 0010
		13'h1FFF: FFF8

A0900 6	006	<u>RXI</u>	FIFOA	<u>DD</u>	Rx FIFO Address Register										000	0				
Bit	15	14	13	12	11	10	9	8		7	6	5		4	3	2		1	0)
Name	Dat aEr rInt rEn	Ove rR UN Intr En								RX	(FIFO	ADD								
Туре	RW	RW									RW									
Reset	0	0		0	0	0	0	0		0	0	0		0	0	0		0	0)

Bit(s)	Name	Description
15	DataErrIntrEn	Enables data error interrupt Note: This bit is only valid when the endpoint is operating in ISO mode.
14	OverRUNIntrEn	Enables over run interrupt Note: this bit is only valid when the endpoint is operating in ISO mode.
		RxFIFOadd is a 13-bit register which controls the start address of the selected Rx endpoint FIFO.
12.0	PYFIFOADD	RxFIFOadd[12:0] Start address
12.0	KATIFOADD	13'h0001: 0008
		13'h0002: 0010
		13'h1FFF: FFF8

A0900 C	006	H	WCAI	<u>PS</u>		Hardware Capability Register										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QM U_ SU PP OR T	HU B_ SU PP OR T	US B2O _S UP PO RT	US B11 _S UP PO RT	MST RAP F	R_W _INT X	SLAV RAP F	'E_W _INT X				USB	_VERS	ION_C	ODE	
Туре	RO	RO	RO	RO	D	C	D	C					R	0		
Reset	0	0	1	0	0	0	0	0			0	0	0	0	1	1

Bit(s)	Name	Description
15	QMU_SUPPORT	QMU feature support
14	HUB_SUPPORT	HUB feature support
13	USB20_SUPPORT	USB2.0 feature support
12	USB11_SUPPORT	USB1.1 feature support
11:10	MSTR_WRAP_INTF X	Configures AHB master interface 2'b00: Mentor AHB master interface



Bit(s)	Name	Description
		2'b01: Asynchronous AHB master interface
		2'b10: Asynchronous AXI master interface
		2'b11: Asynchronous DX DRAM master interface
		Configures AHB slave interface
9:8	SLAVE_WRAP_INT FX	2'b00: Mentor AHB slave interface 2'b01: Asynchronous AHB master interface 2'b10: Asynchronous AXI master interface 2'b11: Asynchronous DX CPU slave interface
5:0	USB_VERSION_CO DE	USB hardware version code

A0900 E	006	H	VSVE	RS		Version Register										0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									USB_SUB_VERSION_CODE									
Туре												F	80					
Reset									0	0	0	0	0	0	0	0		
Bit(s)		Na	me							Descr	intion							

DIL(S)	Name	Description
7:0	USB_SUB_VERSIO N_CODE	USB software version code

A0900	0070	<u>BU</u>	SPER	<u> 8F1</u>	USB Bus Performance Register 1											000	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	CL RD MA RE QE AR LY _E N	SO FT_ DE BO UN CE	ISO _E RR _C NT _N	ISO _R TY _DI S		PR EA LE LE EL Y E N				н	DST_W	/AIT_E	PO				
Туре	RW	RW	RW	RW		RW	RW										
Reset	0	0	0	0		0	0 0 0 0 0 0 0 0 0 0									0	

Bit(s)	Name	Description
15	CLRDMAREQEARLY _EN	CLRDMAREQEARLY_EN = 1 means DMAReq is cleared when 8 bytes of data remain in FIFO for RX, or TXMAXP-8 bytes are loaded in FIFO for TX. CLRDMAREQEARLY_EN = 0 means DMAReq is only cleared when RX FIFO is read empty, or TXMAXP is loaded to TX FIFO.
14	SOFT_DEBOUNCE	If soft_debounce=0, debounce will be implemented by hardware, that is 120ms, the same as before. If soft_debounce=1, after DP/DM is stable for 1ms, connection interrupt will be generated, and software will determine how long the delay is for debounce. This bit only affects the debounce behavior when the cable starts connection. It does not affect HNP when the cable is connected.
13	ISO_ERR_CNT_EN	Musbhdrc has different behavior from the USB spec. in HUB ISO mode. When this bit is set, the Strike out mechanism of re-try failed will be engaged and complete the transaction.
12	ISO_RTY_DIS	Musbhdrc has different behavior from the USB spec. in HUB ISO



MT2533D Reference Manual

Bit(s)	Name	Description
		mode. This bit is disable the retry of CSplit @ SOF
10	PREAMBLE_DELAY _EN	Host mode only and downstream port connect to hub. This bit enables the function of host delay to issue a preamble +ack packet after receiving data from LS device about 3 LS bit time.
		Host waiting time of Endpoint 0
9:0	HOST_WAIT_EP0	The written value defines the minimum cycles for controller to issue the next IN/OUT/PING token during idle state. 0: No wait >0: During idle state, the controller must wait for at least the exact cycles written before it issues the next IN/OUT/PING token. The cycle unit is as USB system clock cycle

A0900	072	<u>BU</u>	SPER	2 <u>F2</u>	USB Bus Performance Register 2											COOO
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HS R_I SOI CH K_ DIS	HS T_I SOC H DI S						H	DST_V	VAIT_]	EPX					
Туре	RW	RW							F	ew						
Reset	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	HSR_ISOICHK_DIS	ISO Rx 0-packet Disable in host mode Optional disable selection for ISO Rx 0 packet
14	HST_ISOOCHK_DIS	ISO Tx 0-packet Disable in host mode Optional disable selection for ISO Rx 0 packet
13:0	HOST_WAIT_EPX	Host waiting time of all endpoints except for Endpoint 0 The written value defines the minimum cycles for controller to issue the next IN/OUT/PING token during idle state. 0: No wait >0: During idle state, the controller must wait for at least the exact cycles written before it issues the next IN/OUT/PING token. The cycle unit is as USB system clock cycle.

A0900	074	<u>BU</u>	SPER	2 <u>F3</u>	USB Bus Performance Register 3											0A48	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name					VB US ER R_ MO DE		FL US H_ FIF O_ EN		NO ISE _ST ILL _S OF	BA B_ CL R_ EN			UN DO _S RP FIX	OT G_ DE GLI TC H_ DIS AB LE	EP _S WR ST	DIS US BR ESE T	
Туре					RW		RW		RW	RW			RW	RW	A0	RW	
Reset					1		1		0	1			1	0	0	0	
Bit(s)		Na	me		Description												
11	VB	BUSERI	R_MOI	DE	Controls whether VBUS error will reset USB controller or only the VBUS error bit										only s	et up	



MT2533D Reference Manual

Bit(s)	Name	Description
		1'b0: Set up INTRUSB.bit[7] VBUS error only 1'b1: Reset USB controller and set up INTRUSB.bit[7] VBUS error tooDataErr interrupt enable. The DataErr status bit is in RxCSR[3] and should be written 0 to clear.TBD
		Enables Flush FIFO
9	FLUSH_FIFO_EN	1'b1: Clear USBPtr0, USBPtr1 of EPx Tx by flush FIFO command. 1'b0: USBPtr0, USBPtr1 of EPx Tx cannot be cleared by flush FIFO command.
7	NOISE_STILL_SOF	Forces transmitting SOF as babble interrupt
		Controls babble session
6	BAB_CLR_EN	1'b0: Babble interrupt will not close session automatically.
		1'b1: Babble interrupt will close session automatically.
3	UNDO_SRPFIX	The CPU sets up this bit to recover to the original circuit of USB2.0 IP about SRP.
2	OTG_DEGLITCH_D ISABLE	Set to 1 to disable deglitch circuit of OTG signal group VBUSVALID, AVALID and SESSEND.
1	EP_SWRST	SW can reset the USB MAC setting by setting this bit to 1. EP_SWRST will be cleared by HW automatically. The MAC settings include function address, endpoint interrupt enable/status,
0	DISUSBRESET	endpoint state and EP TX/RX CSR. If DISUSBRESET is 0, USB MAC setting will be reset to inconfigured condition when USB bus reset is detected. SW can set this bit to 1 to disable USB MAC setting. Reset by HW when USB bus reset is detected. The HW reset MAC settings include: 1. Clear function address register 2. Clear index register 3. Flush all endpoint FIFOs 4. Clear control/status register a. EPN TX/RXMAXP b. EPN TX/RXCSR c. EPN TX/RXCSR c. EPN TX/RXTYPE d. EPN TX/RXInterval e. EPN RXCOUNT f. EPO CSR0 g. EPO COUNTO 5. Enable TX/RX endpoint interrupt and clear TX/RX interrupt status Note: EPN TX/PX (AD are not cleared)

A0900	078	<u>E</u>	PINF	<u>VINFO</u> Number of Tx and Rx Registe												24
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXENDPOINTS				TXENDPOINTS			
Туре										R	0		RO			
Reset									0	0	1	0	0	1	0	0

Bit(s)	Name	Description
7:4	RXENDPOINTS	Number of Rx endpoints implemented in the design.
3:0	TXENDPOINTS	Number of Tx endpoints implemented in the design.

A0900	079	RA	MIN	<u>F0</u>	Width of RAM and Number of DMA Channel Register													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name										DMAC	CHANS			RAMBITS				
Туре										R	0		DC					
Reset									0	1	0	0	1	0	1	0		



Bit(s)	Name	Description
7:4	DMACHANS	Number of DMA channels implemented in the design.
3:0	RAMBITS	Width of the RAM address bus-1

A0900 A	07	LII	NKIN	<u>FO</u>	Delay to be Applied Register												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name							[[WT	CON			W	ГID		1
Туре										R	W			R	W		
Reset									0	1	0	1	1	1	0	0	
																	_
Bit(s)		Na	me							Descr	iption						-
7:4		WT	CON		Sets the wait to be applied to allow for the user's connect/disc filter in units of 533,3ns. (The default setting corresponds											nect	-

		2.667us.) The default value will change to be 4'h8 to meet 2.667us.
		Sets up delay to be applied from IDPULLUP being asserted to IDDIG
3:0	WTID	being considered valid in units of 4.369ms.
		The default setting corresponds to 52.43ms.)

A0900 B	007	7	PLE	<u>N</u>		Vbus Pulsing Charge Register										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		[VPLEN										
Туре												R	W			
Reset									0	0	1	1	1	1	0	0

Bit(s)	Name	Description
7:0	VPLEN	Sets up duration of the VBus pulsing charge in units of 136.5 us. (The default setting corresponds to 8.19ms

A0900	007C	<u>H</u>	<u>S_EO</u>	<u>F1</u>	T	Time Buffer Available on HS Transaction Register										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												HS_	EOF1			
Туре												R	2W			
Reset									1	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	HS_EOF1	Sets up high-speed transactions the time before EOF to stop beginning new transactions, in units of 133.3ns.
		The default setting corresponds to 17.07us. USB2.0 IP only.

A0900 D	007	<u>F</u> S	<u>5_EO</u>	<u>F1</u>	Time Buffer Available on FS Transaction Register											77	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name												FS_I	EOF1				
Туре									RW								
Reset									0	1	1	1	0	1	1	1	



MT2533D Reference Manual

Bit(s)	Name	Description
7:0	FS_EOF1	Sets up full-speed transactions the time before EOF to stop beginning new transactions, in units of 533.3ns. (The default setting corresponds to 63.46us.) The default value will change to be 8'hBE to meet 63.46us.

A0900)07E	<u>L</u>	<u>5_EO</u>	<u>F1</u>	Т	Time Buffer Available on LS Transaction Register											
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name												LS_1	EOF1				
Туре									RW								
Reset									0	1	1	1	0	0	1	0	

Bit(s)	Name	Description
7:0	LS_EOF1	Sets up Q252low-speed transactions the time before EOF to stop beginning new transactions, in units of 1.067us. (The default setting corresponds to 121.6us.). USB2.0 IP only. The default value will change to be 8'hB6 to meet 121.6us.

A0900	<u>F0</u>	Reset Information Register											00			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										WTF	SSE0			WTC	HRP	
Туре									RW					R	W	
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:4	WTFSSE0	Signifies the SEO signal duration before issuing the reset signal (for device only). Duration = 272.8 x WTFSSEO + 2.5 usec. This register will only be reset when hardware is reset.
3:0	WTCHRP	Sets up delay to be applied from detecting Reset to sending chirp K (for device only). The duration = 272.8 x WTCHRP + 0.1 usec. This register will only be reset when hardware is reset.

A090008 <u>RXTOG</u>						Rx I	Data 1	0000								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														EP2 RX TO G	EP1 RX TO G	
Туре														Oth er	Oth er	
Reset														0	0	

Bit(s)	Name	Description
		Receive Logical Endpoint n Data Toggle Bit Set/Status
2	EP2RXTOG	When read, these bits indicate the current state of the Endpoint n data toggle. If enable bit is high, the bit may be written with the required setting of the data toggle. If enable is low, any value written will be ignored

© 2015 - 2017 MediaTek Inc.

Page 169 of 580



Bit(s)	Name	Description
		Note: This register is word access. 1'b0: Logical Endpoint n RX data toggle bit = 0 1'b1: Logical Endpoint n RX data toggle bit = 1
		Receive Logical Endpoint n Data Toggle Bit Set/Status.
1	EP1RXTOG	When read, these bits indicate the current state of the Endpoint n data toggle. If enable bit is high, the bit may be written with the required setting of the data toggle. If enable is low, any value written will be ignored Note: This register is word access. 1'b0: Logical Endpoint n RX data toggle bit = 0 1'b1: Logical Endpoint n RX data toggle bit = 1

A0900 2	008	<u>RXTOGEN</u>				Rx Data Toggle Enable Register										0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name														EP2 RX TO GE N	EP1 RX TO GE N				
Туре														RW	RW				
Reset														0	0				

Bit(s)	Name	Description
		Enables Receive Logical Endpoint n Data Toggle Bit
		If enable bit is set, the endpoint n data toggle can be set.
2	EP2RXTOGEN	Note: This register is word access.
		1'b0: Forbid RISC writing EP n data toggle status with EP1RXTOG
		1'b1: Allow RISC writing EP n data toggle status with EP1RXTOG
		Enables Receive Logical Endpoint n Data Toggle Bit
		If enable bit is set, the endpoint n data toggle can be set.
1	EP1RXTOGEN	Note: This register is word access.
		1'b0: Forbid RISC writing EP n data toggle status with EP1RXTOG
		1'b1: Allow RISC writing EP n data toggle status with EP1RXTOG

A0900 4	<u>TXTOG</u>					Tx Data Toggle Set/Status Register								0000				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name												EP4 TX TO G	EP3 TX TO G	EP2 TX TO G	EP1 TX TO G			
Туре												Oth er	Oth er	Oth er	Oth er			
Reset												0	0	0	0			

Bit(s)	Name	Description
		Transmit Logical Endpoint n Data Toggle Bit Set/Status
4	EP4TXTOG	When read, these bits indicate the current state of the Endpoint n data toggle. If enable bit is high, the bit may be written with the required setting of the data toggle. If enable is low, any value written will be ignored Note: This register is word access. 1'b0: Logical Endpoint n TX data toggle bit = 0 1'b1: Logical Endpoint n TX data toggle bit = 1
3	EP3TXTOG	Transmit Logical Endpoint n Data Toggle Bit Set/Status When read, these bits indicate the current state of the Endpoint n data toggle. If enable bit is high, the bit may be written with the required setting of the data

Page 170 of 580



Bit(s)	Name	Description
		toggle. If enable is low, any value written will be ignored Note: This register is word access. 1'b0: Logical Endpoint n TX data toggle bit = 0 1'b1: Logical Endpoint n TX data toggle bit = 1
		Transmit Logical Endpoint n Data Toggle Bit Set/Status
2	EP2TXTOG	When read, these bits indicate the current state of the Endpoint n data toggle. If enable bit is high, the bit may be written with the required setting of the data toggle. If enable is low, any value written will be ignored Note: This register is word access. 1'b0: Logical Endpoint n TX data toggle bit = 0 1'b1: Logical Endpoint n TX data toggle bit = 1
		Transmit Logical Endpoint n Data Toggle Bit Set/Status
1	EP1TXTOG	When read, these bits indicate the current state of the Endpoint n data toggle. If enable bit is high, the bit may be written with the required setting of the data toggle. If enable is low, any value written will be ignored Note: This register is word access. 1'b0: Logical Endpoint n TX data toggle bit = 0 1'b1: Logical Endpoint n TX data toggle bit = 1

A0900 6	<u>EN</u>	Tx Data Toggle Enable Register														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												EP4 TX TO GE N	EP3 TX TO GE N	EP2 TX TO GE N	EP1 TX TO GE N	
Туре												RW	RW	RW	RW	
Reset												0	0	0	0	

Bit(s)	Name	Description
4	EP4TXTOGEN	Enables Receive Logical Endpoint 1 Data Toggle Bit If enable bit is set, the endpoint n data toggle can be set. Note: This register is word access. 1'b0: Forbid RISC writing EP n data toggle status with EP1RXTOG 1'b1: Allow RISC writing EP n data toggle status with EP1RXTOG
3	EP3TXTOGEN	Enables Receive Logical Endpoint 1 Data Toggle Bit If enable bit is set, the endpoint n data toggle can be set. Note: This register is word access. 1'b0: Forbid RISC writing EP n data toggle status with EP1RXTOG 1'b1: Allow RISC writing EP n data toggle status with EP1RXTOG
2	EP2TXTOGEN	Enables Receive Logical Endpoint 1 Data Toggle Bit If enable bit is set, the endpoint n data toggle can be set. Note: This register is word access. 1'b0: Forbid RISC writing EP n data toggle status with EP1RXTOG 1'b1: Allow RISC writing EP n data toggle status with EP1RXTOG
1	EP1TXTOGEN	Enables Receive Logical Endpoint 1 Data Toggle Bit If enable bit is set, the endpoint n data toggle can be set. Note: This register is word access. 1'b0: Forbid RISC writing EP n data toggle status with EP1RXTOG 1'b1: Allow RISC writing EP n data toggle status with EP1RXTOG





A0900 0	0A	<u>USE</u>	<u>L1I</u>	<u>NTS</u>	USB Level 1 Interrupt Status Register										00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name Type																	
Reset																	
Bit	15	14	13	12	11 D O	10	9	8 VD	7	6	5	4	3	2	1	0	
Name					PO WE RD WN _IN T_S TA TU S	DR VV BU S_I NT _ST AT US	ID DIG _IN T_S TA TU S	VB US VA LID _IN T_S TA TU S	DP DM _IN T_S TA TU S	QH IF_ INT _ST AT US	QI NT _ST AT US	PS R_I NT _ST AT US	DM A_I NT _ST AT US	US BC OM _IN T_S TA TU S	RX _IN T_S TA TU S	TX _IN T_S TA TU S	
Type Reset					RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	
nesei					0	0	0	0	0	0	0	0	0	0	0	0	
Bit(s)) Name				Description												
11	PO	POWERDWN_INT_ STATUS				Power-down interrupt status When controller is in host suspend mode, VBus is valid, and DP is asserted, this bit will set. When controller is in peripheral mode, Avalid is setting, and DP is asserted, this bit will set. When controller is in idle state, avalid is de-asserted , and linestate is in SEO, this bit will also set.											
10	DRV	/VBUS <u></u> TU	_INT_S JS	STA	DRVVBUS interrupt status This bit shows the interrupt trigger status of DRVVBUS. The trigger polarity is determined by DRVVBUS_INT_POL. This interrupt is used in USB OTG charge pump control.												
9	IDE	DIG_INT_STATU S			IDDIG interrupt status This bit shows the interrupt trigger status of IDDIG. The trigger polarity is determined by IDDIG_INT_POL. This interrupt is used in USB OTG attachment.												
8	VBU	BUSVALID_INT_S TATUS			VBUSVALID interrupt status This bit shows the interrupt trigger status of VBUSVALID. The trigger polarity is determined by VBUSVALID_INT_POL. This interrupt is used in USB attachment to host.												
7	DPI	DM_IN	T_STA	TU	DPDM interrupt status This bit shows the interrupt trigger status of DPDM. The trigger condition is whether DP or DM goes high. This interrupt is used in USB HOST mode to detect device attachment.												
6	QH	IF_INT	_STAT	US	USBQ HIF command interrupt status Only valid when WiMAX Q is available.												
5	Ģ	QINT_S	STATUS	5	USBQ interrupt status Only valid when USBQ is available.												
4	PS	R_INT	_STAT	US	Packet sequence recorder interrupt status												
3	DM	A_INT	_STAT	US	DMA interrupt status												
2	USI	BCOM_ TU	_INT_S JS	STA	USB common interrupt status												
1	RX	C_INT_	_STATU	JS	Endpoint Rx interrupt status												
0	ТΧ	K_INT_	JS				En	dpoin	t Tx in	terru	pt stat	us					



A09000A USB_L1INTM **USB Level 1 Interrupt Mask Register** 0000000 4 29 26 25 24 23 22 21 20 19 18 Bit 31 30 28 27 17 16 Name Туре Reset Bit 15 14 13 12 10 9 7 6 3 2 0 11 8 5 4 1 PO DR VB US WE vv ID US DP QН PS DM QI NT BC RX ТΧ DIG ÌF_ INT RD BU VA DM R_I A_I OM IN IN NT NT WN S_I _IN LID _IN _U NM T_ UN T_ UN _IN T_ UN _IN T_ Name IN NT **T**_ T U U U _____ T ŪN ŪN NM NM NM U AS MA MA ŇМ ŪN ŪN MA MA AS AS AS K MA SK SK MA SK MA K K AS SK K SK SK K SK Туре RW Reset 0 0 0 0 0 0 0 0 0 0 0 0

Bit(s)	Name	Description
11	POWERDWN_INT_ UNMASK	Unmasks POWERDWN interrupt 1'b0: Mask interrupt 1'b1: Unmask interrupt
10	DRVVBUS_INT_UN MASK	Unmasks DRVVBUS interrupt 1'b0: Mask interrupt 1'b1: Unmask interrupt
9	IDDIG_INT_UNMA SK	Unmasks IDDIG Interrupt 1'b0: Mask interrupt 1'b1: Unmask interrupt
8	VBUSVALID_INT_U NMASK	Unmasks VBUSVALID Interrupt 1'b0: Mask interrupt 1'b1: Unmask interrupt
7	DPDM_INT_UNMA SK	Unmasks DPDM Interrupt 1'b0: Mask interrupt 1'b1: Unmask interrupt
6	QHIF_INT_UNMAS K	Unmasks USBQ HIF command interrupt Only valid when WiMAX Q is available. 1'b0: Mask interrupt 1'b1: Unmask interrupt
5	QINT_UNMASK	Unmasks USBQ Interrupt Only valid when USBQ is available. 1'b0: Mask interrupt 1'b1: Unmask interrupt
4	PSR_INT_UNMASK	Unmasks packet sequence recorder interrupt 1'b0: Mask interrupt 1'b1: Unmask interrupt
3	DMA_INT_UNMAS K	Unmasks DMA interrupt 1'b0: Mask interrupt 1'b1: Unmask interrupt
2	USBCOM_INT_UN MASK	Unmasks USB common interrupt 1'b0: Mask interrupt 1'b1: Unmask interrupt
1	RX_INT_UNMASK	Unmasks endpoint Rx interrupt 1'b0: Mask interrupt 1'b1: Unmask interrupt
0	TX_INT_UNMASK	Unmasks endpoint Tx Interrupt 1'b0: Mask interrupt

© 2015 - 2017 MediaTek Inc.

Page 173 of 580


Bit(s)

Description

1'b1: Unmask interrupt

A0900 8)0A	<u>USE</u>	<u>B_L1I</u>	<u>NTP</u>	I	USB I	Level 1	Inte	rrupt	Polar	rity Ro	egiste	r	0)0000)200
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					PO WE RD UN _IN T_ PO L	DR VV BU S_I NT _P OL	ID DIG _IN T_ PO L	VB US VA LID _IN T_ PO L								
Туре					RW	RW	RW	RW								
Reset					0	0	1	0								

Bit(s)	Name	Description
11	POWERDWN_INT_ POL	POWERDWN interrupt polarity 1'b0: Interrupt trigger when POWERDWN is 1. 1'b1: Interrupt trigger when POWERDWN is 0.
10	DRVVBUS_INT_PO L	DRVVBUS interrupt polarity 1'b0: Interrupt trigger when DRVVBUS is 1. 1'b1: Interrupt trigger when DRVVBUS is 0.
9	IDDIG_INT_POL	IDDIG interrupt polarity 1'b0: Interrupt trigger when IDDIG is 1. 1'b1: Interrupt trigger when IDDIG is 0.
8	VBUSVALID_INT_P OL	VBUSVALID interrupt polarity 1'b0: Interrupt trigger when VBUSVALID is 1. 1'b1: Interrupt trigger when VBUSVALID is 0.

A0900 C)0A	<u>USE</u>	<u>L1I</u>	<u>NTC</u>	I	USB L	evel 1	Inte	rrupt	Conti	rol Re	giste	r	0	0000	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																US B_I NT _SY NC
Туре																RW
Reset																0
Bit(s)		Na	me							Descri	iption					
0	U	SB_IN	T_SYN	С	1'	b1: US	1' B outpu	USI b0: US ut inter	B inter B outpu rupt is	rupt s it inter synchr	ynchr rupt is onized	onizat output by MC	ion directly U BUS	y. clock re	egisters	5.

© 2015 - 2017 MediaTek Inc.

Page 174 of 580



A0900	102	CSI	RO_P	ERI]	EPO C	ontro	ol Stat	tus Re	giste	r			0	000							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
Name								FL US HFI FO	SE RVI CES ET UP ED N	SE RVI CE DR XP KT RD Y	SE ND ST AL L	SET UP EN D	DA TA EN D	SE NT ST AL L	TX PK TR DY	RX PK TR DY							
Туре								AO	AO	AO	AO	RU	AO	RW	A0	RU							
Reset								0	0	0	0	0	0	0	0	0							
Bit(s)		Na	me							Descr	iption												
8		FLUSI	HFIFO		autor bit Note:	The trans matica (belov al Flush)	CPU v smitte ally. Tl v) is cl bort th FIFO sl	vrites d/reache FIF leared ne pach hould o case	I to th d from O poin . May ket tha nly be us, it ma	is bit t a the E ater is be set at is cu used wl ay caus	o flus ndpoi reset simult urrent hen Txl e data o	h the r nt O F and th taneou ly load PktRdy corrupt	next pa IFO. It ne TxP Isly wi led int /RxPkt ion.	ncket t t is clea ktRdy, ith TxI o FIF(Rdy is a	o be ared /RxPkt /ktRdy). set. In (tRdy y to other							
7	7 SERVICESETUPEDN The CPU writes 1 to this bit to It is cleared autor												Setup	oEnd b	oit.								
6	SEI	RVICEI D	DRXPK Y	TR		Th	e CPU	write	s 1 to t It is cl	his bi teared a	t to cle utomat	e ar the tically.	RxPk	tRdy b	oit.								
5		SEND	STALL		The (ST	CPU w ALL h	v rites 1 andsh Note: T	l to thi ake wi	i s bit t e i ll be t a) shoul	o term ransm utoma d be flu	inate itted, itically ished b	the cu and th y. efore S	rrent nis bit endSta	transa will bo ll is set	iction. e clear	The ed							
4		SETU	PEND		T D flu	'his bi ataEn shed a	t will l d bit i at this	be set v s set. A time.	when a An into The bi Servi	a cont errupt it is clo cedSe	rol tra will b eared tupEn	nsacti e gene by the d bit.	ion en erated CPU v	ds befo and tł writing	ore the ne FIF(g 1 to t	e O he							
3		DATA	AEND		Tł pack and v	ne CPU et, wh when s	J sets len cle setting	up this aring 5 up Tx	s bit w RxPkt PktRo a	hen se Rdy af ly for utoma	etting ' fter un a 0 ler ntically	TxPktl doadin ngth da y.	Rdy fo ng the ata pao	r the l last da cket. It	ast da ata pao t is cle	ta cket, ared							
2		SENTS	STALL		Th	is bit	is set v	when a	a STAI shou W	LL han 1ld cle rite 0 t	idshak ar this o clear	te is tr 5 bit. 11	ansmi	itted. 7	The CP	U							
1		ТХРК	TRDY		The C clea	CPU se red au in	ets up utoma iterruj	this bi tically pt is al	t after when so gen	loadi a data erate	ng a da a pack d at th	ata pa et has is poir	cket in been t nt (if e	ito the transn nableo	FIFO. nitted. d)	. It is An							
0		RXPK	TRDY		This gen	s bit is erateo	set w d wher	hen a d n this t]	data p bit is s he Ser	acket] et. The vicedI	has be e CPU RxPktI	en rec clears Rdy bit	eived. 5 this b t.	An in oit by s	1 0 TX R1 PK PI TR TI DY D' A0 RI 0 0 A0 RI 0 0 RPK PI DY D' A0 RI 0 0 RXPktRd KR yRxPktRdy to FO. Section. The bit. bit. Section. The bit. Section. The et. effore the et. effore the et. effore the ata packet It is cleare Ata packet It is cleare The CPU FIFO. It is Smitted. An ed) interrupt is setting up								

A0900	108	<u>C</u>	DUNT	<u>0</u>		I	EPO R	eceiv	ed By	tes Ro	egiste	r			0	0000	
Bit	15	14	13	12	11 10 9 8 7 6 5 4 3										1	0	
Name					EPO_RX_COUN												
Туре					RU												
Reset												0	0	0			
Bit(s)		Na	me							Descr	iption						
6:0	EF	0_RX	COUN	T	Co	ount0	is a 7-1	bit rea	d-only	y regis	ter th	at indi	icates	the nu	mber	of	

Page 175 of 580



MT2533D Reference Manual

Bit(s)	Name	Description
		received data bytes in the Endpoint O FIFO. The value returned changes as the contents of the FIFO change and is only valid when
		RxPktRdy (IDXEPR0.CSR0.bit0) is set.

A0900)10A	- -	<u>Гуре(</u>	<u>)</u>			E	EPO Ty	ype R	egiste	er					00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									EPO_	Туре						
Туре									R	W						
Reset									0 0							

Bit(s)	Name O EPO_Type	Description
		Operating speed of the target device when the core is configured with the multipoint option. When the core is not configured with the multipoint option, these bits should not be accessed
) Name EP0_Type	2'b00: Unused
7:6	EP0_Type	2'b01: High
		2'b10: Full
		2'b11: Low

A0900)10B	NA	KLIN	<u>1TO</u>			Ν	AK L	imit R	Regist	er					00		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	4 3 2 1 0					
Name													NAKLIMITO					
Туре												RW						
Reset																		

Bit(s)	Name	Description
4:0	NAKLIMITO	(Host mode only) NAKLimit0 is a 5-bit register that sets up the number of frames/microframes (high-speed transfers) after which Endpoint 0 should time out on receiving a stream of NAK responses. (Equivalent settings for other endpoints can be made through their TxInterval and RxInterval registers.). The number of frames/microframes selected is 2(m-1) (where m is the value set in the register, valid values 2 - 16). If the host receives NAK responses from the target for more frames than the number represented by the limit set in this register, the endpoint will be halted. Note: Value 0 or 1 disables the NAK timeout function.

A0900	010C	<u>SR</u>	<u>AMCO</u> GSIZI	<u>NFI</u> E			S	RAM	Size F	Regist	er	(0800			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRAM_SIZE															
Туре	RO															
Reset	t 0 0 0 0 1 0 0 0 0 0 0 0 0 0												0	0		
Bit(s)		Nam	e						D	escrip	tion					
15:0	SRAM_SIZE			Fo	r exai	nple, i	Dept f SRA	h of SI M is c	RAM w onfigu	ith da red to	ta bus 8KB.	widt SRAN	h 32 bi 4 - SIZI	ts. E will l	be 16']	h800.





A090010E		<u>HBC</u>	<u>CONF</u> <u>ATA</u>	<u>IGD</u>	H	ligh B	Sind-v	vidth	Conf	igurat	ion R	egiste	er			00
Bit	15	14	13	12	11	10	9	8	7	1	0					
Name									NUM_HB_EPR NUM_HB_E							Г
Туре										R	20			R	0	
Reset									0	0	0	0	0	0	0	0
Rit(s)		Nat	me							Descr	intion					

Bit(s)	Name	Description
7:4	NUM_HB_EPR	Number of high bind-width RX endpoints
3:0	NUM_HB_EPT	Number of high bind-width TX endpoints

A0900)10F	<u>CON</u>	NFIGI <u>A</u>	DAT		Core Configuration Register									1F	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									MP RX E	MP TX E	BIG EN DIA N	HB RX E	HB TX E	DY NFI FO SIZ IN G	SO FTC ON E	UT MI DA TA WI DT H
Туре									RO	RO	RO	RO	RO	RO	RO	RO
Reset									0	0	0	1	1	1	1	1

Bit(s)	Name	Description
7	MPRXE	When set to 1, automatic amalgamation of bulk packets will be selected.
6	MPTXE	When set to 1, automatic splitting of bulk packets will be selected.
5	BIGENDIAN	Set to 1 indicates big-endian ordering is selected.
4	HBRXE	Set to 1 indicates high-bandwidth Rx ISO Endpoint Support is selected.
3	HBTXE	Set to 1 indicates high-bandwidth Tx ISO Endpoint Support is selected.
2	DYNFIFOSIZING	Set to 1 indicates Dynamic FIFO Sizing option is selected.
1	SOFTCONE	Set to 1 indicates Soft Connect/Disconnect option is selected.
0	UTMIDATAWIDTH	Indicates selected UTMI+ data width 1'b0: 8 bits 1'b1: 16 bits

A0900110 <u>TX1MAP</u>			<u>P</u>	TX1MAP Register											0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				Μ	[1	MAXIMUM_PAYLOAD_TRANSACTION											
Туре				R	W						RW						
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
12:11	M1	Maximum payload size for indexed TX endpoint, M1 packet multiplier m maximum payload transaction register
10:0	MAXIMUM_PAYLO AD_TRANSACTION	The TxMaxP register defines the maximum amount of data that can be transferred through the selected Tx endpoint in a single operation. There is a TxMaxP register for each Tx endpoint (except for Endpoint 0). Bits 10~0 define (in bytes) the maximum payload transmitted in a

single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full-speed and high- speed operations. Where the option of high-bandwidth isochronous endpoints or of packet splitting on bulk endpoints has been taken when the core is configured, the register will include either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded. In the case of bulk endpoints with the packet splitting option enabled, the multiplier m can be up to 32 and defines the maximum number of 'USB' packets (i.e. packets for transmission over the USB) of the specified payload into which a single data packet placed in the FIFO should be split, prior to the transfer. (If the packet splitting option is not enabled, bit15-13 will not be implemented and bit12-11 (if included) will be ignored.)
Note: The data packet should be an exact multiple of the payload specified by bit10~0, which is itself required to be one of 8, 16, 32, 64 or (in the case of high speed transfers) 512 bytes. For isochronous endpoints operating in high-speed mode and with the High-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit11 set or bit12 set respectively) and it specifies the maximum number of such transactions that can take place in a single microframe. If either bit11 or bit12 is not 0, the USB2.0 controller will automatically split any data packet written to FIFO into up to 2 or 3 'USB' packets, each containing the specified payload (or less). The maximum payload for each transaction is 1024 bytes, so this allows up to 3072 bytes to be transmitted in each microframe. (For Isochronous/Interrupt transfers in full- speed mode, bit11 and 12 are ignored.) The value written to bit10~0 (multiplied by m in the case of high-bandwidth Isochronous transfers) should match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint (see USB Specification Revision 2.0, Chapter 9). A mismatch can cause unexpected results. The total amount of data represented by the value written to this register (specified payload * m) must not exceed the FIFO size for the Tx endpoint and should not exceed half the FIFO size if double- buffering is required. If this register is changed after packets have been sent from the endpoint, the Tx endpoint FIFO should be completely flushed (using the Endpolit) bit in TroCSD.

A0900)112	<u>TX1</u>	<u>CSR</u> <u>I</u>	<u>PER</u>				Tx1 C	SR Re	gister	r				0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	AU TO SET	ISO		DM AR EQ EN	FR CD AT AT OG	DM AR EQ MO DE		SET TX PK TR DY _T WI CE	INC OM PT X	CL RD AT AT OG	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	UN DE RR UN	FIF ON OT EM PT Y	TX PK TR DY	
Туре	RW	RW		RW	RW	RW		A1	A1	A0	A1	RW	AO	A1	RU	A0	
Reset	0	0		0	0	0		0	0	0	0	0	0	0	0	0	
Bit(s)		Na	me		Description												
15		AUTO	OSET	If The CPU sets up this bit, TxPktRdy will be autom data of the maximum packet size (value in TxMaxP) TxFIFO. If a packet of less than the maximum pack TxPktRdy will have to be set manual									utoma IaxP) i packe mually	tically s load t size i v.	set w ed inte is load	hen o the led,	
14		IS	0		The CPU sets up this bit to enable the Tx endpoint for Isochronous transfers and clears it to enable the Tx endpoint for Bulk or Interrup transfers.										ous rupt		
14					Note: This bit only takes effect in peripheral mode. In host mode, it always returns to 0.												

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.

MEDIATEK



Bit(s)	Name	Description
12	DMAREQEN	The CPU sets up this bit to enable the DMA request for the Tx endpoint.
11	FRCDATATOG	The CPU sets up this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This can be used by Interrupt Tx endpoints that are used to communicate rate feedback for Isochronous endpoints.
		The CPU sets up this bit to select DMA Request Mode 1 and clears it to
10	DMAREQMODE	Note: This bit should not be cleared either before or in the same cycle as the DMAReqEn bit is cleared.
8	SETTXPKTRDY_TW ICE	Indicates TxPktRdy had been set when it is 1'b1 already. Write 0 to clear it.
7	INCOMPTX	When the endpoint is used for high-bandwidth Isochronous/Interrupt transfers, this bit is set to indicate where a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts. Note: In anything other than a high-bandwidth transfer, this bit will always return to 0. Write 0 to clear it.
6	CLRDATATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
5	SENTSTALL	This bit is set when a STALL handshake is transmitted. The FIFO will be flushed and Tx interrupt generated if enabled and the TxPktRdy bit is cleared. The CPU should clear this bit.
		Write 0 to clear it.
4	SENDSTALL	The CPU writes 1 to this bit to issue a STALL handshake to an IN token. The CPU clears this bit to terminate the stall condition. Note: This bit has no effect where the endpoint is used for Isochronous transfer. Otherwise, CPU should wait for SENTSTALL interrupt to be generated before clearing the SENDSTALL bit.
3	FLUSHFIFO	The CPU writes 1 to this bit to flush the latest packet from the endpoint TxFIFO. The FIFO pointer is reset, the TxPktRdy bit is cleared and an interrupt is generated. May be set simultaneously with TxPktRdy to abort the packet currently loaded into FIFO. Note: FlushFIFO should only be used when TxPktRdy is set. In other cases, it may cause data corruption. If the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO.
2	UNDERRUN	The USB will set up this bit if an IN token is received when the TxPktRdy bit is not set. The CPU should clear this bit (write 0 to clear it).
1	FIFONOTEMPTY	The USB sets up this bit when there is at least 1 packet in TxFIFO. This bit will be asserted automatically when TXPKTRDY is set by CPU and de-asserted when CPU flushes FIFO or sends a STALL packet.
0	TXPKTRDY	The CPU sets up this bit after loading a data packet into FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled). TxPktRdy is also automatically cleared (interrupt is generated) prior to loading a second packet into a double-buffered FIFO.

A0900)114	<u>R</u>	X1MA	<u>P</u>			RX1MAP Register									0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name				M	[1			MA	XIMU	M_PAY	LOAD	_TRAN	NSACTI	ION					
Туре				R	W	RW													
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0			

MEDIATEK

MT2533D Reference Manual

Bit(s)	Name	Description
12:11	M1	Maximum payload size for indexed RX endpoint, M1 packet multiplier m
		The RxMaxP register defines the maximum amount of data that can be transferred through the selected Rx endpoint in a single operation. There is a RxMaxP register for each Rx endpoint (except for Endpoint 0). Bit10~0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full- speed and high-speed operations.
		Where the option of high-bandwidth isochronous endpoints or of combining bulk packets has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded
10:0	MAXIMUM_PAYLO AD_TRANSACTION	For Bulk endpoints with the packet combining option enabled, the multiplier m can be up to 32 and defines the number of USB packets of the specified payload which are to be combined into a single data packet within the FIFO. (If the packet splitting option is not enabled, bit15~13 will not be implemented and bit12~11 (if included) will be ignored.) For isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be
		either 2 or 3 (corresponding to bit11 set or bit12 set respectively) and it specifies the maximum number of such transactions that can take place in a single microframe. If either bit11 or bit12 is not 0, the USB2.0 controller will automatically combine the separate USB packets received in any microframe into a single packet within the Rx FIFO. The maximum payload for each transaction is 1024 bytes, so this allows up to 3072 bytes to be received in each microframe.
		 (For Isochronous/Interrupt transfers in full-speed mode or if high-bandwidth is not enabled, bit11 and 12 will be ignored.) The value written to bit10~0 (multiplied by m in the case of high-bandwidth Isochronous transfers) should match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint (see USB Specification Revision 2.0, Chapter 9). A mismatch can cause unexpected results. The total amount of data represented by the value written to this register (specified payload * m) should not exceed the FIFO size for the OUT endpoint and half the FIFO size if double buffering is required

A0900)116	<u>RX</u> 1	<u>ICSR</u> <u>RI</u>	<u>PE</u>			1	RX1 C	SR Re	egiste	r				0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	AU TO CL EA R	ISO	DM AR EQ EN	DIS NY ET _PI DE RR	DM AR EQ MO DE		KE EP ER RS TA TU S	INC OM PR X	CL RD TA TO G	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	DA TA ER R	OV ER RU N	FIF OF UL L	RX PK TR DY	
Туре	RW	RW RW RW			RW		RW	A1	A0	A1	RW	AO	RU	A1	RU	A1	
Reset	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	
Bit(s)		Na	me		Description												
15		AUTO	CLEAR		If t clear Rx Note	t he CP red wl FIFO. unl : Maxir	U sets hen a j Wher loaded num pa	up th packet packet packet , RxP acket si	is bit, of Rx ets of l ktRdy ze-3,-2	the Rx MaxP less th will ha ,-1 is ha	APktRo bytes an the ave to andled	dy bit v has be e maxi be clea like ma rdware.	will be en un mum j ared n	auton loaded packet nanua n packe	natica l from : size a lly. t size w	lly the re /hich	
14		IS	0		The CPU sets up this bit to enable the Rx endpoint for Isochronous transfers and clears it to enable the Rx endpoint for Bulk/Interrupt									ous [.] upt			

© 2015 - 2017 MediaTek Inc.

Page 180 of 580



Bit(s)	Name	Description
		transfers.
13	DMAREQEN	The CPU sets up this bit to enable the DMA request for the Rx endpoint.
12	DISNYET_PIDERR	The CPU sets up this bit to disable the sending of NYET handshakes. When set, all successfully received Rx packets will be ACK'd including at the point at which the RxFIFO becomes full. Note: This bit only takes effect in high-speed mode, in which it should be set for all interrunt endpoint
		This bit is set when there is a PID error in the received packet. It is cleared when RxPktRdy is cleared or write 0 to clear it.
11	DMAREQMODE	The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0. DMA Request Mode 1: Rx endpoint interrupt is generated only when DMA Request Mode 1 and received a short packet. RxDMAReq is generated when receiving a Max-Packet- size packet. DMA Request Mode 0: No Rx endpoint interrupt. RxDMAReq will be generated when RxPktRdy is set.
9	KEEPERRSTATUS	This bit is used when endpoint works with USBQ and in ISOCHRONOUS mode. When this bit is set, the isochronous error, PIDERROR, INCOMPRX and DATAERROR will be kept and only cleared by SW.
8	INCOMPRX	This bit will be set in an Isochronous transfer if the packet in the RxFIFO is incomplete because parts of the data are not received. When KeepErrorStatus = 0, it will be cleared when RxPktRdy is cleared or write 0 to clear it.
		Note: In anything other than a Isochronous transfer, this bit will always return 0. Write 0 to clear it.
7	CLRDTATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
6	SENTSTALL	This bit is set when a STALL handshake is transmitted. The CPU should clear this bit. An interrupt will be generated when the bit is set.
		Write 0 to clear it.
5	SENDSTALL	The CPU writes 1 to this bit to issue a STALL handshake. The CPU clears this bit to terminate the stall condition. Note: This bit has no effect where the endpoint is being used for ISO transfers
		The CPU writes 1 to this bit to flush the next packet to be read from the endpoint RxFIFO. The RxFIFO pointer is reset and the RxPktRdy bit is cleared.
4	FLUSHFIFO	Note: FlushFIFO should only be used when RxPktRdy is set. In other cases, it may cause data corruption. If the RxFIFO is double buffered, FlushFIFO may need to be set twice to completely clear the RxFIFO.
0		This bit will be set when RxPktRdy is set if the data packet has a CRC or bit-stuff error in it. Cleared when RxPktRdy is cleared.
3	DATAERR	Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns to 0.
		This bit will be set if an OUT packet cannot be loaded into RxFIFO. The CPU should clear this bit (write 0 to clear it).
2	OVERRUN	Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns to 0. The new incoming packet will not be written to RxFIFO.
1	FIFOFULL	This bit will be set when no more packets can be loaded into RxFIFO.
0	RXPKTRDY	This bit will be set when a data packet has been received (to RxFIFO). The CPU should clear this bit when the packet has been unloaded from RxFIFO. An interrupt will be generated when the bit is set. Write 0 to clear it.

© 2015 - 2017 MediaTek Inc.



A0900	118	<u>RX</u>	<u>1COU</u>	<u>INT</u>	Rx1 Count Register											0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name									RXC	OUNT									
Туре									F	٤U									
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit(s)		Na	me							Desci	ription	l							
13:0		RXCO	DUNT		It is a Note:	a 14-bi The va	i t read llue ret	- only by urned o	regist t es in t changes RxPktF	er tha the pa s as the Rdy(Rx	t holds cket in FIFO i CSR.D(s the m RxFl s unloa)) is se	t umbe : (FO. aded an t.	r of re 1d is on	ceive ly valio	d data d when			

A0900)11A	<u>T</u> 2	X1TYI	<u>PE</u>				Гх1Ту	pe Re	giste	r					00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										SPEE D	TX_I OC	PROT OL	TX_1	FARGE Bl	T_EP_ ER	NUM
Туре									R	W	R	W		R	W	
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		Operating speed of the target device when the core is configured with the multipoint option
		When the core is not configured with the multipoint option, these bits should not
7.6	TY SPEED	be accessed.
7.0	TA_SI LED	2'b00: Unused
		2'b01: High
		2'b10: Full
		2'b11: Low
		The CPU should set up this to select the required protocol for the Tx endpoint.
F . A	TY DDOTOCOL	2'b00: Illegal
5:4	IX_PROTOCOL	2'b01: Isochronous
		2'b10: Bulk
		2'b11: Interrupt
3:0	TX_TARGET_EP_N UMBER	The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.

A0900	11 B	<u>TX1</u>	INTE L	<u>RVA</u>			T	x1Inte	rval	Re	egist	er							00
Bit	15	14	13	12	11	10	9	8	7		6	5	4		3	2	1		0
Name									1	ГΧ	_POL	LING	_INT	ER	VAL_	NAK_I	_IMIT_	M	
Туре														R۱	N				
Reset									0		0	0	0		0	0	0		0
Bit(s)		Na	me		Description														
7:0	TX_ RV/	_POLLI AL_NAI M	ING_IN K_LIM A	NTE IT_	(Ho tha inte this re	st moo at, for rval fo regist the er spons	de onl Intern or the er set idpoin es. Th	y) TxIn rupt an curren s up th nt shou nere is endp	nterva nd Iso ntly-sa le nui uld tin a TxI o int (al och ele mb me nt (ex	Regis crond cted er of out erval ccept	ster T ous tr Tx er f fram on re regis for E	ExInt cansf ndpo nes/r ceivi ster f Endpo	erv ers int nic ing for oin	val is : , defi . For rofra a stro each t 0).	an 8-b nes th Bulk 6 mes a eam 0 config	it reg e poll ndpo fter w f NAK gured	ist ling int hio Tx	er g ts, ch

In each case the value that is set defines a number of trames/microtrames (high



Bit(s)	Name	Description
		speed transfers), as the following:
		Transfer Type Speed Valid values (m) Interpretation
		Interrupt Low Speed or Full Speed 1-255 Polling interval is m frames.
		Interrupt High Speed 1-16 Polling interval is 2^(m-1) microframes
		Isochronous Full Speed or High Speed 1-16 Polling interval is 2^(m-1)
		frames/microframes
		Bulk Full Speed or High Speed 2-16 NAK Limit is 2^(m-1)
		frames/microframes.
		Note: Value 0 or 1 disables the NAK timeout function. The register should be set before TxType for Bulk endpoint.

A0900	11C	<u>R</u> 2	X1TYI	PE				Rx1Ty	pe Re	egiste	r					00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXS	PEED	RX_I	PROT COL	RX_	TARGE B	T_EP_ ER	NUM
Туре									R	W	R	W		R	W	
Reset									0	0	0	0	0	0	0	0
Bit(s)		Na	me							Descr	iption					
7:6		RXSI	PEED		Operating speed of the target device when the core is configured with the multipoint option When the core is not configured with the multipoint option, these bits should not be accessed. 2'b00: Unused 2'b01: High 2'b10: Full											
5:4	R	X_PR(отосо	L	The CPU should set up this to select the required protocol for the Tx endpoint. 2'b00: Illegal 2'b01: Isochronous 2'b10: Bulk 2'b11: Interrupt											
3:0	RX_	_TARG UM	ET_EF BER	P_N	The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.											

A0900	11D	IID RXINTERVA 15 14 13 12			Rx1Interval Register											
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									R	X_POI	LING_	INTE	RVAL_	NAK_I	IMIT_	Μ
Туре												R	W			
Reset									0	0	0	0	0	0	0	0
Bit(s)	Name Description															
7:0	RX_ RVA	_POLLI AL_NAI M	ING_II K_LIM A	NTE IT_	RxIn a curre up sho R:	iterval nd Iso ently s the n uld tin kInter RX 1	l Regis chron electe umber ne out val reg POLLI	ster Ra ous tr d Rx e r of fra on re gister :	AInterv ansfer ndpoi mes/r ceiving for ead I FERVA	val is a rs, def nt. Fo micro g a str ch con Endpo L / NAI	an 8-bi ines th r Bulk frame eam o figure int 0). K LIMI	it regi he poll c endp s after f NAK ed Rx o T (M),	ster th ling in oints, whic respo endpoi	nat, for terval this re- h the e onses. ' int (ex mode o	• Inter for th egister ndpoi There cept fo nly)	rupt e sets nt is a or

In each case the value that is set defines a number of frames/microframes (high speed transfers), as the following:



Bit(s)	Name	Description
		Transfer Type Speed Valid values (m) Interpretation
		Interrupt Low Speed or Full Speed 1 - 255 Polling interval is m frames.
		High Speed 1 - 16 Polling interval is 2(m-1) microframes
		Isochronous Full Speed or High Speed 1 - 16 Polling interval is 2(m-1)
		frames/microframes
		Bulk Full Speed or High Speed 2 - 16 NAK Limit is 2(m-1) frames/microframes.
		Note: Value 0 or 1 disables the NAK timeout function. The register should be set
		before RxType for Bulk endpoint.

A0900)11F	FI	FOSIZ	<u>/E1</u>		EP1	Conf	igure	d FIF(0 Size	e Regi	ster				AA
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										RXFIF	'OSIZE			TXFIF	OSIZE	
Туре										D	C			D	C	
Reset									1	0	1	0	1	0	1	0
					•	•				-			-			

Bit(s)	Name	Description
7:4	RXFIFOSIZE	Indicates the RxFIFO size of 2^n bytes Example: Value 10 means 2^10 = 1024 bytes.
3:0	TXFIFOSIZE	Indicates the TxFIFO size of 2^n bytes Example: Value 10 means 2^10 = 1024 bytes.

A0900)120	<u>T</u> 2	X2MA	P]	TX2M	AP Re	egiste	r				0	0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				N	[1			MA	XIMU	M_PAY	(LOAD	_TRAN	NSACTI	ION		
Туре				R	W						RW					
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
12:11	M1	Maximum payload size for indexed TX endpoint, M1 packet multiplier m maximum payload transaction register
10:0	MAXIMUM_PAYLO AD_TRANSACTION	The TxMaxP register defines the maximum amount of data that can be transferred through the selected Tx endpoint in a single operation. There is a TxMaxP register for each Tx endpoint (except for Endpoint 0). Bit10~0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full-speed and high- speed operations. Where the option of high-bandwidth Isochronous endpoints or of packet splitting on Bulk endpoints has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded. In the case of Bulk endpoints with the packet splitting option enabled, the multiplier m can be up to 32 and defines the maximum number of 'USB' packets (i.e. packets for transmission over the USB) of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. (If the packet splitting option is not enabled, bit15-13 will not be implemented and bit12-11 (if included) will be ignored.)
		Note: The data packet should be an exact multiple of the payload specified by bit10~0, which is itself required to be one of 8, 16, 32, 64 or (in the case of high-speed transfers) 512 bytes. For Isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit11 set or bit12 set respectively) and it specifies the
		maximum number of such transactions that can take place in a single microframe. If either bit11 or bit12 is not 0, the USB2.0 controller will





Bit(s)	Name	Description
		automatically split any data packet written to the FIFO into up to 2 or 3 'USB'
		packets, each containing the specified payload (or less). The maximum payload
		for each transaction is 1024 bytes, so this allows up to 3072 bytes to be
		transmitted in each microframe. (For Isochronous/Interrupt transfers in full-
		speed mod, bit11 and 12 are ignored.) The value written to bit10~0 (multiplied
		by m in the case of high-bandwidth Isochronous transfers) should match the
		value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for
		the associated endpoint (see USB Specification Revision 2.0, Chapter 9). A
		mismatch can cause unexpected results. The total amount of data represented by
		the value written to this register (specified payload * m) should not exceed the
		FIFO size for the Tx endpoint and half the FIFO size if double-buffering is
		required. If this register is changed after packets have been sent from the
		endpoint, the Tx endpoint FIFO should be completely flushed (using the
		FlushFIFO bit in TxCSR) after writing the new value to this register.

A0900)122	<u>TX2</u>	<u>2CSR</u> <u>RI</u>	<u>PE</u>			•	Fx2 C	SR Re	giste	r				0	000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AU TO SET	ISO		DM AR EQ EN	FR CD AT AT OG	DM AR EQ MO DE		SET TX PK TR DY _T WI CE	INC OM PT X	CL RD AT AT OG	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	UN DE RR UN	FIF ON OT EM PT Y	TX PK TR DY
Туре	RW	RW		RW	RW	RW		A1	A1	AO	A1	RW	AO	A1	RU	AO
Reset	0	0		0	0	0		0	0	0	0	0	0	0	0	0
Bit(s)		Na	me			Description										
15		AUTO	OSET		If Tl data TxF	he CPU of the IFO. I	U sets maxin f a pac T	up this num p ket of xPktR	s bit, T acket Tless tl dy wil	TxPktR size (v han th l have	dy wi alue i e max to be	ll be a n TxM imum set ma	utoma laxP) i packe mually	tically s load t size	/ set w ed int is load	hen o the led,
14		IS	0		The CPU sets up this bit to enable the Tx endpoint for Isochronou transfers and clears it to enable the Tx endpoint for Bulk or Interr transfers. Note: This bit only takes effect in peripheral mode. In host mode, it always returns to 0									ous rrupt iys		
12		DMAR	EQEN		1	The CF	PU sets	s up th	is bit t	to enal endn	ble the oint.	e DMA	reque	est for	the Tx	K
11	I	FRCDA	ΤΑΤΟΟ	r z	The and an A are	e CPU the d ACK is used t	sets u ata pa receiv to com	p this cket to ved. Th munic	bit to f be clo nis can cate ra	force t eared i be us ite fee	he end from I ed by dback	lpoint FIFO, 1 Interr for ise	data t regard rupt Tx ochror	oggle lless o c endp ious e	to swi f whet oints t ndpoi	tch her that nts.
10	D	MARE	QMOD	E	The C	C PU se te: This	e ts up s bit sho	this bi sel ould no	t to se l l ect D t be cle DMAF	lect D MA Re ared ei ReqEn l	MA Re quest ther be pit is cl	equest Mode fore or eared.	Mode 0. in the s	1 and same cy	clears ycle as	s it to the
8	SET	TXPKT IC	FRDY_ E	TW	Ind	icates	TxPk	tRdy h	ad bee	en set clea	when r it.	it is 1'	b1 alre	ady. V	Vrite () to
7		INCO	MPTX		Iso larg in No	chron ge pac nsuffic te: In a	Wher ous/In ket ha cient I nythin	the en terrug s been N toke g other	ndpoin pt tran split i ns hav than a eturn to	nt is us nsfers, into 2 ve bee high-b 0 0. Wr	sed fo this b or 3 p n rece andwic ite 0 to	r high bit is so ackets ived to lth tran o clear i	- bandy et to in for tra o send usfer, th t.	width dicate ansmi all the is bit w	e wher ssion e parts vill alwa	re a but s. ays
6	(CLRDA	TATOO	,	Th	e CPU	write	s 1 to t	his bit	t to res	set the	endp	oint da	ata tog	ggle to	0.



Bit(s)	Name	Description
5	SENTSTALL	This bit will be set when a STALL handshake is transmitted. The FIFO will be flushed and Tx interrupt generated if enabled and the TxPktRdy bit is cleared. The CPU should clear this bit. Write 0 to clear it.
4	SENDSTALL	The CPU writes 1 to this bit to issue a STALL handshake to an IN token. The CPU clears this bit to terminate the stall condition. Note: This bit has no effect where the endpoint is being used for Isochronous transfer. Otherwise, CPU should wait SENTSTALL interrupt generated before clearning SENDSTALL bit.
3	FLUSHFIFO	The CPU writes 1 to this bit to flush the latest packet from the endpoint TxFIFO. The FIFO pointer is reset, the TxPktRdy bit is cleared and an interrupt is generated. May be set simultaneously with TxPktRdy to abort the packet currently loaded into FIFO. Note: FlushFIFO should only be used when TxPktRdy is set. In other cases, it may cause data corruption. If the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO.
2	UNDERRUN	The USB will set up this bit if an IN token is received when the TxPktRdy bit is not set. The CPU should clear this bit (write 0 to clear it).
1	FIFONOTEMPTY	The USB sets up this bit when there is at least 1 packet in TxFIFO. This bit will be asserted automatically when TXPKTRDY is set by CPU and de-asserted when CPU flushes FIFO or sends a STALL packet.
0	TXPKTRDY	The CPU sets up this bit after loading a data packet into FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled). TxPktRdy is also automatically cleared (interrupt is generated) prior to loading a second packet into a double-buffered FIFO.

A0900	124	<u>R</u> 2	X2MA	P			RX2MAP Register									0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				M	[1		MAXIMUM_PAYLOAD_TRANSACTION									
Туре				R	W						RW					
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)		Na	me		Description											
12:11		Μ	[1		Maximum payload size for indexed RX endpoint, M1 packet multiplier m											

1
The RxMaxP register defines the maximum amount of data that can
be transferred through the selected Rx endpoint in a single
operation. There is a RxMaxP register for each Rx endpoint (except
for Endpoint 0). Bit10~0 define (in bytes) the maximum payload
transmitted in a single transaction. The value set can be up to 1024
bytes but is subject to the constraints placed by the USB Specification
on packet sizes for Bulk, Interrupt and Isochronous transfers in full-
speed and high-speed operations.

 MAXIMUM_PAYLO AD_TRANSACTION
 Where the option of high-bandwidth isochronous endpoints or of combining bulk packets has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded.
 For bulk endpoints with the packet combining option enabled, the multiplier m can be up to 32 and defines the number of USB packets of the specified payload which are to be combined into a single data packet within the FIFO. (If the packet splitting option is not enabled, bit15-bit13 will not be implemented and bit12-11 (if included) will be ignored.) For isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit11 set or bit12 set respectively) and it specifies

the maximum number of such transactions that can take place in a single

© 2015 - 2017 MediaTek Inc.





Bit(s)	Name	Description
		microframe. If either bit11 or bit12 is not 0, the USB2.0 controller will
		automatically combine the separate USB packets received in any microframe
		into a single packet within Rx FIFO. The maximum payload for each transaction
		is 1024 bytes, so this allows up to 3072 bytes to be received in each microframe.
		(For Isochronous/Interrupt transfers in full-speed mode or if high-bandwidth is
		not enabled, bit11 and 12 will be ignored.) The value written to bit10~0
		(multiplied by m in the case of high-bandwidth Isochronous transfers) should
		match the value given in the wMaxPacketSize field of the Standard Endpoint
		Descriptor for the associated endpoint (see USB Specification Revision 2.0,
		Chapter 9). A mismatch can cause unexpected results.
		The total amount of data represented by the value written to this register
		(specified payload * m) should not exceed the FIFO size for the OUT endpoint and half the FIFO size if double-buffering is required.

A0900	0126	<u>RX2</u>	<u>CSR</u>	<u>_PE</u>		RX2 CSR Register									0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	AU TO CL EA R	ISO	DM AR EQ EN	DIS NY ET _PI DE RR	DM AR EQ MO DE		KE EP ER RS TA TU S	INC OM PR X	CL RD TA TO G	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	DA TA ER R	OV ER RU N	FIF OF UL L	RX PK TR DY		
Туре	RW	RW	RW	RW	RW		RW	A1	A0	A1	RW	A0	RU	A1	RU	A1		
Reset	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
15	AUTOCLEAR	If the CPU sets up this bit, the RxPktRdy bit will be automatically cleared when a packet of RxMaxP bytes has been unloaded from RxFIFO. When packets of less than the maximum packet size are unloaded, RxPktRdy will have to be cleared manually. Note: Maximum packet size-3,-2,-1 is handled like maximum packet size which
		is auto cleared by hardware.
14	ISO	The CPU sets up this bit to enable the Rx endpoint for Isochronous transfers and clears it to enable the Rx endpoint for bulk/interrupt transfers.
13	DMAREQEN	The CPU sets up this bit to enable the DMA request for the Rx endpoint.
		The CPU sets up this bit to disable the sending of NYET handshakes. When set, all successfully received Rx packets will be ACK'd including at the point at which the RxFIFO becomes full.
12	DISNYET_PIDERR	Note: This bit only takes effect in high-speed mode, in which it should be set for all interrupt endpoints.
		This bit will be set when there is a PID error in the received packet. Cleared when RxPktRdy is cleared or write 0 to clear it.
		The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0.
11	DMAREQMODE	DMA Request Mode 1: Rx endpoint interrupt is generated only when DMA Request Mode 1 and received a short packet. RxDMAReq is generated when receiving a Max-Packet-size packet. DMA Request Mode 0: No Rx endpoint interrupt. RxDMAReq will be generated when RxPktRdy is set.
		This bit is used when endpoint works with USBQ and in
9	KEEPERRSTATUS	PIDERROR, INCOMPRX and DATAERROR will be kept and only cleared by SW.
8	INCOMPRX	This bit will be set in an Isochronous transfer if the packet in the

Page 187 of 580



Bit(s)	Name	Description
		RxFIFO is incomplete because parts of the data are not received. When KeepErrorStatus = 0, it will be cleared when RxPktRdy is
		cleared or write 0 to clear it. Note: In anything other than a Isochronous transfer, this bit will always return 0. Write 0 to clear it.
7	CLRDTATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
6	SENTSTALL	This bit will be set when a STALL handshake is transmitted. The CPU should clear this bit. An interrupt will be generated when the bit is set.
		Write 0 to clear it.
F	CENIDOTALI	The CPU writes 1 to this bit to issue a STALL handshake. The CPU clears this bit to terminate the stall condition.
5	SENDSTALL	Note: This bit has no effect where the endpoint is used for ISO transfers.
4	ELUCUEIEO	The CPU writes 1 to this bit to flush the next packet to be read from the endpoint RxFIFO. The RxFIFO pointer is reset and the RxPktRdy bit is cleared.
4	FLUSHFIFU	Note: FlushFIFO should only be used when RxPktRdy is set. In other cases, it may cause data corruption. If the RxFIFO is double buffered, FlushFIFO may need to be set twice to completely clear RxFIFO.
0		This bit is set when RxPktRdy is set if the data packet has a CRC or bit-stuff error in it. Cleared when RxPktRdy is cleared.
3	DATAERK	Note: This bit is only valid when the endpoint is operating in ISO mode. In bulk mode, it always returns to 0.
		This bit will be set if an OUT packet cannot be loaded into RxFIFO. The CPU should clear this bit (write 0 to clear it).
2	OVERRUN	Note: This bit is only valid when the endpoint is operating in ISO mode. In bulk mode, it always returns to 0. The new incoming packet will not be written to RxFIFO.
1	FIFOFULL	This bit will be set when no more packets can be loaded into RxFIFO .
0	RXPKTRDY	This bit will be set when a data packet has been received (to RxFIFO). The CPU should clear this bit when the packet has been unloaded from RxFIFO. An interrupt will be generated when the bit is set. Write 0 to clear it

A0900128 <u>RX20</u>			<u>2COU</u>	<u>COUNT</u> Rx2 Count Register											0	000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				RXCOUNT												
Туре				RU												
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13:0	RXCOUNT	It is a 14-bit read-only register that holds the number of received data bytes in the packet in RxFIFO. Note: The value returned changes as the FIFO is unloaded and is only valid when RxPktRdy(RxCSR.D0) is set.

A090012A <u>TX2TYPE</u>					Tx2Type Register									00					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name									TX_SPEE TX_PROT D OCOL				TX_TARGET_EP_NUM BER						
Туре									RW		RW RW		RW		RW RW		R	W	
Reset									0	0	0	0	0	0	0	0			



Bit(s)	Name	Description
		Operating speed of the target device when the core is configured with the multipoint option
		When the core is not configured with the multipoint option, these bits should not
7.6	TY SPEED	be accessed.
7.0	TA_STEED	2'b00: Unused
		2'b01: High
		2'b10: Full
		2'b11: Low
		The CPU should set up this to select the required protocol for the Tx endpoint.
r . A	TY DDOTOCOL	2'b00: Illegal
5:4	IX_PROTOCOL	2'b01: Isochronous
		2'b10: Bulk
		2'b11: Interrupt
3:0	TX_TARGET_EP_N UMBER	The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.

A0900)12B	<u>TX2</u>	INTE L	<u>RVA</u>		Tx2Interval Register											
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									T	X_POI	LING_	INTE	RVAL_I	NAK_L	IMIT_	Μ	
Туре												R	W				
Reset									0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
		(Host mode only) TxInterval Register TxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently selected Tx endpoint. For bulk endpoints, this register sets up the number of frames/microframes after which the endpoint should time out on receiving a stream of NAK responses. There is a TxInterval register for each configured Tx endpoint (except for Endpoint 0).
7:0	TX_POLLING_INTE RVAL_NAK_LIMIT_ M	In each case the value that is set defines a number of frames/microframes (high speed transfers), as the following: Transfer Type Speed Valid values (m) Interpretation Interrupt Low Speed or Full Speed 1-255 Polling interval is m frames. Interrupt High Speed 1-16 Polling interval is 2^(m-1) microframes Isochronous Full Speed or High Speed 1-16 Polling interval is 2^(m-1) frames/microframes Bulk Full Speed or High Speed 2-16 NAK Limit is 2^(m-1) frames/microframes. Note: Value 0 or 1 disables the NAK timeout function. The register should be set before TxType for Bulk endpoint.

A0900	012C	<u>R</u> 2	X2TY	<u>PE</u>			1		00							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXSI	PEED	RX_I OC	PROT OL	RX_1	FARGE BI	T_EP_ ER	NUM
Туре									R	W	R	W		R	W	
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7.0	DYCDEED	Operating speed of the target device when the core is configured with
7:6	RASPEED	Ine multipoint option

When the core is not configured with the multipoint option, these bits should not

© 2015 - 2017 MediaTek Inc.

Page 189 of 580



Bit(s)	Name	Description
		be accessed.
		2'b00: Unused
		2'b01: High
		2'b10: Full
		2'b11: Low
		The CPU should set up this to select the required protocol for the Tx endpoint.
5:4	RX_PROTOCOL	2'b00: Illegal 2'b01: Isochronous
		2'b10: Bulk
		2'b11: Interrupt
3:0	RX_TARGET_EP_N UMBER	The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.

A0900	12D	<u>RX2</u>	<u>AL</u>	ERV			Rx	x2Into	erval	Regis	ter					00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									R	X_POI	LLING_	_INTE	RVAL_I	NAK_I	LIMIT_	Μ
Туре												R	W			
Reset									0	0	0	0	0	0	0	0
Bit(s)		Na	me							Descr	iption					
7:0	RX_ RVA	_POLLI L_NAI M	ING_IN K_LIM I	VTE IT_	Rxir a curr up sho R: In ea	nd Iso ently so the n uld tin xInter RX ch case Interru Isochro Full Sp Value	l Regis chron selecte umbei ne out val reg POLLII the va Trans pt Low High Sj onous F seed or 0 or 1 c	ster R nous tr ed Rx o r of fr t on re gister NG IN' lue tha spe fer Ty Speed peed 1 full Spe High S disable be	xInter cansfe endpoi ames/ cceivin for ea TERVA t is set eed tran pe Spee or Full - 16 Pol eed or H fraa Speed 2 s the N, fore Rx	val is : rs, def int. Fo micro g a str ch cor Endpo L / NA defines nsfers), d Valio Speed lling in High Sp mes/m - 16 N/ AK tim Type fe	an 8-bi ines tl ines tl frame eam o figure int 0) K LIMI a num as the l values l values 1 - 255 terval is beed 1 - icrofran AK Lim eout fu or bulk	it regi he pol a endp s after f NAk ed Rx o T (M), ber of followi fo	ster th ling in oints, r which a respo endpoi (Host 1 frames/ ng: nterpret g interv.) micro ling into m-1) fra . The re int.	at, for terval this ro h the e onses. int (ex mode o 'microf ation al is m oframes erval is umes/n gister s	r Inter for th egister endpoi There ccept for nly) rrames frames 2 (m-1) nicrofra should l	rupt e sets nt is a or (high

A0900)12F	<u>FI</u>	FOSIZ	<u>/E2</u>	EP2 Configured FIFO Size Register											AA
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										RXFIF	OSIZE			TXFIF	OSIZE	
Туре										D	C			D	C	
Reset									1	0	1	0	1	0	1	0

Dit(3)	Name	Description
7:4	RXFIFOSIZE	Indicates the RxFIFO size of 2^n bytes



A0900	130	<u>T</u>	X3MA	P				TX3	MA	P Re	egis	te	r							(000	0
Bit	15	14	13	12	11	10	9	8		7	6		5		4	3		2		1	0)
Name				N	11			Ν	ΊАХ	IMU	M_P	PAY	LOA	D_	TRA	NSA	CTI	ON				
1 ype Reset				<u>к</u>	W	0	0	0		0	0		<u></u> 0	V	0			0		0	0	
Incont				Ū	Ŭ		Ū	Ŭ		U	0		0		0			Ŭ		0	Ū	
Bit(s)		Na	me								Des	cri	ptio	n								_
12:11		M	[1		N	/laxin m	num ultip	paylo lier m	oad 1 ma	size : axim	for i um	ind pa	lexe yloa	d T Id t	'X ei rans	ndpo sacti	int on	t, Mi regi	l pa iste	acke er	t	
10:0	MA	XIMUI _TRAN	M_PAY ISACTI	/LO ON	The T be train There O). Bis single to the Bull speed end will furt than t splitti the m over t place splitti the m over t fo trans speed by m value g the misma the va FIF req end	ExMa nsfer is a it10 ~ trans cons c, Int l oper point her b he va ng of axim he va ong of axim he va ng of axim he va ng of axim he va ng of axim he va ng of axim he va ong of axim ing o in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in in i i i i i i i i	xP ret red t TxMa O def sactio strain errup ratio ts or o he co bits th lue r ption ts B) o the l ption data p nich is fers) { vith th pondin tane. cally s ch con trans d in ea b, bit11 e case n the iated o r titen fifth th FIFO I	giste hroug xP re ine (i on. The ts play of paore re is of re is register re is of re is of r	r de gh t gist n b he v acco l Iso /her cher con fine led. led. led. sho requires. -ban bit11 of s er b hoir equires. -ban bit11 of s er b hoir i l crof 2 ara hob s requires. -ban bit11 of s er b hoir i l crof 2 ara hob s requires. -ban bit11 of s er b hob s requires. -ban bit11 crof f s requires. -ban bit11 crof f s requires. -ban bit11 crof f s requires. -ban bit11 crof s requires. -ban bit11 crof f s requires. -ban bit11 crof f s requires. -ban bit11 crof f s requires. -ban bit11 crof f s s requires. -ban con crof f s con crof f s con crof f s s requires. -ban con con con con con con con con con co	fine: he so ter fc ytes) alue d by to ochrore tho split figur e a m In th , the f'US cified uld bo tired f'US cified (if in uld bo tired if or is ndwice set o set o titl or ata pa e spee (024 rame e igno andwice set o titl or ata pa cified titl or ata titl or ata titl or ata titl or ata titl or ata titl or ata titl or ata titl or ata titl or	s the elector each set the set the conore op time d, ulting ed, ul	e n teda ch us ipli as i act i a i a i a i a i a i a i a i a i a i	naxi Tx axii Tx axii n be B Sp tran o of blier kets bad i t, pr 5-13 l) wi is no ritter ayloa o thi soch is no ritter ayloa o thi soch the v chro o of th cific t	mu ence ence mu ence ence mu ence f his gist n w bult f his gist f his gist his gist f his gist his g his gist his gist his g his gis his gist his h	im a dpoi dpoi m pa o to 1 ifica ers i gh-b end ter in vhicl lk en can can can can can can can can can ca	mount in nt in nt (eayloa 024 tion n ful poin n ful poin ful poin ful poin ful poin ful ful poin ful ful poin ful ful poin ful ful ful ful ful ful ful ful ful ful	nt a: a contraction of the second sec	of d sing ept: tran tes l peed dth i has i eith al to s eith al to s wii co 32 for t ingle : (If nple) yloac (in th ting nly b it sp ace in ting on t ting on ting on t ting on t ting on t ting on t ting on t ting on t ting on t ting on t ting on ting on t ting on ting on ting on t ting on ting on t t t t t t t t t t t t t t t t t t t	ata le c for sm but cke d an isoo bee her o or th t c an rar e da c the c an roll 2 or in h be ei ecif n a s c an c an c an c an c an c an c an c an	that per End itteo is su t size nd hi chro en ta 2 or ne m the p d da sub ented ented ented ented ented ented set is sigl- si	t can atiom poin l in a ubject s for igh- nous ken 5 ore vacket fine: ssior acket fine: ssior acket l and by f high speed by f high speed by f high speed c full- iplied tor fo 0. A tted b d the g is he	1. it is stand in the second s

A0900	0132	<u>TX3</u>	BCSR <u>RI</u>	<u>PE</u>]	Fx3 C	SR Re	giste	r				0	000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AU TO SET	ISO		DM AR EQ EN	FR CD AT AT OG	DM AR EQ MO DE		SET TX PK TR DY _T WI CE	INC OM PT X	CL RD AT AT OG	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	UN DE RR UN	FIF ON OT EM PT Y	TX PK TR DY
Туре	RW	RW		RW	RW	RW		A1	A1	AO	A1	RW	A0	A1	RU	A0
Reset	0	0		0	0	0		0	0	0	0	0	0	0	0	0

Page 191 of 580



Bit(s)	Name	Description
15	AUTOSET	If the CPU sets up this bit, TxPktRdy will be automatically set when data of the maximum packet size (value in TxMaxP) is loaded into TxFIFO. If a packet of less than the maximum packet size is loaded, TxPktRdy will have to be set manually.
14	ISO	The CPU sets up this bit to enable the Tx endpoint for Isochronous transfers and clears it to enable the Tx endpoint for Bulk or Interrupt transfers.
		Note: This bit only takes effect in peripheral mode. In host mode, it always returns to 0.
12	DMAREQEN	The CPU sets up this bit to enable the DMA request for the Tx endpoint.
11	FRCDATATOG	The CPU sets up this bit to force the endpoint data toggle to switch and the data packet to be cleared from FIFO, regardless of whether an ACK is received. This can be used by interrupt Tx endpoints that are used to communicate rate feedback for isochronous endpoints.
10	DMADEOMODE	The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0.
10	DWAREQMODE	Note: This bit should not be cleared either before or in the same cycle as the DMAReqEn bit is cleared.
8	SETTXPKTRDY_ TWICE	Indicates TxPktRdy had been set when it is 1'b1 already. Write 0 to clear it.
7	INCOMPTX	When the endpoint is used for high-bandwidth Isochronous/Interrupt transfers, this bit is set to indicate where a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts. Note: In anything other than a high-bandwidth transfer, this bit will always return to
		0. Write 0 to clear it.
6	CLRDATATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
5	SENTSTALL	This bit will be set when a STALL handshake is transmitted. The FIFO will be flushed and Tx interrupt generated if enabled and the TxPktRdy bit is cleared. The CPU should clear this bit. Write 0 to clear it
4	SENDSTALL	The CPU writes 1 to this bit to issue a STALL handshake to an IN token. The CPU clears this bit to terminate the stall condition. Note: This bit has no effect where the endpoint is used for Isochronous transfer. Otherwise, CPU should wait for SENTSTALL interrupt to be generated before clearing the SENDSTALL bit.
3	FLUSHFIFO	The CPU writes 1 to this bit to flush the latest packet from the endpoint TxFIFO. The FIFO pointer is reset, the TxPktRdy bit is cleared and an interrupt is generated. May be set simultaneously with TxPktRdy to abort the packet currently loaded into FIFO.
		cause data corruption. If FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear FIFO.
2	UNDERRUN	The USB will set up this bit if an IN token is received when the TxPktRdy bit not set. The CPU should clear this bit (write 0 to clear it).
1	FIFONOTEMPTY	The USB will set up this bit when there is at least 1 packet in TxFIFO. This bit will be asserted automatically when TXPKTRDY is set by CPU and de- asserted when CPU flush FIFO or send a STALL packet.
0	TXPKTRDY	The CPU will set up this bit after loading a data packet into FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled). TxPktRdy is also automatically cleared (interrupt is generated) prior to loading a second packet into a double-buffered FIFO.



A0900	13A	<u>T2</u>	K3TYI	<u>PE</u>	Tx3Type Register												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									TX_	SPEE	TX_	PROT	TX_	TARGET	<u>EP_</u>	NUM	
Tyme								-	т	D			-	BE	R		
Reset									0		0		0		<u>v</u>	0	
Repet	-								U	U	U	Ū	U	Ŭ	0	U	
Bit(s)		Na	me			Description											
7:6		TX_S	PEED		Oper When	rating	speed re is no	of the ot confi _t	e whe oint o multi essed. Unuse High : Full : Low	en the o ption point op d	core i s	s config hese bit:	ured s shou	with			
5:4	Т	X_PRO	тосо	L	The CPU should set up this to select the required protocol for the Tx endpoint. 2'b00: Illegal 2'b01: Isochronous 2'b10: Bulk 2'b11: Interrupt												
3:0	TX_	_TARG UM	ET_EP BER	_N	The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.												

A0900)13B	<u>TX3</u>	INTE L	<u>RVA</u>			Тх	x3Inte	erval l	Regist	ter					00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									T	X_POI	LING_	INTE	RVAL_I	NAK_L	JMIT_	Μ
Туре												R	W			
Reset									0	0	0	0	0	0	0	0
Bit(s)		Na	me	Description												
					(77) — •		1		. .		0 1	•• •	

- (-)		
		(Host mode only) TxInterval Register TxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently selected Tx endpoint. For bulk endpoints, this register sets up the number of frames/microframes after which the endpoint should time out on receiving a stream of NAK responses. There is a TxInterval register for each configured Tx endpoint (except for Endpoint 0).
7:0	TX_POLLING_INTE RVAL_NAK_LIMIT_ M	In each case the value that is set defines a number of frames/microframes (high speed transfers), as the following: Transfer Type Speed Valid values (m) Interpretation Interrupt Low Speed or Full Speed 1-255 Polling interval is m frames. Interrupt High Speed 1-16 Polling interval is 2^(m-1) microframes Isochronous Full Speed or High Speed 1-16 Polling interval is 2^(m-1) frames/microframes Bulk Full Speed or High Speed 2-16 NAK Limit is 2^(m-1) frames/microframes. Note: Value 0 or 1 disables the NAK timeout function. The register should be set before TxType for Bulk endpoint.

Page 193 of 580



A0900)13F	FII	FOSIZ	<u> ZE3</u>		EP3	Conf	figure	d FIF	O Size	e Reg i	ister				2A			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name														TXFIF	OSIZE				
Type Reset													1			0			
Neset													1	0	1	U			
Bit(s)		Na	me							Descr	intion								
Dit(3)			me				T		a a tha	T-FII		- f 9^	n herte	~					
3:0		TXFIF	OSIZE				∎ F	noicai vample	es the Value	10 me	'U SIZE ans 2^1	e or 27 10 – 10	24 byte	es S					
							Е	латтріє	. value	: IU IIIe		10 – 10	24 Dyte						
A0900	0140	<u>T</u>	X4MA	<u>IP</u>				ГХ4М	AP R	egiste	r				0	000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name				N D	[1]			MA	XIMU	M_PAY	VLOAD	_TRAI	NSACT	ION					
Reset				<u>к</u> 0	0	0	0	0	0	0	0	0	0	0	0	0			
				-				-	, ,		Ţ				-				
Bit(s)		Na	me							Descr	iption								
					Maximum payload size for indexed TX endpoint, M1 packet														
12:11		N	11			m	ultipli	ier m r	naxim	um pa	yload	trans	action	regist	er				
					The	TxMa	xP reg	gister	define	s the r	naxim	um ai	nount	of dat	a that	can			
					be tr	ansfei	red ti	hrough	ı the s	electe	d Tx ei	ndpoi	nt in a	single	operat	tion.			
	There is a TxMaxP register for each Tx endpoint (except for Endpoin 0). Bit10~0 define (in bytes) the maximum payload transmitted in														oint				
					0). I	Bit10~	0 defi	ne (in	bytes)) the n	axim	um pa	yload 094 k-	transn	nitted :	in a			
	single transaction. The value set can be up to 1024 bytes but is su to the constraints placed by the USB Specification on packet size													t IS SUI et size	bject s for				
	to the constraints placed by the USB Specification on pac Bulk, Interrupt and Isochronous transfers in full-speed													peed a	nd hig	gh-			
					spee	ed ope	ration	ıs. Wh	ere th	e optie	on of h	igh-b	andwi	dth iso	chron	ous			
					en	dpoint	ts or o	f pack	et spli	tting o	on bull	k endr	oints	has be	en tak	en			
					v fu	vnen ti rther b	ne cor nits th	'e 15 CO at defi	nngui ne a n	rea, th nultinl	e regis ier m	ster 11 which	is eau	s eithe al to o	rzor: ne mo) Te			
					than	the va	lue re	corde	d. In t	he cas	e of bi	ılk en	dpoint	s with	the pa	icket			
					split	ting o _l	ption	enable	d, the	multi	plier n	n can	be up t	to 32 a	nd def	ines			
					the r	the maximum number of 'USB' packets (i.e. packets for transmissi													
					over nla	the Us aced in	5B) 01 the F	The sp TFO sl	ould]	a payı be snli	oad in t_nrio	to wh r to ti	icn a s ansfei	ingie a r (Ifti	iata pa 1e nacl	ICKET Zet			
					split	tting o	ption	is not	enabl	ed, bit	15-13 v	will no	ot be in	nplem	ented	and			
					-	0	Î I	bit12-1	1 (if in	clude	d) will	be ig	nored.)					
10.0	MA	XIMU	M PAY	(LO	Not	te: The	data pa	acket sh	ould b	e an exa	act mul	tiple o	f the pa	yload s	pecified	l by			
10:0	AD	_TRAN	ISACTI	ON	bitle)~0, wh d trans	ich is i fors) 5	itself re 12 byte	quired	to be of	ne of 8,	16, 32 docint	, 64 or	(in the oting in	case of l	high			
					mod	e and w	ith the	high-b	andwi	dth opti	ion ena	bled. n	n may o	only be e	either 2	or 3			
						(corres	pondin	g to bit	11 set o	r bit12	set res	pective	ly) and	it speci	fies the				
						maxim	um nu	mber o	f such t	transac	tions th	at can	take pl	ace in a	single				
					aute	microfi	rame. I	f either it any d	[•] bitll o ata pac	or bit12 skot wri	is not (), the L the FI	SB2.0	control	ler will cor 3 'U	CR'			
					automatically split any data packet written to the FIFO into up to 2 or 3 'USB' packets, each containing the specified payload (or less). The maximum payload											load			
					for each transaction is 1024 bytes, so this allows up to 3072 bytes to be														
					transmitted in each microframe. (For Isochronous/Interrupt transfers in full-														
					speed mode, bit 11 and 12 are ignored.) The value written to bit10~0 (multiplied by m in the case of high-bandwidth Isochronous transfers) should match the														
					value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for											or for			
					th	e associ	iated e	ndpoin	t (see U	SB Spe	cificati	on Rev	vision 2	.0, Cha	pter 9).	Α			
					mism	atch ca	n caus	e unexp	ected 1	results.	The to	tal amo	ount of	data rej	present	ed by			
					the	value w	ritten	to this 1	egister	(specif	ied pay	load *	m) sho	uld not	exceed	the			
					Fl r4	ITU SIZE equired	tor th If this	e IX en s regista	upoint er is ch	and na anged s	n me F Ifter na	1FU Sľ ckete h	ave hee	uble-DU	nering from th	15 P			
					e	ndpoin	t, the T	x endp	oint FI	FO sho	uld be	comple	tely flu	shed (u	ising the	e			
						Flush	FIFO b	it in Tx	CSR) a	fter wri	ting th	e new v	alue to	this re	gister.				



A0900	0142	<u>TX4</u>	<u>ICSR</u> <u>RI</u>	<u>PE</u>	Tx4 CSR Register											0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	AU TO SET	ISO		DM AR EQ EN	FR CD AT AT OG	DM AR EQ MO DE		SET TX PK TR DY _T WI CE	INC OM PT X	CL RD AT AT OG	SE NT ST AL L	SE ND ST AL L	FL US HFI FO	UN DE RR UN	FIF ON OT EM PT Y	TX PK TR DY		
Туре	RW	RW		RW	RW	RW		A1	A1	A0	A1	RW	A0	A1	RU	AO		
Reset	0	0		0	0	0		0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
15	AUTOSET	If the CPU sets up this bit, TxPktRdy will be automatically set when data of the maximum packet size (value in TxMaxP) is loaded into TxFIFO. If a packet of less than the maximum packet size is loaded, TxPktRdy will have to be set manually.
14	ISO	The CPU sets up this bit to enable the Tx endpoint for Isochronous transfers and clears it to enable the Tx endpoint for Bulk or Interrupt transfers. Note: This bit only takes effect in peripheral mode. In host mode, it always
12	DMAREQEN	returns to 0. The CPU sets up this bit to enable the DMA request for the Tx endpoint.
11	FRCDATATOG	The CPU sets up this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK is received. This can be used by Interrupt Tx endpoints that are used to communicate rate feedback for isochronous endpoints.
		The CPU sets up this bit to select DMA Request Mode 1 and clears it to
10	DMAREQMODE	Select DMA Request Mode U. Note: This bit should not be cleared either before or in the same cycle as the DMAReqEn bit is cleared.
8	SETTXPKTRDY_TW ICE	Indicates TxPktRdy had been set when it is 1'b1 already. Write 0 to clear it.
7	INCOMPTX	When the endpoint is used for high-bandwidth Isochronous/Interrupt transfers, this bit will be set to indicate where a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts. Note: In anything other than a high-bandwidth transfer, this bit will always return to 0. Write 0 to clear it.
6	CLRDATATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
5	SENTSTALL	This bit will be set when a STALL handshake is transmitted. The FIFO will be flushed and Tx interrupt generated if enabled and the TxPktRdy bit is cleared. The CPU should clear this bit.
		Write 0 to clear it.
4	SENDSTALL	The CPU writes 1 to this bit to issue a STALL handshake to an IN token. The CPU clears this bit to terminate the stall condition. Note: This bit has no effect where the endpoint is used for Isochronous transfer. Otherwise, CPU should wait for SENTSTALL
3	FLUSHFIFO	Interrupt to be generated before clearing the SENDSTALL bit. The CPU writes 1 to this bit to flush the latest packet from the endpoint TxFIFO. The FIFO pointer is reset, the TxPktRdy bit is cleared and an interrupt is generated. May be set simultaneously with TxPktRdy to abort the packet currently loaded into FIFO. Note: FlushFIFO should only be used when TxPktRdy is set. In other cases, it

Page 195 of 580



Bit(s)	Name	Description
		may cause data corruption. If the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO.
2	UNDERRUN	The USB will set up this bit if an IN token is received when the TxPktRdy bit not set. The CPU should clear this bit (write 0 to clear it).
1	FIFONOTEMPTY	The USB will set up this bit when there is at least 1 packet in the TxFIFO. This bit will be asserted automatically when TXPKTRDY is set by CPU and de-asserted when CPU flushes FIFO or sends a STALL packet.
0	TXPKTRDY	The CPU will set up this bit after loading a data packet into FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled). TxPktRdy is also automatically cleared (interrupt is generated) prior to loading a second packet into a double-buffered FIFO.

A0900	014A	<u>T</u>	K4TYI	<u>PE</u>	Tx4Type Register														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name									TX_	SPEE D	TX_0	PROT COL	TX_	TARGE BE	Γ_EP_ R	NUM			
Туре									F	RM	F	RM		RV	N				
Reset									0	0	0	0	0	0	0	0			
Bit(s)		Na	me			Description													
7:6		TX_S	PEED		Oper When	the co	speed re is no	of the ot config	targe the r gured	et device multipe with the be acc 2'b00: 2'b01: 2'b10 2'b10 2'b11	e whe oint o e multi essed. Unuse : High : Full : Low	e n the o ption point oj d	core i	s confi g these bit	gured s shou	with Ild not			
5:4	Т	X_PRC)TOCO	L	The CPU should set up this to select the required protocol for the Tx endpoint. 2'b00: Illegal 2'b01: Isochronous 2'b10: Bulk 2'b11: Interrupt														
3:0	0 TX_TARGET_EP_N UMBER					The CPU should set this value to the endpoint number containing in the Tx endpoint descriptor returned to the USB2.0 controller during device enumeration.													

A0900)14B	<u>TX4</u>	INTE L	<u>RVA</u>			Тх	4Inte	erval]	Regist	ter					00
Bit	15	14	13	12	11	10 9 8 7 6 5 4 3 2										
Name						TX_POLLING_INTERVAL_NAK_LIN										Μ
Туре																
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	TX_POLLING_INTE RVAL_NAK_LIMIT_ M	(Host mode only) TxInterval Register TxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently selected Tx endpoint. For bulk endpoints, this register sets up the number of frames/microframes after which

Page 196 of 580



Bit(s)	Name	Description
		the endpoint should time out on receiving a stream of NAK responses. There is a TxInterval register for each configured Tx endpoint (except for Endpoint 0).
		In each case the value that is set defines a number of frames/microframes (high speed transfers), as the following: Transfer Type Speed Valid values (m) Interpretation Interrupt Low Speed or Full Speed 1-255 Polling interval is m frames. Interrupt High Speed 1-16 Polling interval is 2^(m-1) microframes Isochronous Full Speed or High Speed 1-16 Polling interval is 2^(m-1) frames/microframes Bulk Full Speed or High Speed 2-16 NAK Limit is 2^(m-1) frames/microframes. Note: Value 0 or 1 disables the NAK timeout function. The register should be set

A0900)14F	<u>FI</u>	FOSIZ	<u>E4</u>		EP4	Conf	igure	ister				2 A			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														TXFIF	OSIZE	
Туре														Ľ	C	
Reset													1	0	1	0

Bit(s)	Name	Description
3:0	TXFIFOSIZE	Indicates the TxFIFO size of 2^n bytes
3:0		Example: Value 10 means $2^{10} = 1024$ bytes.

A090020	DMA_INTR	DMA Interrupt Status Register	0000000
0	<u>DMA_INTR</u>	DMA Interrupt Status Register	0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name]	DMA_I	NTR_U	UNMAS	SK_SE	Г		DMA_INTR_UNMASK_CLEAR								
Туре				A	0				AO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1								
Name			DMA	_INTI	R_UNM	IASK					DM	A_INT	R_STA	TUS			
Туре				R	U							W	/1C				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:24	DMA_INTR_UNMA SK_SET	Sets DMA_INTR_UNMASK to 1
23:16	DMA_INTR_UNMA SK_CLEAR	Clears DMA_INTR_UNMASK to 0
15:8	DMA_INTR_UNMA SK	Unmasks DMA interrupts The DMA interrupt will be generated when DMA_INTR_UNMASK and DMA_INTR_STATUS are both 1.
7:0	DMA_INTR_STATU S	Indicates DMA complete interrupt status, one bit per DMA channel implemented Bit 0 is used for DMA channel 1; bit 1 is used for DMA channel 2, etc. Write 1 to clear it. Note: DMA interrupt will be asserted after disabling the DMA enable when
		receiving a null packet even thought DMA_COUNT_M still does not reach 0.

Page 197 of 580





A0900	204	<u>DM/</u>	<u>A CN</u>	<u>TL_</u>	DMA Channel O Control Register										0	000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name			DM AA BO RT		DM AC HE N	DM AC HE N DDE RR ENDPNT RR								DM AM OD E	DM ADI R	DM AE N		
Туре			AO		RU	RV	N	RU		R	W		RW	RW	RW	Oth er		
Reset			0		0	0	0	0	0	0	0	0	0	0	0	0		
Bit(s)		Na	me							Descr	iptio	n						
13		DMAA	BORT		If S a	If SW needs to abort the current DMA transfer, set DMAABO and DMAEN=0. After the transfer is aborted completely, D interrupt will occur.												
11		DMAG	CHEN		DMA channel enable monitor bit													
10:9	E	BURST_	_MODI	Ξ		2' 2'b11:	2'b0 2'b0 b10: B Burst I	0: Burs 1: Burs urst Mo Mode 3	st Mode t Mode ode 2: I : INCR	e 0: Bu 1: INC NCR8, 16, IN(rsts of CR4 or INCR CR8, I	unspe unspe 4 or ui NCR4	cified lei cified lei ispecifie or unspe	ngth ngth d lengt cified l	h ength			
8		BUS	ERR							Bus e	error							
7:4		END	PNT				E	ndpoir	nt whi	ch DM	[A wi	ll tran	sfer wi	th				
3		INT	ΈN						Ena	ables i	interi	rupt						
2		DMAN	MODE		DMA in	mode 1 RXCSI	l: Mult R bit 11	DMA i packe DMA 1	mode ts oper mode 1	DMA 0: Sing ation, v can su transa	mode le pac with th pport action.	e ket ope ne conf both k	eration iguration nown an	n of DN d unkn	1AReqN own siz	Aode ze		
1		DMA	ADIR						0: DMA 1: DMA	Dire A write A read	ction (Rx ei (Tx en	ndpoin dpoint	t))					
0		DM	AEN		Enables DMA The bit will be cleared when the DMA transfer is completed. Programme should not disable DMA_en before the transfer is completed. If programme disable dma_en during the transfer, DMA will not stop immediately until last bus transfer is completed.										ers ners the			

A0900 8	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					DMA Channel 0 Address Register 0000000												
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name							DM	A_ADD	R_0[3	1:16]								
Туре								R	W									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	DMA_ADDR_0[15:0]																	
Туре								R	W									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit(s)		Na	me							Descr	iption							
31:0	Γ	OMA_A	DDR_	0	Upd	ated (iı	ncrease	d) by U E	32-bit JSB2.0 DMA (D	DMA contro MA M	start a ller aut ode = 1	ddres omatic) is use	s ally wh ed	en mul	tiple pa	acket		

Page 198 of 580



A0900 C	20	<u>DM</u>	<u>A_CC</u> <u>T_0</u>	<u>UN</u>		DMA	Chai	nnel () Byte	Cour	nt Reg	jister		0	0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											DMA	_COUI	NT_0[2	23:16]		
Туре												R	W			
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DMA	L_COU	NT_0[:	15:0]						
Туре		-	-			-	-	R	W	-	-		-			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)		Na	me							Descr	iption					
23:0 	D) 210	MA_CO	DUNT_	_0 <u>MIT</u>	Upc	lated (d	24 lecreas	ed) by	usb2.0	contro transf	count oller au erred.	tomati	cally wl	nn nen eac	h pack	et is
D#4	01	20		00	07	0.0	07	0.4	0.0	00	01	90	10	10	17	10
BIU	31	30	29	28	21	20	25	24	23	22	21	20	19	18	17	16
Type																
Rosot																
Rit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	15	14	15	16		10	5	0	,	U	г		UMITE	~ R	1	0
Type											L	R	W	17		
Reset					1				0	0	0	0	0	0	0	0
110500															Ŭ	
Bit(s)		Na	me							Descr	iption					

DIL(S)	Name	Description
7.0	DMA I MITED	This register suppresses bus utilization of the DMA channel. The value is from 0 to 255. 0 means no limitation, and 255 means totally banned. The value between 0 and 255 means certain DMA can have permission to use AHB every (4 x n) AHB clock cycles.
7.0	DWA_LIWITER	Note: It is not recommended to limit the bus utilization of the DMA channels because this increases the latency of response to the masters, and the transfer rate will decrease. Before using it, programmers should make sure that the bus masters have some protective mechanism to avoid entering wrong states.

A0900	214	<u>DM</u> /	4 <u>CN</u> 1	<u>TL_</u>		DMA Channel 1 Control Register										0000			
Bit	15	14	13	12	11	1 10 9 8 7 6 5 4 3 2									1	0			
Name			DM AA BO RT		DM AC HE N	BURST_M ODE		BU SE RR		END	PNT		INT EN	DM AM OD E	DM ADI R	DM AE N			
Туре			AO		RU	R	W	RU	RW				RW	RW	RW	Oth er			
Reset			0		0	0 0 0 0 0 0 0 0 0 0									0	0			

Bit(s)	Name	Description
13	DMAABORT	If SW needs to abort the current DMA transfer, set DMAABORT=1 and DMAEN=0. After the transfer is aborted completely, DMA interrupt will occur.
11	DMACHEN	DMA channel enable monitor bit.

Page 199 of 580



MT2533D Reference Manual

Bit(s)	Name	Description
10:9	BURST_MODE	2'b00: Burst Mode 0: Bursts of unspecified length 2'b01: Burst Mode 1: INCR4 or unspecified length 2'b10: Burst Mode 2: INCR8, INCR4 or unspecified length 2'b11: Burst Mode 3: INCR16, INCR8, INCR4 or unspecified length
8	BUSERR	Bus error
7:4	ENDPNT	Endpoint which DMA will transfer with.
3	INTEN	Enables interrupt
2	DMAMODE	DMA mode
1	DMADIR	Direction 0: DMA write (Rx endpoint) 1: DMA read (Tx endpoint)
		Enables DMA
0	DMAEN	The bit will be cleared when the DMA transfer is completed. Programmers should not disable DMA_en before the transfer is completed. If programmers disable dma_en during the transfer, DMA will not stop immediately until the last bus transfer is completed.

A0900	218	<u>DM</u>	<u>A AI</u>	<u>DDR</u>	DR DMA Channel 1 Address Register 0000000 00 02 02 02 02 02 10 10 17 1												
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	DMA_ADDR_1[31:16]																
Туре		RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		DMA ADDR 1[15:0]															
Туре								R	W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit(s)		Na	me							Descr	iption						
	32-bit DMA start address																

		32-bit DMA start address
31:0	DMA_ADDR_1	Updated (increased) by USB2.0 controller automatically when multiple packet
		DMA (DMA Mode = 1) is used

A0900	D021C DMA_COUN T_1 DMA Channel 1 Byte Count Register													0	0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DMA_COUNT_1[2													3:16]		
Туре																
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DMA	A_COU	NT_1[15:0]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D! 4 (-)		N								D	•					
Bit(s)		Na	me							Descr	iption					
							24	-hit D	MA tra	ansfer	count	with	hvte u	nit		

		24-bit DMA transfer count with byte unit
23:0	DMA_COUNT_1	Updated (decreased) by USB2.0 controller automatically when each packet is
		transferred.

MT2533D Reference Manual



A0900	220	<u>DM</u>	<u>A_CO</u> <u>G</u>	<u>NFI</u>		Ι	OMA (Config	gurati	ion Re	egiste	r		0	0000	004
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					DMA IVE	_ACT _EN	AHB ROT	8_HP _2_E N		DMA	Q_CH/ EL	AN_S			AH BW AIT _SE L	BO UN DA RY _1K _C RO SS_ EN
Туре					R	W	R	W			RW				RW	RW
Reset					0	0	0	0		0	0	0			0	0
Bit(s)		Na	me							Descr	iption					
11:10	DM	IA_AC	TIVE_]	EN	The two bits control usb_active. 2'b00: usb_active depends on all DMAEN of DMA channel control register. 2'b01: usb_active ties to 1. 2'b10: usb_active ties to 0. 2'b11: usb_active depends on ep_active, dma_active and all DMAEN of DMA channel control register (OR logic).											ær. MA
9:8	AHI	3_HPR	OT_2_	EN	Th oper 2'b0 2'	e two rating 0: All w b01: Al 2'b10:	bits co in nor vrite tra HB mas AHB n	ontrol -buffe ansfers fr ster HP naster 1	the Alerable of a bu or the la PROT2 HPROT 2	HB ma /buffe mo rst will ast tran is alway '2 is alv 2' b11: R	ster in rable/ de. be acco sfer of ys acces vays ac eserved	nterfac last tr essed b a burst ssed by cessed l	ce HP ansfer y buffe t. non-by by buff	ROT2 f r non-l rable n ufferab erable	functio buffer node ex le mode mode.	on able cept e.
6:4	DM	IAQ_CI	HAN_S	EL	Selects DMA channel used by USB_DMAQ if it is available It will not affect if USB_DMAQ is not available.											
1	А	HBWA	Selects AHBWAIT behavior BWAIT_SEL Set to 1 to return to old DMA master AHB wait condition. This bit is used to test DMA FIFO overflow bug.													
0	BOUNDARY_1K_CR Set to 1 to force burst transfer regardless of 1k boundary crossing. OSS_EN Note: This will violate AHB 1k boundary specification but gain some bus performance.												S			

A0900)224	<u>DM</u> /	A_CN 2	<u>TL_</u>		DN	1A Ch	anne	l 2 Co	ntrol	Regis	ter			0	000
Bit	15	14	13	12	11	10	2	1	0							
Name			DM AA BO RT		DM AC HE N	BURST_M ODE BU SE RR ENDPNT INT EN DM AM EN										DM AE N
Туре			AO		RU	R	W	RU		R	RW	RW	RW	Oth er		
Reset			0		0	0	0	0	0	0	0	0	0	0	0	0

===(=)		Description
13 DMAAI	SORT If SV	<i>N</i> needs to abort the current DMA transfer, set DM

IAABORT=1 and DMAEN=0. After the transfer is aborted completely, DMA

© 2015 - 2017 MediaTek Inc.

Page 201 of 580



.

MT2533D Reference Manual

Bit(s)	Name	Description
		interrupt will occur.
11	DMACHEN	DMA channel enable monitor bit
10:9	BURST_MODE	2'b00: Burst Mode 0: Bursts of unspecified length 2'b01: Burst Mode 1: INCR4 or unspecified length 2'b10: Burst Mode 2: INCR8, INCR4 or unspecified length 2'b11: Burst Mode 3: INCR16, INCR8, INCR4 or unspecified length
8	BUSERR	Bus error
7:4	ENDPNT	Endpoint which DMA will transfer with
3	INTEN	Enables interrupt
2	DMAMODE	DMA mode
1	DMADIR	Direction 0: DMA write (Rx endpoint) 1: DMA read (Tx endpoint)
		Enables DMA
0	DMAEN	The bit will be cleared when the DMA transfer is completed. Programmers should not disable DMA_en before the transfer is completed. If programmers disable dma_en during the transfer, DMA will not stop immediately until the last bus transfer is completed.

A0900	228	<u>DM</u>	<u>A AI</u>	<u>)DR</u>		DM	1A Ch	annel	2 Ad	dress	Regis	ster		00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name							DMA	A_ADD	DR_2[3	1:16]							
Туре								R	W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name							DM	A_ADI	DR_2[1	5:0]							
Туре								R	W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
										_							
Bit (c)		Na	ma							Decor	intion						

Bit(s)	Name	Description
		32-bit DMA start address
31:0	DMA_ADDR_2	Updated (increased) by USB2.0 controller automatically when multiple packet DMA (DMA Mode = 1) is used

A0900	22C	<u>DM</u>	<u>A_CO</u> <u>T_2</u>	<u>UN</u>		DMA		00000000								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											DMA	_COU	NT_2[2	23:16]		
Туре												R	eW			
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)		Na	me							Descr	iption					
23:0	24-bit DMA transfer count with byte unit DMA_COUNT_2 Updated (decreased) by USB2.0 controller automatically when each packet is transferred.													et is		





A0900	234	<u>DM</u> /	<u>A_CN</u> <u>3</u>	<u>TL_</u>	DMA Channel 3 Control Register 000 2 11 10 9 8 7 6 5 4 3 2 1												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			DM AA BO RT		DM AC HE N	BURS OI	ST_M DE	BU SE RR		ENI	DPNT		INT EN	DM AM OD E	DM ADI R	DM AE N	
Туре			AO		RU	R	W	RU		R	W		RW	RW	RW	Oth er	
Reset			0		0	0	0	0	0	0	0	0	0	0	0	0	
Bit(s)		Na	me							Descr	iptio	n					
13		DMAA	BORT		If S a	W nee nd DM	eds to a IAEN=	abort 1 =0. Aft	the cu er the inte	rrent trans rrupt	DMA fer is will o	transfe aborte ccur.	er, set ed com	DMA/ pletel	ABORT y, DM	Γ=1 A	
11		DMAG	CHEN		DMA channel enable monitor bit												
10:9	E	BURST_	_MODI	Ξ	2'b00: Burst Mode 0: Bursts of unspecified length 2'b01: Burst Mode 1: INCR4 or unspecified length 2'b10: Burst Mode 2: INCR8, INCR4 or unspecified length 2'b11: Burst Mode 3: INCR16, INCR8, INCR4 or unspecified length												
8		BUS	ERR							Bus	error						
7:4		END	PNT				E	ndpoir	nt whi	ch DM	IA wil	ll trans	fer wi	th			
3		INT	EN						Ena	ables	interr	rupt					
2		DMAN	MODE							DMA	mode	9					
1		DMA	DIR		Direction 0: DMA write (Rx endpoint) 1: DMA read (Tx endpoint)												
0		DM	AEN		Enables DMA The bit will be cleared when the DMA transfer is completed. Programmers should not disable DMA_en before the trnsfer is completed. If programmers disable dma_en during the transfer, DMA will not stop immediately until the last bus transfer is completed.											ers iers the	

A0900)238	<u>DM</u>	A_AE _3	<u>DDR</u>		DM	IA Ch	annel	3 Ad	dress	Regis	ster		0	0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		DMA_ADDR_3[31:16]														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DM	A_ADI	DR_3[1	5:0]						
Туре								R	W							
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

.,		Description
		32-bit DMA start address
31:0	DMA_ADDR_3	Updated (increased) by USB2.0 controller automatically when multiple packet DMA (DMA Mode = 1) is used





A0900)23C	<u>DM</u>	<u>A_CO</u> <u>T_3</u>	<u>UN</u>		DMA	Cha	nnel 3	8 Byte	Cour	nt Reg	gister		()0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											DMA	COU	NT_3[2	23:16]		
Туре												F	RM	_		
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DMA	A_COU	NT_3[1	l5:0]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)		Na	me							Descr	iption	l				
23:0	:0 DMA_COUNT_3				Upo	dated (d	24 lecreas	- bit D ed) by	MA tra USB2.0	contro transf	coun oller au čerred.	t with itomati	byte u ically w	nit hen eac	ch pack	xet is
A0900)304	<u>EP1</u>	IRXPI OUNT	<u>KTC</u>			EP1	RxPk	tCoun	t Reg	gister				(0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							EF	PIRXPE	TCOU	NT						
Type	0	0						R	W	0	0					
Keset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)		Na	me							Descr	iption	l				
15:0	EP	1RXPK	TCOUI	NT	 Sets up the number of packets of Rx Endpoint n size MaxP that are to be transferred in a block transfer Only used in host mode when AutoReq is set. It has no effect in peripheral mode or when AutoReq is not set. RqPktCount (host mode only) For each Rx Endpoint 1 - 15, the USB2.0 controller provides a 16-bit RqPktCount register. This read/write register is used in host mode to specify the number of packets that are to be transferred in a block transfer of one or more bulk packets of length MaxP to Rx Endpoint n. The core uses the value recorded in this register to determine the number of requests to issue where the AutoReq option (included in the RxCSR register) has been set. Note: Multiple packets combined into a single bulk packet within the FIFO count as one packet. 								mode mode 0 s used in a n. The quests en set.			

A0900 8	30	<u>EP2</u>	RXP OUN	<u>ктс</u> Г	EP2 RxPktCount Register									(0000	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EP2RXPKTCOUNT															
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)		Na	me							Descr	intion					

===(=)		F
		Sets up the number of packets of Rx Endpoint n size MaxP that are to be transferred in a block transfer
15.0	ED2DVDVTCOLINIT	Only used in host mode when AutoReq is set. It has no effect in peripheral mode or when AutoReq is not set.
15.0	EF2KAFRICOONI	controller provides a 16-bit RqPktCount register. This read/write register is used in host mode to specify the number of packets that are to be transferred in a
		block transfer of one or more bulk packets of length MaxP to Rx Endpoint n. The core uses the value recorded in this register to determine the number of requests

Page 204 of 580



MT2533D Reference Manual

Bit(s)	Name	Description
		to issue where the AutoReq option (included in the RxCSR register) has been set. Note: Multiple packets combined into a single bulk packet within the FIFO count
		as one packet.

A090060 <u>TM1</u>				Test Mode 1 Register									0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TM 1
Туре																RW
Reset																0

Bit(s)	Name	Description
0	TM1	USB IP internal TM1.

A0900 8	60 <u>HWVER DA</u> <u>TE</u>				HW Version Control Register									20121214		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		HWVER_DATE[31:16]														
Туре		DC														
Reset	0	0	1	0	0	0	0	0	0	0	0	1	0	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		HWVER_DATE[15:0]														
Туре	DC															
Reset	0	0	0	1	0	0	1	0	0	0	0	1	0	1	0	0
		•		•	•				•	•	•	•				

Bit(s)	Name	Description
31:0	HWVER_DATE	Hardware version control register date format 32'hYYYYMMDD

A0900	684	<u>S</u>	RAM	<u>A</u>			SRA	M Ad	ldress	s Regi	ster			0	0000	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															EP 0_S tart Ad _T M6 _en	SR AM DB G
Туре															RW	RW
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRAMA															
Туре	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17	EPO_StartAd_TM6_ en	Software can enable this bit to change the EPO FIFO start address for test mode 6 FIFO loopback test by DMA/PIO.
16	SRAMDBG	SRAM_DEBUG_MODE Software can read the data in SRAM of USB core when this bit is enabled. The related registers are SRAMA, SRAMD. After setting this bit to 1, software can set

© 2015 - 2017 MediaTek Inc.

Page 205 of 580



MT2533D Reference Manual

Bit(s)	Name	Description
		up SRAMA (SRAM address) then read the data in register SRAMD (SRAM data). This is for debugging mode only and should be disabled in normal operation. 1'b0: Software set this bit 0 to disable SRAM_DEBUG_MODE. 1'b1: Software set this bit 1 to enable SRAM_DEBUG_MODE.
		SRAM_ADDRESS
15:0	SRAMA	The register is used for RISC to read data from USB SRAM. The unit is 4 bytes. For example, to check 0x400 byte address, set this register to 0x100. This register is only available when the register bit SRAM_DEBUG_MODE of register SRAMDBG is set to 1. When SRAM ADDRESS is set, SRAM DATA will display the data in the address SRAM ADDRESS in SRAM. It is for debugging mode only.

A0900 8)68	<u>s</u>	RAM	D			SI	RAM I	Data I	Regist	er			0	0000	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							SR	AMDA	TA[31:	16]						
Туре								R	U							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SF	RAMDA	TA[15	:0]						
Туре								R	U							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
		SRAM_DATA
31:0	SRAMDATA	The register is used for RISC to read data from USB SRAM. This register is only available when the register bit SRAM_DEBUG_MODE of register SRAMDBG is set to 1. When SRAM ADDRESS is set, SRAM DATA will display the data in the address SRAM ADDRESS in SRAM. It is for debugging mode only.

A0900 0)69	<u>RI</u>	SC_SI	IZE			F	RISCS	Size R	egiste	er			0)0000)002
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				[1	[[
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															RISC	Z_SIZ E
Туре															R	W
Reset															1	0
Bit(s)		Na	me							Descr	iption	l				
							(Config	gures I	RISC v	vrappe	er acce	ess size	9		
1:0		RISC_	_SIZE						2'b0 2'b01: 1 2'b10	0: 8-bi 6-bit h : 32-bit	t byte a alf wor t word a	ccess d acces access	s			

2'b11: Reserved



A0900)700	<u>R</u>	ESRF	<u> </u>			F	Reserv	ved R	egiste	er			F	FFFO	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						RESER	RVEDH	ſ					MA C_ CG	US B_ CG	DM A_ CG	MC U_ CG
T													_DI S			_DI S
1 ype Bosot	1	1	1	1	1	K	W 1	1	1	1	1	1	RW 1			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							RE	SERVI	EDL							HS TP WR DW N_ OP T
Туре								RW								RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19	MAC_CG_DIS	Disables USB MAC clock gate to enhance dynamic power
18	USB_CG_DIS	Disables USB clock gate
17	DMA_CG_DIS	Disables DMA clock gate
16	MCU_CG_DIS	Disables MCU clock gate
		Host mode device connection detection option
0	HSTPWRDWN_OPT	0: Disable 1: Enable the detection of device connection when MAC clock is off and drive powerdwn wakeup signal to wake up the system

A0900)730	<u>от</u>	<u>G20_(</u> <u>L</u>	<u>CSR</u>		ото	G20 R	elate	d Con	trol F	Regist	er L				00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DIS _H SU S	EN _A _H FS_ WH NP	DIS _B _W TDI S	EN _H HS _S US P_ DIS	DIS _C HA RG E_ VB US	EN _H SU S_ RE SU ME _IN T	EN _H SU S_ RE SU ME	OT G2 O_ EN
Туре									RW	RW	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	DIS_HSUS	Disables host mode entering C_OPM_HSUS state before entering suspend Suggested: 1'b1 0: Host mode enters C_OPM_HSUS state before entering suspend. 1: Disable host mode entering C_OPM_HSUS state before entering suspend.
6	EN_A_HFS_WHNP	If this bit is enabled, FS idle of A device will transfer to HFS_HSUS state first. Suggested: 1'b1 in all modes (device/host/OTG) 0: FS idle of A device will not transfer to HFS_HSUS state first. 1: FS idle of A device will transfer to HFS_HSUS state first.
5	DIS_B_WTDIS	Disables B device entering C_OPM_B_WTDIS states before switching to host mode Suggested: 1'b1

Page 207 of 580



Bit(s)	Name	Description
		0: B device enters C_OPM_B_WTDIS states before switching to host mode. 1: B device does not enter C_OPM_B_WTDIS states before switching to host mode.
		Enables host-hs-suspend entering OPM_FS_WTCON state first while receiving disconnect signal
4	EN_HHS_SUSP_DI S	Suggested: 1'b1 in all modes (device/host/OTG) O: The host mode enters fs_normal mode directly when the device receives the disconnect signal as suspend state in all states. 1: The host mode enters OPM_FS_WTCON mode first when the device receives the disconnect signal as suspend state in all states.
		Disables B device charging VBUS function for OTG2.0 feature
3	DIS_CHARGE_VBU S	 0: B device charges VBUS when B device initiates the SRP protocol. This mode makes compatible the OTG1.3 related SRP flow. 1: B device does not charge VBUS when B device initiates the SRP protocol. This mode is for satisfying the OTG2.0 protocol.
		Enables hsus mode of host initializing resuming interrupt while receiving resume K as waiting for HNP
2	EN_HSUS_RESUME _INT	Suggested: 1'b1 for OTG2.0 mode O: Suspend mode of host does not initialize resuming interrupt as receiving resume K while host is waiting for HNP protocol in OTG20 mode. 1: Suspend mode of host initializes resuming interrupt as receiving resume K while host is waiting for HNP protocol in OTG20 mode.
		Enables hnpsus-mode of host entering host-normal mode as receiving resume K while waiting for HNP
1	EN_HSUS_RESUME	Suggested: 1'b0 when USB works in OTG20 mode 0: hnpsus-mode of host stays in hnpsus-mode as receiving resume K while waiting for HNP.
		1: hnpsus-mode of host enters host-normal mode as receiving resume K while waiting for HNP.
		Enables OTG 2.0 feature
0	OTG20_EN	0: Disable OTG2.0 feature; default OTG1.3 mode. 1: Enable USB OTG20 feature

A0900	731	<u>от</u>	<u>G20 (</u> <u>H</u>	<u>CSR</u>		ото	G20 R	elate	d Con	trol R	egiste	er H				00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															DIS _A UT OR ST	EN _C _D EB _S HO RT
Туре															RW	RW
Reset															0	0
Bit(s)		Na	me							Descr	iption					
1	E	DIS_AU	JTORS'	Г	Info 0: H 1: HV set up	orms v W send V does o the re	wheth Is bus r not ser set bit :	er HW c eset au id bus i for send	sends change tomation reset wilding bu	s bus r es to h cally wl hen B-c is reset te	eset a ost wit hen B-d levice c . The bi st.	utoma h HN levice c hanges t is add	tically P hanges to hos led for	to hos to nos t mode OTG20	t with H SW sh compl	v ice HNP. would liance
0	EN_	_CON R	DEB_S T	SHO	En	able tl	his bit	to deo	crease	A dev tim	ice cor ing. ted: 1'b1	nnecti	on der	nounce	e waiti	ing

Page 208 of 580



MT2533D Reference Manual

Bit(s)	Name	Description
		0: A device connection without denounce waiting timing 1: Decrease A device connection denounce waiting timing


12. General Purpose Timer

12.1. Introduction

The GPT includes five 32-bit timers and one 64-bit timer. Each timer has four operation modes, which are ONE-SHOT, REPEAT, freerun with interrupt (FREERUN_I) and FREERUN, and can operate on one of the two clock sources, RTC clock (32.768kHz) and system clock (13MHz).

GPT is an always on IP. When the system is in sleep or deep sleep mode, it still keeps the previous configuration and keeps working. However, there is no 13MHz clock source in deep sleep mode; users need to switch clock source to 32kHz, which sets GPT*_CLK[4] to 1'b1.

12.1.1. Features

The four operation modes for GPT are ONE-SHOT, REPEAT, FREERUN_I and FREERUN. See Table 12-1 for the functions of each mode.

Mode	Auto Stop	Interrupt	Increases when EN=1 and	When COUNTn = COMPAREn	Example: Compare is set to 2 *Bold means interrupt
ONE-SHOT	Yes	Yes	Stops when COUNTn = COMPAREn	EN is reset to 0.	0,1,2,2,2,2,2,2,2,2,2,2,2,
REPEAT	No	Yes		Count is reset to 0.	0,1,2,0,1,2,0,1,2,0,1,2
FREERUN_I	No	Yes	Reset to 0 when overflow		0,1,2,3,4,5,6,7,8,9,10,
FREERUN	No	No	Reset to 0 when overflow		0,1,2,3,4,5,6,7,8,9,10,

Table 12-1. Operation mode of GPT

Each timer can be programmed to select the clock source, RTC clock (32.76kHz) or system clock (13MHz). After the clock source is determined, the division ratio of the selected clock can be programmed. The division ratio can be fine-granulated as 1, 2, 3, 4 to 13 and coarse-granulated as 16, 32 and 64.



12.1.2. Block Diagram



Figure 12-1. Block diagram of GPT

12.1.3. Programming Guide

To program and use GPT, note that:

- The counter value can be read any time even when the clock source is RTC clock.
- The compare value can be programmed any time.

Sequence flow:

- Turn off GPT clock.
- Set up GPT clock source and frequency divider.
- Turn on GPT clock.
- Enable/disable IRQ and IRQ mask.
- Set up compare value.
- Set up GPT mode.
- Enable GPT.

For the GPT6 64-bit timer, the read operation of the 64-bit timer value will be separated into two APB reads since an APB read is of 32-bit width. To perform the read of 64-bit timer value, the lower word should be read first then the higher word. The read operation of lower word freezes the "read value" of the higher word but does not freeze the timer counting. This ensures that the separated read operation acquires the correct timer value. If both two tasks, e.g. task A and task B, perform the read of 64-bit timer value, task A first reads the lower word of the value, and task B reads the lower word of the value. Either of the tasks reads the higher word of timer value, and the obtained value will be the time when task B reads the lower word of timer value. To guarantee task A reads the correct 64-bit timer value, some software procedures are required, e.g. the semaphore.



12.2. Register Definition

Module name: GPT Base address: (+A2140000h)

Address	Name	Width	Register Function
A2140000	<u>GPT_IRQSTA</u>	32	GPT IRQ Status Shows the interrupt status of each GPT
A2140004	<u>GPT_IRQMASK</u> 0	32	ARM IRQMASK Register Masks specific GPT's interrupt to ARM
A2140008	 <u>GPT_IRQMASK1</u>	32	CM4 IRQMASK Register Masks specific CPT's interrupt to CM4
A2140010	GPT1_CON	32	GPT1 Control The Control for CDT1
A2140014	GPT1_CLK	32	General control for GP11 GPT1 Clock Setting
A2140018	GPT1 IRO EN	32	GPT IRQ Enabling
A£140010		52	Controls the enabling/disabling of GPT interrupt GPT IRQ Status
A214001C	<u>GPT1_IRQ_STA</u>	32	Shows the interrupt status of GPT1
A2140020	<u>GPT1_IRQ_ACK</u>	32	Acknowledges the GPT interrupt
A2140024	<u>GPT1_COUNT</u>	32	GPT1 Counter Timer count of GPT1
A2140028	<u>GPT1 COMPAR</u> <u>E</u>	32	GPT1 Compare Value Compare value for GPT1
A2140040	<u>GPT2_CON</u>	32	GPT2 Control General control for GPT2
A2140044	<u>GPT2_CLK</u>	32	GPT2 Clock Setting Controls the clock source and division ratio of GPT clock
A2140048	<u>GPT2 IRQ EN</u>	32	GPT IRQ Enabling Controls the enabling/disabling of GPT interrupt
A214004C	<u>GPT2_IRQ_STA</u>	32	GPT IRQ Status Shows the interrupt status of GPT1
A2140050	<u>GPT2_IRQ_ACK</u>	32	GPT IRQ Acknowledgement Acknowledges the GPT interrupt
A2140054	<u>GPT2_COUNT</u>	32	GPT2 Counter Timer count of GPT2
A2140058	<u>GPT2_COMPAR</u> <u>E</u>	32	GPT2 Compare Value Compare value for GPT2
A2140070	<u>GPT3_CON</u>	32	GPT3 Control General control for GPT3
A2140074	<u>GPT3_CLK</u>	32	GPT3 Clock Setting Controls the clock source and division ratio of GPT clock
A2140078	<u>GPT3_IRQ_EN</u>	32	GPT IRQ Enabling Controls the enabling/disabling of GPT interrupt
A214007C	<u>GPT3_IRQ_STA</u>	32	GPT IRQ Status Shows the interrupt status of GPT1
A2140080	<u>GPT3 IRQ ACK</u>	32	GPT IRQ Acknowledgement Acknowledges the GPT interrupt
A2140084	GPT3_COUNT	32	GPT3 Counter Timer count of GPT3
A2140088	<u>GPT3_COMPAR</u> <u>E</u>	32	GPT3 Compare Value

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



			Compare value for GPT3
A21400A0	<u>GPT4_CON</u>	32	GPT4 Control General control for GPT4
A21400A4	<u>GPT4 CLK</u>	32	GPT4 Clock Setting Controls the clock source and division ratio of GPT clock
A21400A8	<u>GPT4_IRQ_EN</u>	32	GPT IRQ Enabling Controls the enabling/disabling of GPT interrupt
A21400AC	<u>GPT4_IRQ_STA</u>	32	GPT IRQ Status Shows the interrunt status of GPT1
A21400B0	<u>GPT4_IRQ_ACK</u>	32	GPT IRQ Acknowledgement Acknowledges the GPT interrupt
A21400B4	GPT4_COUNT	32	GPT4 Counter Timer count of GPT4
A21400B8	<u>GPT4_COMPAR</u> E	32	GPT4 Compare Value Compare value for GPT4
A21400D0		32	GPT5 Control General control for GPT5
A21400D4	<u>GPT5_CLK</u>	32	GPT5 Clock Setting Controls the clock source and division ratio of GPT clock
A21400D8	<u>GPT5_IRQ_EN</u>	32	GPT IRQ Enabling Controls the enabling/disabling of GPT interrupt
A21400DC	<u>GPT5_IRQ_STA</u>	32	GPT IRQ Status Shows the interrupt status of GPT1
A21400E0	<u>GPT5_IRQ_ACK</u>	32	GPT IRQ Acknowledgement Acknowledges the GPT interrupt
A21400E4	<u>GPT5_COUNT</u>	32	GPT5 Counter Timer count of GPT5
A21400E8	<u>GPT5_COMPAR</u> E	32	GPT5 Compare Value Compare value for GPT5
A2140100	<u>GPT6_CON</u>	32	GPT6 Control General control for GPT6
A2140104	<u>GPT6_CLK</u>	32	GPT6 Clock Setting Controls the clock source and division ratio of GPT clock
A2140108	<u>GPT6_IRQ_EN</u>	32	GPT IRQ Enabling Controls the enabling/disabling of GPT interrupt
A214010C	<u>GPT6_IRQ_STA</u>	32	GPT IRQ Status Shows the interrupt status of GPT1
A2140110	<u>GPT6 IRQ ACK</u>	32	GPT IRQ Acknowledgement Acknowledges the GPT interrupt
A2140114	<u>GPT6_COUNTL</u>	32	GPT6 Counter L Lower word timer count for GPT6
A2140118	<u>GPT6_COMPAR</u> <u>EL</u>	32	GPT6 Compare Value L Lower word compare value for GPT6
A214011C	<u>GPT6_COUNTH</u>	32	GPT6 Counter L Higher word timer count for GPT6
A2140120	<u>GPT6_COMPAR</u> <u>EH</u>	32	GPT6 Compare Value H Higher word compare value for GPT6

A2140000 GPT_IRQSTA GPT IRQ Status

0000000

-						•										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																

Page 213 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													IRQ	STA		
Туре													R	0		
Reset											0	0	0	0	0	0

Overview Shows the interrupt status of each GPT

Bit(s)	Name	Description
5:0	IRQSTA	Interrupt status of each GPT
		0: No associated interrupt is generated 1: Associated interrupt is pending and waiting for service.

A21400	004	<u>GPT_</u> KO	GPT_IRQMAS KOARM IRQMASK Register												0000003			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Туре																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name													IRQ_I	MSKO				
Туре												R	W					
Reset											1	1	1	1	1	1		

Overview Masks specific GPT's interrupt to ARM

Bit(s)	Name	Description
5:0	IRQ_MSK0	By default, ARM will not receive GPT3's interrupt.

A2140008 GPT_IRQMAS K1 CM4 IRQMASK Register

000003F

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													IRQ_	MSK1		
Туре											RW					
Reset											1	1	1	1	1	1

Overview Masks specific GPT's interrupt to CM4

Bit(s)	Name	Description
5:0	IRQ_MSK1	By default, CM4 will only receive GPT3's interrupt.

A21400	10	<u>GPT1</u>		<u>N</u>	GPT1	Cont	rol							0000000					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Туре																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name									-	SW_C G1	мо	DE1			CLR1	EN1			
Туре										RW	R	W			WO	RW			
Reset										0	0	0			0	0			

© 2015 - 2017 MediaTek Inc. Page 214 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Overview The General control for GPT1

Bit(s)	Name	Description
6	SW_CG1	Stop GPT1's clock if this bit is enabled. 0: Disable 1: Enable
5:4	MODE1	Operation mode of GPT1 00: ONE-SHOT mode 01: REPEAT mode 10: FREERUN_I mode 11: FREERUN mode
1	CLR1	Clears the counter of GPT1 to 0 0: No effect 1: Clear It takes 2~3 T GPT1_CK for CLR1 to clear the counter of GPT1.
0	EN1	Enables GPT1 0: Disable 1: Enable It takes 2~3 T GPT1_CK for EN1 to enable/disable GPT1.

A2140014 GPT1 CLK GPT1 Clock Setting

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK1		CLK	DIV1	
Туре												RW	RW			
Reset												0	0	0	0	0

Overview Controls the clock source and division ratio of GPT clock

Bit(s)	Name	Description
4	CLK1	Sets up clock source of GPT1
		0: System clock (13MHz) 1: RTC clock (32kHz)
3:0	CLKDIV1	Setting of GPT1 input clock frequency divider
		0000: Clock source divided by 1
		0001: Clock source divided by 2
		0010: Clock source divided by 3
		0011: Clock source divided by 4
		0100: Clock source divided by 5
		0101: Clock source divided by 6
		0110: Clock source divided by 7
		0111: Clock source divided by 8
		1000: Clock source divided by 9
		1001: Clock source divided by 10
		1010: Clock source divided by 11
		1011: Clock source divided by 12
		1100: Clock source divided by 13
		1101: Clock source divided by 16
		1110: Clock source divided by 32
		1111: Clock source divided by 64



0000000 26 29 28 27 25 24 Bit 31 30 23 22 21 20 19 18 17 16 Name Type Reset Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 IRQE Name Ň Туре RW Reset 0

A2140018 **<u>GPT1_IRQ_EN</u>** GPT IRQ Enabling

Overview Controls the enabling/disabling of GPT interrupt

Bit(s)	Name	Description
0	IRQEN	Enables interrupt of GPT1
		0: Disable interrupt of GPT1 1: Enable interrupt of GPT1

GPT1_IRQ_ST GPT IRQ Status A214001C

_																_
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQS TA
Туре																RO
Reset																0

Shows the interrupt status of GPT1 **Overview**

Bit(s)	Name	Description
0	IRQSTA	Interrupt status of GPT1
		0: No interrupt is generated from GPT1 1: GPT1's interrupt is pending and waiting for service.

A21400	20	<u>GPT1</u> <u>K</u>	<u>IRQ</u>	RQ_AC GPT IRQ Acknowledgement												00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Туре																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name																IRQA CK			
Туре																WO			
Reset																0			

Overview Acknowledges the GPT interrupt

Bit(s)	Name	Description
0	IRQACK	Interrupt acknowledgement for GPT1
		0: No effect 1: Associated interrupt request is acknowledged and should be relinquished.

© 2015 - 2017 MediaTek Inc.

0000000

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



A2140024 GPT1_COUNT_GPT1 Counter

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COUNTER1[31:16]														
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CC	DUNTE	R1[15:	0]						
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview Timer count of GPT1

Bit(s)	Name	Description
31:0	COUNTER1	Timer counter of GPT1

A2140028 GPT1_COMPA RE GPT1 Compare Value

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COMPARE1[31:16]														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CC	OMPAF	RE1[15:	0]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview Compare value for GPT1

Bit(s)	Name	Description
31:0	COMPARE1	Compare value of GPT1
		Write new compare value will also clear the counter of GPT1.

A21400	2140040 <u>GPT2_CON</u>					GPT2 Control										0000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Туре																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name										SW_C G2	мо	DE2			CLR2	EN2			
Туре										RW	R	W			WO	RW			
Reset										0	0	0			0	0			

Overview General control for GPT2

Bit(s)	Name	Description
6	SW_CG2	Stop GPT2's clock if this bit is enabled.
		0: Disable 1: Enable
5:4	MODE2	Operation mode of GPT2 00: ONE-SHOT mode 01: REPEAT mode

© 2015 - 2017 MediaTek Inc.

Page 217 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.

0000000

00	00	00	00
----	----	----	----



Bit(s)	Name	Description
		10: FREERUN_I mode 11: FREERUN mode
1	CLR2	Clears the counter of GPT2 to 0
		0: No effect 1: Clear
		It takes 2~3 T GPT2_CK for CLR2 to clear the counter of GPT2.
0	EN2	Enables GPT2
		0: Disable 1: Enable
		It takes 2~3 T GPT2_CK for EN2 to enable/disable GPT2.

A2140044 GPT2_CLK GPT2 Clock Setting

				_				8								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK2		CLK	DIV2	
Туре												RW		R	W	
Reset												0	0	0	0	0

Overview Controls the clock source and division ratio of GPT clock

Bit(s)	Name	Description
4	CLK2	Sets up clock source of GPT2
		0: System clock (13MHz) 1: RTC clock (32kHz)
3:0	CLKDIV2	Setting of GPT2 input clock frequency divider
		0000: Clock source divided by 1
		0001: Clock source divided by 2
		0010: Clock source divided by 3
		0011: Clock source divided by 4
		0100: Clock source divided by 5
		0101: Clock source divided by 6
		0110: Clock source divided by 7
		0111: Clock source divided by 8
		1000: Clock source divided by 9
		1001: Clock source divided by 10
		1010: Clock source divided by 11
		1011: Clock source divided by 12
		1100: Clock source divided by 13
		1101: Clock source divided by 16
		1110: Clock source divided by 32
		1111: Clock source divided by 64

A2140048 GPT2 IRQ EN GPT IRQ Enabling

0000000

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									-							
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQE N
Туре																RW
Reset																0

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Overview Controls the enabling/disabling of GPT interrupt

Bit(s)	Name	Description
0	IRQEN	Enables interrupt of GPT2
		0: Disable interrupt of GPT2 1: Enable interrupt of GPT2

A214004C GPT2_IRQ_ST A GPT IRQ Status

Bit Name Туре Reset Bit IRQS Name TÅ Туре RO Reset

Overview Shows the interrupt status of GPT1

Bit(s)	Name	Description
0	IRQSTA	Interrupt status of GPT2
		0: No interrupt is generated from GPT2 1: GPT2's interrupt is pending and waiting for service.

A2140050 GPT2_IRQ_AC w GPT IRQ Acknowledgement

K Bit Name Type Reset Bit IRQA Name Ċĸ Туре WO Reset

Overview Acknowledges the GPT interrupt

Bit(s)	Name	Description
0	IRQACK	Interrupt acknowledgement for GPT2
		0: No effect 1: Associated interrupt request is acknowledged and should be relinquished.

A2140054 GPT2_COUNT GPT2 Counter

Bit Name COUNTER2[31:16] Туре RO Reset Bit Name COUNTER2[15:0] Туре RO Reset

© 2015 - 2017 MediaTek Inc.

Page 219 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Overview Timer count of GPT2

Bit(s)	Name	Description
31:0	COUNTER2	Timer counter of GPT2

A2140058 GPT2_COMPA RE GPT2_Compare Value

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COMPARE2[31:16]														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CC	OMPAR	E2[15:	:0]						
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview Compare value for GPT2

Bit(s)	Name	Description
31:0	COMPARE2	Compare value of GPT2
		Write new compare value will also clear the counter of GPT2.

A2140070 GPT3_CON **GPT3 Control** 0000000 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 16 17 Name Туре Reset Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 SW_C MODE3 CLR3 Name EN3 G3 WO RW Туре RW RW Reset 0 0 0 0 0

Overview General control for GPT3

Bit(s)	Name	Description
6	SW_CG3	Stop GPT3's clock if this bit is enabled. 0: Disable 1: Enable
5:4	MODE3	Operation mode of GPT3 00: ONE-SHOT mode 01: REPEAT mode 10: FREERUN_I mode 11: FREERUN mode
1	CLR3	Clears the counter of GPT3 to 0 0: No effect 1: Clear It takes 2~3 T GPT3_CK for CLR3 to clear the counter of GPT3.
0	EN3	Enables GPT3 O: Disable 1: Enable It takes 2~3 T GPT3_CK for EN3 to enable/disable GPT3.

© 2015 - 2017 MediaTek Inc.



A2140074 <u>GPT3_CLK</u>		<u>«</u>	GPT3	Cloc	k Sett	ting					0000000					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK3		CLK	DIV3	
Туре	Туре											RW	RW			
Reset												0	0	0	0	0

GPT3 Clock Setting A 9140074 CDT9 CIV

Overview

Controls the clock source and division ratio of GPT clock

Bit(s)	Name	Description
4	CLK3	Sets up clock source of GPT3
		0: System clock (13MHz) 1: RTC clock (32kHz)
3:0	CLKDIV3	Setting of GPT3 input clock frequency divider
0.0	CLADIVO	0000: Clock source divided by 1 0001: Clock source divided by 2 0010: Clock source divided by 3 0011: Clock source divided by 4 0100: Clock source divided by 5 0101: Clock source divided by 6 0110: Clock source divided by 7 0111: Clock source divided by 8 10000: Clock source divided by 9
		1000: Clock source divided by 9 1001: Clock source divided by 10
		1010: Clock source divided by 11
		1011: Clock source divided by 12
		1100: Clock source divided by 13
		1101: Clock source divided by 16
		1110: Clock source divided by 52 1111: Clock source divided by 64
		1111. Clock source divided by 64

A2140078 GPT3 IRQ EN GPT IRQ Enabling

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQE N
Туре																RW
Reset																0

Controls the enabling/disabling of GPT interrupt **Overview**

Bit(s)	Name	Description
0	IRQEN	Enables interrupt of GPT3
		1: Enable interrupt of GPT3



A21400	7 C	<u>GPT3</u> <u>A</u>	<u>IR</u>	<u>) ST</u>	GPT 1	IRQ S	tatus							(0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQS TĂ
Туре																RO
Reset																0

GPT3_IRQ_ST GPT IDO G

Shows the interrupt status of GPT1 Overview

Bit(s)	Name	Description
0	IRQSTA	Interrupt status of GPT3
		0: No interrupt is generated from GPT3 1: GPT3's interrupt is pending and waiting for service.

GPT3_IRQ_AC W GPT IRQ Acknowledgement A2140080 K

0000000

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQA CK
Туре																WO
Reset																0

Overview Acknowledges the GPT interrupt

Bit(s)	Name	Description
0	IRQACK	Interrupt acknowledgement for GPT3
		0: No effect 1: Associated interrupt request is acknowledged and should be relinquished.

A2140084 GPT3 COUNT GPT3 Counter

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COUNTER3[31:16]														
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CC	DUNTE	R3[15:	:0]						
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview Timer count of GPT3

Bit(s)	Name	Description
31:0	COUNTER3	Timer counter of GPT3



0000000

0000000

A2140088 GPT3_COMPA DF GPT3 Compare Value

_																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COMPARE3[31:16]														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CC	OMPAR	RE3[15:	:0]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview Compare value for GPT3

Bit(s)	Name	Description
31:0	COMPARE3	Compare value of GPT3
		Write new compare value will also clear the counter of GPT3.

A21400A0 GPT4_CON GPT4 Control

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										SW_C G4	мо	DE4			CLR4	EN4
Туре										RW	R	W			WO	RW
Reset										0	0	0			0	0

Overview General control for GPT4

Bit(s)	Name	Description
6	SW_CG4	Stop GPT4's clock if this bit is enabled. 0: Disable 1: Enable
5:4	MODE4	Operation mode of GPT4 00: ONE-SHOT mode 01: REPEAT mode 10: FREERUN_I mode 11: FREERUN mode
1	CLR4	Clears the counter of GPT4 to 0 0: No effect 1: Clear It takes 2~3 T GPT4_CK for CLR4 to clear the counter of GPT4.
0	EN4	Enables GPT4 0: Disable 1: Enable It takes 2~3 T GPT4_CK for EN4 to enable/disable GPT4.

A21400	A4	<u>GPT4</u>	CLI	<u><</u>	GPT4	l Cloc	k Sett	ting						(0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																

© 2015 - 2017 MediaTek Inc.

Page 223 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK4		CLK	DIV4	
Туре												RW		R	W	
Reset												0	0	0	0	0

Overview Controls the clock source and division ratio of GPT clock

Bit(s)	Name	Description
4	CLK4	Sets up clock source of GPT4
		0: System clock (13MHz)
		1: RTC clock (32kHz)
3:0	CLKDIV4	Setting of GPT4 input clock frequency divider
		0000: Clock source divided by 1
		0001: Clock source divided by 2
		0010: Clock source divided by 3
		0011: Clock source divided by 4
		0100: Clock source divided by 5
		0101: Clock source divided by 6
		0110: Clock source divided by 7
		0111: Clock source divided by 8
		1000: Clock source divided by 9
		1001: Clock source divided by 10
		1010: Clock source divided by 11
		1011: Clock source divided by 12
		1100: Clock source divided by 13
		1101: Clock source divided by 16
		1110: Clock source divided by 32
		1111: Clock source divided by 64

A21400A8 GPT4 IRQ EN GPT IRQ Enabling

Bit Name Туре Reset Bit IRQE Name Ň Туре RW Reset

Overview Controls the enabling/disabling of GPT interrupt

Bit(s)	Name	Description
0	IRQEN	Enables interrupt of GPT4
		0: Disable interrupt of GPT4
		1: Enable interrupt of GPT4

A21400AC <u>GPT4_IRQ_ST</u> GPT IRQ Status

Bit Name Type Reset Bit IRQS Name ТА Туре RO Reset

© 2015 - 2017 MediaTek Inc. Page 224 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Overview Shows the interrupt status of GPT1

Bit(s)	Name	Description
0	IRQSTA	Interrupt status of GPT4
		0: No interrupt is generated from GPT4 1: GPT4's interrupt is pending and waiting for service.

A21400B0 GPT4_IRQ_AC K GPT IRQ Acknowledgement

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQA CK
Туре																WO
Reset																0

Overview Acknowledges the GPT interrupt

Bit(s)	Name	Description
0	IRQACK	Interrupt acknowledgement for GPT4
		0: No effect
		1: Associated interrupt request is acknowledged and should be relinquished.

A21400B4 GPT4_COUNT GPT4 Counter

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COUNTER4[31:16]														
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CC	DUNTE	R4[15:	:0]						
Туре		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview Timer count of GPT4

Bit(s)	Name	Description
31:0	COUNTER4	Timer counter of GPT4

A21400B8 GPT4_COMPA RE GPT4_Compare Value

0000000

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COMPARE4[31:16]														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CC	OMPAR	E4[15:	:0]						
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview Compare value for GPT4



Bit(s)	Name	Description
31:0	COMPARE4	Compare value of GPT4
		Write new compare value will also clear the counter of GPT4.

A21400	DO	<u>GPT5</u>	_ CO I	N	GPT5 Control									0000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name				ĺ			[
Туре																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name										SW_C G5	мо	DE5			CLR5	EN5	
Туре										RW	R	W			WO	RW	
Reset										0	0	0			0	0	

Overview General control for GPT5

Bit(s)	Name	Description
6	SW_CG5	Stop GPT5's clock if this bit is enabled. 0: Disable 1: Enable
5:4	MODE5	Operation mode of GPT5 00: ONE-SHOT mode 01: REPEAT mode 10: FREERUN_I mode 11: FREERUN mode
1	CLR5	Clears the counter of GPT5 to 0 0: No effect 1: Clear It takes 2~3 T GPT5_CK for CLR5 to clear the counter of GPT5.
0	EN5	Enables GPT5 O: Disable 1: Enable It takes 2~3 T GPT5_CK for EN5 to enable/disable GPT5.

A21400	D4	<u>GPT5</u>	_CLF	<u>(</u>	GPT5	Cloc	k Sett	ing							0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK5		CLK	DIV5	
Туре												RW	RW			
Reset												0	0	0	0	0

Overview

Controls the clock source and division ratio of GPT clock

Bit(s)	Name	Description
4	CLK5	Sets up clock source of GPT5
		0: System clock (13MHz) 1: RTC clock (32kHz)
3:0	CLKDIV5	Setting of GPT5 input clock frequency divider 0000: Clock source divided by 1 0001: Clock source divided by 2

© 2015 - 2017 MediaTek Inc.

Page 226 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Name	Description
		0010: Clock source divided by 3
		0011: Clock source divided by 4
		0100: Clock source divided by 5
		0101: Clock source divided by 6
		0110: Clock source divided by 7
		0111: Clock source divided by 8
		1000: Clock source divided by 9
		1001: Clock source divided by 10
		1010: Clock source divided by 11
		1011: Clock source divided by 12
		1100: Clock source divided by 13
		1101: Clock source divided by 16
		1110: Clock source divided by 32
		1111: Clock source divided by 64

A21400D8 GPT5 IRQ EN GPT IRQ Enabling

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQE N
Туре																RW
Reset																0

Overview Controls the enabling/disabling of GPT interrupt

Bit(s)	Name	Description
0	IRQEN	Enables interrupt of GPT5
		0: Disable interrupt of GPT5 1: Enable interrupt of GPT5

A21400DC GPT5_IRQ_ST A GPT IRQ Status

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQS TA
Туре																RO
Reset																0

Overview Shows the interrupt status of GPT1

Bit(s)	Name	Description
0	IRQSTA	Interrupt status of GPT5
		0: No interrupt is generated from GPT5 1: GPT5's interrupt is pending and waiting for service.



A21400	$\frac{11100E0}{K}$					GPT IRQ Acknowledgement											
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Туре																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																IRQA CK	
Туре																WO	
Reset																0	

GPT5 IRO AC

Overview Acknowledges the GPT interrupt

Bit(s)	Name	Description
0	IRQACK	Interrupt acknowledgement for GPT5
		0: No effect
		1: Associated interrupt request is acknowledged and should be relinquished.

A21400E4 **<u>GPT5_COUNT</u>** GPT5 Counter

Bit Name COUNTER5[31:16] Туре RO Reset Bit COUNTER5[15:0] Name Type Reset RO

Overview Timer count of GPT5

Bit(s)	Name	Description
31:0	COUNTER5	Timer counter of GPT5

GPT5_COMPA GPT5 Compare Value A21400E8 RE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COMPARE5[31:16]														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		COMPARE5[15:0]														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Compare value for GPT5 **Overview**

Bit(s)	Name	Description
31:0	COMPARE5	Compare value of GPT5
		Write new compare value will also clear the counter of GPT5.



A21401	A2140100 <u>GPT6_CON</u>			GPT6	6 Cont	t rol							(0000	0000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										SW_C G6	MO	DE6			CLR6	EN6
Туре										RW	R	W			WO	RW
Reset										0	0	0			0	0

A2140100 GPT6 CON **GPT6** Control

Overview General control for GPT6

Bit(s)	Name	Description
6	SW_CG6	Stop GPT6's clock if this bit is enabled. 0: Disable 1: Enable
5:4	MODE6	Operation mode of GPT6 00: ONE-SHOT mode 01: REPEAT mode 10: FREERUN_I mode 11: FREERUN mode
1	CLR6	Clears the counter of GPT6 to 0 0: No effect 1: Clear It takes 2~3 T GPT6_CK for CLR6 to clear the counter of GPT6.
0	EN6	Enables GPT6 O: Disable 1: Enable It takes 2~3 T GPT6_CK for EN6 to enable/disable GPT6.

A2140104 GPT6_CLK **GPT6 Clock Setting**

A2140104 <u>GPT6_CLK</u>			GPT6 Clock Setting									(0000	0000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK6		CLK	DIV6	
Туре												RW		R	W	
Reset												0	0	0	0	0

Overview Controls the clock source and division ratio of GPT clock

Bit(s)	Name	Description
4	CLK6	Set clock source of GPT6
		0: System clock (13MHz) 1: RTC clock (32kHz)
3:0	CLKDIV6	Setting of GPT6 input clock frequency divider
		0000: Clock source divided by 1
		0001: Clock source divided by 2
		0010: Clock source divided by 3
		0011: Clock source divided by 4
		0100: Clock source divided by 5
		0101: Clock source divided by 6
		0110: Clock source divided by 7
		0111: Clock source divided by 8
		1000: Clock source divided by 9
		1001: Clock source divided by 10

© 2015 - 2017 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Name	Description
		1010: Clock source divided by 11
		1011: Clock source divided by 12
		1100: Clock source divided by 13
		1101: Clock source divided by 16
		1110: Clock source divided by 32
		1111: Clock source divided by 64

A2140108 GPT6 IRQ EN GPT IRQ Enabling

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQE N
Туре																RW
Reset																0

Overview Controls the enabling/disabling of GPT interrupt

Bit(s)	Name	Description
0	IRQEN	Enables interrupt of GPT6
		0: Disable interrupt of GPT6
		1: Enable interrupt of GPT6

A214010C <u>GPT6_IRQ_ST</u> GPT IRQ Status

A Bit Name Туре Reset Bit IRQS TĂ Name Type Reset RO

Overview Shows the interrupt status of GPT1

Bit(s)	Name	Description
0	IRQSTA	Interrupt status of GPT6
		0: No interrupt is generated from GPT6 1: GPT6's interrupt is pending and waiting for service.

A2140110 GPT6_IRQ_AC K GPT IRQ Acknowledgement

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																IRQA CK
Туре																WO
Reset																0



Overview Acknowledges the GPT interrupt

Bit(s)	Name	Description
0	IRQACK	Interrupt acknowledgement for GPT6
		0: No effect
		1: Associated interrupt request is acknowledged and should be relinquished.

A2140114 GPT6 COUNT GPT6 Counter L

		=														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COUNTER6L[31:16]														
Туре		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CO	UNTE	R6L[15	:0]						
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview Lower word timer count for GPT6

_

Bit(s)	Name	Description
31:0	COUNTER6L	Lower word of timer count of GPT6
		The read operation of GPT6_COUNTL will make GPT6_COUNTH fixed until the next read operation of GPT6_COUNTL.

A2140118 GPT6_COMPA REL GPT6 Compare Value L

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COMPARE6L[31:16]														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CO	MPAR	E6L[15	5: 0]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview Lower word compare value for GPT6

Bit(s)	Name	Description
31:0	COMPARE6L	Lower word of compare value of GPT6
		Write new compare value will also clear the counter of GPT6.

A214011C GPT6_COUNT GPT6 Counter L

Bit Name COUNTER6H[31:16] Type Reset RO Bit Name COUNTER6H[15:0] Туре RO Reset

© 2015 - 2017 MediaTek Inc. Page 231 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Overview Higher word timer count for GPT6

Bit(s)	Name	Description
31:0	COUNTER6H	Higher word of timer count of GPT6

A2140120 GPT6_COMPA REH GPT6 Compare Value H 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		COMPARE6H[31:16]														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CO	MPAR	E6H[15	5:0]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview Higher word compare value for GPT6

Bit(s)	Name	Description
31:0	COMPARE6H	Higher word of compare of GPT6
		Write new compare value will also clear the counter of GPT6.



13. Pulse Width Modulation

13.1. General Description

The generic pulse width modulators (PWM) are implemented to generate pulse sequences with programmable frequency and duty cycle for LCD backlight. The duration of the PWM output signal is LOW as long as the internal counter value is bigger than or equal to the threshold value. The waveform is shown in Figure 13-1.



Figure 13-1. PWM waveform

The frequency and volume of PWM output signal are determined by registers PWM_1CH_CTRL, PWM_1CH_THRES, and PWM_1CH_COUNT. The POWERDOWN (pwm_1ch_pdn) signal is applied to power down the PWM_1CH module. When PWM_1CH is deactivated (pwm_1ch_pdn=1), the output will be in LOW state.

The output PWM frequency is determined by:

 $\frac{CLK}{CLOCK_DIV \times (PWM_1CH_COUNT+1)}$ $CLK = 13 MHz, when CLK_SLE=0$ $CLK = 32 KHz, when CLK_SLE=1$ $CLOCK_DIV = 1, when CLK_DIV = 00b$ $CLOCK_DIV = 2, when CLK_DIV = 01b$ $CLOCK_DIV = 4, when CLK_DIV = 10b$ $CLOCK_DIV = 8, when CLK_DIV = 11b$

The output PWM duty cycle is determined by: $\frac{PWM_1CH_THRES}{PWM_1CH_COUNT+1}$

Note that PWM_1CH_THRES should be less than PWM_1CH_COUNT. If this condition is not satisfied, the output pulse of the PWM will always behigh. Figure 7-2 is the PWM waveform with indicated register values.



Figure 13-2. PWM waveform with register values



13.2. Register Definition

There are six PWM channels in this SOC. The usage of the registers below is the same except that the base address should be changed to respective one.

PWM number	Base address
PWM0 (Always on domain)	0xA2160000
PWM1 (Always on domain)	0xA2170000
PWM2 (Power down domain)	0xA0160000
PWM3 (Power down domain)	0xA0170000
PWM4 (Power down domain)	0xA0180000
PWM5 (Power down domain)	0xA0190000

Module name: PulseWidthModulation Base address: (+A2160000h)

Address	Name	Width	Register Function
A2160000	<u>PWM_1CH_CTRL_AD</u> <u>DR</u>	16	PWM control register
A2160004	<u>PWM_1CH_COUNT_A</u> DDR	16	PWM max counter value register
A2160008	<u>PWM_1CH_THRESH_</u> ADDR	16	PWM threshold value register

A2160000 <u>PWM 1CH</u> PWM control register <u>CTRL ADDR</u>

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														PWM _1CH _CLK _SEL	PWM _CLK	_1CH _DIV
Туре														RW	R	W
Reset														0	0	0

Bit(s) Mnemonic Name	Description
2 PWM_1CH CLK_SEL _CLK_SEL	Selects source clock frequency of PWM 0:CLK=13MHz (unable to work in sleep mode) 1: CLK=32kHz
1:0 PWM_1CH CLK_DIV _ CLK_DIV	Selects clock prescaler scale of PWM 2'b00: f=fclk 2'b01: f=fclk/2 2'b10: f=fclk/4 2'b11: f=fclk/8

A2160004 <u>PWM_1CH_COU</u> PWM max counter value register 0000 NT_ADDR Bit 15 14 13 12 10 9 11 8 7 6 3 2 0 5 4 Name PWM_1CH_COUNT Туре RW Reset 1 1 1 1 1 1 1 1 1 1

© 2015 - 2017 MediaTek Inc.

Page 234 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s) Mnemor	ic Name	Description
12:0 PWM_1 _ COUN	CH PWM_1CH_COUNT	PWM max. counter value This value is the initial value for the internal counter. Regardless of the operation mode, if PWM_1CH_COUNT is written when the internal counter is counting backwards, the new initial value will not take effect until the internal counter counts down to 0, i.e. a complete period.

A2160008 <u>PWM_1CH_THR</u> PWM threshold value register <u>ESH_ADDR</u>

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					PWM_1CH_THRES											
Туре					RW											
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic Na	ime	Description
12:0 PWM_1CH PW	VM_1CH_THRES	PWM threshold value
_THRES		When the internal counter value is bigger than or equal to PWM_1CH_THRES, the PWM output signal will be 0. When the internal counter is less than PWM_1CH_THRES, the PWM output signal will be 1.

14. Keypad Scanner

14.1. General Description

The keypad supports two types of keypads, 3*3 single keys and 3*3 configurable double keys, and it will not be powered off to support the system wake-up event.

The 3*3 keypad can be divided into two parts: 1) The keypad interface including three columns and three rows (see Figure 14-1 and Figure 14-2); 2) The key detection block provides key pressed, key released and de-bounce mechanisms.

Each time the key is pressed or released, i.e. something different in the 3x3 matrix, the key detection block senses the change and recognizes if a key has been pressed or released. Whenever the key status changes and is stable, a KEYPAD IRQ will be issued. The MCU can then read the key(s) pressed directly in register KP_MEM1 and KP_MEM2. To ensure the key pressed information is not missed, the status register in keypad will not be read-cleared by the APB read command. The status register can only be changed by the key-pressed detection FSM.

This keypad detects one or two keys pressed simultaneously with any combination. Figure 14-3 shows the condition when one key is pressed. Figure 14-4(a) and Figure 14-4(b) illustrate the cases of two keys pressed. Since the key pressed detection depends on the HIGH or LOW level of the external keypad interface, if the keys are pressed at the same time, and there exists a key that is on the same column and the same row with other keys, the pressed key cannot be correctly decoded. For example, if there are three key pressed: key1 = (x1, y1), key2 = (x2, y2), and key3 = (x1, y2), both key3 and key4 = (x2, y1) will be detected, and therefore they cannot be distinguished correctly. Hence, the keypad detects only one or two keys pressed simultaneously in any combination. More than two keys pressed simultaneously in a specific pattern will retrieve wrong information.

The 3*3 keypad supports a 3*3*2 = 18 keys matrix. The 18 keys are divided into 9 sub groups, and each group consists of 2 keys and a 20ohm resistor. Besides the limitation of the 3*3 keypad, 3*3 keypad has another limitation, which is it cannot detect two keys pressed simultaneously when the two keys are in one group, i.e. the 3*3 keypad cannot detect key 0 and key 1 or key 15 and key 16 pressed simultaneously.

/	COL0	COL1	COL2
ROW2	18	19	20
ROW1	9	10	11
ROW0	0	1	2

 Table 14-1. 3*3 single key's order number in COL/ROW matrix

/	COL0	COL1	COL2
ROW2	26/27	28/29	30/31
ROW1	13/14	15/16	17/18
ROW0	0/1	2/3	4/5





Figure 14-1. 3x3 keypad matrix (9 keys)



Figure 14-2. 3x3 keypad matrix (18 keys)



14.1.1. Waveform



Figure 14-3. One key pressed with de-bounce mechanism denoted



Figure 14-4. (a) Two keys pressed, case 1; (b) Two keys pressed, case 2

14.1.2. Keypad Detection Flow

14.1.2.1. Single Keypad Detection

In single keypad, the KROWx is always in output mode and KCOLx always in input mode. KCOLx has low detection capability, which means that if there are no keys pressed, KCOLx will be pulled up and KROWx always pulled low.

In Figure 14-2, assume A1 (red key) is pressed, KCOLx can detect key pressed by the low pulse signal. According to the order of low pulse time occurrence, t1, t2 and t3 decide which KROWx is pressed. In this example, KCOL0 can detect a low pulse signal at t1 to know A1 key has been pressed.





Figure 14-5. Single keypad detection method

14.1.2.2. Double Keypad Detection Flow

Figure 14-6 is the brief schematic diagram of double keypad internal circuit, including the following characteristics:

- 1. 20K ohm resistors on new added keys are required.
- 2. KCOL needs 200K ohm internal PD/PU resistors.
- 3. KROW needs 2K ohm internal PD resistors.
- 4. KROW/KCOL should be bi-directional.





Figure 14-6. Brief schematic diagram of double keypad

The detection flow of single keypad case in double keypad hardware is described step by step in Figure 14-7, Figure 14-8 and Figure 14-9. In Figure 14-7, KCOLx is initialized as input mode and the KROWx as output mode. In step 1, internal pull up resistor is enabled in KCOLx to let it stuck at high, and output low to all of KROWx in step 2. In step 4, the falling edge signal can be detected from KCOL0 to start key scanning.



Figure 14-7. Single key case



The keypad row scan is depicted in Figure 14-8. The pull-up resistor is disabled and the pull-down resistor is enabled to let KCOL0 stuck at low in step 5 and 6. In step 7, KROW0 is sent logic high pulse at time t1, and KCOL0 can receive high pulse signal at time t1 due to key B is still pressed. Hence, the keypad in which rows can be decided.



Figure 14-8. Row scan

The row position is decided after the row scan. In Figure 14-8, column scanning is conducted to locate the final position of key. All KROWx are changed to input mode, and pull-down resistor is enabled in step 9. Switch KCOLO to output mode and send logic high pulse in step 10 for KROW0 to receive logic low level and know key B is pressed in the final step 11.



Figure 14-9. Column scan

Page 241 of 580



14.1.3. Programming Guide

Address	Register name	R/	W/W	Value	Loop	Register function
A20D0024	KP_EN		W	0x0001		Enable keypad
A20D0020	KP_SEL		w	0x1c70		Select single keypad Enable 3 rows and 3 columns
A20D0018	KP_DEBOUNCE		W	0x0018		Set up de-bounce time
A20D0018	KP_DEBOUNCE	R		0x0018	Loop	

14.1.3.1. Single Keypad Command Sequence Example

14.1.3.2. Double Keypad Command Sequence Example

Address	Register name	R/	W/W	Value	Loop	Register function
A20D0024	KP_EN		W	0x0001		Enable keypad
A20D0020	KP_SEL		w	0x1c71		Select double keypad; Enable 3 rows and 3 columns
A20D0018	KP_DEBOUNCE		W	0x0018		Set up de-bounce time
A20D001C	KP_SCAN_TIMING		W	0x0011		
A20D0018	KP_DEBOUNCE	R		0x0018	Loop	

14.2. Register Definition

Module name: KP Base address: (+A20D0000h)

Address	Name	Width	Register Function
A20D0000	KP_STA	16	Keypad Status
A20D0004	KP_MEM1	16	Keypad Scanning Output Register Shows the key-pressed status of key 0 (LSB) ~ key 15. Refer to Table 14-1 and Table 14-2.
A20D0008	KP_MEM2	16	Keypad Scanning Output Register Shows the key-pressed status of key 16 (LSB) ~ key 31. Refer to Table 14-1 and Table 14-2.
A20D0018	KP DEBOUNCE	16	De-bounce Period Setting Defines the waiting period before key pressing or release events are considered stable. If the de-bounce setting is too small, the keypad will be too sensitive and detect too many unexpected key presses. The suitable de-bounce time setting must be adjusted according to the user's habit.
A20D001C	<u>KP_SCAN_TIMI</u> <u>NG</u>	16	Keypad Scan Timing Adjustment Register Sets up the 3*3 keypad scan timing. Note: ROW_SCAN_DIV > ROW_HIGH_PULSE and COL_SCAN_DIV > COL_ HIGH_PULSE. ROW_HIGH_PULSE /COL_HIGH_PULSE are used to lower the power consumption for it decreases the actual scan number during the de-bounce time.
A20D0020	KP_SEL	16	Keypad Selection Register For selecting: 1: To use single keypad or double keypad 2: Which cols and rows are used when double keypad is used
A20D0024	<u>KP EN</u>	16	Keypad Enable Register Enables/Disables keypad.



A20D0	420D0000		<u>KP_STA</u>		Keypad Status											0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STA
Туре																RO
Reset																0

Overview

Bit(s)	Mnemonic	Name	Description
0	STA	STA	Indicates keypad status
			This register will not be cleared by the read operation. 0: No key pressed 1: Key pressed

A20D0	A20D0004 <u>KP_MEM1</u>					Keypad Scanning Output Register										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KEY1 5	KEY1 4	KEY1 3		KEY11	KEY1 O	KEY9				KEY5	KEY4	KEY3	KEY2	KEY1	KEYO
Туре	RO	RO	RO		RO	RO	RO				RO	RO	RO	RO	RO	RO
Reset	1	1	1		1	1	1				1	1	1	1	1	1

Overview Shows the key-pressed status of key 0 (LSB) ~ key 15. Refer to Table 14-1 and Table 14-2.

Bit(s)	Mnemonic	Name	Description
15	KEY15	KEY15	
14	KEY14	KEY14	
13	KEY13	KEY13	
11	KEY11	KEY11	
10	KEY10	KEY10	
9	KEY9	KEY9	
5	KEY5	KEY5	
4	KEY4	KEY4	
3	KEY3	KEY3	
2	KEY2	KEY2	
1	KEY1	KEY1	
0	KEY0	KEY0	

A20D0008 <u>KP_MEM2</u>					Keypad Scanning Output Register											
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KEY3	KEY3	KEY2	KEY2	KEY2	KEY2						KEY2	KEY1	KEY1	KEY1	KEY1
Tume	1	0	9	8	7	6						0	9	8	7	6
Туре	RO	RO	RO	RO	RO	RO						RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1						1	1	1	1	1

Overview Shows the key-pressed status of key 16 (LSB) ~ key 31. Refer to Table 14-1 and Table 14-2.

Bit(s)	Mnemonic	Name	Description
15	KEY31	KEY31	
14	KEY30	KEY30	
13	KEY29	KEY29	

© 2015 - 2017 MediaTek Inc.

Page 243 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.

0400



Bit(s)	Mnemonic	Name	Description
12	KEY28	KEY28	
11	KEY27	KEY27	
10	KEY26	KEY26	
4	KEY20	KEY20	
3	KEY19	KEY19	
2	KEY18	KEY18	
1	KEY17	KEY17	
0	KEY16	KEY16	

A20D0018 <u>KP_DEBOUNC</u> De-bounce Period Setting

		<u> </u>														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DEBO	UNCE						
Туре									R	W						
Reset			0	0	0	1	0	0	0	0	0	0	0	0	0	0

Overview Defines the waiting period before key pressing or release events are considered stable. If the debounce setting is too small, the keypad will be too sensitive and detect too many unexpected key presses. The suitable de-bounce time setting must be adjusted according to the user's habit.

Bit(s)	Mnemonic	Name	Description
13:0	DEBOUNC E	DEBOUNCE	De-bounce time = KP_DEBOUNCE/32ms

A20D001C KP_SCAN_TIM ING Keypad Scan Timing Adjustment Register 0011

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3 2 1 0					
Name	COI	L_ HIG	H_PU	LSE	ROV	V_ HIO	GH_PU	JLSE	C	OL_SC	AN_D	IV	ROW_SCAN_DIV					
Туре	RW				RW				RW					R	W			
Reset	0 0 0 0 0 0 0 0						0	0	0	1	0	0	0	1				

OverviewSets up the 3*3 keypad scan timing for double keypad.Note:ROW_SCAN_DIV > ROW_HIGH_PULSE and COL_SCAN_DIV > COL_HIGH_PULSE.ROW_HIGH_PULSE /COL_HIGH_PULSE are used to lower the power consumption for it
decreases the actual scan number during the de-bounce time.

Bit(s)	Mnemonic	Name	Description
15:12	COL_ HIGH_PUL SE	COL_HIGH_PULSE	Sets up the COL SCAN high pulse, i.e. cycles of the scan high pulse Default 0 means the high scan pulse needs 1 cycle.
11:8	ROW_ HIGH_PUL SE	ROW_HIGH_PULS E	Sets up the ROW SCAN high pulse, i.e. cycles of the scan high pulse Default 0 means the high scan pulse needs 1 cycle.
7:4	COL_SCAN _DIV	COL_SCAN_DIV	Sets up the COL SCAN cycle which includes COL_INTERVAL_DIV and the high pulse period Default 1 means there are 2 cycles for each scan, including 1 cycle high pulse and 1 cycle interval.
3:0	ROW_SCA N_DIV	ROW_SCAN_DIV	Sets up the ROW SCAN cycle which includes ROW_INTERVAL_DIV and the high pulse period Default 1 means there are 2 cycles for each scan, including 1 cycle high pulse and 1 cycle interval.

© 2015 - 2017 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



A20D0	D0020 <u>KP_SEL</u> Keypad S							on Reg					1C70			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KP1_COL_SEL							K	P1_RC		D	KP_S EL				
Туре			R	W					R		RW		DC			
Reset	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	0

Overview For selecting: 1) To use single keypad or double keypad; 2) Which cols and rows are used when double keypad is used

Bit(s)	Mnemonic	Name	Description
15:10	KP1_COL_ SEL	KP1_COL_SEL	Selects which cols are used when double keypad is used MT2533 supports maximum 3*3 double. col2, col1 and col0 can be used. 0: Disable corresponding column 1: Enable corresponding column
9:4	KP1_ROW_ SEL	_KP1_ROW_SEL	Selects which rows are used when double keypad is used MT2533 supports maximum 3*3 double. row2, row1 and row0 can be used. 0: Disable corresponding row 1: Enable corresponding row
3:1	DUMMY2	DUMMY2	
0	KP_SEL	KP_SEL	Selects to use single keypad or double keypad 0: Use single keypad 1: Use double keypad

A20D0024 <u>KP_EN</u>					Кеур	ad En	nable	Regis	ter	00						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																KP_E N
Туре																RW
Reset																0

OverviewEnables/Disables keypad.**Note**: When KP_EN is set to 0, both single and double keypad registers cannot be read and written.

Bit(s)	Mnemonic	Name	Description
0	KP_EN	KP_EN	0: Disable keypad (Both single and double keypad will not work.) 1: Enable keypad (Either single or double keypad will work.)


15. General Purpose Counter

15.1. General Description

General purpose counter (GP-counter) is a counter to count a pad toggle times and furthermore calculates the moving speed. It counts once the channel is enabled and provides an interrupt which will be triggered when the counter exceeds the threshold.

Depending on the pulse width from pad, you can choose suitable clock source for the GP-counter: 32kHz or 26MHz. You only have to set up **GPCOUNTER_MISC[8]: GPC_BCLK_SEL** to choose. The GP-counter will add 1 when the pluse width from pad is longer than debouce time, which is set on **GPCOUNTER_DEBOUNCE**.

GP-counter is an always on IP. When the system is in sleep mode, it still works. However, there is no 26MHz clock source in sleep mode, so users have to switch the clock source to 32kHz, which sets **GPCOUNTER_MISC[8]**: **GPC_BCLK_SEL** to **1'b1**.

GP-counter can trigger interrupt and wake-up events (level). You can set up EINT to capture wake-up events from GP-counter before the system enters sleep mode. Refer to EINT datasheet for more details.

15.1.1. Programming Guide

GP-counter is an always on IP. To save the most power, the software has to power down the block clock to the module. You may set up the GP-counter register before powering on the block clock. Next, set up **GPCOUNTER_CON_SET** to start counting and set **GPCOUNTER_CON_CLR** to end counting. Read **GPCOUNTER_CON** to see if GP-counter is enabled or not.

The counted data are stored in **GPCOUNTER_DATA**. Once **GPCOUNTER_DATA** is read, you may get the number and clear the counter at the same time.

Programming sequence:

- 1. Set up GP-Counter register: Set up clock source, interrupt enable, debounce time, and threshold.
 - a. Select 32K clock source before the system enters sleep mode.
 - b. Power down GP-counter block clock first then switch block clock source.
- 2. Power on GP-counter block clock.
- 3. Set up **GPCOUNTER_CON_SET** to start counting.
- 4. Set up **GPCOUNTER_CON_CLR** to end counting.



15.2. Register Definition

Address	Name	Width	Register Function
A21E0000	<u>GPCOUNTER</u> <u>CON</u>	32	GPCOUNTER Control Register Shows the GP counter status (counter enabled or not).
A21E0004	<u>GPCOUNTER</u> <u>CON_SET</u>	32	GPCOUNTER Control Set Register Sets up the GP counter status (counter enabled).
A21E0008	<u>GPCOUNTER</u> <u>CON_CLR</u>	32	GPCOUNTER Control Clear Register Clears the GP counter enable status (counter not enabled).
A21E000C	<u>GPCOUNTER</u> <u>MISC</u>	32	GPCOUNTER MISC Setting Defines clock and interrupt, etc.
A21E0010	GPCOUNTER DEBOUNCE	32	GPCOUNTER De-bounce Period Setting Defines the waiting period before PAD pressing events are considered stable. If the de-bounce setting is too small, the counter will be too sensitive and detect too many unexpected PAD presses. The suitable de-bounce time setting should be adjusted according to the user's habit.
A21E0014	<u>GPCOUNTER</u> <u>DATA</u>	32	GPCOUNTER Counter for Clear (Read and Clear) Data counted by GPCOUNTER will be cleared once they are read
A21E0018	GPCOUNTER THRESHOLD	32	GPCOUNTER Threshold When the counter value is bigger than or equal to GPCOUNTER Threshold, the GP counter interrupt will be triggered.
A21E001C	<u>GPCOUNTER</u> <u>INTERRUPT</u> <u>STA</u>	32	GPCOUNTER Interrupt Status Interrupt status

Module name: GPCOUNTER Base address: (+A21E0000h)

A21E0	000	<u>GPC</u>	<u>COUN</u>	<u>ter</u> I		GPCOUNTER Control Register									00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Туре																		
Reset																		
Bit	15	14	13	12	11 10 9 8 7 6 5 4 3									2	1	0		
Name																GP C_ EN		
Туре																RO		
Reset																0		

Bit(s)	Mnemoni c	Name	Description
0	GPC_EN	GPC_CH_EN	0: Not enable mode. 1: Enable mode.

A21E0	004	<u>GPC</u>	COUN ON_S	<u>TER</u> S <u>ET</u>		GPO	COUN	TER	Contr	ol Set	Regi	ster		00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Туре																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		



A21E0	0004	<u>GPC</u> _C	COUN ON_S	<u>ter</u> Set		GP	COUN	TER		0000000						
Name																GP C_S ET
Туре																WO
Reset																0
Bit(s)	Mne	moni c		Nam	e											
0	GPC_	_SET		GPC_S	ET	0: Not enable counter 1: Enable counter										

A21E0	008	$\frac{O08}{21} \xrightarrow{\text{GPCOUNTER}}{21} \xrightarrow{20} 2$					GPCOUNTER Control Clear Register									00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Туре																			
Reset																			
Bit	15	14	13	12	11 10 9 8 7 6 5 4 3								2	1	0				
Name																GP C_ CL R			
Туре																WO			
Reset																0			

Bit(s)	Mnemoni c	Name	Description
0	GPC_CLR	GPC_CLR	0: Enable counter 1: Clear counter enabled

A21E0	00C	<u>GPC</u>	OUN MISC	<u>ter</u> 2	GPCOUNTER MISC Setting										00010001			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name								GP C_I NV _E N								GP C_I NT _E N		
Туре								RW								RW		
Reset								0								1		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name								GP C_ BC LK _SE L										
Туре								RW										
Reset								0										



© 2015 - 2017 MediaTek Inc.

Page 248 of 580



Bit(s)	Mnemoni c	Name	Description
			Note: Set GPC_INV_EN as the default level of signal from pad (HIGH or LOW). Once the GP-counter is disabled (GPC_CH_EN=1'b0), it will keep pad-in signal LEVEL as GPC_INV_EN, no matter the level of signal from the pad is HIGH or LOW. Issues will happen when the default level of signal from pad is different from GPC_INV_EN. For example, when GPC_INV_EN=1'b0, but the default level of signal from pad is HIGH, the GP-counter will automatically add 1 when GPC_CH_EN goes from 0 to 1.
16	GPC_INT _EN	GPC_INT_EN	0: For disable 1: For enable
8	GPC_BCL K_SEL	GPC_CLK_SEL	0: Clock from 26MHz 1: Clock from 32kHz

A21E0	010	<u>GPC</u> _DE	COUN BOU	<u>TER</u> NCE	(GPCO	UNTE	ER De	-boun	ice Pe	riod S	Settin	g	(0000	0001
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						Ĩ										
Туре																
Reset																
Bit	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Name	GPC_PAD_DEB															
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit(s)	Mnemoni c Name Description															

	•		
	CDC DA		De-bounce time = DEB_TIME*clock period
15:0	D_DEB	GPC_DEBOUNCE	GPC_COUNTER counts according to the GP counter clock, which can be selected by register GPC_BCLK_SEL.

A21E0	014	<u>GPC</u>	DAT	<u>TER</u> <u>1</u>	GI	PCOU	NTEF	Cou	nter fo Clear)	or Cle)	ar (R	ead a	and	0	0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GP C_ CO UN TE R1_ DA TA		GPC_COUNTER1_OVERFLOW[30:16]													
Туре	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPC_COUNTER1_OVERFLOW[15:0]														
Туре		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
31	GPC_CO UNTER1_	GPC_OVERFLOW	0: Not overflow 1: Overflow



MT2533D Reference Manual

Bit(s)	Mnemoni c	Name	Description
	DATA		
30:0	GPC_CO UNTER1_ OVERFL OW	GPC_COUNTER	Data counted by GPCOUNTER (read and clear)

A21E0	018	<u>GPC</u> 	<u>COUN</u> IRESI D	<u>TER</u> HOL			GPC	COUN	TER 1	[hres]	hold			6	0000	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							GP	C_THI	RESHO	LD[30	:16]					
Туре									RW							
Reset		1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							GPC_	THRE	SHOLD	[15:0]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
30:0	GPC_TH RESHOL D	GPC_THRESHOL D	If GPC_COUNTER > GPC_THRESHOLD, IRQ request. GPC_COUNTER counts according to the GP counter clock, which can be selected by register GPC_BCLK_SEL.

A21E0	01C	<u>GPC</u> _IN 	COUN TERI T_ST/	TER RUP A		G	PCOU	JNTE	R Inte	errup	t Statı	us		0	0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																GP C_I NT _ST A
Туре																RO
Reset																0
Bit(s)	Mne	moni c		Nam	e					D	escrip	otion				
0	GPC	_INT STA	GP	C_INT	_STA	0: 1:	Interru No inte	ipt errupt								



16. Auxiliary ADC Unit

16.1. General Description

MT2533 features one auxiliary ADC function. The auxiliary ADC unit is for identifying the plugged peripheral. The ADC function contains 8 channels for measuring external channel or internal use and a 12-bit SAR (Successive Approximation Register) ADC.



Figure 16-1. AUXADC architecture

Each channel operates in immediate mode. In immediate mode, the A/D converter samples the value once only when the flag of channel in the AUXADC_CON1 register is set. For example, if flag IMM0 in AUXADC_CON1 is set, the A/D converter will sample the data for channel 0. The IMM flags should be cleared and set again to initialize another sampling.

The value sampled for channel 0 is stored in register AUXADC_DATO, and the value for channel 1 is stored in register AUXADC_DAT1, and so on.

If the AUTOSET flag in register AUXADC_CON3 is set, the auto-sample function will be enabled. So far, it is used in test mode only. The A/D converter samples the data for the channel in which the corresponding data register is read. For example, the AUTOSET flag is set. When the data register AUXADC_DATO is read, the A/D converter will sample the next value for channel 0 immediately.

If multiple channels are selected at the same time, the task will be performed sequentially on every selected channel. For example, if AUXADC_CON1 is set to 0x3f, i.e. 6 channels are selected, the state machine in the unit will start sampling from channel 5 to channel 0 and save the values of each input channel in respective registers.



AUXADC Channel ID	Description
Channel 7	Audio DL_HPL (internal use)
Channel 8	Audio DL_HPR (internal use)
Channel 11	External
Channel 12	External
Channel 13	External
Channel 14	External
Channel 15	External

Table 16-1. AUXADC channel description

16.2. Register Definition

Module name: AUXADC Base address: (+A0240000h)

Address	Name	Widt h	Register Function
A0240004	<u>AUXADC_CON</u> <u>1</u>	16	Auxiliary ADC Control Register 1
A024000C	<u>AUXADC_CON</u> <u>3</u>	16	Auxiliary ADC Control Register 3
A0240028	<u>AUXADC_DAT</u> <u>6</u>	16	Auxiliary ADC Channel 6 Register (not used)
A024002C	AUXADC_DAT 7	16	Auxiliary ADC Channel 7 Register (Audio DL_HPL)
A0240030	<u>AUXADC_DAT</u> <u>8</u>	16	Auxiliary ADC Channel 8 Register (Audio DL_HPR)
A024003C	AUXADC DAT <u>11</u>	16	Auxiliary ADC Channel 11 Register (External)
A0240040	AUXADC_DAT <u>12</u>	16	Auxiliary ADC Channel 12 Register (External)
A0240044	AUXADC_DAT <u>13</u>	16	Auxiliary ADC Channel 13 Register (External)
A0240048	AUXADC_DAT 14	16	Auxiliary ADC Channel 14 Register (External)
A024004C	AUXADC DAT <u>15</u>	16	Auxiliary ADC Channel 15 Register (External)

A0240004 A

AUXADC_CO N1

Auxiliary ADC Control Register 1

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IM M1 5	IM M1 4	IM M1 3	IM M1 2	IM M11			IM M8	IM M7	IM M6						
Туре	RW	RW	RW	RW	RW			RW	RW	RW						
Reset	0	0	0	0	0			0	0	0						



Overview

These bits are set individually to sample the data for the corresponding channel. It supports multiple flags.

Bit(s)	Mnemoni c	Name	Description
15	IMM15	IMM15	Channel 15 immediate mode 0: The channel is not selected. 1: The channel is selected.
14	IMM14	IMM14	Channel 14 immediate mode 0: The channel is not selected. 1: The channel is selected.
13	IMM13	IMM13	Channel 13 immediate mode 0: The channel is not selected. 1: The channel is selected.
12	IMM12	IMM12	Channel 12 immediate mode 0: The channel is not selected. 1: The channel is selected.
11	IMM11	IMM11	Channel 11 immediate mode 0: The channel is not selected. 1: The channel is selected.
8	IMM8	IMM8	Channel 8 immediate mode 0: The channel is not selected. 1: The channel is selected.
7	IMM7	IMM7	Channel 7 immediate mode 0: The channel is not selected. 1: The channel is selected.
6	IMM6	IMM6	Channel 6 immediate mode 0: The channel is not selected. 1: The channel is selected.

A0240 C	00	<u>AUX</u>	XADC <u>N3</u>	<u>_CO</u>		Au	xiliar	y ADC	C Cont	trol R	egiste	er 3			(0010
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AU TO SET								SO FT_ RS T							AU XA DC _ST A
Туре	RW								RW							RO
Reset	0								0							0

Overview

Bit(s)	Mnemoni c	Name	Description
15	AUTOSET	AUTOSET	(Test mode only) Defines the auto-sample mode of the module. In auto-sample mode, each channel with its sample register read can start sampling immediately without configuring the control register AUXADC_CON1 again.
7	SOFT_RS T	SOFT_RST	Software reset AUXADC state machine 0: Normal function 1: Reset AUXADC state machine
0	AUXADC _STA	AUXADC_STA	Defines the state of the module 0: This module is idle. 1: This module is busy.

© 2015 - 2017 MediaTek Inc.

Page 253 of 580



A0240	0028	<u>AUX</u>	<u>XADC</u> <u>T6</u>	<u>_DA</u>	Auxiliary ADC Channel 6 Register (Not used)0000
Bit	15	14	13	12	11 10 9 8 7 6 5 4 3 2 1 0
Name					DAT6
Туре					RO
Reset					0 0 0 0 0 0 0 0 0 0 0 0 0
Overvi	ew				
Bit(s)	Mne	moni c		Name	e Description
11:0	DA	\T6		DAT6	Sampled data for channel 6
A0240	002C	<u>AUX</u>	<u>XADC</u> <u>T7</u>	_DA	Auxiliary ADC Channel 7 Register (Audio DL_HPL) 0000
Bit	15	14	13	12	11 10 9 8 7 6 5 4 3 2 1 0
Name					DAT7
Туре					RO
Reset					0 0 0 0 0 0 0 0 0 0 0 0 0 0
Overvi	ew				
Bit(s)	Mne	moni c		Name	e Description
11:0	DA	\T 7		DAT7	Sampled data for channel7
A0240	0030	<u>AUX</u>	<u>KADC</u> <u>T8</u>	DA	Auxiliary ADC Channel 8 Register (Audio 0000 DL_HPR)
A0240 Bit	0030 15	<u>AUX</u> 14	XADC <u>T8</u> 13	DA 12	Auxiliary ADC Channel 8 Register (Audio 0000 DL_HPR) 0000 11 10 9 8 7 6 5 4 3 2 1 0
A0240 Bit Name	030 15	AUX	XADC <u>T8</u> 13	DA 12	Auxiliary ADC Channel 8 Register (Audio 0000 DL_HPR) 0000 11 10 9 8 7 6 5 4 3 2 1 0 DAT8
A0240 Bit Name Type Boost	15	AUX 14	XADC <u>T8</u> 13	DA 12	Auxiliary ADC Channel 8 Register (Audio DL_HPR) 0000 11 10 9 8 7 6 5 4 3 2 1 0 DAT8 RO
A0240 Bit Name Type Reset Overvio	0030	AUX 14	<u>T8</u> 13	DA	Auxiliary ADC Channel & Register (Audio DL_HPR) OOOO 11 10 9 8 7 6 5 4 3 2 1 0 11 10 9 8 7 6 5 4 3 2 1 0 DAT8 RO O 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A0240 Bit Name Type Reset Overvio Bit(s)	0030 15 ew Mne	AUX 14 moni c	<u>T8</u> 13	DA 12 Name	Auxiliary ADC Channel 8 Register (Audio DL_HPR) 0000 11 10 9 8 7 6 5 4 3 2 1 0 11 10 9 8 7 6 5 4 3 2 1 0 DAT8 RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A0240 Bit Name Type Reset Overvie Bit(s)	0030 15 ew Mne	AUX 14 moni c XT8	XADC <u>18</u> 13	 12 Name DAT8	Auxiliary ADC Channel 8 Register (Audio DL_HPR) 0000 11 10 9 8 7 6 5 4 3 2 1 0 11 10 9 8 7 6 5 4 3 2 1 0 DAT8 RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A0240 Bit Name Type Reset Overvio Bit(s) 11:0 A0240	0030 15 ew Mne DA 003C	AUX 14 moni c AT8 AUX	<u>KADC</u> <u>18</u> 13 <u>KADC</u> <u>T11</u>	 12 Name DAT8 	Auxiliary ADC Channel 8 Register (Audio DL_HPR) 0000 11 10 9 8 7 6 5 4 3 2 1 0 11 10 9 8 7 6 5 4 3 2 1 0 DAT8 0
A0240 Bit Name Type Reset Overvio Bit(s) 11:0 A0240 Bit	0030 15 ew Mne DA 003C 15	AUX 14 moni c AT8 AUX 14	KADC 13 13 KADC 11 13	 12 Name DAT8 DA	Auxiliary ADC Channel 8 Register (Audio DL_HPR) 0000 11 10 9 8 7 6 5 4 3 2 1 0 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0
A0240 Bit Name Type Reset Overvid Bit(s) 11:0 A0240 Bit Name Type	0030 15 ew Mne DA 003C 15	AUX 14 moni c AT8 AUX 14	KADC 13 13 (ADC) (ADC)	 12 Name DAT8 DA	Auxiliary ADC Channel 8 Register (Audio DL_HPR) 0000 11 10 9 8 7 6 5 4 3 2 1 0 11 10 9 8 7 6 5 4 3 2 1 0 0
A0240 Bit Name Type Reset Overvio Bit(s) 11:0 A0240 Bit Name Type Reset	0030 15 ew Mne DA 003C 15	AUX 14 14 moni c AT8 AUX 14 14	KADC 13 13	_DA 12 DAT8 DAT8 12 12 12 12 12 12 12 1	Auxiliary ADC Channel 8 Register (Audio DL_HPR) 0000 11 10 9 8 7 6 5 4 3 2 1 0 DAT8 RO 0 0 0 0 0 0 0 0 0 0 Product RO RO RO RO RO RO RO RO Auxiliary ADC Channel 11 Register (External) 0000 11 10 9 8 7 6 5 4 3 2 1 0 Iter Register (External) OUOO Iter Register (External) OUOO
A0240 Bit Name Type Reset Overvio Bit(s) 11:0 A0240 Bit Name Type Reset Overvio	0030 15 ew Mne DA 003C 15 ew	AUX 14 moni c AT8 AUX 14 14	KADC 13 13	_DA 12 Name DAT8 DAT8 12 12 12 12 12 12 12 1	Auxiliary ADC Chamel 8 Register (Audio DL_HPR) 0000 11 10 9 8 7 6 5 4 3 2 1 0 11 10 9 8 7 6 5 4 3 2 1 0 DAT8 0
A0240 Bit Name Type Reset Overvio Bit(s) 11:0 A0240 Bit Name Type Reset Overvio Bit(s)	0030 15 ew Mne DA 003C 15 ew Mne	AUX 14 moni c AUX 14 14 14 14 14 14 c	KADC 13 13 KADC 11 13	 12 Name Name	Auxiliary ADC Channel 8 Register (Audio DL_HPR) OUOO 11 10 9 8 7 6 5 4 3 2 1 0 11 10 9 8 7 6 5 4 3 2 1 0 0

Page 254 of 580



A0240	040	<u>AUX</u>	<u>XADC</u> <u>T12</u>	<u>DA</u>	Aux	Auxiliary ADC Channel 12 Register (External) 0000														
Bit	15	14	13	12	11	10	9	8		7	6	5		4	3		2		1	0
Name											DA	T12								
Туре]	RO								
Reset					0	0	0	0		0	0	0		0	0		0		0	0
Overvi	ew																			
Bit(s)	Mne	moni c		Nam	e						Ι	Descr	ipti	ion						
11:0	DA	T12		DAT1	2					San	npled	data	for	cha	nnel	12				
		A T I X		DA	-					~ ~ ~ ~	- P									
A0240	044	<u>AUX</u>	<u>T13</u>	<u>_DA</u>	Aux	iliary	ADC	C Cha	nne	el 13	B Reg	ister	· (E	xte	r nal))			0	0000
Bit	15	14	13	12	11	10	9	8		7	6	5		4	3		2		1	0
Name											DA	AT13								
Туре						0				0]	20						-	0	
Reset					0	0	0	0		0	0	0		0	0		0		0	0
Overvi	ew																			
Bit(s)	Mne	moni c		Nam	е						Ι)escr	ipti	ion						
11:0	DA	T13		DAT1	3					San	npled	data	for	cha	nnel	13				
	D			Diffi	0					Sun	ipicu	uutu	101	cnu	mer	10				
A0240	048	<u>AUX</u>	<u>XADC</u> <u>T14</u>	<u>DA</u>	Aux	iliary	ADC	C Cha	nne	el 14	l Reg	ister	: (E	Exte	rnal))			0	0000
A0240 Bit	048 15	<u>AUX</u> 14	T14 13	_ DA 12	Aux 11	iliary 10	ADC 9	C Cha	nne	el 14	Reg	ister 5	· (E	2xte 4	r nal))	2		1	0000
A0240 Bit Name	048	<u>AUX</u> 14	<u>T14</u> 13	DA 12	Aux 11	iliary 10	9 ADC	C Cha	nne	el 14 7	Reg 6 D/	ister 5 114	· (E	4	r nal) 3)	2		1	0000
A0240 Bit Name Type Reset	15	<u>AUX</u>	T14 13	_ DA 12	Aux 11 0	iliary 10	ADC 9	C Cha	nn	el 14	6 0	ister 5 AT14 RO	· (E	4	rnal))	2		1	0000
A0240 Bit Name Type Reset Overvie	048 15	<u>AUX</u>	XADC T14 13	_ DA 12	Aux 11 0	iliary 10 0	9 0	C Cha		el 14 7 0	6 0	ister 5 XT14 20 0	· (E	4 0	rnal) 3 0		2		1	0000
A0240 Bit Name Type Reset Overvio Bit(s)	0048 15 ew Mne	AUX 14 moni c	<u>T14</u> 13	 12 Name	Aux 11 0	iliary 10 0	ADC 9 0	C Cha		el 14	l Reg 6 DA 0	ister 5 AT14 RO 0 0	· (E	Exter 4 0 ion	rnal) 3 0)	2		0	0000
A0240 Bit Name Type Reset Overvio Bit(s)	048 15 ew Mne	AUX 14 moni c T14	<u>XADC</u> <u>T14</u> 13	DA 12 Name DATI	Aux 11 0 e 4	110 0	ADC 9 0	C Cha 8 0		el 14 7 0 San	l Reg	ister 5 AT14 RO 0 Descr data	r (E	ion	rnal) 3 0 nnel)	2		0	0000
A0240 Bit Name Type Reset Overvid Bit(s) 11:0 A0240 C	048 15 ew Mne DA	AUX 14 moni c T14 AUX	<u>XADC</u> <u>T14</u> 13 <u>13</u> <u>XADC</u> <u>T15</u>	 12 Nama DAT1	Aux 11 0 e 4 Aux	iliary 10 0 iliary	ADC 9	C Cha		el 14 7 0 San	Reg	ister 5 T14 RO 0 0 0 0 0 0 0 0 0 0 0 0 0	· (E	2xter 4 0 ion cha	rnal) 3 0 nnel)	2		(1 0	
A0240 Bit Name Type Reset Overvid Bit(s) 11:0 A0240 C Bit	0048 15 ew Mne DA 004 15	AUX 14 moni c T14 AUX 14	KADC 13 13 13 13 13 13 13 13	 12 Nama DAT1 DA	Aux 11 0 0 e 4 Aux 11 11 11 11 11 11 11 11 11 11 11 11 11	iliary 10 0 iliary 10	7 ADC 9 0 0 7 ADC	C Cha 0 C Cha		el 14 7 0 San el 15	Reg	ister 5 T14 RO 0 0 0 0 0 0 0 0 0 0 0 0 0	· (E	Exter 4 0 ion cha Exter 4	rnal) 3 0 nnel rnal) 3)	2		(1 0	
A0240 Bit Name Type Reset Overvie Bit(s) 11:0 A0240 C Bit Name	048 15 ew Mne DA 04 15	AUX 14 moni c T14 AUX 14	KADC 13 13 13 13 13 13 13 13 13	 12 Name DAT1 DAT1 12	Aux 11 0 0 e 4 11 11 11	iliary 10 0 iliary 10	ADC 9 0 ADC	C Cha		el 14 7 0 Sam el 15 7	Reg	ister 5 T14 RO 0 0 0 0 0 0 0 0 0 0 0 0 0	· (E	Exter 4 0 ion cha Exter 4	rnal) 3 0 nnel rnal) 3		2 0		(1 0 (1	0000 0 0 0 0 0 0 0 0 0 0
A0240 Bit Name Type Reset Overvid Bit(s) 11:0 A0240 C Bit Name Type	048 15 ew Mne DA 04 15	AUX 14 moni c T14 AUX 14	KADC 13 13 13 13 13 13 13 13 13 13	 12 Name DAT1 DA	Aux 11 0	iliary 10 0 iliary 10	ADC 9 0 ADC 9	C Cha		el 14 7 0 San el 15 7	Reg	ister T14 T14 T14 T0 0 0 0 0 0 0 0 0 0 0 0 0 0	· (E	ion Exter ioxter	rnal) 3 0 nnel 3)	2 0		(1 0 (1	0000 0 0 0 0 0 0 0
A0240 Bit Name Type Reset Overvio Bit(s) 11:0 A0240 C Bit Name Type Reset	048 15 ew Mne DA 04 15	AUX 14 14 moni c T14 AUX 14 14	KADC 13 13 13 13 13 13 13 13 13	 12 Namo DAT1 DA 12	Aux 11 0	iliary 10 0 iliary 10 0	ADC 9 0 0 ADC	C Cha		el 14 7 0 Sam el 15 7 0	I Reg 6 D4 1 0 Impled 6 6 0	ister 5 114 20 0 0 0 0 0 0 0 15 20 0 0 0	· (E	ion ixter 4 0 ixter 4 0	rnal) 3 0 nnel 3 1 0)	2 0 2 2 0		(1 0 0	0000 0 0 0 0 0 0 0
A0240 Bit Name Type Reset Overvid Bit(s) 11:0 A0240 C Bit Name Type Reset Overvid	048 15 ew Mne DA 04 15 ew	AUX 14 14 moni c T14 14 14 14	KADC 13 13 13 13 13 13 13 13 13	 12 Name DAT1: DA	Aux 11 0 0 e 4 11 10 0 0	iliary 10 0 iliary 10 0	ADC 9 ADC 9 ADC 9	C Cha		el 14 7 0 San el 15 7 0	I Reg 6 D4 0 0 Inpled 6 0 6 0	ister T14 T14 T0 Descr data ister 5 T15 T0 0	· (E	2xter 4 0 ion c cha 4 	rnal) 3 0 nnel 3 3 0 0		2 0 2 0 0		(1 0 (1 0)000 0 0 0 0 0 0
A0240 Bit Name Type Reset Overvio Bit(s) 11:0 A0240 C Bit Name Type Reset Overvio Bit(s)	048 15 ew Mne 04 15 04 15 ew Mne 04	AUX 14 moni T14 AUX 14 14 aux moni c	KADC 13 13 13 13 13 13 13	 12 DAT1 DAT1 12 12 	Aux 11 0	iliary 10 0 iliary 10 0	ADC 9 0 0 ADC 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	C Cha		el 14 7 0 San 8 15 7 0	I Reg 6 D/ 0 Impled 6 D/ 0	ister 5 T14 RO 0 0 0 0 0 0 0 0 0 0 0 0 0	· (E	Exter 4 0 ion Exter 4 0 ion ion	rnal) 3 0 nnel 3 0 0		2 0		(1 0 0)000 0 0 0 0 0 0



16.3. Programming Guide



- 1. Immediate mode sampling is accomplished by programming AUXADC_CON1 with the channels to be sampled.
- 2. Sample data after selecting channel. Wait for AUXADC_CON3[0]:AUXADC_STAT changing from busy to idle. It is necessary to program AUXADC_CON1 back to 0 before sampling again
- 3. To do the next immediate mode, wait for 17us for per channel enable in the previous AUXADC_CON1 setting. If there are flag IMM6 and IMM7 in AUXADC_CON1, wait for 34us.



17. Accessory Detector

17.1. General Description

The hardware accessory detector (ACCDET) detects plug-in/out of multiple types of external components. Based on the suggested circuit (see Figure 17-1), this design supports two types of external components, which are microphone and hook-switch. This design uses the internal 2-bit comparator to separate external components. The de-bounce scheme is also supported to resist uncertain input noises. When the plug-in/out state is stable, the PWM unit of ACCDET will enable the comparator, MBIAS and threshold voltage of the comparator periodically for the plugging detection. With suitable PWM settings, very low-power consumption can be achieved when the detection feature is enabled. To compensate the delay between the detection login and comparator, the delay enabling scheme is adopted. Given the suitable delay number compared to the rising edge of PWM high pulse, the stable plugging state can be prorogated to digital detection logic, and the correct plugging state can then be detected and reported.

Figure 17-2 shows the state machine. The state machine is executed by the software to control the ACCDET design. The ACCDET design will send one interrupt to acknowledge the software after the ACCDET input state is changed and the duration of the state is longer than de-bounce time. The software needs to read out the memorized ACCDET input state and follow the recommended state machine to program the register in it.



Figure 17-1. Suggested accessory detection circuit

(Note.RG_VPWDB_MBIAS = A21C0060[1])





Figure 17-2. State machine between microphone and hook-switch plug-in/out change

17.1.1. Pulse Width Modulation

The ACCDET design also provides one Pulse-Width-Modulation (PWM) to enable the comparator, microphone's bias current and the threshold voltage of the comparator periodically. With suitable PWM and settings for delayed enabling, the ACCDET can achieve very low power consumption and accurate plug-in/out detection. Figure 17-3 is a timing diagram example of such PWM design. The output from PWM keeps being at 0 until the value of the counter is smaller than the programmed threshold.



Figure 17-3. PWM waveform



17.2. Register Definition

Address	Name	Width	Register function
A21F0000	ACCDET_RSTB	32	ACCDET software reset register
A21F0004	ACCDET_CTRL	32	ACCDET control register
A21F0008	ACCDET_STATE_SWCTRL	32	ACCDET state switch control register
A21F000C	ACCDET_PWM_WIDTH	32	ACCDET PWM width register
A21F0010	ACCDET_PWM_THRESH	32	ACCDET PWM threshold register
A21F0024	ACCDET EN DELAY NU M	32	ACCDET enable delay number register
A21F0028	ACCDET PWM IDLE VA LUE	32	ACCDET PWM IDLE value register
A21F002C	ACCDET_DEBOUNCE0	32	ACCDET debounce0 register
A21F0030	ACCDET_DEBOUNCE1	32	ACCDET debounce1 register
A21F0038	ACCDET_DEBOUNCE3	32	ACCDET debounce3 register
A21F003C	ACCDET_IRQ_STS	32	ACCDET interrupt status register
A21F0040	ACCDET_CURR_IN	32	ACCDET current input status register
A21F0044	ACCDET_SAMPLE_IN	32	ACCDET sampled input status register
A21F0048	ACCDET_MEMOIZED_IN	32	ACCDET memorized input status register
A21F004C	ACCDET LAST MEMOIZE D IN	32	ACCDET last memorized input status register
A21F0050	ACCDET_FSM_STATE	32	ACCDET FSM status register
A21F0054	ACCDET CURR DEBOUN CE	32	ACCDET current de-bounce status register
A21F0058	ACCDET_VERSION	32	ACCDET version code
A21F005C	ACCDET_IN_DEFAULT	32	Default value of accdet_in

Module name: ACCDET Base address: (+A21F0000h)

A21F0000 ACCDET_RSTBACCDET software reset register

000000

																1
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																RST
																В
Туре																RW
Reset																1

Overview After applying the setting to register, software reset will be necessary for state initialization. Without this process, ACCDET may detect incorrect plug state.



Bit(s) Mnemo	nic Name	Description
0	RSTB	RSTB	Set to 0 to reset the ACCDET unit; set to 1 after the reset process is finished.
			This software reset will clear ACCDET's enable signal but keep all ACCDET's settings. After the reset process, ACCDET will return to the IDLE state.

A21F0004 ACCDET_CTRLACCDET control register

000000

000000

1

1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne								-								
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																ACC DET _EN
Туре																RW
Reset																0

Bit(s)) Mnemonic Name	Description
0	ACCDET_ EN EN	Set to 1 to enable the ACCDET unit.

A21F0008 ACCDET_STAT ACCDET state switch control register E_SWCTRL

		L_ 5 •	VCIN													-
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne												MBI AS_P WM_ EN	VTH _PW M_E N	CMP _PW M_E N		RES ERV ED
Туре												RW	RW	RW		RW
Reset												0	0	0		1

Bit(s)	Mnemonic Name	Description
4	MBIAS_P MBIAS_PWM_EI WM_EN	NEnables PWM of ACCDET MBIAS unit
3	VTH_PW VTH_PWM_EN M_EN	Enables PWM of ACCDET voltage threshold unit
2	CMP_PW CMP_PWM_EN M_EN	Enables PWM of ACCDET comparator
0	RESERVE Reserved D	Reserved as 1

© 2015 - 2017 MediaTek Inc.





A21F00	OOC	OC ACCDET_PWMACCDET PWM width register 0000000 _WIDTH 0														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne		PWM_WIDTH														
Туре		RW														
Reset	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														

Bit(s) MnemonicName	Description
15:0 PWM_WI PWM_WIDTH	ACCDET PWM width
DTH	It is PWM max. counter value. It will be the initial value for the internal counter. The PWM internal counter always counts down to 0 to finish one complete period, and the value of the internal counter will return to the value of PWM_WIDTH. PWM output frequency = (32k/PWM_WIDTH) Hz





A21F00	010	ACCDET_PWMACCDET PWM threshold register 0000000 _THRESH 0														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne							P	VM_1	HRES	SH						
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic Name	Description
15:0 PWM_TH PWM_THRESH	ACCDET PWM threshold
RESH	When the internal counter value is bigger than or equal to

© 2015 - 2017 MediaTek Inc.

Page 261 of 580



Bit(s) Mnemonic Name	Description
	PWM_THRESH, the PWM output signal will be 0. When the
	output signal will be 1.
	PWM output duty cycle = $(PWM_THRESH)x(1/32)$ ms

A21F0024 ACCDET_EN_ ACCDET enable delay number register DELAY_NUM

00000101

			_													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	FALL _DE LAY _NU M						R	SISE_I	DELAY	r_nui	м					
Туре	RW		RW													
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1

Bit(s) Mnemonic Name	Description
15 FALL_DE FALL_DELAY_N	Falling delay cycle compared to CMP PWM waveform
LAY_NUM UM	Suitable delay cycle is necessary for making sure the plug state is stable after ACCDET is disabled. This number indicates the clock cycle number between the point when the digital part of ACCDET stops receiving accdet_in and the point when the analog part of ACCDET stops working.
14:0 RISE_DEL RISE_DELAY_N AY_NUM UM	Rising delay cycle compared to PWM waveform Suitable delay cycle is necessary for making sure the plug state is stable before ACCDET is activated. This number indicates the clock cycle number between the point when the analog part of ACCDET starts working and the point when the digital part of ACCDET starts receiving stable accdet_in.

A21F0028 ACCDET_PWMACCDET PWM IDLE value registerIDLE_VALUE													000	0000 1		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne														MBI AS	VTH	СМР
Type														RW	RW	RW
Reset														0	0	0



Bit(s)) Mnemoni	ic Name	Description
2	MBIAS	MBIAS	IDLE value of MBIAS PWM (MBias_clk in Figure 1-1)
1	VTH	VTH	IDLE value of VTH PWM (Vth_clk in Figure 1-1)
0	СМР	CMP	IDLE value of CMP PWM (CMP_clk in Figure 1-1)

A21F002C ACCDET_DEB ACCDET debounce0 register OUNCE0

000001

0

			-													_
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne							Ι	DEBO	UNCE	0						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Overview This register defines the waiting period before hook key press event is considered stable. If the de-bounce setting is too small, the hook key press will be too sensitive and detect too many unexpected plug-ins/outs or hook press/release events. The suitable de-bounce time setting must be adjusted according to the user's demand.

Bit(s)	Mnemonic Name	Description
15:0	DEBOUNC DEBOUNCEO EO	De-bounce time for hook key press event (control of the next state = Hook Switch State in Figure 1-2)
		De-bounce time = DEBOUNCE/32 ms



Figure 17-5. PWM waveform with DEBOUNCE register value present

A21F00	030	ACCI OUN	DET_1 CE1	DEB	ACCI)ET d	ebou	nce1 1	regist	er					000	00001 0
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne							I	DEBO	UNCE	1						
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0



Overview This register defines the waiting period before plug-in is considered stable. If the debounce setting is too small, the plug-in will be too sensitive and detect too many unexpected plug-ins/outs or hook key press/release events. The suitable de-bounce time setting must be adjusted according to the user's demand.

Bit(s)	Mnemonic Name	Description
15:0	DEBOUNC DEBOUNCE1 E1	De-bounce time for plug-in event (control of the next state = MIC State in Figure 1-2)
		De-bounce time = DEBOUNCE/32 ms

A21F00	38	ACCI OUN	DET_I CE3	DEB	ACCI	DET d	ebou	nce3	regist	er					000	0001 0
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne							Ι	DEBO	UNCE	3						
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Overview This register defines the waiting period before plug-out is considered stable. If the debounce setting is too small, the plug-out will be too sensitive and detect too many unexpected plug-ins/outs or hook key press/release events. The suitable de-bounce time setting must be adjusted according to the user's demand.

Bit(s)	Mnemonic Name	Description
15:0	DEBOUNC DEBOUNCE3 E3	De-bounce time for plug-out event (control of the next state = Standby State in Figure 1-2)
		De-bounce time = DEBOUNCE/32 ms

A21F003C ACCDET_IRQ_ACCDET interrupt status register STS														0000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne								IRQ_ CLR								IRQ
Туре								RW								RO
Reset								0								0

Overview When the interrupt of ACCDET is asserted, IRQ_CLR should be set to 1 to clear the interrupt status. This bit will pause all activities in the ACCDET design until both interrupt status and IRQ_CLR are cleared. The software should write 1 to IRQ_CLR first to clear the interrupt (IRQ). After that, the software should read ACCDET_IRQ_STS again to make IRQ_CLR self-reset to 0.



Bit(s)	Mnemoni	cName	Description
8	IRQ_CLR	IRQ_CLR	Clears interrupt status of ACCDET unit
0	IRQ	IRQ	Interrupt status of ACCDET unit
			Because this register will be cleared by hardware, the interrupt edge-sensitive scheme should be adopted for this design.

A21F0040	ACCDET_CUR	ACCDET current input status register
	R IN	

0000000

		K_113														J
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne								-								
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne															CURR_IN	
Туре															RO	
Reset															1	1

Bit(s)	Mnemonic Name	Description
1:0	CURR_IN CURR_IN	Current input status of ACCDET unit

A21F00)44	ACCI PLE_	ACCDET_SAM ACCDET sampled input status register PLE_IN													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne															SAMPLE_I N	
Туре															RO	
Reset															1	1

Bit(s)	Mnemonic	Name	Description
1:0	SAMPLE_ IN	SAMPLE_IN	Samples input status of ACCDET unit When the plug-in/out/hook-key state is changed, the ACCDET unit will do sampling.

A21F0048 ACCDET_MEM ACCDET memorized input status register 0000000 0IZED_IN 3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Туре																
Reset																



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne															MEM ED	ORIZ _IN
Туре															R	0
Reset															1	1

Bit(s)	Mnemonic Name	Description
1:0	MEMORIZ MEMORIZED_IN	Memorized input status of ACCDET unit
	ED_IN	When the plug-in/out/hook-key states is changed and held
		longer than the de-bounce time, the ACCDET unit will save the

longer than the de-bounce time, the ACCDET unit will save the sampled input state to the memorized state. The interrupt will also be asserted to acknowledge the software.

A21F004C ACCDET_LAST ACCDET Last memorized input status register 0000000 _MEMOIZED_ 3 IN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne															LAST MOR _]	IZED
Туре															RO	
Reset															1	1

Bit(s)	Mnemonic	Name	Description
1:0	LAST_ME	LAST_MEMORI	Last memorized input status of ACCDET unit
	MORIZED	ZED_IN	
	_IN		

A21F00	050	ACCDET_FSM ACCDET FSM status register _STATE														0000000 0		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Mne																		
Туре																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Mne														FSN	A_STA	ΑTE		
Туре															RO			
Reset														0	0	0		

Bit(s) Mnemonic Name	Description
2:0 FSM_STA FSM_SATE	State of ACCDET unit finite-state-machine
TE	0: ACCDET_IDLE
	1: ACCDET_SAMPLE
	2: ACCDET_DEBOUNCE

© 2015 - 2017 MediaTek Inc.

Page 266 of 580

4



Bit(s) MnemonicName	Description
	3: ACCDET_CHECK
	4: ACCDET_MEMORIZED
	5: ACCDET_IRQ

A21F0054 ACCDET_CUR ACCDET current de-bounce status register 000000 **R_DEBOUNCE**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne							CUF	R_DI	EBOU	NCE						
Туре		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Bit(s)	Mnemonic Name	Description	
15:0	CURR_DE CURR_ BOUNCE E	_DEBOUNC Currently used de-bounce time setting	

A21F0	058	<u>ACC</u> RSI	DET_ DN	VE	ACCDET version code											000000 03	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Туре																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name															ACC _VE	DET RSIO N	
Туре															R	0	
Reset															1	1	

Bit(s)	Mnemon ic	Name	Description
1:0	ACCDET _VERSI ON	ACCDET_VERS ION	Version code for ACCDET

A21F005C <u>ACCDET IN</u> <u>DEFAULT</u>					Def	Default value of accdet_in									0000000 0		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Туре																	
Reset																	





Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												ACC DET DE FAU LT_ REF RES H_E N			ACCI IN_I UI	DET_ DEFA LT
Туре												RW			R	W
Reset												0			1	1

OverviewThe default value of sample_accdet_in and memorised_accdet_in can be set by software
instead of using the default value set by hardware(i.e. 3).
ACCDET_DEFAULT_REFRESH_EN is the enable bit controlling whether to use this
additional function. The value of sample_accdet_in and memorized_accdet_in will change
when accdet_en rises from low to high. Note that if software reset is applied when
accdet_en is high, the default value of sample_accdet_in and memorized_accdet_in will
also be loaded when the software reset is de-asserted.

Bit(s)	Mnemon ic	Name	Description
4	ACCDET _IN_DE FAULT_ REFRES H_EN	ACCDET_IN_D EFAULT_REFR ESH_EN	Enable signal for whether to load accdet_in_default O: accdet_in_default will not be loaded. 1: accdet_in_default will be loaded.
1:0	ACCDET _IN_DE FAULT	ACCDET_IN_D EFAULT	Default value of accdet_in set by software



18. True Random Number Generator

18.1. General Description

The True Random Number Generator (TRNG) is a device in power-down domain that generates random numbers from a physical process. Figure 18-1 is the basic architecture. **TRNG RO control FSM** controls the flow of random number generation. The randomness comes from the inter-operation between various ring oscillators of which the output transition frequency is affected by PVT (process, voltage, temperature) variation. The utilized ring oscillator includes **Hybrid Fibonacci Ring Oscillator** (H-FIRO), **Hybrid Ring Oscillator** (H-RO), and **Hybrid Galois Ring Oscillator** (H-GARO). **Von Neumann Extractor** is used to balance the 0/1 occurrence of the random number. It monitors two consecutively generated random bits to determine one valid output bit; the basic rules are $00 \rightarrow drop$, $01 \rightarrow 1$, $10 \rightarrow 0$, $11 \rightarrow drop$. **Error detection** block detects if the execution time exceeds the timeout limit while enabling the Von Neumann extractor. IRQ will be issued when random number is successfully generated or timeout error occurs. Note that the generated random number is for one-time use only. Once the generated random data are acquired by CPU, TRNG data will be reset to 0. Furthermore, TRNG also supports freerun mode which turns on the ring oscillator constantly to interfere the supply voltage for security purpose.

18.1.1. Block Diagram



Figure 18-1. TRNG architecture





Figure 18-2. H-FIRO architecture



Figure 18-3. H-RO and H-GARO architecture

The polynomial used by TRNG is $x^{15} + x^{14} + x^7 + x^6 + x^5 + x^4 + x^2 + 1$. The RO operation is as the following:

- 1. Inner RO is closed and starts oscillating.
- 2. Inner RO is opened and in an unpredictable state. Outer RO is closed and starts oscillating.
- 3. Sample the RO data as TRNG data.





Figure 18-4. TRNG operation flow

18.2. Register Definition

TRNG control/status registers are available over APB interface. The corresponding address map is as the following.

Address	Name	Width	Register Function
A0010000	TRNG_CTRL	32	TRNG Control Register This register controls the TRNG FSM.
A0010004	TRNG_TIME	32	TRNG Time Register This register controls the timing of internal FSM.
A0010008	TRNG_DATA	32	TRNG Data Register This register stores the random data.
A001000C	TRNG_CONF	32	TRNG Configure Register This register configures ROs, extractor setting.
A0010010	<u>TRNG_INT_SET</u>	32	Interrupt Setting Register This register stores the IRQ status.
A0010014	TRNG_INT_CLR	32	Interrupt Clean Register This register clears the IRQ status.

Module name: TRNG Base address: (+A0010000h)



A00100	00	<u>TRNG</u>	_CTR	L	TRNG	Contr	rol Reg	gister							0000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TRNG _RDY															
Type	RO															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															TRNG _FREE RUN	TRNG _STAR T
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
31	TRNG_RDY	Indicates whether the TRNG data are ready or not (software polling)
		0: Random data are not ready. 1: Random data are ready.
1	TRNF_FREERUN	Turns on freerun (interference) mode
		0: Disable freerun
		1: Enable freerun
0	TRNG_START	Starts/terminates random number generation
		0: Stop generation 1: Start generation

A00100	04 <u>TRNG TIME</u> TRNG Time Register							ter	0000							00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				SAMPL	E_CNT	1			UNGATE_CNT							
Туре				R	W				RW							
Reset	0	0	0	0	0	0	1	1	0	0	0	0	1	1	1	1
Bit	15	14	13	12	11	10	9	8	$3 \ 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1$						0	
Name				LATCH	H_CNT				SYSCLK_CNT							
Туре				R	W				RW							
Reset	0	0 0 0 0 1 0 0						0	0	0	0	0	0	0	0	1

Bit(s)	Name	Description
31:24	SAMPLE_CNT	Controls sampling time of TRNG data. Counted by TRNG SYSCLK.
23:16	UNGATE_CNT	Controls interval of TRNG inverter ungating time. Counted by TRNG SYSCLK.
15:8	LATCH_CNT	Controls interval of TRNG inverter latching time. Counted by TRNG SYSCLK.
7:0	SYSCLK_CNT	Controls frequency of TRNG SYSCLK. Counted by system bus clock (TRNG_SYSCLK = SYSTEM_BUS_CLOCK/ SYSCLK_CNT)

A001000	08	<u>TRNG</u>	DAT	<u>A</u>	TRNG	a Data	Regist	ter							0000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		DATA[31:16]														
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DATA	[15:0]							
Туре		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description	
31:0	DATA	Generated random data	
A00100	OC <u>TRNG_CONF</u>	TRNG Configure Register	0001001C

© 2015 - 2017 MediaTek Inc.

Page 272 of 580



Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FR_IR														TIMEC	UT_LI
	Q_EN														MIT[11:10]
Туре	RW														R	W
Reset	0														0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		TIMEOUT_LIMIT[9:0] VON_ EN RO_EN										ſ	RO_O	UT_SE		
Type	RW RW RW										R	W				
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0

Bit(s)	Name	Description
31	FR_IRQ_EN	1: Enable IRQ during freerun mode
		0: Disable IRQ during freerun mode
17:6	TIMEOUT_LIMIT	Configures sampling times limit when extractor is enabled
		If the limit is exceeded, it will issue timeout error interrupt and turn off TRNG.
5	VON_EN	1: Turn on Von-Neumann extractor
		0: Turn off Von-Neumann extractor
4:2	RO_EN	Enables ring oscillator
		Bit[0] = 1: Enable H-FIRO
		Bit[1] = 1: Enable H-RO
1.0		Dit[2] = 1. Eliable H-GARO
1:0	RO_OUT_SEL	Selects which RO to connect to debug out
		2'b00: H-FIRO
		2'b10: H-GARO

A001001	0 <u>TRNG_INT_SET</u> Interrupt Setting Register 0											0000)0000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		INT[31:16]														
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		INT[15:0]														
Туре		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	INT	IRQ status Bit [0] = 1: Successful random number generation Bit [1] = 1: Timeout error

A00100	4 <u>TRNG INT CLR</u> Interrupt Clean Register 0										0000	00000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		CLR[31:16]														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								CLR	[15:0]							
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	CLR	Clears IRQ status by setting register to 0x0



COD TO

CDC

18.3. Programming Guide

- 1. Enable TRNG_CG_CLOCK.
- 2. Set TRNG_TIME to a proper latch/sampling period with respect to system bus clock (e.g. 0x08030F01).
- 3. Set TRNG_CONF TIMEOUT_LIMIT (e.g. 0xFFF).
- 4. Set TRNG_CONF RO_EN value (e.g. 0x7).
- 5. Set TRNG_CTRL[0] to 1 to start TRNG
- 6. Wait for IRQ or poll TRNG_CTRL[31] (TRNG_RDY).
- 7. Read TRNG_INT_SET to check IRQ status (bit[0] = 1: successful; bit[1] = 1: timeout).
- 8. Set TRNG_INT_CLR to 0x0 to clear IRQ status.
- 9. Set TRNG_CTRL[0] to 0 to stop TRNG.
- 10. If timeout, go to step 5 to regenerate random numbers.
- 11. If the generation is successful, read TRNG_DATA to get 32-bit random data.
- 12. Disable TRNG_CG_CLOCK.

Note that TRNG_TIME and TRNG_CONF (except for RO_OUT_SEL) can only be configured when TRNG is idle (TRNG_CTRL [0] = 0). Furthermore, if timeout occurs, TRNG will terminate the generation process until the user restarts TRNG.

G2D	+00	94h	G2D	Lay	er 0 (Sour	ce K	ey					ſ	л2Д_	_LU_	_SRC KEY
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							5	SRCKE	Y[31:16	;]						-
Type								R/	′W							
Reset								(<u>)</u>							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRCKEY[15:0]															
Type								R/	/W							
Reset								(<u>ງ</u>							

SRCKEY If SKEY_EN is enabled, this field represents source key color. If FONT_EN is enabled, this filed represents foreground color. If RECT_EN is enabled, this field represents the constant color for rectangle fill. The color format is the same as CLRFMT in G2D_L0_CON.



19. Audio Front End

19.1. General Description

The audio front end (AFE) essentially consists of voice and audio data paths. All voice band data paths comply with the GSM 03.50 specification. Mono hands-free audio or external FM radio playback paths are also provided. The audio stereo path facilitates CD-quality playback, external FM radio, and voice playback through a headset.

Figure 1-1 is the digital circuits block diagram of the audio front-end. The APB register block is an APB peripheral that stores settings from the MCU. The DSP audio port (DAP) block interfaces with the DSP for control and data communications. The digital filter block performs filter operations for voice band and audio band signal processing. The Digital Audio Interface (DAI) block communicates with the system simulator for FTA or external Bluetooth modules.





To communicate with the external Bluetooth module, the master-mode PCM interface and master-mode I2S/EIAJ interface are supported. The clock of PCM interface is 256kHz while the frame sync is 8kHz. Both long sync and short sync interfaces are supported. The PCM interface can transmit 16-bit stereo or 32-bit mono 8kHz sampling rate voice signal. Figure 19-2 is the timing diagram of the PCM interface. Note that the serial data changes when the clock is rising and is latched when the clock is falling. Figure 19-3 shows the timing diagram of different clock rate PCM interface; the clock rate can be configured to 1x/2x/4x/8x of the original clock rate.







Figure 19-2. Timing diagram of Bluetooth application



Figure 19-3. Timing diagram of different clock rate Bluetooth application

I2S/EIAJ interface is designed to transmit high quality audio data. Figure 19-4 and Figure 19-5 illustrate the timing diagram of the two types of interfaces. I2S/EIAJ can support 32 kHz, 44.1 kHz, and 48 kHz sampling rate audio signals. The clock frequency of I2S/EIAJ can be $32\times$ (sampling frequency), or $64\times$ (sampling frequency). For example, to transmit a 44.1 kHz CD-quality music, the clock frequency should be 32×44.1 kHz = 1.4112 MHz or 64×44.1 kHz = 2.8224 MHz.

I2S/EIAJ interface is not only used for Bluetooth module, but also for external DAC components. Audio data can easily be sent to the external DAC through the I2S/EIAJ interface.

In this document, the I2S/EIAJ interface is referred to as EDI (External DAC Interface).



19.2. Register Definition

Registers in audio front-end are listed as the following.

Address	Name	Width	Register Function
82CD0000	AFE VMCU CONO	16	AFE Voice MCU Control Register A synchronous reset signal is issued before periodical interrupts of 8- kHz frequency are issued. Clearing this register will stop the interrupt generation.
82CD000C	AFE_VMCU_CON1	16	AFE Voice MCU Control Register 1
82CD0010	AFE_VMCU_CON2	16	AFE Voice MCU Control Register 2 Set up this register for consistency of analog circuit setting. Suggested value: 0x003c
82CD0014	AFE VDB CON	16	AFE Voice DAI Bluetooth Control Register Set up this register for DAI test mode and Bluetooth application.
82CD0018	AFE_VLB_CON	16	AFE Voice Loopback Mode Control Register Set up this register for AFE voice digital circuit configuration control. Several loop back modes are implemented for test purposes. Default values correspond to the normal function mode.
82CD001C	AFE VMCU CON3	16	AFE Voice MCU Control Register 3 Set up this register for voice settings.
82CD0020	AFE AMCU CONO	16	AFE Audio MCU Control Register 0 A synchronous reset signal is issued before periodical interrupts of 1/6 sampling frequency are issued. Clearing this register will stop the interrupt generation.
82CD0024	AFE AMCU CON1	16	AFE Audio MCU Control Register 1 MCU sets up this register to inform hardware of the sampling frequency of audio being played back.
82CD0028	AFE EDI CON	16	AFE EDI Control Register This register is used to control the EDI.
82CD002C	AFE AMCU CON2	16	AFE Audio Control Register 2 Set up this register for consistency of analog circuit setting. Suggested value: 0x3c
82CD0030	AFE DAC TEST	16	Audio/Voice DAC SineWave Generator

Module name: AFE_A63260 Base address: (+82CD0000h)

© 2015 - 2017 MediaTek Inc.



			This register is only for analog design verification on audio/voice DACs.
82CD0034	AFE_VAM_SET	16	Audio/Voice Interactive Mode Setting
82CD0038	AFE AMCU CON3	16	AFE Audio Control Register 3
			Set up this register for A2 parameter of pre-distortion.
82CD003C	AFE_AMCU_CON4	16	AFE Audio Control Register 4
			Set up this register for A3 parameter of pre-distortion.
82CD0040	AFE_DC_DBG_1	16	AFE DC Compensation Debug Register 1
82CD0044	AFE_DC_DBG_2	16	AFE DC Compensation Debug Register 2
82CD0048	AFE_DC_DBG_3	16	AFE DC Compensation Debug Register 3
82CD0140	<u>AFE_ACHECK_SUM</u> <u>_R</u>	16	AFE Checksum Register 0
82CD0144	AFE ACHECK SUM	16	AFE Checksum Register 1
82CD0148	AFE MUTE STA	16	AFE Mute Status Register
			This register indicates the current mute status.
82CD0180	AFE_AMCU_CON5	16	AFE Audio MCU Control Register 5
			This register sets up audio SDM selection in normal mode.
82CD0184	AFE AMCU_CON6	16	AFE Audio MCU Control Register 6
			cancellation.
82CD0188	AFE_AMCU_CON7	16	AFE Audio MCU Control Register 7
			Set up this register for audio left channel dc offset value cancellation.
82CD0190	AFE DBG RD PRE	16	AFE MCU Debug Mode Reading SRAM Out
			This register reads memory content from AFE SRAM in debug mode. It can only work when debug mode register pulls high.
82CD0194	AFE DBG MD_CON	16	AFE Debug Mode Control Register 0
			Set up this register to start debug mode; the debug done signal will return in the same register.
82CD0198	AFE_DBG_MD_CON	16	AFE Debug Mode Control Register 1
	1		This register reads memory content from AFE SRAM in debug mode. It can only work when debug mode register pulls high.
82CD019C	AFE DBG APB STA	16	AFE MCU Status Register
	TUS		This register reads the status when writing/reading SRAM data or debugging.
82CD01A0	AFE_VMCU_CON4	16	AFE Voice MCU Control Register 4
			Set up this register for DC offset value cancellation.
82CD01CC	AFE CMPR CNTR	16	AFE Compare Counter Control Register
89CD01E0	AFE DBC DD DAT	94	AFE Debug Mode Deading SDAM Data
82CD0IE0	ATE_DDG_KD_DAT	24	When user reads memory data from memory in debug mode the data
			will be here. Before read, make sure the read status is ok for read.
82CD01E4	AFE APBMEM RD	24	AFE MCU Reading SRAM Data
	DAL		This register reads memory content from AFE SRAM. If the read
			coefficient.
			Before read, make sure the read status is ok for read.
82CD01E8	<u>AFE_APBMEM_RD</u>	16	AFE MCU Read SRAM Request
000000750	AFE DC 1V IDV	10	Keads AFE SKAM data from MCU
82CD01EC	AFE PU IX IDX	16	AFE Program IX IDX
82CD01F0	AFE_DBG_SIG	16	AFE 8X/Buffer/Mux Debug
			Bit [5:4] is aafe_on/vafe_on align 1x_enable signal; used for debug
			mode Bit [3:0] is debug signal of AFE 8X buffer.
82CD01F4	AFE_PC_OUT_DBG	16	AFE Program PC Address
82CD01F8	AFE_DBG_1XDAT	16	DBG_1XDAT



82CD0200	AFE_COSIM_RG	16	AFE COSIM RG Test
82CD0210	AFE MCU CONO	16	AFE MCU CONO
			AFE top control register; turns on/off enable generation
82CD0214	AFE MCU CON1	16	AFE MCU CON1
			AFE data path control register; turns on/off udsp and a_interface

82CD000 AFE_VMCU_ AFE Voice MCU Control Register

<u>CONO</u> Bit Name VIR **QO** <u>N</u> Type Reset RW

Bit(s)	Mnemoni	Name	Description
	С		
0		VIRQON	Turns on 8k interrupt
			0: Turn off
			1: Turn on

82CD0 C	000	<u>AFE</u> <u>CON</u>	_VM(11	<u>CU_</u>	AFE Voice MCU Cont				trol Register 1							0200
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e				DU AL _M IC		VM OD E32 K	VM OD E4 K		VR SD ON							-
Туре				RW		RW	RW		RW							
Reset				0		0	1		0							

Bit(s)	Mnemoni c	Name	Description
12		DUAL_MIC	Dual mic control 0: Signal mic 1: Dual mic
10		VMODE32K	Configures uplink 32K recording 0: See vmode4K RG 1: 32K sample rate
9		VMODE4K	Selects DSP data mode 0: 8K inband 1: 4K inband
7		VRSDON	SDM level for VBITX (uplink) 0: 2 levels 1: 3 levels

82CD0	0010	<u>AFE</u> CON	_VM(12	<u>CU_</u>	AFE	Voice	e MCU	U Con		003C						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	VD C_ CO MP _E N				VT X_ CK _P HA SE								VSDM_	_GAIN		
Type	RW				RW								R	W		

© 2015 - 2017 MediaTek Inc.

Page 279 of 580



 Reset
 0
 0
 1
 1
 1
 0
 0

Bit(s)	Mnemoni c	Name	Description
15		VDC_COMP_EN	Enables DC offset compensation 0: Disable 1: Enable
11		VTX_CK_PHASE	Selects phase selection for clock to analog 0: Clock changes at data falling edge. 1: Clock changes at data rising edge.
5:0		VSDM_GAIN	Gain settings at voice SDM input. Suggested value: 0x3c (60/64). Other SDM gain settings may cause performance degradation. 000000: 0/64 000001: 1/64 111111: 63/64

82CD()01C	<u>AFE</u> <u>CON</u>	<u>VM0</u> [<u>3</u>	<u>CU_</u>	AFE Voice MCU			AFE Voice MCU Control Register 3								000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e								SD ML P_ UL TO DL			VS DM _D AT A_ MO NO	SD ML P_ DL TO UL				SD M_ CK _P HA SE
Туре								RW			RW	RW				RW
Reset								0			0	0				0

Bit(s)	Mnemoni c	Name	Description
8		SDMLP_ULTODL	UL sigma delta data loopback to DL sigma delta data 0: Disable 1: Enable
5		VSDM_DATA_MON O	Rch output data = Lch outut data 0: Disable 1: Enable
4		SDMLP_DLTOUL	DL sigma delta data loopback to UL sigma delta data 0: Disable 1: Enable
0		SDM_CK_PHASE	Selects phase of SDM clock 0: Clock changes at data falling edge. 1: Clock changes at data rising edge.

82CD0 0)1A	<u>AFE</u> CON	_VM([4	<u>CU_</u>	AFE Voice MCU Control Register 4								0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		DC_OFFSET_VALUE														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Mne c	moni	Nan	ıe	Description											
15:0	DC_OFFSET_VALU E			J Set up this register for DC offset value cancellation.												



0000

С	<u>CON5</u>	CON5										
Bit	15 14 13	12 11 10	9	8	7	6	5	4	3	2	1	0
Nam	LCH_PHASE	RCH_PHASE	СК					DIG				3P2
е			_ P					MI				5M
			HA					C _				_SE
			SE					EN				L
Туре	RW	RW	RW					RW				RW
Reset	011	111	0					0				0

82CD01A <u>AFE_VMCU</u> AFE Voice MCU Control Register 5 C <u>CON5</u>

Bit(s)	Mnemoni c	Name	Description
15:13		LCH_PHASE	Selects digital mic LCH data phase from phase 0~phase 7
12:10		RCH_PHASE	Selects digital mic RCH data phase from phase 0~phase 7
9		CK_PHASE	Selects digital mic clock latch phase (option since the L/R phase can select)
4		DIG_MIC_EN	Enables digital mic 0: Enable analog mic 1: Enable digital mic
0		D3P25M_SEL	Selects digital mic sample rate 0: 1.625M 1: 3.25M

82CD0014 <u>AFE VDB C</u> AFE Voice DAI Bluetooth Control Register 0000 ON

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	PCM_ MO	_CK_ DDE		VB T_L 00 P_ BA CK		VB T_L 00 P					VD AIO N	VB TO N	VB TSY NC	v	BTSLE	N
Туре	RW			RW		RW					RW	RW	RW	RW		
Reset	0	0		0		0					0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
15:14		PCM_CK_MODE	Pcm clock (dai_clk) rate mode 00: 1x_dai_clk rate = dai_tx_bit rate (8k*32-bit = 256kHz)
			01: $2x$, dai_clk rate = 2^* dai_tx bit rate (512kHz)
			10: 4x, dai_clk rate = 4*dai_tx bit rate (1024kHz)
			11: 8x, dai_clk rate = 8*dai_tx bit rate (2048kHz)
12		VBT_LOOP_BACK	Loop back test for DAI/BT interface. DAI_TX = DAI_RX
			0: No loopback 1: Loopback
10		VBT_LOOP	Loop back test for DAI/BT interface
			If true, dai_rx_tmp = dai_tx 0: No loopback
			1: Loopback
5		VDAION	Turns on DAI function
4		VBTON	Turns on Bluetooth PCM function
3		VBTSYNC	Bluetooth PCM frame sync type
			0: Short sync 1: Long sync
2:0		VBTSLEN	Bluetooth PCM long frame sync length = VBTSLEN+1


Mnemoni

С

Name

Bit(s)

82CD0	0018	<u>AFE</u> <u>ON</u>	VLB	<u> </u>	AFE	AFE Voice Loopback Mode Control Register							0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e									EN GE N_ OP T	VIN TIN SEL	VD SP BY PA SS	VD SPC SM OD E	VD API N_ CH 1	VD API N_ CH 0	VIN TIN MO DE	VD ECI NM OD E
Туре									RW	RW	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	0	0	0

Description

82CD0018 AFE VLB C AFE Voice Loopback Mode Control Register

7	ENGEN_OPT	engen generator option 0: Origin engen 1: New engen option
6	VINTINSEL	Selects DL data when VINTINMODE = 1 0: 1st voice uplink input 1: 2nd voice uplink input
5	VDSPBYPASS	Loopback data will not be gated by VDSPRDY. 0: Normal mode 1: Bypass DSP loopback mode
4	VDSPCSMODE	DSP COSIM only, to align DATA 0: Normal mode 1: Cosim mode
3	VDAPIN_CH1	MODEMSIM voice loopback control Uplink1 data = downlink data loopback O: Normal mode 1: Loopback mode
2	VDAPIN_CH0	MODEMSIM voice loopback control Uplink0 data = downlink data loopback 0: Normal mode 1: Loopback mode
1	VINTINMODE	Downlink data = uplink data 0: Normal mode 1: Loopback mode
0	VDECINMODE	Decimator input mode control Downlink output data are looped back to uplink through internal SDM. O: Normal mode 1: Loopback mode

82CD()30	<u>AFE</u>	SLV	<u> </u>	AFE	Slave	e I2S (Contr	ol Reg	gister					000	000
0		<u>S_C</u>	<u>ON</u>													00
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e	SL V_I 2S_ EN	AF E_ FO C_ EN												SLV _I2 S_B IT_ SW AP	SL V_I 2S_ BY PA SS_ SR C	SLV _I2 S_2 CH _SE L
Туре	RW	RW												RW	RW	RW
Reset	0	0												0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	S	SLV_I2S_MODE													SL V_I 2S_ FM T	SLV _I2 S_P CM _SE L

© 2015 - 2017 MediaTek Inc.

Page 282 of 580



Туре	R/W						RW	RW
Reset	0						0	0

Bit(s)	Mnemoni c	Name	Description
31		SLV_I2S_EN	Enables slave I2S 0: Disable 1: Enable
30		AFE_FOC_EN	Enables SRC function in slave I2S 0: Disable 1: Enable
18		SLV_I2S_BIT_SWA P	Swaps MSB 16 bits and LSB 16 bits. For backup control, keep 0 in default. 0: No swap 1: Swap
17		SLV_I2S_BYPASS_ SRC	Bypasses SRC function in slave I2S. For backup control, keep 0 in default. 0: No bypass 1: Bypass SRC
16		SLV_I2S_2CH_SEL	Slave I2S nomo or stereo mode. For backup control, keep 0 in default. 0: Speech mode, RCH = LCH data 1: Stereo mode
15:12		SLV_I2S_MODE	Sampling frequency setting; only 8kHz and 16kHz are useful. Others reserved 0000: 8kHz 0001: 11.025kHz 0010: 12kHz 0100: 16kHz 0101: 22.05kHz 0110: 24kHz 1000: 32kHz 1001: 44.1kHz 1010: 48kHz
1		SLV_I2S_FMT	EDI format 0: EIAJ 1: I2S
0		SLV_I2S_PCM_SEL	Selects PCM or slave I2S UL: PCM FIFO data from PCM or slave I2S DL: DSP output data to PCM or slave I2S 0: PCM 1: Slave I2S

82CD0)310	<u>AFE</u> <u>X_C</u>	<u>FOC_T</u> <u>ON0</u>	AFE	E Slave	e I2S '	TX FO	DC Co	ntrol	Regis	ster O			5	5a00
Bit	15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	FR EQ _ES T_ DE	N_ STE P_ MO DE	STEP	_EST_	UPDAT	FE_LV			М	ON		STE P_ LI M_ DE	PT R_ TA RA CK _E M		RT _E N
Туре	R/ W	R/ W		R	/W				R	W		RW	RW		RW
Reset	0	1		01	1010				00	000		0	0		0

Bit(s)	Mnemoni c	Name	Description
15		FREQ_EST_MODE	Frequency offset estimation mode
			0: In 512 cycles

© 2015 - 2017 MediaTek Inc.

Page 283 of 580



		1: In 1024 cycles
14	N_STEP_MODE	Controls the reference for step_change 0: Refer to step 1: Refer to step_target
13:8	STEP_EST_UPDAT E_LV	Controls step update threshold for frequency tracking 0~63
7:4	MON	Selects data monitor Only used in debug mode. Keep at 0000 in normal mode.
3	STEP_LIM_MODE	Controls maximum tracking frequency offset 0: 270 ppm 1: 540 ppm
2	PTR_TRACK_EN	Controls the enable signal to tracking frequency when pointer difference changes 0: Disable 1: Enable
0	FT_EN	Controls the enable signals for frequency tracking Note: Remember to open SRC and I2S before starting frequency tracking. 0: No frequency tracking 1: Frequency tracking on

82CD()314	<u>AFE_FOC_T</u> <u>X_CON1</u>			AFE	Slave	e I2S '	TX F	'OC	Co	ntrol	Regis	ter 1			0000		
Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1		0
Nam e	MA NU AL									STE	P_MAI	NUAL						
Туре	R/ W										RW							
Reset	0								0	_000	0_000	0_000)					

Bit(s)	Mnemoni c	Name	Description
15		MANUAL	Controls frequency tracking mode
			0: Auto-tracking
			1: Manual mode
12:0		STEP_MANUAL	step_manual = frequency offset (ppm)/step_ini.

82CD0318 <u>AFE_FOC_T</u> AFE Slave I2S TX FOC Control Register 2 1589 <u>X_CON2</u>

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam	N_S	N_STEP_JUMP_CON3		N_S	FEP_J	UMP_0	CON2	N_S	TEP_J	UMP_0	CON1	N_STEP_JUMP_CON0					
е																	
Туре	R/W		R/W					R/	′W		R/W						
Reset		0001		0101			1000				1001						

Bit(s)	Mnemoni c	Name	Description
15:12		N_STEP_JUMP_CO N3	Controls input samples to change step when step change is larger than power (2, step_change_con3)
11:8		N_STEP_JUMP_CO N2	Controls input samples to change step when step change is smaller than power (2, step_change_con2)
7:4		N_STEP_JUMP_CO N1	Controls input samples to change step when step change is smaller than power (2, step_change_con1)
3:0		N_STEP_JUMP_CO NO	Controls input samples to change step when step change is smaller than power (2, step_change_con0)



82CD()31C	<u>AFE</u> <u>X_C</u>	<u>_FOC</u> <u>ON3</u>	<u>T</u>	AFE	Slave	: I2S '	TX F	oc	Co:	ntro	l R	egist	ter	3					(00	34
Bit	15	14	13	12	11	10	9	8		7	6		5	4	1	3		2		1		0
Nam										S	TEP_	CH	IANG	E_C	CON	0						
e													D/W									
1 ype Reset											00	0	$\frac{R}{0011}$	0100	<u> </u>							
Webet											00	<u></u>	<u></u>	0100	,							
Bit(s)	Mne c	moni	Nan	ne		D	escrip	otion														
10:0			STEF NO	P_CHAN	NGE_CO) Co i	ntrols	boun	dar	y bet	ween	N_	STEP	<u>-</u> ע	UMF	°0 an	d N_	_ST	EP_	_JU	MP	'1
82CD0 0)32	<u>AFE</u> <u>X_C</u>	<u>FOC</u> <u>ON4</u>	<u>_</u> T	AFE	Slave	• I2S '	TX F	oc	Co:	ntro	l R	egis	ter	4						00	67
Bit	15	14	13	12	11	10	9	8		7	6		5	4	1	3		2		1		0
Nam e						STEP_CHANGE_CON1																
Туре													R/W									
Reset											00	00_	0110_	0111								
Bit(s)	Mne c	moni	Nan	ne		D	escrip	otion														
10:0			STEF N1	P_CHA	NGE_CO) Co i	ntrols	boun	dar	y bet	ween	N_	STEP)_J(UMP	P1 and	d N_	STI	E P _	_ JU	MP	2
82CD0 4	032 <u>AFE_FOC_T</u> AFE Slave I2S TX FOC Control Register 5 019a <u>X_CON5</u>																					
Bit	15	14	13	12	11	10	9	8		7	6		5	4	1	3		2		1		0
Nam e										S	TEP_	CH	IANG	E_C	CON	2						
Type												01	R/W	1010								
keset											00	<u></u>	1001_	1010	1							
Bit(s)	Mne c	moni	Nan	ne		D	escrip	otion														
10:0	-	STEP_CHANGE_CO Controls boundary between N_STEP_JUMP2 and N_STEP_JUMP3																				

82CD(0)33	<u>AFE</u> <u>X_C</u>	FOC	<u>R</u>	AFE	E Slave	e I2S 1	RX F(OC Co	ntrol	Regis	ster 0			ţ	5a00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	FR EQ _ES T_ MO DE	N_ STE P_ MO DE		STEP	_EST_	UPDA	FE_LV			M	ON		STE P_ LI M_ DE	PT R_ TA RA CK _E M		RT _E N
Туре	R/ W	R/ W			R	/W			RW RV				RW	RW		RW
Reset	0	1		011010						0000 0						0



Bit(s)	Mnemoni c	Name	Description
15		FREQ_EST_MODE	Frequency offset estimation mode 0: In 512 cycles 1: In 1024 cycles
14		N_STEP_MODE	Controls reference for step_change. 0: Refer to step 1: Refer to step_target
13:8		STEP_EST_UPDAT E_LV	Controls step update threshold for frequency tracking 0~63
7:4		MON	Selects data monitor Only used in debug mode. Keep 0000 in normal mode.
3		STEP_LIM_MODE	This bit controls the maximum tracking frequency offset. 0: 270 ppm 1: 540 ppm
2		PTR_TRACK_EN	Controls the enable signal to tracking frequency when pointer difference changes 0: Disable 1: Enable
0		FT_EN	Controls the enable signals for frequency tracking Note: Remember to open SRC and I2S before starting frequency tracking. 0: No frequency tracking 1: Frequency tracking on

82CD0 4)33	<u>AFE</u> <u>X_C</u>	<u>FOC</u> <u>ON1</u>	<u>R</u>	AFE	Slave	e I2S I	RX FC	OC Co	ntrol	Regis	ter 1			0000				
Bit	15	14	13	12	11	11 10 9 8 7 6 5 4 3 2										0			
Nam e	MA NU AL				STEP_MANUAL														
Туре	R/ W				RW														
Reset	0				0_0000_0000														

Bit(s)	Mnemoni c	Name	Description
15		MANUAL	Controls frequency tracking mode
			0: Auto-tracking
			1: Manual mode
12:0		STEP_MANUAL	step_manual = frequency offset (ppm)/step_ini.

82CD033	<u>AFE_FOC_R</u>	AFE Slave I2S RX FOC Control Register 2	1589
8	X CON2		

0		<u>A_U</u>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam	N_S	TEP_J	UMP_0	CON3	N_S	FEP_J	UMP_0	CON2	N_S	TEP_J	UMP_C	CON1	N_STEP_JUMP_CON0					
е																		
Туре		R/	/W			R/	/W			R/	ΨW		R/W					
Reset		0001				01	101			10	00		1001					
													<u> </u>					

Bit(s)	Mnemoni c	Name	Description
15:12		N_STEP_JUMP_CO	Controls input samples to change step when step change is larger

© 2015 - 2017 MediaTek Inc.

Page 286 of 580



N0

N1

MT2533D Reference Manual

	N3	than power (2, step_change_con3)
11:8	N_STEP_JUMP_CO N2	Controls input samples to change step when step change is smaller than power (2, step_change_con2)
7:4	N_STEP_JUMP_CO N1	Controls input samples to change step when step change is smaller than power (2, step_change_con1)
3:0	N_STEP_JUMP_CO N0	Controls input samples to change step when step change is smaller than power (2, step_change_con0)

82CD(C)33	<u>AFE</u> <u>X_C</u>	<u>_FOC</u> <u>ON3</u>	<u>R</u>	AFE	Slave	e I2S I	RX FC	OC Co	ntrol	Regis	ter 3			(0034		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam						STEP_CHANGE_CON0												
е																		
Туре						R/W												
Reset										000	_0011_	0100						
Bit(s)	Mne	moni	Nar	ne	Description													
	С				•													
10:0	10:0 STEP_CHANGE_CO Controls bo									ween N	_STEP	_JUM	PO and	N_STI	EP_JU	MP1		

82CD0	034	<u>AFE</u>	FOC	<u> </u>	AFE Slave I2S RX FOC Control Register 4 0067													
0		<u>X_C</u>	<u>ON4</u>															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam						STEP_CHANGE_CON1												
е																		
Туре						R/W												
Reset										000)_0110_	0111						
Bit(s)	Mne	moni	Nar	ne	Description													
	С				•													
10:0			STEI	P_CHAN	HANGE_CO Controls boundary between N_STEP_JUMP1 and N_STEP_JUMP2													

82CD0 4)34	<u>AFE</u> <u>X_C</u>	<u> </u>	<u>_R</u>	AFE	Slave	e I2S I	RX FC	C Co	ntrol	Regist	ter 5				019a		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam e						STEP_CHANGE_CON2												
Туре						R/W												
Reset										001	_1001_1	010						
Bit(s)	Mne c	moni	Nan	Name Description														
10:0			STEF N2	P_CHAN	IANGE_CO Controls boundary between N_STEP_JUMP2 and N_STEP_JUMP3													



-

-

_

MT2533D Reference Manual

82CD(0	002	<u>AFE</u> CON	<u>AM0</u>	<u>CU_</u>	AFE	Audi	o MC	U Cor	ntrol I	Regist	ter O				(0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																AIR QO N
Туре																RW
Reset																0
Bit(s)	Mne c	moni	Nan	ıe		De	escrip	tion								
0			AIRQ	ON		Tu	rns on	audio	interru	ipt ope	ration					
						0: ' 1: [Turn of Furn on	f								

82CD(4	002	<u>AFE</u> <u>CON</u>	<u>AMC</u> [<u>1</u>	<u>CU_</u>	AFE	Audi	o MC	U Cor	ntrol l	Regist	er 1				0	C00
Bit	15	14	13	12	11	10	9	8	7	6	4	3	2	1	0	
Nam e		MO NO _SE L		i2s _1x out _se l				А	FS		ARAN	MPSP	AM UT ER	AM UT EL		
Туре		RW		RW				R	W		R	W	RW	RW		
Reset		0		0			0	0	0	0	0	0	0	0		

Bit(s)	Mnemoni c	Name	Description
14		MONO_SEL	Selects mono mode AFE HW will do "(left + right)/2" operation to the audio sample pair. Thus both right and left channel DAC will have the same inputs. 0: Normal function 1: Enable mono mode
12		i2s_1xout_sel	1X data to I2S means data from DSP FIFO and do not pass ASP 0: Normal mode 1: Audio 1x data to I2S
9:6		AFS	Sampling frequency setting Others reserved 0000: 8kHz 0001: 11.025kHz 0010: 12kHz 0100: 16kHz 0101: 22.05kHz 0110: 24kHz 1000: 32kHz 1001: 44.1kHz 1010: 48kHz
5:4		ARAMPSP	Selects ramp up/down speed 00: 8, 4096/AFS 01: 16, 2048/AFS 10: 24, 1024/AFS 11: 32, 512/AFS
3		AMUTER	Mute the audio R-channel, with soft ramp up/down 0: No mute 1: Turn on mute function
2		AMUTEL	Mutes audio L-channel, with soft ramp up/down 0: No mute 1: Turn on mute function



82CD0 C	82CD002 AFE AMCU C CON2 Area Are			<u>CU_</u>	AFE	Audi	o Con	trol F	legist	er 2					()03C
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AD C_ CO MP _E N	EDI _W S_ OP TIO N				PR EDI T_ EN				EDI _SE L	ASDM_GAIN					
Туре	RW	RW				RW				RW	RW					
Reset	0	0				0				0	1 1 1 1 0 0					

C	JU2	<u>AFE</u> CON	<u>_ANI 12</u>	<u></u>	AFE	Auui	U CUI		egist	er 2					U	JUSC	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	AD C_ CO MP _E N	EDI _W S_ OP TIO N				PR EDI T_ EN				EDI _SE L	ASDM_GAIN						
Туре	RW	RW				RW				RW	RW						
Reset	0	0				0				0	1 1 1 1 0 0						

Bit(s)	Mnemoni c	Name	Description
15		ADC_COMP_EN	Enables DC offset compensation 0: Disable 1: Enable
14		EDI_WS_OPTION	Optional setting for I2S Do not touch the bit.
10		PREDIT_EN	Enables pre-distortion function No use now O: Disable 1: Enable
6		EDI_SEL	Feeds EDI input data to audio filter directly 0: Audio data come from DSP. 1: Audio data come from EDI input.
5:0		ASDM_GAIN	Gain settings at audio SDM input Suggested value: 0x3c (60/64). Other SDM gain settings may cause performance degradation. 000000: 0/64 000001: 1/64 111111: 63/64

82CD003 AFE AMCU 8 CON3					AFE	Audi	o Cor	ntrol H	Regist	er 3					0	000	
Bit	15	14	13	12	11	11 10 9 8 7 6 5 4 3 2											
Name						PRE_A2											
Туре										R	W						
Reset					0	0	0	0	0	0	0	0	0	0	0	0	
Bit(s)	Mnemoni Name				D	escrip	tion										

С		
11:0	PRE_A2	A2 parameter for pre-distortion

82CD(C	AFE	Audi	o Con	trol I	Regist	er 4					(0000				
Bit	15	14	13	12	11	11 10 9 8 7 6 5 4 3									1	0
Name					PRE_A3											
Туре					RW											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Mne c	moni	Nan	ıe		De	escrip	tion								
11:0	PRE_A3					A 3	8 paran	neter fo	or pre-o	listorti	on					

© 2015 - 2017 MediaTek Inc.

0000



82CD(100	<u>CON</u>	<u></u>	<u></u>	AFL	Auur	UNIC			vegist	ei J				U	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e								SD ML P_ UL TO DL			AS DM _D AT A_ MO NO	SD ML P_ DL TO UL				SD M_ CK P HA SE
Туре					RW RW RW											RW
Reset								0			0	0				0

82CD0180 AFE AMCU **AFE Audio MCU Control Register 5** 0000

Bit(s)	Mnemoni c	Name	Description
8		SDMLP_ULTODL	UL sigma delta data loopback to DL sigma delta data 0: Disable 1: Enable
5		ASDM_DATA_MON O	Rch output data = Lch outut data 0: Disable 1: Enable
4		SDMLP_DLTOUL	DL sigma delta data loopback to UL sigma delta data 0: Disable 1: Enable
0		SDM_CK_PHASE	Selects phase of SDM clock O: Clock changes at data falling edge. 1: Clock changes at data rising edge.

82CD()184	<u>AFE</u> CON	<u>AM0</u>	<u>CU_</u>	AFE	Audi	o MC	U Con	trol I	Regist	er 6				0	000
Bit	15 14 13 12 11 10 9 8 7 6 5 4 3 2														1	0
Name						RCH	L_AUD	IO_DC	_OFFS	ET_VA	LUE					
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
15:0		RCH_AUDIO_DC_ OFFSET_VALUE	Set up this register for audio right channel DC offset value cancellation.

82CD0188 AFE AMCU AFE Audio MCU Control Register 7 **CON7**

OFFSET_VALUE

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						LCH	_AUD	IO_DC	_OFFS	ET_VA	LUE					
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Mne	moni	Nam	ie		De	escrip	tion								
	С															
15:0			LCH_	AUDIC	D_DC_	Set	t up th	is regis	ter for	audio	left cha	nnel D	OC offse	et value	•	
	OFFSET_VALUE cancellation.															



82CD0 8	002	<u>AFE</u> <u>N</u>	<u>EDI</u>	<u>_CO</u>	AFE	AFE EDI Control Register										
Bit	15	14	13	12	11	10	9	8	7	6	5	2	1	0		
Name	EN 2	UL _T OI2 SD SP	I2S_0 M0	DUT_ DE		UL TO EDI	EDI _L PB K_ MO DE	DIR			FM T	EN				
Туре	RW	RW	R	W		RW	RW	RW				RW			RW	RW
Reset	0	0	0	0		0	0	0		0 1 1 1 1						0

Bit(s)	Mnemoni c	Name	Description
15		EN2	Enables EDI PAD output Only for master output mode
			0: Disable EDI PAD output
			1: Enable EDI PAD output
14		UL_TOI2SDSP	For 32K recording; uplink data should go to dsp_i2s port
			0: UL data do not go to dsp_i2s port. 1: UL data go to dsp_i2s port.
13:12		I2S_OUT_MODE	I2S output mode
			00: 1X output
			10: 4X output
10		ULTOEDI	Uplink data to I2S
			0: Disable 1: Enable
9		EDI_LPBK_MODE	Control loopback mode: EDI_RX = EDI_TX
			0: Normal mode
			1: Loopback mode
8		DIR	Serial data bit direction
			0: Only output mode active. Audio data are fed out to the external device. 1: Both input mode and output mode are active.
6:2		WCYCLE	Clock cycle count in a word
			Cycle count = WCYCLE + 1; and WCYCLE can only be 15 or 31. Any other values will result in unpredictable errors.
			15: Cycle count is 16. 31: Cycle count is 32.
1		FMT	EDI format
			0: EIAJ 1: I2S
0		EN	Enables EDI
			When EDI is disabled, EDI_DAT and EDI_WS will hold low.
			0: Disable EDI 1: Enable EDI

82CD0 0	003	<u>AFE</u> EST	_DAC	<u>С_Т</u>	Aud	dio/Voice DAC SineWave Generator											
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	VO N	AO N	MU TE			Α	MP_D	IV				FREQ	_DIV				
Туре	RW	RW	RW				RW		RW								
Reset	0	0	0			1	1	1	0	0	0	0	0	0	0	1	
Bit(s)	Mne c	moni	Nan	1e		De	escrip	tion									

VON

15

Makes voice DAC output the test sine wav	e
0: Voice DAC inputs are normal voice samples.	

© 2015 - 2017 MediaTek Inc.

Page 291 of 580



MT2533D Reference Manual

		1: Voice DAC inputs are sine waves.
14	AON	Makes audio DAC output the test sine wave
		0: Audio DAC inputs are normal voice samples. 1: Audio DAC inputs are sine waves.
13	MUTE	Mute switch
		0: Turn on the sine wave output in this test mode 1: Mute the sine wave output
10:8	AMP_DIV	Amplitude setting
		111: Full scale 110: 1/2 full scale 101: 1/4 full scale 100: 1/8 full scale 011: 1/16 full scale 010: 1/32 full scale 001: 1/64 full scale 000: 1/128 full scale
7:0	FREQ_DIV	Frequency setting, 1X ~ 15X (voice), 1X ~ 31X (audio)
		Audio frequency = Sampling rate/64*FREQ_DIV Voice frequency = Sampling rate/32*FREQ_DIV Example: 16K voice mode, FREQ_DIV=3, frequency = 16K/32*3 = 1.5K

82CD003	<u>AFE_VAM_S</u>	Audio/Voice Interactive Mode Setting
4	<u>ET</u>	

0005

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	A2 V													P	PER_VAL			
Туре	RW														RW			
Reset	0													1	0	1		

Bit(s)	Mnemoni c	Name	Description
15		A2V	Redirects audio interrupt to voice interrupt, i.e. replaces voice interrupt by audio interrupt
			0: Voice interrupt/audio interrupt 1: Audio interrupt/no interrupt
2:0		PER_VAL	Counter reset value for audio interrupt generation period setting. For example, by default, the setting = 5 will lead to interrupt per 6 L/R samples. Changing this value will change the rate of audio interrupt.

82CD0 0	004	<u>AFE</u> <u>G_1</u>	_DC_	<u>DB</u>	AFE DC Debug Register 1											0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam e		AFE_DC_DBG_1																
Туре		RO																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit(s)	Mne c	emoni	Nan	ne		De	escrip	tion										
15:0	AFE_DC_DBG_1 AFE left channel 8X dc compensation/gain output value [15:0] for debugging												for					

82CD004 <u>AFE_DC_DB</u> 4 <u>G_2</u>					AFE	DC D	ebug	Regis	ster 2					0	000
Bit	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1											1	0	
Nam							A	FE_DC	_DBG_	_2					



е																
Туре]	R0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Mnemoni Name Description															
	С						-									
15:0	AFE DC DBG 2 AFE right channel 8X dc compensation/gain output value [15:0] for)] for			
			_		_	de	buggiı	ng			-	0	1		•	-

82CD0 8	004	<u>AFE</u> <u>G_3</u>	DC	<u>DB</u>	AFE	DC D	ebug	Regis	ster 3						0	0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam	DB		_	-	-	-	-	-								
е	G_															
	DC								AF	E_DC_	_DBG_2	2_1	AF	E_DC_	_DBG_	1_1
	_SE															
	L															
Туре	R/									D	0			D	0	
	W									К	.0			К	0	
Reset	0								0	0	0	0	0	0	0	0

Bit(s)	Mnemoni Name c	Description
15	DBG_DC_SEL	DBG_DC_SEL
		0: AFE_DC_DBG_0 to AFE_DC_DBG_3 is DC compensation output.
		1: AFE_DC_DBG_0 to AFE_DC_DBG_3 is gain stage output.
7:4	AFE_DC_DBG_2 _1	AFE right channel 8X dc compensation/gain output value [19:16] for debugging
3:0	AFE_DC_DBG_1 _1	AFE left channel 8X dc compensation/gain output value [19:16] for debugging

82CD0140 <u>AFE ACHEC</u> AFE Checksum Register 0 K SUM R

0000

_																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	AFE_ACHECK_SUM_R															
Туре	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Rit(c)	Mno	moni	Nan	10		D	scrint	tion								

Bit(3)	C	Name	Description
15:0		AFE_ACHECK_SU M_R	AFE right channel 8X checksum value for cosim debugging

82CD(0144	<u>AFE</u> K_S	ACH	<u>IEC</u> L	AFE	Chec	ksum	Regi	ster 1							0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							AFE_	ACHE	CK_SU	JM_L						
Туре	RO															
Reset															0	
Bit(s)) Mnemoni Name Description															
15:0	L		AFE_ M I	ACHEO	CK_SU	AI	FE left o	hanne	l 8X ch	ecksur	n value	e for co	osim de	buggin	g	

Page 293 of 580





82CD0)148	<u>AFE</u> <u>STA</u>	_ MU ′	<u>TE</u>	AFE	Mute	Statu	ıs Reş	gister						0	000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													UN MU TE D ON E_ L	UN MU TE_ DO NE _R	MU TE _D ON E_ L	MU TE ON E_ R
Туре													RO	RO	RO	RO
Reset													0	0	0	0
Bit(s)	Mne	moni	Nan	ne		De	escrip	tion								

	С		
3		UNMUTE_DONE_L	UNMUTE_DONE_L status
2		UNMUTE_DONE_R	UNMUTE_DONE_R status
1		MUTE_DONE_L	MUTE_DONE_L status
0		MUTE_DONE_R	MUTE_DONE_R status

82CD0190 <u>AFE_DBG_R</u> AFE MCU Debug Mode Reading SRAM Out D_PRE

-																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					M	EM				AFI	E_DBG	_RD_I	PRE			
Туре					R	W					R	W				
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
11:10		MEM	Memory 00: NA 01: Data memory 10: Coefficient memory 11: DSP co-processor mapping registers
9:0		AFE_DBG_RD_PRE	Read address

82CD0)194	<u>AFE</u> D_C	<u>_DBC</u> ONO	<u>6_M</u>	AFE	Debu	ıg Mo	de Co	ntrol	Regis	ster O				0	000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															DB G_ DO NE	DB G_ TRI G
Туре															RO	RW
Reset															0	0
Bit(s)	Mne c	moni	Nan	ıe		De	escrip	tion								
1			DBG_	_DONE		De	bug do	one sigi	nal							
0	DBG_TRIG				Se ⁻ en	t up thi able re	is bit to gister i	o start 1 is high.	unnin	g debuş	g mode	when	debug	mode		

82CD0)198	<u>AFE</u>	_DBC	<u>6_M</u>	AFE	Debu	ıg Mo	de Co	ntrol	Regis	ster 1				0	000
		<u>D_C</u>	<u>ON1</u>													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

© 2015 - 2017 MediaTek Inc.

Page 294 of 580

0000



0000

Name	DB G_ MD	M	ODE_S	EL	DBG_MD_VAL											
Туре	RW		RW							R	W					
Reset	0	0 0 0		0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemoni c	Name	Description
15		DBG_MD	Enables debug mode 0: Disable 1: Enable
14:12		MODE_SEL	Selects debug mode 000: Step 1 mode 001: Nxt n cycle, n is DBG_MD_VAL 010: Run to break point. Break point is DBG_MD_VAL 011: Run 1X 101: Run to n 1X, n is DBG_MD_VAL
11:0		DBG_MD_VAL	Corresponding value for different debug mode

82CD019C <u>AFE DBG A</u> AFE MCU Status Register <u>PB_STATUS</u>

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														DB GR _O K	AP BR _O K	AP BW _A CK
Туре														RO	RO	RO
Reset														0	0	0

Bit(s)	Mnemoni c	Name	Description
2		DBGR_OK	Status for debug mode reading SRAM
1		APBR_OK	Status for read SRAM data
0		APBW_ACK	Status for writing data into SRAM

82CD01CC <u>AFE_CMPR</u> AFE Compare Counter Control Register 021D CNTR 021D

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	avc ntr _er r_s ign al									cmpr	_cntr					
Туре	RO									R	W					
Reset	0				0	0	1	0	0	0	0	1	1	1	0	1

Bit(s)	Mnemoni c	Name	Description
15		avcntr_err_signal	Compare counter for 1X enable error flag
11:0		cmpr_cntr	If the clock count in 1x enable < cmpr_cntr, avcntr_err_signal will be pulled high.

82CD0)1E0	<u>AFE</u> D_D	<u>DBC</u>	<u>G R</u>	AFE	Debu	ig Mo	de - R	eadin	ng SR/	AM Da	ata			000	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16



Name													DBC	-RD_	DAT[1	9:16]
Туре														R	20	
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DB	G_RD_	DAT[1	5:0]						
Туре								R	0	-						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Mne	moni	Nan	ie		De	escrip	tion								
	С						I.									
19:0			DBG_	_RD_D	٩T	Th	e regis	ter wid	lth is 2	0 bits.						
							_									

82CD01E4 AFE APBME M_RD_DAT AFE MCU Reading SRAM Data 000000 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

DIC	51	30	20	20	21	20	20	~4	20	~~	~1	20	15	10	17	10
Name													AFE_	APBM T[19	EM_R]]:16]	D_DA
Туре														R	20	
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						AI	FE_AP	BMEM	_RD_D	DAT[15:	:0]					
Туре								R	20							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description	
19:0		AFE_APBMEM_RD	The register width is 20 bits	
		_DAT	-	

82CD01E8 AFE_APBME M_RD AFE MCU Read SRAM Request 0000 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

ы	15	14	15	12	11	10	9	ð	1	0	Э	4	3	2		0
Name					MI	EM				AF	E_APB	MEM_	RD			
Туре					R	W					R	W				
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemoni c	Name	Description
11:10		MEM	Memory
			00: NA
			01: Data memory
			10: Coefficient memory
			11: DSP co-processor mapping registers
9:0		AFE_APBMEM_RD	Read address

82CD01EC <u>AFE_PC_1X_</u> AFE Program 1X IDX 0022 IDX Bit 15 14 13 12 11 10 9 8 2 0 7 6 5 4 3 1 Name AFE_PC_1X_IDX Type RW 0 0 0 0 Reset 0 0 Λ 0 0 1 0 Bit(s) Mnemoni Name Description С AFE_PC_1X_IDX DSP co-processor idle address 11:0



0000

Do not change the value.	AFE may hang	if the value is changed.
	· J · O	

82CD01F0 <u>AFE_DBG_SI</u>_AFE 8X/Buffer/Mux Debug

		<u>G</u>															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	DB G_1 XD AT _E N								V8 X_ LP BK	DM IC_ SW AP	AA FE _A LN	VA FE _A LN	VD L	VU L	AD L	12S	
Туре	RW								RW	RW	RO	RO	RO	RO	RO	RO	
Reset	0								0	0	0	0	0	0	0	0	I

Bit(s)	Mnemoni c	Name	Description
15		DBG_1XDAT_EN	Enables 1X sample data for debug input
7		V8X_LPBK	Voice downlink 8x output loopback to uplink 8x
6		DMIC_SWAP	Swaps digital mic input source
5		AAFE_ALN	aafe_on align 1x_enable signal
4		VAFE_ALN	vafe_on align 1x_enable signal
3		VDL	VDL debug signal
2		VUL	VLL debug signal
1		ADL	ADL debug signal
0		I2S	I2S debug signal

82CD0)1F4	<u>AFE</u> T_D	<u>PC</u> <u>BG</u>	<u>OU</u>	AFE	AFE Program PC Address								0	000	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										PC_	OUT					
Туре										R	0					
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Mne	moni	Nan	ıe	Description											

L		
11:0	PC_OUT	Current DSP co-processor programming counter output for debugging

82CD()1F8	<u>AFE</u> XDA	<u>DBC</u>	<u>3_1</u>	DBC	_1XD	AT								(0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							AI	FE_DB	G_1XD	AT						
Туре								F	RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Mne	moni	Nan	ıe		De	scrip	tion								
	С						-									
15:0			AFE_	_DBG_1	IXDAT	De	bug 1X	(input	. Used i	in debu	ıg mode	e				

82CD020	<u>AFE_COSIM</u>	AFE COSIM RG Test	0000
0	<u>_RG</u>		

© 2015 - 2017 MediaTek Inc.

Page 297 of 580



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e															FP GA _D L2 UL _L PB K	UL _SI NE _O UT
Туре															RW	RW
Reset															0	0
D! !()	3.6	•				-	•									

Bit(s)	Mnemoni c	Name	Description
1		FPGA_DL2UL_LPB K	FPGA loopback mode O: Normal mode 1: Uplink data are from DL FIFO.
0		UL_SINE_OUT	Uplink data are sine table output.

82CD0210 <u>AFE MCU C</u> <u>ON0</u> Bit 15 14 13 12					AFE MCU Control Register 0										0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																AF E_ ON	
Туре																RW	
Reset																0	

Bit(s)	Mnemoni c	Name	Description
0		AFE_ON	Turns on the audio front end
			0: Turn off
			1: Turn on

82CD0214 AFE MCU_C AFE MCU Control Register 1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													UD SP_ DL _0 N	A_I F_ DL _0 N	UD SP_ UL _0 N	A_I F_ UL _0 N
Туре													RW	RW	RW	RW
Reset	Ļ						-						0	0	0	0
Bit(s	Mnen	10 r	Name		D	escrip	otion									
	шс															
3		UDSP_DL_ON Turns on UDSP DL function 0: Turn off 1: Turn on														
2		A	_IF_DI	L_ON	T 0: 1:	urns o Turn o Turn o	n a_int ff 1	erface	DL fun	ction						
1		1: Turn on UDSP_UL_ON Turns on UDSP UL function 0: Turn off 1: Turn on														
0		А	LIF_UI	L_ON	T 0: 1:	urns o Turn o Turn o	n a_int ff 1	erface	UL fun	ction						

© 2015 - 2017 MediaTek Inc.

Page 298 of 580

0000



20. 2D Acceleration

20.1. General Description

To enhance MMI display and gaming experiences, a 2D acceleration engine is implemented. It supports many types of color formats. Main features are listed as follows:

- Four-layer overlay with individual color format, window size, source key, constant alpha and rotation.
- Supports up to 2048x2048 resolution for each layer and Region of Interest (ROI).
- Each layer supports RGB565, RGB888, BGR888, ARGB8888, PARGB8888, ARGB6666, ARGB8565, PARGB6666, PARGB8565 and YUYV422 format
- Font caching: normal font and anti-aliasing font
- Rectangle fill with alpha-blending
- Specific output color replacement

MCU can program 2D engine registers via APB. However, MCU has to make sure that the 2D engine is not BUSY before any write to 2D engine registers occurs. An interrupt scheme is also provided for more flexibility. Top view of 2D engine is shown as .



Figure 20-1. 2D Engine Block Diagram



20.2. Features

20.2.1. 2D Coordinate

The ROI coordinates in 2D engine are represented as 12-bit signed integers which covered from -2048 to 2047. The maximum resolution of ROI coordinates can achieve 4096x4096, however the maximum ROI size and layer window size are 2048x2048. shows the coordinate system of 2D engine.



Figure 20-2. 2D Engine Coordinates

20.2.2. Color Format

Each layer supports RGB565, RGB888, BGR888, ARGB8888, PARGB8888 and YUV422 (UY0VY1 from low address to high address) color format. 2D engine supports RGB565, RGB888, BGR888, ARGB8888 and PARGB8888 color format for write channel. However, 2D engine cannot convert PARGB to ARGB color format (Ex. Layer 0 and 1 are PARGB color format but ROI is ARGB)

20.2.3. Clipping Window

The setting for clipping window is effective for all the 2D graphics. A pair of minimum and maximum boundary is applied on ROI window. The portion outside the clipping window will not be drawn to the memory, but the pixels on the boundary will be kept. The clipping operation is illustrated in .





Figure 20-3. 2D Engine Clipping Operation

20.2.4. Alpha Blending Formula

The alpha blending formula is selected by source color format and the formula is listed below: 1. If the source color format is PARGB

```
if (SCA != 0xff) {
                   Dst.R = Dst.R * (0xff - Src.A * SCA/0xff) / 0xff + Src.R * SCA/0xff;
                   Dst.G = Dst.G * (0xff - Src.A * SCA/0xff) / 0xff + Src.G * SCA/0xff;
                   Dst.B = Dst.B * (0xff - Src.A * SCA/0xff) / 0xff + Src.B * SCA/0xff;
                   Dst.A = Dst.A * (0xff - Src.A * SCA/0xff) / 0xff + Src.A * SCA/0xff;
    }
    else {
                   Dst.R = Dst.R * (0xff - Src.A) / 0xff + Src.R;
                   Dst.G = Dst.G * (0xff - Src.A) / 0xff + Src.G;
                   Dst.B = Dst.B * (0xff - Src.A) / 0xff + Src.B;
                   Dst.A = Dst.A * (0xff - Src.A) / 0xff + Src.A;
    }
2. If the source color format is ARGB
    if (SCA != 0xff) {
                   Dst.R = Dst.R * (0xff - Src.A * SCA/0xff) / 0xff + Src.R * (Src.A/0xff) * (SCA/0xff);
                   Dst.G = Dst.G * (0xff - Src.A * SCA/0xff) / 0xff + Src.G * (Src.A/0xff) * (SCA/0xff);
                   Dst.B = Dst.B * (0xff - Src.A * SCA/0xff) / 0xff + Src.B * (Src.A/0xff) * (SCA/0xff);
                   Dst.A = Dst.A * (0xff - Src.A * SCA/0xff) / 0xff + Src.A * SCA/0xff;
    }
    else {
                   Dst.R = Dst.R * (0xff - Src.A) / 0xff + Src.R * Src.A/0xff;
                   Dst.G = Dst.G * (0xff - Src.A) / 0xff + Src.G * Src.A/0xff;
                   Dst.B = Dst.B * (0xff - Src.A) / 0xff + Src.B * Src.A/0xff;
                   Dst.A = Dst.A * (0xff - Src.A) / 0xff + Src.A;
    }
```

3. If the source color format is RGB)

Dst.R = Dst.R * (0xff - SCA) / 0xff + Src.R * SCA/0xff; Dst.G = Dst.G * (0xff - SCA) / 0xff + Src.G * SCA/0xff; Dst.B = Dst.B * (0xff - SCA) / 0xff + Src.B * SCA/0xff; Dst.A = Dst.A * (0xff - SCA) / 0xff + Src.A * SCA/0xff;



Where SCA is the source constant alpha specified by ALPHA in G2D_Lx_CON, Dst.ARGB is the destination color, and Src.ARGB is the source color. If the source color format is RGB888 or RGB565, Src.A will be 0xff. The range of the alpha channel is from 0x0 to 0xff. When performing PARGB or ARGB with SCA, it takes two cycles to complete the alpha-blending formula. Thus we do not recommend using SCA when aa-font drawing and rectangle fill.

20.2.5. Font Drawing

20.2.5.1. Normal Font Drawing

The 2D engine helps to render fonts stored in one-bit-per-pixel format. If the index value is one, 2D engine writes foreground color out to memory and no action will be taken if the value is zero. The start bit of font drawing can be implemented by shifting the starting x coordinate of source, and it can be non-byte aligned to save memory usage for font caching. In addition, the rotations can be performed at the same time when drawing fonts.





Page 302 of 580



20.2.5.2. Anti-Aliasing Font Drawing

The 2D engine can accelerate the rendering of anti-aliasing fonts stored in multi-bit-per-pixel format (1/2/4/8). It is realized by enabled FONT_EN and ALP_EN in G2D_Lx_CON. The index color gives the interpolation weight value for foreground color.

In anti-aliasing font drawing, there are two passes alpha blending applying among the font alpha value, foreground color, and destination color. The following figure describes the sequence.



Figure 20-5. Anti-aliasing Font Diagram

Alpha blending 1 performs alpha blending between alpha value from font alpha bitstream and foreground color. The formula is listed below:

```
switch( bit_per_pixel){
    case 1: weighting = (bit_stream == 1) ? 0xff : 0x00;
    case 2: weighting = (bit_stream << 6) | (bit_stream << 4) | (bit_stream << 2) | (bit_stream << 0);
    case 4: weighting = (bit_stream << 4) | (bit_stream << 0);
    case 8: weighting = bit_stream;
}
if (layer color format == PARGB){
    font.[argb] = (fgclr.[argb] * weighting + 0x80) / 0xff;
} else {
    font.a = (fgclr.a * weighting + 0x80) / 0xff;
}
where the divide by 0xff is implemented as following formula:
    value / 0xff = (value * 257) >> 16;
```

Alpha blending 2 is an alpha blending between the result of alpha blending 1 and destination color. The formula of alpha blending 2 is as same as section 20.2.4.





Figure 20-6. Anti-aliasing Font Example

shows an example of anti-aliasing font operation. Each layer can be configured as font bitmap (layer 2 in this example). After blending all layers' pixel, the color would be written to ROI memory buffer.

20.2.6. Rectangle Fill

Each layer could be configured as a constant color to perform rectangle fill. If alpha-blending is enabled at this layer, the constant color will blending to lower layer as shown in .



Figure 20-7. Rectangle Fill with Alpha-Blending Example



20.3. Application Notes

The purpose of this document is to describe the functional interface of G2D to help supporting the usage of 2D accelerations. It is noted that there are many 2D acceleration features provided by MediaTek's 2D Hardware/Software engine. However, in current driver design, we supported

- 1. Hardware Bitblt
- 2. Hardware Rectangle fill
- 3. Hardware Font drawing
- 4. Software Linear transform
- 5. Hardware Overlay

Generally, the G2D driver interfaces are provided and combined with GDI layers. It is strongly suggested that application to use G2D interface through GDI. Nevertheless, you could use the 2D engine by calling the G2D driver APIs directly. Below figure shows the block diagram of graphic 2D driver interface

- GDI: Graphics Device Interface,
- G2D: Graphic 2D engine
- BitBlt: Bit block transfers



Figure 20-8. The block diagram of graphic 2D driver interface



Here is an example for BitBlt using API:

```
src buf = (kal uint8 *)&rgb565 240X320[0];
dst buf = (kal uint8 *)&dst hw image 240X320[0];
src color format = G2D COLOR FORMAT RGB565;
dst_color_format = G2D_COLOR_FORMAT_RGB565;
src rect w = 240;
src rect h = 320;
dst_rect_w = 320;
dst_rect_h = 240;
/// G2D STATUS BUSY means someone is using G2D
if(G2D_STATUS_OK != g2dGetHandle(&g2dHandle, G2D_CODEC_TYPE_HW,
G2D GET HANDLE MODE DIRECT RETURN HANDLE))
 return;
g2dSetCallbackFunction(g2dHandle,NULL);
g2dSetDstRGBBufferInfo(g2dHandle, (kal_uint8 *)dst_buf, 240 * 320 * 4, dst_rect_w, dst_rect_h,
dst_color_format);
g2dSetColorReplacement(g2dHandle, KAL_FALSE, 0, 255, 0, 0, 0, 0, 0, 255);
g2dSetDstClipWindow(g2dHandle, KAL FALSE, 0, 0, dst rect w, dst rect h);
g2dSetSrcKey(g2dHandle, KAL FALSE, 0, 0, 0, 0);
g2dBitBltSetSrcRGBBufferInfo(g2dHandle, src_buf, 240 * 320 * 2, src_rect_w, src_rect_h, src_color_format);
g2dBitBltSetSrcWindow(g2dHandle, 0, 0, src rect w, src rect h);
g2dBitBltSetDstWindow(g2dHandle, 0, 0, dst_rect_w, dst_rect_h);
g2dBitBltSetRotation(g2dHandle, G2D_ROTATE_ANGLE_090);
g2dBitBltSetSrcAlpha(g2dHandle, KAL FALSE, 0x0);
g2dBitBltSetDstAlpha(g2dHandle, KAL FALSE, 0x0);
g2dBitBltStart(g2dHandle);
```

```
while(g2dGetStatus(g2dHandle)) {};
g2dReleaseHandle(g2dHandle);
```



20.4. Register Definitions

summarizes the 2D engine register mapping on APB. The base address of 2D engine is A0440000h .

APB Address	Register Function	Acronym
G2D+0000h	G2D Start Register	START
G2D+0004h	G2D Mode Control Register	MODE_CON
G2D+0008h	G2D Reset Register	RESET
G2D+000Ch	G2D Status Register	STATUS
G2D+0010	G2D Interrupt Regsiter	IRQ
G2D+0014h	G2D Slow Down Control Register	SLOW_DOWN
G2D+0040h	G2D ROI Control Register	ROI_CON
G2D+0044h	G2D Write to Memory Address Register	W2M_ADDR
G2D+0048h	G2D Write to Memory Pitch Register	W2M_PITCH
G2D+004Ch	G2D ROI Offset Register	ROI_OFS
G2D+0050h	G2D ROI Size Register	ROI_SIZE
G2D+0054h	G2D ROI Background Color Register	ROI_BGCLR
G2D+0058h	G2D Clipping Minimum Coordinate Register	CLP_MIN
G2D+005Ch	G2D Clipping Maximum Coordinate Register	CLP_MAX
G2D+0060h	G2D Avoid Write Color Register	AVO_CLR
G2D+0064h	G2D Replaced Color Register	REP_CLR
G2D+0068h	G2D Write to Memory Offset Register	W2M_MOFS
G2D+0070h	G2D MW Initial value	MW_INIT
G2D+0074h	G2D MZ Initial value	MZ_INIT
G2D+0078h	G2D Dithering Control Register	DI_CON
G2D+0080h	G2D Layer 0 Control Register	L0_CON
G2D+0084h	G2D Layer 0 Address Register	L0_ADDR
G2D+0088h	G2D Layer 0 Pitch Register	L0_PITCH
G2D+008Ch	G2D Layer 0 Offset Register	L0_OFS
G2D+0090h	G2D Layer 0 Size Register	L0_SIZE
G2D+0094b	G2D Layer 0 Source Key Register	L0_SRCKEY
520,00941	G2D Initial Source Sample Z Register	SZ_INIT
G2D+00C0h	G2D Layer 1 Control Register	L1_CON
G2D+00C4h	G2D Layer 1 Address Register	L1_ADDR

Table 20-1. The 2D engine register mapping

© 2015 - 2017 MediaTek Inc.



G2D+00C8h	G2D Layer 1 Pitch Register	L1_PITCH
G2D+00CCh	G2D Layer 1 Offset Register	L1_OFS
G2D+00D0h	G2D Layer 1 Size Register	L1_SIZE
G2D+00D4h	G2D Layer 1 Source Key Register	L1_SRCKEY
G2D+0100h	G2D Layer 2 Control Register	L2_CON
G2D+0104h	G2D Layer 2 Address Register	L2_ADDR
G2D+0108h	G2D Layer 2 Pitch Register	L2_PITCH
G2D+010Ch	G2D Layer 2 Offset Register	L2_OFS
G2D+0110h	G2D Layer 2 Size Register	L2_SIZE
G2D+0114h	G2D Layer 2 Source Key Register	L2_SRCKEY
G2D+0140h	G2D Layer 3 Control Register	L3_CON
G2D+0144h	G2D Layer 3 Address Register	L3_ADDR
G2D+0148h	G2D Layer 3 Pitch Register	L3_PITCH
G2D+014Ch	G2D Layer 3 Offset Register	L3_OFS
G2D+0150h	G2D Layer 3 Size Register	L3_SIZE
G2D+0154h	G2D Layer 3 Source Key Register	L3_SRCKEY

Module name: 2D Accleration Base address: (+A0440000h)

G2D+0000h G2D Start Register

G2D_START

						0										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STAR T
Type																R/W
Reset																0

STARTG2D start register. This register should be enabled after all of other registers are already filled. Please follow the start sequence to trigger G2D:

*G2D_RESET = 2; *G2D_RESET = 0;

 $*G2D_START = 1;$

- 0 disable G2D engine
- 1 trigger G2D engine

G2D+0004h G2D Mode Control Register

G2D_MODE_ CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name												RF	ESERVI	ED				
Туре										RESERVED R/W								
Reset													0					



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														ENG_MOD		
Type														RO		
Reset															1	

ENG_MODE 2D engine function mode

Bitblt 001

others Reserved

G2D+0008h G2D Reset Register

G2D_RESET

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HRST	WRS T
Туре															R/W	R/W
Reset															0	0

HRST G2D hard reset. All registers (except APB registers) will be reset to initial value immediately.

WRST G2D warm reset. Please follow correct reset sequence to avoid potential bus hang problem (breaking bus protocol)

 $G2D_RESET = 0x1;$ *while* (*G2D_STATUS* != 0){ read G2D_STATUS; } $G2D_RESET = 0x2;$ $G2D_RESET = 0x0;$

G2D+000Ch G2D Status Register

G2D_STATUS

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															TBUS Y	BUSY
Type															RO	RO
Reset															0	0

Read this register to get 2D engine status. 2D engine may function abnormally if any 2D engine register is modified when BUSY.

BUSY 2D engine is busy.

TBUSY Transaction busy. If any read/write memory access transaction is not completed, this register will be asserted.

G2D+0010h G2D Interrupt Register

G2D	+00	10h	G2D	Inte	rrup	ot Re	giste	r						C	¦2D _	_IRQ
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																FLAG 0
Type																R/W
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLGA 0_IR Q_EN
Туре																R/W
Reset																0



FLAGO_IRQ_EN 2D engine interrupt enabled. The interrupt is negative level sensitive. **FLAGO**

2D interrupt status. It is raised when engine finished the task and

- FLAGO_IRQ_EN is asserted.
- Write 0 to clear interrupt 0
- 1 Interrupt occurs. Software can also write this bit to trigger G2D interrupt.

G2D+0014h G2D Slow Down Control Register

G2D SLOW DOWN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	EN					R	D_BTY	(P		W	R_BTY	ΥP						
Type	R/W						R/W				R/W							
Reset	0						0		100 III III III III III III III III III									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name												SLOW	CNT					
Type									R/W									
Reset												()					

EN Enable slow down mechanism to slower 2D engine read/write memory speed

RD_BTYP Read request maximum burst type

- 000 burst-8
- 001 burst-4
- 011 single
- others reserved

WR_BTYP Write request maximum burst type

- 100 burst-16
- 011 burst-8
- 010 burst-4
- 000 single
- **SLOW_CNT** Read/write request slow counter. The minimum cycle count between two read/write request.

G2D+0040h G2D ROI Control Register

G2D_ROI_CO

_							U									IN
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ENO	EN1	EN2	EN3							CLR_ REP_ EN		DIS_ BG	TILE_ SIZE	FORC E_TS	CLP_ EN
Type	R/W	R/W	R/W	R/W							R/W		R/W	R/W	R/W	R/W
Reset	0	0	0	0							0		0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				OUT_A	LPHA				OUT_ ALP_ EN				C	CLRFM	Г	
Type				R/	W				R/W					R/W		
Reset				0)				0					0		

ENn Enable the nth layer

CLR REP EN Color replacement enabled.

DIS_BG Disable background color. shows the effect of this register. In linear transform mode, DIS_BG should always be 1'b1.



- **0** Enable background color
- If any of following condition is true, this write request will be ignored 1
 - (1) No layer covered this ROI position
 - (2) Normal font and the bitstream value is zero
 - (3) Source key hit



Figure 20-9. DIS_BG example

- TILE_SIZE ROI scan tile size, only take effect when FORCE_TS is on. Please set zero (8x8) when performing linear transform.
 - 0 4x4 for bitblt. 8x8 for linear transform
 - 8x8 for bitblt. 16x8 for linear transform 1

Force tile size. When this field is off, hardware selects the best tile size automatically. 8x8 FORCE_TS for linear transform. 16x8 for only one layer is enabled.

- 0 Off. Hardware select automatically
- On. Force tile size 1
- CLP EN Clipping window enabled. Pixels out of clipping window will not be written.
- **OUT_ALPHA** Replace written alpha channel value with this field when OUT_ALP_EN is enabled.

OUT ALP EN Output alpha channel replacement enabled.

- CLRFMT Write to memory color format. (Notice: After alpha-blending, the color format is always PARGB, not ARGB)
 - 00001 RGB565
 - 00011 RGB888
 - **01000** ARGB8888 (only for bitblt without alpha-blending)
 - **01001** ARGB8565 (only for bitblt without alpha-blending)
 - **01010** ARGB6666 (only for bitblt without alpha-blending)
 - **01100** PARGB8888
 - 01101 PARGB8565
 - **01110** PARGB6666
 - 10011 BGR888



G2D+0044h G2D W2M Address Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							W2	M_AD	DR[31:	16]						
Type								R/	W W							
Reset								()							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							W2	2M_AD	DR[15	:0]						
Type								R/	Ψ							
Reset								()							

W2M_ADDR Write to memory base address. The address should be 2 byte aligned for RGB565 output and 4 byte aligned for ARGB8888 or PARGB8888. RGB888 output can start at any address.

G2D+0048h G2D W2M Pitch Register

12 10 Bit 15 14 13 11 9 8 7 6 5 4 3 2 0 1 Name рітсн R/W Type Reset 0

PITCH Write to memory pitch in unit of byte. The pitch divided by the output color format byte-per-pixel (bpp) must be equal or greater than the ROI width. If the output bpp is 4, the pitch must be divisible by 4. If the bpp is 2, the pitch must be divisible by 2. If the bpp is 3 (RGB888), the pitch can be any number greater than ROI width*3. The maximum pitch is 0x2000 which indicates the maximum resolution is 2048x2048@ARGB8888.

G2D+004Ch G2D ROI Offset Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										OFS	5_X					
Type										R/	W					
Reset										()					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										OFS	5_Y					
Type										R/	W					
Reset										()					

ROI x offset in unit of pixel. 12-bit signed integer, range: [-2048~2047] OFS X

OFS_Y ROI y offset in unit of pixel. 12-bit signed integer, range: [-2048~2047]

G2D+0050h G2D ROI Size Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name										WII	отн							
Type						R/W												
Reset						0												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name										HEI	GHT							
Type										R/	W							
Reset										()							

G2D_W2M_A

DDR

G2D W2M P **ITCH**

G2D_ROI_OF

S

G2D ROI SI ZE WIDTH Width of ROI window in unit of pixel. 12bit unsigned integer, range: [1, 2048]HEIGHT Height of ROI window in unit of pixel. 12bit unsigned integer, range: [1, 2048]

G2D+0054h G2D ROI Background Color

G2D_ROI_BG CLR

		1								1			1			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				ALF	РНА							RI	EG			
Type				R/	W							R/	′W			
Reset				()							()			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				GRI	EEN							BL	UE			
Type				R/	W							R/	′W			
Reset				()							()			

The color format of background color is PARGB8888.

ALPHA Alpha component of ROI background color

RED Red component of ROI background color

GREEN Green component of ROI background color

BLUE Blue component of ROI background color

G2D+0058h G2D Clipping Minimum Register

G2D_CLP_MI

G2D_CLP_M

AX

Ν

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name										CLP_N	1IN_X							
Type						R/W												
Reset						0												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name										CLP_N	AIN_Y							
Type										R/	W							
Reset										()							

The clipping window is shown in . Clipping window is not supported in SAD function mode.

- **CLP_MIN_X** The minimum value of x coordinate in clipping window, signed 12-bit integer. Range:[-2048~2047]
- **CLP_MIN_Y** The minimum value of y coordinate in clipping window, signed 12-bit integer. Range:[-2048~2047]

G2D+005Ch G2D Clipping Maximum Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name										CLP_N	IAX_X							
Type										R/	'W							
Reset						0												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name										CLP_M	IAX_Y							
Type										R/	Ψ							
Reset										()							





The clipping window is shown in .

- **CLP_MAX_X** The maximum value of x coordinate in clipping window, signed 12-bit integer. Range:[-2048~2047]
- CLP_MAX_Y The maximum value of y coordinate in clipping window, signed 12-bit integer. Range:[-2048~2047]

G2D+0060h G2D Avoid Write Color

G2D_AVO_CL

R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							A	VO_CL	R[31:10	6]						
Type								 R/	Ŵ							
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							Α	VO_CI	. R[15:0)]						
Type								R/	W							
Reset								()							

AVO_CLR When CLR_REP_EN is enabled and write out color is equal to AVO_CLR, the color would be replaced with REP_CLR. The color format of AVO_CLR is the same with ROI color format. The compare operation is done at the last stage as shown in following figure.



Figure 20-10. Color Replacement Stage

G2D+0064h G2D Replaced Color

G2D_REP_CL

																R
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							R	EP_CL	R[31:10	6]						
Type								R/	W							
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							R	REP_CI	. R[15:0)						
Type								R/	W							
Reset								()							

REP_CLR When CLR_REP_EN is enabled and write out color is equal to AVO_CLR, the color would be replaced with REP_CLR. The color format of REP_CLR is the same with ROI color format.



G2D+0068h G2D Write to Memory Offset Register

G2D_W2M_M OFS

-																		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name									V	V2M_N	IOFS _	X						
Type										R/	'W							
Reset																		
Bit	15	14	13	12	11	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$												
Name									V	V2M_N	10FS_`	Y						
Туре										R/	Ψ							
Reset										()							

W2M_MOFS _XThe ROI memory x-offset, signed 12-bit integer. Range: [-2048~2047]W2M_MOFS_YThe ROI memory y-offset, signed 12-bit integer. Range: [-2048~2047]

```
for(y'=0; y'<roi_h; y'++){
for(x'=0; x'<roi_w; x'++){
    wx = x' + w2m_mofs_x;
    wy = y' + w2m_mofs_y;
    if(wx<0 || wy <0){
        skip this pixel;
    }
    waddr = W2M_ADDR + wy * PITCH + wx * BPP;
}
</pre>
```

y

ν

Figure 20-11. ROI Memory Offset

G2D+0070h G2D MW Initial Value Register

G2D_MW_IN

IT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							Μ	W_IN	[T[31:1 (6]						
Type								R	W							
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							Μ	IW_IN	IT[15:0)]						
Type								R	W							
Reset								()							

MW_INIT The initial value of MW for dithering circuit.

G2D_MZ_INI

т



G2D+0074h G2D MZ Initial Value Register

-																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							Μ	IZ_INI	T[31:16	6]						
Туре	RW															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							N	AZ_INI	[T [15:0]						
Туре								R	W							
Reset								()							

MZ_INIT The initial value of MZ for dithering circuit.

G2D+0078h G2D Dithering Control Register G2D_DI_CON

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			DI	_R			DI	_G			DI	_ B			DI_M	10DE
Туре			R/	W			R/	W			R/	′W			R/	′W
Reset			()			()			()			()

DI_RGB Dithering bit for each channel

- **00** Obit dithering
- **01** 1bit dithering
- **10** 2bit dithering
- **11** 3bit dithering

DI_MODEDither mode

- **00** Disable dithering
- **01** Random number algorithm
- **10** Fixed-pattern

G2D+0080h G2D Layer 0 Control Register

G2D_L0_CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		FONT _EN	ID	X					SKEY _EN	RECT _EN					ROT	
Type		R/W	R/	W					R/W	R/W					R/W	
Reset		0	()					0	0					0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	0			
Name				ALF	PHA				ALP_ EN				C	LRFM	Г	
Type				R/	′W				R/W					R/W		
Reset				()				0					0		

FONT_EN Enabled font drawing. If SKEY_EN or RECT_EN is enabled, this register cannot be enabled. When this register is enabled, CLRFMT only supports ARGB8888 or PARGB8888.

- **IDX** Bit-per-pixel for font drawing. If FONT_EN is enabled and ALP_EN is disabled, this register can only be 00.
 - **00** 1 bit index color
 - **01** 2 bit index color
 - **10** 4 bit index color
 - **11** 8 bit index color

SKEY_EN Enable source color key. When FONT_EN or RECT_EN is enabled, this register cannot be enabled. Source key cannot be enabled when CLRFMT is YUYV422.



- **RECT_EN** Fill this layer as constant color which is defined in Ln_SRCKEY. If FONT_EN or SKEY_EN is enabled, this register cannot be enabled. When this register is enabled, CLRFMT does not support YUYV422 color format.
- **ROT** Rotation configuration
 - **000** No rotation
 - **001** Horizontal flip then 90 degree rotation (counterclockwise)
 - 010 Horizontal flip
 - **011** 90 degree rotation (counterclockwise)
 - **100** Horizontal flip then 180 degree rotation (counterclockwise)
 - **101** 270 degree rotation (counterclockwise)
 - **110** 180 degree rotation (counterclockwise)
 - **111** Horizontal flip then 270 degree rotation (counterclockwise)



Figure 20-12. Image of Different Rotation Angles

If original ofs_x, ofs_y is at top-left corner, please move the coordinate by following algorithm: $width = layer_width - 1;$

 $\begin{aligned} height &= layer_height - 1; \\ switch(ROT) \{ \\ case 2: ofs_x += width; \\ break; //Hor_flip \\ case 3: \\ ofs_y += width; \\ break; //90 \ rot (counterclockwise) \\ case 4: \\ ofs_y += height; \\ break; //270 \ rot \\ case 5: ofs_x += height; \\ break; //270 \ rot \\ case 6: ofs_x += width; \\ ofs_y += height; \\ break; //180 \ rot \\ case 7: ofs_x += height; \\ ofs_y += width; \\ break; //Hor_flip \ then \ rot_270 \end{aligned}$

_

ALPHA Constant alpha value for alpha-blending and AA-font.

ALP_EN Enable alpha-blending. AA-font is realized by enable both of FONT_EN and ALP_EN.

CLRFMT Layer color format

00001 RGB565 **00010** UY₀VY₁ (from low to high byte address) **00011** RGB888 **01000** ARGB8888

01001 ARGB8565

© 2015 - 2017 MediaTek Inc.


01010 ARGB6666
01100 PARGB8888
01101 PARGB8565
01110 PARGB6666
10011 BGR888

G2D+0084h G2D Layer 0 Address Register

G2D_L0_ADD

G2D_L0_PIT

СН

R

				_				_				_	_			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								ADDR	[31:16]							
Type		R/W														
Reset		0														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								ADDR	[15:0]							
Type								R/	Ψ							
Reset								()							

ADDR Layer 0 base address. The address should be 2 byte aligned for RGB565 output and 4 byte aligned for ARGB8888, PARGB8888 or YVU422. RGB888 color format can start at any address.

G2D+0088h G2D Layer 0 Pitch Register

																~		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name				РІТСН														
Type									R/	W								
Reset			0															

PITCH Layer 0 pitch in unit of byte, but the unit is pixel number when FONT_EN is enabled. The pitch divided by byte-per-pixel (bpp) of color format must be equal or greater than the width. If the bpp is 4, the pitch must be divisible by 4. If the bpp is 2, the pitch must be divisible by 2. If the bpp is 3 (RGB888), the pitch can be any number greater than width*3. The maximum pitch is 0x2000 which indicates the maximum resolution is 2048x2048@ARGB8888.

G2D	+00	8Ch	G2D	Lay	er O	Offse	et Re	giste	r				(G2D_	_LO_	OFS			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name										OFS	S_X								
Type						R/W													
Reset						0													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name										OFS	S_Y								
Type										R/	′W								
Reset										()								

OFS_X	ROI x offset in unit of pixe	. 12-bit signed integer, range:	[-2048~2047]
-------	------------------------------	---------------------------------	--------------

OFS_Y ROI y offset in unit of pixel. 12-bit signed integer, range: [-2048~2047]



G2D+0090h G2D Layer 0 Size Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name										WI	DH							
Type										R/	W							
Reset						0												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name										HEI	GHT							
Type					R/W													
Reset					0													

Width of Layer 0 window in unit of pixel. 12bit unsigned integer, range: [1, 2048] WIDTH **HEIGHT** Height of Layer Owindow in unit of pixel. 12bit unsigned integer, range: [1, 2048]

G2D+0094h G2D Layer 0 Source Key

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Name SRCKEY[31:16] R/W Type Reset 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 Name SRCKEY[15:0] Type R/W Reset 0

SRCKEY If SKEY_EN is enabled, this field represents source key color. If FONT_EN is enabled, this filed represents foreground color. If RECT_EN is enabled, this field represents the constant color for rectangle fill. The color format is the same as CLRFMT in G2D_L0_CON.

G2D_L0_SIZ F

G2D_L0_SRC

KEY



21. Multimedia Subsystem Configuration

21.1. Introduction

The multimedia subsystem contains the multimedia controller, multimedia data path(MDP) and display (DISP). The multimedia controller includes direct memory access and multimedia configuration. MDP is the time sharing pipeline data flow controller to process resizing and rotation by memory access. The display pipeline outputs pixels to display interface with overlay, color enhancement, adaptive ambient light processing.

21.1.1. Features

The multimedia subsystem has the following features:

- APB bus control.
- Multimedia Data Path. It has one read DMA, one resizer, and one write rotator.
- 2D accelerator engine to enhance MMI display and gaming experiences .
- Display pipe line with overlay, color engine, adaptive ambient light processing and display interface controller.

Supports adaptive ambient light processing for backlight power saving and sunlight visibility improvement



21.2. Block diagram

Figure 21-1. Multimedia Subsystem Block Diagram



21.3. Register definition

Address	Name	Width	Register Function
A0480000	<u>RESIZER_PATH</u> _ <u>SEL</u>	32	MDP Resizer In/Out Selection
A0480004	<u>COLOR_PATH_</u> <u>SEL</u>	32	MDP Color In/Out Selection
A0480008	<u>ROTDMA_PATH</u> _ <u>SEL</u>	32	MDP Rotator In/Out Selection
A048000C	APB_OPT_SEL	32	APB buffer enable Selection
A0480010	DSIO_SEL	32	DSI/ DBI interface selection
A0480014	CG_1ST_CON0	32	CG_1ST_CON0
A0480018	CG_1ST_SET0	32	CG_1ST_SET0
A048001C	CG_1ST_CLR0	32	CG_1ST_CLR0
A0480020	HW_CG_DIS_C ONO	32	HW_CG_DIS_CON0
A0480024	HW_CG_DIS_S ETO	32	HW_CG_DIS_SET0
A0480028	HW_CG_DIS_C LRO	32	HW_CG_DIS_CLR0

Module name: MMSYS_CONFIG Base address: (+A0480000h)

A0480000 RESIZER PAT MDP Resizer In/Out Selection

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															RESIZER_ UT_SEL	
Туре															RW	
Reset															0	0

Bit(s)	Name	Description
1:0	RESIZER_OUT_SEL	Resizer output selection
		0: output to Rotator 1: output to Color

A0480004 COLOR_PATH SEL MDP Color In/Out Selection

0000011

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											COLO	R_IN_			COLO	R_OU

© 2015 - 2017 MediaTek Inc.

Page 321 of 580



						SI	EL		T_5	SEL
Туре						RW			R	W
Reset						0	1		0	1

Bit(s)	Name	Description
5:4	COLOR_IN_SEL	Color input selection
		0: input from Resizer 1: input from LCD
1:0	COLOR_OUT_SEL	Color output selection 0: output to Rotator 1: output to LCD

A04800	008	<u>ROTI</u> <u>H_SI</u>	DMA EL	<u>PAT</u>	MDP	Rota	tor In	n/Out	Selec	tion				(0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									-		ROTA N_	TOR_I SEL				
Туре																
Reset																

Bit(s)	Name	Description
5:4	ROTATOR_IN_SEL	Rotator input selection O: input from Resizer 1: input from Color

A048000C <u>APB_OPT_SEL</u> APB buffer enable Selection

Bit Name Type Reset Bit APB_ BUFF Name ER_E Ν RW Туре Reset

Bit(s)	Name	Description
0	APB_BUFFER_EN	APB buffer enable selection 0: apb buffer NOT enable 1: apb buffer enable

A0480	<u>DSI0</u>	<u>.</u>	DSI/ DBI interface selection										0000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DSI0

© 2015 - 2017 MediaTek Inc.

Page 322 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



								_SEI
Туре								RW
Reset								0

Bit(s)	Name	Description
0	DSI0_SEL	interface output selection
		0: output to DBI
		1: output to DSI

A0480014 CG_1ST_CON0 CG_1ST_CON0

Bit Name CG_1ST_CON0[31:16] Туре RW Reset Bit Name CG_1ST_CON0[15:0] Туре RW Reset

Bit(s) Name

31:0 CG_1ST_CON0

Description hardware cg 1st configuration 0: set dsi free run clock on

1: set dsi free run clock gated

A0480018 CG_1ST_SET0 CG_1ST_SET0

Bit Name CG_1ST_SET0[31:16] Туре RW Reset Bit Name CG_1ST SET0[15:0] Туре RW Reset

Bit(s)	Name	Description
31:0	CG_1ST_SET0	hardware cg 1st set
		0: no effect 1: set dsi free run clock gated

A048001C CG_1ST_CLR0 CG_1ST_CLR0

Bit 25 24 23 22 Name CG_1ST_CLR0[31:16] Type RW Reset Bit Name CG 1ST CLR0[15:0] Type RW Reset

Bit(s)	Name	Description
31:0	CG_1ST_CLR0	hardware cg 1st clear
		0: no effect 1: enable DSI freen run clock

© 2015 - 2017 MediaTek Inc.

Page 323 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



A04800	0020 <u>HW_CG_DIS_</u> HW_CG_DIS_CON0												0000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		HW_CG_DIS_CON0[31:16]														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							HW_C	G_DIS	_CON	0[15:0]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	HW_CG_DIS_CON0	hardware cg dis configuration
		0: enable HW DCM
		1: disable HW DCM
		bit 0: lcd engine clock
		bit 1: resizer
		bit 2: rotdma
		bit 3: caminf
		bit 4: pad2cam
		bit 5: g2d
		bit 6: mm_color
		bit 7: aal
		bit 8: dsi engine clock
		bit 9: gmc
		bit 10: dsi interface clock

A0480024 <u>HW_CG_DIS</u> HW_CG_DIS_SET0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		HW_CG_DIS_SET0[31:16]														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							HW_C	G_DIS	_SET()[15:0]						
Туре								R	N							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	HW_CG_DIS_SET0	hardware cg dis set
		0: no effect
		1: disable HW DCM
		bit 0: lcd engine clock
		bit 1: resizer
		bit 2: rotdma
		bit 3: caminf
		bit 4: pad2cam
		bit 5: g2d
		bit 6: mm_color
		bit 7: aal
		bit 8: dsi engine clock
		bit 9: gmc
		bit 10: dsi interface clock





A0480	028	<u>HW</u> CLR(<u></u>)	015_	HW_	CG _1		0000000								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							HW_C	G_DIS	_CLR0	[31:16]]					
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HW_CG_DIS_CLR0[15:0]															
Туре								R	W	-	-			-		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Nan	ne			Descr	iption	l									
31:0	HW.	_CG_D	IS_CLI	RO	hardw O: no e 1: enab bit 0: k bit 1: re bit 2: ro bit 3: c bit 4: p bit 5: g bit 6: n bit 7: a	vare c ffect le HW cd engi esizer otdma aminf ad2can 2d nm_co al	g dis c DCM ne cloo n lor	lear k								

bit 8: dsi engine clock bit 9: gmc bit 10: dsi interface clock

INV CC DIS

Page 325 of 580



22. LCD display

22.1. General Description

MT2533 contains a versatile LCD controller which is optimized for multimedia applications. This controller supports many types of LCD modules and contains a rich feature set to enhance the functionality. These features are:

- Up to 320 x 320 resolution with 30fps by DBI serial interface, 480x320 resolution with 30fps by DSI interface
- Supports read frame buffer format: RGB565, RGB888, ARGB8888, PARGB8888, ARGB6666, PARGB6666, YUYV422, index-4, index-2 and index-1 color.
- Supports output pixel format: 16-bpp (RGB565), 18-bpp (RGB666) and 24-bpp (RGB888) LCD modules.
- Supports 4 Layers overlay with individual color depth, window size, vertical and horizontal offset, source key, dither and alpha value.
- Supports DBI serial interface:
 - data-pin interface: 4-wire mode, 3-wire mode, single a0 mode, start byte mode, CS stay low mode
 - Dual edge 2-data-pin interface
- Supports DSI interface output. (for detail about DSI, please read DSI data sheet)



22.1.1. Block diagram



Figure 22-1. LCD Bblock Ddiagram



Figure 22-2. Two kinds of usages of overlay& PQ can be configured by different settings.



22.1.2. LCD Operating States

Below is a state diagram detailing the various states of the LCD controller. State transitions depend on

the current hardware trigger and tearing settings. Please consult for detailed explanations.



Figure 22-3. LCD State Transitions

Table 22-1. LCD controller internal sta

State	Action	Exit State	Exit Condition	IRQ	LCD_STA
IDLE	LCD is idle	If $hw_trig_en = 1$,	LCD_START.START has been	No IRQ	0x00
		then A;	changed to 0 from 1.		
		If te_en = 1			
		and te_mode = 1,			
		then D;			
		If te_en = 1 and te_mode			
		= 0, then B;			
		Else C;			
WAIT	LCD is waiting for	If te_en = 0 and te_mode	Received hardware trigger	HWTRIG	0x24
HWTRIG	a hardware trigger	= 0, then E;	signal.		
	signal from another	If te_en = 1, and te_mode			
	engine.	= 1, then F;			
		Else G;			
WAIT	LCD is waiting for	Always H	LCD has detected a vertical sync	VSYNC	0x28
VSYNC	a vertical sync		signal with length specified in		
	signal from the		the tearing register		
	LCM				
WAIT	If te_mode = 0 , then	Always I	If te_mode = 0, then LCD must	SYNC	0x30
HSYNC	LCD is waiting for		receive a tearing edge and must		

© 2015 - 2017 MediaTek Inc.





	a tearing edge;		wait for a period of time;		
	If te_mode = 1, then		If te_mode = 1, then LCD must		
	LCD horizontal		wait for a certain number of		
	sync signals;		horizontal sync signals.		
REGISTER	LCD is transferring	If command queue is	LCD will transition in 1T	REG_CPL	0x20
	register values to its	enabled then J;			
	double registers for	Else K;			
	use.				
COMMAND	LCD is transferring	Always L	After LCD has finished	CMDQ_CPL	0x23
	command queue		transferring all command queue		
	data to the LCM		data.		
DATA	LCD is transferring	If hw_trig_en = 1, then	After LCD has finished	CPL	0x21
	ROI data to the	WAIT_HWTRIG;	transferring all ROI data to the		
	LCM	If te_repeat = 1, then	LCM.		
		WAIT_VSYNC or			
		WAIT_HSYNC;			
		Else IDLE:			

22.1.3. Serial Interface Modes

1-data-pin, 4 wire mode (CS, CK, DA, A0)

There is a dedicated pin for command/data indication.





3-wire mode (CS,CK,DA)

When there is no dedicated pin for command/data indication, command/data indication must be transmitted by the LSDA pin. It is called as 3-wire mode. A0 signal is transmitted first in every transaction under this mode.

CS										
SLCK										
LSDA	 A0	D7	D6	D5	D4	D3	D2	D1	D0	

Single A0 mode

During the frame data transmission, the command/data indication is always data. Single A0 mode is to reduce the unnecessary transmission of the repeated A0 (command/data indication). In single A0 mode, frame data transactions only transmit A0 once, which is in the very first transaction.



CS Stay Low mode

When transmitting pixel data in the CS Stay Low Mode, instead of asserting CS (chip select) signal after completing every single transmission of every pixel, the CS is asserted only after the whole frame pixel data transmission completes. This can reduce the time spent on the CS setup and hold time.



Start Byte mode

In start byte mode, every time CS goes low, serial interface transmit start byte first before sending command or data.

CS										
SLCK										
LSDA	 Start byte (8 bit)	D7	D6	D5	D4	D3	D2	D1	D0	
LSA0										



Start Byte mode with CS stay low mode

Start byte is always sent when CS goes low; therefore, when combined with CS stay low mode, during the whole frame data transmission, start byte is sent only in the very first transaction.

cs										
SLCK										
LSDA	Start byte (8 bit)	D7	D6	D5	D4	D3	D2	D1	D0	D7
LSA0										

2-Data-Pin mode

Pixel data is transmitted in 2-data-pin protocol instead of in the original 1-data-pin way. MT6250 only supports 2data-pin protocol with 3-Wire Mode (no dedicated cmd/data indication wire). It is because in the 2-data-pin protocol in MT6250, the additional data pin is actually the original cmd/dat indication wire. As you can see from the figure below, because there is no dedicated cmd/data indication wire anymore, the 2 data pins have to transmit the cmd/dat information ahead of the pixel data bits in every transmission. This overhead can be greatly reduced if the Single A0 Mode is turned on.

CS										
SLCK										
LSDA	 A0	D15	D14	D13	D12	D11	D10	D9	D8	
LSA0	 A0	D7	D6	D5	D4	D3	D2	D1	D0	



22.2. LCD registers definition

Module name: LCD Base address: (+A0450000h)

Address	Name	Width	Register Function
A0450000	LCD_STA	32	LCD interface status register LCD interface status register
			LCD Interface Interrupt Enable Register
A0450004	LCD_INTEN	16	This register controls which interrupts will be issued by the LCD Interface. Each bit enable the corresponding interrupt listed in LCD_INTSTA
			LCD Interface Interrupt Status Register
A0450008	<u>LCD INTSTA</u>	16	This register indicates which interrupt has been issued by the LCD Interface. Writing 0 will clear a register bit. Writing 1 does nothing.
A045000C		16	LCD Interface Frame Transfer Register
A045000C	LCD_START	10	This register resets and starts the LCD Interface.
A0450010		16	LCD Parallel/Serial Interface Reset Register
A0450010		10	Ths register controls the reset pin of all connected external LCM.
A04E0019		22	LCD Serial Interface Pixel Data Configuration Register
AU45UU18	LCD_SIF_PIX_CON	32	This register controls the pixel transaction of serial interface
10150010		22	LCD Serial Interface 0 Timing Register
A045001C	LCD_SIF_TIMING0	32	This register controls the waveform timing of the serial LCM interface 0
10150000		22	LCD Serial Interface 1 Timing Register
A0450020	LCD SIF TIMINGI	32	This register controls the waveform timing of the serial LCM interface 1
10150000		22	LCD Serial Interface Configuration Register
AU45UU28	LCD_SCINF	32	This register has settings for connected LCD-C LCM.
10450020		22	LCD Serial Interface Chip Select Register
A045002C	LCD SCNF CS	32	This register controls the chip selects for connected LCD-C LCM.
40450040		22	LCD Sync LCM Size Register
AU45UU48	LCD SYNC LCIVI SIZE	32	Set the current LCM VTT and HTT timing parameters
10150010		22	LCD Sync Counter Register
A045004C	LCD_SYNC_CNT	32	TE current scanline and stop line settings
			LCD Tearing Control Register
A0450050	LCD_TECON	32	This register configures the LCD response to the frame sync (tearing)
			signal sent from the LCM.
A0450080	LCD ROICON	32	LCD Region of Interest Control Register
			This register contains settings used for the Region of Interest.
A0450084	LCD WROIOFS	32	LCD Region of Interest Window Offset Register
			Specify the offset of the Region of Interest
			LCD Region of Interest Command Address Register
AU450088	LCD WROICADD	32	Specify which address to send commands. Each LCM has a defined address offset.
			LCD Region of Interact Data Address Register
A045008C	LCD WROIDADD	32	Specify which address to send data. Each LCM has a defined address

© 2015 - 2017 MediaTek Inc.

Page 332 of 580



Address	Name	Width	Register Function
			offset.
A0450090	LCD WROISIZE	32	LCD Region of Interest Size Register
			Specify the size of the Region of Interest
A045009C	LCD WROI BGCLR	32	LCD Region of Interest Background Color Register
			LCD Laver 0 Window Control Register
A04500B0	LCD_LOWINCON	32	LO setttings
A04500B4	LCD_LOWINKEY	32	LCD Layer 0 Color Key Register
A04500B8	LCD LOWINOFS	32	LCD Layer 0 Window Display Offset Register
A04500BC	LCD_LOWINADD	32	LCD Layer 0 Window Display Start Address Register
A04500C0	LCD_LOWINSIZE	32	LCD Layer 0 Window Size
A04500C8	LCD_LOWINMOFS	32	LCD Layer 0 Memory Offset
A04500CC	LCD LOWINPITCH	16	LCD Layer 0 Memory Pitch
A04500F0		32	LCD Layer 1 Window Control Register
10430020		52	L1 settings
A04500E4	LCD L1WINKEY	32	LCD Layer 1 Color Key Register
A04500E8	LCD_L1WINOFS	32	LCD Layer 1 Window Display Offset Register
A04500EC	LCD_L1WINADD	32	LCD Layer 1 Window Display Start Address Register
A04500F0	LCD L1WINSIZE	32	LCD Layer 1 Window Size
A04500F8	LCD_L1WINMOFS	32	LCD Layer 1 Memory Offset
A04500FC	LCD_L1WINPITCH	16	LCD Layer 1 Memory Pitch
A0450110	LCD_L2WINCON	32	LCD Layer 2 Window Control Register L2 settings
A0450114	LCD_L2WINKEY	32	LCD Layer 2 Color Key Register
A0450118	LCD_L2WINOFS	32	LCD Layer 2 Window Display Offset Register
A045011C	LCD L2WINADD	32	LCD Layer 2 Window Display Start Address Register
A0450120	LCD_L2WINSIZE	32	LCD Layer 2 Window Size
A0450128	LCD L2WINMOFS	32	LCD Layer 2 Memory Offset
A045012C	LCD_L2WINPITCH	16	LCD Layer 2 Memory Pitch
A0450140	LCD L3WINCON	32	LCD Layer 3 Window Control Register L3 settings
A0450144	LCD L3WINKEY	32	LCD Layer 3 Color Key Register
A0450148	LCD_L3WINOFS	32	LCD Layer 3 Window Display Offset Register
A045014C	LCD_L3WINADD	32	LCD Layer 3 Window Display Start Address Register
A0450150	LCD L3WINSIZE	32	LCD Layer 3 Window Size
A0450158	LCD_L3WINMOFS	32	LCD Layer 3 Memory Offset
A045015C	LCD_L3WINPITCH	16	LCD Layer 3 Memory Pitch



Address	Name	Width	Register Function
A0450270	LCD_SIF_STR_BYTE_CON	32	LCD SIF Start Byte Configuration Register
A0450278	LCD_SIF_WR_STR_BYTE	32	LCD SIF Write Start Byte Value
A045027C	LCD SIF RD STR BYTE	32	LCD SIF Read Start Byte Value
A0450300	LCD_SIF_PAD_INPUT_SEL ECT	32	LCD serial pad selection
A0450400	LCD TABLE INDEX 0 1	32	LCD INDEX Mode 0_1
A0450404	LCD_TABLE_INDEX_2_3	32	LCD INDEX Mode 2_3
A0450408	LCD_TABLE_INDEX_4_5	32	LCD INDEX Mode 4_5
A045040C	LCD TABLE INDEX 6 7	32	LCD INDEX Mode 6_7
A0450410	LCD TABLE INDEX 8 9	32	LCD INDEX Mode 8_9
A0450414	LCD_TABLE_INDEX_a_b	32	LCD INDEX Mode a_b
A0450418	LCD TABLE INDEX c d	32	LCD INDEX Mode c_d
A045041C	LCD_TABLE_INDEX_e_f	32	LCD INDEX Mode e_f
A0450F80	LCD_SCMD0	32	LCD Serial Interface Command Port0 This register allows software to directly write or read to Serial Interface.
A0450F90	LCD_SDAT0	32	LCD Serial Interface Data Port0 This register allows software to directly write or read to Serial Interface.
A0450FA0	LCD_SCMD1	32	LCD Serial Interface Command Port1 This register allows software to directly write or read to Serial Interface.
A0450FB0	LCD SDAT1	32	LCD Serial Interface Data Port1 This register allows software to directly write or read to Serial Interface.

A0450000 LCD_STA

LCD interface status register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								main _idle		GMC	BUSY	WAIT _SYN C				RUN
Туре								RU		RU	RU	RU				RU
Reset								1		0	0	0				0

Bit(s)	Mnemonic	Name	Description
8		main_idle	0: maincon is not idle 1: maincon is idle
6		GMC	LCD is currently sending a read/write GMC request
			0: not sending GMC request 1: is sening GMC request
5		BUSY	LCD interface is busy.
			0: LCD is not busy 1: LCD may be in the process of waiting for a hardware trigger signal, waiting for tearing signal, sending commands to command queue, or writing pixels to LCM

© 2015 - 2017 MediaTek Inc.

Page 334 of 580



Bit(s)	Mnemonic	Name	Description
4		WAIT_SYNC	LCD is waiting for LCM tearing-free sync signal
			0: not waiting TE signal 1: is waiting TE signal
0		RUN	LCD Interface Transfer Bit
			0: LCD Interface is currently not transferring command/pixel data to the external LCM 1: LCD Interface is currently transferring command/pixel data to the external LCM.

A04500	004	LCD_	INTE	EN	LCD	Inter	face I	nterr	upt E	nable	Regi	ster				0000	
D:+	15	14	19	19	11	10	0	0	7	G	Б	4	2	9	1	Ο	ł

Ы	15	14	15	12	11	10	9	ð	1	0	3	4	3	2	1	0
Name										APB_ TIME OUT	SYNC					CPL
Туре										RW	RW					RW
Reset										0	0					0

Bit(s)	Mnemonic	Name	Description
6		APB_TIMEOUT	CPU accessing LCD time out interrupt enable 0: Disable Interrupt 1: Enable Interrupt
5		SYNC	TE Sync Interrupt Enable O: Disable Interrupt 1: Enable Interrupt
0		CPL	Frame Complete Interrupt Enable 0: Disable Interrupt 1: Enable Interrupt

A0450008	LCD INTSTA	LCD Interface Interrupt Sta	atus Register	0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										APB_ TIME OUT	SYNC					CPL
Туре										A1	A1					A1
Reset										0	0					0

Bit(s)	Mnemonic	Name	Description
6		APB_TIMEOUT	CPU accessing LCD time out interrupt
			0: No Interrupt 1: Indicates the CPU access LCD time out
5		SYNC	TE Sync Interrupt
			0: No Interrupt 1: Indicates the LCD Interface has received a TE sync signal from the LCM
0		CPL	Frame Complete Interrupt
			0: No Interrupt 1: Indicates a frame has been completely transferred to the LCM.



A0450	00C	LCD_	STA	<u>RT</u>	LCI Tra) Inte nsfer	rface Regi	Fran ster	1e							0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STAR T															INT_ RESE T
Туре	RW	W													RW	
Reset	0															0
Bit(s)	Mner	nonic	Name			De	script	ion								
15			STAR	Т		LC	D Inte	erface	Start I	Bit						
						0: N 1: E	No acti Cnable 1	on the LCI) Interf	face.						
0			INT_	RESET		LC	D Inte	rface	Softwa	are Re	eset Bi	t				
						0: N 1: R con	No actio Ceset the figurat	on le LCD ion reg	Interfa jisters c	ce. Thi or com	s does mand q	not res ueue.	et the I	LCD Int	terface	Ĵ

 A0450010
 LCD RSTB
 LCD Parallel/Serial Interface Reset Register
 0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RSTB
Туре																RW
Reset																1

Bit(s) Mne	monic Name	Description	
0	RSTB	LCD-B/LCD-C Reset Signal	
		Directly controls the LCM Reset Pin	

A0450018 <u>LCD_SIF_PIX_</u>LCD Serial Interface Pixel Data Configuration <u>CON</u>______Register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIF1_ CS_S TAY_ LOW	SIF1_ SING LE_A 0	SIF1_ PARA _2PI N	SIF1_ PIX_2 PIN		SIF1_	_2PIN_	_SIZE	SIFO_ CS_S TAY_ LOW	SIFO_ SING LE_A 0	SIFO_ PARA _2PI N	SIFO_ PIX_2 PIN		SIF0_	_2PIN_	_SIZE
Туре	RW	RW	RW	RW			RW		RW	RW	RW	RW			RW	
Reset	0	0	0	0		0	0	0	0	0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
15		SIF1_CS_STAY_LO W	Enable the CS_Stay_Low mode for frame pixel data transmission in both 1-data-pin and 2-data-pin protocol
14		SIF1_SINGLE_A0	Enable the Single AO mode for frame pixel data transmission in 1-data-pin or 2-data-pin protocol. This bit only takes effect when the 3-wire mode is enabled.
13		SIF1_PARA_2PIN	Enable 2-data-pin parameter protocol not recommend to use
12		SIF1_PIX_2PIN	Enable 2-data-pin protocol
10:8		SIF1_2PIN_SIZE	Interface size of Serial interface 0 in 2-data-pin protocol. This size configuration takes effect only when data is actually transmitted in 2-data-pin protocol. Each transaction would be transmitted in bit specified as field description below.

© 2015 - 2017 MediaTek Inc.



_

Bit(s)	Mnemonic	Name	Description
			010: 16 bits 011: 18 bits 100: 24 bits 110: 12 bits
7		SIF0_CS_STAY_LO W	Enable the CS_Stay_Low mode for frame pixel data transmission in both 1-data-pin and 2-data-pin protocol
6		SIF0_SINGLE_A0	Enable the Single A0 mode for frame pixel data transmission in 1-data-pin or 2-data-pin protocol. This bit only takes effect when the 3-wire mode is enabled.
5		SIF0_PARA_2PIN	Enable 2-data-pin parameter protocol not recommend to use
4		SIF0_PIX_2PIN	Enable 2-data-pin protocol
2:0		SIF0_2PIN_SIZE	Interface size of Serial interface 0 in 2-data-pin protocol. This size configuration takes effect only when data is actually transmitted in 2-data-pin protocol. Each transaction would be transmitted in bit specified as field description below.
			010: 16 bits 011: 18 bits 100: 24 bits 110: 12 bits

A045001C LCD SIF IIMI LCD Serial Interface 0 Timing Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										C	SS			CS	SH	
Туре										R	W			R	W	
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		RD	1ST			RD2	2ND			WR	1ST			WR	2ND	
Туре	RW			RW			RW				RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:20		CSS	chip select setup time
19:16		CSH	chip select hold time
15:12		RD1ST	The first phase timing of LSCK when read transfer
11:8		RD2ND	The second phase timing of LSCK when read transfer
7:4		WR1ST	The first phase timing of LSCK when write transfer
3:0		WR2ND	The second phase timing of LSCK when write transfer

10450090	LCD_SIF_	TIMI	0000000
AU43UU2U	NG1	LCD Serial Interface 1 11ming Register	0000000

-																-
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										C	SS			CS	ЯH	
Туре										R	W			R	W	
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		RD	1ST			RD2	2ND			WR	1ST			WR	2ND	
Туре	RW			RW			RW				RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Mnemonic	Name	Description
23:20		CSS	chip select setup time
19:16		CSH	chip select hold time
15:12		RD1ST	The first phase timing of LSCK when read transfer
11:8		RD2ND	The second phase timing of LSCK when read transfer
7:4		WR1ST	The first phase timing of LSCK when write transfer
3:0		WR2ND	The second phase timing of LSCK when write transfer

A0450	028	LCD_	SCN	F	LCD	Seria	I Inte	rface	Confi	igura	tion F	Regist	er		1000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								SIF_ HW_ CS								
Туре								RW								
Reset								0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIF1_ DIV2	SIF1_ SCK_ DEF	SIF1_ 1ST_P OL	SIF1_ SDI	SIF1_ 3WIR E	SI	IF1_SIZ	ZE	SIFO_ DIV2	SIFO_ SCK_ DEF	SIFO_ 1ST_P OL	SIFO_ SDI	SIFO_ 3WIR E	SI	FO_SI	ZE
Туре	RW	RW	RW	RW	RW		RW		RW	RW	RW	RW	RW		RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
24		SIF_HW_CS	Hardware controls serial interface chip select. 0: the chip select of serial interface is controlled by software by manipulating register LCD_SCNF_CS 1: the chip select of serial interface is controlled by hardware.
15		SIF1_DIV2	Slow down the serial interface 1 timing 0: Disable 1: Enable
14		SIF1_SCK_DEF	The default value of LSCK for serial interface 1 when not transfer data 0: The default of LSCK is low 1: The default of LSCK is high
13		SIF1_1ST_POL	The first phase polarity of LSCK for serial interface 1 0: The first phase of LSCK is low 1: The first phase of LSCK is high
12		SIF1_SDI	Set to 1 to read data from LSDI pin, otherwise LCD will use the bi-directional LSDA pin
11		SIF1_3WIRE	Enable 3 wire mode of serial interface 1. Serial interface will transfer an A0 bit before transferring the MSB of each transcation
10:8		SIF1_SIZE	Interface size of Serial interface 1. Each transaction will transmit this many bits. 000: 8bits 001: 9bits 010: 16bits 011: 18bits 100: 24bits 101: 32bits
7		SIF0_DIV2	Slow down the serial interface 0 timing 0: Disable 1: Enable
6		SIF0_SCK_DEF	The default value of LSCK for serial interface 0 when not transfer data 0: The default of LSCK is low

© 2015 - 2017 MediaTek Inc.

Page 338 of 580

Bit(s)	Mnemonic	Name	Description
			1: The default of LSCK is high
5		SIF0_1ST_POL	The first phase polarity of LSCK for serial interface 0 0: The first phase of LSCK is low 1: The first phase of LSCK is high
4		SIF0_SDI	Set to 1 to read data from LSDI pin, otherwise LCD will use the bi-directional LSDA pin
3		SIF0_3WIRE	Enable 3 wire mode of serial interface 0. Serial interface will transfer an A0 bit before transferring the MSB of each transcation
2:0		SIF0_SIZE	Interface size of Serial interface 0. Each transaction will transmit this many bits. 000: 8bits 001: 9bits 010: 16bits 011: 18bits 100: 24bits 101: 32bits

A045002C <u>LCD_SCNF_CS</u> LCD Serial Interface Chip Select Register

0000003

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															CS1	CS0
Туре															RW	RW
Reset															1	1

Bit(s)	Mnemonic Name	Description
1	CS1	Directly control the value of the Chip Select pin LSCE1. This bit takes effect only when LCD_SIF_CON.SIF_HW_CS=0.
0	CS0	Directly control the value of the Chip Select pin LSCE0. This bit takes effect only when LCD_SIF_CON.SIF_HW_CS=0.



 $RD_2ND = (LCD_SIF0_TIMING.RD_2ND^*(LCD_SIF_CON.SIF0_DIV2+1)) + 1;$ All the above parameter are in unit of Icd working clock cycle time, 9.615384ns.

Figure 22-4. LCD serial interface read timing diagram

Page 339 of 580





Figure 22-5. LCD serial interface read waveform example



All the above parameter are in unit of Icd working clock cycle time, 9.615384ns.

Figure 22-6. LCD serial interface write timing diagram

© 2015 - 2017 MediaTek Inc.

Page 340 of 580





CSHW = 2 cycles when transfer pixel data. CSHW = 4 cycles when transfer commands. One cycle = 9.615384ns.

Figure 22-7. LCD serial interface write waveform example

Tearing Control

When moving pictures are played, LCD controller must be synchronized to LCM scanning timing to prevent tearing on screen. The LCD controller provides two methods to synchronize to LCM, and one time-out counter to get LCM scanning speed.

The first synchronous method is "hardware TE" mode. In this mode, LCD controller can be programmed to wait certain time interval after LCM TE signal is received, and then starts to update LCM.

The second synchronous method is "read scan line" mode, which doesn't need to connect TE signal from LCM to LCD controller. Instead, this mode uses reading LCM current scan line to synchronize to LCM scanning.

If we know the LCM scanning speed and LCM current scan line, we can use a counter to synchronize to LCM, and wait a proper time to start transferring to prevent tearing. "Read scan line" mode provides the capability to read LCM current scan line. And the time-out counter provides the capability to get the LCM scanning speed.

Sync Mode 0: "Hardware TE" mode

In sync mode = 0, LCD will start to transfer data to LCM after receiving TE signal plus counting a set number of horizontal sync lines. The LCM scanning time of each horizontal sync line is set by LCD_SYNC_LCM_SIZE.HTT, which indicates how long a LCM horizontal line is in units of 16*T, where T is the cycle time of LCD working clock. Cycle time is 9.615384 ns (104MHz). After receiving a TE edge, LCD will count LCD_SYNC_CNT.WAITLINE number of lines and then begin updating the new frame to the LCM. To use this mode, please follow these steps:

- Set LCD_TECON.SYNC_MODE = 0 and LCD_TECON.SYNC_EN = 1
- Set LCD_SYNC_LCM_SIZE.HTT to the correct value. See for more information on this. Also see below "HTT Calibration" section for more information on this.
- Set LCD_SYNC_CNT.WAITLINE to the number of lines you wish to wait before updating the LCM.
- Set other registers (ROI, Layer, etc.) and start the LCD controller by setting LCD_START.START = 1 (from 0).







Figure 22-8. SYNC_MODE = 0

Sync Mode 1: "Read scan line" mode

In sync mode 1, LCD will not use the TE pin to detect the LCM scan line position. Instead, software must read the LCM scan line from the LCM register. When software reads a specified port, LCD will interpret this and automatically begin its internal TE counter at the read LCM scan line position. Scan line 0 indicates the beginning (the first edge, either rising or falling edge) of VSYNC as shown in . The LCD ROI begins during the V active region (vact).



Figure 22-9. LCM Scan Line Timing



Typically, the scan line register is divided into 2 parameters (each parameter is 1 byte) and 1 dummy read. To read the current LCM scan line, software uses the following steps: (assume the LCM is on Serial CSO)

- 1. Set LCD_TECON.SYNC_MODE = 1 and LCD_TECON.SYNC_EN = 1
- 2. Set LCD_SYNC_LCM.VTT size to the number of LCM vertical total lines including blanking.
- 3. Set LCD_SYNC_LCM.HTT to the correct timing parameter. See below "HTT Calibration" section for more information on this.
- 4. Set LCD_SYNC_CNT.WAITLINE to the LCM scan line number where you wish to start updating the frame.
- 5. Start the LCD by setting LCD_START.START = 1 (from 0).
- 6. Write "read scan line command" to LCD_SCMD0.
- 7. If the LCM needs a dummy read, then read LCD_SDAT0. This step can be skipped if no dummy read is required.
- 8. Read port LCD_SDAT0_SYNC0 to latch the first parameter of LCM current scan line into LCD internal counter.
- 9. Read port LCD_SDAT0_SYNC1 to latch the second parameter into the LCM internal counter and begin the TE counter. SW must use an 8 bit read for this parameter or else the top byte will be covered. If the interface size is greater then 8/9 bits and there is only 1 parameter to read, the SW may skip step 7 and only use step 8. In this case, SW may use a 16 or 32 bit read to this port.

In , the LCM has 240 total horizontal lines including blanking. Assume we want LCD to begin updating at Point A because the partial update begins at this point. In this case, we should set VTT = 240 and WAITLINE = 3. When SW takes steps 6 and 7 above, assume the returned value is Point B. This means the TE internal counter will count up to Line 239 and loop back to 0. The counter will count until Point A is reached and then begin updating the LCM. Note that Line 0 is typically not within the active LCM region.



Figure 22-10. TE Scan Line Example



Table 22-2. LCD TE Ports

Name	Function
LCD_SDAT*_SYNC0	Latches the first parameter of the LCM current scan line into the TE counter. The first parameter must be the high byte of the LCM current scan line.
LCD_SDAT*_SYNC1	Latches the second parameter of the LCM current scan line into the TE counter and begin the counter.
LCD_SDAT*_HTT	Read once to begin HTT calculation. Read again to stop the calculation. This can only be used when LCD is idle.

HTT Calibration

The HTT parameter can be calculated from the LCM datasheet. However, if SW wants a more automatic method to calculate HTT, then SW can use the HTT timeout interrupt mechanism. The steps are as follows:

- 1. Make sure LCD is in the IDLE state (LCD_START.START = 0 and LCD_STA = 0).
- 2. Set HTT = 256.
- 3. Set LCD_CALC_HTT.TIMEOUT to 128.
- 4. Enable the HTT timeout interrupt in LCD_INTEN.HTT.
- 5. Read LCM current scan line and start HTT timeout counter.
 - 5.1 Write "read scan line command" to LCD_SCMD0, or other interface command port depending on which interface is used.
 - 5.2 If the LCM needs a dummy read, then read LCD_SDAT0. This step can be skipped if no dummy read is required.
 - 5.3 If there are two parameters of LCM current scan line, read port LCD_SDAT0 to get the first parameter of LCM current scan line. If there is only one parameter, this step should be skipped.
 - 5.4 Read LCD_SDAT0_HTT to get the second parameter (or to get the only one parameter) of LCM current scan line and also start HTT timeout counter. Software must use the data read in step 5.3 and 5.4 to construct LCM current scan line.
- LCD will begin counting cycles. When LCD_CALC_HTT.COUNT reaches LCD_CALC_HTT.TIMEOUT, LCD will
 issue the HTT timeout interrupt. Software should do step 5 again to get LCM current scan line and stop
 HTT timeout counter..
- 7. Assume the first scan line read in step5 is SEO and the second read in step6 is SE1. Then the scanning time of one line is:

if (SE1>SE0)

Scanning time of one line (in unit of LCD working clock cycle)

= (LCD_CALC_HTT.COUNT*256) / (SE1 - SE0)

else

Scanning time of one line (in unit of LCD working clock cycle)

= (LCD_CALC_HTT.COUNT*256) / (SE1 – SE0 + vertical total lines including blanking)

© 2015 - 2017 MediaTek Inc.



8. The scanning time of one line can be used in both sync mode 0 and mode 1 by setting

LCD_SYNC_LCM_SIZE.HTT = (Scanning time of one line)/16;

A0450048 LCD_SYNC_LC M_SIZE LCD Sync LCM Size Register

00010001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										V	T					
Туре										R	W					
Reset					0	0	0	0	0	0	0	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											H	ГТ				
Туре											R	W				
Reset							0	0	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic Name	Description
27:16	VTT	Vertical Timing
		Set the number of horizontal LCM lines including blanking lines. VTT must be greater than 0.
9:0	HTT	Horizontal Timing
		Indicate how long a LCM horizontal line is in unites of 16*T which T is the LCD cycle time.

A04500)4C	<u>LCD</u> <u>NT</u>	SYN	<u>C_C</u>	LCD	Sync	Coun	ter Ro	egiste	r					0000	0001
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										SCAN	LINE					
Туре										R	U					
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										WAII	LINE					
Туре										R	W					
Reset					0	0	0	0	0	0	0	0	0	0	0	1

Bit(s) Mnemonic	Name	Description
27:16	SCANLINE	Current TE counter value
11:0	WAITLINE	TE Delay SCANLINE will count until it reaches this value and a TE interrupt will be issued (if enabled). LCD will then begin updating a frame. WAITLINE must be greater than 0.

A0450050 <u>LCD TECON</u> LCD Tearing Control Register

							0		U							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SW_T E					TE_C OUNT ER_E N	DSI_ END_ CTL	DSI_S TART _CTL					TE_R EPEA T	SYNC _MO DE	TE_E DGE_ SEL	SYNC _EN
Туре	RW					RW	RW	RW					RW	RW	RW	RW
Reset	0					0	0	0					0	0	0	0

© 2015 - 2017 MediaTek Inc. Page 345 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Mnemonic	Name	Description
15		SW_TE	Software TE Software emulated TE signal. Write this bit from 0 to 1 will let LCD act like a TE signal has been received. This is only used for SYNC_MODE = 0.
10		TE_COUNTER_EN	The way DSI leaves wait TE state 0: by DSI's TE signal 1: by LCD's TE counter
9		DSI_END_CTL	DSI produce eof 0: end indication is by DSI vde falling 1: end indication is by DSI frame done signal
8		DSI_START_CTL	DSI produces sof 0: start byDSI vsync falling 1: start by DSI TE event
3		TE_REPEAT	repeat mode 0: update LCM once every TE signal coming 1: repeat updaing LCM after TE signal coming
2		SYNC_MODE	TE Sync Mode: Select the TE type to use (0: LCd working cycle time *16 *HTT *LINES ns) 0: LCD updates when a TE edge is detected and a specified delay has passed. 1: LCD updates when software read the current LCM scanline and LCD has counted from the current scanline the specified update scanline.
1		TE_EDGE_SEL	TE Edge Select Select which edge is used to detect a TE signal 0: Rising edge 1: Falling edge
0		SYNC_EN	Sync Enable Enable or Disable LCD TE control 0: Disable 1: Enable

A0450080 LCD_ROICON LCD Region of Interest Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ENO	EN1	EN2	EN3		COLO R_EN	IF24	SEND _RES _MO D								
Туре	RW	RW	RW	RW		RW	RW	RW								
Reset	0	0	0	0		0	0	0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ENC				COM	MAND						FN	/IT			
Туре	RW			RW								R	W			
Reset	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		EN0	Layer 0 window enable control
30		EN1	Layer 1 window enable control
29		EN2	Layer 2 window enable control
28		EN3	Layer 3 window enable control
26		COLOR_EN	Enable the data path through mm_color
			0: Disable the data path through mm_color 1: Enable the data path through mm_color
25		IF24	24 Bit Data bus Enable:

© 2015 - 2017 MediaTek Inc.

Page 346 of 580



Bit(s)	Mnemonic	Name	Description
			0: ROI BUS width set to FMT specified width 1: ROI BUS width set to 24 bit width
24		SEND_RES_MOD	Send Residual Odd Pixel
~ 1			When the LCD Interface is configured to send 2 pixels/cycle or 2 pixels/3 cycles and the ROI width is odd, the last pixel of each line will not form a pixel pair. If the ROI height is odd as well, the last pixel of the frame will also not be a pixel pair. In each case, the LCD Interface will send extra data to fill in for the missing pixel. This setting allows one to choose how the extra data will be sent. 0: Send the residual odd pixel per frame. In this mode, the last pixel of a line is combined with an extra byte and sent to LCM. LCD driver should not care this extra byte. EX: ROI is 3x2, the output sequence is ROGO pixelO of line O BOR1 G1B1 R2G2 R2PI LCD driven should not care PI
			ROGO nixel 0 of line 1
			BOR1
			G1B1
			R2G2
			B2RI LCD driver should not care RI
15		ENC	1: Send the residual odd pixel per frame. In this mode, the last pixel of a line is combined with the first pixel of the next line as a two-pixel-pair, and is sent to LCM EX: ROI is 3x2, the output sequence is ROGO pixel0 of line 0 BOR1 G1B1 R2G2 B2R0 pixel 0 of line 1 G0B0 R1G1 B1R2 G2B2 ROGO pixel 0 of line 2 BOR1 G1B1 R2G2 B2R1 LCD driver should not care R1. Command Transfer Enable Control O: Only send pixel data to LCM, not send commands in command
			queue. 1: Send commands in command queue first, and then send pixel data to LCM. The number of commands to be sent is specified by COMMAND.
13:8		COMMAND	Number of commands to be sent to LCD module. N means N+1 commands will be sent. Maximum value is 63.
7:0		FMT	ROI Transfer Format Specify the interface size and transfer color format of the ROI. The interface size should match the Parallel/Serial Interface size setting. FORMAT is divided into several fields: Bit 0: Sequence (0:BGR, 1: RGB) Bit 1: Significance Bit 2: Padding Bit 5-3: Color format (010: RGB565, 011: RGB666, 100: RGB888) Bit 7-6: Interface size (00: 8 bit, 01: 16 bit, 10: 9 bit, 11: 18 bit)



Table 22-3. WROICON.FORMAT List

format	l/F width	padding	significance	sedneuce	throughput (pixel/cycle)	output sequence
		x	0	0	1pixel/2cycle	$R_4R_3R_2R_1R_0G_5G_4G_3$ $G_2G_1G_0B_4B_3B_2B_1B_0$
	8	x	0	1	1pixel/2cycle	$B_4B_3B_2B_1B_0G_5G_4G_3$ $G_2G_1G_0R_4R_3R_2R_1R_0$
		x	1	0	1pixel/2cycle	$G_2G_1G_0B_4B_3B_2B_1B_0$ $R_4R_3R_2R_1R_0G_5G_4G_3$
		x	1	1	1pixel/2cycle	$G_2G_1G_0R_4R_3R_2R_1R_0$ $B_4B_3B_2B_1B_0G_5G_4G_3$
RGB56		x	0	0	1pixel/2cycle	$\frac{G_{3}R_{4}R_{3}R_{2}R_{1}R_{0}G_{5}G_{4}G_{3}}{B_{0}G_{2}G_{1}G_{0}B_{4}B_{3}B_{2}B_{1}B_{0}}$
5	9	x	0	1	1pixel/2cycle	$G_{3}B_{4}B_{3}B_{2}B_{1}B_{0}G_{5}G_{4}G_{3}$ $R_{0}G_{2}G_{1}G_{0}R_{4}R_{3}R_{2}R_{1}R_{0}$
		x	1	0	1pixel/2cycle	$\frac{B_0G_2G_1G_0B_4B_3B_2B_1B_0}{G_3R_4R_3R_2R_1R_0G_5G_4G_3}$
		x	1	1	1pixel/2cycle	$\frac{R_0}{G_2}G_1G_0R_4R_3R_2R_1R_0}{G_3B_4B_3B_2B_1B_0G_5G_4G_3}$
	16	х	х	0	1pixel/1cycle	$R_4R_3R_2R_1R_0G_5G_4G_3G_2G_1G_0B_4B_3B_2B_1B_0$
	16 18	х	х	1	1pixel/1cycle	$B_4B_3B_2B_1B_0G_5G_4G_3G_2G_1G_0R_4R_3R_2R_1R_0$
		х	х	0	1pixel/1cycle	$xxR_4R_3R_2R_1R_0G_5G_4G_3G_2G_1G_0B_4B_3B_2B_1B_0$
		х	х	1	1pixel/1cycle	$xxB_4B_3B_2B_1B_0G_5G_4G_3G_2G_1G_0R_4R_3R_2R_1R_0$
		0	0	0	1pixel/3cycle	$R_5R_4R_3R_2R_1R_0xx$ $G_5G_4G_3G_2G_1G_0xx$ $B_5B_4B_3B_2B_1B_0xx$
	0	0	0	1	1pixel/3cycle	$B_5B_4B_3B_2B_1B_0xx$ $G_5G_4G_3G_2G_1G_0xx$ $R_5R_4R_3R_2R_1R_0xx$
RGB66	o	0	1	0	1pixel/3cycle	$B_5B_4B_3B_2B_1B_0xx$ $G_5G_4G_3G_2G_1G_0xx$ $R_5R_4R_3R_2R_1R_0xx$
6		0	1	1	1pixel/3cycle	$R_5R_4R_3R_2R_1R_0xx$ $G_5G_4G_3G_2G_1G_0xx$ $B_5B_4B_3B_2B_1B_0xx$
		1	0	0	1pixel/3cycle	$xxR_5R_4R_3R_2R_1R_0$ $xxG_5G_4G_3G_2G_1G_0$ $xxB_5B_4B_3B_2B_1B_0$
		1	0	1	1pixel/3cycle	$xxB_5B_4B_3B_2B_1B_0$ $xxG_5G_4G_3G_2G_1G_0$ $xxR_5R_4R_3R_2R_1R_0$



format	l/F width	padding	significance	sedneuce	throughput (pixel/cycle)	output sequence
		1	1	0	1pixel/3cycle	$xxB_5B_4B_3B_2B_1B_0$ $xxG_5G_4G_3G_2G_1G_0$ $xxR_5R_4R_3R_2R_1R_0$
		1	1	1	1pixel/3cycle	$\begin{aligned} & xxR_{5}R_{4}R_{3}R_{2}R_{1}R_{0} \\ & xxG_{5}G_{4}G_{3}G_{2}G_{1}G_{0} \\ & xxB_{5}B_{4}B_{3}B_{2}B_{1}B_{0} \end{aligned}$
		x	0	0	1pixel/2cycle	$R_5R_4R_3R_2R_1R_0G_5G_4G_3$ $G_2G_1G_0B_5B_4B_3B_2B_1B_0$
	9	x	0	1	1pixel/2cycle	$B_5B_4B_3B_2B_1B_0G_5G_4G_3$ $G_2G_1G_0R_5R_4R_3R_2R_1R_0$
		x	1	0	1pixel/2cycle	$G_2G_1G_0B_5B_4B_3B_2B_1B_0$ $R_5R_4R_3R_2R_1R_0G_5G_4G_3$
		х	1	1 1 1p	1pixel/2cycle	$G_2G_1G_0R_5R_4R_3R_2R_1R_0$ $B_5B_4B_3B_2B_1B_0G_5G_4G_3$
		0	0	0	2pixel/3cycle	$\begin{array}{l} R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}xxxx\\ B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}xxxx\\ G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}xxxx \end{array}$
		0	0	1	2pixel/3cycle	$B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}xxxx R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}xxxx G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}xxxx \\$
	16	0	1	0	2pixel/3cycle	$G_5G_4G_3G_2G_1G_0B_5B_4B_3B_2B_1B_0xxxx$ $B_5B_4B_3B_2B_1B_0R_5R_4R_3R_2R_1R_0xxxx$ $R_5R_4R_3R_2R_1R_0G_5G_4G_3G_2G_1G_0xxxx$
	10	0	1	1	2pixel/3cycle	$G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}xxxx$ $R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}xxxx$ $B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}xxxx$
RGB66		1	0	0	2pixel/3cycle	$\begin{array}{l} xxxxR_{5}R_{4}R_{3}R_{2}R_{1}R_{0}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}\\ xxxxB_{5}B_{4}B_{3}B_{2}B_{1}B_{0}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}\\ xxxxG_{5}G_{4}G_{3}G_{2}G_{1}G_{0}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0} \end{array}$
0		1	0	1	2pixel/3cycle	$\begin{array}{l} xxxxB_{5}B_{4}B_{3}B_{2}B_{1}B_{0}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}\\ xxxxR_{5}R_{4}R_{3}R_{2}R_{1}R_{0}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}\\ xxxxG_{5}G_{4}G_{3}G_{2}G_{1}G_{0}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0} \end{array}$
		1	1	0	2pixel/3cycle	$\begin{array}{l} xxxxG_{5}G_{4}G_{3}G_{2}G_{1}G_{0}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0} \\ xxxxB_{5}B_{4}B_{3}B_{2}B_{1}B_{0}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0} \\ xxxxR_{5}R_{4}R_{3}R_{2}R_{1}R_{0}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0} \end{array}$
		1	1	1	2pixel/3cycle	$\begin{array}{l} xxxxG_{5}G_{4}G_{3}G_{2}G_{1}G_{0}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0} \\ xxxxR_{5}R_{4}R_{3}R_{2}R_{1}R_{0}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0} \\ xxxxB_{5}B_{4}B_{3}B_{2}B_{1}B_{0}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0} \end{array}$
	18	х	х	0	1pixel/1cycle	$R_5R_4R_3R_2R_1R_0G_5G_4G_3G_2G_1G_0B_5B_4B_3B_2B_1B_0$
		х	х	1	1pixel/1cycle	$B_5B_4B_3B_2B_1B_0G_5G_4G_3G_2G_1G_0R_5R_4R_3R_2R_1R_0$
	24	0	х	0	1pixel/1cycle	$R_5R_4R_3R_2R_1R_0xxG_5G_4G_3G_2G_1G_0xxB_5B_4B_3B_2B_1B_0xx$

© 2015 - 2017 MediaTek Inc.



format	l/F width	padding	significance	sequence	throughput (pixel/cycle)	output sequence
		0	х	1	1pixel/1cycle	$B_5B_4B_3B_2B_1B_0xxG_5G_4G_3G_2G_1G_0xx R_5R_4R_3R_2R_1R_0xx$
		1	х	0	1pixel/1cycle	$xxR_5R_4R_3R_2R_1R_0xxG_5G_4G_3G_2G_1G_0xxB_5B_4B_3B_2B_1B_0$
		1	х	1	1pixel/1cycle	$xxB_5B_4B_3B_2B_1B_0xxG_5G_4G_3G_2G_1G_0xxR_5R_4R_3R_2R_1R_0$
RGB88 8	8	x	0	0	1pixel/3cycle	$R_7R_6R_5R_4R_3R_2R_1R_0$ $G_7G_6G_5G_4G_3G_2G_1G_0$ $B_7B_6B_5B_4B_3B_2B_1B_0$
		x	0	1	1pixel/3cycle	$B_7B_6B_5B_4B_3B_2B_1B_0$ $G_7G_6G_5G_4G_3G_2G_1G_0$ $R_7R_6R_5R_4R_3R_2R_1R_0$
	8	x	1	0	1pixel/3cycle	$B_7B_6B_5B_4B_3B_2B_1B_0$ $G_7G_6G_5G_4G_3G_2G_1G_0$ $R_7R_6R_5R_4R_3R_2R_1R_0$
		x	1	1	1pixel/3cycle	$R_7R_6R_5R_4R_3R_2R_1R_0$ $G_7G_6G_5G_4G_3G_2G_1G_0$ $B_7B_6B_5B_4B_3B_2B_1B_0$
		x	0	0	1pixel/3cycle	$\frac{R_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}}{G_{0}G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}}$ $\frac{R_{0}B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}}{B_{0}B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}}$
	9	x	0	1	1pixel/3cycle	$\frac{B_{0}B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}}{G_{0}G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}}$ $\frac{R_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}}{R_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}}$
RGB88 8		x	1	0	1pixel/3cycle	$\frac{B_{0}B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}}{G_{0}G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}}$ $\frac{R_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}}{R_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}}$
		x	1	1	1pixel/3cycle	$\frac{R_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}}{G_{0}G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}}$ $\frac{R_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}}{R_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}}$
		x	0	0	2pixel/3cycle	$\begin{array}{l} R_7 R_6 R_5 R_4 R_3 R_2 R_1 R_0 G_7 G_6 G_5 G_4 G_3 G_2 G_1 G_0 \\ B_7 B_6 B_5 B_4 B_3 B_2 B_1 B_0 R_7 R_6 R_5 R_4 R_3 R_2 R_1 R_0 \\ G_7 G_6 G_5 G_4 G_3 G_2 G_1 G_0 B_7 B_6 B_5 B_4 B_3 B_2 B_1 B_0 \end{array}$
	16	x	0	1	2pixel/3cycle	$\begin{array}{l} B_7B_6B_5B_4B_3B_2B_1B_0G_7G_6G_5G_4G_3G_2G_1G_0\\ R_7R_6R_5R_4R_3R_2R_1R_0B_7B_6B_5B_4B_3B_2B_1B_0\\ G_7G_6G_5G_4G_3G_2G_1G_0R_7R_6R_5R_4R_3R_2R_1R_0 \end{array}$
		x	1	0	2pixel/3cycle	$\begin{array}{l} G_7G_6G_5G_4G_3G_2G_1G_0B_7B_6B_5B_4B_3B_2B_1B_0\\ B_7B_6B_5B_4B_3B_2B_1B_0R_7R_6R_5R_4R_3R_2R_1R_0\\ R_7R_6R_5R_4R_3R_2R_1R_0G_7G_6G_5G_4G_3G_2G_1G_0\end{array}$
RGB88 8	16	x	1	1	2pixel/3cycle	$\begin{array}{l} G_7G_6G_5G_4G_3G_2G_1G_0R_7R_6R_5R_4R_3R_2R_1R_0\\ R_7R_6R_5R_4R_3R_2R_1R_0B_7B_6B_5B_4B_3B_2B_1B_0\\ B_7B_6B_5B_4B_3B_2B_1B_0G_7G_5G_5G_4G_3G_2G_1G_0 \end{array}$



format	l/F width	padding	significance	sedneuce	throughput (pixel/cycle)	output sequence
		х	0	0	2pixel/3cycle	$\begin{array}{l} xxR_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}\\ xxB_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}\\ xxG_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0} \end{array}$
	18	×	0	1	2pixel/3cycle	$\begin{array}{l} xxB_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}G_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}\\ xxR_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}\\ xxG_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0} \end{array}$
		×	1	0	2pixel/3cycle	$\begin{array}{l} xxG_7G_6G_5G_4G_3G_2G_1G_0B_7B_6B_5B_4B_3B_2B_1B_0\\ xxB_7B_6B_5B_4B_3B_2B_1B_0R_7R_6R_5R_4R_3R_2R_1R_0\\ xxR_7R_6R_5R_4R_3R_2R_1R_0G_7G_6G_5G_4G_3G_2G_1G_0 \end{array}$
		x	1	1	2pixel/3cycle	$\begin{array}{l} xxG_{7}G_{6}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0}R_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0} \\ xxR_{7}R_{6}R_{5}R_{4}R_{3}R_{2}R_{1}R_{0}B_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0} \\ xxB_{7}B_{6}B_{5}B_{4}B_{3}B_{2}B_{1}B_{0}G_{7}G_{5}G_{5}G_{4}G_{3}G_{2}G_{1}G_{0} \end{array}$
	24	х	х	0	1pixel/1cycle	$R_7 R_6 R_5 R_4 R_3 R_2 R_1 R_0 G_7 G_5 G_5 G_4 G_3 G_2 G_1 G_0 B_7 B_6 B_5 B_4 B_3 B_2 B_1 B_0$
	24	х	х	1	1pixel/1cycle	$B_7B_6B_5B_4B_3B_2B_1B_0$ $G_7G_5G_5G_4G_3G_2G_1G_0R_7R_6R_5R_4R_3R_2R_1R_0$

Mapping of data order in 2-data-pin protocol with WROICON.FORMAT

General Expressi	on																									
Sequence setting written to SIF_SP	g in LCD_WROICON/E E_SDAT port	Data D	023	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	рз !	D2	р1	D0
	SIF_2PIN_SIZE(I/F width)																									
	24	LSDAO A LSAO A	\0 \0	D23 D11	D22 D10	D21 D9	D20 D8	D19 D7	D18 D6	D17 D5	D16 D4	D15 D3	D14 D2	D13 D1	D12 D0											
Output sequence in 2- data pip	18	LSDA0 A LSA0 A	\0 \0	D17 D8	D16 D7	D15 D6	D14 D5	D13 D4	D12 D3	D11 D2	D10 D1	D9 D0				•										
uata-pin	16	LSDA0 A LSA0 A	NO NO	D15 D7	D14 D6	D13 D5	D12 D4	D11 D3	D10 D2	D9 D1	D8 D0		•													
	12	LSDA0 A LSA0 A	\0 \0	D11 D5	D10 D4	D9 D3	D8 D2	D7 D1	D6 D0																	

A0450084 LCD WROIOF LCD Region of Interest Window Offset S Register

0000000

_		<u> </u>			100515											_	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name										Y_	OFFS	ET					
Туре											RW						
Reset						0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name										X_	OFFS	ЕТ					
Туре						RW											
Reset						0	0	0	0	0	0	0	0	0	0	0	

Bit(s) Mn	emonic Name	Description
26:16	Y_OFFSET	ROI Window Column Offset, please see figure 13.
10:0	X_OFFSET	ROI Window ROW Offset, please see figure 13.

© 2015 - 2017 MediaTek Inc.





ANAENC	00			ЛСА	LUD	wegiu	11 01 1	mere	SICO	mma	пи ли	ui es	>		0000	0000
AU45UU	660	<u>DD</u>			Regis	ster									0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										AD	DR					
Туре										R	W					
Reset									0	0	0	0				

A04500)88	LCD_ DD	WRO	<u>DICA</u>	LCD Regis	Regio ster	on of I	ntere	est Co	mma	nd Ad	ldres	5		0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										AD	DR					
Туре										R	W					

Bit(s) Mnemonic N	Name	Description
7:4 A	ADDR	LCM Address
		There are only 5 possible values that may be set for ADDR: Oh: Commands are sent to LCD-B LCM CS0 and the A0 bit will be set to 0. 2h: Commands are sent to LCD-B LCM CS1 and the A0 bit will be set to 0. 4h: Commands are sent to LCD-B LCM CS2 and the A0 bit will be set to 0. 8h: Commands are sent to LCD-C LCM CS0 and the A0 bit will be set to 0. Ah: Commands are sent to LCD-C LCM CS1 and the A0 bit will be set to 0.

A04500)8C	LCD_ DD	WRO	<u>DIDA</u>	LCD	Regio	n of I	ntere	est Da	ta Ad	dress	Regi	ster	(0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					[
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										AD	DR					
Туре										R	W					
Reset									0	0	0	0				

Bit(s)	Mnemonic	Name	Description
7:4		ADDR	LCM Address
			There are only 5 possible values that may be set for ADDR: 1h: Commands are sent to LCD-B LCM CS0 and the A0 bit will be set to 1. 3h: Commands are sent to LCD-B LCM CS1 and the A0 bit will be set to 1. 5h: Commands are sent to LCD-B LCM CS2 and the A0 bit will be set to 1. 9h: Commands are sent to LCD-C LCM CS0 and the A0 bit will be set to 1. Bh: Commands are sent to LCD-C LCM CS1 and the A0 bit will be set to 1.
			1.



A04500	090	LCD E	WRO	DISIZ	LCD	Regio	on of I	Intere	est Siz	ze Reg	gister				0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											ROW					
Туре						0					RW					
Reset	15	14	10	10	11	0	0	0	0	0	0	0	0	0	0	0
BIU	15	14	13	12	11	10	9	8	1	6		4	3	2		0
											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
																<u> </u>
Bit(s)	Mner	nonic	Name	e		Des	script	ion								
26:16			ROW			RO	I Win	dow R	ow Si	ze		r · 1				
						Spe	cify th	e numb	er of ro	ows in t	the RO	l windo	ow.			
10:0			COL			RO	I Win	dow C	olumi	n Size						
						Spe	cify th	e numb	er of co	olumns	in the	ROI w	indow.			
		Lave	rs in n	nemor	v			ı	avers	in RC)၊ ငဝဝ၊	rdinat	e svst	em		
		Layo	•		9	(0,	0)	-				amat	0 0 9 0 1	0		
		▶			_		`▲									
LC	WINAD	D	LOWIN	SIZE.CC	DL∣≥											
										JFS.X, JFS.Y)						
LOW	INMOF	S			Ц Ш.					51 0.17						
										<u> </u>						
] ↓ ≦			WROI	DFS.A,	~>	LOWI	SIZE.C	OL		(L1WIN	IOFS.X,
		•			l→ S					۵ ۵			Laye	er O	L1WIN	OFS.Y)
		I	_0WINP	IICH						Ц.				1	7/	
		>						(L3WII	NOFS.X	I, ZIS		ROI		~	\square	
L1	WINAL	טכ	I 1WIN	SIZE.CO				L3WII	NOFS.Y					- Q		
			. ←					<u> </u>	<u> </u>	LOV		l n	-	<u> </u>		
I 1W		s] † 🖉									ISI		
		Ŭ											L	RO RO		5
					l ↓ ^g							WRO	SIZE.C	OL≥		O I
					, , ≶					Ч				\	_	IZE
		•			→ ┘					ŏ					_	NS
		l	_1WINP	ITCH						SIZE					-ay	1
		•								NZ					er 1	
L3	WINAD		L3WI	INSIZE.	COL	>				30						
					→ .	Š				L			L1	WINSIZ	E.ROW	
L3	WINMC	of\$				т. Ц				Lay						
						2IZ				L3W	INSIZE.	ROW				
						Z							-			
		↓				L3V				L	OWINC	ON.RO	TATE =	0		
			L3WIN	ытсн		_				L				3 1		(2047,2047)
										L	JVINC			1		

Figure 22-11. Layers and ROI setting


WROI_W2MADD ROI in memory

Each row is separated by a pitch when written to memory. The pitch between each line is specified by $\mathsf{WROI}_\mathsf{W2M}_\mathsf{PITCH}$

Figure 22-12. ROI write to memory setting

A04500	09C	<u>LCD</u> GCLI	<u>_WR(</u> <u>2</u>	<u>)I_B</u>	LCD Regis	Regio ster	on of l	Intere	st Ba	ckgro	ound	0000000					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name				ALI	PHA							R	ED				
Туре				R	W				RW								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				GR	EEN				BLUE								
Туре				R	W							R	W				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic Name	Description
31:24	ALPHA	Alpha component of ROI window's background color
23:16	RED	Red component of ROI window's background color
15:8	GREEN	Green component of ROI window's background color
7:0	BLUE	Blue component of ROI window's background color

A04500B0 <u>LCD LOWINC</u> LCD Layer 0 Window Control Register

0000000

D */	01	00	00	00	07	00	05	0.4	00	00	01	00	10	10	17	10
Bit	31	30	29	28	21	26	25	Z4	23	22	ŽI	20	19	18	17	16
Name						RGB_ SWAP		DST_ KEYE N		CLR	FMT			DITH ER_E N		BYTE _SWA _P
Туре						RW		RW		R	W			RW		RW
Reset						0		0	0	0	0	0		0		0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRC	SRC_ KEYE N	F	ROTAT	E			ALPH A_EN				ALI	PHA			
Туре	RW	RW		RW				RW				R	W			
Reset	0	0	0	0	0			0	0	0	0	0	0	0	0	0

© 2015 - 2017 MediaTek Inc. Page 354 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Mnemonic	Name	Description
26		RGB_SWAP	Swap RGB order of pixel data read from memory.
24		DST_KEYEN	Enable destination color key. If the color format is YUYV422, this function is not supported.
23:20		CLRFMT	Color format
			0000: 8bpp indexed color 0001: RGB565 0010: YUYV422 0011: RGB888 0100: ARGB8888 0101: PARGB8888 0101: PARGB8888 0110: XRGB 0111: ARGB6666 1000: PARGB6666 1001: 4bpp index color mode 1010: 2bpp index color mode 1011: 1bpp index color mode 1010: PARGB6666 0thers: Reserved
18		DITHER_EN	Enable dithering. Please refer to LCD_DITHERCON
16		BYTE_SWAP	Swap high byte and low byte of pixel data read from memory.
15		SRC	Disable auot-increment of the source pixel address. It makes the value of each pixel is the same as the first pixel of this frame. It is just for debug.
14		SRC_KEYEN	Enable source color key. If the color format is YUYV422, this function is not supported
13:11		ROTATE	Rotation configuration 000: no rotation 001: 90 degree rotation (counterclockwise, single request only) 010: 180 degree rotation (counterclockwise) 011: 270 degree rotation (counterclockwise, single request only) 100: Horizontal flip 101: Horizontal flip then 90 degree rotation (counterclockwise, single request only) 110: Horizontal flip then 180 degree rotation (counterclockwise) 111: Horizontal flip then 270 degree rotation (counterclockwise, single request only)
8		ALPHA_EN	Enable alpha blending
7:0		ALPHA	Constant alpha value

Note: SRC_KEYEN and DST_KEYEN are exclusive setting. They can't be enabled at the same time.

RGB_SWP Swap RGB order of pixel data read from memory

MEDIATEK

MT2533D Reference Manual



Figure 22-13. Layer source RGB format

The byte order in memory of YUYV422 is described in . Y0 is the Y component of the first pixel, P0. Y1 is the Y component of the second pixel, P1.



Figure 22-14. YUYV422 byte order in memory

Note: When use YUYV422 mode, the pitch of this layer (LCD_LxWINPITCH) must be even, and the base address (LCD_LxWINADD) of this layer also must be 4-byte aligned. Source color key and destination color key are NOT supported in YUYV422 mode.



Note: If color depth is YUYV422, the YUYV422 source will be translated to RGB domain and then overlaid. The YUV to RGB transformation is following the equations.

$$\begin{pmatrix} R \\ G \\ B \end{pmatrix} = \frac{1}{32} \times \begin{bmatrix} 32 & 0 & 45 \\ 32 & -11 & -23 \\ 32 & 57 & 0 \end{bmatrix} \bullet \begin{pmatrix} Y \\ U - 128 \\ V - 128 \end{pmatrix}$$

The alpha blending formula is selected by source color format automatically.

If source color format is RGB565, RGB888 or YUYV422 then the alpha blending formula is

$$dst.r = dst.r * (0xff - SCA) / 0xff + src.r * SCA / 0xff;$$

$$dst.g = dst.g * (0xff - SCA) / 0xff + src.g * SCA / 0xff;$$

$$dst.b = dst.b * (0xff - SCA) / 0xff + src.b * SCA / 0xff;$$

$$dst.a = dst.a * (0xff - SCA) / 0xff + SCA;$$

If source color format is PARGB then the alpha blending formula is

If source color format is ARGB then the alpha blending formula is

if (SCA != 0xff) {
 dst.r = dst.r * (0xff - src.a * SCA / 0xff) / 0xff + src.r * src.a / 0xff * SCA / 0xff;
 dst.g = dst.g * (0xff - src.a * SCA / 0xff) / 0xff + src.g * src.a / 0xff * SCA / 0xff;
 dst.b = dst.b * (0xff - src.a * SCA / 0xff) / 0xff + src.b * src.a / 0xff * SCA / 0xff;
 dst.a = dst.a * (0xff - src.a * SCA / 0xff) / 0xff + src.a * SCA / 0xff;
} else { // SCA == 0xff
 if SCA = 0xff
 dst.r = dst.r * (0xff - src.a) / 0xff + src.r * src.a / 0xff;
 dst.g = dst.g * (0xff - src.a) / 0xff + src.g * src.a / 0xff;
 dst.a = dst.a * (0xff - src.a) / 0xff + src.g * src.a / 0xff;
 dst.g = dst.g * (0xff - src.a) / 0xff + src.g * src.a / 0xff;
 dst.r = dst.b * (0xff - src.a) / 0xff + src.b * src.a / 0xff;
 dst.r = dst.b * (0xff - src.a) / 0xff + src.b * src.a / 0xff;
 dst.a = dst.a * (0xff - src.a) / 0xff + src.b * src.a / 0xff;
 dst.a = dst.a * (0xff - src.a) / 0xff + src.a;
}

src.r, src.g, src.b, and src.a are this layer's pixel value.

dst.r, dst.r, dst.b, and dst.a are the result of alpha blending of all lower layers.

Note: SCA is the source constant alpha specified by LCD_LOWINCON.ALPHA.

Alpha blending hardware approximation:

If source color format is **RGB565**, **RGB888** or **YUYV422** then the hardware implements the following equation to approximate the above equation of 8-bit index color, RGB565, RGB888 or YUYV422. Only list red channel, other channels are the same.

 $tmp.r = SCA \times (src.r - dst.r) + 255 * dst.r + 128;$ dst'.r = (tmp.r + tmp.r >> 8) >> 8; tmp_d.a = dst.a \times (255 - SCA) + 128 tmp.a = (tmp_d.a + tmp_d.a >> 8) >> 8 dst'.a = src.a + tmp.a

If source color format is **PARGB** then the hardware implements the following equation to approximate the above equation of PARGB. Only list red channel, others are the same.



```
if (SCA != 0xff) {
    tmp_s.a = src.a × SCA + 128
    src'.a = (tmp_s.a + tmp_s.a >> 8) >> 8
    tmp_s.r = src.r × SCA + 128
    src'.r = (tmp_s.r + tmp_s.r >> 8) >> 8
    tmp_d.r = dst.r × (255 - src'.a) + 128
    tmp.r = (tmp_d.r + tmp_d.r >> 8) >> 8
    dst'.r = src'.r + tmp.r
} else { // SCA == 0xff
    tmp_d.r = dst.r × (255 - src.a) + 128
    tmp.r = (tmp_d.r + tmp_d.r >> 8) >> 8
    dst'.r = src'.r + tmp.r
} dst'.r = src.r + tmp.r
}
```

If source color format is **ARGB** then the hardware implements the following equation to approximate the above equation of ARGB. Only list red and alpha channels, others are the same.

if (SCA != 0xff){ $tmp_s.a = src.a \times SCA + 128;$ $src'.a = (tmp_s.a + tmp_s.a >> 8) >> 8;$ $tmp_d.a = dst.a \times (255 - src'.a) + 128;$ $tmp.a = (tmp_d.a + tmp_d.a >> 8) >> 8;$ dst'.a = src'.a + tmp.a; $tmp.r = src'.a \times (src.r - dst.r) + 255 * dst.r + 128;$ dst'.r = (tmp.r + tmp.r >> 8) >> 8;} else { // SCA == 0xff $tmp_d.a = dst.a \times (255 - src.a) + 128;$ $tmp.a = (tmp_d.a + tmp_d.a >> 8) >> 8;$ dst'.a = src.a + tmp.a; $tmp.r = src.a \times (src.r - dst.r) + 255 * dst.r + 128;$ dst'.a = src.a + tmp.a;

Effect Ordering: Each layer has many effects which can be turned on concurrently. The order the effects are applied are as follows:

- 1. Memory Offset and Pitch are first used to determine which part of the layer in memory to display.
- 2. If turned on, a scroll effect is then applied.
- 3. Rotation is applied to the layer.
- 4. Finally, swap and dither are applied in this order
- 5. The layer is alpha blended with previous layers and/or the ROI background.
- 6. The ROI output is sent to the LCM and/or memory in the color format set by the corresponding register.

© 2015 - 2017 MediaTek Inc. Page 359 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



A04500)B4 <u>LCD_LOWINK</u> LCD Layer 0 Color Key Register <u>EY</u>													0000	0000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							C	LRKE	Y[31:16	5]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							(CLRKE	Y[15:0]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
31:0	CLRKEY	The source color key or destination key, which depends on LCD_LOWINCON.SRC_KEYEN or LCD_LOWINCON.DST_KEYEN

A04500B8 LCD LOWINO LCD Layer 0 Window Display Offset Register 00000000

-																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										Y_	OFFS	ET				
Туре											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										X_	OFFS	ET				
Туре											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemon	ic Name	Description
26:16	Y_OFFSET	Layer 0 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 0 Window ROW Offset, please see figure 13.

A04500BC LCD LOWINA LCD Layer 0 Window Display Start Address Register

0000000

-																_
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								ADDR	[31:16]							
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								ADDR	[15:0]							
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemo	nic Name	Description
31:0	ADDR	Layer O source start address (byte address), please see Figure 13. The address must be aligned to layer color depth boundary as Table 6. The LCD has a special function to use the LCM as a layer's frame buffer.





LCD_LOWINCON.CLRFMT	Color format	ADDR alignment
0001	RGB565	2 bytes alignment
0100/0101,	ARGB8888/PRGB8888	4 bytes alignment
0011	RGB888	no alignment constraint
0010	YUYV422	4 bytes alignment
0000	8bpp index color mode	4 bytes alignment
1001	4bpp index color mode	4 bytes alignment
1010	2bpp index color mode	4 bytes alignment
1011	1bpp index color mode	4 bytes alignment

Table 22-4. Layer address alignment constraint

A04500C0 LCD LOWINSI LCD Layer 0 Window Size

0000000

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											ROW					
Туре							RW									
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										С	OLUM	N				
Туре							RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemoni	c Name	Description
26:16	ROW	Layer 0 Window Row Size in unit of pixel, please see Figure 13.
10:0	COLUMN	Layer 0 Window Column Size in unit of pixel, please see Figure 13.

A04500C8 LCD LOWINM LCD Layer 0 Memory Offset

		010														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										Y_	OFFS	ET				
Туре											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										X_	OFFS	ET				
Туре											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
26:16	Y_OFFSET	Layer 0 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 0 Window ROW Offset, please see figure 13.



A0450	OCC	<u>LCD</u> TCH	_LOW	<u>'INPI</u>	LCD	Layer	• 0 M	emory	y Pitc	h						0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								PIT	СН							
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Mne	monic	Nam	e		Des	scripti	ion								
15:0			PITCH	ł		Lay	er O N	Memo	ry Pito	h in u	nit of	byte,	please	see F	igure	13.

Layer 0 Memory Pitch in unit of byte, please see Figure 13.
This should be set to the total width of the image in memory
times the number of bytes per pixel. For 4 bpp color depth
settings, the pitch must be a multple of 4. For 2 bpp color
depth settings, the pitch must be a multiple of 2. For 3 bpp
(RGB888) color depth settings, the pitch may be a multiple of
any number

A04500E0 <u>LCD_L1WINCO</u>LCD Layer 1 Window Control Register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						RGB_ SWAP		DST_ KEYE N		CLR	FMT			DITH ER_E N		BYTE _SWA _P
Туре						RW		RW		R	W			RW		RW
Reset						0		0	0	0	0	0		0		0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRC	SRC_ KEYE N	R	ROTAT	Е			ALPH A_EN				ALF	РНА			
Туре	RW	RW		RW				RW				R	W			
Reset	0	0	0	0	0			0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26		RGB_SWAP	
24		DST_KEYEN	
23:20		CLRFMT	Color format 0000: 8bpp indexed color 0001: RGB565 0010: YUYV422 0011: RGB888 0100: ARGB8888 0101: PARGB8888 0101: PARGB8888 0110: XRGB 0111: ARGB6666 1000: PARGB6666 1001: 4bpp index color mode 1010: 2bpp index color mode 1011: 1bpp index color mode 1000: PARGB6666 Others: Reserved
18		DITHER_EN	
16		BYTE_SWAP	
15		SRC	Disable auot-increment of the source pixel address. It makes the value of each pixel is the same as the first pixel of this frame. It is just for debug.
14		SRC_KEYEN	
13:11		ROTATE	Rotation configuration 000: no rotation

© 2015 - 2017 MediaTek Inc.



Bit(s)	Mnemonic	Name	Description
			001: 90 degree rotation (counterclockwise, single request only)
			010: 180 degree rotation (counterclockwise)
			011: 270 degree rotation (counterclockwise, single request only)
			100: Horizontal flip
			101: Horizontal flip then 90 degree rotation (counterclockwise, single
			request only)
			110: Horizontal flip then 180 degree rotation (counterclockwise)
			111: Horizontal flip then 270 degree rotation (counterclockwise, single
			request only)
8		ALPHA_EN	Enable alpha blending
7:0		ALPHA	Constant alpha value

A04500E4 <u>LCD_L1WINKE</u>LCD Layer 1 Color Key Register

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		CLRKEY[31:16]														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							(CLRKE	Y[15:0]						
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
31:0	CLRKEY	The source color key or destination key, which depends on LCD_L1WINCON.SRC_KEYEN or LCD_L1WINCON.DST_KEYEN

A04500E8 LCD L1WINOF LCD Layer 1 Window Display Offset Register 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										Y_	OFFS	ET				
Туре											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										X_	OFFS	ET				
Туре						RW										
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
26:16	Y_OFFSET	Layer 1 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 1 Window ROW Offset, please see figure 13.

A04500EC	LCD_L1WINA	LCD Layer 1 Window Display Start Address	0000000
AU4JUUEC	<u>DD</u>	Register	0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		ADDR[31:16]														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								ADDR	[15:0]							
Туре		RŴ														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Mnemonic Name	Description
31:0	ADDR	Layer 1 source start address (byte address), please see Figure 13. The address must be aligned to layer color depth boundary as Table 6. The LCD has a special function to use the LCM as a layer's frame buffer.

A0450	0F0	<u>LCD</u> <u>ZE</u>	L1W	<u>INSI</u>	LCD	Layer	yer 1 Window Size									00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name							ROW												
Туре							RW												
Reset						0	0	0	0	0	0	0	0	0	0	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name										С	OLUM	N							
Туре											RW								
Reset						0	0	0	0	0	0	0	0	0	0	0			
Bit(s) Mnemonic Name Description																			
26:16	ROW Layer 1 Window Row Size in unit of pixel, please see Fig											ee Fig	ure						

26:16	ROW	Layer 1 Window Row Size in unit of pixel, please see Figure 13.
10:0	COLUMN	Layer 1 Window Column Size in unit of pixel, please see Figure 13.

A04500F8	LCD OFS	L1WINM	LCD Layer 1 Memory Offset
----------	------------	--------	---------------------------

-																_
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							Y_OFFSET									
Туре											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										X_	OFFS	ET				
Туре							RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
26:16	Y_OFFSET	Layer 1 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 1 Window ROW Offset, please see figure 13.

A04500FC LCD L1WINPI LCD Layer 1 Memory Pitch

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		РІТСН														
Туре	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mi	nemonic Name	Description
15:0	PITCH	Layer 1 Memory Pitch in unit of byte, please see Figure 13. This should be set to the total width of the image in memory times the number of bytes per pixel. For 4 bpp color depth settings, the pitch must be a multple of 4. For 2 bpp color

© 2015 - 2017 MediaTek Inc.

Page 364 of 580

0000

0000000

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s) Mnemonic Name	Description
	depth settings, the pitch must be a multiple of 2. For 3 bpp (RGB888) color depth settins, the pitch may be a multiple of any number

A04501	A0450110 <u>LCD L2WINC</u> LCD							Layer 2 Window Control Register								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						RGB_ SWAP		DST_ KEYE N		CLR	FMT			DITH ER_E N		BYTE _SWA _P
Туре						RW		RW		R	W			RW		RW
Reset						0		0	0	0	0	0		0		0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRC	SRC_ KEYE N	RC_ EYE ROTATE N					ALPH A_EN	ALPHA							
Туре	RW	RW		RW				RW	RW							
Reset	0	0	0	0	0			0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26		RGB_SWAP	
24		DST_KEYEN	
23:20		CLRFMT	Color format 0000: 8bpp indexed color 0001: RGB565 0010: YUYV422 0011: RGB888 0100: ARGB8888 0101: PARGB8888 0101: XRGB 0111: ARGB6666 1000: PARGB6666 1001: 4bpp index color mode 1011: 1bpp index color mode 1011: 1bpp index color mode 1010: PARGB6666 0thers: Reserved
18		DITHER_EN	
16		BYTE_SWAP	
15		SRC	Disable auot-increment of the source pixel address. It makes the value of each pixel is the same as the first pixel of this frame. It is just for debug.
14		SRC_KEYEN	
13:11		ROTATE	Rotation configuration 000: no rotation 001: 90 degree rotation (counterclockwise, single request only) 010: 180 degree rotation (counterclockwise) 011: 270 degree rotation (counterclockwise, single request only) 100: Horizontal flip 101: Horizontal flip then 90 degree rotation (counterclockwise, single reqest only) 110: Horizontal flip then 180 degree rotation (counterclockwise) 111: Horizontal flip then 270 degree rotation (counterclockwise, single request only)
8		ALPHA_EN	Enable alpha blending
7:0		ALPHA	Constant alpha value

© 2015 - 2017 MediaTek Inc.



A04501	LCD L2WINK LCD Layer 2 Color Key Register														0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							C	LRKE	Y[31:16	5]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							(CLRKE	Y[15:0]						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
31:0	CLRKEY	The source color key or destination key, which depends on LCD_L2WINCON.SRC_KEYEN or LCD_L2WINCON.DST_KEYEN

A0450118 LCD L2WINO LCD Layer 2 Window Display Offset Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name										Y_	OFFS	ET							
Туре							RW												
Reset						0	0	0	0	0	0	0	0	0	0	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name										X_	OFFS	ET							
Туре											RW								
Reset						0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Mn	emonic Name	Description
26:16	Y_OFFSET	Layer 2 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 2 Window ROW Offset, please see figure 13.

A045011C LCD L2WINA LCD Layer 2 Window Display Start Address DD Register

0000000

-					8											
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								ADDR	[31:16]							
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								ADDR	[15:0]							
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnen	nonic Name	Description
31:0	ADDR	Layer 2 source start address (byte address), please see Figure 13. The address must be aligned to layer color depth boundary as Table 6. The LCD has a special function to use the LCM as a layer's frame buffer.



A04501	20	LCD_ ZE	<u>L2W</u>	<u>INSI</u>	LCD	Layer	ayer 2 Window Size												
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name											ROW								
Туре																			
Reset						0	0	0	0	0	0	0	0	0	0	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name										С	OLUM	N							
Туре											RW								
Reset						0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Mnemonic	Name	Description
26:16	ROW	Layer 2 Window Row Size in unit of pixel, please see Figure 13.
10:0	COLUMN	Layer 2 Window Column Size in unit of pixel, please see Figure 13.

A0450128 <u>LCD L2WINM</u> LCD Layer 2 Memory Offset

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name										Y_	OFFS	ET						
Туре							RW											
Reset						0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name										X_	OFFS	ЕТ						
Туре											RW							
Reset						0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic Name	Description
26:16	Y_OFFSET	Layer 2 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 2 Window ROW Offset, please see figure 13.

A045012C LCD L2WINPI TCH LCD Layer 2 Memory Pitch

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								PIT	'CH							
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		PITCH	Layer 2 Memory Pitch in unit of byte, please see Figure 13. This should be set to the total width of the image in memory times the number of bytes per pixel. For 4 bpp color depth settings, the pitch must be a multple of 4. For 2 bpp color depth settings, the pitch must be a multiple of 2. For 3 bpp (RGB888) color depth settins, the pitch may be a multiple of any number



ON

A0450140

0000000

1																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						RCR		DST_						DITH		BYTE
Name						SWAP		KEYE		CLR	FMT			ER_E		_SWA
L						JUAI		N						N		P
Туре						RW		RW	6	R	W	6		RW		RW
Reset						0		0	0	0	0	0		0		0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CDC	SRC_	-		F			ALPH								
Ivame	SRU	N	ŀ	UIAI	C			A_EN				AL	пA			
Type	RW	RW		RW				RW				R	W			
Reset	0	0	0	0	0			0	0	0	0	0	0	0	0	0
		-		-						-		-			-	
Bit(s)	Mnen	nonic	Name	e		Des	cript	ion								
26			RGB	SWAP			-									
24			DST_	KEYEN	1											
23:20			CLRF	MT		Col	or foi	rmat								
						000	0: 8bp	op indez	ked col	or						
						000	1: RGI	B565								
						0010		(V422								
						010	1. KGE D. AR(288888 288888	2							
						0101	1: PAR	GB888	8							
						0110): XR(B								
						0111	: ARG	B6666								
						1000	0: PAF	RGB666	6							
						1001	1: 4bp	p index	color n	node						
						1010): 2bpj . 11	p index	color n	node						
						1011	: 10pp	Index (color m	loae						
						Oth	ers: Re	eserved	U.							
18			DITH	ER_EN	J											
16			BYTE	_SWAF	þ											
15			SRC			Dis	able a	uot-in	crem	ent of	the so	urce 1	oixel a	ddress	s. It n	ıakes
10						the	value	ofead	h pixe	el is th	e sam	e as tl	ne firs	t pixel	of th	is
						frai	ne. It	is just	for d	ebug.				-		
14			SRC_	KEYEN	1											
13:11			ROTA	TE		Rot	ation	config	gurati	on						
						000	: no ro	otation								
						001:	: 90 de	egree ro	tation	(count	erclock	wise, s	ingle re	equest o	only)	
						010:	180 d	legree r	otation	(coun	tercloc	kwise)				
						011:	270 d	egree r	otation	(coun	tercloc	kwise, s	single r	request	only)	
						100:	Horiz	zontal fl	ip in tha	00 4-	dnoc ==	tation	annet.	nolcol	ulac -	ingle
						101:	rioriz st only	ontai ff	ip inen	an ae	gree ro	iation (counte	erciocky	vise, s	ingie
						110·	Horiz	y) ontal fl	in then	180 d	eoree r	otation	(count	terclock	wise)	
						110.	Horiz	ontal fli	p then	270 de	egree ro	otation	(count	erclock	wise.	single
						requ	lest or	ily)	1		0-2010		(u .n			0
8			ALPH	A_EN		Ena	ble a	lpha b	lendin	ıg						
7:0			ALPH	A		Con	istant	t alpha	value	•						

<u>LCD_L3WINC</u> LCD Layer 3 Window Control Register

A04501	44	<u>LCD</u> EY	<u>L3W</u>	<u>INK</u>	LCD	Layer	3 Co	lor Ko	ey Reş	gister				(0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							C	LRKE	Y [31:16	5]						

© 2015 - 2017 MediaTek Inc.

Page 368 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



MT2533D Reference Manual

Туре	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		CLRKEY[15:0]														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
31:0	CLRKEY	The source color key or destination key, which depends on LCD_L3WINCON.SRC_KEYEN or LCD_L3WINCON.DST_KEYEN

A04501	48	<u>LCD</u> <u>FS</u>	<u>L3W</u>	<u>INO</u>	LCD	Layer	3 Wi	ndow	Disp	lay O	ffset]	Regis	ter	()0000	0000	
D!+	01	00	00	00	07	0.0	05	0.4	00	00	01	00	10	10	177	10	1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										Y_	OFFS	ЕТ				
Туре											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										X	OFFS	ET				
Туре						RW										
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemo	nic Name	Description
26:16	Y_OFFSET	Layer 3 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 3 Window ROW Offset, please see figure 13.

A045014C LCD L3WINA LCD Layer 3 Window Display Start Address DD Register

24 23 Bit 17 16 Name ADDR[31:16] Туре RW Reset Bit Name ADDR[15:0] Туре RW Reset

Bit(s)	Mnemonic	Name	Description
31:0		ADDR	Layer 3 source start address (byte address), please see Figure 13. The address must be aligned to layer color depth boundary as Table 6. The LCD has a special function to use the LCM as a layer's frame buffer.

A0450150 LCD L3WINSI LCD Layer 3 Window Size

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											ROW					
Туре											RW					
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										С	OLUM	N				
Туре						RW										
Reset						0	0	0	0	0	0	0	0	0	0	0

Page 369 of 580



MT2533D Reference Manual

0000000

Bit(s)	Mnemonic	Name	Description
26:16		ROW	Layer 3 Window Row Size in unit of pixel, please see Figure 13.
10:0		COLUMN	Layer 3 Window Column Size in unit of pixel, please see Figure 13.

A04501	1 58	<u>LCD</u> OFS	_L3W	<u>INM</u>	LCD	Layer	3 Me	emory	offs	et				(0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							X_OFFSET									
Туре						RW										
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnem	onic Name	Description
26:16	Y_OFFSET	Layer 3 Window Column Offset, please see figure 13.
10:0	X_OFFSET	Layer 3 Window ROW Offset, please see figure 13.

A04501	15C LOLL3WINPI TCH LCD Layer 3 Memory Pitch 00													0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								PIT	'CH							
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		РІТСН	Layer 3 Memory Pitch in unit of byte, please see Figure 13. This should be set to the total width of the image in memory times the number of bytes per pixel. For 4 bpp color depth settings, the pitch must be a multiple of 4. For 2 bpp color depth settings, the pitch must be a multiple of 2. For 3 bpp (RGB888) color depth settins, the pitch may be a multiple of any number

A0450270 <u>LCD_SIF_STR</u> LCD SIF Start Byte Configuration Register

			<u> </u>													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIF1_ STR_ BYTE _MO D	SIF1_ STR_ BYTE _SWI TCH				SIF1_	STR_D SIZE	DATA_	SIFO_ STR_ BYTE _MO D	SIFO_ STR_ BYTE _SWI TCH				SIFO_	STR_I SIZE)ATA_
Туре	RW	RW					RW		RW	RW					RW	
Reset	0	0				0	0	0	0	0				0	0	0

© 2015 - 2017 MediaTek Inc. Page 370 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Mnemonic	Name	Description
15		SIF1_STR_BYTE_M OD	Start Byte mode of serial interface 1. 0: Start Byte mode off 1: Start Byte mode on
14		SIF1_STR_BYTE_S WITCH	Start Byte mod2 switch of serial interface 1.0: Start Byte mod21: Start Byte mod2switch on
10:8		SIF1_STR_DATA_S IZE	Interface size of the data part of serial interface 1 under Start Byte mode. 000: 8 bits 001: 9 bits 010: 16 bits 011: 18 bits 100: 24 bits 101: 32 bits
7		SIFO_STR_BYTE_ MOD	Start Byte mode of serial interface 0. 0: Start Byte mode off 1: Start Byte mode on
6		SIFO_STR_BYTE_S WITCH	Start Byte mod2 switch of serial interface 0. 0: Start Byte mod2 switch off 1: Start Byte mod2 switch on
2:0		SIFO_STR_DATA_S IZE	Interface size of the data part of serial interface 0 under Start Byte mode. 000: 8 bits 001: 9 bits 010: 16 bits 011: 18 bits 100: 24 bits 101: 32 bits

A0450278 <u>LCD_SIF_WR</u> <u>STR_BYTE</u> LCD SIF Write Start Byte Value

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name			SIF1_	_WR_S	STR_B	YTE2			SIFO_WR_STR_BYTE2									
Туре				R	W				RW									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name			SIF1	_WR_	STR_B	SYTE			SIFO_WR_STR_BYTE									
Туре				R	W							R	W					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
31:24		SIF1_WR_STR_BYT E2	Value of the write start byte2 of serial interface 1.
23:16		SIFO_WR_STR_BY TE2	Value of the write start byte2 of serial interface 0.
15:8		SIF1_WR_STR_BYT E	Value of the write start byte of serial interface 1.
7:0		SIFO_WR_STR_BY TE	Value of the write start byte of serial interface 0.

© 2015 - 2017 MediaTek Inc.



0000000

A0450	270		LCD_ STR_	SI BY	F_] TE	<u>RD_</u>	LCD	SIF	Rea	ad S	Sta	rt l	Byt	e V	alue					0000	0000
Bit	3	1	30	- 29	9	28	27	26		25	6	24	2	23	22	21	20	19	18	17	16
Name																					
Туре																					
Reset																					
Bit	1	5	14	- 13	3	12	11	10		9		8		7	6	5	4	3	2	1	0
Name				S	IF1_	_RD_	STR_B	YTE								SIF)_RD_	STR_E	BYTE		
Туре						R	W										R	W		1	
Reset	()	0	0	1	0	0	0		0		0		0	0	0	0	0	0	0	0
Bit(s)	Mn	em	onic	Na	me			D	esc	ript	tion	1									
15:8				SIF	'1 F	RD ST	R BY	ГΖ	alu	e of	`the	e re	ad	sta	rt bvte	e of se	rial in	terfac	e 1.		
				Ε	_		_								5						
7.0				CIE	י חי	ס מ	го ру	т Т.		f	`+ba		ad	cto	nt byte	ofco	nial in	torfoo	•		
7.0				F	0_1	ND_5	IK_DI	1 .	aiu	e oi	une	- 10	au	SLA	i i Dyte	UI SC	1 1 a 1 111	lei iac	e U.		
A04503 0	30	<u>LC</u> PA <u>UT</u> <u>CT</u>	D_SI D_IN '_SEI	IF NP LE	LC	D se	rial p	ad s	ele	cti	on									0000	0000
Bit	31	30	29	28	27		26	25	24	23	22	21	20	19	18 17			1	6		
Name																	LS	SDA_S	EL		
Туре																		RW			
Reset															0 0			(0		
Bit	15	14	13	12	11		10	9	8	7	6	5	4	3	2 1			(0		
Name																	L	SDI_SI	EL		
Туре																		RW			
Reset															0 0				0		
Bit(s)	Mn	em	onic	Na	me			D	esci	ript	tion	1									

Bit(s)	Mnemonic	Name	Description
18:16		LSDA_SEL	input selection of lsda from slcd_pad_macro
			000: from pad_macro input 0 001: from pad_macro input 1
2:0		LSDI_SEL	Input selection of lsdi from slcd_pad_macro
			000: from pad_macro input 0 001: from pad_macro input 1

A0450400 <u>LCD_TABLE_I</u> LCD INDEX Mode 0_1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		INDEX1_RGB565														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							IN	DEX0_	_RGB5	65						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
31:16	INDEX1_RGB565	index 1 RGB565
15:0	INDEX0_RGB565	index 0 RGB565



A04504	104)4 <u>LCD TABLE I</u> LCD INDEX Mode 2_3 <u>NDEX 2_3</u>														0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							IN	DEX3_	_RGB5	65						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							IN	DEX2_	_RGB5	65						
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16		INDEX3_RGB565	index 3 RGB565
15:0		INDEX2_RGB565	index 2 RGB565

A045040 LCD TAB <u>LE INDE</u> LCD INDEX Mode 4_5

8 <u>X_4_5</u> 31 30 29 28 27 25 24 23 22 21 20 19 18 17 Bit 26 16 INDEX5_RGB565 Name Туре RW Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name INDEX4_RGB565 Туре RW 0 0 0 0 0 0 0 0 0 **Reset** 0 0 0 0 0 0 0

Bit(s) Mnemoni	c Name	Description
31:16	INDEX5_RGB565	index 5 RGB565
15:0	INDEX4_RGB565	index 4 RGB565

A045040C <u>LCD_TABLE_I</u> LCD INDEX Mode 6_7 <u>NDEX_6_7</u>

0000000

0000000

				-												
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		INDEX7_RGB565														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							IN	DEX6_	_RGB5	65						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
31:16	INDEX7_RGB565	index 7 RGB565
15:0	INDEX6_RGB565	index 6 RGB565



MT2533D Reference Manual

A04504	10	LCD_ NDEX	<u>TAB</u> X_8_	<u>LE_I</u> 9	LCD	INDE	X Mo	de 8 <u>.</u>	_9						0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							IN	DEX9	_RGB5	65						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		INDEX8_RGB565														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
31:16	INDEX9_RGB565	index 9 RGB565
15:0	INDEX8_RGB565	index 8 RGB565

A0450414 <u>LCD_TABLE_I</u> LCD INDEX Mode a_b

																_
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		INDEXb_RGB565														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							IN	DEXa_	_RGB5	65						
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
31:16	INDEXb_RGB565	index 11 RGB565
15:0	INDEXa_RGB565	index 10 RGB565

A0450418 <u>LCD_TABLE_I</u> LCD INDEX Mode c_d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		INDEXd_RGB565														
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							IN	DEXc_	_RGB5	65						
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemoni	c Name	Description
31:16	INDEXd_RGB565	index 13 RGB565
15:0	INDEXc_RGB565	index 12 RGB565

A045041C <u>LCD_TABLE_I</u> LCD INDEX Mode_e_f

Bit 29 28 25 24 23 22 17 16 Name INDEXf_RGB565 Туре RW Reset

© 2015 - 2017 MediaTek Inc.

Page 374 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



MT2533D Reference Manual

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		INDEXe_RGB565														
Tumo		RW														
туре								R	vv							
Reset	0	0	0	0	0	0	0	0	W 0	0	0	0	0	0	0	0

Bit(s) Mnemonic	Name	Description
31:16	INDEXf_RGB565	index 15 RGB565
15:0	INDEXe_RGB565	index 14 RGB565

A0450F80 LCD SCMD0 LCD Serial Interface Command Port0 0000000

_																-
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DATA[31:16]															
Туре	Other															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DATA	[15:0]							
Туре								Ot	ner							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic Name	Description
31:0	DATA	Command Port
		Write or read this register to directly access the LCD-C LCM0. LSA0=0
		in 4-wire mode or A0 bit=0 in 3-wire mode

A0450F90 <u>LCD_SDAT0</u> LCD Serial Interface Data Port0

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		DATA[31:16]														
Туре		Other														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DATA	[15:0]							
Туре								Ot	her							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mnemonic Name	Description	
31:0 DATA	Data Port Write or read this register to directly access the LCD-C LCMO. The AO bit will be 1.	,

A0450FA0 LCD SCMD1 LCD Serial Interface Command Port1 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DATA[31:16]															
Туре								Otl	ıer							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DATA	[15:0]							
Туре								Otl	ıer							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Mne	emonic Name	Description
31:0	DATA	Command Port
		Write or read this register to directly access the LCD-C LCM1. The A0 bit will be 0.

© 2015 - 2017 MediaTek Inc.

Page 375 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.





A0450I	450FB0 <u>LCD_SDAT1</u>				LCD Serial Interface Data Port1									0000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name		DATA[31:16]															
Туре		Other															
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											0					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name								DATA	[15:0]								
Туре								Ot	her								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic Name	Description
31:0	DATA	Data Port
		Write or read this register to directly access the LCD-C LCM1. The A0 bit will be 1.

© 2015 - 2017 MediaTek Inc. Page 376 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



23. Display Serial Interface (DSI)

23.1. General Description

The display serial interface (DSI) is based on MIPI Alliance Specification, supporting high-speed serial data transfer between host processor and peripheral devices such as display modules. DSI supports command mode data transfer defined in MIPI spec, and it also provides bidirectional transmission with low-power mode to receive messages from the peripheral.

23.2. Features

The DSI engine has the following features for display serial interface:

- One clock lane and one data lane
- Bidirectional data transmission in low-power mode in data lane 0
- Uni-directional data transmission in high-speed mode in data lane 0
- DCS command transmission
- Pixel format of RGB565/loosely RGB666/RGB888
- Supports non-continuous high-speed transmission in data lane
- Supports peripheral TE and external TE signal detection
- Supports ultra-low power mode control

23.2.1. Pixel Format



Figure 23-1. Pixel Format of RGB888



Figure 23-2. Pixel Format of Loosely RGB666



Figure 23-3. Pixel Format of RGB565

23.3. Register Definition

Module	name: D	ISP DSI	Base a	ddress: (+a04a0000h)
mouule	name. D		Dasca	uui css. (+a0+a000001)

Address	Name	Width	Register Function
A04A0000	DSI_START	32	DSI Start Register
A04A0008	DSI INTEN	32	DSI Interrupt Enable Register
A04A000C	DSI_INTSTA	32	DSI Interrupt Status Register
A04A0010	DSI_COM_CON	32	DSI Common Control Register
A04A0014	DSI_MODE_CON	32	DSI Mode Control Register
A04A0018	DSI_TXRX_CON	32	DSI TX RX Control Register
A04A001C	DSI PSCON	32	DSI Pixel Stream Control Register
A04A002C	DSI_VACT_NL	32	DSI Vertical Active Register
A04A0060	DSI_CMDQ_CON	32	DSI Command Queue Control Register
A04A0064	<u>dsi hstx cklp wc</u>	32	DSI HSTX Clock Low-power Mode Word Count Register
A04A0074	DSI_RX_DATA03	32	DSI Receive Packet Data Byte 0 ~ 3 Register
A04A0078	DSI_RX_DATA47	32	DSI Receive Packet Data Byte 4 ~ 7 Register
A04A007C	DSI_RX_DATA8B	32	DSI Receive Packet Data Byte 8 ~ 11 Register
A04A0080	DSI_RX_DATAC	32	DSI Receive Packet Data Byte 12 ~ 15 Register
A04A0084	DSI_RX_RACK	32	DSI Read Data Acknowledge Register





Address	Name	Width	Register Function
A04A0088	DSI_RX_TRIG_STA	32	DSI Receiver Status Register
A04A0090	DSI_MEM_CONTI	32	DSI Memory Continue Command Register
A04A0094	<u>DSI FRM BC</u>	32	DSI Frame Byte Count Register
A04A00A0	DSI_TIME_CONO	32	DSI Timing Control 0 Register
A04A00A4	DSI_TIME_CON1	32	DSI Timing Control 1 Register
A04A0104	DSI_PHY_LCCON	32	DSI PHY Lane Clock Control Register
A04A0108	DSI_PHY_LDOCON	32	DSI PHY Lane 0 Control Register
A04A0110	DSI_PHY_TIMCON0	32	DSI PHY Timing Control 0 Register
A04A0114	DSI_PHY_TIMCON1	32	DSI PHY Timing Control 1 Register
A04A0118	DSI_PHY_TIMCON2	32	DSI PHY Timing Control 2 Register
A04A011C	DSI_PHY_TIMCON3	32	DSI PHY Timing Control 3 Register
A04A0200~	DSI_CMDQ [n]	32	DSI Command Queue
a04a03fc	<u>(n=0~127)</u>		201 communa quoue

A04A	0000	DSI	_STA	<u>ART</u>			DSI S	Start I	Regis	ter					0000	0000
Bit Nam	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
e Type																
Rese t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e														SL EE PO UT _S TA RT		DSI _S TA RT
Туре														RW		RW
Rese t														0		0

Bit(s)	Name	Description
2	SLEEPOUT_START	DSI sleep-out operation Set up this bit to wake up DSI from ULPS mode. This bit is only available when SLEEP_MODE = 1. 0: No effect
0	DCI CTADT	1: Start Starts DSL controller operation
0	D3I_START	Set up this bit to start DSI control. 0: No effect
		1: Start

A04A	0008	DSI	I_INT	<u>'EN</u>			DSI I	nterr	rupt E	Enable	e Reg	ister			0000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam																
е																
Туре																
Rese																
t																

© 2015 - 2017 MediaTek Inc.

Page 379 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



MT2533D Reference Manual

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e									TE TI E MUUT IT E N	SEOT DN_ITEN		FR AM E_O NE _I NT _N		TE RY DY IN N N	CM_D_O D_D E_I NNN	LP RX _R _D_ RD_ RD_ Y_I N Y_I NT _N
Туре									RW	RW		RW		RW	RW	RW
Rese t									0	0		0		0	0	0

Bit(s)	Name	Description
7	TE_TIMEOUT_INT_EN	TE timeout interrupt This interrupt will be issued when the wait time of TE signal exceeds SW-configured threshold 0: Disable
6	SLEEPOUT_DONE_INT_EN	The interrupt will be issued when ULPS sleep out procedure is completed 0: Disable
4	FRAME_DONE_INT_EN	1: Enable Frame done interrupt This interrupt will be issued when the frame transmission is done 0: Disable
2	TE_RDY_INT_EN	1: Enable DSI TE ready interrupt This interrupt will be issued when either BTA TE or external TE is received
1	CMD DONE INT EN	0: Disable 1: Enable Enables DSI command mode finished interment
1	CMD_DONE_INI_EN	This interrupt will be issued when all commands set in command queue are executed 0: Disable 1: Enable
0	LPRX_RD_RDY_INT_EN	Enables RX data-ready interrupt This interrupt will be issued when RX data are received through read commands. It is recommended to enable this interrupt to receive data because the read response may be overwritten if another read command exists. An RACK operation should be set after reading data to allow HW continue execution 0: Disable 1: Enable

A04A	0000	DSI		<u>STA</u>			DSI I	nterr	upt S	status	Regi	ster			0000	00000
Bit Nam e	31 DSI _B US Y	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Туре	RU															
Rese t	0															

© 2015 - 2017 MediaTek Inc.

Page 380 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



MT2533D Reference Manual

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e									TE _TI OU T_I NT _F LA G	SL EPO UD ON E_I NT F LA G		FR AM DO NE _I NT _F A G		TE _R DY _I NT _F LA G	CM D_ DO NE _I NT _F LA G	LP R R D D RD Y I I G
Туре									A1	A1		A1		A1	A1	A1
Rese t									0	0		0		0	0	0

Bit(s)	Name	Description
31	DSI_BUSY	DSI busy status 0: Idle
		1: Busy
7	TE_TIMEOUT_INT_FLAG	TE time-out interrupt status 0: Clear interrupt
		1: No effect
6	SLEEPOUT_DONE_INT_FLAG	ULPS sleep-out done interrupt status. 0: Clear interrupt
		1: No effect
4	FRAME_DONE_INT_FLAG	Frame done interrupt status 0: Clear interrupt
		1: No effect
2	TE_RDY_INT_FLAG	DSI TE ready interrupt status 0: Clear interrupt
		1: No effect
1	CMD_DONE_INT_FLAG	DSI command mode finish interrupt status 0: Clear interrupt
		1: No effect
0	LPRX_RD_RDY_INT_FLAG	RX data-ready interrupt status 0: Clear interrupt
		1: No effect
0	LPRX_RD_RDY_INT_FLAG	0: Clear Interrupt 1: No effect RX data-ready interrupt status 0: Clear interrupt 1: No effect

A04A	0010	DSI	CO]	<u>M_C(</u>	<u>)N</u>		DSI (Comn	non C	ontro	ol Reg	ister			0000	00000
Bit Nam e	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Туре																
Rese t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e														DP HY _R ES ET		DSI _R ES ET
Туре														RW		RW
Rese t														0		0
Bit(s) Nan	ne					Descr	iption	1							

2 DPHY_RESET

Page 381 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.

DIG_MIPI_TX software reset



Bit(s)	Name	Description
		0: De-assert software reset
		1: Assert software reset
0	DSI_RESET	DSI module software reset
		0: De-assert software reset
		1: Assert software reset

A04A	0014	DSI	_ MO	DE_C	CON		DSI N		000000							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e												SL EE P_ MO DE				
Туре												RW				
Rese t												0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e									_		_		_			
Туре																
Rese t																

20 SLEEP_MODE DSI sleep mode for ULPS wake-up operation This mode is used during wake-up stage to leave ULPS. Set this bit to 1 before setting LANE_NUM to enable output data lane to LP- 00; then set up SLEEPOUT_START to start the ULPS-exit process. 0: Disable 1: Enable	Bit(s) N	Name	Description
	20 S	ELEEP_MODE	DSI sleep mode for ULPS wake-up operation This mode is used during wake-up stage to leave ULPS. Set this bit to 1 before setting LANE_NUM to enable output data lane to LP- 00; then set up SLEEPOUT_START to start the ULPS-exit process. 0: Disable 1: Enable

A04A	0018	DSI	[_ TX]	RX_C	<u>'ON</u>		DSI 1	TX RX	K Con	trol R	legist	er			0000	0000
Bit Nam e	31	30	29	28	27	26	25	24	23	22	21	20	19 TE ME OU T_ CH K_ EN	18 _W IT H_ CM D_ EN	17 TY _BE1 _B TA _S EL	16 HS TX _C KL P_ EN
Туре													RW	RW	RW	RW
Rese t													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e	М	AX_R1	ſN_SIZ	ZE		EX T_ TE DG E_ SE L	EX T_ TE _E N			HS TX _D IS_ EO T		LANE	_NUM			
Туре		R	W			RW	RW			RW		R	W			
Rese t	0	0	0	0		0	0			0	0	0	0	0		

© 2015 - 2017 MediaTek Inc. Page 382 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Name	Description
19	TE_TIMEOUT_CHK_EN	Enables TE time-out check mechanism Enable this bit to turn on DSI TE and external TE time-out check mechanism based on wait time of TE_TIMEOUT. 0: Disable
18	TE_WITH_CMD_EN	1: Enable In the tradition design, TE command executes 'bus turnaround' and ignores other settings in the same command column. Combine the TE bit and other commands if this bit is asserted. 0: Disable
17	TYPE1_BTA_SEL	1: Enable Selects TYPE1 BTA mechanism 0: TYPE1 BTA by frame
16	HSTX_CKLP_EN	1: TYPEI BTA by packet Enables non-continuous clock lane 0: Disable
15:12	MAX_RTN_SIZE	1: Enable Maximum return packet size This register constrains maximum return packet that the slave side will send back to the host. It takes effect after the host sends 'Set
10	EXT_TE_EDGE_SEL	Maximum Return Packet Size' packet to slave. Selects trigger edge type of external TE 0: Rising edge
9	EXT_TE_EN	Enables external TE signal This bit should be set to receive external TE if LPTE pin is used as external TE pin 0: Disable
6	HSTX_DIS_EOT	Disables end of transmission packet. 0: Enable EoTp
5:2	LANE_NUM	Lane number Set up this bit to turn on lane circuit. 4'b0000: Disable all lanes 4'b0001: Enable 1 data lane + 1 clock lane

A04A	001C	DSI	I_PSC	CON			DSI I	Pixel S	Strea	m Co	ntrol	Regis	ster		0000000				
Bit Nam e	31	30	29	28	27	26	25 BY TE _S WA P	24 RG B_ SW AP	23	22	21	20	19	18	8 17 16 DSI_PS_ SEL				
Туре					RW RW RW														
Rese t						0	0												
Bit	15	14	13	12	12 11 10 9 8 7 6 5 4 3 2											0			
Nam e									DSI_P	PS_WC									
Туре									R	W									
Rese t			0	0 0 0 0 0 0 0 0 0 0 0 0 0											0	0			
Bit(s)) Nan	ne					Descr	iption	<u> </u>										

25 BYTE_SWAP

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.

Selects byte order



Bit(s)	Name	Description
		For RGB565 type, it swaps bytes between MSB and LSB. For other stream types, this bit is not used. 0: Normal case
		1: Byte order change
24	RGB_SWAP	Selects order of RGB
		For all color types, it changes the color order in format of RGB or BGR. 0: Normal case
		1: R/B order change
17:16	DSI_PS_SEL	Selects pixel stream type
		0: Packed pixel stream with 16-bit RGB 5-6-5 format
		2: Loosely pixel stream with 24-bit RGB 6-6-6 format
		3: Packed pixel stream with 24-bit RGB 8-8-8 format
13:0	DSI_PS_WC	Word count of long packet in valid pixel data duration
		Unit: Byte
		This value must be (H_SIZE*BPP). Take the QVGA display as an example, the value of PS_WC is $(240*3) = 720$ in decimal.

A04A	002C	DSI	_VA	CT_N	L		DSI V	/ertic	al Ac	tive R	legist	er			0000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Nam																	
е																	
Туре																	
Rese																	
t																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam										VAC	r Nit						
е										VAC							
Туре						RW											
Rese					0												
t																	

Bit(s)	Name	Description
11:0	VACT_NL	Vertical active duration
		Configures frame height of pixels

A04A	0060	DSI	[_ CM	DQ_O	<u>CON</u>		DSI (Comn	nand	Queu	ter	0000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam																
е																
Туре																
Rese																
t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam												смро	SIZE			
е												CMDQ	_SIZE			
Туре												R	W			
Rese									0	0	0	0	0	0	0	0
t									0	0	0	0	0	0	0	v

Bit(s) Name 7:0 CMDQ_SIZE

Description

Number of commands in command queue

Range: 1 ~ 127

Page 384 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.





Bit(s) Name

Description

A04A0064 DSI HSTX CKLP WC DSI HSTX Clock Low-power Mode 00010000 Word Count Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e																HS TX C KL P_ WC _A UT 0
Туре																RW
Rese t																1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e						HS	STX_C	KLP_V	VC							
Туре							R	W								
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
16	HSTX_CKLP_WC_AUTO	Automatic calculation for HSTX_CKLP_WC
15:2	HSTX_CKLP_WC	Word count of non-continuous clock lane counter
		Sets up HSTX clock low-power period when HSTX_CKLP_EN = 1.
		Refer to programming guide for details on the usage.

A04A0074 DSI_RX_DATA03

DSI Receive Packet Data Byte 0 ~ 3 0000000 Register

							0											
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Nam				BV	гба							BV	гг9					
е				DI	LJ													
Туре				R	0							R	0					
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam e				BY	ГЕ1				ВУТЕО									
Туре				R	0							R	0					
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:24	BYTE3	RX read data buffer byte 3
23:16	BYTE2	RX read data buffer byte 2
15:8	BYTE1	RX read data buffer byte 1
7:0	BYTEO	RX read data buffer byte 0



A04A	0078	<u>DS</u>	<u>[_RX</u>	DAT	<u>'A47</u>		DSI Receive Packet Data Byte 4 ~ 7 00 Register									00000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Nam e				BY	ГЕ7							BY	TE6					
Туре				R	0				RO									
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0									
Nam e				BY	ГЕ5							BY	TE4					
Туре				R	0							R	20					
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit(s)) Nan	ne					Descr	iptior	1									
31:24 23:16 15:8 7:0	BYT BYT BYT BYT	E7 E6 E5 E4					RX re RX re RX re RX re	ad da ad da ad da ad da ad da	ta buf ta buf ta buf ta buf ta buf	fer by fer by fer by fer by	te 7 te 6 te 5 te 4							
A04A	007C	<u>DS</u>	[_RX	_DAT	<u>'A8B</u>		DSI I	Recei	ve Pa	cket l	Data I	Byte 8	8 ~ 11		000	00000		

Register Bit 28 27 25 24 23 22 21 20 19 Nam BYTEB BYTEA e RO RO Туре Rese t Bit Nam BYTE9 BYTE8 e Туре RO RO Rese t

Bit(s)	Name	Description
31:24	BYTEB	RX read data buffer byte 11
23:16	BYTEA	RX read data buffer byte 10
15:8	BYTE9	RX read data buffer byte 9
7:0	BYTE8	RX read data buffer byte 8

A04A0080 DSI_RX_DATAC

DSI Receive Packet Data Byte 12 ~ 15 Register

							0										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Nam				BY	TEF							BY	FEE				
е												21.					
Туре				R	0							R	0				
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0								
Nam				BV	FD				PVTEC								
е				DII					BITEC								
Туре				R	0				RO								
Rese	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

© 2015 - 2017 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



MT2533D Reference Manual

+								
ι								

Bit(s)	Name	Description
31:24	BYTEF	RX read data buffer byte 15
23:16	BYTEE	RX read data buffer byte 14
15:8	BYTED	RX read data buffer byte 13
7:0	BYTEC	RX read data buffer byte 12

A04A	0084	DSI	[RX _	_RAC	<u>:К</u>		DSI I	Read	Data .	Ackn	owled	lge Ro	egiste	r	0000	0000
Bit Nam e	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Type Rese t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e															RA CK _B YP AS S	RA CK
Туре															RW	W1 C
Rese t															0	0

Bit(s)	Name	Description
1	RACK_BYPASS	Enables RX read acknowledge bypass
		Set this bit to enable to ignore RACK from SW and continue next commands
		1: Does not check RACK
		0: Check RACK
0	RACK	Acknowledges RX read
		When a read command is executed and read data are received completely, the LPRX_RD_RDY interrupt will be issued. After read
		from the RX_DATA buffer, set up this bit to continue to the next command.
		1: Acknowledge
		0: No effect

A04A	0088	DSI	[RX _	_TRI	<u>G_ST</u>	A	DSI I	Recei	ver St	atus	Regis	ter			0000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam																
е																
Туре																
Rese t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e											DI RE CTI ON	RX _U LP S	RX _T RI G_ 3	RX _T RI G_ 2	RX _T RI G_ 1	RX _T RI G_ 0
Туре											RU	RU	RU	RU	RU	RU
Rese t											0	0	0	0	0	0

© 2015 - 2017 MediaTek Inc. Page This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit(s)	Name	Description
5	DIRECTION	Escape turnaround direction
		Current bus direction of Data Lane 0. If set to 1, there will be
		reverse direction transmission on Data LaneO in Low Power mode.
		Otherwise, it will be a forward direction transmission.
		1: Reverse direction
		0: Forward direction
4	RX_ULPS	RX ULPS (Ultra-low power state)
		Entry pattern is 00011110
3	RX_TRIG_3	Reserved by DSI specification.
		Entry pattern is 10100000
2	RX_TRIG_2	Acknowledge.
		Entry pattern is 00100001
1	RX_TRIG_1	TE.
		Entry pattern is 01011101
0	RX_TRIG_0	Remote application reset.
		Entry pattern is 01100010

A04A	0090 DSI MEM CONTI DSI Memory Continue Command Register 21 20 28 27 26 25 24 22 21 20 10 15														00000000	
Bit Nam e	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Type Rese																
t Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e							DSI_	RWM	EM_C	ONTI						
Туре								R	W							
Rese t	e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											0	0			

Bit(s)	Name	Description
15:0	DSI_RWMEM_CONTI	Read/Write memory continue command.

A04A	OO94 DSI FRM_BC DSI Frame Byte Count Register O0000000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam e													DSI	_FRM	_BC	
Туре														RW		
Rese t												0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-																
Nam e]	DSI_FI	RM_BO	C						
Nam e Type]	DSI_FI	RM_В	2						
Nam e Type Rese t	0	0	0	0	0	0	0	DSI_FI R	RM_BO W 0	0	0	0	0	0	0	0
Nam e Type Rese t	0	0	0	0	0	0	0	DSI_FI R	RM_BO W 0	0	0	0	0	0	0	0
Nam e Type Rese t Bit(s	0) Nan	0 ne	0	0	0	0	0 Descr	DSI_FI R 0	RM_BO	0	0	0	0	0	0	0

Frame buller byte count	
The total number of byte is ex	pected to be read for type3 command.

© 2015 - 2017 MediaTek Inc.

Page 388 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.





A04A	00A0	OOA0 DSI TIME CON0 DSI Timing Control 0 Register 00000080														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam																
е																
Туре																
Rese																
t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam							III D	s wai	KEUD	PRD						
е							ULI .	5_WA								
Туре								R	W							
Rese	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
t	0	0	0	0	0	0	0	0	1	5	U	0	0	0	0	v

Bit(s) Name	Description
15:0 ULPS_WAKEUP_PRD	ULPS wakeup period Cycle count for ultra-low power state (ULPS) wake-up during ULPS-avit sequence
	Total wait time = (ULPS_WAKEUP_PRD*1024*DSI clock cycle time) Default value: 5ms under 26MHz DSI byte clock

A04A	00A4	DSI	[_TIM	1E_C	<u>0N1</u>	DSI Timing Control 1 Register									00002000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Nam																	
е																	
Туре																	
Rese																	
t																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam																	
е	IE_INVIEOUI_PRD																
Туре	RW																
Rese t	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
15:0	TE_TIMEOUT_PRD	TE time-out check period
		Cycle count to check TE time-out and issue time-out interrupt when
		waiting for TE signal.
		Total wait time = (TE_TIMEOUT_PRD*16384*DSI clock cycle
		time)
		Default value: 5sec under 26MHz DSI byte clock
		2 2

A04A0104 <u>DSI_PHY_LCCON</u>					DSI PHY Lane Clock Control Register									0000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam																
е																
Туре																
Rese																
t																

© 2015 - 2017 MediaTek Inc.

Page 389 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.


Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e														LC _W AK EU P_ EN	LC _U LP M_ EN	LC _H ST X_ EN
Туре														RW	RW	RW
Rese t														0	0	0

Bit(s)	Name	Description
2	LC_WAKEUP_EN	Enables clock lane wake-up
		Make the clock lane wake-up from ultra-low power mode. Make
		sure DSI_EN = 1 when setting this register
1	LC_ULPM_EN	Enables clock lane ULPS
		Make the clock lane go to ultra-low power mode. Make sure
		DSI_EN = 1 when setup this register
0	LC_HSTX_EN	Enables clock lane HS mode
		Start clock lane high speed transmission.

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam																
е																
Туре																
Rese																
t																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nam e														LO _W AK EU P_ EN	LO _U LP M_ EN	LO _R M_ TRI G_ EN
														EIN		EIN
Туре														RW	RW	RW

Bit(s)	Name	Description
2	LO_WAKEUP_EN	Enables data lane 0 wake-up
		Make the data lane 0 wake-up from ultra-low power mode.
1	LO_ULPM_EN	Enables data lane 0 ULPS
		Make the data lane 0 go to ultra-low power mode.
0	LO_RM_TRIG_EN	Enables data lane 0 remote application trigger
_		Send application trigger to slave side.

A04A	0110	DSI	PH `	Y_TI	MCOI	<u>NO</u>	DSI I	PHY	Timing Control 0 Register 14140A									
Bit	31	30	29	28	27	26	25	24	23 22 21 20 19 18 17									
e			D	A_HS	_TRAI	L				I	DA_HS	_ZER	D					
Туре				R	W				RW									
Rese t	0	0	0	1	0	1	0	0	0	0	0	1	0	1	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam			I	DA_HS	S_PRE	P					L	PX						
Nam e			I	DA_HS	S_PRE	P						L	PX	1	1			

© 2015 - 2017 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Туре				R	W			RW								
Rese t	0	0	0	0	1	0	1	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
31:24	DA_HS_TRAIL	Control for timing parameter: T_HS-Trail
23:16	DA_HS_ZERO	Control for timing parameter: T_HS-Zero
15:8	DA_HS_PREP	Control for timing parameter: T_HS-Prepare
7:0	LPX	Control for timing parameter: T_LPX

A04A	0114	DS	[_PH	Y_TI	MCOI	<u>N1</u>	DSI I	PHY	Timing Control 1 Register 0E1A163								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Nam			C	LK H	S EXI	Т		TA GET									
е			-	_													
Туре				R	W							R	W				
Rese t	0	0	0	0	1	1	1	0	0	0	0	1	1	0	1	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam				тл с	TIDE												
е				IA_C	JURE							IA_	_00				
Туре				R	W				RW								
Rese t	0	0	0	1	0	1	1	0	0	0	1	1	0	0	1	0	

Bit(s)	Name	Description
31:24	CLK_HS_EXIT	Control for timing parameter: T_HS-Exit for clock lane
23:16	TA_GET	Control for timing parameter: T_TA-Get
15:8	TA_SURE	Control for timing parameter: T_TA-Sure
7:0	TA_GO	Control for timing parameter: T_TA-Go

A04A	0118	DSI	[_PH	Y_TI	MCOI	N <u>2</u>	DSI PHY Timing Control 2 Register								14140000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Nam			C	LK HS	5 TRA	IL			CLK HS ZERO								
е											-			-			
Туре				R	W							R	W				
Rese t	0	0	0	1	0	1	0	0	0	0	0	1	0	1	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam e																	
Туре																	
Rese																	
t																	

Bit(s)	Name	Description
31:24	CLK_HS_TRAIL	Control for timing parameter: T_CLK-Trail
23:16	CLK_HS_ZERO	Control for timing parameter: T_CLK-Zero

A04A	011C	DSI	_PH	Y_TI	MCON	<u>N3</u>	DSI I	OSI PHY Timing Control 3 Register								EOEOA
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam										1	пл не	S FYF	г			
е										1	DA_IIS	_LAII	L			
Туре											R	W				
Rese																0
t							0	0	0	0	0	0	1	1	1	0

© 2015 - 2017 MediaTek Inc.

Page 391 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Nam e			С	LK_H	S_POS	Т					С	LK_H	S_PRE	P			
Туре				R	W				RW								
Rese t	0	0 0 0 0 1 1 0									0	0	1	0	1	0	

Bit(s)	Name	Description
25:16	DA_HS_EXIT	Control for timing parameter: T_HS-Exit for data lane
15:8	CLK_HS_POST	Control for timing parameter: T_CLK-Post
7:0	CLK_HS_PREP	Control for timing parameter: T_CLK-Prepare

DSI Command Queue

0000000

~ [n](n=0~127) A04A03FC

A04A0200 DSI_CMDQ

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Nam				DAT	'A_1				DATA_0									
Type				R	W				RW									
Type				It	**							10	**					
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Nam e				DAT	A_ID				RE	SV	TE	CL	HS	BT A	ТҮ	PE		
Туре					R	W	RW	RW	RW	RW	R	W						
Rese t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:24	DATA_1	Data byte 1 of command
23:16	DATA_0	Data byte 0 of command
15:8	DATA_ID	Data ID of command
7:6	RESV	Reserved
5	TE	Enables internal or external TE
		0: Disable
		1: Enable
4	CL	Selects DCS byte
		0: 1-byte DCS
		1: 2-byte DCS
3	HS	Enables high-speed transmission
		0: LPTX transmission
		1: HSTX transmission
2	BTA	Enables BTA
		0: Disable
		1: Enable
1:0	ТҮРЕ	Command types
		0: Type-0 command
		1: Type-1 command
		2: Type-2 command
		3: Type-3 command



24. Image Resizer

24.1. General Description

This block provides the image resizing function for image and video capturing scenarios. It receives image data from the Caminf module or from memory input, performs the image resizing function and outputs to the ROTATOR. shows the block diagram. The resizer is composed of horizontal and vertical resizing blocks. It can scale up or down the input image by any ratio. It also supports tile processing which can combines tiles into a full frame in memory-input mode. The maximum size of input images is limited to 2047x2047 and maximum size of output images is limited to 2047x2047.



Figure 24-1. Image Resizer Overview

24.2. Application Notes



There is a cropping example. Assuming an uncropped image with size = (640, 480), if the size of the cropped frame is (320, 240) and the cropped region is the center of input frame. Then the setting will be CROP_L = 160, CROP_R = 479, CROP_T = 120, CROP_B = 359, and SRCSZ_WS = 320, SRCSZ_HS = 240.



Note that there are two kinds of registers, registers related to cropping function and the rest registers, including ratio, and size, etc. Two kinds of double buffered registers have two separated updating time as described in the . In the normal case, registers related to cropping function will be updated at B if the following criterion is satisfied:

1. LOCK bit is not '1' at B.

The rest registers will be updated at C if the following criteria are satisfied:

- 1. LOCK bit is not '1' at B.
- 2. LOCK bit is not changed from B to C.

To make sure HW double buffered registers behave by this rule, we can guarantee that the cropping registers and the rest registers take effect at the same frame. However, from input frame #0, if after interrupt is asserted at A and FW cannot finish registers programming before B, then all the registers will take function at frame #2.



Figure 24-2. Resizer double buffered registers updating and taking effect timing chart

As shown in , in cropping mode, the FSTINT is asserted at the beginning of cropped frame. The FEDINT is asserted at the end of output frame. There are three independent busy status bits for three different frames, input frame, cropping frame and output frame.



Figure 24-3. Resizer interrupt and busy asserting timing chart

• Configuration procedure when source is cam

```
RESZ_CFG = 0x10 (continuous), 0x0 (single run);
RESZ_SRCSZ1 = source image size;
```

Page 394 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.

```
RESZ_TARSZ1 = target image size;
RESZ_HRATIO1 = horizontal ratio;
RESZ_VRATIO1 = vertical ratio;
RESZ_HRES1 = horizontal residual;
RESZ_VRES1 = vertical residual;
RESZ_FRCFG = working memory size, interrupt enable;
RESZ_CON = 0x1;
```

• Configuration procedure when source is memory (frame mode)

```
RESZ_CFG = 0x1 or 0x2 or 0x3 (single run);
RESZ_SMBASE_Y = source memory for Y base address;
RESZ_SMBASE_U = source memory for U base address;
RESZ_SMBASE_V = source memory for V base address;
RESZ_SRCSZ1 = source image size;
RESZ_TARSZ1 = target image size;
RESZ_HRATIO1 = horizontal ratio;
RESZ_VRATIO1 = vertical ratio;
RESZ_HRES1 = horizontal residual;
RESZ_VRES1 = vertical residual;
RESZ_FRCFG = working memory size, interrupt enable;
RESZ_CON = 0x1;
```

Configuration procedure when source is memory (tile mode)

```
RESZ_CFG = 0x10001 or 0x10002 or 0x10003 (single run);
RESZ_SMBASE_Y = source tile memory for Y base address;
RESZ_SMBASE_U = source tile memory for U base address;
RESZ_SMBASE_V = source tile size;
RESZ_SRCSZ1 = source tile size;
RESZ_TARSZ1 = target tile size;
RESZ_HRATIO1 = horizontal ratio;
RESZ_HRATIO1 = vertical ratio;
RESZ_HRES1 = horizontal residual;
RESZ_VRES1 = vertical residual;
Setup tile parameters according tile formula
RESZ_FRCFG = working memory size, interrupt enable;
RESZ_CON = 0x1;
```

• Configuration procedure for disable clock.

```
RESZ_CON = 0x0;
RESZ_CON = 0X10000;
while ((RESZ_CON&0x10000) == 1) ;
RESZ_FRCFG = RESZ_FRCFG & 0xFFFF13FF;
SWInt = RESZ_INT & 0x000003F;
Disable clock;
```

24.3. Register Definition

Address	Name	Width	Register Function



Address	Name	Width	Register Function
	D507.050	22	Image Resizer Configuration Register
A0410000	<u>RESZ_CFG</u>	32	The register is for global configuration of Image Resizer.
			Image Resizer Control Register
A0410004	<u>RESZ_CON</u>	32	The register is for global control of Image Resizer. Furthermore, software reset will not reset all register setting. Remember trigger Image Resizer first before trigger image sources to Image Resizer.
10110000	DECT CTA	22	Image Resizer Status Register
A0410008	<u>RESZ_STA</u>	32	The register indicates global status of Image Resizer.
40410000	DECZ INT	22	Image Resizer Interrupt Register
A041000C	<u>RESZ INT</u>	32	The register shows up the interrupt status of resizer.
			Image Resizer Source Image Size Register 1
A0410010	<u>RESZ_SRCSZ1</u>	32	The register specifies the size of source image. The allowable maximum size is 2047x2047.
			Image Resizer Target Image Size Register 1
A0410014	<u>RESZ TARSZ1</u>	32	The register specifies the size of target image. The allowable maximum size is 960x2047 with resizing and 2047x2047 without resizing. However, it is suggested to limit WT <= 480 when SRC is CAM and with resizing.
40410018		27	Image Resizer Horizontal Ratio Register 1
A0410018		52	The register specifies horizontal resizing ratio.
A041001C	RESZ VRATIO1	32	Image Resizer Vertical Ratio Register 1
A041001C		52	The register specifies vertical resizing ratio.
			Image Resizer Horizontal Residual Register 1
A0410020	RESZ HRES1	32	The register specifies horizontal residual. It is obtained by RESZ_SRCSZ1.WS % RESZ_TARSZ1.WT.
			Image Resizer Vertical Residual Register 1
A0410024	<u>RESZ_VRES1</u>	32	The register specifies vertical residual. It is obtained by RESZ_SRCSZ1.HS % RESZ_TARSZ1.HT.
			Image Resizer LOCK Register
A041002C	<u>RESZ LOCK</u>	32	This register specifies the lock register. Once this bit is programmed to be '1', Resizer stops updating double buffered registers at Vsync. The function of lock register is to prevent Resizer updating only partial parameters when firmware programs registers near input Vsync. Set to 1 before changing size related registers, and set to 0 after all size related registers are programmed.
			Image Resizer Crop Original Size Register 1
A0410030	RESZ ORIGSZ1	32	These registers are only used when CROP_EN = '1'. This field specifies original size before image cropping.
			Image Resizer Crop Left Right Register 1
A0410034	RESZ CROPLR1	32	These registers are only used when CROP_EN = '1'. This field specifies the horizontal start and end position index for image cropping. Please note that these indexes are defined as the following illustration. For an uncropped image, the index of start point is 0 and the index of end point is (ORIGSZ_WS-1). The width cropped frame is therefore defined as (CROP_R - CROP_L+1).
			Image Resizer Crop Top Bottom Register 1
A0410038	RESZ CROPTB1	32	These registers are only used when CROP_EN = '1'. This field specifies the vertical start and end position index for image cropping. Please note that these indexes are defined as the following illustration. For an uncropped image, the index of start point is 0 and the index of end point is (ORIGSZ_HS-1). The height cropped frame is therefore defined as (CROP_B - CROP_T+1).
			Image Resizer Fine Resizing Configuration Register
A0410040	<u>RESZ_FRCFG</u>	32	The register specifies various setting of control for fine resizing, including of horizontal and vertical resizing. Note that all parameters must be set before

© 2015 - 2017 MediaTek Inc.

Page 396 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Address	Name	Width	Register Function
			horizontal and vertical resizing proceeds.
A0410090	RESZ DBGCFG	32	Image Resizer Debug Configuration Register The register is used to help debug.
A04100B0	RESZ INFOO	32	Image Resizer Information Register 0
A04100B4	RESZ_INFO1	32	Image Resizer Information Register 1
A04100DC	<u>RESZ SMBASE Y</u>	32	Image Resizer Y-Component Source Memory Base Address Register The register specifies the base address of memory input for Y-component or UYVY format. It's only useful in Memory input mode. It should be 4 bytes aligned without CLIP_EN. It should be format aligned with CLIP_EN. That is 4 bytes for UYVY format and 2 bytes for YUV420 and YUV422 format. However, the base address before clipping must be 4 bytes aligned.
A04100E0	<u>RESZ SMBASE U</u>	32	Image Resizer U-Component Source Memory Base Address Register The register specifies the base address of memory input for U-component. It's only useful in Memory input mode. It should be 4 bytes aligned without CLIP_EN. It should be format aligned with CLIP_EN. That is 1 byte. However, the base address before clipping must be 4 bytes aligned.
A04100E4	<u>RESZ SMBASE V</u>	32	Image Resizer V-Component Source Memory Base Address Register The register specifies the base address of memory input for V-component. It's only useful in Memory input mode. It should be 4 bytes aligned without CLIP_EN. It should be format aligned with CLIP_EN. That is 1 byte. However, the base address before clipping must be 4 bytes aligned.
A04100F0	RESZ GMCCON	32	Image Resizer GMC Control Register
A04100FC	RESZ CLIP	32	Image Resizer CLIP Register
A0410100	RESZ_TILE_CFG	32	Image Resizer Tile Configuration Register Configuration setting of tile-based resizer.
A0410104	RESZ TILE START POS	32	Image Resizer Tile Start Position X Register 1 Start setting of tile-based resizer.
A041010C	RESZ TILE START POS	32	Image Resizer Tile Start Position Y Register 1 Start setting of tile-based resizer.
A0410114	RESZ BI TRUNC ERR COMP1	32	Image Resizer Bilinear Truncation Error Compensation Register 1 Bilinear setting of tile-based resizer.
A0410118	RESZ BI INIT RESID1	32	Image Resizer Bilinear Initial Residual Register 1 Bilinear setting of tile-based resizer.

All undefined bit fields must be set as the default values.

A0410000 <u>RESZ CFG</u>					Ima	Image Resizer Configuration Register									000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	

© 2015 - 2017 MediaTek Inc. Page 397 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Name																MO DE1
Туре																RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								VS RS TE N2	VS RS TE N1	VS RS TE NO	DC M_ DIS	PC ON			SR	2C1
Туре								RW	RW	RW	RW	RW			R	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	MODE1	Mode selection of 1st pass of resizer. 0: Frame mode. 1: Tile mode.
8	VSRSTEN2	Resizer auto reset when SRC1 is camera and pixel drop is detected. 0: Disable. 1: Enable.
7	VSRSTEN1	Resizer auto reset when SRC1 is camera and new frame comes and previous input is complete but output not complete. 0: Disable. (skip current frame) 1: Enable. (Give up previous frame)
6	VSRSTENO	Resizer auto reset when SRC1 is camera and new frame comes. 0: Disable. 1: Enable.
5	DCM_DIS	DCM enabling/disabling setting. 0: Enable DCM. 1: Disable DCM.
4	PCON	The register bit specifies if resizing continues whenever an image finishes processing. Once continuous run for pixel-based resizing is enabled and pixel- based resizing is running, the only way to stop is to reset resizer. If to stop immediately is desired, reset resizer directly. If the last image is desired, set the register bit to '0' first. Then wait until image resizer is not busy again. Finally reset image resizer. 0: Single run. 1: Continuous run.
1:0	SRC1	The register bit specified the input source of 1st pass of resizer. 0: Camera input. 1: Memory input. Packet UYVY format. 2: Memory input. Planar YUV420 format. 3: Memory input. Planar YUV422 format.

A0410	004	<u>RESZ</u>	<u>Z CON</u>	<u>N</u>	Ima	Image Resizer Control Register										
Bit	31	30	29	28	27	27 26 25 24 23 22 21 20 19							19	18	17	16
Name																RS T
Туре																RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN A
Туре																RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_																

Bit(s)	Name	Description
16	RST	Writing '1' to the register will cause resizing to stop. Resizer itself would clear this bit to 0 when it is ready to be enabled. When this bit is 1, do not enable resizer.
0	ENA	Writing '1' to the register bit to enable resizer.

© 2015 - 2017 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Name Image: Stress of the stress of	A0410	008	<u>RESZ</u>	Z STA	<u>-</u>	Ima	nage Resizer Status Register									000000 00		
Name Image: Second system	Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Type RC Reset 0 <th>Name</th> <th></th> <th>DC M_ STA TU S</th>	Name																DC M_ STA TU S	
Reset 0 <th>Туре</th> <th></th> <th>RO</th>	Туре																RO	
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Name ER	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
NameER R5ER R4ER R3ER ER R2ER R1ER R0ER R0ER R0ER R0ER R0ER R0ER R0INB R0INB R0 	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Type W1C W1C W1C W1C RO	Name		ER R5	ER R4	ER R3		ER R2	ER R1	ER RO				CR OP BU SY		INB US Y	ME MI NB US Y	OU TB US Y	
	Туре		W1C	W1C	W1C		W1C	W1C	W1C				RO		RO	RO	RO	
	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
16	DCM_STATUS	DCM status.
14	ERR5	Error status. Input pixel is not enough when crop is enabled. Write this bit to 1 or reset resizer to clear.
13	ERR4	Error status. Drop frame due to LOCK is changed between start point of original image and start point of cropped image. Write this bit to 1 or reset resizer to clear.
12	ERR3	Error status. Drop frame due to LOCK when vsync comes. Write this bit to 1 or reset resizer to clear.
10	ERR2	Error status. Input complete but output not complete when new frame comes. Write this bit to 1 or reset resizer to clear.
9	ERR1	Error status. Input pixel is not enough. Write this bit to 1 or reset resizer to clear.
8	ERRO	Error status. Pixel over run (Camera request but resizer not ack). Write this bit to 1 or reset resizer to clear.
4	CROPBUSY	Cropping busy status.
2	INBUSY	Input busy status.
1	MEMINBUSY	Memory input busy status.
0	OUTBUSY	Output busy status.

A0410	00C	<u>RESZ</u>	<u>Z INT</u>		Ima	ge Re	sizer	Inter	rupt R	Regist	er				000	000 00
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											LC KD RPI NT	MI NI NT	PX DI NT		FST AR T1I NT	FE ND INT
Туре											RC	RC	RC		RC	RC
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Nai	ne			Desci	riptio	n									

5 LCKDRPINT

Interrupt for drop frame for lock occurs. No matter the register bit RESZ_FRCFG.LCKDRPINTEN is enabled or not, the register bit will be active whenever drop frame for lock occurs. It could be as software interrupt by

© 2015 - 2017 MediaTek Inc.

Page 399 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.

м	EDIATEK	MT2533D Reference Manual
		polling the register bit. Clear it by reading the register.
4	MININT	Interrupt for memory input. No matter the register bit RESZ_FRCFG.MININTEN is enabled or not, the register bit will be active whenever memory input is done. It could be as software interrupt by polling the register bit. Clear it by reading the register.
3	PXDINT	Interrupt for pixel drop. No matter the register bit RESZ_FRCFG.PXDINTEN is enabled or not, the register bit will be active whenever pixel drop occurs. It could be as software interrupt by polling the register bit. Clear it by reading the register. Useful for error detection.
1	FSTART1INT	Interrupt for frame start of 1st pass. No matter the register bit RESZ_FRCFG.FSTART1INTEN is enabled or not, the register bit will be active whenever a new frame of 1st pass arrives. It could be as software interrupt by polling the register bit. Clear it by reading the register. Useful for digital zooming.
0	FENDINT	Interrupt for frame end. No matter the register bit RESZ_FRCFG.FENDINTEN is enabled or not, the register bit will be active whenever whole image is done. It could be as software interrupt by polling the register bit. Clear it by reading the register.

A0410010	<u>RESZ_SRCSZ1</u>	Image Resizer Source Image Size Register 1
		0 0 0

000000 00

			10
0 0	0 0	0	0
4 3	3 2	1	0
0 0	0 0	0	0
		0 0 0 4 3 2 0 0 0	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Bit(s)	Name	Description
26:16	HS	The register field specifies the height of source image.
10:0	WS	The register field specifies the width of source image.

Note: WS and HS must be format aligned (RESZ_CROPLR1.CROP_EN = 0).

src	format	HS	WS		
caminf	YUV444	Multiples of 1	Multiples of 1		
	YUV420	Multiples of 2	Multiples of 2		
memory	YUV422	Multiples of 1	Multiples of 2		
,	UYVY	Multiples of 1	Multiples of 2		

40410014		Internet Destates Transist Internet State Destates 1	000000
A0410014	<u>RESZ_IAKSZI</u>	Image Resizer Target Image Size Register I	00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											HT					
Туре											RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											WT					
Туре											RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
26:16	HT	The register field specifies the height of target image.
10:0	WT	The register field specifies the width of target image.

© 2015 - 2017 MediaTek Inc.

Page 400 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



A0410	018	<u>RESZ</u> <u>1</u>	<u>Z HR</u>	<u>ATIO</u>	Ima	ge Re	sizer	Horiz	ontal	Ratio) Regi	ster 1	l		000	0000 00
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								RATIO	[31:16]							
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RATIO	D[15:0]							
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Nai	me			Desc	riptio	n									

		<u>.</u>
		Ratio = (RESZ_TARSZ.WT < RESZ_SRCSZ.WS)?
31:0	RATIO	(RESZ_TARSZ.WT -1) * 2 ²⁰ / (RESZ_SRCSZ.WS -1) :
		(RESZ_SRCSZ.WS) * 2 ²⁰ / RESZ_TARSZ.WT

A0410	01C	<u>RESZ</u> <u>1</u>	Z_VRA	<u>ATIO</u>	Ima	ge Re	sizer	Verti	cal Ra	tio R	egiste	r 1			000	0000 00
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								RATIO	[31:16]							
Туре	RW															
Reset	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RATIO	D[15:0]							
Туре								R	W							
Reset	: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												0			

Bit(s)	Name	Description
31:0	RATIO	Ratio = (RESZ_TARSZ.HT < RESZ_SRCSZ.HS)? (RESZ_TARSZ.HT -1) * 2 ²⁰ / (RESZ_SRCSZ.HS -1): (RESZ_SRCSZ.HS) * 2 ²⁰ / RESZ_TARSZ.HT

A0410	020	<u>RESZ</u>	Z HRI	<u>ES1</u>	Ima	ge Re	sizer	Horiz	ontal	Resid	dual F	Regist	er 1	000000 00			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Туре																	
Reset	0	0	0	0										0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name										RESI	DUAL						
Туре					RW												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
11:0	RESIDUAL	Residual = RESZ_SRCSZ1.WS % RESZ_TARSZ1.WT

A0410	024	<u>RES</u>	Z VRI	<u>ES1</u>	Ima		000000									
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																



Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										RESI	DUAL					
Туре										R	W					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
11:0	RESIDUAL	Residual = RESZ_SRCSZ1.HS % RESZ_TARSZ1.HT

A0410	02C	<u>RESZ</u>	<u>z loc</u>	<u>2K</u>	Ima	ge Re	sizer	LOCK	Regi	ster					000	000 00
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																LO CK
Туре																RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
0	LOCK	Writing '1' to the register bit prevents updating double buffered registers.

Note: If lock is set to 1, and vsync comes, the frame will be dropped because the setting is not reliable. So please keep the locked region as short as possible. LCKDRP interrupt can be used to detect this event.

A0410	030	<u>RESZ</u> 1	<u>Z ORI</u>	GSZ	Imaş	ge Re	sizer	Crop	Origi	nal Si	ze Re	gister	1		000000 00			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name							ORIGSZ_HS											
Туре																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name										OR	IGSZ_	WS						
Туре						RW												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
26:16	ORIGSZ_HS	Resizer input image height before cropping for pass 1.
10:0	ORIGSZ_WS	Resizer input image width before cropping for pass 1.

Note: If CROP_EN = 1 and SRC is memory, ORIGSZ_WS and ORIGSZ_HS must be format aligned.

src	format	ORIGSZ_HS	ORIGSZ_WS
caminf	YUV444	Multiples of 1	Multiples of 1
	YUV420	Multiples of 2	Multiples of 2
memory	YUV422	Multiples of 1	Multiples of 2
,	UYVY	Multiples of 1	Multiples of 2

A0410	034	<u>RES</u>	Z_CROP	<u>LR1</u>	Ima	ge Re	esize	r Cro	op Le	eft Ri	ght]	Regis	ster	1	0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CROP_EN										CRO	P_L				
Туре	RW										RV	N				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

© 2015 - 2017 MediaTek Inc. Page 402 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											CRO	P_R				
Туре											RV	N				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Nam	e		De	script	ion										
31	CROP	_EN		Cro	op enal	ole for j	pass 1.									
26:16	CROP	_L		Но	rizonta	l crop	ping st	art/left	positio	on inde	ex for p	ass 1.				
10:0	CROP	_R		Но	rizonta	al crop	ping en	d/righ	t positi	on ind	ex for _]	pass 1.				
A0410	038	<u>RESZ</u> <u>1</u>	Z CRO	<u>)PTB</u>	Ima	ge Re	sizer	Crop	Top B	ottor	n Reg	ister	1		000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										(CROP_	Т				
Туре											RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										(CROP_	В				
Туре											RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Nai	me			Desc	riptio	n									
26:16	CRO	P_T			Vertie	cal cro	pping s	tart/to	p posit	ion ind	lex for	pass 1.				

—	
10:0 CROP_B	Vertical cropping end/bottom position index for pass 1

A0410	040	<u>RESZ</u>	Z FRC	CFG	Ima Regi	ge Re ister	sizer	Fine I	Resizi	ng Co	onfigu	ratio	n		000	000 02
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													WM	ISZ1		
Туре													R	W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LC KI NT EN	MI NI NT EN	PX DI NT EN		FST AR T1I NT EN	II IO 9 8 7 6 5 4 5 2 FST FE AR ND III INT III IIII III III IIII IIII IIII IIII IIII IIII IIII IIII IIII IIIII IIIII IIII IIIII IIIII IIIII IIIII IIIII IIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII										
Туре	RW	RW	RW		RW	RW										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Bit(s)	Name	Description
21:16	WMSZ1	It stands for working memory size for single pass or 1st pass of two pass resizing. The register specifies how many lines after horizontal resizing can be filled into working memory. Its minimum value is 2 and maximum value is 31. And the formula is (1920 / ((WT+3)/4*4)).
15	LCKINTEN	Drop frame due to lock interrupt enable.
14	MININTEN	Memory input interrupt enable.
13	PXDINTEN	Pixel drop interrupt enable.
11	FSTART1INTEN	Frame start of 1st pass interrupt enable. 0: Interrupt for frame start of 1st pass is disabled. 1: Interrupt for frame start of 1st pass is enabled.
10	FENDINTEN	Frame end interrupt enable. 0: Interrupt for frame end is disabled. 1: Interrupt for frame end is enabled.



A0410	090	<u>RESZ</u> G	<u>Z DBC</u>	<u>GCF</u>	Ima	ge Re	sizer	Debu	g Con	figura	ation	Regis	ter		000	0002 00
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					NO DB	PH R1	PV R1									
Туре					RW	RW	RW									
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Bit(s)	Nai	me			Desc	riptio	n									
11	NOI	DB			Force 0: Dou starts. 1: No d	regist ble buff louble b	er not d čered, re uffered.	louble gisters a	buffer are effec	e d. tive whe	en came	ra vsync	arrives	or mem	ory inp	ut
10	PHR	81			Force 0: Nor 1: Forc	horizo mal ope e horizo	ontal re ration. ontal res	sizing izing to	to exec execute	even th	en thou ough it's	gh it's s not ne	not ne cessary.	cessary	.	
9	PVR	21			Force 0: Nor 1: Forc	vertica mal ope e vertica	al resiz ration. al resizin	ing to 	execute	e even t en thou	t hough gh it's ne	it's no t	t neces sary.	sary.		

A0410	0B0	<u>RESZ</u>	<u>Z_INF</u>	<u>00</u>	Ima	ge Re	sizer	Infor	matio	n Reg	gister	0			000	0000 00
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		IN_VERT_CNT														
Туре	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							Ι	N_HO	RZ_CN	Т						
Туре								R	20							
Reset	et 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												0	0	0	

Bit(s)	Name	Description
31:16	IN_VERT_CNT	Input vertical counter.
15:0	IN_HORZ_CNT	Input horizontal counter.

A0410	0 B 4	RESZ INFO1 Image Resizer Information Register 1 30 29 28 27 26 25 24 23 22 21 20 19 18													000	000(00
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							0	UT_VI	ERT_CI	ЛТ						-
Туре								F	20							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							0	UT_HO	DRZ_C	NT						
Туре																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Nai	me			Desc	rintio	n									
31:16	OUT	_VERT	_CNT		Outp	ut verti	ical cou	ınter.								
15:0	OUI	E_HORZ	L_CNT		Outp	ut hori	zontal	counte	r.							
A0410 C	0D	OT_HORZ_CNT Output horizontal counter. RESZ_SMBAS Image Resizer Y-Component Source Memory Base xx E Y Address Register													XXX	xxxx x

С		<u>E_Y</u>			Add	ress F	legist	er								х
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Name							SN	IBASE	_Y[31:	16]						
Туре								R	W							
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SI	MBASI	E _Y[15 :	0]						
Туре								R	W							
Reset																
Bit(s)	Nar	ne			Desc	riptio	n									
31:0	SMB	ASE_Y														

A0410	A04100E0		Z_SMI	BAS	Ima	Image Resizer U-Component Source Memory Base											
A0410	ULU	<u>E_U</u>			Add	ress F	Regist	er								х	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name							SN	1BASE	_U[31:	16]							
Туре								R	W								
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name							SI	MBASE	_U[15:	:0]							
Туре								R	W								
Reset																	
Bit(s)	Nai	ne			Desc	riptio	n										

31:0 SMBASE_U

A0410	0E4	RESZ_SMBAS Image Resizer V-Component Source Memory Base E_V Address Register											XXX	xxxx x		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		SMBASE_V[31:16]														
Туре		RW														
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SI	MBASE	_V[15:	0]						
Туре								R	W							
Reset																

Bit(s)	Name	Description
31:0	SMBASE_V	

A0410	0F0	<u>RESZ</u> N	Z GM	<u>CCO</u>	Ima	ge Re		000000 00								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					RD_M	IN_RE	Q_INT	ERVAI	Ĺ							
Туре						R	W									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RD _M AX _B L				RD _M IN_ RE Q_ EN
Туре												RW				RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Nai	ne			Desc	riptio	n									

31:20 RD_MIN_REQ_INTER It specifies how many AHB bus cycles between two GMC requests for read

© 2015 - 2017 MediaTek Inc.

Page 405 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



11:0

MEM_WD

MT2533D Reference Manual

	VAL	port.
		Specify the maximum burst length of GMC request for read port.
4	RD_MAX_BL	0: Burst 4 beats access, and one beat is 4 bytes. Total data amount is 16 bytes per access. 1: Single 4 bytes access.
0	RD_MIN_REQ_EN	Enable GMC port minimum request control for read port.

A0410	OFC	<u>RESZ</u>	Z CLI	<u>P</u>	Ima	ge Re	sizer	CLIP	Regis	ter					000	000 00
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CLI P_ EN															
Туре	RW															
Reset	0	0	0	0	0	0 0 0 0 0 0 0 0 0 0 0										0
Bit	15	14	13	12	11	11 10 9 8 7 6 5 4 3 2										0
Name										MEM	_WD					
Туре										R	W					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit(s)	Nar	ne			Description											
31	CLIF	P_EN		Enable clip function of memory in mode. 0: Disable. 1: Enable.												

Width of background image. The unit is pixels.

	mem_wd	
4 bytes align		
smbase	e ws	
]
		hs
l		J

Figure 24-4. Memory clipping chart

Note: MEM_WD should be format aligned.

format	MEM_WD
YUV420	Multiples of 2
YUV422	Multiples of 2
UYVY	Multiples of 2

All of the following registers are for tile-based processing. These registers are inactive while RESZ_CFG.MODE1 is frame mode.

A0410100	<u>RESZ_TILE_C</u> <u>FG</u>	Image Resizer Tile Configuration Register	000000 00
----------	---------------------------------	---	--------------

© 2015 - 2017 MediaTek Inc. Page 406 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															SA _E N_ Y1	SA _E N_ X1
Туре															RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
1	SA_EN_Y1	Vertical source accumulation enable siganl of 1st pass of resizer. 0: Disable (frame_target_height ≥ frame_source_height). 1: Enable (frame_target_height < frame_source_height).
0	SA_EN_X1	 Horizontal source accumulation enable siganl of 1st pass of resizer. 0: Disable (frame_target_width ≥ frame_source_width). 1: Enable (frame_target_width < frame_source_width).

A0410	104	<u>RESZ</u> TAR	<u>Ζ ΤΙΙ.</u> Γ ΡΟS	<u>E S</u> S X1	Ima	Image Resizer Tile Start Position X Register 1									000000 00		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name							TILI	E_STAI	RT_PO	S_X[30	0:16]						
Туре									RW								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name							TILE_S	START	_POS_	X[15:0]						
Туре								R	W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
30:0	TILE_START_POS_X	Horizontal start position of bilinear interpolation. Format: Q0.11.20. Horizontal start weight of source accumulation. Format: Q0.0.20.

A0410	41010C <u>RESZ TILE S</u> <u>TART POS Y1</u>					Image Resizer Tile Start Position Y Register 1									000	0000 00
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							TIL	E_STA	RT_PO	S_Y[30):16]					
Туре									RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							TILE_S	START	_POS_	Y[15:0]]					
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
30:0	TILE_START_POS_Y	Vertical start position of bilinear interpolation. Format: Q0.11.20. Vertical start weight of source accumulation. Format: Q0.0.20.

A0410114RESZ BI TRU
NC ERR COM
P1Image Resizer Bilinear Truncation Error
Compensation Register 1000000
00

© 2015 - 2017 MediaTek Inc.

Page 407 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						BI_TRUNC_ERR_COMP_Y										
Туре										R	W					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									BI_TR	UNC_I	ERR_C	OMP_X	K			
Туре										R	W					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27:16	BI_TRUNC_ERR_COM P_Y	Vertical condition of truncation error compensation by accumulated residual.
11:0	BI_TRUNC_ERR_COM P_X	Horizontal condition of truncation error compensation by accumulated residual.

A0410	118	RESZ RES	Z <u>BI</u> SID1	<u>INIT</u>	Ima	Image Resizer Bilinear Initial Residual Register 1								r 1	000000 00		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name									BI_IN	IT_RE	SID_Y						
Туре										RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name					BI_INIT_RESID_X												
Туре					RW												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
28:16	BI_INIT_RESID_Y	Vertical initial residual for truncation error compensation.
12:0	BI_INIT_RESID_X	Horizontal initial residual for truncation error compensation.

Since the bilinear-interpolation step is represented by fixed-point representation, there are truncation errors in the computational process. In order to reduce the truncation-error effect, resizer will compensate the errors at each integer interpolation point. The following is the example.

10 pixels \rightarrow 15 pixels

step (ratio) = $\frac{10}{15} = \frac{2}{3} \approx 0.625 = \frac{5}{8} (3 \text{ - bit binary precision})$

residual = 10 % 15 = 10

 \Rightarrow interpolation position

$$0 \quad \frac{2}{3} \quad \frac{4}{3} \quad \frac{6}{3} \quad \frac{8}{3} \quad \cdots$$

interpolation position by fixed point

$$0 \quad \frac{5}{8} \quad \frac{10}{8} \quad \frac{15}{8} \quad \frac{21}{8} \quad \cdots$$

incremental residual $\quad \frac{16}{8}$ (truncation-error compensation)
 $0 \quad 10 \quad 5 \quad 15 \quad 10 \quad \cdots$



25. Image Rotator DMA

25.1. General Description

Image Rotator DMA receives YUV444 pixel data from input interface as shown in Figure 25-1, and output to memory. The architecture is shown in Figure 25-2. When writing to memory, it supports various formats. Supported Ooutput packed formats include: UYVY (YUYV422). Supported oOutput planar formats include: scanline planarYUV420 and YUV422. In this specification, generic YUV format refers to scanline planar YUV420/YUV422. These output formats ares shown in Table 25-1.







Figure 25-2. Image Rotator DMA Architecture

Table 25-1. ImageRotator DMA Output Format

Output formats						
UYVY						
Planar YUV420						
Planar YUV422						

25.1.1. Feature List

- Descriptor based mode
- Hardware auto loop mode
- Color formats transformation
- Output Image pitching for UYVY
- Rotation for UYVY
- Hardware semaphore support



25.1.2. Descriptor Format

There are six6 enable signals indicating each 4- bytes command. The full sets of rotator DMA's descriptor is 24s bytes including six6 segments and with four4 bytes each segment.



Figure 25-3. Image Rotator DMA Descriptor Format

25.1.3. Frame buffer start address and size notes

Output frame buffer start address must be 4- byte alignment.

The size of each frame buffer must be a multiple of four4 bytes. That is, if output format is YUV420. Y, U and V plane must allocate size of multiple of four4 bytes. If the image size will not occupyied every 4 bytes allocated, the residual bytes not used will be written with dummy data. Dummy data value is undefined and scenario dependent.

The table belowFollowing table summarizes base address and buffer size restrictions.

	Y, U, V frame start address (bytes)	Width (pixels)	Height (pixels)	*HW output size (bytes)	DST_W_IN_BYTE (bytes)
UYVY(packed)	4x	2x	1x	4x	4x
YUV422(planar)	4x	2x	1x	4x	-
YUV420(planar)	4x	2x	2x	4x	-
YUV422(planar) with pitch enabled	4x	8x	1x	4x	8x
YUV420(planar) with pitch enabled	4x	8x	2x	4x	8x

Table 25-2. Base Address and Buffer Size Restrictions



25.1.4. Rotation

Rotator supports 90 degree of rotation with flip for UYVY color format image of width smaller than or equal to 480 pixels.

25.2. Register Definition

The base address of ROT_DMA is 0xA040_0000.

Register Address	Register Function	Acronym
ROT_DMA+0000h	Rotator DMA Interrupt Flag	ROT_DMA_IRQ_FLAG
ROT_DMA+0008h	Rotator DMA Interrupt Flag Clear	ROT_DMA_IRQ_FLAG_CLR
ROT_DMA+0018h	Rotator DMA Configuration	ROT_DMA_CFG
ROT_DMA+0028h	Rotator DMA Stop Register	ROT_DMA_STOP
ROT_DMA+0030h	Rotator DMA Enable Status	ROT_DMA_EN
ROT_DMA+0038h	Rotator DMA Reset Register	ROT_DMA_RESET
ROT_DMA+0300h	Image Rotator DMA SLOW DOWN	ROT_DMA_SLOW_DOWN
ROT_DMA+0318h	Image Rotator DMA Y Destination Start Address	ROT_DMA_Y_DST_STR_ADDR
ROT_DMA+0320h	Image Rotator DMA U Destination Start Address	ROT_DMA_U_DST_STR_ADDR
ROT_DMA+0328h	Image Rotator DMA V Destination Start Address	ROT_DMA_V_DST_STR_ADDR
ROT_DMA+0330h	Image Rotator DMA Source Image Size	ROT_DMA_SRC_SIZE
ROT_DMA+0348h	Image Rotator DMA Destination Image Size	ROT_DMA_DST_SIZE
ROT_DMA+0368h	Image Rotator DMA Control Register	ROT_DMA_CON

ROT_DMA+ 0000h Rotator DMA Interrupt Flag

ROT_DMA_I

000	UII													N	v_ 1	LAG
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
																FLAG
Name																0_IR
																Q_EN
Type																R/W
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Namo																FLAG
Ivallie																0
Type																R/W
Reset																0

© 2015 - 2017 MediaTek Inc. Page 411 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.





This register is used by software to parse error message and some events triggered by the engine. Occurrence of these events/error messages is denoted by flags. Flags can issue interrupt which is level triggered. To turn on interrupt issue capability, assert IRQ_EN. Note that interrupt will only issue when engine's EN is asserted. This behavior give software opportunity to prevent unnecessary interrupt before start of engine.

For each flag (e.g. FLAG1):

When read:

- **0** Event/error not took place
- **1** Event/error took place

When write:

- **0** Clear flag. To clear flags, Using IRQ_FLAG_CLR register is preferred.
- 1 Software asserted event/error

For each flag IRQ_EN (e.g. FLAG1_IRQ_EN):

IRQ_EN Interrupt enable. Enable or disable corresponding interrupt issue capability. If the bit is deasserted, the corresponding flag will still raise in respond to the event, but will not issue interrupt. If asserted, the interrupt will issue at EN==1 if the event takes place.

- **0** Disable.
- **1** Enable.

Flags descriptions:

FLAG0 This is raised when engine finished the descriptor and INT_EN is asserted.

ROT_DMA+
0008hROT_DMA_I
RQ_FLAG_CL
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NT																FLAG
Name																O_CL R
Type																WO

FLAGn_CLR Clear interrupt flag number n. When clearing interrupt flag and interrupt flag trigger event occur at the same time. Event trigger was given higher priority to let software programmer still notified by the event.

- **0** Do not clear (no effect on interrupt flag)
- **1** Clear interrupt flag



ROT_DMA+ 0018h Rotator DMA Configuration

ROT_DMA_C

001	8h		1000			COI		auro								FG
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FRAM E_SY NC_E N															YUV_ PITC H_EN
Type	R/W															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		DROP														AUTO _LOO P
Type		R/W														R/W
Reset		0														0

AUTO_LOOP Auto loop. Automatically loop back to the first command when all commands are

- consumed.
- **0** Disable
- 1 Enable

DROP this register only takes effect when en=0 (engine at turn off status)

- **0** stall previous engine's input data if any
- 1 drop previous engine's input data if any

YUV_PITCH_EN Enable pitch mechanism for generic YUV output format. This register only takes effect when OUTPUT_FORMAT is generic YUV.

- **0** Y, U, V data will be written to memory in continuous address respectively if OUTPUT_FORMAT is generic YUV.
- 1 Y plane data will be written to memory in pitch value, DST_W_IN_BYTE and U, V plane data will be written to memory in pitch value, DST_W_IN_BYTE/2. The source width must be multiple of 8.

FRAME_SYNC_EN Frame sync signal from camera. No effect when the DMA engine is not part of camera image datapath.

- **0** Disable
- 1 Enable

ROT_DMA+ 0028h Rotator DMA Stop Register

ROT_DMA_S

TOP

••••																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STOP
Type																R//W
Reset																0

Stop the engine engine by writing this register. When writing 1, DMA engine will stop after finishing the current frame. When writing 0, DMA stop will be de-asserted. This status will be checked at each end of frame. During the engine operation, this status has no effect.

STOP Stop (disable) the DMA engine.

0 De-assert stop status



Stop the DMA engine at frame end. 1

ROT_DMA+ ROT_DMA_E **Rotator DMA Enable Status Register** 0030h Ν

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																R/W
Reset																0

EN Enable Status. When read, this indicates whether DMA is enabled or not. To enable the engine, write 1 into this register. To stop the engine, use STOP, WARM_RESET or HARD_RESET instead. In register mode and without auto loop, engine will set en = 0 when finishing its job. In auto loop, only when SW assert stop/reset can turn off engine.

ROT 0038	'_DN 8h	1A +	Rota	itor]	DMA	Res	et Re	egiste	er]	ROT_	_DM E	A_R SET
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															WAR M_RS T	HAR D_RS T
Type															R/W	R/W
Reset															0	0

- HARD_RST Reset DMA descriptor queue and control register settings. This will clear control settings and in Image DMA registers immediately. This reset may cause pending bus transactions left in the DMA engine. Software should determine an amount of safe reset time and assert the reset for that period of time.
 - 0 De-assert reset
 - Assert reset 1
- WARM_RST Reset DMA descriptor queue and control register settings. This will clear control settings in Image DMA registers after no pending bus transactions left. This is often so called safe reset. This bit will be de-asserted automatically after the settings are cleared. Software should wait for this bit to be de-asserted by hardware before performing other DMA tasks.
 - **De-assert reset** 0
 - 1 Assert reset



ROT_DMA+ 0300h Image Rotator DMA SLOW DOWN

ROT_DMA_S LOW_DOWN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								SLOW	/_CNT							
Туре								R/	′W							
Reset								()							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																SLO
Name																W_E
																N
Type																R/W
Reset																0

SLOW_EN Slow down enable. Assert this to slow down engine. Amount of slow down is determined by SLOW_CNT. Enable this to decrease the performance of rotator.

- **0** Disable
- 1 Enable

ROT_DMA+Image Rotator DMA Y Destination StartROT_DMA_0318hAddressY_DST_STR_ADDR

Bit	31	30	20	28	27	26	25	24	23	22	21	20	10	18	17	16
Nome	51	50	20	20	~1	20	~0 V 1				~1	20	10	10	17	10
Name							I	J21_2	IK_AD	DK						
Туре																
Reset		0														
Bit	15	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2</u>												1	0	
Name						Y_ 1	DST_S	FR_AD	DR							
Type							R/	Ψ								
Reset							()								

Y_DST_STR_ADDR Destination Y start address. This address indicate the pitch window start address.

When output format is generic YUV, this address indicate the Y plane's start address.

When rotation, an offset must be added, please refer to the "Frame start address" section.

ROT_DMA+Image Rotator DMA U Destination StartROT_DMA_0320hAddressU_DST_STR_ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							U_]	DST_S	FR_AD	DR						
Type								R/	Ψ							
Reset		0														
Bit	15	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$												1	0	
Name						U_]	DST_S	TR_AD	DR							
Type							R/	′W								
Reset							()								

U_DST_STR_ADDR Destination U start address. When output format is not generic YUV, this is not used.

SLOW_CNT Slow down count. Delay SLOW_CNT cycle to issue next hardware bus transaction. This value is not adjustable during engine operation.



ROT_DMA_

ADDR

V_DST_STR_

When output format is generic YUV, this address indicates the U plane's start address in planar format.

ROT_DMA+ Image Rotator DMA V Destination Start 0328h Address

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							V_1	DST_S	FR_AD	DR						
Type																
Reset								()							
Bit	15	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$													1	0
Name						V_ 1	DST_S	FR_AD	DR							
Туре							R/	W								
Reset							()								

V_DST_STR_ADDR Destination V start address. When output format is not generic YUV, this is not used.

When output format is generic YUV, this address indicates the V plane's start address.

ROT 0330	_DN Dh	1A +	Ima	ge Ro	otato	or DN	IA So	ourc	e Im	age S	Size			ROT	_DN RC_	/IA_S _SIZE
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											SRC_H	[
Type	Name SRC_H Type R/W															
Reset											0					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											SRC_W	Ι				
Type											R/W					
Reset											0					

SRC_W: (must format Alignment)

Source width. This number indicates the input image's width in pixel. Width of 0 is not valid **SRC_H:** (must format Alignment)

Source height. This number indicates the input image's height in pixel. Height of 0 is not valid

ROT 0343	'_DM 8h	1A +	Ima	ge Ro	otato	or DN	1A D	estin	atio	n Im	age S	Size]	ROT_	_DM ST_	A_D SIZE
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DS	ST_W_	IN_BY	ТЕ				
Type										R/	′W					
Reset										()					

DST_W_IN_BYTE: (must format Alignment)

Destination width in bytes. This number indicates the destination image's width in pixel, and start from 1. 0 means image size = 0 pixels. $dst_w_in_byte = dst_w * 2$ for UYVY or dst_w*1 for YUV420/YUV422

ROT_DMA+ 0368h Image Rotator DMA Control Register

ROT_DMA_C

0368	8h		11114	gen	υιαιυ		IAU	Untre	JI Ne	giste	7					ON
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INT_ EN	NOP			ROT_ EN			V_SU BSAM PLE								
Type	R/W	R/W			R/W			R/W								
Reset	0	0			0			0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						TH	RESHO	DLD	ULTR A_EN	PROT _EN				OUTP	UT_FO	RMAT
Type							R/W		R/W	R/W					R/W	
Reset							3		0	1					0	

OUTPUT_FORMAT Output format

4: UYVY (YUYV422)

7: Generic YUV

Others: Reserved

V_SUBSAMPLE Vertical sub-sampling. If output format is not generic YUV, this bit is meaningless. If output format is generic YUV

- **0** YUV422
- 1 YUV420

THRESHOLD Bus control threshold, the maximum output data size per bus transaction

- **0** 4 bytes
- **3** 16 bytes
- **7** 32 bytes

Others Reserved

ULTRA_EN Enable of bus ultra signal

- **0** Disable
- 1 Enable

PROT_EN Enable of bus protect signal. Set this to 1 when the source is from camera. Set this to 0 when the source is from memory

- **0** Disable
- 1 Enable
- **ROT_EN** Rotation angle. Only UYVY output format can be rotated.
 - 0 No rotation
 - **1** 90 degree rotation with flip
- **INT_EN** Interrupt enable. When enabled, engine will assert FLAGO as soon as finishing execution of the descriptor. Not as the name implied, only this bit alone will not issue interrupt.
 - FLAG0_IRQ_EN must also enable for interrupt to take effect.
 - **0** Disable
 - 1 Enable
- **NOP** No operation command
 - **0** Command is no operation. DMA engine will drop incoming frame with the size set in SRC_SIZE
 - **1** Command is effective. DMA engine will process incoming frame.



Performance guidelines:

1. Threshold set the maximum data bytes per transfer. The greater the threshold, the higher DRAM utilization rate. Thus achieving better performance. The recommended value of threshold is 7





26. General Purpose Inputs/Outputs

26.1. General Description

MT2533 platform offers 48 general purpose I/O pins. By setting up the control registers, the MCU software can control the direction, the output value, and read the input values on these pins. These GPIOs and GPOs are multiplexed with other functions to reduce the pin count. To facilitate application use, the software can configure which clock to send outside the chip. There are six clock-out ports embedded in 48 GPIO pins, and each clock-out can be programmed to output appropriate clock source. Besides, when two GPIOs function for the same peripheral IP, the smaller GPIO serial number has higher priority than the one of bigger number.



Figure 26-1. GPIO block diagram

26.2. IO Pull Up/Down Control Truth Table

GPIO Name	Ю Туре	GPIO Name	Ю Туре
GPIO0	IO TYPE 4	GPIO25	IO TYPE 1
GPIO1	IO TYPE 4	GPIO26	IO TYPE 1
GPIO2	IO TYPE 4	GPIO27	IO TYPE 1
GPIO3	IO TYPE 4	GPIO28	IO TYPE 1
GPIO4	IO TYPE 1	GPIO29	IO TYPE 1
GPIO5	IO TYPE 1	GPIO30	IO TYPE 1
GPIO6	IO TYPE 1	GPIO31	IO TYPE 1
GPIO7	IO TYPE 1	GPIO32	IO TYPE 1
GPIO8	IO TYPE 1	GPIO33	IO TYPE 1
GPIO9	IO TYPE 1	GPIO34	IO TYPE 1
GPIO10	IO TYPE 4	GPIO35	IO TYPE 1

Table 26-1. GPIO v.s. IO type mapping



GPIO Name	Ю Туре	GPIO Name	Ю Туре
GPIO11	IO TYPE 1	GPIO36	IO TYPE 1
GPIO12	IO TYPE 1	GPIO37	IO TYPE 1
GPIO13	IO TYPE 1	GPIO38	IO TYPE 1
GPIO14	IO TYPE 1	GPIO39	IO TYPE 1
GPIO15	IO TYPE 1	GPIO40	IO TYPE 1
GPIO16	IO TYPE 1	GPIO41	IO TYPE 1
GPIO17	IO TYPE 1	GPIO42	IO TYPE 1
GPIO18	IO TYPE 3	GPIO43	IO TYPE 1
GPIO19	IO TYPE 3	GPIO44	IO TYPE 1
GPIO20	IO TYPE 3	GPIO45	IO TYPE 1
GPIO21	IO TYPE 2	GPIO46	IO TYPE 1
GPIO22	IO TYPE 2	GPIO47	IO TYPE 1
GPIO23	GPIO23 IO TYPE 2		IO TYPE 1
GPIO24	IO TYPE 1		

Refer to the truth table of pull-up/down control for the all GPIO pins excludingGPIO_0, GPIO_1, GPIO_2, GPIO_3, and GPIO_10.

GPIO_DIR	GPIO_PUPD	GPIO_R1	GPIO_R0	Resistance Value
0	0	0	0	High-Z
0	0	0	1	Pull-Up, 47K
0	0	1	0	Pull-Up, 47K
0	0	1	1	Pull-Up, 23.5K
0	1	0	0	High-Z
0	1	0	1	Pull-Down, 47K
0	1	1	0	Pull-Down, 47K
0	1	1	1	Pull-Down, 23.5K
1	х	х	х	High-Z

Table 26-2. IO type 1 - pull up/down control



GPIO_DIR	GPIO_PUPD	GPIO_R1	GPIO_R0	Resistance Value
0	0	0	0	High-Z
0	0	0	1	Pull-up, 75K
0	0	1	0	Pull-up, 200K
0	0	1	1	Pull-up, 75K parallel 200K
0	1	0	0	High-Z
0	1	0	1	Pull-down, 75K
0	1	1	0	Pull-down, 200K
0	1	1	1	Pull-down, 75K parallel 200K
1	х	х	х	High-Z

Table 26-3. IO type 2 - pull up/down control

Table 26-4. IO type 3 - pull up/down control

GPIO_DIR	GPIO_PUPD	GPIO_R1	GPIO_R0	Resistance Value
0	0	0	0	High-Z
0	0	0	1	Pull-up, 75K
0	0	1	0	Pull-up, 2K
0	0	1	1	Pull-up, 75K parallel 2K
0	1	0	0	High-Z
0	1	0	1	Pull-down, 75K
0	1	1	0	Pull-down, 2K
0	1	1	1	Pull-down, 75K parallel 2K
1	х	Х	Х	High-Z

GPIO_DIR	GPIO_PULLEN	GPIO_PULLSEL	Resistance Value
0	1	1	Pull-up, 75K
0	0	0	High-Z
0	1	0	Pull-down, 75K
1	х	х	High-Z

Table 26-4. IO type 4 - pull up/down control

26.3. Register Definition

Module name: gpio_reg Base address: (+A202000h)

Address	Name	Width	Register Function
A2020000	<u>GPIO DIRO</u>	32	GPIO Direction Control Configures GPIO direction
A2020004	<u>GPIO_DIRO_SE</u> <u>T</u>	32	GPIO Direction Control For bitwise access of GPIO_DIR0
A2020008	<u>GPIO_DIRO_CL</u> <u>R</u>	32	GPIO Direction Control For bitwise access of GPIO_DIR0
A2020010	<u>GPIO_DIR1</u>	32	GPIO Direction Control Configures GPIO direction
A2020014	<u>GPIO_DIR1_SE</u> <u>T</u>	32	GPIO Direction Control For bitwise access of GPIO_DIR1
A2020018	<u>GPIO_DIR1_CL</u> <u>R</u>	32	GPIO Direction Control For bitwise access of GPIO_DIR1
A2020100	<u>GPIO PULLENO</u>	32	GPIO Pull-up/down Enable Control Configures GPIO pull enabling
A2020104	<u>GPIO_PULLENO</u> <u>_SET</u>	32	GPIO Pull-up/down Enable Control For bitwise access of GPIO_PULLEN0
A2020108	<u>GPIO_PULLENO</u> <u>CLR</u>	32	GPIO Pull-up/down Enable Control For bitwise access of GPIO_PULLEN0
A2020200	<u>GPIO_DINVO</u>	32	GPIO Data Inversion Control Configures GPIO inversion enabling
A2020204	<u>GPIO_DINVO_S</u> <u>ET</u>	32	GPIO Data Inversion Control For bitwise access of GPIO_DINVO
A2020208	<u>GPIO_DINVO_C</u> <u>LR</u>	32	GPIO Data Inversion Control For bitwise access of GPIO_DINVO
A2020210	<u>GPIO_DINV1</u>	32	GPIO Data Inversion Control Configures GPIO inversion enabling
A2020214	<u>GPIO_DINV1_S</u> <u>ET</u>	32	GPIO Data Inversion Control For bitwise access of GPIO_DINV1
A2020218	<u>GPIO_DINV1_C</u> <u>LR</u>	32	GPIO Data Inversion Control For bitwise access of GPIO_DINV1
A2020300	<u>GPIO_DOUTO</u>	32	GPIO Output Data Control Configures GPIO output value
A2020304	<u>GPIO_DOUTO_S</u> <u>ET</u>	32	GPIO Output Data Control For bitwise access of GPIO_DIR0

© 2015 - 2017 MediaTek Inc. Page 422 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



A2020308	<u>GPIO_DOUTO_</u> <u>CLR</u>	32	GPIO Output Data Control For bitwise access of GPIO_DIR0
A2020310	<u>GPIO_DOUT1</u>	32	GPIO Output Data Control Configures GPIO output value
A2020314	<u>GPIO_DOUT1_S</u> ET	32	GPIO Output Data Control For bitwise access of GPIO DIR1
A2020318	<u>GPIO DOUT1 C</u> LR	32	GPIO Output Data Control For bitwise access of GPIO DIR1
A2020400	<u>GPIO_DINO</u>	32	GPIO Input Data Value Reads GPIO input value
A2020410	<u>GPIO_DIN1</u>	32	GPIO Input Data Value Reads GPIO input value
A2020500	<u>GPIO_PULLSEL</u> <u>0</u>	32	GPIO Pullsel Control Configures GPIO PUPD selection
A2020504	<u>GPIO_PULLSEL</u> <u>0_SET</u>	32	GPIO Pullsel Control For bitwise access of GPIO_PULLSEL0
A2020508	<u>GPIO_PULLSEL</u> <u>O_CLR</u>	32	GPIO Pullsel Control For bitwise access of GPIO_PULLSEL0
A2020600	<u>GPIO_SMTO</u>	32	GPIO SMT Control Configures GPIO Schmitt trigger control
A2020604	<u>GPIO_SMTO_SE</u> <u>T</u>	32	GPIO SMT Control For bitwise access of GPIO_SMT0
A2020608	<u>GPIO_SMT0_CL</u> <u>R</u>	32	GPIO SMT Control For bitwise access of GPIO_SMT0
A2020610	<u>GPIO_SMT1</u>	32	GPIO SMT Control Configures GPIO Schmitt trigger control
A2020614	<u>GPIO_SMT1_SE</u> <u>T</u>	32	GPIO SMT Control For bitwise access of GPIO_SMT1
A2020618	<u>GPIO_SMT1_CL</u> <u>R</u>	32	GPIO SMT Control For bitwise access of GPIO_SMT1
A2020700	<u>GPIO_SR0</u>	32	GPIO SR Control Configures GPIO slew rate control
A2020704	<u>GPIO_SRO_SET</u>	32	GPIO SR Control For bitwise access of GPIO_SR0
A2020708	<u>GPIO SRO CLR</u>	32	GPIO SR Control For bitwise access of GPIO_SR0
A2020710	<u>GPIO_SR1</u>	32	GPIO SR Control Configures GPIO slew rate control
A2020714	<u>GPIO_SR1_SET</u>	32	GPIO SR Control For bitwise access of GPIO_SR1
A2020718	<u>GPIO_SR1_CLR</u>	32	GPIO SR Control For bitwise access of GPIO_SR1
A2020800	<u>GPIO_DRVO</u>	32	GPIO DRV Control Configures GPIO driving control
A2020804	<u>GPIO_DRVO_SE</u> <u>T</u>	32	GPIO DRV Control For bitwise access of GPIO_DRV0
A2020808	<u>GPIO_DRV0_CL</u> <u>R</u>	32	GPIO DRV Control For bitwise access of GPIO_DRV0
A2020810	<u>GPIO_DRV1</u>	32	GPIO DRV Control Configures GPIO driving control
A2020814	<u>GPIO_DRV1_SE</u> <u>T</u>	32	GPIO DRV Control For bitwise access of GPIO_DRV1
A2020818	<u>GPIO_DRV1_CL</u> <u>R</u>	32	GPIO DRV Control For bitwise access of GPIO_DRV1



A2020820	<u>GPIO DRV2</u>	32	GPIO DRV Control Configures GPIO driving control
A2020824	<u>GPIO_DRV2_SE</u> <u>T</u>	32	GPIO DRV Control For bitwise access of GPIO_DRV2
A2020828	<u>GPIO_DRV2_CL</u> <u>R</u>	32	GPIO DRV Control For bitwise access of GPIO_DRV2
A2020830	<u>GPIO_DRV3</u>	32	GPIO DRV Control Configures GPIO driving control
A2020834	<u>GPIO_DRV3_SE</u> T	32	GPIO DRV Control For bitwise access of GPIO DRV3
A2020838	 GPIO_DRV3_CL R	32	GPIO DRV Control For bitwise access of GPIO_DRV3
A2020900	<u>GPIO IESO</u>	32	GPIO IES Control Configures GPIO input enabling control
A2020904	<u>GPIO_IESO_SE</u> T	32	GPIO IES Control For hitwise access of CPIO_IESO
A2020908	<u></u> <u>GPIO_IESO_CL</u> R	32	GPIO IES Control For bitwise access of GPIO_IESO
A2020910	 GPIO_IES1	32	GPIO IES Control Configures GPIO input enabling control
A2020914	<u>GPIO_IES1_SET</u>	32	GPIO IES Control For bitwise access of GPIO IES1
A2020918	<u>GPIO_IES1_CLR</u>	32	GPIO IES Control For bitwise access of GPIO IES1
A2020A00	<u>GPIO_PUPDO</u>	32	GPIO PUPD Control Configures GPIO PUPD control
A2020A04	<u>GPIO_PUPDO_S</u> ET	32	GPIO PUPD Control For bitwise access of GPIO PUPD0
A2020A08	<u>GPIO_PUPDO_C</u> <u>LR</u>	32	GPIO PUPD Control For bitwise access of GPIO PUPD0
A2020A10	<u>GPIO_PUPD1</u>	32	GPIO PUPD Control Configures GPIO PUPD control
A2020A14	<u>GPIO_PUPD1_S</u> <u>ET</u>	32	GPIO PUPD Control For bitwise access of GPIO PUPD1
A2020A18	<u>GPIO_PUPD1_C</u> LR	32	GPIO PUPD Control For bitwise access of GPIO PUPD1
A2020B00	<u>GPIO_RESENO_</u> 0	32	GPIO RO Control Configures GPIO RO control
A2020B04	<u>GPIO_RESENO_</u> O_SET	32	GPIO RO Control For bitwise access of GPIO RESENO 0
A2020B08	<u>GPIO RESENO</u> O CLR	32	GPIO RO Control For bitwise access of GPIO_RESENO_0
A2020B10	GPIO_RESENO_ 1	32	GPIO RO Control Configures GPIO RO control
A2020B14	<u>GPIO_RESENO_</u> 1_SET	32	GPIO RO Control For bitwise access of GPIO_RESEN0_1
A2020B18	GPIO_RESENO_ 1_CLR	32	GPIO RO Control For bitwise access of GPIO RESENO 1
A2020B20	GPIO_RESEN1_ 0	32	GPIO R1 Control Configures GPIO R1 control
A2020B24	<u>GPIO_RESEN1_</u> 0_SET	32	GPIO R1 Control For bitwise access of GPIO RESEN1 0
A2020B28	<u>GPIO_RESEN1_</u> 0_CLR	32	GPIO R1 Control For bitwise access of GPIO_RESEN1_0

© 2015 - 2017 MediaTek Inc.



A2020B30	<u>GPIO_RESEN1_</u>	32	GPIO R1 Control Configures GPIO R1 control
A2020B34	<u>GPIO_RESEN1_</u> 1_SET	32	GPIO R1 Control For bitwise access of GPIO_RESEN1_1
A2020B38	<u>GPIO_RESEN1_</u> 1_CLR	32	GPIO R1 Control For bitwise access of GPIO_RESEN1_1
A2020C00	<u>GPIO_MODE0</u>	32	GPIO Mode Control Configures GPIO aux. mode
A2020C04	<u>GPIO_MODEO_</u> <u>SET</u>	32	GPIO Mode Control For bitwise access of GPIO_MODE0
A2020C08	<u>GPIO_MODEO_</u> <u>CLR</u>	32	GPIO Mode Control For bitwise access of GPIO_MODE0
A2020C10	<u>GPIO MODE1</u>	32	GPIO Mode Control Configures GPIO aux. mode
A2020C14	<u>GPIO_MODE1_S</u> <u>ET</u>	32	GPIO Mode Control For bitwise access of GPIO_MODE1
A2020C18	<u>GPIO_MODE1_</u> <u>CLR</u>	32	GPIO Mode Control For bitwise access of GPIO_MODE1
A2020C20	<u>GPIO_MODE2</u>	32	GPIO Mode Control Configures GPIO aux. mode
A2020C24	<u>GPIO_MODE2_</u> <u>SET</u>	32	GPIO Mode Control For bitwise access of GPIO_MODE2
A2020C28	<u>GPIO_MODE2_</u> <u>CLR</u>	32	GPIO Mode Control For bitwise access of GPIO_MODE2
A2020C30	<u>GPIO_MODE3</u>	32	GPIO Mode Control Configures GPIO aux. mode
A2020C34	<u>GPIO_MODE3_</u> <u>SET</u>	32	GPIO Mode Control For bitwise access of GPIO_MODE3
A2020C38	<u>GPIO_MODE3_</u> <u>CLR</u>	32	GPIO Mode Control For bitwise access of GPIO_MODE3
A2020C40	GPIO_MODE4	32	GPIO Mode Control Configures GPIO aux. mode
A2020C44	<u>GPIO_MODE4_</u> <u>SET</u>	32	GPIO Mode Control For bitwise access of GPIO_MODE4
A2020C48	<u>GPIO_MODE4_</u> <u>CLR</u>	32	GPIO Mode Control For bitwise access of GPIO_MODE4
A2020C50	GPIO_MODE5	32	GPIO Mode Control Configures GPIO aux. mode
A2020C54	<u>GPIO_MODE5_</u> <u>SET</u>	32	GPIO Mode Control For bitwise access of GPIO_MODE5
A2020C58	<u>GPIO MODE5</u> <u>CLR</u>	32	GPIO Mode Control For bitwise access of GPIO_MODE5
A2020C60	<u>GPIO_MODE6</u>	32	GPIO Mode Control Configures GPIO aux. mode
A2020C64	<u>GPIO_MODE6_</u> <u>SET</u>	32	GPIO Mode Control For bitwise access of GPIO_MODE6
A2020C68	GPIO MODE6 CLR	32	GPIO Mode Control For bitwise access of GPIO_MODE6
A2020D00	<u>GPIO_TDSEL0</u>	32	GPIO TDSEL Control GPIO TX duty control register
A2020D04	<u>GPIO_TDSELO_</u> <u>SET</u>	32	GPIO TDSEL Control For bitwise access of GPIO_TDSEL
A2020D08	<u>GPIO_TDSELO_</u> <u>CLR</u>	32	GPIO TDSEL Control For bitwise access of GPIO_TDSEL


MT2533D Reference Manual

A2020D10	<u>GPIO TDSEL1</u>	32	GPIO TDSEL Control GPIO TX duty control register
A2020D14	<u>GPIO_TDSEL1_</u> <u>SET</u>	32	GPIO TDSEL Control For bitwise access of GPIO_TDSEL
A2020D18	<u>GPIO_TDSEL1_</u> <u>CLR</u>	32	GPIO TDSEL Control For bitwise access of GPIO_TDSEL
A2020D20	<u>GPIO_TDSEL2</u>	32	GPIO TDSEL Control GPIO TX duty control register
A2020D24	<u>GPIO_TDSEL2_</u> <u>SET</u>	32	GPIO TDSEL Control For bitwise access of GPIO_TDSEL
A2020D28	<u>GPIO_TDSEL2_</u> <u>CLR</u>	32	GPIO TDSEL Control For bitwise access of GPIO_TDSEL
A2020D30	<u>GPIO TDSEL3</u>	32	GPIO TDSEL Control GPIO TX duty control register
A2020D34	<u>GPIO_TDSEL3_</u> <u>SET</u>	32	GPIO TDSEL Control For bitwise access of GPIO_TDSEL
A2020D38	<u>GPIO_TDSEL3_</u> <u>CLR</u>	32	GPIO TDSEL Control For bitwise access of GPIO_TDSEL
A2020E00	<u>CLK_OUTO</u>	32	CLK Out Selection Control CLK OUTO Setting
A2020E10	<u>CLK_OUT1</u>	32	CLK Out Selection Control CLK OUT1 Setting
A2020E20	<u>CLK_OUT2</u>	32	CLK Out Selection Control CLK OUT2 Setting
A2020E30	<u>CLK_OUT3</u>	32	CLK Out Selection Control CLK OUT3 Setting
A2020E40	<u>CLK_OUT4</u>	32	CLK Out Selection Control CLK OUT4 Setting
A2020E50	CLK_OUT5	32	CLK Out Selection Control CLK OUT5 Setting

A2020000 <u>GPIO_DIR0</u> GPIO Direction Control

02020000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Туре	RW															
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPIO1	GPIO 0
Туре	RW															

Overview Configures GPIO direction

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_DIR	GPIO31 direction control 0: GPIO as input 1: GPIO as output
30	GPIO30	GPIO30_DIR	GPIO30 direction control 0: GPIO as input 1: GPIO as output
29	GPIO29	GPIO29_DIR	GPIO29 direction control 0: GPIO as input

© 2015 - 2017 MediaTek Inc.

Page 426 of 580



Bit(s)	Mnemonic	Name	Description
			1: GPIO as output
28	GPIO28	GPIO28_DIR	GPIO28 direction control
			0: GPIO as input 1: GPIO as output
27	GPIO27	GPIO27_DIR	GPIO27 direction control
			0: GPIO as input 1: GPIO as output
26	GPIO26	GPIO26_DIR	GPIO26 direction control
			0: GPIO as input 1: GPIO as output
25	GPIO25	GPIO25_DIR	GPIO25 direction control
			0: GPIO as input 1: GPIO as output
24	GPIO24	GPIO24_DIR	GPIO24 direction control
			0: GPIO as input 1: GPIO as output
23	GPIO23	GPIO23_DIR	GPIO23 direction control
			0: GPIO as input 1: GPIO as output
22	GPIO22	GPIO22_DIR	GPIO22 direction control
			0: GPIO as input 1: GPIO as output
21	GPIO21	GPIO21_DIR	GPIO21 direction control
			0: GPIO as input 1: GPIO as output
20	GPIO20	GPIO20_DIR	GPIO20 direction control
			0: GPIO as input 1: GPIO as output
19	GPIO19	GPIO19_DIR	GPI019 direction control
			0: GPIO as input 1: GPIO as output
18	GPI018	GPI018_DIR	GPI018 direction control
			1: GPIO as input 1: GPIO as output
17	GPI017	GPIO17_DIR	GPI017 direction control
			0: GPIO as input 1: GPIO as output
16	GPIO16	GPIO16_DIR	GPI016 direction control
15			1: GPIO as input 1: GPIO as output
15	GPI015	GPI015_DIR	GPI015 direction control
14			1: GPIO as input
14	GPI014	GPI014_DIR	GPI014 direction control
40	GD1 040		1: GPIO as input
13	GPI013	GPIO13_DIR	GPI013 direction control
10			1: GPIO as input CPIO as output
12	GPI012	GPIO12_DIR	GPI012 direction control
			1: GPIO as input CPIO as output
11	GPI011	GHOII_DIK	O: GPIO as input



Bit(s)	Mnemonic	Name	Description
			1: GPIO as output
10	GPIO10	GPIO10_DIR	GPIO10 direction control
			0: GPIO as input
			1: GPIO as output
9	GPIO9	GPIO9_DIR	GPIO9 direction control
			0: GPIO as input
o	CDIOS	CDIOR DID	CDIO8 direction control
8	GPIU8	GPI08_DIR	GPIO8 direction control
			1: GPIO as output
7	GPIO7	GPIO7 DIR	GPIO7 direction control
·		di 101_2110	0: GPIO as input
			1: GPIO as output
6	GPIO6	GPIO6_DIR	GPIO6 direction control
			0: GPIO as input
			1: GPIO as output
5	GPIO5	GPIO5_DIR	GPIO5 direction control
			0: GPIO as input
4		CDIO4 DID	CPIOA direction control
4	GF104	GF104_DIK	0: CPIO as input
			1: GPIO as output
3	GPIO3	GPIO3 DIR	GPIO3 direction control
		_	0: GPIO as input
			1: GPIO as output
2	GPIO2	GPIO2_DIR	GPIO2 direction control
			0: GPIO as input
	~~~~		1: GPIO as output
1	GPI01	GPIO1_DIR	GPI01 direction control
			0: GPIO as input 1: GPIO as output
Ο	CPIOO	CPIOD DIP	CPIOO direction control
U	Griov	GI IOU_DIK	0. CPIO as input
			1: GPIO as output

### <u>GPIO_DIRO_S</u> GPIO Direction Control A2020004 0000000 ET 24 Bit 31 30 29 26 22 21 20 19 28 27 25 23 18 17 16 GPIO **GPIO** GPIO **GPIO GPIO** GPIO GPIO GPIO **GPIO GPIO GPIO** GPIO GPIO1 GPIO1 GPIO1 GPIO Mne 29 2<u>5</u> 2<u>4</u> 27 2<u>6</u> 23 22 21 31 30 28 20 9 8 7 16 Туре WO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 GPIO GPIO1 GPIO1 GPIO1 GPIO1 GPIO1 GPIO GPIO GPIO **GPIO GPIO GPIO** GPIO GPIO GPIO GPI01 Mne 15 4 3 2 0 9 8 7 6 5 4 3 2 0 1 Type WO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

**Overview** For bitwise access of GPIO_DIR0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_DIR	<b>Bitwise SET operation of GPIO31 direction</b> 0: Keep 1: SET bits

© 2015 - 2017 MediaTek Inc.

Page 428 of 580



Bit(s)	Mnemonic	Name	Description
30	GPIO30	GPIO30_DIR	Bitwise SET operation of GPIO30 direction
			0: Keep 1: SET bits
29	GPIO29	GPIO29_DIR	<b>Bitwise SET operation of GPIO29 direction</b> 0: Keep 1: SET bits
28	GPIO28	GPIO28_DIR	<b>Bitwise SET operation of GPIO28 direction</b> 0: Keep 1: SET bits
27	GPIO27	GPIO27_DIR	<b>Bitwise SET operation of GPIO27 direction</b> 0: Keep 1: SET bits
26	GPIO26	GPIO26_DIR	<b>Bitwise SET operation of GPIO26 direction</b> 0: Keep 1: SET bits
25	GPIO25	GPIO25_DIR	<b>Bitwise SET operation of GPIO25 direction</b> 0: Keep 1: SET bits
24	GPIO24	GPIO24_DIR	Bitwise SET operation of GPIO24 direction 0: Keep 1: SET bits
23	GPIO23	GPIO23_DIR	<b>Bitwise SET operation of GPIO23 direction</b> 0: Keep 1: SET bits
22	GPIO22	GPIO22_DIR	<b>Bitwise SET operation of GPIO22 direction</b> 0: Keep 1: SET bits
21	GPIO21	GPIO21_DIR	<b>Bitwise SET operation of GPIO21 direction</b> 0: Keep 1: SET bits
20	GPIO20	GPIO20_DIR	<b>Bitwise SET operation of GPIO20 direction</b> 0: Keep 1: SET bits
19	GPIO19	GPIO19_DIR	<b>Bitwise SET operation of GPIO19 direction</b> 0: Keep 1: SET bits
18	GPIO18	GPIO18_DIR	<b>Bitwise SET operation of GPIO18 direction</b> 0: Keep 1: SET bits
17	GPIO17	GPIO17_DIR	<b>Bitwise SET operation of GPIO17 direction</b> 0: Keep 1: SET bits
16	GPIO16	GPIO16_DIR	<b>Bitwise SET operation of GPIO16 direction</b> 0: Keep 1: SET bits
15	GPIO15	GPIO15_DIR	<b>Bitwise SET operation of GPIO15 direction</b> 0: Keep 1: SET bits
14	GPIO14	GPIO14_DIR	<b>Bitwise SET operation of GPIO14 direction</b> 0: Keep 1: SET bits
13	GPIO13	GPIO13_DIR	<b>Bitwise SET operation of GPIO13 direction</b> 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
12	GPIO12	GPIO12_DIR	<b>Bitwise SET operation of GPIO12 direction</b> 0: Keep 1: SET bits
11	GPIO11	GPIO11_DIR	<b>Bitwise SET operation of GPIO11 direction</b> 0: Keep 1: SET bits
10	GPIO10	GPIO10_DIR	<b>Bitwise SET operation of GPIO10 direction</b> 0: Keep 1: SET bits
9	GPIO9	GPIO9_DIR	<b>Bitwise SET operation of GPIO9 direction</b> 0: Keep 1: SET bits
8	GPIO8	GPIO8_DIR	<b>Bitwise SET operation of GPIO8 direction</b> 0: Keep 1: SET bits
7	GPIO7	GPIO7_DIR	<b>Bitwise SET operation of GPIO7 direction</b> 0: Keep 1: SET bits
6	GPIO6	GPIO6_DIR	<b>Bitwise SET operation of GPIO6 direction</b> 0: Keep 1: SET bits
5	GPIO5	GPIO5_DIR	<b>Bitwise SET operation of GPIO5 direction</b> 0: Keep 1: SET bits
4	GPIO4	GPIO4_DIR	<b>Bitwise SET operation of GPIO4 direction</b> 0: Keep 1: SET bits
3	GPIO3	GPIO3_DIR	<b>Bitwise SET operation of GPIO3 direction</b> 0: Keep 1: SET bits
2	GPIO2	GPIO2_DIR	<b>Bitwise SET operation of GPIO2 direction</b> 0: Keep 1: SET bits
1	GPIO1	GPIO1_DIR	<b>Bitwise SET operation of GPIO1 direction</b> 0: Keep 1: SET bits
0	GPIO0	GPIO0_DIR	<b>Bitwise SET operation of GPIOO direction</b> 0: Keep 1: SET bits

# A2020008 GPIO_DIR0_C GPIO Direction Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mno	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPI01	GPI01	GPI01	GPIO
wille	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mme	GPIO	GPI01	GPI01	GPI01	GPI01	GPI01	GPIO	GPIO	CDIO1	GPIO						
wine	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GPIUI	0
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_DIR0





Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_DIR	Bitwise CLR operation of GPIO31 direction
			0: Keep 1: CLR bits
30	GPIO30	GPIO30_DIR	Bitwise CLR operation of GPIO30 direction
			0: Keep 1: CLR bits
29	GPIO29	GPIO29_DIR	Bitwise CLR operation of GPIO29 direction
			0: Keep 1: CLR bits
28	GPIO28	GPIO28_DIR	Bitwise CLR operation of GPIO28 direction
			0: Keep 1: CLR bits
27	GPIO27	GPIO27_DIR	Bitwise CLR operation of GPIO27 direction
			0: Keep 1: CLR bits
26	GPIO26	GPIO26_DIR	Bitwise CLR operation of GPIO26 direction
			0: Keep 1: CLR bits
25	GPIO25	GPIO25_DIR	Bitwise CLR operation of GPIO25 direction
			0: Keep 1: CLR bits
24	GPIO24	GPIO24_DIR	Bitwise CLR operation of GPIO24 direction
			1: CLR bits
23	GPIO23	GPIO23_DIR	Bitwise CLR operation of GPIO23 direction
			1: CLR bits
22	GPIO22	GPIO22_DIR	Bitwise CLR operation of GPIO22 direction
			0: Keep 1: CLR bits
21	GPIO21	GPIO21_DIR	Bitwise CLR operation of GPIO21 direction
			0: Keep 1: CLR bits
20	GPIO20	GPIO20_DIR	Bitwise CLR operation of GPIO20 direction
			0: Keep 1: CLR bits
19	GPIO19	GPIO19_DIR	Bitwise CLR operation of GPIO19 direction
			0: Keep 1: CLR bits
18	GPIO18	GPIO18_DIR	Bitwise CLR operation of GPIO18 direction
			0: Keep 1: CLR bits
17	GPIO17	GPIO17_DIR	Bitwise CLR operation of GPIO17 direction
			0: Keep 1: CLR bits
16	GPIO16	GPIO16_DIR	Bitwise CLR operation of GPIO16 direction
			0: Keep 1: CLR bits
15	GPIO15	GPIO15_DIR	Bitwise CLR operation of GPIO15 direction
			0: Keep 1: CLR bits
14	GPIO14	GPIO14_DIR	<b>Bitwise CLR operation of GPIO14 direction</b> 0: Keep

© 2015 - 2017 MediaTek Inc.



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
13	GPIO13	GPIO13_DIR	Bitwise CLR operation of GPIO13 direction
			0: Keep 1: CLR bits
12	GPIO12	GPIO12_DIR	Bitwise CLR operation of GPIO12 direction
			0: Keep 1: CLR bits
11	GPIO11	GPIO11_DIR	Bitwise CLR operation of GPIO11 direction
			0: Keep 1: CLR bits
10	GPIO10	GPIO10_DIR	Bitwise CLR operation of GPIO10 direction
			0: Keep 1: CLR bits
9	GPIO9	GPIO9_DIR	Bitwise CLR operation of GPIO9 direction
			0: Keep 1: CLR bits
8	GPIO8	GPIO8_DIR	Bitwise CLR operation of GPIO8 direction
			0: Keep 1: CLR bits
7	GPIO7	GPIO7_DIR	Bitwise CLR operation of GPIO7 direction
			0: Keep 1: CLR bits
6	GPIO6	GPIO6_DIR	Bitwise CLR operation of GPIO6 direction
			0: Keep 1: CLR bits
5	GPIO5	GPIO5_DIR	Bitwise CLR operation of GPIO5 direction
			0: Keep 1: CLR bits
4	GPIO4	GPIO4_DIR	Bitwise CLR operation of GPIO4 direction
			0: Keep 1: CLR bits
3	GPIO3	GPIO3_DIR	Bitwise CLR operation of GPIO3 direction
			0: Keep 1: CLR bits
2	GPIO2	GPIO2_DIR	Bitwise CLR operation of GPIO2 direction
			0: Keep 1: CLR bits
1	GPIO1	GPIO1_DIR	Bitwise CLR operation of GPIO1 direction
			0: Keep 1: CLR bits
0	<b>GPIOO</b>	GPIO0_DIR	Bitwise CLR operation of GPIO0 direction
			0: Keep 1: CLR bits

### A2020010 GPIO DIR1 GPIO Direction Control

### 00180088

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Туре																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Туре	RW															

© 2015 - 2017 MediaTek Inc.

Page 432 of 580



 Reset
 0
 0
 0
 0
 0
 0
 1
 0
 0
 1
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0</th

**Overview** Configures GPIO direction

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_DIR	GPIO48 direction control
			0: GPIO as input 1: GPIO as output
15	GPIO47	GPIO47_DIR	GPIO47 direction control
			0: GPIO as input 1: GPIO as output
14	GPIO46	GPIO46_DIR	GPIO46 direction control
			0: GPIO as input 1: GPIO as output
13	GPIO45	GPIO45_DIR	GPIO45 direction control
			0: GPIO as input 1: GPIO as output
12	GPIO44	GPIO44_DIR	GPIO44 direction control
			0: GPIO as input 1: GPIO as output
11	GPIO43	GPIO43_DIR	GPIO43 direction control
			0: GPIO as input 1: GPIO as output
10	GPIO42	GPIO42_DIR	GPIO42 direction control
			0: GPIO as input 1: GPIO as output
9	GPIO41	GPIO41_DIR	GPIO41 direction control
			0: GPIO as input 1: GPIO as output
8	GPIO40	GPIO40_DIR	GPIO40 direction control
			0: GPIO as input 1: GPIO as output
7	GPIO39	GPIO39_DIR	GPIO39 direction control
			0: GPIO as input 1: GPIO as output
6	GPIO38	GPIO38_DIR	GPIO38 direction control
			0: GPIO as input 1: GPIO as output
5	GPIO37	GPIO37_DIR	GPIO37 direction control
			1: GPIO as input 1: GPIO as output
4	GPIO36	GPIO36_DIR	GPIO36 direction control
			0: GPIO as input 1: GPIO as output
3	GPIO35	GPIO35_DIR	GPIO35 direction control
			0: GPIO as input 1: GPIO as output
2	GPIO34	GPIO34_DIR	GPIO34 direction control
			0: GPIO as input 1: GPIO as output
1	GPIO33	GPIO33_DIR	GPIO33 direction control
			0: GPIO as input 1: GPIO as output
0	GPIO32	GPIO32_DIR	GPIO32 direction control
			U: GPIO as input

© 2015 - 2017 MediaTek Inc.



**Bit(s) Mnemonic Name** 

Description

1: GPIO as output

# A2020014 <u>GPIO_DIR1_S</u> GPIO Direction Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO
Туре																<b>40</b> WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO															
Name	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_DIR1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_DIR	Bitwise SET operation of GPIO48 direction
			0: Keep 1: SET bits
15	GPIO47	GPIO47_DIR	Bitwise SET operation of GPIO47 direction
			0: Keep 1: SET bits
14	GPIO46	GPIO46_DIR	Bitwise SET operation of GPIO46 direction
			0: Keep 1: SET bits
13	GPIO45	GPIO45_DIR	Bitwise SET operation of GPIO45 direction
			0: Keep 1: SET bits
12	GPIO44	GPIO44_DIR	Bitwise SET operation of GPIO44 direction
			0: Keep 1: SET bits
11	GPIO43	GPIO43_DIR	Bitwise SET operation of GPIO43 direction
			0: Keep 1: SET bits
10	GPIO42	GPIO42_DIR	Bitwise SET operation of GPIO42 direction
			0: Keep 1: SET bits
9	GPIO41	GPIO41_DIR	Bitwise SET operation of GPIO41 direction
			0: Keep 1: SET bits
8	GPIO40	GPIO40_DIR	Bitwise SET operation of GPIO40 direction
			0: Keep 1: SET bits
7	GPIO39	GPIO39_DIR	Bitwise SET operation of GPIO39 direction
			0: Keep 1: SET bits
6	GPIO38	GPIO38_DIR	Bitwise SET operation of GPIO38 direction
			0: Keep 1: SET bits
5	GPIO37	GPIO37_DIR	Bitwise SET operation of GPIO37 direction
			0: Keep 1: SET bits





Bit(s)	Mnemonic	Name	Description
4	GPIO36	GPIO36_DIR	Bitwise SET operation of GPIO36 direction
			0: Keep 1: SET bits
3	GPIO35	GPIO35_DIR	Bitwise SET operation of GPIO35 direction
			0: Keep 1: SET bits
2	GPIO34	GPIO34_DIR	Bitwise SET operation of GPIO34 direction
			0: Keep 1: SET bits
1	GPIO33	GPIO33_DIR	Bitwise SET operation of GPIO33 direction
			0: Keep
0	CDIO22		
0	GP1032	GPI032_DIR	Bitwise SE1 operation of GP1032 direction
			1: SET bits

19090018	<u>GPIO</u>	<u>_DIR1_</u>	<u>C</u>	CDIO Direction Control
A2020018	LR			GFIO Direction Control

### 0000000

					07		05				0.1		10	10	4.00	10
Bit	31	30	29	28	21	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Туре																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO															
Name	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_DIR1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_DIR	<b>Bitwise CLR operation of GPIO48 direction</b> 0: Keep 1: CLR bits
15	GPIO47	GPIO47_DIR	<b>Bitwise CLR operation of GPIO47 direction</b> 0: Keep 1: CLR bits
14	GPIO46	GPIO46_DIR	<b>Bitwise CLR operation of GPIO46 direction</b> 0: Keep 1: CLR bits
13	GPIO45	GPIO45_DIR	<b>Bitwise CLR operation of GPIO45 direction</b> 0: Keep 1: CLR bits
12	GPIO44	GPIO44_DIR	<b>Bitwise CLR operation of GPIO44 direction</b> 0: Keep 1: CLR bits
11	GPIO43	GPIO43_DIR	<b>Bitwise CLR operation of GPIO43 direction</b> 0: Keep 1: CLR bits
10	GPIO42	GPIO42_DIR	<b>Bitwise CLR operation of GPIO42 direction</b> 0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
9	GPIO41	GPIO41_DIR	<b>Bitwise CLR operation of GPIO41 direction</b> 0: Keep 1: CLR bits
8	GPIO40	GPIO40_DIR	<b>Bitwise CLR operation of GPIO40 direction</b> 0: Keep 1: CLR bits
7	GPIO39	GPIO39_DIR	<b>Bitwise CLR operation of GPIO39 direction</b> 0: Keep 1: CLR bits
6	GPIO38	GPIO38_DIR	<b>Bitwise CLR operation of GPIO38 direction</b> 0: Keep 1: CLR bits
5	GPIO37	GPIO37_DIR	<b>Bitwise CLR operation of GPIO37 direction</b> 0: Keep 1: CLR bits
4	GPIO36	GPIO36_DIR	<b>Bitwise CLR operation of GPIO36 direction</b> 0: Keep 1: CLR bits
3	GPIO35	GPIO35_DIR	<b>Bitwise CLR operation of GPIO35 direction</b> 0: Keep 1: CLR bits
2	GPIO34	GPIO34_DIR	<b>Bitwise CLR operation of GPIO34 direction</b> 0: Keep 1: CLR bits
1	GPIO33	GPIO33_DIR	<b>Bitwise CLR operation of GPIO33 direction</b> 0: Keep 1: CLR bits
0	GPIO32	GPIO32_DIR	<b>Bitwise CLR operation of GPIO32 direction</b> 0: Keep 1: CLR bits

### A2020100 GPIO_PULLEN 0 GPIO Pull-up/down Enable Control 0000040F

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						GPIO1 O							GPIO 3	GPIO 2	GPIO1	GPIO 0
Туре						RW							RW	RW	RW	RW
Reset						1							1	1	1	1

**Overview** Configures GPIO pull enabling

Bit(s)	Mnemonic	Name	Description
10	GPIO10	GPIO10_PULLEN	<b>GPIO10 PULLEN</b> 0: Disable 1: Enable
3	GPIO3	GPIO3_PULLEN	<b>GPIO3 PULLEN</b> 0: Disable 1: Enable
2	GPIO2	GPIO2_PULLEN	GPIO2 PULLEN

© 2015 - 2017 MediaTek Inc.

Page 436 of 580



Bit(s)	Mnemonic	Name	Description
			0: Disable 1: Enable
1	GPIO1	GPIO1_PULLEN	<b>GPIO1 PULLEN</b> 0: Disable
0	CDIOO	CDIOO DUILEN	1: Enable
0	GPIUU	GPIOU_PULLEN	0: Disable 1: Enable

A20201	04	<u>GPIO</u> 0_SE	<u>PUI</u> <u>T</u>	<u>LLEN</u>	GPIO	Pull-	up/d	own l	Enabl	e Con	trol			(	0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						GPIO1 0							GPIO 3	GPIO 2	GPIO1	GPIO 0
Туре						WO							WO	WO	WO	WO
Reset						0							0	0	0	0

**Overview** For bitwise access of GPIO_PULLEN0

Bit(s)	Mnemonic	Name	Description
10	GPIO10	GPIO10_PULLEN	<b>Bitwise SET operation of GPIO10 PULLEN_SET</b> 0: Keep 1: SET bits
3	GPIO3	GPIO3_PULLEN	<b>Bitwise SET operation of GPIO3 PULLEN_SET</b> 0: Keep 1: SET bits
2	GPIO2	GPIO2_PULLEN	<b>Bitwise SET operation of GPIO2 PULLEN_SET</b> 0: Keep 1: SET bits
1	GPIO1	GPIO1_PULLEN	<b>Bitwise SET operation of GPIO1 PULLEN_SET</b> 0: Keep 1: SET bits
0	GPIO0	GPIO0_PULLEN	<b>Bitwise SET operation of GPIOO PULLEN_SET</b> 0: Keep 1: SET bits

### A2020108 GPIO_PULLEN 0 CLR GPIO Pull-up/down Enable Control

### 0000000

		<u>v_</u> v_	110													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						GPIO1 O							GPIO 3	GPIO 2	GPIO1	GPIO 0
Туре						WO							WO	WO	WO	WO
Reset						0							0	0	0	0

**Overview** For bitwise access of GPIO_PULLEN0



Bit(s)	Mnemonic	Name	Description
10	GPIO10	GPIO10_PULLEN	<b>Bitwise CLR operation of GPIO10 PULLEN_CLR</b> 0: Keep 1: CLR bits
3	GPIO3	GPIO3_PULLEN	<b>Bitwise CLR operation of GPIO3 PULLEN_CLR</b> 0: Keep 1: CLR bits
2	GPIO2	GPIO2_PULLEN	<b>Bitwise CLR operation of GPIO2 PULLEN_CLR</b> 0: Keep 1: CLR bits
1	GPIO1	GPIO1_PULLEN	<b>Bitwise CLR operation of GPIO1 PULLEN_CLR</b> 0: Keep 1: CLR bits
0	GPIO0	GPIO0_PULLEN	<b>Bitwise CLR operation of GPIOO PULLEN_CLR</b> 0: Keep 1: CLR bits

A2020200 <u>GPIO_DINV0</u> GPIO Data Inversion Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INV31	INV3 0	INV2 9	INV2 8	INV27	INV2 6	INV25	INV2 4	INV2 3	INV2 2	INV21	INV2 0	INV19	INV18	INV17	INV16
Туре	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INV15	INV14	INV13	INV12	INV11	INV10	INV9	INV8	INV7	INV6	INV5	INV4	INV3	INV2	INV1	<b>INVO</b>
Туре	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO inversion enabling

Bit(s)	Mnemonic	Name	Description
31	INV31	GPIO31_DINV	GPIO31 inversion control
			0: Keep input value 1: Invert input value
30	INV30	GPIO30_DINV	GPIO30 inversion control
			0: Keep input value 1: Invert input value
29	INV29	GPIO29_DINV	GPIO29 inversion control
			0: Keep input value 1: Invert input value
28	INV28	GPIO28_DINV	GPIO28 inversion control
			0: Keep input value 1: Invert input value
27	INV27	GPIO27_DINV	GPIO27 inversion control
			0: Keep input value 1: Invert input value
26	INV26	GPIO26_DINV	GPIO26 inversion control
			0: Keep input value 1: Invert input value
25	INV25	GPIO25_DINV	GPIO25 inversion control
			0: Keep input value 1: Invert input value
24	INV24	GPIO24_DINV	GPIO24 inversion control

© 2015 - 2017 MediaTek Inc.



Bit(s)	Mnemonic	Name	Description
			0: Keep input value 1: Invert input value
23	INV23	GPIO23_DINV	GPIO23 inversion control
			0: Keep input value 1: Invert input value
22	INV22	GPIO22_DINV	GPIO22 inversion control
			0: Keep input value 1: Invert input value
21	INV21	GPIO21_DINV	GPIO21 inversion control
			0: Keep input value 1: Invert input value
20	INV20	GPIO20_DINV	GPIO20 inversion control
			0: Keep input value 1: Invert input value
19	INV19	GPIO19_DINV	GPIO19 inversion control
			0: Keep input value 1: Invert input value
18	INV18	GPIO18_DINV	GPIO18 inversion control
			0: Keep input value 1: Invert input value
17	INV17	GPIO17_DINV	GPIO17 inversion control
			0: Keep input value 1: Invert input value
16	INV16	GPIO16_DINV	GPIO16 inversion control
			0: Keep input value 1: Invert input value
15	INV15	GPIO15_DINV	GPIO15 inversion control
			0: Keep input value 1: Invert input value
14	INV14	GPIO14_DINV	GPIO14 inversion control
			0: Keep input value 1: Invert input value
13	INV13	GPIO13_DINV	GPI013 inversion control
			0: Keep input value 1: Invert input value
12	INV12	GPI012_DINV	GPI012 inversion control
			1: Invert input value
11	INVII	GPI011_DINV	GPI011 inversion control
			1: Invert input value
10	INV10	GPI010_DINV	GPI010 inversion control
_			0: Keep input value 1: Invert input value
9	INV9	GPIO9_DINV	GPI09 inversion control
_			0: Keep input value 1: Invert input value
8	1NV8	GPIO8_DINV	GPIO8 inversion control
~			1: Invert input value
7	1NV7	GPIO7_DINV	GPIU/ Inversion control
6			1: Invert input value
6	INV6	GPIO6 DINV	GPIU6 inversion control



Bit(s)	Mnemonic	Name	Description
			0: Keep input value 1: Invert input value
5	INV5	GPIO5_DINV	GPIO5 inversion control
			0: Keep input value 1: Invert input value
4	INV4	GPIO4_DINV	GPIO4 inversion control
			0: Keep input value 1: Invert input value
3	INV3	GPIO3_DINV	GPIO3 inversion control
			0: Keep input value 1: Invert input value
2	INV2	GPIO2_DINV	GPIO2 inversion control
			0: Keep input value 1: Invert input value
1	INV1	GPIO1_DINV	GPIO1 inversion control
			0: Keep input value 1: Invert input value
0	INVO	GPIO0_DINV	GPIO0 inversion control
			0: Keep input value 1: Invert input value

A2020	204	<u>GPIO</u> SET	DIN	<u>IVO_</u>	GPIO	Data	Inve	rsion	Cont	rol					0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INV31	INV3 0	INV2 9	INV2 8	INV27	INV2 6	INV25	INV2 4	INV2 3	INV2 2	INV21	INV2 0	INV19	INV18	INV17	INV16
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INV15	INV14	INV13	INV12	INV11	INV10	INV9	INV8	INV7	INV6	INV5	INV4	INV3	INV2	INV1	<b>INVO</b>
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_DINVO

Bit(s)	Mnemonic	Name	Description
31	INV31	GPIO31_DINV	<b>Bitwise SET operation of GPIO31 inversion control</b> 0: Keep 1: SET bits
30	INV30	GPIO30_DINV	<b>Bitwise SET operation of GPIO30 inversion control</b> 0: Keep 1: SET bits
29	INV29	GPIO29_DINV	<b>Bitwise SET operation of GPIO29 inversion control</b> 0: Keep 1: SET bits
28	INV28	GPIO28_DINV	<b>Bitwise SET operation of GPIO28 inversion control</b> 0: Keep 1: SET bits
27	INV27	GPIO27_DINV	<b>Bitwise SET operation of GPIO27 inversion control</b> 0: Keep 1: SET bits
26	INV26	GPIO26_DINV	<b>Bitwise SET operation of GPIO26 inversion control</b> 0: Keep 1: SET bits



-

-

Bit(s)	Mnemonic	Name	Description
25	INV25	GPIO25_DINV	Bitwise SET operation of GPIO25 inversion control
			0: Keep 1: SET bits
24	INV24	GPIO24_DINV	<b>Bitwise SET operation of GPIO24 inversion control</b> 0: Keep 1: SET bits
23	INV23	GPIO23_DINV	<b>Bitwise SET operation of GPIO23 inversion control</b> 0: Keep 1: SET bits
22	INV22	GPIO22_DINV	<b>Bitwise SET operation of GPIO22 inversion control</b> 0: Keep 1: SET bits
21	INV21	GPIO21_DINV	<b>Bitwise SET operation of GPIO21 inversion control</b> 0: Keep 1: SET bits
20	INV20	GPIO20_DINV	<b>Bitwise SET operation of GPIO20 inversion control</b> 0: Keep 1: SET bits
19	INV19	GPIO19_DINV	<b>Bitwise SET operation of GPIO19 inversion control</b> 0: Keep 1: SET bits
18	INV18	GPIO18_DINV	<b>Bitwise SET operation of GPIO18 inversion control</b> 0: Keep 1: SET bits
17	INV17	GPIO17_DINV	<b>Bitwise SET operation of GPIO17 inversion control</b> 0: Keep 1: SET bits
16	INV16	GPIO16_DINV	<b>Bitwise SET operation of GPIO16 inversion control</b> 0: Keep 1: SET bits
15	INV15	GPIO15_DINV	<b>Bitwise SET operation of GPIO15 inversion control</b> 0: Keep 1: SET bits
14	INV14	GPIO14_DINV	<b>Bitwise SET operation of GPIO14 inversion control</b> 0: Keep 1: SET bits
13	INV13	GPIO13_DINV	<b>Bitwise SET operation of GPIO13 inversion control</b> 0: Keep 1: SET bits
12	INV12	GPIO12_DINV	<b>Bitwise SET operation of GPIO12 inversion control</b> 0: Keep 1: SET bits
11	INV11	GPIO11_DINV	<b>Bitwise SET operation of GPIO11 inversion control</b> 0: Keep 1: SET bits
10	INV10	GPIO10_DINV	<b>Bitwise SET operation of GPIO10 inversion control</b> 0: Keep 1: SET bits
9	INV9	GPIO9_DINV	<b>Bitwise SET operation of GPIO9 inversion control</b> 0: Keep 1: SET bits
8	INV8	GPIO8_DINV	<b>Bitwise SET operation of GPIO8 inversion control</b> 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
7	INV7	GPIO7_DINV	<b>Bitwise SET operation of GPIO7 inversion control</b> 0: Keep 1: SET bits
6	INV6	GPIO6_DINV	<b>Bitwise SET operation of GPIO6 inversion control</b> 0: Keep 1: SET bits
5	INV5	GPIO5_DINV	<b>Bitwise SET operation of GPIO5 inversion control</b> 0: Keep 1: SET bits
4	INV4	GPIO4_DINV	<b>Bitwise SET operation of GPIO4 inversion control</b> 0: Keep 1: SET bits
3	INV3	GPIO3_DINV	<b>Bitwise SET operation of GPIO3 inversion control</b> 0: Keep 1: SET bits
2	INV2	GPIO2_DINV	<b>Bitwise SET operation of GPIO2 inversion control</b> 0: Keep 1: SET bits
1	INV1	GPIO1_DINV	<b>Bitwise SET operation of GPIO1 inversion control</b> 0: Keep 1: SET bits
0	INVO	GPIO0_DINV	<b>Bitwise SET operation of GPIOO inversion control</b> 0: Keep 1: SET bits

## A2020208 <u>GPIO DINVO</u> GPIO Data Inversion Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INV31	INV3 0	INV2 9	INV2 8	INV27	INV2 6	INV25	INV2 4	INV2 3	INV2 2	INV21	INV2 0	INV19	INV18	INV17	INV16
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INV15	INV14	INV13	INV12	INV11	INV10	INV9	INV8	INV7	INV6	INV5	INV4	INV3	INV2	INV1	<b>INVO</b>
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_DINVO

<b>D1</b> (())		<b>N</b> 7	
Bit(s)	Mnemonic	Name	Description
31	INV31	GPIO31_DINV	<b>Bitwise CLR operation of GPIO31 inversion control</b> 0: Keep 1: CLR bits
30	INV30	GPIO30_DINV	<b>Bitwise CLR operation of GPIO30 inversion control</b> 0: Keep 1: CLR bits
29	INV29	GPIO29_DINV	<b>Bitwise CLR operation of GPIO29 inversion control</b> 0: Keep 1: CLR bits
28	INV28	GPIO28_DINV	<b>Bitwise CLR operation of GPIO28 inversion control</b> 0: Keep 1: CLR bits
27	INV27	GPIO27_DINV	Bitwise CLR operation of GPIO27 inversion control



Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
26	INV26	GPIO26_DINV	<b>Bitwise CLR operation of GPIO26 inversion control</b> 0: Keep 1: CLR bits
25	INV25	GPIO25_DINV	Bitwise CLR operation of GPIO25 inversion control
			0: Keep 1: CLR bits
24	INV24	GPIO24_DINV	<b>Bitwise CLR operation of GPIO24 inversion control</b> 0: Keep 1: CLR bits
23	INV23	GPIO23_DINV	Bitwise CLR operation of GPIO23 inversion control
			0: Keep 1: CLR bits
22	INV22	GPIO22_DINV	Bitwise CLR operation of GPIO22 inversion control
			0: Keep 1: CLR bits
21	INV21	GPIO21_DINV	Bitwise CLR operation of GPIO21 inversion control 0: Keep 1: CLR bits
20	INV20	GPIO20 DINV	Bitwise CLR operation of GPIO20 inversion control
			0: Keep 1: CLR bits
19	INV19	GPIO19_DINV	<b>Bitwise CLR operation of GPIO19 inversion control</b> 0: Keep 1: CLR bits
18	INV18	GPIO18_DINV	<b>Bitwise CLR operation of GPIO18 inversion control</b> 0: Keep 1: CLR bits
17	INV17	GPIO17_DINV	<b>Bitwise CLR operation of GPIO17 inversion control</b> 0: Keep 1: CLR bits
16	INV16	GPIO16_DINV	<b>Bitwise CLR operation of GPIO16 inversion control</b> 0: Keep 1: CLR bits
15	INV15	GPIO15_DINV	Bitwise CLR operation of GPIO15 inversion control
			0: Keep 1: CLR bits
14	INV14	GPIO14_DINV	<b>Bitwise CLR operation of GPIO14 inversion control</b> 0: Keep 1: CLR bits
13	INV13	GPIO13_DINV	<b>Bitwise CLR operation of GPIO13 inversion control</b> 0: Keep 1: CLR bits
12	INV12	GPIO12_DINV	<b>Bitwise CLR operation of GPIO12 inversion control</b> 0: Keep 1: CLR bits
11	INV11	GPIO11_DINV	<b>Bitwise CLR operation of GPIO11 inversion control</b> 0: Keep 1: CLR bits
10	INV10	GPIO10_DINV	<b>Bitwise CLR operation of GPIO10 inversion control</b> 0: Keep 1: CLR bits
9	INV9	GPIO9_DINV	Bitwise CLR operation of GPIO9 inversion control



Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
8	INV8	GPIO8_DINV	Bitwise CLR operation of GPIO8 inversion control
			0: Keep 1: CLR bits
7	INV7	GPIO7_DINV	Bitwise CLR operation of GPIO7 inversion control
			0: Keep 1: CLR bits
6	INV6	GPIO6_DINV	Bitwise CLR operation of GPIO6 inversion control
			0: Keep 1: CLR bits
5	INV5	GPIO5_DINV	Bitwise CLR operation of GPIO5 inversion control
			0: Keep 1: CLR bits
4	INV4	GPIO4_DINV	Bitwise CLR operation of GPIO4 inversion control
			0: Keep 1: CLR bits
3	INV3	GPIO3_DINV	Bitwise CLR operation of GPIO3 inversion control
			0: Keep 1: CLR bits
2	INV2	GPIO2_DINV	Bitwise CLR operation of GPIO2 inversion control
			0: Keep 1: CLR bits
1	INV1	GPIO1_DINV	Bitwise CLR operation of GPIO1 inversion control
			0: Keep 1: CLR bits
0	INVO	GPIO0_DINV	Bitwise CLR operation of GPIOO inversion control
			0: Keep 1: CLR bits

### A2020210 GPIO DINV1 GPIO Data Inversion Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																INV4
Туре																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INV4 7	INV4 6	INV45	INV4 4	INV4 3	INV4 2	INV41	INV4 0	INV3 9	INV3 8	INV37	INV3 6	INV35	INV3 4	INV3 3	INV3 2
Туре	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO inversion enabling

Bit(s)	Mnemonic	Name	Description
16	INV48	GPIO48_DINV	<b>GPIO48 inversion control</b> O: Keep input value 1: Invert input value
15	INV47	GPIO47_DINV	<b>GPIO47 inversion control</b> O: Keep input value 1: Invert input value
14	INV46	GPIO46_DINV	<b>GPIO46 inversion control</b> 0: Keep input value 1: Invert input value

© 2015 - 2017 MediaTek Inc.

Page 444 of 580



Bit(s)	Mnemonic	Name	Description
13	INV45	GPIO45_DINV	GPIO45 inversion control
			0: Keep input value 1: Invert input value
12	INV44	GPIO44_DINV	GPIO44 inversion control
			0: Keep input value 1: Invert input value
11	INV43	GPIO43_DINV	GPIO43 inversion control
			0: Keep input value 1: Invert input value
10	INV42	GPIO42_DINV	GPIO42 inversion control
			0: Keep input value 1: Invert input value
9	INV41	GPIO41_DINV	GPIO41 inversion control
			0: Keep input value 1: Invert input value
8	INV40	GPIO40_DINV	GPIO40 inversion control
			0: Keep input value 1: Invert input value
7	INV39	GPIO39_DINV	GPIO39 inversion control
			0: Keep input value 1: Invert input value
6	INV38	GPIO38_DINV	GPIO38 inversion control
			0: Keep input value 1: Invert input value
5	INV37	GPIO37_DINV	GPIO37 inversion control
			0: Keep input value 1: Invert input value
4	INV36	GPIO36_DINV	GPIO36 inversion control
			0: Keep input value 1: Invert input value
3	INV35	GPIO35_DINV	GPIO35 inversion control
			0: Keep input value 1: Invert input value
2	INV34	GPIO34_DINV	GPIO34 inversion control
			0: Keep input value 1: Invert input value
1	INV33	GPIO33_DINV	GPIO33 inversion control
			0: Keep input value 1: Invert input value
0	INV32	GPIO32_DINV	GPIO32 inversion control
			0: Keep input value 1: Invert input value

A2020214

## **<u>GPIO DINV1</u>** GPIO Data Inversion Control

### 0000000

A20204	514	<u>SET</u>												0000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																INV4 8
Туре																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INV4 7	INV4 6	INV45	INV4 4	INV4 3	INV4 2	INV41	INV4 0	INV3 9	INV3 8	INV37	INV3 6	INV35	INV3 4	INV3 3	INV3 2
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO

© 2015 - 2017 MediaTek Inc.

Page 445 of 580



 Reset
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0</th

**Overview** For bitwise access of GPIO_DINV1

16       INV48       GPI048_DINV       Bitvise SET operation of GPI048 inversion control 0: Keep 1: SET bits         15       INV47       GPI047_DINV       Bitvise SET operation of GPI047 inversion control 0: Keep 1: SET bits         14       INV46       GPI045_DINV       Bitvise SET operation of GPI046 inversion control 0: Keep 1: SET bits         13       INV45       GPI045_DINV       Bitvise SET operation of GPI046 inversion control 0: Keep 1: SET bits         12       INV44       GPI044_DINV       Bitvise SET operation of GPI044 inversion control 0: Keep 1: SET bits         11       INV43       GPI042_DINV       Bitvise SET operation of GPI043 inversion control 0: Keep 1: SET bits         10       INV42       GPI042_DINV       Bitvise SET operation of GPI043 inversion control 0: Keep 1: SET bits         10       INV42       GPI042_DINV       Bitvise SET operation of GPI042 inversion control 0: Keep 1: SET bits         3       INV40       GPI040_DINV       Bitvise SET operation of GPI040 inversion control 0: Keep 1: SET bits         4       INV39       GPI038_DINV       Bitvise SET operation of GPI038 inversion control 0: Keep 1: SET bits         5       INV37       GPI038_DINV       Bitvise SET operation of GPI036 inversion control 0: Keep 1: SET bits         4       INV36       GPI036_DINV       Bitvise SET operation of GPI036 inversion control 0: Keep 1: SET bits <th>Bit(s)</th> <th>Mnemonic</th> <th>Name</th> <th>Description</th>	Bit(s)	Mnemonic	Name	Description
0: Keep       1: SET bits         15       INV47       GPI047_DINV       Bitwise SET operation of GPI047 inversion control         0: Keep       1: SET bits         14       INV46       GPI046_DINV       Bitwise SET operation of GPI046 inversion control         0: Keep       1: SET bits         13       INV45       GPI045_DINV       Bitwise SET operation of GPI045 inversion control         0: Keep       1: SET bits         12       INV44       GPI044_DINV       Bitwise SET operation of GPI044 inversion control         0: Keep       1: SET bits         11       INV43       GPI043_DINV       Bitwise SET operation of GPI043 inversion control         0: Keep       1: SET bits         10       INV42       GPI042_DINV       Bitwise SET operation of GPI041 inversion control         0: Keep       1: SET bits         10       INV40       GPI041_DINV       Bitwise SET operation of GPI041 inversion control         0: Keep       1: SET bits         8       INV40       GPI039_DINV       Bitwise SET operation of GPI040 inversion control         0: Keep       1: SET bits       GPI038_DINV       Bitwise SET operation of GPI039 inversion control         0: Keep       1: SET bits       SET operation of GPI036 inversion control	16	INV48	GPIO48_DINV	Bitwise SET operation of GPIO48 inversion control
15       INV47       GPI047_DINV       Bitwise SET operation of GPI047 inversion control O: Keep D: SET bits         14       INV46       GPI046_DINV       Bitwise SET operation of GPI046 inversion control O: Keep D: SET bits         13       INV45       GPI045_DINV       Bitwise SET operation of GPI045 inversion control O: Keep D: SET bits         12       INV44       GPI045_DINV       Bitwise SET operation of GPI044 inversion control O: Keep D: SET bits         11       INV43       GPI043_DINV       Bitwise SET operation of GPI043 inversion control O: Keep D: SET bits         10       INV42       GPI042_DINV       Bitwise SET operation of GPI042 inversion control O: Keep D: SET bits         10       INV42       GPI042_DINV       Bitwise SET operation of GPI041 inversion control O: Keep D: SET bits         10       INV42       GPI041_DINV       Bitwise SET operation of GPI040 inversion control O: Keep D: SET bits         8       INV40       GPI040_DINV       Bitwise SET operation of GPI039 inversion control O: Keep D: SET bits         7       INV39       GPI038_DINV       Bitwise SET operation of GPI038 inversion control O: Keep D: SET bits         8       INV36       GPI036_DINV       Bitwise SET operation of GPI037 inversion control O: Keep D: SET bits         5       INV36       GPI036_DINV				0: Keep 1: SET bits
0: Keep         14       INV46       GPI046_DINV       Bitwise SET operation of GPI046 inversion control O: Keep         13       INV45       GPI045_DINV       Bitwise SET operation of GPI045 inversion control O: Keep         13       INV44       GPI044_DINV       Bitwise SET operation of GPI044 inversion control O: Keep         14       INV43       GPI044_DINV       Bitwise SET operation of GPI044 inversion control O: Keep         15       SET bits       Bitwise SET operation of GPI043 inversion control O: Keep       SET bits         10       INV42       GPI042_DINV       Bitwise SET operation of GPI042 inversion control O: Keep         1       INV42       GPI042_DINV       Bitwise SET operation of GPI042 inversion control O: Keep         10       INV42       GPI041_DINV       Bitwise SET operation of GPI041 inversion control O: Keep         1       INV40       GPI041_DINV       Bitwise SET operation of GPI040 inversion control O: Keep         1: SET bits       SET bits       Fits         8       INV40       GPI040_DINV       Bitwise SET operation of GPI039 inversion control O: Keep         1: SET bits       Fits       Fits       Bitwise SET operation of GPI038 inversion control O: Keep         1: SET bits       Fits       SET bits       Fits         3       INV36 <td< th=""><th>15</th><td>INV47</td><td>GPIO47_DINV</td><td>Bitwise SET operation of GPIO47 inversion control</td></td<>	15	INV47	GPIO47_DINV	Bitwise SET operation of GPIO47 inversion control
14INV46GPI046_DINVBitwise SET operation of GPI046 inversion control O: Keep I: SET bits13INV45GPI045_DINVBitwise SET operation of GPI045 inversion control O: Keep 12INV44GPI044_DINVBitwise SET operation of GPI044 inversion control O: Keep 				0: Keep 1: SET bits
0: Keep 1: SET bits13INV45GPI045_DINVBitwise SET operation of GPI045 inversion control 0: Keep 1: SET bits12INV44GPI044_DINVBitwise SET operation of GPI044 inversion control 0: Keep 1: SET bits11INV43GPI043_DINVBitwise SET operation of GPI043 inversion control 0: Keep 1: SET bits10INV42GPI042_DINVBitwise SET operation of GPI042 inversion control 0: Keep 1: SET bits10INV42GPI042_DINVBitwise SET operation of GPI042 inversion control 0: Keep 1: SET bits9INV41GPI041_DINVBitwise SET operation of GPI041 inversion control 0: Keep 1: SET bits8INV40GPI040_DINVBitwise SET operation of GPI040 inversion control 0: Keep 1: SET bits7INV39GPI039_DINVBitwise SET operation of GPI039 inversion control 0: Keep 1: SET bits6INV38GPI038_DINVBitwise SET operation of GPI038 inversion control 0: Keep 1: SET bits5INV37GPI036_DINVBitwise SET operation of GPI036 inversion control 0: Keep 1: SET bits4INV36GPI036_DINVBitwise SET operation of GPI036 inversion control 0: Keep 1: SET bits3INV35GPI034_DINVBitwise SET operation of GPI036 inversion control 0: Keep 1: SET bits2INV34GPI034_DINVBitwise SET operation of GPI036 inversion control 0: Keep 1: SET bits3INV35GPI034_DINVBitwise SET operation of GPI034 inversion control 0: Keep 1: SET bits2INV34GPI034_DINV <th>14</th> <td>INV46</td> <td>GPIO46_DINV</td> <td>Bitwise SET operation of GPIO46 inversion control</td>	14	INV46	GPIO46_DINV	Bitwise SET operation of GPIO46 inversion control
13       INV45       GPI045_DINV       Bitwise SET operation of GPI045 inversion control O: Keep I: SET bits         12       INV44       GPI044_DINV       Bitwise SET operation of GPI044 inversion control O: Keep 11       INV43       GPI043_DINV       Bitwise SET operation of GPI043 inversion control O: Keep 10       INV42       GPI042_DINV       Bitwise SET operation of GPI042 inversion control O: Keep 				0: Keep 1: SET bits
0: Keep I: SET bits12INV44GPI044_DINVBitwise SET operation of GPI044 inversion control O: Keep I: SET bits11INV43GPI043_DINVBitwise SET operation of GPI043 inversion control O: Keep 10INV42GPI042_DINVBitwise SET operation of GPI042 inversion control O: Keep 	13	INV45	GPIO45_DINV	Bitwise SET operation of GPIO45 inversion control
12       INV44       GPI044_DINV       Bitwise SET operation of GPI044 inversion control         0: Keep       1: SET bits         11       INV43       GPI043_DINV       Bitwise SET operation of GPI043 inversion control         0: Keep       1: SET bits         10       INV42       GPI042_DINV       Bitwise SET operation of GPI042 inversion control         0: Keep       1: SET bits         9       INV41       GPI041_DINV       Bitwise SET operation of GPI040 inversion control         0: Keep       1: SET bits         8       INV40       GPI040_DINV       Bitwise SET operation of GPI040 inversion control         0: Keep       1: SET bits         7       INV39       GPI039_DINV       Bitwise SET operation of GPI039 inversion control         0: Keep       1: SET bits         6       INV38       GPI038_DINV       Bitwise SET operation of GPI038 inversion control         0: Keep       1: SET bits         5       INV37       GPI036_DINV       Bitwise SET operation of GPI036 inversion control         0: Keep       1: SET bits       1: SET bits         4       INV36       GPI036_DINV       Bitwise SET operation of GPI036 inversion control         0: Keep       1: SET bits       2: SET bits       3: SET bits <th></th> <td></td> <td></td> <td>0: Keep 1: SET bits</td>				0: Keep 1: SET bits
0: Reep       1: SET bits         11       INV43       GPI043_DINV       Bitwise SET operation of GPI043 inversion control         0: Keep       1: SET bits         10       INV42       GPI042_DINV       Bitwise SET operation of GPI042 inversion control         0: Keep       1: SET bits         9       INV41       GPI041_DINV       Bitwise SET operation of GPI041 inversion control         0: Keep       1: SET bits         8       INV40       GPI040_DINV       Bitwise SET operation of GPI040 inversion control         0: Keep       1: SET bits         7       INV39       GPI039_DINV       Bitwise SET operation of GPI039 inversion control         0: Keep       1: SET bits       1: SET bits         6       INV38       GPI038_DINV       Bitwise SET operation of GPI038 inversion control         0: Keep       1: SET bits       1: SET bits         5       INV37       GPI037_DINV       Bitwise SET operation of GPI037 inversion control         0: Keep       1: SET bits       2: SET bits         3       INV36       GPI036_DINV       Bitwise SET operation of GPI035 inversion control         0: Keep       1: SET bits       2: INV34       GPI035_DINV       Bitwise SET operation of GPI035 inversion control         1:	12	INV44	GPIO44_DINV	Bitwise SET operation of GPIO44 inversion control
11INV43GPI043_DINVBitwise SET operation of GPI043 inversion control 0: Keep 1: SET bits10INV42GPI042_DINVBitwise SET operation of GPI042 inversion control 0: Keep 1: SET bits9INV41GPI041_DINVBitwise SET operation of GPI041 inversion control 0: Keep 1: SET bits8INV40GPI040_DINVBitwise SET operation of GPI040 inversion control 				0: Keep 1: SET bits
D: Keep 1: SET bits10INV42GPI042_DINVBitwise SET operation of GPI042 inversion control 0: Keep 1: SET bits9INV41GPI041_DINVBitwise SET operation of GPI041 inversion control 	11	INV43	GPIO43_DINV	Bitwise SET operation of GPIO43 inversion control
10INV42GPI042_DINVBitwise SET operation of GPI042 inversion control 0: Keep 1: SET bits9INV41GPI041_DINVBitwise SET operation of GPI041 inversion control 0: Keep 1: SET bits8INV40GPI040_DINVBitwise SET operation of GPI040 inversion control 0: Keep 1: SET bits7INV39GPI039_DINVBitwise SET operation of GPI039 inversion control 0: Keep 1: SET bits6INV38GPI038_DINVBitwise SET operation of GPI038 inversion control 0: Keep 1: SET bits5INV37GPI037_DINVBitwise SET operation of GPI037 inversion control 0: Keep 1: SET bits5INV36GPI036_DINVBitwise SET operation of GPI036 inversion control 0: Keep 1: SET bits3INV36GPI036_DINVBitwise SET operation of GPI036 inversion control 0: Keep 1: SET bits3INV35GPI035_DINVBitwise SET operation of GPI035 inversion control 0: Keep 1: SET bits3INV35GPI034_DINVBitwise SET operation of GPI035 inversion control 0: Keep 1: SET bits2INV34GPI034_DINVBitwise SET operation of GPI034 inversion control 0: Keep 1: SET bits1INV33GPI033_DINVBitwise SET operation of GPI033 inversion control 0: Keep 1: SET bits0INV32GPI032_DINVBitwise SET operation of GPI032 inversion control 0: Keep 1: SET bits0INV32GPI032_DINVBitwise SET operation of GPI032 inversion control 0: Keep 1: SET bits				0: Keep 1: SET bits
9       INV41       GPI041_DINV       Bitwise SET operation of GPI041 inversion control         0: Keep       1: SET bits         8       INV40       GPI040_DINV       Bitwise SET operation of GPI040 inversion control         0: Keep       1: SET bits         7       INV39       GPI039_DINV       Bitwise SET operation of GPI039 inversion control         0: Keep       1: SET bits         6       INV38       GPI038_DINV       Bitwise SET operation of GPI038 inversion control         0: Keep       1: SET bits         5       INV37       GPI037_DINV       Bitwise SET operation of GPI037 inversion control         0: Keep       1: SET bits         5       INV36       GPI036_DINV       Bitwise SET operation of GPI036 inversion control         0: Keep       1: SET bits         4       INV36       GPI035_DINV       Bitwise SET operation of GPI036 inversion control         0: Keep       1: SET bits         3       INV35       GPI035_DINV       Bitwise SET operation of GPI036 inversion control         0: Keep       1: SET bits       INV33       GPI034_DINV       Bitwise SET operation of GPI034 inversion control         0: Keep       1: SET bits       INV33       GPI033_DINV       Bitwise SET operation of GPI033 inversion control	10	INV42	GPIO42_DINV	Bitwise SET operation of GPIO42 inversion control
9INV41GPI041_DINVBitwise SET operation of GPI041 inversion control O: Keep 1: SET bits8INV40GPI040_DINVBitwise SET operation of GPI040 inversion control O: Keep 				0: Keep 1: SET bits
0: keep 1: SET bits8INV40GPI040_DINVBitwise SET operation of GPI040 inversion control O: Keep 1: SET bits7INV39GPI039_DINVBitwise SET operation of GPI039 inversion control 	9	INV41	GPIO41_DINV	Bitwise SET operation of GPIO41 inversion control
8       INV40       GPI040_DINV       Bitwise SET operation of GPI040 inversion control         0: Keep       1: SET bits         7       INV39       GPI039_DINV       Bitwise SET operation of GPI039 inversion control         0: Keep       1: SET bits         6       INV38       GPI038_DINV       Bitwise SET operation of GPI038 inversion control         0: Keep       1: SET bits         6       INV37       GPI037_DINV       Bitwise SET operation of GPI037 inversion control         0: Keep       1: SET bits         5       INV37       GPI036_DINV       Bitwise SET operation of GPI036 inversion control         0: Keep       1: SET bits         4       INV36       GPI036_DINV       Bitwise SET operation of GPI036 inversion control         0: Keep       1: SET bits         3       INV35       GPI035_DINV       Bitwise SET operation of GPI035 inversion control         0: Keep       1: SET bits         2       INV34       GPI034_DINV       Bitwise SET operation of GPI034 inversion control         0: Keep       1: SET bits       Inv33       GPI033_DINV       Bitwise SET operation of GPI033 inversion control         0: Keep       1: SET bits       Inv33       GPI033_DINV       Bitwise SET operation of GPI032 inversion control				0: Keep 1: SET bits
0: Reep         1: SET bits         7       INV39       GPI039_DINV       Bitwise SET operation of GPI039 inversion control         0: Keep       1: SET bits         6       INV38       GPI038_DINV       Bitwise SET operation of GPI038 inversion control         0: Keep       1: SET bits         5       INV37       GPI037_DINV       Bitwise SET operation of GPI037 inversion control         0: Keep       1: SET bits         4       INV36       GPI036_DINV       Bitwise SET operation of GPI036 inversion control         0: Keep       1: SET bits         3       INV35       GPI035_DINV       Bitwise SET operation of GPI035 inversion control         0: Keep       1: SET bits         2       INV34       GPI034_DINV       Bitwise SET operation of GPI034 inversion control         0: Keep       1: SET bits         1       INV33       GPI033_DINV       Bitwise SET operation of GPI033 inversion control         0: Keep       1: SET bits         1       INV33       GPI033_DINV       Bitwise SET operation of GPI032 inversion control         0: Keep       1: SET bits       0       INV32       GPI032_DINV	8	INV40	GPIO40_DINV	Bitwise SET operation of GPIO40 inversion control
7       INV39       GPI039_DINV       Bitwise SET operation of GPI039 inversion control O: Keep 1: SET bits         6       INV38       GPI038_DINV       Bitwise SET operation of GPI038 inversion control O: Keep 1: SET bits         5       INV37       GPI037_DINV       Bitwise SET operation of GPI037 inversion control O: Keep 1: SET bits         5       INV36       GPI036_DINV       Bitwise SET operation of GPI036 inversion control O: Keep 1: SET bits         4       INV36       GPI036_DINV       Bitwise SET operation of GPI036 inversion control O: Keep 1: SET bits         3       INV35       GPI035_DINV       Bitwise SET operation of GPI035 inversion control O: Keep 1: SET bits         2       INV34       GPI034_DINV       Bitwise SET operation of GPI034 inversion control O: Keep 1: SET bits         1       INV33       GPI033_DINV       Bitwise SET operation of GPI033 inversion control O: Keep 1: SET bits         0       INV32       GPI032_DINV       Bitwise SET operation of GPI032 inversion control O: Keep 1: SET bits				0: Keep 1: SET bits
0: Keep       1: SET bits         6       INV38       GPI038_DINV       Bitwise SET operation of GPI038 inversion control 0: Keep 1: SET bits         5       INV37       GPI037_DINV       Bitwise SET operation of GPI037 inversion control 0: Keep 1: SET bits         4       INV36       GPI036_DINV       Bitwise SET operation of GPI036 inversion control 0: Keep 1: SET bits         3       INV35       GPI035_DINV       Bitwise SET operation of GPI035 inversion control 0: Keep 1: SET bits         2       INV34       GPI034_DINV       Bitwise SET operation of GPI034 inversion control 0: Keep 1: SET bits         1       INV33       GPI033_DINV       Bitwise SET operation of GPI033 inversion control 0: Keep 1: SET bits         0       INV32       GPI032_DINV       Bitwise SET operation of GPI032 inversion control 0: Keep 1: SET bits	7	INV39	GPIO39_DINV	Bitwise SET operation of GPIO39 inversion control
6       INV38       GPI038_DINV       Bitwise SET operation of GPI038 inversion control 0: Keep 1: SET bits         5       INV37       GPI037_DINV       Bitwise SET operation of GPI037 inversion control 0: Keep 1: SET bits         4       INV36       GPI036_DINV       Bitwise SET operation of GPI036 inversion control 0: Keep 1: SET bits         3       INV35       GPI035_DINV       Bitwise SET operation of GPI035 inversion control 0: Keep 1: SET bits         2       INV34       GPI034_DINV       Bitwise SET operation of GPI033 inversion control 0: Keep 1: SET bits         1       INV33       GPI033_DINV       Bitwise SET operation of GPI033 inversion control 0: Keep 1: SET bits         0       INV32       GPI032_DINV       Bitwise SET operation of GPI032 inversion control 0: Keep 1: SET bits				0: Keep 1: SET bits
0: Keep 1: SET bits         5       INV37       GPI037_DINV       Bitwise SET operation of GPI037 inversion control 0: Keep 1: SET bits         4       INV36       GPI036_DINV       Bitwise SET operation of GPI036 inversion control 0: Keep 1: SET bits         3       INV35       GPI035_DINV       Bitwise SET operation of GPI035 inversion control 0: Keep 1: SET bits         2       INV34       GPI034_DINV       Bitwise SET operation of GPI034 inversion control 0: Keep 1: SET bits         1       INV33       GPI033_DINV       Bitwise SET operation of GPI033 inversion control 0: Keep 1: SET bits         1       INV32       GPI032_DINV       Bitwise SET operation of GPI032 inversion control 0: Keep 1: SET bits	6	INV38	GPIO38_DINV	Bitwise SET operation of GPIO38 inversion control
5       INV37       GPI037_DINV       Bitwise SET operation of GPI037 inversion control 0: Keep 1: SET bits         4       INV36       GPI036_DINV       Bitwise SET operation of GPI036 inversion control 0: Keep 1: SET bits         3       INV35       GPI035_DINV       Bitwise SET operation of GPI035 inversion control 0: Keep 1: SET bits         2       INV34       GPI034_DINV       Bitwise SET operation of GPI034 inversion control 0: Keep 1: SET bits         2       INV33       GPI033_DINV       Bitwise SET operation of GPI033 inversion control 0: Keep 1: SET bits         1       INV33       GPI032_DINV       Bitwise SET operation of GPI032 inversion control 0: Keep 1: SET bits         0       INV32       GPI032_DINV       Bitwise SET operation of GPI032 inversion control 0: Keep 1: SET bits				0: Keep 1: SET bits
0: Keep 1: SET bits         4       INV36       GPI036_DINV       Bitwise SET operation of GPI036 inversion control 0: Keep 1: SET bits         3       INV35       GPI035_DINV       Bitwise SET operation of GPI035 inversion control 0: Keep 1: SET bits         2       INV34       GPI034_DINV       Bitwise SET operation of GPI034 inversion control 0: Keep 1: SET bits         1       INV33       GPI033_DINV       Bitwise SET operation of GPI033 inversion control 0: Keep 1: SET bits         0       INV32       GPI032_DINV       Bitwise SET operation of GPI032 inversion control 0: Keep 1: SET bits	5	INV37	GPIO37_DINV	Bitwise SET operation of GPIO37 inversion control
4       INV36       GPI036_DINV       Bitwise SET operation of GPI036 inversion control         0: Keep       1: SET bits         3       INV35       GPI035_DINV       Bitwise SET operation of GPI035 inversion control         0: Keep       1: SET bits         2       INV34       GPI034_DINV       Bitwise SET operation of GPI034 inversion control         0: Keep       1: SET bits         1       INV33       GPI033_DINV       Bitwise SET operation of GPI033 inversion control         0: Keep       1: SET bits         0       INV32       GPI032_DINV         Bitwise SET operation of GPI032 inversion control         0: Keep       1: SET bits				0: Keep 1: SET bits
0: Keep         1: SET bits         3       INV35       GPIO35_DINV       Bitwise SET operation of GPIO35 inversion control         0: Keep       1: SET bits         2       INV34       GPIO34_DINV       Bitwise SET operation of GPIO34 inversion control         0: Keep       1: SET bits         1       INV33       GPIO33_DINV       Bitwise SET operation of GPIO33 inversion control         0: Keep       1: SET bits         0       INV32       GPIO32_DINV         Bitwise SET operation of GPIO32 inversion control         0: Keep       1: SET bits	4	INV36	GPIO36_DINV	Bitwise SET operation of GPIO36 inversion control
3       INV35       GPIO35_DINV       Bitwise SET operation of GPIO35 inversion control         0: Keep       1: SET bits         2       INV34       GPIO34_DINV       Bitwise SET operation of GPIO34 inversion control         0: Keep       1: SET bits         1       INV33       GPIO33_DINV       Bitwise SET operation of GPIO33 inversion control         0: Keep       1: SET bits         0       INV32       GPIO32_DINV         Bitwise SET operation of GPIO32 inversion control         0: Keep       1: SET bits				0: Keep 1: SET bits
0: Keep         1: SET bits         2       INV34       GPIO34_DINV       Bitwise SET operation of GPIO34 inversion control         0: Keep       1: SET bits         1       INV33       GPIO33_DINV       Bitwise SET operation of GPIO33 inversion control         0: Keep       1: SET bits         0       INV32       GPIO32_DINV         Bitwise SET operation of GPIO32 inversion control         0: Keep         1: SET bits	3	INV35	GPIO35_DINV	Bitwise SET operation of GPIO35 inversion control
2       INV34       GPIO34_DINV       Bitwise SET operation of GPIO34 inversion control         0: Keep       0: Keep         1       INV33       GPIO33_DINV       Bitwise SET operation of GPIO33 inversion control         0: Keep       1: SET bits         0       INV32       GPIO32_DINV         Bitwise SET operation of GPIO32 inversion control         0: Keep				0: Keep 1: SET bits
0: Keep 1: SET bits 1 INV33 GPIO33_DINV Bitwise SET operation of GPIO33 inversion control 0: Keep 1: SET bits 0 INV32 GPIO32_DINV Bitwise SET operation of GPIO32 inversion control 0: Keep	2	INV34	GPIO34_DINV	Bitwise SET operation of GPIO34 inversion control
1       INV33       GPIO33_DINV       Bitwise SET operation of GPIO33 inversion control         0: Keep       0: Keep         1: SET bits       Bitwise SET operation of GPIO32 inversion control         0: Keep       0: Keep				0: Keep 1: SET bits
0: Keep 1: SET bits 0 INV32 GPIO32_DINV Bitwise SET operation of GPIO32 inversion control 0: Keep	1	INV33	GPIO33_DINV	Bitwise SET operation of GPIO33 inversion control
0 INV32 GPIO32_DINV Bitwise SET operation of GPIO32 inversion control				0: Keep 1: SET bits
II REEL	0	INV32	GPIO32_DINV	Bitwise SET operation of GPIO32 inversion control

© 2015 - 2017 MediaTek Inc.



**Bit(s) Mnemonic Name** 

### Description

1: SET bits

## A2020218 <u>GPIO_DINV1</u> GPIO Data Inversion Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																INV4 8
Туре																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INV4 7	INV4 6	INV45	INV4 4	INV4 3	INV4 2	INV41	INV4 0	INV3 9	INV3 8	INV37	INV3 6	INV35	INV3 4	INV3 3	INV3 2
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_DINV1

Bit(s)	Mnemonic	Name	Description
16	INV48	GPIO48_DINV	<b>Bitwise CLR operation of GPIO48 inversion control</b> 0: Keep 1: CLR bits
15	INV47	GPIO47_DINV	<b>Bitwise CLR operation of GPIO47 inversion control</b> 0: Keep 1: CLR bits
14	INV46	GPIO46_DINV	<b>Bitwise CLR operation of GPIO46 inversion control</b> 0: Keep 1: CLR bits
13	INV45	GPIO45_DINV	<b>Bitwise CLR operation of GPIO45 inversion control</b> 0: Keep 1: CLR bits
12	INV44	GPIO44_DINV	<b>Bitwise CLR operation of GPIO44 inversion control</b> 0: Keep 1: CLR bits
11	INV43	GPIO43_DINV	<b>Bitwise CLR operation of GPIO43 inversion control</b> 0: Keep 1: CLR bits
10	INV42	GPIO42_DINV	<b>Bitwise CLR operation of GPIO42 inversion control</b> 0: Keep 1: CLR bits
9	INV41	GPIO41_DINV	<b>Bitwise CLR operation of GPIO41 inversion control</b> 0: Keep 1: CLR bits
8	INV40	GPIO40_DINV	<b>Bitwise CLR operation of GPIO40 inversion control</b> 0: Keep 1: CLR bits
7	INV39	GPIO39_DINV	<b>Bitwise CLR operation of GPIO39 inversion control</b> 0: Keep 1: CLR bits
6	INV38	GPIO38_DINV	<b>Bitwise CLR operation of GPIO38 inversion control</b> 0: Keep 1: CLR bits
5	INV37	GPIO37_DINV	<b>Bitwise CLR operation of GPIO37 inversion control</b> 0: Keep 1: CLR bits





Bit(s)	Mnemonic	Name	Description
4	INV36	GPIO36_DINV	<b>Bitwise CLR operation of GPIO36 inversion control</b> 0: Keep 1: CLR bits
3	INV35	GPIO35_DINV	<b>Bitwise CLR operation of GPIO35 inversion control</b> 0: Keep 1: CLR bits
2	INV34	GPIO34_DINV	<b>Bitwise CLR operation of GPIO34 inversion control</b> 0: Keep 1: CLR bits
1	INV33	GPIO33_DINV	<b>Bitwise CLR operation of GPIO33 inversion control</b> 0: Keep 1: CLR bits
0	INV32	GPIO32_DINV	<b>Bitwise CLR operation of GPIO32 inversion control</b> 0: Keep 1: CLR bits

## A2020300 GPIO DOUTO GPIO Output Data Control

### 02020000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Namo	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPI01	GPI01	GPI01	GPIO
Name	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Туре	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nomo	GPIO	GPI01	GPI01	GPI01	GPI01	GPI01	GPIO	<b>GPIO</b>	CDIO1	GPIO						
Name	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GFIUI	0
Туре	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO output value

Rit(s)	Mnemonic	Name	Description
Dit(S)	GREAM		
31	GPIO31	GPI031_OUT	GPIO31 data output value 0: GPIO output LO 1: GPIO output HI
30	GPIO30	GPIO30_OUT	GPIO30 data output value
			0: GPIO output LO 1: GPIO output HI
29	GPIO29	GPIO29_OUT	GPIO29 data output value
			0: GPIO output LO 1: GPIO output HI
28	GPIO28	GPIO28_OUT	GPIO28 data output value
			0: GPIO output LO 1: GPIO output HI
27	GPIO27	GPIO27_OUT	GPIO27 data output value
			0: GPIO output LO 1: GPIO output HI
26	GPIO26	GPIO26_OUT	GPIO26 data output value
			0: GPIO output LO 1: GPIO output HI
25	GPIO25	GPIO25_OUT	GPIO25 data output value
			0: GPIO output LO 1: GPIO output HI
24	GPIO24	GPIO24_OUT	GPIO24 data output value
			0: GPIO output LO



### Description Bit(s) **Mnemonic** Name 1: GPIO output HI 23 GPIO23 GPIO23_OUT **GPIO23 data output value** 0: GPIO output LO 1: GPIO output HI 22 GPIO22 GPIO22_OUT **GPIO22 data output value** 0: GPIO output LO 1: GPIO output HI 21 GPIO21 GPIO21_OUT **GPIO21 data output value** 0: GPIO output LO 1: GPIO output HI 20 GPIO20 GPIO20_OUT **GPIO20** data output value 0: GPIO output LO 1: GPIO output HI 19 **GPI019** GPIO19_OUT **GPIO19 data output value** 0: GPIO output LO 1: GPIO output HI 18 **GPI018** GPIO18_OUT **GPIO18 data output value** 0: GPIO output LO 1: GPIO output HI 17 GPIO17 GPIO17_OUT **GPIO17 data output value** 0: GPIO output LO 1: GPIO output HI 16 **GPI016** GPIO16_OUT **GPIO16 data output value** 0: GPIO output LO 1: GPIO output HI 15 GPIO15 GPIO15_OUT **GPIO15 data output value** 0: GPIO output LO 1: GPIO output HI 14 GPI014 GPIO14_OUT **GPIO14 data output value** 0: GPIO output LO 1: GPIO output HI GPI013 13 GPIO13_OUT **GPIO13 data output value** 0: GPIO output LO 1: GPIO output HI 12 GPIO12 GPIO12_OUT **GPIO12 data output value** 0: GPIO output LO 1: GPIO output HI GPI011 11 GPIO11_OUT **GPIO11 data output value** 0: GPIO output LO 1: GPIO output HI GPI010 10 GPIO10_OUT **GPIO10 data output value** 0: GPIO output LO 1: GPIO output HI 9 GPI09 GPIO9_OUT **GPIO9 data output value** 0: GPIO output LO 1: GPIO output HI 8 GPI08 GPIO8_OUT **GPIO8 data output value** 0: GPIO output LO 1: GPIO output HI GPIO7 data output value 7 GPIO7 GPIO7_OUT 0: GPIO output LO 1: GPIO output HI 6 **GPIO6** GPIO6_OUT **GPIO6 data output value** 0: GPIO output LO

© 2015 - 2017 MediaTek Inc.

Page 449 of 580



Bit(s)	Mnemonic	Name	Description
			1: GPIO output HI
5	GPIO5	GPIO5_OUT	GPIO5 data output value
			0: GPIO output LO 1: GPIO output HI
4	GPIO4	GPIO4_OUT	GPIO4 data output value
			0: GPIO output LO 1: GPIO output HI
3	GPIO3	GPIO3_OUT	GPIO3 data output value
			0: GPIO output LO 1: GPIO output HI
2	GPIO2	GPIO2_OUT	GPIO2 data output value
			0: GPIO output LO 1: GPIO output HI
1	GPIO1	GPIO1_OUT	GPIO1 data output value
			0: GPIO output LO 1: GPIO output HI
0	GPIO0	GPIO0_OUT	GPIOO data output value
			0: GPIO output LO
			1: GPIO output HI

## A2020304 GPIO_DOUTO_GPIO Output Data Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPI01	GPI01	GPIO1	GPIO
	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Namo	GPIO	GPI01	GPI01	GPI01	GPI01	GPI01	GPIO	GPIO	CDIO1	GPIO						
Name	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GFIUI	0
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_DIR0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_OUT	<b>Bitwise SET operation of GPIO31 data output value</b> 0: Keep 1: SET bits
30	GP1030	GPIO30_OUT	<b>Bitwise SET operation of GPIO30 data output value</b> 0: Keep 1: SET bits
29	GPIO29	GPIO29_OUT	<b>Bitwise SET operation of GPIO29 data output value</b> 0: Keep 1: SET bits
28	GPIO28	GPIO28_OUT	<b>Bitwise SET operation of GPIO28 data output value</b> 0: Keep 1: SET bits
27	GPIO27	GPIO27_OUT	<b>Bitwise SET operation of GPIO27 data output value</b> 0: Keep 1: SET bits
26	GPIO26	GPIO26_OUT	<b>Bitwise SET operation of GPIO26 data output value</b> 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
25	GPIO25	GPIO25_OUT	Bitwise SET operation of GPIO25 data output value
			0: Keep 1: SET bits
24	GPIO24	GPIO24_OUT	<b>Bitwise SET operation of GPIO24 data output value</b> 0: Keep 1: SET bits
23	GPIO23	GPIO23_OUT	<b>Bitwise SET operation of GPIO23 data output value</b> 0: Keep 1: SET bits
22	GPIO22	GPIO22_OUT	<b>Bitwise SET operation of GPIO22 data output value</b> 0: Keep 1: SET bits
21	GPIO21	GPIO21_OUT	<b>Bitwise SET operation of GPIO21 data output value</b> 0: Keep 1: SET bits
20	GPIO20	GPIO20_OUT	Bitwise SET operation of GPIO20 data output value
			0: Keep 1: SET bits
19	GPIO19	GPIO19_OUT	<b>Bitwise SET operation of GPIO19 data output value</b> 0: Keep 1: SET bits
18	GPIO18	GPIO18_OUT	<b>Bitwise SET operation of GPIO18 data output value</b> 0: Keep 1: SET bits
17	GPIO17	GPIO17_OUT	1: SET bits <b>Bitwise SET operation of GPIO17 data output value</b> 0: Keep 1: SET bits
16	GPIO16	GPIO16_OUT	<b>Bitwise SET operation of GPIO16 data output value</b> 0: Keep 1: SET bits
15	GPIO15	GPIO15_OUT	<b>Bitwise SET operation of GPIO15 data output value</b> 0: Keep 1: SET bits
14	GPIO14	GPIO14_OUT	<b>Bitwise SET operation of GPIO14 data output value</b> 0: Keep 1: SET bits
13	GPIO13	GPIO13_OUT	<b>Bitwise SET operation of GPIO13 data output value</b> 0: Keep 1: SET bits
12	GPIO12	GPIO12_OUT	<b>Bitwise SET operation of GPIO12 data output value</b> 0: Keep 1: SET bits
11	GPIO11	GPIO11_OUT	<b>Bitwise SET operation of GPIO11 data output value</b> 0: Keep 1: SET bits
10	GPIO10	GPIO10_OUT	<b>Bitwise SET operation of GPIO10 data output value</b> 0: Keep 1: SET bits
9	GPIO9	GPIO9_OUT	<b>Bitwise SET operation of GPIO9 data output value</b> 0: Keep 1: SET bits
8	GPIO8	GPIO8_OUT	<b>Bitwise SET operation of GPIO8 data output value</b> 0: Keep 1: SET bits





Bit(s)	Mnemonic	Name	Description
7	GPIO7	GPIO7_OUT	<b>Bitwise SET operation of GPIO7 data output value</b> 0: Keep 1: SET bits
6	GPIO6	GPIO6_OUT	<b>Bitwise SET operation of GPIO6 data output value</b> 0: Keep 1: SET bits
5	GPIO5	GPIO5_OUT	<b>Bitwise SET operation of GPIO5 data output value</b> 0: Keep 1: SET bits
4	GPIO4	GPIO4_OUT	<b>Bitwise SET operation of GPIO4 data output value</b> 0: Keep 1: SET bits
3	GPIO3	GPIO3_OUT	<b>Bitwise SET operation of GPIO3 data output value</b> 0: Keep 1: SET bits
2	GPIO2	GPIO2_OUT	<b>Bitwise SET operation of GPIO2 data output value</b> 0: Keep 1: SET bits
1	GPIO1	GPIO1_OUT	<b>Bitwise SET operation of GPIO1 data output value</b> 0: Keep 1: SET bits
0	GPIO0	GPIO0_OUT	<b>Bitwise SET operation of GPIOO data output value</b> 0: Keep 1: SET bits

# A2020308 <u>GPIO_DOUTO</u>GPIO Output Data Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPIO1	GPIO 0
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_DIR0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_OUT	<b>Bitwise CLR operation of GPIO31 data output value</b> 0: Keep 1: CLR bits
30	GPIO30	GPIO30_OUT	<b>Bitwise CLR operation of GPIO30 data output value</b> 0: Keep 1: CLR bits
29	GPIO29	GPIO29_OUT	<b>Bitwise CLR operation of GPIO29 data output value</b> 0: Keep 1: CLR bits
28	GPIO28	GPIO28_OUT	<b>Bitwise CLR operation of GPIO28 data output value</b> 0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
27	GPIO27	GPIO27_OUT	Bitwise CLR operation of GPIO27 data output value
			0: Keep 1: CLR bits
26	GPIO26	GPIO26_OUT	<b>Bitwise CLR operation of GPIO26 data output value</b> 0: Keep
			1: CLR bits
25	GPIO25	GPIO25_OUT	<b>Bitwise CLR operation of GPIO25 data output value</b> 0: Keep 1: CLR bits
24	GPIO24	GPIO24_OUT	<b>Bitwise CLR operation of GPIO24 data output value</b> 0: Keep 1: CLR bits
23	GPIO23	GPIO23_OUT	Bitwise CLR operation of GPIO23 data output value 0: Keep 1: CLR bits
22	GPIO22	GPIO22_OUT	Bitwise CLR operation of GPIO22 data output value
			0: Keep 1: CLR bits
21	GPIO21	GPIO21_OUT	<b>Bitwise CLR operation of GPIO21 data output value</b> 0: Keep 1: CLR bits
20	GPIO20	GPIO20_OUT	<b>Bitwise CLR operation of GPIO20 data output value</b> 0: Keep 1: CLR bits
19	GPIO19	GPIO19_OUT	<b>Bitwise CLR operation of GPIO19 data output value</b> 0: Keep 1: CLR bits
18	GPIO18	GPIO18_OUT	Bitwise CLR operation of GPIO18 data output value 0: Keep 1: CLR bits
17	GPIO17	GPIO17_OUT	Bitwise CLR operation of GPIO17 data output value 0: Keep 1: CLR bits
16	GPIO16	GPIO16_OUT	Bitwise CLR operation of GPIO16 data output value 0: Keep 1: CLR bits
15	GPIO15	GPIO15_OUT	Bitwise CLR operation of GPIO15 data output value 0: Keep 1: CLR bits
14	GPIO14	GPIO14_OUT	<b>Bitwise CLR operation of GPIO14 data output value</b> 0: Keep 1: CLR bits
13	GPIO13	GPIO13_OUT	<b>Bitwise CLR operation of GPIO13 data output value</b> 0: Keep 1: CLR bits
12	GPIO12	GPIO12_OUT	<b>Bitwise CLR operation of GPIO12 data output value</b> 0: Keep 1: CLR bits
11	GPIO11	GPIO11_OUT	<b>Bitwise CLR operation of GPIO11 data output value</b> 0: Keep 1: CLR bits
10	GPI010	GPIO10_OUT	<b>Bitwise CLR operation of GPIO10 data output value</b> 0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
9	GPIO9	GPIO9_OUT	<b>Bitwise CLR operation of GPIO9 data output value</b> 0: Keep 1: CLR bits
8	GPIO8	GPIO8_OUT	<b>Bitwise CLR operation of GPIO8 data output value</b> 0: Keep 1: CLR bits
7	GPIO7	GPIO7_OUT	<b>Bitwise CLR operation of GPIO7 data output value</b> 0: Keep 1: CLR bits
6	GPIO6	GPIO6_OUT	<b>Bitwise CLR operation of GPIO6 data output value</b> 0: Keep 1: CLR bits
5	GPIO5	GPIO5_OUT	<b>Bitwise CLR operation of GPIO5 data output value</b> 0: Keep 1: CLR bits
4	GPIO4	GPIO4_OUT	<b>Bitwise CLR operation of GPIO4 data output value</b> 0: Keep 1: CLR bits
3	GPIO3	GPIO3_OUT	<b>Bitwise CLR operation of GPIO3 data output value</b> 0: Keep 1: CLR bits
2	GPIO2	GPIO2_OUT	<b>Bitwise CLR operation of GPIO2 data output value</b> 0: Keep 1: CLR bits
1	GPIO1	GPIO1_OUT	<b>Bitwise CLR operation of GPIO1 data output value</b> 0: Keep 1: CLR bits
0	GPIO0	GPIO0_OUT	<b>Bitwise CLR operation of GPIOO data output value</b> 0: Keep 1: CLR bits

### A2020310 GPIO_DOUT1 GPIO Output Data Control

0000080

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO
1 vuine																48
Туре																RW
Reset																0
Bit	11		1.0	1.0			-									
DIC	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nama	15 GPIO	14 GPIO	13 GPIO	12 GPIO	11 GPIO	10 GPIO	9 GPIO	8 GPIO	7 GPIO	6 GPIO	5 GPIO	4 GPIO	3 GPIO	2 GPIO	1 GPIO	0 GPIO
Name	15 GPIO 47	14 GPIO 46	13 GPIO 45	12 GPIO 44	11 GPIO 43	10 GPIO 42	9 GPIO 41	8 GPIO 40	7 GPIO 39	6 GPIO 38	5 GPIO 37	4 GPIO 36	3 GPIO 35	2 GPIO 34	1 GPIO 33	0 GPIO 32
Name Type	15 GPIO 47 RW	14 GPIO 46 RW	13 GPIO 45 RW	12 GPIO 44 RW	11 GPIO 43 RW	10 GPIO 42 RW	9 GPIO 41 RW	8 GPIO 40 RW	7 GPIO 39 RW	6 GPIO 38 RW	5 GPIO 37 RW	4 GPIO 36 RW	3 GPIO 35 RW	2 GPIO 34 RW	1 GPIO 33 RW	0 GPIO 32 RW

**Overview** Configures GPIO output value

_			
Bit(s)	Mnemonic	Name	Description
6	GPIO48	GPIO48_OUT	<b>GPIO48 data output value</b> 0: GPIO output LO 1: GPIO output HI
15	GPIO47	GPIO47_OUT	<b>GPIO47 data output value</b> 0: GPIO output LO 1: GPIO output HI
14	GPIO46	GPIO46_OUT	<b>GPIO46 data output value</b> 0: GPIO output LO

© 2015 - 2017 MediaTek Inc.

Page 454 of 580



1: CPI0 output HI         13       CPI045       CPI045_OUT       CPI045 data output value 0: CPI0 output HI         12       CPI044       CPI044_OUT       CPI044 data output value 0: CPI0 output HI         11       CPI043       CPI043_OUT       CPI043 data output value 0: CPI0 output HI         11       CPI043       CPI043_OUT       CPI043 data output value 0: CPI0 output HI         11       CPI042       CPI042_OUT       CPI042 data output value 0: CPI0 output HI         10       CPI042       CPI042_OUT       CPI042 data output value 0: CPI0 output HI         10       CPI041       CPI041_OUT       CPI042 data output value 0: CPI0 output HI         9       CPI041       CPI040_OUT       CPI040 data output value 0: CPI0 output HI         9       CPI039       CPI039_OUT       CPI039 data output value 0: CPI0 output HI         7       GPI039       CPI038_OUT       CPI038 data output value 0: CPI0 output L0 1: CPI0 output HI         6       GPI037       CPI038_OUT       CPI038 data output value 0: CPI0 output HI         5       GPI036       CPI037_OUT       CPI037 data output value 0: CPI0 output L0 1: CPI0 output HI         4       CPI036       CPI035_OUT       CPI036 data output value 0: CPI0 output L0 1: CPI0 output L0	Bit(s)	Mnemonic	Name	Description
13       GPI045       GPI045_OUT       GPI045 data output Value 0: GPI0 output L0 1: GPI0 output H1         12       GPI044       GPI044_OUT       GPI044 data output value 0: GPI0 output H1         11       GPI043       GPI043_OUT       GPI043 data output value 0: GPI0 output H1         10       GPI042       GPI042_OUT       GPI042 data output value 0: GPI0 output H1         10       GPI042       GPI042_OUT       GPI042 data output value 0: GPI0 output H1         9       GPI041       GPI040_OUT       GPI041 data output value 0: GPI0 output H1         9       GPI040       GPI040_OUT       GPI040 data output value 0: GPI0 output H1         8       GPI040       GPI039_OUT       GPI039 data output value 0: GPI0 output H1         7       GPI038       GPI039_OUT       GPI039 data output value 0: GPI0 output H1         6       GPI038       GPI038_OUT       GPI038 data output value 0: GPI0 output H1         5       GPI037       GPI037_OUT       GPI037 data output value 0: GPI0 output H1         4       GPI036       GPI035_OUT       GPI036 data output value 0: GPI0 output H1         3       GPI035       GPI035_OUT       GPI035 data output value 0: GPI0 output H1         2       GPI034       GPI034_OUT       GPI035 data output value 0: GPI0 output H1         2 <th></th> <th></th> <th></th> <th>1: GPIO output HI</th>				1: GPIO output HI
12       GPI044       GPI044_OUT       GPI044 data output value 0: GPI0 output L0 1: GPI0 output L0 1: GPI0 output HI         11       GPI043       GPI043_OUT       GPI043 data output value 0: GPI0 output I0 1: GPI0 output I0 1: GPI0 output HI         10       GPI042       GPI042_OUT       GPI042 data output value 0: GPI0 output HI         9       GPI041       GPI041_OUT       GPI041 data output value 0: GPI0 output HI         9       GPI041       GPI040_OUT       GPI041 data output value 0: GPI0 output L0 1: GPI0 output L0 1: GPI0 output L0 1: GPI0 output L0 1: GPI0 output HI         7       GPI039       GPI039_OUT       GPI039 data output value 0: GPI0 output HI         7       GPI038       GPI038_OUT       GPI038 data output value 0: GPI0 output HI         7       GPI038       GPI038_OUT       GPI038 data output value 0: GPI0 output HI         7       GPI038       GPI037_OUT       GPI038 data output value 0: GPI0 output HI         6       GPI036       GPI037_OUT       GPI036 data output value 0: GPI0 output HI         7       GPI035       GPI035_OUT       GPI036 data output value 0: GPI0 output HI         8       GPI035       GPI035_OUT       GPI036 data output value 0: GPI0 output HI         9       GPI034       GPI035_OUT       GPI035 data output value 0: GPI0 output HI         1       GPI03	13	GPIO45	GPIO45_OUT	GPIO45 data output value
12       GPI044       GPI044_OUT       GPI044 data output value 0: GPI0 output L0 1: GPI0 output L0 1: GPI003 data output value 0: GPI043         11       GPI043       GPI043_OUT       GPI043 data output value 0: GPI0 output L0 1: GPI0 output L0 1: GPI0 output HI         10       GPI042       GPI042_OUT       GPI042 data output value 0: GPI0 output HI         10       GPI041       GPI042_OUT       GPI042 data output value 0: GPI0 output HI         9       GPI041       GPI040_OUT       GPI041 data output value 0: GPI0 output HI         8       GPI040       GPI040_OUT       GPI040 data output value 0: GPI0 output HI         7       GPI039       GPI039_OUT       GPI038 data output value 0: GPI0 output HI         7       GPI038       GPI038_OUT       GPI038 data output value 0: GPI0 output HI         6       GPI038       GPI037_OUT       GPI038 data output value 0: GPI0 output HI         7       GPI036       GPI037_OUT       GPI036 data output value 0: GPI0 output HI         8       GPI036       GPI035_OUT       GPI036 data output value 0: GPI0 output HI         9       GPI035       GPI035_OUT       GPI036 data output value 0: GPI0 output HI         1       GPI034       GPI034_OUT       GPI036 data output value 0: GPI0 output HI         2       GPI034       GPI033_OUT       GPI033 d				0: GPIO output LO
12       CPI044       CPI044_0011       CPI044 atta to utput LO         11       GPI043       GPI043_OUT       GPI043 data output LO         11: GPI0 output HI       CPI043       GPI042_OUT       GPI042 data output value         0: GPI042       GPI042_OUT       GPI042 data output value       0: GPI0 output HI         10       GPI042       GPI042_OUT       GPI042 data output value       0: GPI0 output LO         11       GPI041       GPI042_OUT       GPI042 data output value       0: GPI0 output LO         11       GPI042       GPI041_OUT       GPI041 data output value       0: GPI0 output LO         12       GPI041       GPI040_OUT       GPI040 data output value       0: GPI0 output HI         11       GPI039       GPI039_OUT       GPI039 data output value       0: GPI0 output LO         11       GPI038       GPI038_OUT       GPI038 data output value       0: GPI0 output LO         12       GPI036       GPI037_OUT       GPI037 data output value       0: GPI0 output LO         12       GPI036       GPI035_OUT       GPI036 data output value       0: GPI0 output LO         12       GPI036       GPI035_OUT       GPI036 data output value       0: GPI0 output LO         12       GPI036       GPI035_OUT	10	CDIO		
11       GPIO43       GPIO43_OUT       GPIO43 data output value 0: GPIO output LO 1: GPIO output HI         10       GPIO42       GPIO42_OUT       GPIO42 data output value 0: GPIO output HI         10       GPIO42       GPIO42_OUT       GPIO42 data output value 0: GPIO output LO 1: GPIO output LO 1: GPIO output HI         9       GPIO41       GPIO40_OUT       GPIO41 data output value 0: GPIO output LO 1: GPIO output HI         8       GPIO40       GPIO40_OUT       GPIO40 data output value 0: GPIO output HI         7       GPIO39       GPIO39_OUT       GPIO39 data output value 0: GPIO output HI         7       GPIO38       GPIO38_OUT       GPIO38 data output value 0: GPIO output HI         6       GPIO38       GPIO38_OUT       GPIO38 data output value 0: GPIO output HI         7       GPIO36       GPIO37_OUT       GPIO37 data output value 0: GPIO output HI         8       GPIO36       GPIO36_OUT       GPIO36 data output value 0: GPIO output HI         9       GPIO35       GPIO35_OUT       GPIO36 data output value 0: GPIO output HI         1       GPIO34       GPIO34_OUT       GPIO34 data output value 0: GPIO output HI         1       GPIO33       GPIO34_OUT       GPIO34 data output value 0: GPIO output HI         1       GPIO33       GPIO33_OUT       GPIO34 data output value 0: G	12	GP1044	GP1044_001	GP1044 data output value
11GPI043GPI043_OUTGPI043 data output value 0: GPI0 output L0 1: GPI0 output HI10GPI042GPI042_OUTGPI042 data output value 0: GPI0 output L0 1: GPI0 output L0 1: GPI0 output HI9GPI041GPI041_OUTGPI041 data output value 0: GPI0 output L0 1: GPI0 output HI8GPI040GPI040_OUTGPI040 data output value 0: GPI0 output HI7GPI039GPI039_OUTGPI039 data output value 0: GPI0 output HI6GPI038GPI038_OUTGPI038 data output value 0: GPI0 output HI5GPI037GPI038_OUTGPI037 data output value 0: GPI0 output HI4GPI036GPI036_OUTGPI036 data output value 0: GPI0 output L0 1: GPI0 output HI3GPI035GPI035_OUTGPI036 data output value 0: GPI0 output L0 1: GPI0 output HI4GPI036GPI035_OUTGPI035 data output value 0: GPI0 output L0 1: GPI0 output L0 1: GPI0 output L0 1: GPI0 output HI3GPI035GPI035_OUTGPI036 data output value 0: GPI0 output HI4GPI036GPI034_OUTGPI035 data output value 0: GPI0 output HI2GPI034GPI034_OUTGPI034 data output value 0: GPI0 output HI1GPI033GPI034_OUTGPI033 data output value 0: GPI0 output L0 1: GPI0 output HI1GPI033_OUTGPI033 data output value 0: GPI0 output L0 1: GPI0 output HI1GPI033_OUTGPI033 data output value 0: GPI0 output L0 1: GPI0 output HI1GPI033_OUTGPI033 data output value 0: GPI0				1: GPIO output HI
<ul> <li>GPIO42</li> <li>GPIO42_OUT</li> <li>GPIO42_OUT</li> <li>GPIO42_OUT</li> <li>GPIO42_OUT</li> <li>GPIO41</li> <li>GPIO41_OUT</li> <li>GPIO41 data output value O: GPIO output LO 1: GPIO output HI</li> <li>GPIO40_OUT</li> <li>GPIO40 data output value O: GPIO output LO 1: GPIO output HI</li> <li>GPIO37</li> <li>GPIO36_OUT</li> <li>GPIO36 data output value O: GPIO output LO 1: GPIO output LO</li></ul>	11	GPIO43	GPIO43_OUT	GPIO43 data output value
10GPI042GPI042_OUTGPI042 data output value 0: GPI0 output L0 1: GPI0 output H19GPI041GPI041_OUTGPI041 data output value 0: GPI0 output L0 1: GPI0 output H18GPI040GPI040_OUTGPI040 data output value 0: GPI0 output H17GPI039GPI039_OUTGPI039 data output value 0: GPI0 output H17GPI038GPI038_OUTGPI038 data output value 0: GPI0 output H16GPI038GPI038_OUTGPI038 data output value 0: GPI0 output L0 1: GPI0 output H15GPI037GPI037_OUTGPI037 data output value 0: GPI0 output H14GPI036GPI036_OUTGPI036 data output value 0: GPI0 output H13GPI035GPI035_OUTGPI035 data output value 0: GPI0 output H12GPI034GPI034_OUTGPI035 data output value 0: GPI0 output H11GPI033GPI033_OUTGPI033 data output value 0: GPI0 output H11GPI034GPI034_OUTGPI035 data output value 0: GPI0 output H11GPI033GPI034_OUTGPI033 data output value 0: GPI0 output H0 1: GPI0 output H1				0: GPIO output LO 1: GPIO output HI
<ul> <li>GPIO 41 CONTROL C</li></ul>	10	GPIO42	GPIO42_OUT	GPIO42 data output value
9GPI041GPI041_OUTGPI041 data output value 0: GPI0 output LO 1: GPI0 output HI8GPI040GPI040_OUTGPI040 data output value 0: GPI0 output LO 1: GPI0 output HI7GPI039GPI039_OUTGPI039 data output value 0: GPI0 output LO 1: GPI0 output HI6GPI038GPI038_OUTGPI038 data output value 0: GPI0 output HI5GPI037GPI038_OUTGPI037 data output value 0: GPI0 output HI5GPI036GPI037_OUTGPI037 data output value 0: GPI0 output HI4GPI036GPI036_OUTGPI036 data output value 0: GPI0 output HI3GPI035GPI035_OUTGPI035 data output value 0: GPI0 output HI2GPI034GPI034_OUTGPI034 data output value 0: GPI0 output HI1GPI033GPI033_OUTGPI033 data output value 0: GPI0 output HI2GPI033GPI034_OUTGPI033 data output value 0: GPI0 output HI1GPI033GPI033_OUTGPI033 data output value 0: GPI0 output HI				0: GPIO output LO 1: GPIO output HI
<ul> <li>GPIO output LO         <ul> <li>GPIO40</li> <li>GPIO40_OUT</li> <li>GPIO40 data output value</li> <li>GPIO output HI</li> </ul> </li> <li>GPIO39</li> <li>GPIO39_OUT</li> <li>GPIO39 data output value</li> <li>GPIO output LO             <ul> <li>GPIO39</li> <li>GPIO39_OUT</li> <li>GPIO39 data output value</li> <li>GPIO output LO                 <ul> <li>GPIO39</li> <li>GPIO39_OUT</li> <li>GPIO39 data output value</li> <li>GPIO39</li> <li>GPIO38 data output value</li> <li>GPIO38</li> <li>GPIO38_OUT</li> <li>GPIO38 data output value</li> <li>GPIO output HI</li> <li>GPIO37</li> <li>GPIO37_OUT</li> <li>GPIO37 data output value</li> <li>GPIO output LO</li></ul></li></ul></li></ul>	9	GPIO41	GPIO41_OUT	GPIO41 data output value
8       GPI040       GPI040_OUT       GPI040 data output value 0: GPI0 output L0 1: GPI0 output HI         7       GPI039       GPI039_OUT       GPI039 data output value 0: GPI0 output HI         6       GPI038       GPI038_OUT       GPI038 data output value 0: GPI0 output HI         6       GPI038       GPI038_OUT       GPI038 data output value 0: GPI0 output HI         5       GPI037       GPI037_OUT       GPI036 data output value 0: GPI0 output HI         4       GPI036       GPI036_OUT       GPI036 data output value 0: GPI0 output HI         3       GPI035       GPI035_OUT       GPI036 data output value 0: GPI0 output HI         3       GPI036       GPI035_OUT       GPI036 data output value 0: GPI0 output HI         2       GPI034       GPI034_OUT       GPI034 data output value 0: GPI0 output HI         1       GPI033       GPI033_OUT       GPI033 data output value 0: GPI0 output HI				0: GPIO output LO
8       GPI040       GPI040_OUT       GPI040 data output value O: GPIO output LO 1: GPIO output HI         7       GPI039       GPI039_OUT       GPI039 data output value O: GPIO output LO 1: GPIO output LO 1: GPIO output HI         6       GPI038       GPI038_OUT       GPI038 data output value O: GPIO output LO 1: GPIO output HI         5       GPI037       GPI037_OUT       GPI037 data output value O: GPIO output LO 1: GPIO output HI         4       GPI036       GPI036_OUT       GPI036 data output value O: GPIO output LO 1: GPIO output LO 1: GPIO output LO 1: GPIO output HI         3       GPI035       GPI035_OUT       GPI035 data output value O: GPIO output LO 1: GPIO output HI         2       GPI034       GPI034_OUT       GPI034 data output value O: GPIO output HI         1       GPI033       GPI033_OUT       GPI033 data output value O: GPIO output LO 1: GPIO output HI		~~~~	<b>ADIA</b> (A. A. <b>M</b>	1: GPIO output HI
<ul> <li>GPIO 30 GPIO 39 GPIO39_OUT</li> <li>GPIO39 data output value O: GPIO output LO 1: GPIO output LO 1: GPIO output HI</li> <li>GPIO38 GPIO38 CPIO38_OUT</li> <li>GPIO38 data output value O: GPIO output LO 1: GPIO output HI</li> <li>GPIO37 GPIO37_OUT</li> <li>GPIO37 data output value O: GPIO output HI</li> <li>GPIO36 GPIO36_OUT</li> <li>GPIO36 data output value O: GPIO output HI</li> <li>GPIO35 GPIO35_OUT</li> <li>GPIO35 data output value O: GPIO output HI</li> <li>GPIO35 GPIO35_OUT</li> <li>GPIO35 data output value O: GPIO output HI</li> <li>GPIO35 GPIO35_OUT</li> <li>GPIO35 data output value O: GPIO output LO 1: GPIO output HI</li> <li>GPIO34 GPIO34_OUT</li> <li>GPIO34 data output value O: GPIO output HI</li> <li>GPIO33 GPIO33_OUT</li> <li>GPIO33 data output value O: GPIO output HI</li> <li>GPIO33 GPIO33_OUT</li> <li>GPIO33 data output value O: GPIO output HI</li> </ul>	8	GP1040	GPIO40_OUT	GPI040 data output value
7       GPI039       GPI039_OUT       GPI039 data output value 0: GPI0 output LO 1: GPI0 output HI         6       GPI038       GPI038_OUT       GPI038 data output value 0: GPI0 output LO 1: GPI0 output HI         5       GPI037       GPI037_OUT       GPI037 data output value 0: GPI0 output LO 1: GPI0 output HI         4       GPI036       GPI036_OUT       GPI036 data output value 0: GPI0 output HI         3       GPI035       GPI035_OUT       GPI035 data output value 0: GPI0 output HI         2       GPI034       GPI034_OUT       GPI034 data output value 0: GPI0 output HI         1       GPI033       GPI033_OUT       GPI033 data output value 0: GPI0 output HI				1: GPIO output HI
<ul> <li>6 GPIO38 GPIO38_OUT</li> <li>6 GPIO38 GPIO38_OUT</li> <li>6 GPIO38 data output value 0: GPIO output LO 1: GPIO output LO 1: GPIO output HI</li> <li>5 GPIO37 GPIO37_OUT</li> <li>7 GPIO37 data output value 0: GPIO output LO 1: GPIO output LO 1: GPIO output HI</li> <li>4 GPIO36 GPIO36_OUT</li> <li>8 GPIO35 GPIO35_OUT</li> <li>9 GPIO35 data output value 0: GPIO output LO 1: GPIO output LO 1: GPIO output HI</li> <li>3 GPIO35 GPIO35_OUT</li> <li>9 GPIO35 data output value 0: GPIO output LO 1: GPIO output HI</li> <li>2 GPIO34 GPIO34_OUT</li> <li>9 GPIO34 data output value 0: GPIO output HI</li> <li>1 GPIO33 GPIO33_OUT</li> <li>9 GPIO33 data output value 0: GPIO output LO 1: GPIO output HI</li> </ul>	7	GPIO39	GPIO39_OUT	GPIO39 data output value
6       GPI038       GPI038_OUT       GPI038 data output value 0: GPI0 output LO 1: GPI0 output HI         5       GPI037       GPI037_OUT       GPI037 data output value 0: GPI0 output LO 1: GPI0 output HI         4       GPI036       GPI036_OUT       GPI036 data output value 0: GPI0 output HI         3       GPI035       GPI035_OUT       GPI035 data output value 0: GPI0 output HI         2       GPI034       GPI034_OUT       GPI034 data output value 0: GPI0 output LO 1: GPI0 output HI         1       GPI033       GPI033_OUT       GPI033 data output value 0: GPI0 output HI				0: GPIO output LO 1: GPIO output HI
<ul> <li>GPIO output LO 1: GPIO output HI</li> <li>GPIO37 GPIO37_OUT</li> <li>GPIO37 data output value 0: GPIO output LO 1: GPIO output HI</li> <li>GPIO36 GPIO36_OUT</li> <li>GPIO36 data output value 0: GPIO output LO 1: GPIO output HI</li> <li>GPIO35 GPIO35_OUT</li> <li>GPIO35 data output value 0: GPIO output LO 1: GPIO output HI</li> <li>GPIO34 GPIO34_OUT</li> <li>GPIO34 data output value 0: GPIO output HI</li> <li>GPIO33 GPIO33_OUT</li> <li>GPIO33 data output value 0: GPIO output HI</li> </ul>	6	GPIO38	GPIO38_OUT	GPIO38 data output value
5       GPI037       GPI037_OUT       GPI037 data output value 0: GPIO output LO 1: GPIO output HI         4       GPI036       GPI036_OUT       GPI036 data output value 0: GPIO output LO 1: GPIO output HI         3       GPI035       GPI035_OUT       GPI035 data output value 0: GPIO output HI         2       GPI034       GPI034_OUT       GPI034 data output value 0: GPIO output HI         1       GPI033       GPI033_OUT       GPI033 data output value 0: GPIO output HI				0: GPIO output LO 1: GPIO output HI
<ul> <li>GPIO output LO 1: GPIO output HI</li> <li>GPIO36 GPIO36_OUT</li> <li>GPIO36 data output value 0: GPIO output LO 1: GPIO output HI</li> <li>GPIO35 GPIO35_OUT</li> <li>GPIO35 data output value 0: GPIO output LO 1: GPIO output HI</li> <li>GPIO34 GPIO34_OUT</li> <li>GPIO34 data output value 0: GPIO output LO 1: GPIO output HI</li> <li>GPIO33 GPIO33_OUT</li> <li>GPIO33 data output value 0: GPIO output HI</li> </ul>	5	GPIO37	GPIO37_OUT	GPIO37 data output value
4       GPIO36       GPIO36_OUT       GPIO36 data output value         0: GPIO output LO       1: GPIO output HI         3       GPIO35       GPIO35_OUT       GPIO35 data output value         0: GPIO output LO       1: GPIO output LO       1: GPIO output HI         2       GPIO34       GPIO34_OUT       GPIO34 data output value         0: GPIO output LO       1: GPIO output LO       1: GPIO output HI         1       GPIO33       GPIO33_OUT       GPIO33 data output value         0: GPIO output HI       0: GPIO output HI       0: GPIO output HI				0: GPIO output LO 1: GPIO output HI
<ul> <li>GPIO35 GPIO35_OUT</li> <li>GPIO35 GPIO35_OUT</li> <li>GPIO35 data output value 0: GPIO output LO 1: GPIO output LO 1: GPIO output HI</li> <li>GPIO34 GPIO34_OUT</li> <li>GPIO34 data output value 0: GPIO output LO 1: GPIO output HI</li> <li>GPIO33 GPIO33_OUT</li> <li>GPIO33 data output value 0: GPIO output LO 1: GPIO output HI</li> </ul>	4	GPIO36	GPIO36 OUT	GPIO36 data output value
1: GPIO output HI         3       GPIO35       GPIO35_OUT       GPIO35 data output value 0: GPIO output LO 1: GPIO output HI         2       GPIO34       GPIO34_OUT       GPIO34 data output value 0: GPIO output LO 1: GPIO output HI         1       GPIO33       GPIO33_OUT       GPIO33 data output value 0: GPIO output LO 1: GPIO output LO 1: GPIO output HI	-	411000		0: GPIO output LO
3       GPI035       GPI035_OUT       GPI035 data output value         0: GPI0 output LO       1: GPIO output HI         2       GPI034       GPI034_OUT       GPI034 data output value         0: GPIO output LO       1: GPIO output LO       1: GPIO output HI         1       GPI033       GPI033_OUT       GPI033 data output value         0: GPIO output HI       0: GPIO output HI         1       GPI033       GPIO33_OUT				1: GPIO output HI
0: GPIO output LO         1: GPIO output HI         2       GPIO34         GPIO34_OUT       GPIO34 data output value         0: GPIO output LO         1: GPIO33       GPIO33_OUT         GPIO33 data output value         0: GPIO output LO         1: GPIO output HI         1       GPIO33_OUT         GPIO30 data output value         0: GPIO output LO         1: GPIO output HI	3	GPIO35	GPIO35_OUT	GPIO35 data output value
2 GPIO34 GPIO34_OUT GPIO34 data output value 0: GPIO output LO 1: GPIO output HI 1 GPIO33 GPIO33_OUT GPIO33 data output value 0: GPIO output LO 1: GPIO output LO 1: GPIO output HI				0: GPIO output LO
2 GPI034 GPI034_001 GPI034 data output value 0: GPI0 output LO 1: GPI0 output HI 1 GPI033 GPI033_0UT GPI033 data output value 0: GPI0 output LO 1: GPI0 output HI	0	CDIOAA		
1: GPIO output LO 1: GPIO output HI 1 GPIO33 GPIO33_OUT GPIO33 data output value 0: GPIO output LO 1: GPIO output HI	Z	GP1034	GP1034_001	GPIO34 data output value
1 GPIO33 GPIO33_OUT GPIO33 data output value 0: GPIO output LO 1: GPIO output HI				1: GPIO output HI
0: GPIO output LO 1: GPIO output HI	1	GPIO33	GPIO33_OUT	GPIO33 data output value
1: GP1O output H1				0: GPIO output LO
	~	<b>ODIO</b> 22		I: GPIO output HI
U GPIU3Z GPIU3Z_UUT GPIU3Z data output value	0	GP1032	GP1032_001	GPIU32 data output value
1: GPIO output HI				1: GPIO output HI

### GPIO_DOUT1_ GPIO Output Data Control A2020314 <u>SET</u> Bit GPIO Name Type WO Reset Bit GPIO GPIO GPIO Name

© 2015 - 2017 MediaTek Inc.

Page 455 of 580



### MT2533D Reference Manual

Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### **Overview** For bitwise access of GPIO_DIR1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48 OUT	Bitwise SET operation of GPIO48 data output value
			0: Keep 1: SET bits
15	GPIO47	GPIO47_OUT	Bitwise SET operation of GPIO47 data output value
			0: Keep 1: SET bits
14	GPIO46	GPIO46_OUT	Bitwise SET operation of GPIO46 data output value
			0: Keep 1: SET bits
13	GPIO45	GPIO45_OUT	<b>Bitwise SET operation of GPIO45 data output value</b> 0: Keep 1: SET bits
12	GPIO44	GPIO44_OUT	<b>Bitwise SET operation of GPIO44 data output value</b> 0: Keep 1: SET bits
11	GPIO43	GPIO43_OUT	<b>Bitwise SET operation of GPIO43 data output value</b> 0: Keep 1: SET bits
10	GPIO42	GPIO42_OUT	<b>Bitwise SET operation of GPIO42 data output value</b> 0: Keep 1: SET bits
9	GPIO41	GPIO41_OUT	Bitwise SET operation of GPIO41 data output value
			0: Keep 1: SET bits
8	GPIO40	GPIO40_OUT	Bitwise SET operation of GPIO40 data output value
			0: Keep 1: SET bits
7	GPIO39	GPIO39_OUT	Bitwise SET operation of GPIO39 data output value
			0: Keep 1: SET bits
6	GPIO38	GPIO38_OUT	Bitwise SET operation of GPIO38 data output value
			1: SET bits
5	GPIO37	GPIO37_OUT	Bitwise SET operation of GPIO37 data output value
			0: Keep 1: SET bits
4	GPIO36	GPIO36_OUT	Bitwise SET operation of GPIO36 data output value
			0: Keep 1: SET bits
3	GPIO35	GPIO35_OUT	Bitwise SET operation of GPIO35 data output value
			U: Keep 1: SET bits
2	GPIO34	GPIO34_OUT	Bitwise SET operation of GPIO34 data output value
	<b>A---</b> -	<b>21111111111111</b>	1: SET bits
1	GPIO33	GPIO33_OUT	Bitwise SET operation of GP1033 data output value
			1: SET bits
0	GPIO32	GPIO32_OUT	Bitwise SET operation of GPIO32 data output value

© 2015 - 2017 MediaTek Inc.

Page 456 of 580



Bit(s) Mnemonic Name	Description
	0: Keep 1: SET bits

# A2020318 <u>GPIO_DOUT1_</u> GPIO Output Data Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO
Туре																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nama	GPIO															
Ivame	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_DIR1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_OUT	Bitwise CLR operation of GPIO48 data output value
			0: Keep 1: CLR bits
15	GPIO47	GPIO47_OUT	Bitwise CLR operation of GPIO47 data output value
			0: Keep 1: CLR bits
14	GPIO46	GPIO46_OUT	Bitwise CLR operation of GPIO46 data output value
			0: Keep 1: CLR bits
13	GPIO45	GPIO45_OUT	Bitwise CLR operation of GPIO45 data output value
			0: Keep 1: CLR bits
12	GPIO44	GPIO44_OUT	Bitwise CLR operation of GPIO44 data output value
			0: Keep 1: CLR bits
11	GPIO43	GPIO43_OUT	Bitwise CLR operation of GPIO43 data output value
			0: Keep 1: CLR bits
10	GPIO42	GPIO42_OUT	Bitwise CLR operation of GPIO42 data output value
			0: Keep 1: CLR bits
9	GPIO41	GPIO41_OUT	Bitwise CLR operation of GPIO41 data output value
			0: Keep 1: CLR bits
8	GPIO40	GPIO40_OUT	Bitwise CLR operation of GPIO40 data output value
			0: Keep 1: CLR bits
7	GPIO39	GPIO39_OUT	Bitwise CLR operation of GPIO39 data output value
			0: Keep 1: CLR bits
6	GPIO38	GPIO38_OUT	Bitwise CLR operation of GPIO38 data output value
			0: Keep 1: CLR bits
5	GPIO37	GPIO37_OUT	Bitwise CLR operation of GPIO37 data output value

© 2015 - 2017 MediaTek Inc.

Page 457 of 580



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
4	GPIO36	GPIO36_OUT	Bitwise CLR operation of GPIO36 data output value
			0: Keep 1: CLR bits
3	GPIO35	GPIO35_OUT	Bitwise CLR operation of GPIO35 data output value
			0: Keep
			1: CLR bits
2	GPIO34	GPIO34_OUT	Bitwise CLR operation of GPIO34 data output value
			0: Keep
			1: CLR bits
1	GPIO33	GPIO33_OUT	Bitwise CLR operation of GPIO33 data output value
			0: Keep
			1: CLR bits
0	GPIO32	GPIO32_OUT	Bitwise CLR operation of GPIO32 data output value
			0: Keep
			1: CLR bits

A2020400 GPIO DINO GPIO Input Data Value

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPI01	GPI01	GPI01	GPIO
Nume	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nama	GPIO	GPI01	GPI01	GPI01	GPI01	GPI01	GPIO	GPIO	CDIO1	<b>GPIO</b>						
Name	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GFIUI	0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Reads GPIO input value

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_DIN	GPIO31 data input value
30	GPIO30	GPIO30_DIN	GPIO30 data input value
29	GPIO29	GPIO29_DIN	GPIO29 data input value
28	GPIO28	GPIO28_DIN	GPIO28 data input value
27	GPIO27	GPIO27_DIN	GPIO27 data input value
26	GPIO26	GPIO26_DIN	GPIO26 data input value
25	GPIO25	GPIO25_DIN	GPIO25 data input value
24	GPIO24	GPIO24_DIN	GPIO24 data input value
23	GPIO23	GPIO23_DIN	GPIO23 data input value
22	GPIO22	GPIO22_DIN	GPIO22 data input value
21	GPIO21	GPIO21_DIN	GPIO21 data input value
20	GPIO20	GPIO20_DIN	GPIO20 data input value
19	GPIO19	GPIO19_DIN	GPIO19 data input value
18	GPIO18	GPIO18_DIN	GPIO18 data input value
17	GPIO17	GPIO17_DIN	GPIO17 data input value
16	GPIO16	GPIO16_DIN	GPIO16 data input value
15	GPIO15	GPIO15_DIN	GPIO15 data input value
14	GPIO14	GPIO14_DIN	GPIO14 data input value

## MT2533D Reference Manual



Bit(s)	Mnemonic	Name	Description
13	GPIO13	GPIO13_DIN	GPIO13 data input value
12	GPIO12	GPIO12_DIN	GPIO12 data input value
11	GPIO11	GPIO11_DIN	GPIO11 data input value
10	GPIO10	GPIO10_DIN	GPIO10 data input value
9	GPIO9	GPIO9_DIN	GPIO9 data input value
8	GPIO8	GPIO8_DIN	GPIO8 data input value
7	GPIO7	GPIO7_DIN	GPIO7 data input value
6	GPIO6	GPIO6_DIN	GPIO6 data input value
5	GPIO5	GPIO5_DIN	GPIO5 data input value
4	GPIO4	GPIO4_DIN	GPIO4 data input value
3	GPIO3	GPIO3_DIN	GPIO3 data input value
2	GPIO2	GPIO2_DIN	GPIO2 data input value
1	GPIO1	GPIO1_DIN	GPIO1 data input value
0	GPIO0	GPIO0_DIN	GPIOO data input value

### A2020410 GPIO DIN1 GPIO Input Data Value

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO
Туре																40 RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nomo	GPIO															
Name	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Туре	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### **Overview** Reads GPIO input value

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_DIN	GPIO48 data input value
15	GPIO47	GPIO47_DIN	GPIO47 data input value
14	GPIO46	GPIO46_DIN	GPIO46 data input value
13	GPIO45	GPIO45_DIN	GPIO45 data input value
12	GPIO44	GPIO44_DIN	GPIO44 data input value
11	GPIO43	GPIO43_DIN	GPIO43 data input value
10	GPIO42	GPIO42_DIN	GPIO42 data input value
9	GPIO41	GPIO41_DIN	GPIO41 data input value
8	GPIO40	GPIO40_DIN	GPIO40 data input value
7	GPIO39	GPIO39_DIN	GPIO39 data input value
6	GPIO38	GPIO38_DIN	GPIO38 data input value
5	GPIO37	GPIO37_DIN	GPIO37 data input value
4	GPIO36	GPIO36_DIN	GPIO36 data input value
3	GPIO35	GPIO35_DIN	GPIO35 data input value
2	GPIO34	GPIO34_DIN	GPIO34 data input value
1	GPIO33	GPIO33_DIN	GPIO33 data input value
0	GPIO32	GPIO32_DIN	GPIO32 data input value



## **MT2533D Reference Manual**

A20205	500	<u>GP10</u> <u>L0</u>	<u>_PU</u>	<u>LLSE</u>	GPIC	) Pulls	sel Co	ntrol							0000	040F
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						GPIO1 0							GPIO 3	GPIO 2	GPIO1	GPIO 0
Туре						RW							RW	RW	RW	RW
Reset						1							1	1	1	1

CDIO DIUISE

**Configures GPIO PUPD selection** Overview

Bit(s)	Mnemonic	Name	Description
10	GPIO10	GPIO10_PULLSEL	GPIO10_PULLSEL
			0: Pull down 1: Pull up
3	GPIO3	GPIO3_PULLSEL	GPIO3_PULLSEL
			0: Pull down 1: Pull up
2	GPIO2	GPIO2_PULLSEL	GPIO2_PULLSEL
			0: Pull down 1: Pull up
1	GPIO1	GPIO1_PULLSEL	GPIO1_PULLSEL
			0: Pull down
_			
0	<b>GPIOO</b>	GPIO0_PULLSEL	GPIO0_PULLSEL
			0: Pull down
			1: Pull up

### GPIO_PULLSE GPIO_Pullsel Control A2020504 LO_SET

### 0000000

_																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						GPIO1 0							GPIO 3	GPIO 2	GPIO1	GPIO 0
Туре						WO							WO	WO	WO	WO
Reset						0							0	0	0	0

For bitwise access of GPIO_PULLSEL0 Overview

Bit(s)	Mnemonic	Name	Description
10	GPIO10	GPIO10_PULLSEL	<b>Bitwise SET operation of GPIO10 PULLSEL_SET</b> 0: Keep 1: SET bits
3	GPIO3	GPIO3_PULLSEL	<b>Bitwise SET operation of GPIO3 PULLSEL_SET</b> 0: Keep 1: SET bits
2	GPIO2	GPIO2_PULLSEL	<b>Bitwise SET operation of GPIO2 PULLSEL_SET</b> 0: Keep 1: SET bits

© 2015 - 2017 MediaTek Inc.

Page 460 of 580



Bit(s)	Mnemonic	Name	Description
1	GPIO1	GPIO1_PULLSEL	Bitwise SET operation of GPIO1 PULLSEL_SET
			0: Keep 1: SET bits
0	GPIO0	GPIO0_PULLSEL	<b>Bitwise SET operation of GPIOO PULLSEL_SET</b> 0: Keep 1: SET bits

### A2020508 <u>GPIO_PULLSE</u> GPIO Pullsel Control LO CLR

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						GPIO1 0							GPIO 3	GPIO 2	GPIO1	GPIO 0
Туре						WO							WO	WO	WO	WO
Reset						0							0	0	0	0

**Overview** For bitwise access of GPIO_PULLSEL0

Bit(s)	Mnemonic	Name	Description
10	GPIO10	GPIO10_PULLSEL	<b>Bitwise CKR operation of GPIO10 PULLSEL_CLR</b> 0: Keep 1: CLR bits
3	GPIO3	GPIO3_PULLSEL	<b>Bitwise CKR operation of GPIO3 PULLSEL_CLR</b> 0: Keep 1: CLR bits
2	GPIO2	GPIO2_PULLSEL	<b>Bitwise CKR operation of GPIO2 PULLSEL_CLR</b> 0: Keep 1: CLR bits
1	GPIO1	GPIO1_PULLSEL	<b>Bitwise CKR operation of GPIO1 PULLSEL_CLR</b> 0: Keep 1: CLR bits
0	GPIO0	GPIO0_PULLSEL	<b>Bitwise CKR operation of GPIOO PULLSEL_CLR</b> 0: Keep 1: CLR bits

### A2020600 GPIO_SMT0 GPIO SMT Control

### Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 **GPIO** GPIO **GPIO** GPIO **GPIO** GPIO GPIO **GPIO GPIO GPIO** GPIO **GPIO** GPIO1 GPIO1 GPIO1 GPIO Name 31 30 29 28 27 26 25 24 23 22 21 20 9 8 7 16 Type RW Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 GPIO GPIO GPIO GPIO1GPIO1GPIO1GPIO1GPIO1 GPIO **GPIO** GPIO **GPIO GPIO GPIO** GPIO Name GPI01 15 4 3 2 1 0 9 8 7 6 5 4 3 2 0 Туре RW Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

**Overview** Configures GPIO Schmitt trigger control

Bit(s) Mnemonic Name	Description

© 2015 - 2017 MediaTek Inc.

Page 461 of 580

0000000


31GPI031GPI031_SMTSMT for GPI031 $O:$ Disable $I:$ Enable30GPI030GPI030_SMTSMT for GPI030 $O:$ Disable $I:$ Enable29GPI029GPI029_SMTSMT for GPI029 $O:$ Disable $I:$ Enable28GPI028GPI028_SMTSMT for GPI028 $O:$ Disable $I:$ Enable27GPI027GPI027_SMTSMT for GPI027 $O:$ Disable $I:$ Enable26GPI026GPI026_SMTSMT for GPI026 $O:$ Disable $I:$ Enable26GPI026GPI026_SMTSMT for GPI026 $O:$ Disable $I:$ Enable25GPI025GPI024_SMTSMT for GPI026 $O:$ Disable $I:$ Enable24GPI024GPI024_SMTSMT for GPI023 $O:$ Disable $I:$ Enable23GPI023GPI024_SMTSMT for GPI023 $O:$ Disable $I:$ Enable24GPI021GPI02_SMTSMT for GPI022 $O:$ Disable $I:$ Enable25GPI022GPI02_SMTSMT for GPI021 $O:$ Disable $I:$ Enable26GPI020GPI02_SMTSMT for GPI021 $O:$ Disable $I:$ Enable27GPI021GPI02_SMTSMT for GPI021 $O:$ Disable $I:$ Enable28GPI020GPI02_SMTSMT for GPI021 $O:$ Disable $I:$ Enable29GPI019GPI019_SMTSMT for GPI019 $O:$ Disable $I:$ Enable19GPI018GPI018_SMTSMT for GPI018 $O:$ Disable $I:$ Enable18GPI018GPI017_SMTSMT for GPI018 $O:$ Disable $I:$ Enable16GPI016GPI017_SMTSMT for G	Bit(s)	Mnemonic	Name	Description
0: Disable I: Enable30GPI030GPI030_SMTSMT for GPI030 O: Disable I: Enable29GPI029GPI029_SMTSMT for GPI029 O: Disable I: Enable28GPI028GPI028_SMTSMT for GPI028 O: Disable I: Enable27GPI027GPI027_SMTSMT for GPI027 O: Disable I: Enable26GPI026GPI026_SMTSMT for GPI026 O: Disable I: Enable25GPI025GPI025_SMTSMT for GPI026 O: Disable I: Enable24GPI024GPI024_SMTSMT for GPI026 O: Disable I: Enable23GPI023GPI023_SMTSMT for GPI021 O: Disable I: Enable24GPI024GPI024_SMTSMT for GPI021 O: Disable I: Enable25GPI023GPI023_SMTSMT for GPI021 O: Disable I: Enable26GPI024GPI024_SMTSMT for GPI021 O: Disable I: Enable27GPI029GPI022_SMTSMT for GPI021 O: Disable I: Enable28GPI020GPI020_SMTSMT for GPI020 O: Disable I: Enable29GPI019GPI019_SMTSMT for GPI020 O: Disable I: Enable20GPI019GPI018_SMTSMT for GPI019 O: Disable I: Enable29GPI018GPI018_SMTSMT for GPI013 O: Disable I: Enable30GPI017SMT for GPI013 O: Disable I: Enable314GPI017GPI017_SMTSMT for GPI013 O: Disable I: Enable315GPI016GPI017_SMTSMT for GPI016 O: Disable I: Enable <td>31</td> <td>GPIO31</td> <td>GPIO31_SMT</td> <td>SMT for GPIO31</td>	31	GPIO31	GPIO31_SMT	SMT for GPIO31
30GPI030CPI030_SMTSMT for GPI030 O.Disable i: Enable29GPI029CPI029_SMTSMT for GPI029 D: Disable i: Enable28GPI028CPI028_SMTSMT for GPI028 O: Disable i: Enable27GPI027CPI027_SMTSMT for GPI027 O: Disable i: Enable26GPI026CPI026_SMTSMT for GPI026 O: Disable i: Enable26GPI026CPI026_SMTSMT for GPI026 O: Disable i: Enable27GPI027CPI026_SMTSMT for GPI026 O: Disable i: Enable28GPI028CPI026_SMTSMT for GPI026 O: Disable i: Enable29GPI024CPI025_SMTSMT for GPI021 O: Disable i: Enable20GPI021CPI021_SMTSMT for GPI021 O: Disable i: Enable20GPI020CPI020_SMTSMT for GPI021 O: Disable i: Enable20GPI019GPI019_SMTSMT for GPI020 O: Disable i: Enable21GPI019CPI020_SMTSMT for GPI021 O: Disable i: Enable21GPI019GPI019_SMTSMT for GPI021 O: Disable i: Enable21GPI019CPI02_SMTSMT for GPI021 O: Disable i: Enable21GPI018CPI018_SMTSMT for GPI017 O: Disable i: Enable21GPI018CPI017_SMTSMT for GPI017 O: Disable i: Enable21GPI016CPI017_SMTSMT for GPI016 O: Disable i: Enable215GPI016CPI016_SMTSMT for GPI016 O: Disable i: Enable216GPI01				0: Disable 1: Enable
0: Disable 1: Enable29GPI029GPI029_SMTSMT for GPI029 0: Disable 1: Enable28GPI028GPI028_SMTSMT for GPI028 	30	GPIO30	GPIO30_SMT	SMT for GPIO30
I: Enable29GPI029GPI029_SMTSMT for GPI029 O: Disable 1: Enable28GPI028GPI028_SMTSMT for GPI028 O: Disable 1: Enable27GPI027GPI027_SMTSMT for GPI027 O: Disable 1: Enable26GPI026GPI026_SMTSMT for GPI026 O: Disable 1: Enable25GPI025GPI025_SMTSMT for GPI025 O: Disable 1: Enable24GPI024GPI024_SMTSMT for GPI023 O: Disable 1: Enable23GPI022GPI022_SMTSMT for GPI023 O: Disable 1: Enable24GPI022GPI022_SMTSMT for GPI023 O: Disable 1: Enable25GPI022GPI023_SMTSMT for GPI023 O: Disable 1: Enable26GPI022GPI023_SMTSMT for GPI021 O: Disable 1: Enable27GPI021GPI022_SMTSMT for GPI021 O: Disable 1: Enable28GPI022GPI022_SMTSMT for GPI021 O: Disable 1: Enable29GPI020GPI020_SMTSMT for GPI021 O: Disable 1: Enable20GPI020GPI02_SMTSMT for GPI021 O: Disable 1: Enable39GPI018GPI018_SMTSMT for GPI013 O: Disable 1: Enable319GPI018GPI018_SMTSMT for GPI013 O: Disable 1: Enable319GPI017GPI017_SMTSMT for GPI013 O: Disable 1: Enable319GPI017GPI017_SMTSMT for GPI016 O: Disable 1: Enable319GPI016GPI01_SMTSMT for GPI016 O: Disable 1: Enable				0: Disable
29   GPI029   GPI029_SMT   SMT for GPI029 0. Disable 1: Enable     28   GPI028   GPI028_SMT   SMT for GPI028 0. Disable 1: Enable     27   GPI027   GPI027_SMT   SMT for GPI027 0. Disable 1: Enable     26   GPI026   GPI026_SMT   SMT for GPI026 0. Disable 1: Enable     26   GPI026   GPI025_SMT   SMT for GPI026 0. Disable 1: Enable     27   GPI027   GPI025_SMT   SMT for GPI026 0. Disable 1: Enable     28   GPI024   GPI025_SMT   SMT for GPI026 0. Disable 1: Enable     29   GPI024   GPI024_SMT   SMT for GPI024 0. Disable 1: Enable     21   GPI022   GPI022_SMT   SMT for GPI022 0. Disable 1: Enable     22   GPI021   GPI021_SMT   SMT for GPI021 0. Disable     21   GPI021   GPI02_SMT   SMT for GPI020 0. Disable     22   GPI020   GPI02_SMT   SMT for GPI020 0. Disable     23   GPI021   GPI021_SMT   SMT for GPI020 0. Disable     24   GPI020   GPI021_SMT   SMT for GPI020 0. Disable     25   GPI019   GPI019_SMT   SMT for GPI019 0. Disable     26   GPI018   <				1: Enable
ParticleCP1028GP1028_SMTSMT for GP1028 O Disable 1: Enable27GP1027GP1027_SMTSMT for GP1027 O Disable 1: Enable26GP1026GP1026_SMTSMT for GP1026 O Disable 1: Enable25GP1025GP1025_SMTSMT for GP1025 O: Disable 1: Enable24GP1024GP1024_SMTSMT for GP1023 O: Disable 1: Enable23GP1023GP1023_SMTSMT for GP1021 O: Disable 1: Enable24GP1024GP1023_SMTSMT for GP1023 O: Disable 1: Enable23GP1023GP1023_SMTSMT for GP1021 O: Disable 1: Enable24GP1024GP1023_SMTSMT for GP1021 O: Disable 1: Enable25GP1023GP1023_SMTSMT for GP1021 O: Disable 1: Enable26GP1024GP1023_SMTSMT for GP1021 O: Disable 1: Enable27GP1020GP1021_SMTSMT for GP1021 O: Disable 1: Enable28GP1020GP1019_SMTSMT for GP1021 O: Disable 1: Enable29GP1018GP1018_SMTSMT for GP1018 O: Disable 1: Enable19GP1017GP1017_SMTSMT for GP1017 O: Disable 1: Enable17GP1016GP1017_SMTSMT for GP1017 O: Disable 1: Enable16GP1016GP1016_SMTSMT for GP1016 O: Disable 1: Enable16GP1016GP1016_SMTSMT for GP1016 O: Disable 1: Enable	29	GPIO29	GPIO29_SMT	SMT for GPIO29
28   GP1028   GP1028_SMT   SMT for GP1028 O: Disable I: Enable     27   GP1027   GP1027_SMT   SMT for GP1027 O: Disable I: Enable     26   GP1026   GP1026_SMT   SMT for GP1026 O: Disable I: Enable     25   GP1025   GP1024_SMT   SMT for GP1024 O: Disable I: Enable     24   GP1024   GP1023_SMT   SMT for GP1022 O: Disable I: Enable     23   GP1023   GP1022_SMT   SMT for GP1022 O: Disable I: Enable     24   GP1024   GP1023_SMT   SMT for GP1022 O: Disable I: Enable     23   GP1023   GP1022_SMT   SMT for GP1022 O: Disable I: Enable     24   GP1024   GP1021_SMT   SMT for GP1022 O: Disable I: Enable     25   GP1025   GP1022_SMT   SMT for GP1021 O: Disable I: Enable     26   GP1020   GP1020_SMT   SMT for GP1021 O: Disable I: Enable     27   GP1020   GP102_SMT   SMT for GP1020 O: Disable I: Enable     28   GP1029   GP102_SMT   SMT for GP1020 O: Disable I: Enable     29   GP1019   GP1018_SMT   SMT for GP1018 O: Disable I: Enable     19   GP1017   GP1017_SMT   SMT for GP1017 O: Disable I: Enable </td <td></td> <td></td> <td></td> <td>0: Disable 1: Enable</td>				0: Disable 1: Enable
Provide and the second secon	28	GPIO28	GPIO28_SMT	SMT for GPIO28
27GPI027GPI027_SMTSMT for GPI027 O: Disable 1: Enable26GPI026GPI026_SMTSMT for GPI026 O: Disable 1: Enable25GPI025GPI025_SMTSMT for GPI025 O: Disable 1: Enable24GPI024GPI024_SMTSMT for GPI024 O: Disable 1: Enable23GPI023GPI023_SMTSMT for GPI023 O: Disable 1: Enable24GPI022GPI022_SMTSMT for GPI023 O: Disable 1: Enable25GPI028GPI022_SMTSMT for GPI023 O: Disable 1: Enable26GPI029GPI022_SMTSMT for GPI023 O: Disable 1: Enable27GPI021GPI022_SMTSMT for GPI023 O: Disable 1: Enable28GPI020GPI020_SMTSMT for GPI021 O: Disable 1: Enable29GPI020GPI020_SMTSMT for GPI020 O: Disable 1: Enable20GPI020GPI019_SMTSMT for GPI019 O: Disable 1: Enable19GPI018GPI018_SMTSMT for GPI018 O: Disable 1: Enable18GPI017GPI017_SMTSMT for GPI018 O: Disable 1: Enable17GPI017GPI017_SMTSMT for GPI016 O: Disable 1: Enable16GPI016GPI016_SMTSMT for GPI016 O: Disable 1: Enable				0: Disable 1: Enable
O: Disable 1: Enable26GPI026GPI026_SMTSMT for GPI026 (: Disable 1: Enable)27GPI025GPI025_SMTSMT for GPI025 	27	GPIO27	GPIO27_SMT	SMT for GPIO27
26GPI026GPI026_SMTSMT for GPI026 O: Disable 1: Enable25GPI025GPI025_SMTSMT for GPI025 O: Disable 1: Enable24GPI024GPI024_SMTSMT for GPI024 O: Disable 1: Enable23GPI023GPI023_SMTSMT for GPI023 O: Disable 1: Enable24GPI022GPI022_SMTSMT for GPI023 O: Disable 1: Enable25GPI023GPI022_SMTSMT for GPI022 O: Disable 1: Enable26GPI021GPI022_SMTSMT for GPI022 O: Disable 1: Enable27GPI020GPI021_SMTSMT for GPI022 O: Disable 1: Enable28GPI020GPI020_SMTSMT for GPI021 O: Disable 1: Enable29GPI020GPI020_SMTSMT for GPI020 O: Disable 1: Enable20GPI03GPI019_SMTSMT for GPI019 O: Disable 1: Enable29GPI018GPI018_SMTSMT for GPI018 O: Disable 1: Enable19GPI018GPI018_SMTSMT for GPI018 O: Disable 1: Enable18GPI018GPI018_SMTSMT for GPI017 O: Disable 1: Enable17GPI016GPI017_SMTSMT for GPI017 O: Disable 1: Enable16GPI016GPI016_SMTSMT for GPI016 O: Disable 1: Enable				0: Disable 1: Enable
D: Disable 1: Enable25GPI025GPI025_SMTSMT for GPI025 O: Disable 1: Enable24GPI024GPI024_SMTSMT for GPI024 	26	GPIO26	GPIO26_SMT	SMT for GPIO26
25GPI025GPI025_SMTSMT for GPI025 0: Disable 1: Enable24GPI024GPI024_SMTSMT for GPI024 0: Disable 1: Enable23GPI023GPI023_SMTSMT for GPI023 0: Disable 1: Enable22GPI022GPI022_SMTSMT for GPI022 0: Disable 1: Enable21GPI021GPI021_SMTSMT for GPI021 0: Disable 1: Enable20GPI020GPI020_SMTSMT for GPI020 0: Disable 1: Enable21GPI019GPI020_SMTSMT for GPI020 0: Disable 1: Enable21GPI020GPI020_SMTSMT for GPI020 0: Disable 1: Enable21GPI019GPI019_SMTSMT for GPI019 0: Disable 1: Enable21GPI019GPI019_SMTSMT for GPI019 0: Disable 1: Enable21GPI018GPI018_SMTSMT for GPI019 0: Disable 1: Enable21GPI018GPI018_SMTSMT for GPI018 0: Disable 1: Enable21GPI016GPI017_SMTSMT for GPI018 0: Disable 1: Enable21GPI016GPI016_SMTSMT for GPI016 0: Disable 1: Enable				0: Disable 1: Enable
O: Disable 1: Enable24GPI024GPI024_SMTSMT for GPI024 O: Disable 1: Enable23GPI023GPI023_SMTSMT for GPI023 	25	GPIO25	GPIO25_SMT	SMT for GPIO25
24GPI024GPI024_SMTSMT for GPI024 0: Disable 1: Enable23GPI023GPI023_SMTSMT for GPI023 0: Disable 1: Enable22GPI022GPI022_SMTSMT for GPI022 0: Disable 1: Enable21GPI021GPI021_SMTSMT for GPI021 0: Disable 1: Enable20GPI020GPI020_SMTSMT for GPI020 0: Disable 1: Enable19GPI019GPI019_SMTSMT for GPI019 0: Disable 1: Enable18GPI018GPI018_SMTSMT for GPI018 0: Disable 1: Enable17GPI017GPI017_SMTSMT for GPI016 0: Disable 1: Enable16GPI016GPI016_SMTSMT for GPI016 0: Disable 1: Enable				0: Disable 1: Enable
CarbonO: Disable 1: Enable23GPI023GPI023_SMTSMT for GPI023 O: Disable 1: Enable22GPI022GPI022_SMTSMT for GPI022 	24	GPIO24	GPIO24 SMT	SMT for GPIO24
23GPI023GPI023_SMTSMT for GPI023 O: Disable 1: Enable22GPI022GPI022_SMTSMT for GPI022 O: Disable 1: Enable21GPI021GPI021_SMTSMT for GPI021 O: Disable 1: Enable20GPI020GPI020_SMTSMT for GPI020 O: Disable 1: Enable19GPI019GPI019_SMTSMT for GPI019 O: Disable 1: Enable18GPI018GPI018_SMTSMT for GPI018 O: Disable 1: Enable17GPI017GPI017_SMTSMT for GPI017 O: Disable 1: Enable16GPI016GPI016_SMTSMT for GPI016 O: Disable 1: Enable			_	0: Disable 1: Enable
10   GPI010   GPI0102_SMT   SMT for GPI022     22   GPI022   GPI022_SMT   SMT for GPI022     0: Disable   1: Enable     21   GPI021   GPI021_SMT   SMT for GPI021     0: Disable   1: Enable     20   GPI020   GPI020_SMT   SMT for GPI020     0: Disable   1: Enable     20   GPI019   GPI019_SMT   SMT for GPI019     0: Disable   1: Enable     19   GPI018   GPI019_SMT   SMT for GPI019     0: Disable   1: Enable     18   GPI018   GPI018_SMT   SMT for GPI018     0: Disable   1: Enable     17   GPI017   GPI017_SMT     16   GPI016   GPI016_SMT   SMT for GPI016     16   GPI016   GPI016_SMT   SMT for GPI016     18   GPI016   GPI016_SMT   SMT for GPI016	23	GPIO23	GPIO23 SMT	SMT for GPI023
22   GPI022   GPI022_SMT   SMT for GPI022 0: Disable 1: Enable     21   GPI021   GPI021_SMT   SMT for GPI021 0: Disable 1: Enable     20   GPI020   GPI020_SMT   SMT for GPI020 0: Disable 1: Enable     19   GPI019   GPI019_SMT   SMT for GPI019 0: Disable 1: Enable     18   GPI018   GPI018_SMT   SMT for GPI018 0: Disable 1: Enable     17   GPI017   GPI017_SMT   SMT for GPI017 0: Disable 1: Enable     16   GPI016   GPI016_SMT   SMT for GPI016 0: Disable 1: Enable	20	<b>u</b> 1010		0: Disable 1: Enable
AllGriofallGriofallGriofall21GPI021GPI021_SMTSMT for GPI021 0: Disable 1: Enable20GPI020GPI020_SMTSMT for GPI020 0: Disable 1: Enable19GPI019GPI019_SMTSMT for GPI019 0: Disable 1: Enable18GPI018GPI018_SMTSMT for GPI018 0: Disable 1: Enable17GPI017GPI017_SMTSMT for GPI017 0: Disable 1: Enable16GPI016GPI016_SMTSMT for GPI016 0: Disable 1: Enable	22	GPIO22	GPIO22 SMT	SMT for GPIO22
21GPI021GPI021_SMTSMT for GPI021 0: Disable 1: Enable20GPI020GPI020_SMTSMT for GPI020 0: Disable 1: Enable19GPI019GPI019_SMTSMT for GPI019 0: Disable 1: Enable18GPI018GPI018_SMTSMT for GPI018 0: Disable 1: Enable17GPI017GPI017_SMTSMT for GPI017 0: Disable 1: Enable16GPI016GPI016_SMTSMT for GPI016 0: Disable 1: Enable	~~			0: Disable 1: Enable
20   GPI020   GPI020_SMT   SMT for GPI020 O: Disable 1: Enable     19   GPI019   GPI019_SMT   SMT for GPI019 O: Disable 1: Enable     18   GPI018   GPI018_SMT   SMT for GPI018 O: Disable 1: Enable     17   GPI017   GPI017_SMT   SMT for GPI017 O: Disable 1: Enable     16   GPI016   GPI016_SMT   SMT for GPI016 O: Disable 1: Enable	21	GPIO21	GPIO21 SMT	SMT for GPIO21
20GPI020GPI020_SMTSMT for GPI020 0: Disable 1: Enable19GPI019GPI019_SMTSMT for GPI019 0: Disable 1: Enable18GPI018GPI018_SMTSMT for GPI018 0: Disable 1: Enable17GPI017GPI017_SMTSMT for GPI017 0: Disable 1: Enable16GPI016GPI016_SMTSMT for GPI016 0: Disable 1: Enable			_	0: Disable 1: Enable
19   GPI019   GPI019_SMT   SMT for GPI019     19   GPI019   GPI019_SMT   SMT for GPI019     18   GPI018   GPI018_SMT   SMT for GPI018     18   GPI017   GPI017_SMT   SMT for GPI018     17   GPI017   GPI017_SMT   SMT for GPI017     16   GPI016   GPI016_SMT   SMT for GPI016     16   GPI016   GPI016_SMT   SMT for GPI016     16   Image: SMT for GPI016   O: Disable     17   Image: SMT for GPI016   O: Disable     17   Image: SMT for GPI017   O: Disable     18   Image: SMT for GPI016   O: Disable     19	20	GPIO20	GPIO20_SMT	SMT for GPIO20
19   GPI019   GPI019_SMT   SMT for GPI019     0: Disable   0: Disable     18   GPI018   GPI018_SMT   SMT for GPI018     0: Disable   0: Disable     17   GPI017   GPI017_SMT   SMT for GPI017     0: Disable   1: Enable     16   GPI016   GPI016_SMT   SMT for GPI016     0: Disable   1: Enable     16   GPI016   GPI016_SMT   SMT for GPI016				0: Disable 1: Enable
18   GPIO18   GPIO18_SMT   SMT for GPIO18     18   GPIO18   GPIO18_SMT   SMT for GPIO18     17   GPIO17   GPIO17_SMT   SMT for GPIO17     17   GPIO16   GPIO16_SMT   SMT for GPIO16     16   GPIO16   GPIO16_SMT   SMT for GPIO16     16   Image: SMT for GPIO16   O: Disable     17   Image: SMT for GPIO16   O: Disable     16   Image: SMT for GPIO16   O: Disable     17   Image: SMT for GPIO16   O: Disable     16   Image: SMT for GPIO16   O: Disable     17   Image: SMT for GPIO16   O: Disable     18   Image: SMT for GPIO16   O: Disable     19   Image: SMT for GPIO16<	19	GPIO19	GPIO19 SMT	SMT for GPI019
18   GPI018   GPI018_SMT   SMT for GPI018     0: Disable   0: Disable   1: Enable     17   GPI017   GPI017_SMT   SMT for GPI017     0: Disable   1: Enable   0: Disable     16   GPI016   GPI016_SMT   SMT for GPI016     0: Disable   1: Enable     16   GPI016   SMT for GPI016     0: Disable   1: Enable	-			0: Disable 1: Enable
17   GPIO17   GPIO17_SMT   SMT for GPIO17     17   GPIO17   GPIO17_SMT   SMT for GPIO17     0: Disable   1: Enable     16   GPIO16   GPIO16_SMT   SMT for GPIO16     0: Disable   1: Enable     16   GPIO16   GPIO16_SMT   SMT for GPIO16     0: Disable   1: Enable	18	GPIO18	GPIO18 SMT	SMT for GPI018
17   GPIO17   GPIO17_SMT   SMT for GPIO17     0: Disable   0: Disable     1: Enable     16   GPIO16   GPIO16_SMT   SMT for GPIO16     0: Disable   1: Enable     1: Enable   1: Enable				0: Disable 1: Enable
0: Disable 1: Enable 16 GPIO16 GPIO16_SMT SMT for GPIO16 0: Disable 1: Enable 1: Enable	17	GPIO17	GPIO17 SMT	SMT for GPIO17
16 GPIO16 GPIO16_SMT SMT for GPIO16 0: Disable 1: Enable	·			0: Disable 1: Enable
0: Disable 1: Enable	16	GPIO16	GPIO16 SMT	SMT for GPIO16
	-			0: Disable 1: Enable
15 GPIO15 GPIO15 SMT SMT for GPIO15	15	GPIO15	GPIO15 SMT	SMT for GPIO15
– 0: Disable 1: Enable			_	0: Disable 1: Enable
14 GPIO14 GPIO14_SMT SMT for GPIO14	14	GPIO14	GPIO14_SMT	SMT for GPI014
0: Disable				0: Disable



Bit(s)	Mnemonic	Name	Description
13	GPIO13	GPIO13_SMT	SMT for GPI013
			0: Disable 1: Enable
12	GPIO12	GPIO12_SMT	SMT for GPI012
			0: Disable
11	CDIO11	CDIO11 SMT	I: Enable
11	GPIOII	GPIOII_SMI	O: Disable
			1: Enable
10	GPIO10	GPIO10_SMT	SMT for GPI010
			0: Disable
0	CDIOO	CDIO0 SMT	SMT for CDIO0
9	GF 109	GF109_5W1	0: Disable
			1: Enable
8	GPIO8	GPIO8_SMT	SMT for GPIO8
			0: Disable
7	GPIO7	GPIO7 SMT	SMT for GPIO7
•	01107		0: Disable
			1: Enable
6	GPIO6	GPIO6_SMT	SMT for GPIO6
			0: Disable 1: Enable
5	GPIO5	GPIO5_SMT	SMT for GPIO5
			0: Disable 1: Enable
4	GPIO4	GPIO4_SMT	SMT for GPIO4
			0: Disable
0	<b>GRTOO</b>		1: Enable
3	GPI03	GPIO3_SMT	SMT for GP103
			1: Enable
2	GPIO2	GPIO2_SMT	SMT for GPIO2
			0: Disable 1: Enable
1	GPIO1	GPIO1_SMT	SMT for GPI01
			0: Disable
~	anto -		1: Enable
0	GP100	GPIO0_SMT	SMT for GPIOO
			1: Enable

## A2020604 GPIO_SMTO_S ET GPIO SMT Control

## 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPI01	GPI01	GPI01	GPIO
	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nomo	GPIO	GPI01	GPI01	GPI01	GPI01	GPI01	GPIO	GPIO	CDIO1	<b>GPIO</b>						
Name	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GFIUI	0
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO

Page 463 of 580



**Reset** 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

For bitwise access of GPIO_SMT0 **Overview** 

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_SMT	Bitwise SET operation of GPIO31 SMT
			0: Keep 1: SET bits
30	GPIO30	GPIO30_SMT	Bitwise SET operation of GPIO30 SMT
			0: Keep 1: SET bits
29	GPIO29	GPIO29_SMT	Bitwise SET operation of GPIO29 SMT
			0: Keep 1: SET bits
28	GPIO28	GPIO28_SMT	Bitwise SET operation of GPIO28 SMT
			0: Keep 1: SET bits
27	GPIO27	GPIO27_SMT	Bitwise SET operation of GPIO27 SMT
			0: Keep 1: SET bits
26	GPIO26	GPIO26_SMT	Bitwise SET operation of GPIO26 SMT
			0: Keep 1: SET bits
25	GPIO25	GPIO25_SMT	Bitwise SET operation of GPIO25 SMT
			0: Keep 1: SET bits
24	GPIO24	GPIO24_SMT	Bitwise SET operation of GPIO24 SMT
			0: Keep 1: SET bits
23	GPIO23	GPIO23_SMT	Bitwise SET operation of GPIO23 SMT
			0: Keep 1: SET bits
22	GPIO22	GPIO22_SMT	Bitwise SET operation of GPIO22 SMT
			0: Keep 1: SET bits
21	GPIO21	GPIO21_SMT	Bitwise SET operation of GPIO21 SMT
			0: Keep 1: SET bits
20	GPIO20	GPIO20_SMT	Bitwise SET operation of GPIO20 SMT
			0: Keep 1: SET bits
19	GPIO19	GPIO19_SMT	Bitwise SET operation of GPIO19 SMT
			0: Keep 1: SET bits
18	GPIO18	GPIO18_SMT	Bitwise SET operation of GPIO18 SMT
			0: Keep 1: SET bits
17	GPIO17	GPIO17_SMT	Bitwise SET operation of GPIO17 SMT
			0: Keep 1: SET bits
16	GPIO16	GPIO16_SMT	Bitwise SET operation of GPIO16 SMT
			0: Keep 1: SET bits
15	GPIO15	GPIO15_SMT	<b>Bitwise SET operation of GPIO15 SMT</b> 0: Keep



Bit(s)	Mnemonic	Name	Description
			1: SET bits
14	GPIO14	GPIO14_SMT	Bitwise SET operation of GPIO14 SMT
			0: Keep 1: SET bits
13	GPIO13	GPIO13_SMT	Bitwise SET operation of GPIO13 SMT
			0: Keep 1: SET bits
12	GPIO12	GPIO12_SMT	Bitwise SET operation of GPIO12 SMT
			0: Keep 1: SET bits
11	GPIO11	GPIO11_SMT	Bitwise SET operation of GPIO11 SMT
			0: Keep 1: SET bits
10	GPIO10	GPIO10_SMT	Bitwise SET operation of GPIO10 SMT
			0: Keep 1: SET bits
9	GPIO9	GPIO9_SMT	Bitwise SET operation of GPIO9 SMT
			0: Keep 1: SET bits
8	GPIO8	GPIO8_SMT	Bitwise SET operation of GPIO8 SMT
			0: Keep 1: SET bits
7	GPIO7	GPIO7_SMT	Bitwise SET operation of GPIO7 SMT
			0: Keep 1: SET bits
6	GPIO6	GPIO6_SMT	Bitwise SET operation of GPIO6 SMT
			0: Keep 1: SET bits
5	GPIO5	GPIO5_SMT	Bitwise SET operation of GPIO5 SMT
			0: Keep 1: SET bits
4	GPIO4	GPIO4_SMT	Bitwise SET operation of GPIO4 SMT
			0: Keep 1: SET bits
3	GPIO3	GPIO3_SMT	Bitwise SET operation of GPIO3 SMT
			0: Keep 1: SET bits
2	GPIO2	GPIO2_SMT	Bitwise SET operation of GPIO2 SMT
			0: Keep 1: SET bits
1	GPIO1	GPIO1_SMT	Bitwise SET operation of GPIO1 SMT
			0: Keep 1: SET bits
0	<b>GPIOO</b>	GPIO0_SMT	Bitwise SET operation of GPIO0 SMT
			0: Keep 1: SET bits

#### <u>GPIO_SMTO_C</u>GPIO SMT Control A2020608 0000000 <u>LR</u> 28 25 23 Bit 30 22 20 31 29 27 26 24 21 19 18 17 16 GPIO Name 31 30 29 28 27 26 25 24 23 22 21 20 9 8 7 16 Туре WO WO

© 2015 - 2017 MediaTek Inc.

Page 465 of 580



Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 O	GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPIO1	GPIO 0
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

For bitwise access of GPIO_SMT0 **Overview** 

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_SMT	Bitwise CLR operation of GPIO31 SMT
			0: Keep 1: CLR bits
30	GPIO30	GPIO30_SMT	Bitwise CLR operation of GPIO30 SMT
			0: Keep 1: CLR bits
29	GPIO29	GPIO29_SMT	Bitwise CLR operation of GPIO29 SMT
			0: Keep 1: CLR bits
28	GPIO28	GPIO28_SMT	Bitwise CLR operation of GPIO28 SMT
			0: Keep 1: CLR bits
27	GPIO27	GPIO27_SMT	Bitwise CLR operation of GPIO27 SMT
			0: Keep 1: CLR bits
26	GPIO26	GPIO26_SMT	Bitwise CLR operation of GPIO26 SMT
			0: Keep 1: CLR bits
25	GPIO25	GPIO25_SMT	Bitwise CLR operation of GPIO25 SMT
			0: Keep 1: CLR bits
24	GPIO24	GPIO24_SMT	Bitwise CLR operation of GPIO24 SMT
			0: Keep 1: CLR bits
23	GPIO23	GPIO23_SMT	Bitwise CLR operation of GPIO23 SMT
			0: Keep 1: CLR bits
22	GPIO22	GPIO22_SMT	Bitwise CLR operation of GPIO22 SMT
			0: Keep 1: CLR bits
21	GPIO21	GPIO21_SMT	Bitwise CLR operation of GPIO21 SMT
			0: Keep 1: CLR bits
20	GPIO20	GPIO20_SMT	Bitwise CLR operation of GPIO20 SMT
			0: Keep 1: CLR bits
19	GPIO19	GPIO19_SMT	Bitwise CLR operation of GPI019 SMT
			0: Keep 1: CLR bits
18	GPIO18	GPIO18_SMT	Bitwise CLR operation of GPIO18 SMT
			0: Keep 1: CLR bits
17	GPIO17	GPIO17_SMT	Bitwise CLR operation of GPI017 SMT
			0: Keep 1: CLR bits
16	GPIO16	GPIO16_SMT	Bitwise CLR operation of GPIO16 SMT



Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
15	GPIO15	GPIO15_SMT	Bitwise CLR operation of GPIO15 SMT
			0: Keep 1: CLR bits
14	GPIO14	GPIO14_SMT	Bitwise CLR operation of GPIO14 SMT
			0: Keep 1: CLR bits
13	GPIO13	GPIO13_SMT	Bitwise CLR operation of GPIO13 SMT
			0: Keep 1: CLR bits
12	GPIO12	GPIO12_SMT	Bitwise CLR operation of GPIO12 SMT
			0: Keep 1: CLR bits
11	GPIO11	GPIO11_SMT	Bitwise CLR operation of GPIO11 SMT
			0: Keep 1: CLR bits
10	GPIO10	GPIO10_SMT	Bitwise CLR operation of GPIO10 SMT
			0: Keep 1: CLR bits
9	GPIO9	GPIO9_SMT	Bitwise CLR operation of GPIO9 SMT
			0: Keep 1: CLR bits
8	GPIO8	GPIO8_SMT	Bitwise CLR operation of GPIO8 SMT
			0: Keep 1: CLR bits
7	GPIO7	GPIO7_SMT	Bitwise CLR operation of GPIO7 SMT
			0: Keep 1: CLR bits
6	GPIO6	GPIO6_SMT	Bitwise CLR operation of GPIO6 SMT
			0: Keep 1: CLR bits
5	GPIO5	GPIO5_SMT	Bitwise CLR operation of GPIO5 SMT
			0: Keep
4	CDIOA	CDIO4 CMT	1: CLR bits
4	GPI04	GP104_5W11	0: Keep
			1: CLR bits
3	GPIO3	GPIO3_SMT	Bitwise CLR operation of GPIO3 SMT
			0: Keep 1: CLR bits
2	GPIO2	GPIO2_SMT	Bitwise CLR operation of GPIO2 SMT
			0: Keep 1: CLR bits
1	GPIO1	GPIO1_SMT	Bitwise CLR operation of GPIO1 SMT
			0: Keep 1: CLR bits
0	<b>GPIO0</b>	GPIO0_SMT	Bitwise CLR operation of GPIO0 SMT
			0: Keep 1: CLR bits

#### A2020610 <u>GPIO_SMT1</u> **GPIO SMT Control**

# 0000000

© 2015 - 2017 MediaTek Inc.

Page 467 of 580



Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO
Туре																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nama	GPIO															
Ivaine	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Туре	RW															
Posot	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO Schmitt trigger control

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_SMT	SMT for GPIO48
			0: Disable 1: Enable
15	GPIO47	GPIO47_SMT	SMT for GPIO47
			0: Disable 1: Enable
14	GPIO46	GPIO46_SMT	SMT for GPIO46
			0: Disable 1: Enable
13	GPIO45	GPIO45_SMT	SMT for GPIO45
			0: Disable 1: Enable
12	GPIO44	GPIO44_SMT	SMT for GPIO44
			0: Disable 1: Enable
11	GPIO43	GPIO43_SMT	SMT for GPIO43
			0: Disable 1: Enable
10	GPIO42	GPIO42_SMT	SMT for GPIO42
			0: Disable 1: Enable
9	GPIO41	GPIO41_SMT	SMT for GPIO41
			0: Disable 1: Enable
8	GPIO40	GPIO40_SMT	SMT for GPIO40
			0: Disable 1: Enable
7	GPIO39	GPIO39_SMT	SMT for GPI039
			0: Disable 1: Enable
6	GPIO38	GPIO38_SMT	SMT for GPIO38
			0: Disable 1: Enable
5	GPIO37	GPIO37_SMT	SMT for GPIO37
			0: Disable 1: Enable
4	GPIO36	GPIO36_SMT	SMT for GPI036
			1: Enable
3	GPIO35	GPIO35_SMT	SMT for GPIO35
			U: Disable 1: Enable
2	GPIO34	GPIO34_SMT	SMT for GPIO34

© 2015 - 2017 MediaTek Inc.

Page 468 of 580



19

18

0000000

16 GPIO

**48** 

WO

17

Bit(s)	Mnemonic	Name	Description
			0: Disable 1: Enable
1	GPIO33	GPIO33_SMT	SMT for GPIO33
			0: Disable 1: Enable
0	GPIO32	GPIO32_SMT	SMT for GPIO32
			0: Disable 1: Enable

#### GPIO_SMT1_S ____ GPIO SMT Control A2020614 <u>ET</u> Bit 31 30 29 28 26 25 24 23 22 21 20 27 Name Type

Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Namo	GPIO															
Name	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_SMT1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_SMT	Bitwise SET operation of GPIO48 SMT
			0: Keep 1: SET bits
15	GPIO47	GPIO47_SMT	Bitwise SET operation of GPIO47 SMT
			0: Keep 1: SET bits
14	GPIO46	GPIO46_SMT	Bitwise SET operation of GPIO46 SMT
			0: Keep 1: SET bits
13	GPIO45	GPIO45_SMT	Bitwise SET operation of GPIO45 SMT
			0: Keep 1: SET bits
12	GPIO44	GPIO44_SMT	Bitwise SET operation of GPIO44 SMT
			0: Keep 1: SET bits
11	GPIO43	GPIO43_SMT	Bitwise SET operation of GPIO43 SMT
			0: Keep 1: SET bits
10	GPIO42	GPIO42_SMT	Bitwise SET operation of GPIO42 SMT
			0: Keep 1: SET bits
9	GPIO41	GPIO41_SMT	Bitwise SET operation of GPIO41 SMT
			0: Keep 1: SET bits
8	GPIO40	GPIO40_SMT	Bitwise SET operation of GPIO40 SMT
			0: Keep 1: SET bits
7	GPIO39	GPIO39_SMT	Bitwise SET operation of GPIO39 SMT
			U: Keep



Bit(s)	Mnemonic	Name	Description
			1: SET bits
6	GPIO38	GPIO38_SMT	Bitwise SET operation of GPIO38 SMT
			0: Keep 1: SET bits
5	GPIO37	GPIO37_SMT	Bitwise SET operation of GPIO37 SMT
			0: Keep 1: SET bits
4	GPIO36	GPIO36_SMT	Bitwise SET operation of GPIO36 SMT
			0: Keep 1: SET bits
3	GPIO35	GPIO35_SMT	Bitwise SET operation of GPIO35 SMT
			0: Keep 1: SET bits
2	GPIO34	GPIO34_SMT	Bitwise SET operation of GPIO34 SMT
			0: Keep 1: SET bits
1	GPIO33	GPIO33_SMT	Bitwise SET operation of GPIO33 SMT
			0: Keep 1: SET bits
0	GPIO32	GPIO32_SMT	Bitwise SET operation of GPIO32 SMT
			0: Keep
			1: SE1 DIIS

#### GPIO_SMT1_C GPIO_SMT Control A2020618 0000000 LR Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 GPIO Name **48** Type WO Reset 0 Bit 10 0 14 13 11 9 15 12 8 7 6 4 3 2 5 1 **GPIO** GPIO GPIO GPIO GPIO **GPIO** GPIO GPIO **GPIO GPIO GPIO** GPIO GPIO GPIO GPIO **GPIO** Name **45** 38 **34** 40 39 37 36 33 32 47 46 44 43 42 41 35 Type WO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

**Overview** For bitwise access of GPIO_SMT1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_SMT	<b>Bitwise CLR operation of GPIO48 SMT</b> 0: Keep 1: CLR bits
15	GPIO47	GPIO47_SMT	<b>Bitwise CLR operation of GPIO47 SMT</b> 0: Keep 1: CLR bits
14	GPIO46	GPIO46_SMT	<b>Bitwise CLR operation of GPIO46 SMT</b> 0: Keep 1: CLR bits
13	GPIO45	GPIO45_SMT	<b>Bitwise CLR operation of GPIO45 SMT</b> 0: Keep 1: CLR bits
12	GPIO44	GPIO44_SMT	<b>Bitwise CLR operation of GPIO44 SMT</b> 0: Keep 1: CLR bits

© 2015 - 2017 MediaTek Inc.

Page 470 of 580



Bit(s)	Mnemonic	Name	Description
11	GPIO43	GPIO43_SMT	Bitwise CLR operation of GPIO43 SMT
			1: CLR bits
10	GPIO42	GPIO42_SMT	Bitwise CLR operation of GPIO42 SMT
			0: Keep 1: CLR bits
9	GPIO41	GPIO41_SMT	Bitwise CLR operation of GPIO41 SMT
			0: Keep 1: CLR bits
8	GPIO40	GPIO40_SMT	Bitwise CLR operation of GPIO40 SMT
			0: Keep 1: CLR bits
7	GPIO39	GPIO39_SMT	Bitwise CLR operation of GPIO39 SMT
			0: Keep 1: CLR bits
6	GPIO38	GPIO38_SMT	Bitwise CLR operation of GPIO38 SMT
			0: Keep 1: CLR bits
5	GPIO37	GPIO37_SMT	Bitwise CLR operation of GPIO37 SMT
			0: Keep 1: CLR bits
4	GPIO36	GPIO36_SMT	Bitwise CLR operation of GPIO36 SMT
			0: Keep 1: CLR bits
3	GPIO35	GPIO35_SMT	Bitwise CLR operation of GPIO35 SMT
			0: Keep 1: CLR bits
2	GPIO34	GPIO34_SMT	Bitwise CLR operation of GPIO34 SMT
			0: Keep 1: CLR bits
1	GPIO33	GPIO33_SMT	Bitwise CLR operation of GPIO33 SMT
			0: Keep 1: CLR bits
0	GPIO32	GPIO32_SMT	Bitwise CLR operation of GPIO32 SMT
			0: Keep 1: CLR bits

# A2020700 GPIO_SR0 GPIO SR Control

## FFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO1	GPIO1	GPIO1	GPIO
	31	30	29	<b>40</b>	21	20	20	24	23	~~	21	20	9	0	1	10
Туре	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nama	GPIO	GPI01	GPI01	GPI01	GPI01	GPI01	GPIO	GPIO	CDIO1	GPIO						
Ivame	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GFIUI	0
Туре	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

**Overview** Configures GPIO slew rate control

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_SR	SR for GPIO31
			0: Disable

© 2015 - 2017 MediaTek Inc.

Page 471 of 580



Bit(s)	Mnemonic	Name	Description
			1: Enable
30	GPIO30	GPIO30_SR	SR for GPIO30
			0: Disable
20	CDIO90	CDIO90 SD	1. Ellable
29	GP1029	GP1029_5R	Or Disable
			1: Enable
28	GPIO28	GPIO28_SR	SR for GPIO28
			0: Disable
			1: Enable
27	GPIO27	GPIO27_SR	SR for GP1027
			1: Enable
26	GPIO26	GPIO26_SR	SR for GPIO26
			0: Disable
		6776 67 67	1: Enable
25	GPIO25	GPIO25_SR	SR for GP1025
			1: Enable
24	GPIO24	GPIO24_SR	SR for GPIO24
			0: Disable
			1: Enable
23	GPIO23	GPIO23_SR	SR for GPI023
			0: Disable 1: Enable
22	GPIO22	GPIO22_SR	SR for GPIO22
			0: Disable
		6776 64 67	1: Enable
21	GPI021	GPI021_SR	SR for GP1021
			1: Enable
20	GPIO20	GPIO20_SR	SR for GPIO20
			0: Disable
10	CDIO10	CDIO10 SD	1: Enable
19	GF 1019	GF1019_3K	0: Disable
			1: Enable
18	GPIO18	GPIO18_SR	SR for GPIO18
			0: Disable
17	CDI017	CDIO17 SD	1: Enable
17	GFIOI7	GPIOI7_SK	0. Disable
			1: Enable
16	GPIO16	GPIO16_SR	SR for GPIO16
			0: Disable
15	CDIO15	CDIO15 SD	SD for CDI015
15	GL 1019	GI IUIJ_3K	0: Disable
			1: Enable
14	GPIO14	GPIO14_SR	SR for GPIO14
			0: Disable
10	CDI019	CDIO12 CD	1: Enable
13	GP1013	GLI01972K	O: Disable
			U. DISANIU

Page 472 of 580



Bit(s)	Mnemonic	Name	Description
			1: Enable
12	GPIO12	GPIO12_SR	SR for GPI012
			0: Disable
	<b>GDTO</b> <i>M</i>		1: Enable
11	GPI011	GPI011_SR	SR for GP1011
			1: Enable
10	GPIO10	GPIO10_SR	SR for GPIO10
			0: Disable
0	CRIOG	CDIOD CD	I: Enable
9	GP109	GPI09_SR	SR for GP109
			1: Enable
8	GPIO8	GPIO8_SR	SR for GPIO8
			0: Disable
~	00107	CDIO7 CD	I: Enable
1	GPI07	GPI07_SR	Or Disable
			1: Enable
6	GPIO6	GPIO6_SR	SR for GPIO6
			0: Disable 1: Enable
5	GPIO5	GPIO5_SR	SR for GPIO5
			0: Disable
_			1: Enable
4	GPIO4	GPIO4_SR	SR for GP104
			0: Disable 1: Enable
3	GPIO3	GPIO3_SR	SR for GPIO3
			0: Disable
		<b>APTO 6 AP</b>	1: Enable
2	GPIO2	GPIO2_SR	SR for GP102
			1: Enable
1	GPIO1	GPIO1_SR	SR for GPIO1
			0: Disable
			I: Enable
0	GPI00	GPIO0_SR	SR for GP100
			1: Enable
			· · · · ·

# A2020704 <u>GPIO_SR0_SE</u> GPIO SR Control

# 0000000

_																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPI01	GPI01	GPI01	GPIO
Tame	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Namo	GPIO	GPI01	GPI01	GPI01	GPI01	GPI01	GPIO	GPIO	CDIO1	GPIO						
Ivallie	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GFIUI	0
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



**Overview** For bitwise access of GPIO_SR0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_SR	Bitwise SET operation of GPIO31 SR
			0: Keep
	CRIOGO		1: SET bits
30	GP1030	GPI030_SR	Bitwise SET operation of GPIU30 SR
			1: SET bits
29	GPIO29	GPIO29_SR	Bitwise SET operation of GPIO29 SR
			0: Keep 1: SET bits
28	GPIO28	GPIO28_SR	Bitwise SET operation of GPIO28 SR
			0: Keep 1: SET bits
27	GPIO27	GPIO27_SR	Bitwise SET operation of GPIO27 SR
			0: Keep 1: SET bits
26	GPIO26	GPIO26_SR	Bitwise SET operation of GPIO26 SR
			0: Keep 1: SET bits
25	GPIO25	GPIO25_SR	Bitwise SET operation of GPIO25 SR
			0: Keep 1: SET bits
24	GPIO24	GPIO24_SR	Bitwise SET operation of GPIO24 SR
			0: Keep 1: SET bits
23	GPIO23	GPIO23_SR	Bitwise SET operation of GPIO23 SR
			0: Keep 1: SET bits
22	GPIO22	GPIO22_SR	Bitwise SET operation of GPIO22 SR
			0: Keep 1: SET bits
21	GPIO21	GPIO21_SR	Bitwise SET operation of GPIO21 SR
			0: Keep 1: SET bits
20	GPIO20	GPIO20_SR	Bitwise SET operation of GPIO20 SR
			0: Keep 1: SET bits
19	GPIO19	GPIO19_SR	Bitwise SET operation of GPIO19 SR
			0: Keep 1: SET bits
18	GPIO18	GPIO18_SR	Bitwise SET operation of GPIO18 SR
			0: Keep 1: SET bits
17	GPIO17	GPIO17_SR	Bitwise SET operation of GPIO17 SR
			0: Keep 1: SET bits
16	GPIO16	GPIO16_SR	Bitwise SET operation of GPIO16 SR
			0: Keep 1: SET bits
15	GPIO15	GPIO15_SR	Bitwise SET operation of GPIO15 SR
			0: Keep 1: SET bits
14	GPIO14	GPIO14_SR	Bitwise SET operation of GPIO14 SR

© 2015 - 2017 MediaTek Inc.



Bit(s)	Mnemonic	Name	Description
			0: Keep 1: SET bits
13	GPIO13	GPIO13_SR	Bitwise SET operation of GPIO13 SR
			0: Keep 1: SET bits
12	GPIO12	GPIO12_SR	Bitwise SET operation of GPIO12 SR
			0: Keep 1: SET bits
11	GPIO11	GPIO11_SR	Bitwise SET operation of GPIO11 SR
			0: Keep 1: SET bits
10	GPIO10	GPIO10_SR	Bitwise SET operation of GPIO10 SR
			0: Keep 1: SET bits
9	GPIO9	GPIO9_SR	Bitwise SET operation of GPIO9 SR
			0: Keep 1: SET bits
8	GPIO8	GPIO8_SR	Bitwise SET operation of GPIO8 SR
			0: Keep 1: SET bits
7	GPIO7	GPIO7_SR	Bitwise SET operation of GPIO7 SR
			0: Keep 1: SET bits
6	GPIO6	GPIO6_SR	Bitwise SET operation of GPIO6 SR
			0: Keep 1: SET bits
5	GPIO5	GPIO5_SR	Bitwise SET operation of GPIO5 SR
			0: Keep 1: SET bits
4	GPIO4	GPIO4_SR	Bitwise SET operation of GPIO4 SR
			0: Keep 1: SET bits
3	GPIO3	GPIO3_SR	Bitwise SET operation of GPIO3 SR
			0: Keep 1: SET bits
2	GPIO2	GPIO2_SR	Bitwise SET operation of GPIO2 SR
			0: Keep 1: SET bits
1	GPIO1	GPIO1_SR	Bitwise SET operation of GPIO1 SR
			0: Keep 1: SET bits
0	<b>GPIO0</b>	GPIO0_SR	Bitwise SET operation of GPIO0 SR
			U: Keep 1: SET bits

# A2020708 GPIO_SR0_CL R______GPIO_SR Control

-

# 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

© 2015 - 2017 MediaTek Inc.

Page 475 of 580



Name	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPIO1	GPIO 0
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_SR0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_SR	<b>Bitwise CLR operation of GPIO31 SR</b> 0: Keep 1: CLR bits
30	GPIO30	GPIO30_SR	<b>Bitwise CLR operation of GPIO30 SR</b> 0: Keep 1: CLR bits
29	GPIO29	GPIO29_SR	<b>Bitwise CLR operation of GPIO29 SR</b> 0: Keep 1: CLR bits
28	GPIO28	GPIO28_SR	<b>Bitwise CLR operation of GPIO28 SR</b> 0: Keep 1: CLR bits
27	GPIO27	GPIO27_SR	<b>Bitwise CLR operation of GPIO27 SR</b> 0: Keep 1: CLR bits
26	GPIO26	GPIO26_SR	<b>Bitwise CLR operation of GPIO26 SR</b> 0: Keep 1: CLR bits
25	GPIO25	GPIO25_SR	Bitwise CLR operation of GPIO25 SR 0: Keep 1: CLR bits
24	GPIO24	GPIO24_SR	Bitwise CLR operation of GPIO24 SR 0: Keep 1: CLR bits
23	GPIO23	GPIO23_SR	Bitwise CLR operation of GPIO23 SR 0: Keep 1: CLR bits
22	GPIO22	GPIO22_SR	<b>Bitwise CLR operation of GPIO22 SR</b> 0: Keep 1: CLR bits
21	GPIO21	GPIO21_SR	<b>Bitwise CLR operation of GPIO21 SR</b> 0: Keep 1: CLR bits
20	GPIO20	GPIO20_SR	<b>Bitwise CLR operation of GPIO20 SR</b> 0: Keep 1: CLR bits
19	GPIO19	GPIO19_SR	<b>Bitwise CLR operation of GPIO19 SR</b> 0: Keep 1: CLR bits
18	GPIO18	GPIO18_SR	<b>Bitwise CLR operation of GPIO18 SR</b> 0: Keep 1: CLR bits
17	GPIO17	GPIO17_SR	<b>Bitwise CLR operation of GPIO17 SR</b> 0: Keep 1: CLR bits
16	GPIO16	GPIO16_SR	<b>Bitwise CLR operation of GPIO16 SR</b> 0: Keep 1: CLR bits

© 2015 - 2017 MediaTek Inc.



Bit(s)	Mnemonic	Name	Description
15	GPIO15	GPIO15_SR	Bitwise CLR operation of GPIO15 SR
			0: Keep 1: CLR bits
14	GPIO14	GPIO14_SR	Bitwise CLR operation of GPIO14 SR
			0: Keep 1: CLR bits
13	GPIO13	GPIO13_SR	Bitwise CLR operation of GPIO13 SR
			0: Keep 1: CLR bits
12	GPIO12	GPIO12_SR	Bitwise CLR operation of GPIO12 SR
			0: Keep 1: CLR bits
11	GPIO11	GPIO11_SR	Bitwise CLR operation of GPIO11 SR
			0: Keep 1: CLR bits
10	GPIO10	GPIO10_SR	Bitwise CLR operation of GPIO10 SR
			0: Keep 1: CLR bits
9	GPIO9	GPIO9_SR	Bitwise CLR operation of GPIO9 SR
			0: Keep 1: CLR bits
8	GPIO8	GPIO8_SR	Bitwise CLR operation of GPIO8 SR
			0: Keep 1: CLR bits
7	GPIO7	GPIO7_SR	Bitwise CLR operation of GPIO7 SR
			0: Keep 1: CLR bits
6	GPIO6	GPIO6_SR	Bitwise CLR operation of GPIO6 SR
			0: Keep 1: CLR bits
5	GPIO5	GPIO5_SR	Bitwise CLR operation of GPIO5 SR
			0: Keep 1: CLR bits
4	GPIO4	GPIO4_SR	Bitwise CLR operation of GPIO4 SR
			0: Keep 1: CLR bits
3	GPIO3	GPIO3_SR	Bitwise CLR operation of GPIO3 SR
			0: Keep 1: CLR bits
2	GPIO2	GPIO2_SR	Bitwise CLR operation of GPIO2 SR
			0: Keep 1: CLR bits
1	GPIO1	GPIO1_SR	Bitwise CLR operation of GPIO1 SR
			0: Keep 1: CLR bits
0	GPIO0	GPIO0_SR	Bitwise CLR operation of GPIO0 SR
			U: Keep 1: CLR bits

A20207	710	<u>GPIO</u>	SR1	<u>l</u>	GPIO	SR C	Contro	bl							0007	FFFF
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48

© 2015 - 2017 MediaTek Inc.

Page 477 of 580



Туре																RW
Reset																1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Namo	GPIO															
Ivaine	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Туре	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

**Overview** Configures GPIO slew rate control

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_SR	SR for GPIO48
			0: Disable 1: Enable
15	GPIO47	GPIO47_SR	SR for GPIO47
			0: Disable 1: Enable
14	GPIO46	GPIO46_SR	SR for GPIO46
			0: Disable 1: Enable
13	GPIO45	GPIO45_SR	SR for GPIO45
			0: Disable 1: Enable
12	GPIO44	GPIO44_SR	SR for GPIO44
			0: Disable 1: Enable
11	GPIO43	GPIO43_SR	SR for GPIO43
			0: Disable 1: Enable
10	GPIO42	GPIO42_SR	SR for GPIO42
			0: Disable 1: Enable
9	GPIO41	GPIO41_SR	SR for GPIO41
			0: Disable 1: Enable
8	GPIO40	GPIO40_SR	SR for GPIO40
			0: Disable 1: Enable
7	GPIO39	GPIO39_SR	SR for GPI039
			0: Disable 1: Enable
6	GPIO38	GPIO38_SR	SR for GPI038
			0: Disable 1: Enable
5	GPIO37	GPIO37_SR	SR for GPIO37
			0: Disable 1: Enable
4	GPIO36	GPIO36_SR	SR for GPIO36
			0: Disable 1: Enable
3	GPIO35	GPIO35_SR	SR for GPIO35
			0: Disable 1: Enable
2	GPIO34	GPIO34_SR	SR for GPIO34
			0: Disable 1: Enable



Bit(s)	Mnemonic	Name	Description
1	GPIO33	GPIO33_SR	<b>SR for GPIO33</b> 0: Disable 1: Enable
0	GP1032	GPIO32_SR	SR for GPIO32 0: Disable 1: Enable

# A2020714 <u>GPIO_SR1_SE</u> GPIO SR Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO
True																<b>48</b>
туре																wo
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nomo	GPIO															
Name	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_SR1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_SR	<b>Bitwise SET operation of GPIO48 SR</b> 0: Keep 1: SET bits
15	GPIO47	GPIO47_SR	<b>Bitwise SET operation of GPIO47 SR</b> 0: Keep 1: SET bits
14	GPIO46	GPIO46_SR	<b>Bitwise SET operation of GPIO46 SR</b> 0: Keep 1: SET bits
13	GPIO45	GPIO45_SR	<b>Bitwise SET operation of GPIO45 SR</b> 0: Keep 1: SET bits
12	GPIO44	GPIO44_SR	<b>Bitwise SET operation of GPIO44 SR</b> 0: Keep 1: SET bits
11	GPIO43	GPIO43_SR	<b>Bitwise SET operation of GPIO43 SR</b> 0: Keep 1: SET bits
10	GPIO42	GPIO42_SR	<b>Bitwise SET operation of GPIO42 SR</b> 0: Keep 1: SET bits
9	GPIO41	GPIO41_SR	<b>Bitwise SET operation of GPIO41 SR</b> 0: Keep 1: SET bits
8	GPIO40	GPIO40_SR	<b>Bitwise SET operation of GPIO40 SR</b> 0: Keep 1: SET bits
7	GPIO39	GPIO39_SR	<b>Bitwise SET operation of GPIO39 SR</b> 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
6	GPIO38	GPIO38_SR	<b>Bitwise SET operation of GPIO38 SR</b> 0: Keep 1: SET bits
5	GPIO37	GPIO37_SR	<b>Bitwise SET operation of GPIO37 SR</b> 0: Keep 1: SET bits
4	GPIO36	GPIO36_SR	<b>Bitwise SET operation of GPIO36 SR</b> 0: Keep 1: SET bits
3	GPIO35	GPIO35_SR	<b>Bitwise SET operation of GPIO35 SR</b> 0: Keep 1: SET bits
2	GPIO34	GPIO34_SR	<b>Bitwise SET operation of GPIO34 SR</b> 0: Keep 1: SET bits
1	GPIO33	GPIO33_SR	<b>Bitwise SET operation of GPIO33 SR</b> 0: Keep 1: SET bits
0	GPIO32	GPIO32_SR	<b>Bitwise SET operation of GPIO32 SR</b> 0: Keep 1: SET bits

#### GPIO_SR1_CL GPIO SR Control A2020718 0000000 <u>R</u> Bit 30 29 28 27 26 24 23 22 21 20 31 25 19 18 17 16 GPIO Name **48** Туре WO Reset 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 GPIO **GPIO GPIO GPIO** GPIO GPIO GPIO GPIO **GPIO** GPIO GPIO GPIO GPIO GPIO GPIO GPIO Name 45 44 40 39 38 37 36 35 34 32 47 46 43 42 41 33 Type Reset WO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

**Overview** For bitwise access of GPIO_SR1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_SR	Bitwise CLR operation of GPIO48 SR 0: Keep
15	GPIO47	GPIO47_SR	Bitwise CLR operation of GPIO47 SR 0: Keep
14	GPIO46	GPIO46_SR	1: CLR bits Bitwise CLR operation of GPIO46 SR
10			0: Keep 1: CLR bits
13	GP1045	GPI045_SR	0: Keep 1: CLR bits
12	GPIO44	GPIO44_SR	<b>Bitwise CLR operation of GPIO44 SR</b> 0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
11	GPIO43	GPIO43_SR	<b>Bitwise CLR operation of GPIO43 SR</b> 0: Keep 1: CLR bits
10	GPIO42	GPIO42_SR	<b>Bitwise CLR operation of GPIO42 SR</b> 0: Keep 1: CLR bits
9	GPIO41	GPIO41_SR	<b>Bitwise CLR operation of GPIO41 SR</b> 0: Keep 1: CLR bits
8	GPIO40	GPIO40_SR	<b>Bitwise CLR operation of GPIO40 SR</b> 0: Keep 1: CLR bits
7	GPIO39	GPIO39_SR	<b>Bitwise CLR operation of GPIO39 SR</b> 0: Keep 1: CLR bits
6	GPIO38	GPIO38_SR	<b>Bitwise CLR operation of GPIO38 SR</b> 0: Keep 1: CLR bits
5	GPIO37	GPIO37_SR	<b>Bitwise CLR operation of GPIO37 SR</b> 0: Keep 1: CLR bits
4	GPIO36	GPIO36_SR	<b>Bitwise CLR operation of GPIO36 SR</b> 0: Keep 1: CLR bits
3	GPIO35	GPIO35_SR	<b>Bitwise CLR operation of GPIO35 SR</b> 0: Keep 1: CLR bits
2	GPIO34	GPIO34_SR	<b>Bitwise CLR operation of GPIO34 SR</b> 0: Keep 1: CLR bits
1	GPIO33	GPIO33_SR	<b>Bitwise CLR operation of GPIO33 SR</b> 0: Keep 1: CLR bits
0	GPIO32	GPIO32_SR	<b>Bitwise CLR operation of GPIO32 SR</b> 0: Keep 1: CLR bits

# A2020800 GPIO DRV0 GPIO DRV Control

## 0000000

-																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	015	GPI	014	GPI	013	GPI	012	GPI	[011	GPI	010	GP	109	GP	<b>IO8</b>
Туре	RW RW		W	R	W	R	W	R	W	R	W	R	W	RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GP	IO7	GP	106	GP	IO5	GP	<b>IO4</b>	GP	103	GP	102	GP	IO1	GP	00
Туре	RW RW RW		R	W	RW		RW		RW		R	W				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** Configures GPIO driving control

Bit(s)	Mnemonic	Name	Description
31:30	GPIO15	GPIO15_DRV	GPIO15 driving control
29:28	GPIO14	GPIO14_DRV	GPIO14 driving control
27:26	GPIO13	GPIO13_DRV	GPIO13 driving control

© 2015 - 2017 MediaTek Inc.

Page 481 of 580



Bit(s)	Mnemonic	Name	Description
25:24	GPIO12	GPIO12_DRV	GPIO12 driving control
23:22	GPIO11	GPIO11_DRV	<b>GPIO11 driving control</b>
21:20	GPIO10	GPIO10_DRV	<b>GPIO10 driving control</b>
19:18	GPIO9	GPIO9_DRV	GPIO9 driving control
17:16	GPIO8	GPIO8_DRV	GPIO8 driving control
15:14	GPIO7	GPIO7_DRV	<b>GPIO7 driving control</b>
13:12	GPIO6	GPIO6_DRV	GPIO6 driving control
11:10	GPIO5	GPIO5_DRV	GPIO5 driving control
9:8	GPIO4	GPIO4_DRV	GPIO4 driving control
7:6	GPIO3	GPIO3_DRV	GPIO3 driving control
5:4	GPIO2	GPIO2_DRV	GPIO2 driving control
3:2	GPIO1	GPIO1_DRV	GPIO1 driving control
1:0	GPI00	GPIO0_DRV	GPIO0 driving control

# A2020804 <u>GPIO_DRV0_S</u>GPIO DRV Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	015	GPI	014	GPI	013	GPI	012	GPI	[011	GPI	010	GP	IO9	GP	<b>IO8</b>
Туре	W	0	W	0	W	0	W	0	W	0	W	/0	W	/0	W	0'
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GP	IO7	GP	IO6	GP	IO5	GP	[04	GP	IO3	GP	IO2	GP	IO1	GP	00
Туре	W	0	W	0	W	0	W	0	W	0	W	/0	W	/0	W	0'
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_DRV0

Bit(s)	Mnemonic	Name	Description
31:30	GPIO15	GPIO15_DRV	<b>Bitwise SET operation of GPIO15_DRV</b> 0: Keep 1: SET bits
29:28	GPIO14	GPIO14_DRV	<b>Bitwise SET operation of GPIO14_DRV</b> 0: Keep 1: SET bits
27:26	GPIO13	GPIO13_DRV	<b>Bitwise SET operation of GPIO13_DRV</b> 0: Keep 1: SET bits
25:24	GPIO12	GPIO12_DRV	<b>Bitwise SET operation of GPIO12_DRV</b> 0: Keep 1: SET bits
23:22	GPIO11	GPIO11_DRV	<b>Bitwise SET operation of GPIO11_DRV</b> 0: Keep 1: SET bits
21:20	GPIO10	GPIO10_DRV	<b>Bitwise SET operation of GPIO10_DRV</b> 0: Keep 1: SET bits
19:18	GPIO9	GPIO9_DRV	<b>Bitwise SET operation of GPIO9_DRV</b> 0: Keep 1: SET bits
17:16	GPIO8	GPIO8_DRV	Bitwise SET operation of GPIO8_DRV 0: Keep



Bit(s)	Mnemonic	Name	Description
			1: SET bits
15:14	GPIO7	GPIO7_DRV	Bitwise SET operation of GPIO7_DRV
			0: Keep 1: SET bits
13:12	GPIO6	GPIO6_DRV	Bitwise SET operation of GPIO6_DRV
			0: Keep 1: SET bits
11:10	GPIO5	GPIO5_DRV	Bitwise SET operation of GPIO5_DRV
			0: Keep
	~~~~		1: SET bits
9:8	GPI04	GPIO4_DRV	Bitwise SET operation of GPIO4_DRV
			0: Keep 1: SET bits
7:6	GPIO3	GPIO3_DRV	Bitwise SET operation of GPIO3_DRV
			0: Keep 1: SET bits
5:4	GPIO2	GPIO2_DRV	Bitwise SET operation of GPIO2_DRV
			0: Кеер
			1: SET bits
3:2	GPIO1	GPIO1_DRV	Bitwise SET operation of GPIO1_DRV
			0: Keep 1: SET bits
1:0	GPIOO	GPIO0_DRV	Bitwise SET operation of GPIO0_DRV
			0: Keep
			1: SE1 DIts

A2020808 GPIO_DRV0_C LR GPIO DRV Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	015	GPI	014	GPI	013	GPI	012	GPI	011	GPI	010	GP	[09	GPI	[08
Туре	W	0	W	0	W	0	W	0	W	0'0	W	0	W	0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GP	107	GP	106	GP	105	GP	[04	GP	103	GP	[02	GP	IO1	GPI	[00]
Туре	W	0	W	0	W	0	W	0	W	0'0	W	0	W	0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_DRV0

Bit(s)	Mnemonic	Name	Description
31:30	GPIO15	GPIO15_DRV	Bitwise CLR operation of GPIO15_DRV 0: Keep 1: CLR bits
29:28	GPIO14	GPIO14_DRV	Bitwise CLR operation of GPIO14_DRV 0: Keep 1: CLR bits
27:26	GPIO13	GPIO13_DRV	Bitwise CLR operation of GPIO13_DRV 0: Keep 1: CLR bits
25:24	GPIO12	GPIO12_DRV	Bitwise CLR operation of GPIO12_DRV 0: Keep 1: CLR bits
23:22	GPIO11	GPIO11_DRV	Bitwise CLR operation of GPIO11_DRV

© 2015 - 2017 MediaTek Inc.



Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
21:20	GPIO10	GPIO10_DRV	Bitwise CLR operation of GPIO10_DRV
			0: Keep 1: CLR bits
19:18	GPIO9	GPIO9_DRV	Bitwise CLR operation of GPIO9_DRV
			0: Keep 1: CLR bits
17:16	GPIO8	GPIO8_DRV	Bitwise CLR operation of GPIO8_DRV
			0: Keep 1: CLR bits
15:14	GPIO7	GPIO7_DRV	Bitwise CLR operation of GPIO7_DRV
			0: Keep 1: CLR bits
13:12	GPIO6	GPIO6_DRV	Bitwise CLR operation of GPIO6_DRV
			0: Keep 1: CLR bits
11:10	GPIO5	GPIO5_DRV	Bitwise CLR operation of GPIO5_DRV
			0: Keep 1: CLR bits
9:8	GPIO4	GPIO4_DRV	Bitwise CLR operation of GPIO4_DRV
			0: Keep 1: CLR bits
7:6	GPIO3	GPIO3_DRV	Bitwise CLR operation of GPIO3_DRV
			0: Keep 1: CLR bits
5:4	GPIO2	GPIO2_DRV	Bitwise CLR operation of GPIO2_DRV
			0: Keep 1: CLR bits
3:2	GPIO1	GPIO1_DRV	Bitwise CLR operation of GPIO1_DRV
			0: Keep 1: CLR bits
1:0	GPIO0	GPIO0_DRV	Bitwise CLR operation of GPIO0_DRV
			0: Keep 1: CLR bits

A2020810 <u>GPIO_DRV1</u> **GPIO DRV Control**

0

12

29 28

GPI030

RW

0

13

0000000 27 26 25 24 23 22 21 20 19 18 17 16 GPIO29 GPIO28 GPIO27 GPIO26 GPIO25 GPIO24 RW RW RW RW RW RW 0 0 0 0 0 0 0 0 0 0 0 0 11 10 9 8 7 6 5 4 3 2 1 0

GPIO20 GPI019 Name GPIO23 GPIO22 GPIO21 GPI018 GPI017 Туре RW RW RW RW RW RW RW Reset 0 0 0 0 0 0 0 0 0 0 0 0 0

Configures GPIO driving control **Overview**

Bit

Name

Туре

Reset

Bit

31

0

15

30

0

14

GPIO31

RW

Bit(s) Mnemonio	name	Description
31:30 GPIO31	GPIO31_DRV	GPIO31 driving control
29:28 GPIO30	GPIO30_DRV	GPIO30 driving control
27:26 GPIO29	GPIO29_DRV	GPIO29 driving control
25:24 GPIO28	GPIO28_DRV	GPIO28 driving control

© 2015 - 2017 MediaTek Inc.

Page 484 of 580

GPI016

RW

0

0

0



Bit(s)	Mnemonic	Name	Description
23:22	GPIO27	GPIO27_DRV	GPIO27 driving control
21:20	GPIO26	GPIO26_DRV	GPIO26 driving control
19:18	GPIO25	GPIO25_DRV	GPIO25 driving control
17:16	GPIO24	GPIO24_DRV	GPIO24 driving control
15:14	GPIO23	GPIO23_DRV	GPIO23 driving control
13:12	GPIO22	GPIO22_DRV	GPIO22 driving control
11:10	GPIO21	GPIO21_DRV	GPIO21 driving control
9:8	GPIO20	GPIO20_DRV	GPIO20 driving control
7:6	GPIO19	GPIO19_DRV	GPIO19 driving control
5:4	GPIO18	GPIO18_DRV	GPIO18 driving control
3:2	GPIO17	GPIO17_DRV	GPIO17 driving control
1:0	GPIO16	GPIO16_DRV	GPIO16 driving control

A2020814 <u>GPIO_DRV1_S</u> GPIO DRV Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	031	GPI	030	GPI	029	GPI	028	GPI	027	GPI	026	GPI	025	GPI	024
Туре	W	0	W	0	W	0	W	0	W	0'0	W	0	W	0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	023	GPI	022	GPI	021	GPI	020	GPI	019	GPI	018	GPI	017	GPI	016
Туре	WO WO WO		WO		WO		WO		W	0	W	0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_DRV1

Bit(s)	Mnemonic	Name	Description
31:30	GPIO31	GPIO31_DRV	Bitwise SET operation of GPIO31_DRV 0: Keep 1: SET bits
29:28	GPIO30	GPIO30_DRV	Bitwise SET operation of GPIO30_DRV 0: Keep 1: SET bits
27:26	GPIO29	GPIO29_DRV	Bitwise SET operation of GPIO29_DRV 0: Keep 1: SET bits
25:24	GPIO28	GPIO28_DRV	Bitwise SET operation of GPIO28_DRV 0: Keep 1: SET bits
23:22	GPIO27	GPIO27_DRV	Bitwise SET operation of GPIO27_DRV 0: Keep 1: SET bits
21:20	GPIO26	GPIO26_DRV	Bitwise SET operation of GPIO26_DRV 0: Keep 1: SET bits
19:18	GPIO25	GPIO25_DRV	Bitwise SET operation of GPIO25_DRV 0: Keep 1: SET bits
17:16	GPIO24	GPIO24_DRV	Bitwise SET operation of GPIO24_DRV 0: Keep 1: SET bits

© 2015 - 2017 MediaTek Inc. ains information that is proprietary to MediaTek Inc. ("MediaTek") and Page 485 of 580



Bit(s)	Mnemonic	Name	Description
15:14	GPIO23	GPIO23_DRV	Bitwise SET operation of GPIO23_DRV 0: Keep 1: SET bits
13:12	GPIO22	GPIO22_DRV	Bitwise SET operation of GPIO22_DRV 0: Keep 1: SET bits
11:10	GPIO21	GPIO21_DRV	Bitwise SET operation of GPIO21_DRV 0: Keep 1: SET bits
9:8	GPIO20	GPIO20_DRV	Bitwise SET operation of GPIO20_DRV 0: Keep 1: SET bits
7:6	GPIO19	GPIO19_DRV	Bitwise SET operation of GPIO19_DRV 0: Keep 1: SET bits
5:4	GPIO18	GPIO18_DRV	Bitwise SET operation of GPIO18_DRV 0: Keep 1: SET bits
3:2	GPIO17	GPIO17_DRV	Bitwise SET operation of GPIO17_DRV 0: Keep 1: SET bits
1:0	GPIO16	GPIO16_DRV	Bitwise SET operation of GPIO16_DRV 0: Keep 1: SET bits

A2020818 <u>GPIO_DRV1_C</u> GPIO DRV Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	031	GPI	030	GPI	029	GPI	028	GPIO27		GPIO26		GPIO25		GPIO24	
Туре	W	0'0	W	0	WO		W	0	WO		WO		WO		WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	023	GPI	022	GPI	021	GPI	020	GPI	019	GPI	018	GPI	017	GPI	016
Туре	W	0	W	0	W	0	W	0	W	0'0	W	0	W	0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_DRV1

Bit(s)	Mnemonic	Name	Description
31:30	GPIO31	GPIO31_DRV	Bitwise CLR operation of GPIO31_DRV
			1: CLR bits
29:28	GPIO30	GPIO30_DRV	Bitwise CLR operation of GPIO30_DRV
			0: Keep 1: CLR bits
27:26	GPIO29	GPIO29_DRV	Bitwise CLR operation of GPIO29_DRV
			0: Keep 1: CLR bits
25:24	GPIO28	GPIO28_DRV	Bitwise CLR operation of GPIO28_DRV
			0: Keep 1: CLR bits
23:22	GPIO27	GPIO27_DRV	Bitwise CLR operation of GPIO27_DRV
			О: Кеер



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
21:20	GPIO26	GPIO26_DRV	Bitwise CLR operation of GPIO26_DRV
			0: Keep 1: CLR bits
19:18	GPIO25	GPIO25_DRV	Bitwise CLR operation of GPIO25_DRV
			0: Keep 1: CLR bits
17:16	GPIO24	GPIO24_DRV	Bitwise CLR operation of GPIO24_DRV
			0: Keep 1: CLR bits
15:14	GPIO23	GPIO23_DRV	Bitwise CLR operation of GPIO23_DRV
			0: Keep 1: CLR bits
13:12	GPIO22	GPIO22_DRV	Bitwise CLR operation of GPIO22_DRV
			0: Keep 1: CLR bits
11:10	GPIO21	GPIO21_DRV	Bitwise CLR operation of GPIO21_DRV
			0: Keep 1: CLR bits
9:8	GPIO20	GPIO20_DRV	Bitwise CLR operation of GPIO20_DRV
			0: Keep 1: CLR bits
7:6	GPIO19	GPIO19_DRV	Bitwise CLR operation of GPI019_DRV
			0: Keep 1: CLR bits
5:4	GPIO18	GPIO18_DRV	Bitwise CLR operation of GPIO18_DRV
			0: Keep 1: CLR bits
3:2	GPIO17	GPIO17_DRV	Bitwise CLR operation of GPIO17_DRV
			0: Keep 1: CLR bits
1:0	GPIO16	GPIO16_DRV	Bitwise CLR operation of GPIO16_DRV
			0: Keep 1: CLR bits

A2020820 GPIO_DRV2 GPIO DRV Control

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	047	GPI	046	GPI	045	GPI	044	GPI	043	GPI	042	GPI	041	GPI	040
Туре	R	W	R	W	R	W	R	W	R	W	R	W	R	W	R	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	039	GPI	038	GPI	037	GPI	036	GPI	035	GPI	034	GPI	033	GPI	032
Туре	R	W	R	W	RW		RV									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview Configures GPIO driving control

Bit(s) Mnemonic	Name	Description
31:3	0 GPIO47	GPIO47_DRV	GPIO47 driving control
29:2	8 GPIO46	GPIO46_DRV	GPIO46 driving control
27:2	6 GPIO45	GPIO45_DRV	GPIO45 driving control
25:2	4 GPIO44	GPIO44_DRV	GPIO44 driving control

Page 487 of 580

0000000



Bit(s)	Mnemonic	Name	Description
23:22	GPIO43	GPIO43_DRV	GPIO43 driving control
21:20	GPIO42	GPIO42_DRV	GPIO42 driving control
19:18	GPIO41	GPIO41_DRV	GPIO41 driving control
17:16	GPIO40	GPIO40_DRV	GPIO40 driving control
15:14	GPIO39	GPIO39_DRV	GPIO39 driving control
13:12	GPIO38	GPIO38_DRV	GPIO38 driving control
11:10	GPIO37	GPIO37_DRV	GPIO37 driving control
9:8	GPIO36	GPIO36_DRV	GPIO36 driving control
7:6	GPIO35	GPIO35_DRV	GPIO35 driving control
5:4	GPIO34	GPIO34_DRV	GPIO34 driving control
3:2	GPIO33	GPIO33_DRV	GPIO33 driving control
1:0	GPIO32	GPIO32_DRV	GPIO32 driving control

A2020824 <u>GPIO_DRV2_S</u>GPIO DRV Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO47 GPIO46		GPIO45 GPIO44		GPIO43 G		GPI	GPIO42		GPIO41		040				
Туре	W	0'0	W	0/	W	0'0	W	0	W	0'0	W	0'0	W	/0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	039	GPI	038	GPI	037	GPI	036	GPI	035	GPI	034	GPI	033	GPI	032
Туре	WO WO WO WO		0	WO		WO		W	/0	W	0					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_DRV2

Bit(s)	Mnemonic	Name	Description
31:30	GPIO47	GPIO47_DRV	Bitwise SET operation of GPIO47_DRV 0: Keep 1: SET bits
29:28	GPIO46	GPIO46_DRV	Bitwise SET operation of GPIO46_DRV 0: Keep 1: SET bits
27:26	GPIO45	GPIO45_DRV	Bitwise SET operation of GPIO45_DRV 0: Keep 1: SET bits
25:24	GPIO44	GPIO44_DRV	Bitwise SET operation of GPIO44_DRV 0: Keep 1: SET bits
23:22	GPIO43	GPIO43_DRV	Bitwise SET operation of GPIO43_DRV 0: Keep 1: SET bits
21:20	GPIO42	GPIO42_DRV	Bitwise SET operation of GPIO42_DRV 0: Keep 1: SET bits
19:18	GPIO41	GPIO41_DRV	Bitwise SET operation of GPIO41_DRV 0: Keep 1: SET bits
17:16	GPIO40	GPIO40_DRV	Bitwise SET operation of GPIO40_DRV 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
15:14	GPIO39	GPIO39_DRV	Bitwise SET operation of GPIO39_DRV 0: Keep 1: SET bits
13:12	GPIO38	GPIO38_DRV	Bitwise SET operation of GPIO38_DRV 0: Keep 1: SET bits
11:10	GPIO37	GPIO37_DRV	Bitwise SET operation of GPIO37_DRV 0: Keep 1: SET bits
9:8	GPIO36	GPIO36_DRV	Bitwise SET operation of GPIO36_DRV 0: Keep 1: SET bits
7:6	GP1035	GPIO35_DRV	Bitwise SET operation of GPIO35_DRV 0: Keep 1: SET bits
5:4	GPIO34	GPIO34_DRV	Bitwise SET operation of GPIO34_DRV 0: Keep 1: SET bits
3:2	GPIO33	GPIO33_DRV	Bitwise SET operation of GPIO33_DRV 0: Keep 1: SET bits
1:0	GPIO32	GPIO32_DRV	Bitwise SET operation of GPIO32_DRV 0: Keep 1: SET bits

A2020828 <u>GPIO_DRV2_C</u>GPIO DRV Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	047	GPI	046	GPI	045	GPI	044	GPI	043	GPI	042	GPI	041	GPI	040
Туре	W	0'0	W	0	W	WO		0	WO		WO		WO		WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	039	GPI	038	GPI	037	GPI	036	GPI	035	GPI	034	GPI	033	GPI	032
Туре	W	0	W	0	W	0	W	WO		0	WO		WO		W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_DRV2

Bit(s)	Mnemonic	Name	Description
31:30	GPIO47	GPIO47_DRV	Bitwise CLR operation of GPIO47_DRV 0: Keep 1: CLR bits
29:28	GPIO46	GPIO46_DRV	Bitwise CLR operation of GPIO46_DRV 0: Keep 1: CLR bits
27:26	GPIO45	GPIO45_DRV	Bitwise CLR operation of GPIO45_DRV 0: Keep 1: CLR bits
25:24	GPIO44	GPIO44_DRV	Bitwise CLR operation of GPIO44_DRV 0: Keep 1: CLR bits
23:22	GPIO43	GPIO43_DRV	Bitwise CLR operation of GPIO43_DRV 0: Keep



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
21:20	GPIO42	GPIO42_DRV	Bitwise CLR operation of GPIO42_DRV
			0: Keep
10.10	CDIO 41	CDIO41 DDV	I: CLK DIIS
19:18	GP1041	GPI041_DRV	D: Koop
			1: CLR bits
17:16	GPIO40	GPIO40_DRV	Bitwise CLR operation of GPIO40_DRV
			0: Keep
			1: CLR bits
15:14	GPIO39	GPIO39_DRV	Bitwise CLR operation of GPIO39_DRV
			U: Keep 1: CLR bits
13:12	GPIO38	GPIO38 DRV	Bitwise CLR operation of GPIO38 DRV
10114		ur 1000_2111	0: Keep
			1: CLR bits
11:10	GPIO37	GPIO37_DRV	Bitwise CLR operation of GPIO37_DRV
			0: Keep
0.0	CDIO26	CDIO26 DDV	I: CLR DIS Dituice CLD exerction of CDIO26 DDV
9.0	GF1030	GF1030_DKV	O: Keen
			1: CLR bits
7:6	GPIO35	GPIO35_DRV	Bitwise CLR operation of GPIO35_DRV
			0: Кеер
	~~~~		1: CLR bits
5:4	GPI034	GPI034_DRV	Bitwise CLR operation of GP1034_DRV
			1: CLR bits
3:2	GPIO33	GPIO33_DRV	Bitwise CLR operation of GPIO33_DRV
		_	0: Keep
			1: CLR bits
1:0	GPIO32	GPIO32_DRV	Bitwise CLR operation of GPIO32_DRV
			0: Keep 1: CLR bits
			1. OLI 010

## A2020830 GPIO_DRV3 GPIO DRV Control

#### Bit Name Type Reset Bit Name Type GPIO48 RW Reset

**Overview** Configures GPIO driving control

Bit(s)	Mnemonic	Name	Description
1:0	GPIO48	GPIO48_DRV	GPIO48 driving control

# A2020834 <u>GPIO_DRV3_S</u> GPIO DRV Control

### 



ET

-																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															GPI	048
Туре															W	0
Reset															0	0

#### **Overview** For bitwise access of GPIO_DRV3

Bit(s) Mnemonic Name	Description
1:0 <b>GPIO48</b> GPIO48_DRV	<b>Bitwise SET operation of GPIO48_DRV</b> 0: Keep 1: SET bits

# A2020838 GPIO_DRV3_C LR GPIO DRV Control

#### 30 Bit 31 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Name Туре Reset Bit 15 14 13 12 11 10 9 8 6 2 0 7 5 4 3 Name GPIO48 Туре WO Reset 0 0

**Overview** For bitwise access of GPIO_DRV3

Bit(s)	Mnemonic	Name	Description
1:0	GPIO48	GPIO48_DRV	<b>Bitwise CLR operation of GPIO48_DRV</b> 0: Keep 1: CLR bits

## A2020900 GPIO_IESO GPIO IES Control

#### Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 GPIO GPIO **GPIO** GPIO GPIO GPIO **GPIO** GPIO GPIO **GPIO** GPIO GPIO GPIO1 GPIO1 GPIO1 GPIO Name 31 30 29 28 27 26 25 24 23 22 21 20 9 8 7 16 RW Туре RW Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Bit 15 10 0 14 13 12 11 9 8 6 2 1 7 5 4 3 GPIO GPIO1 GPIO1 **GPIO1** GPIO1 GPIO1 GPIO GPIO **GPIO** GPIO GPIO GPIO **GPIO** GPIO GPIO Name GPI01 2 8 7 2 0 15 4 3 1 0 9 6 5 4 3 Type RW Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

**Overview** Configures GPIO input enabling control

Note that the **GPIO_DIN** value is meaningless once **GPIO_IES** is enabled.

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_IES	<b>Input buffer for GPIO31_IES</b> 0: Disable 1: Enable

© 2015 - 2017 MediaTek Inc.

Page 491 of 580

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.

### FFFFFFFF

0000000



Bit(s)	Mnemonic	Name	Description
30	CPIO30	CPIO30 IFS	Input buffer for CPIO30_IFS
50	ui 1050	011030_115	0: Disable 1: Enable
29	GPIO29	GPIO29_IES	Input buffer for GPIO29_IES 0: Disable 1: Enable
28	GPIO28	GPIO28_IES	Input buffer for GPIO28_IES 0: Disable 1: Enable
27	GPIO27	GPIO27_IES	Input buffer for GPIO27_IES 0: Disable 1: Enable
26	GPIO26	GPIO26_IES	Input buffer for GPIO26_IES 0: Disable 1: Enable
25	GPIO25	GPIO25_IES	Input buffer for GPIO25_IES 0: Disable 1: Enable
24	GPIO24	GPIO24_IES	Input buffer for GPIO24_IES 0: Disable 1: Enable
23	GPIO23	GPIO23_IES	Input buffer for GPIO23_IES 0: Disable 1: Enable
22	GPIO22	GPIO22_IES	Input buffer for GPIO22_IES 0: Disable 1: Enable
21	GPIO21	GPIO21_IES	Input buffer for GPIO21_IES 0: Disable 1: Enable
20	GPIO20	GPIO20_IES	Input buffer for GPIO20_IES 0: Disable 1: Enable
19	GPIO19	GPIO19_IES	Input buffer for GPIO19_IES 0: Disable 1: Enable
18	GPIO18	GPIO18_IES	Input buffer for GPIO18_IES 0: Disable 1: Enable
17	GPIO17	GPIO17_IES	Input buffer for GPIO17_IES 0: Disable 1: Enable
16	GPIO16	GPIO16_IES	Input buffer for GPIO16_IES 0: Disable 1: Enable
15	GPIO15	GPIO15_IES	Input buffer for GPIO15_IES 0: Disable 1: Enable
14	GPIO14	GPIO14_IES	Input buffer for GPIO14_IES 0: Disable 1: Enable
13	GPIO13	GPIO13_IES	Input buffer for GPIO13_IES 0: Disable 1: Enable



Bit(s)	Mnemonic	Name	Description
12	GPIO12	GPIO12_IES	Input buffer for GPIO12_IES 0: Disable 1: Enable
11	GPIO11	GPIO11_IES	Input buffer for GPIO11_IES 0: Disable 1: Enable
10	GPIO10	GPIO10_IES	Input buffer for GPIO10_IES 0: Disable 1: Enable
9	GPIO9	GPIO9_IES	Input buffer for GPIO9_IES 0: Disable 1: Enable
8	GPIO8	GPIO8_IES	Input buffer for GPIO8_IES 0: Disable 1: Enable
7	GPIO7	GPIO7_IES	Input buffer for GPIO7_IES 0: Disable 1: Enable
6	GPIO6	GPIO6_IES	Input buffer for GPIO6_IES 0: Disable 1: Enable
5	GPIO5	GPIO5_IES	Input buffer for GPIO5_IES 0: Disable 1: Enable
4	GPIO4	GPIO4_IES	Input buffer for GPIO4_IES 0: Disable 1: Enable
3	GPIO3	GPIO3_IES	Input buffer for GPIO3_IES 0: Disable 1: Enable
2	GPIO2	GPIO2_IES	Input buffer for GPIO2_IES 0: Disable 1: Enable
1	GPIO1	GPIO1_IES	Input buffer for GPIO1_IES 0: Disable 1: Enable
0	GPIO0	GPIO0_IES	Input buffer for GPIOO_IES 0: Disable 1: Enable

# A2020904 GPIO_IES0_SE T GPIO IES Control

#### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Namo	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPI01	GPI01	GPI01	GPIO
Ivallie	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nomo	GPIO	GPI01	GPI01	GPI01	GPI01	<b>GPIO1</b>	GPIO	GPIO	CDIO1	GPIO						
Name	15	4	3	2	1	0	9	8	7	6	5	4	3	2	GFIUI	0
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_IES0



Note that the GPIO_DIN value is meaningless once is GPIO_IES enabled.

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_IES	Bitwise SET operation of GPIO31 input buffer
			0: Keep 1: SET bits
30	GPIO30	GPIO30_IES	Bitwise SET operation of GPIO30 input buffer
			0: Keep 1: SET bits
29	GPIO29	GPIO29_IES	Bitwise SET operation of GPIO29 input buffer
			0: Keep 1: SET bits
28	GPIO28	GPIO28_IES	Bitwise SET operation of GPIO28 input buffer
			0: Keep 1: SET bits
27	GPIO27	GPIO27_IES	Bitwise SET operation of GPIO27 input buffer
			0: Keep 1: SET bits
26	GPIO26	GPIO26_IES	Bitwise SET operation of GPIO26 input buffer
			0: Keep 1: SET bits
25	GPIO25	GPIO25_IES	Bitwise SET operation of GPIO25 input buffer
			0: Keep 1: SET bits
24	GPIO24	GPIO24_IES	Bitwise SET operation of GPIO24 input buffer
			0: Keep 1: SET bits
23	GPIO23	GPIO23_IES	Bitwise SET operation of GPIO23 input buffer
			0: Keep 1: SET bits
22	GPIO22	GPIO22_IES	Bitwise SET operation of GPIO22 input buffer
			0: Keep 1: SET bits
21	GPIO21	GPIO21_IES	Bitwise SET operation of GPIO21 input buffer
			0: Keep 1: SET bits
20	GPIO20	GPIO20_IES	Bitwise SET operation of GPIO20 input buffer
			0: Keep 1: SET bits
19	GPIO19	GPIO19_IES	Bitwise SET operation of GPIO19 input buffer
			0: Keep 1: SET bits
18	GPIO18	GPIO18_IES	Bitwise SET operation of GPIO18 input buffer
			0: Keep 1: SET bits
17	GPIO17	GPIO17_IES	Bitwise SET operation of GPIO17 input buffer
			0: Keep 1: SET bits
16	GPIO16	GPIO16_IES	Bitwise SET operation of GPIO16 input buffer
			0: Keep 1: SET bits
15	GPIO15	GPIO15_IES	<b>Bitwise SET operation of GPIO15 input buffer</b> 0: Keep



Bit(s)	Mnemonic	Name	Description
			1: SET bits
14	GPIO14	GPIO14_IES	Bitwise SET operation of GPIO14 input buffer
			0: Keep 1: SET bits
13	GPIO13	GPIO13_IES	Bitwise SET operation of GPIO13 input buffer
			0: Keep 1: SET bits
12	GPIO12	GPIO12_IES	Bitwise SET operation of GPIO12 input buffer
			0: Keep 1: SET bits
11	GPIO11	GPIO11_IES	Bitwise SET operation of GPIO11 input buffer
			0: Keep 1: SET bits
10	GPIO10	GPIO10_IES	Bitwise SET operation of GPIO10 input buffer
			0: Keep 1: SET bits
9	GPIO9	GPIO9_IES	Bitwise SET operation of GPIO9 input buffer
			0: Keep 1: SET bits
8	GPIO8	GPIO8_IES	Bitwise SET operation of GPIO8 input buffer
			0: Keep 1: SET bits
7	GPIO7	GPIO7_IES	Bitwise SET operation of GPIO7 input buffer
			0: Keep 1: SET bits
6	GPIO6	GPIO6_IES	Bitwise SET operation of GPIO6 input buffer
			0: Keep 1: SET bits
5	GPIO5	GPIO5_IES	Bitwise SET operation of GPIO5 input buffer
			0: Keep 1: SET bits
4	GPIO4	GPIO4_IES	Bitwise SET operation of GPIO4 input buffer
			0: Keep 1: SET bits
3	GPIO3	GPIO3_IES	Bitwise SET operation of GPIO3 input buffer
			0: Keep 1: SET bits
2	GPIO2	GPIO2_IES	Bitwise SET operation of GPIO2 input buffer
			0: Keep 1: SET bits
1	GPIO1	GPIO1_IES	Bitwise SET operation of GPIO1 input buffer
			0: Keep 1: SET bits
0	GPIO0	GPIO0_IES	Bitwise SET operation of GPIOO input buffer
			0: Keep 1: SET bits

A20209	908	GPIO_IESO_CGPIO IES Control00000000LR000000000000000000000000000000000										0000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO

© 2015 - 2017 MediaTek Inc.

Page 495 of 580



Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 O	GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPIO1	GPIO 0
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_IES0

Note that the **GPIO_DIN** value is meaningless once **GPIO_IES** is enabled.

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_IES	Bitwise CLR operation of GPIO31 input buffer
			0: Keep 1: CLR bits
30	GPIO30	GPIO30_IES	Bitwise CLR operation of GPIO30 input buffer
			0: Keep 1: CLR bits
29	GPIO29	GPIO29_IES	Bitwise CLR operation of GPIO29 input buffer
			0: Keep 1: CLR bits
28	GPIO28	GPIO28_IES	Bitwise CLR operation of GPIO28 input buffer
			0: Keep 1: CLR bits
27	GPIO27	GPIO27_IES	Bitwise CLR operation of GPIO27 input buffer
			0: Keep 1: CLR bits
26	GPIO26	GPIO26_IES	Bitwise CLR operation of GPIO26 input buffer
			0: Keep 1: CLR bits
25	GPIO25	GPIO25_IES	Bitwise CLR operation of GPIO25 input buffer
			0: Keep 1: CLR bits
24	GPIO24	GPIO24_IES	Bitwise CLR operation of GPIO24 input buffer
			0: Keep 1: CLR bits
23	GPIO23	GPIO23_IES	Bitwise CLR operation of GPIO23 input buffer
			0: Keep 1: CLR bits
22	GPIO22	GPIO22_IES	Bitwise CLR operation of GPIO22 input buffer
			0: Keep 1: CLR bits
21	GPIO21	GPIO21_IES	Bitwise CLR operation of GPIO21 input buffer
			0: Keep 1: CLR bits
20	GPIO20	GPIO20_IES	Bitwise CLR operation of GPIO20 input buffer
			0: Keep 1: CLR bits
19	GPIO19	GPIO19_IES	Bitwise CLR operation of GPIO19 input buffer
			0: Keep 1: CLR bits
18	GPIO18	GPIO18_IES	Bitwise CLR operation of GPIO18 input buffer
			0: Keep 1: CLR bits
17	GPIO17	GPIO17_IES	Bitwise CLR operation of GPIO17 input buffer



_ _

Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
16	GPIO16	GPIO16_IES	Bitwise CLR operation of GPIO16 input buffer
			0: Keep 1: CLR bits
15	GPIO15	GPIO15_IES	Bitwise CLR operation of GPIO15 input buffer
			0: Keep 1: CLR bits
14	GPIO14	GPIO14_IES	Bitwise CLR operation of GPIO14 input buffer
			0: Keep 1: CLR bits
13	GPIO13	GPIO13_IES	Bitwise CLR operation of GPIO13 input buffer
			0: Keep 1: CLR bits
12	GPIO12	GPIO12_IES	Bitwise CLR operation of GPIO12 input buffer
			0: Keep 1: CLR bits
11	GPIO11	GPIO11_IES	Bitwise CLR operation of GPIO11 input buffer
			0: Keep 1: CLR bits
10	GPIO10	GPIO10_IES	Bitwise CLR operation of GPIO10 input buffer
			0: Keep 1: CLR bits
9	GPIO9	GPIO9_IES	Bitwise CLR operation of GPIO9 input buffer
			0: Keep 1: CLR bits
8	GPIO8	GPIO8_IES	Bitwise CLR operation of GPIO8 input buffer
			0: Keep 1: CLR bits
7	GPIO7	GPIO7_IES	Bitwise CLR operation of GPIO7 input buffer
			0: Keep
6	CPIO6	CPIO6 IFS	1. CLR DIS Bitwise CI R operation of CPIO6 input buffer
0	ui 100		0: Keep
			1: CLR bits
5	GPIO5	GPIO5_IES	Bitwise CLR operation of GPIO5 input buffer
			1: CLR bits
4	GPIO4	GPIO4_IES	Bitwise CLR operation of GPIO4 input buffer
			0: Keep 1: CLR bits
3	GPIO3	GPIO3 IES	Bitwise CLR operation of GPIO3 input buffer
		_	0: Keep
9	CDIO9	CDIO9 IES	1: CLK DIts <b>Pituice CLP exercises of CPIO2</b> input huffer
2	ur 104	GLIOT TES	0: Keep
			1: CLR bits
1	GPIO1	GPIO1_IES	Bitwise CLR operation of GPIO1 input buffer
			U: Keep 1: CLR bits
0	GPIO0	GPIO0_IES	Bitwise CLR operation of GPIO0 input buffer
			0: Keep
			1: ULK DIts


A20209	910	<u>GPIO</u>	IES	<u>1</u>	GPIO IES Control										0007	FFFF
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Туре																RW
Reset																1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Туре	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

#### 10000010 CDIO IES Control CDIO JECI

**Overview** Configures GPIO input enabling control

Note that the GPIO_DIN value is meaningless once GPIO_IES is enabled.

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_IES	Input buffer for GPIO48_IES 0: Disable 1: Enable
15	GPIO47	GPIO47_IES	Input buffer for GPIO47_IES 0: Disable 1: Enable
14	GPIO46	GPIO46_IES	Input buffer for GPIO46_IES 0: Disable 1: Enable
13	GPIO45	GPIO45_IES	Input buffer for GPIO45_IES 0: Disable 1: Enable
12	GPIO44	GPIO44_IES	Input buffer for GPIO44_IES 0: Disable 1: Enable
11	GPIO43	GPIO43_IES	Input buffer for GPIO43_IES 0: Disable 1: Enable
10	GPIO42	GPIO42_IES	Input buffer for GPIO42_IES 0: Disable 1: Enable
9	GPIO41	GPIO41_IES	Input buffer for GPIO41_IES 0: Disable 1: Enable
8	GPIO40	GPIO40_IES	Input buffer for GPIO40_IES 0: Disable 1: Enable
7	GPIO39	GPIO39_IES	Input buffer for GPIO39_IES 0: Disable 1: Enable
6	GPIO38	GPIO38_IES	Input buffer for GPIO38_IES 0: Disable 1: Enable
5	GPIO37	GPIO37_IES	<b>Input buffer for GPIO37_IES</b> 0: Disable 1: Enable
4	GPIO36	GPIO36_IES	Input buffer for GPIO36_IES





Bit(s)	Mnemonic	Name	Description
			0: Disable 1: Enable
3	GPIO35	GPIO35_IES	<b>Input buffer for GPIO35_IES</b> 0: Disable 1: Enable
2	GPIO34	GPIO34_IES	<b>Input buffer for GPIO34_IES</b> 0: Disable 1: Enable
1	GPIO33	GPIO33_IES	<b>Input buffer for GPIO33_IES</b> 0: Disable 1: Enable
0	GPIO32	GPIO32_IES	Input buffer for GPIO32_IES 0: Disable 1: Enable

# A2020914 <u>GPIO_IES1_SE</u> GPIO IES Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO
Туре																40 WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nama	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO
Name	477	40											-	~ .	~ ~	
	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Туре	47 WO	46 WO	45 WO	<b>44</b> WO	<b>43</b> WO	42 WO	<b>41</b> WO	<b>40</b> WO	<b>39</b> WO	38 WO	37 WO	36 WO	35 WO	34 WO	33 WO	32 WO

**Overview** For bitwise access of GPIO_IES1

Note that the **GPIO_DIN** value is meaningless once **GPIO_IES** is enabled.

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_IES	Bitwise SET operation of GPIO48 input buffer
			0: Keep 1: SET bits
15	GPIO47	GPIO47_IES	Bitwise SET operation of GPIO47 input buffer
			0: Keep 1: SET bits
14	GPIO46	GPIO46_IES	Bitwise SET operation of GPIO46 input buffer
			0: Keep 1: SET bits
13	GPIO45	GPIO45_IES	Bitwise SET operation of GPIO45 input buffer
			0: Keep 1: SET bits
12	GPIO44	GPIO44_IES	Bitwise SET operation of GPIO44 input buffer
			0: Keep 1: SET bits
11	GPIO43	GPIO43_IES	Bitwise SET operation of GPIO43 input buffer
			0: Keep 1: SET bits
10	GPIO42	GPIO42_IES	Bitwise SET operation of GPIO42 input buffer
			0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
9	GPIO41	GPIO41_IES	<b>Bitwise SET operation of GPIO41 input buffer</b> 0: Keep 1: SET bits
8	GPIO40	GPIO40_IES	<b>Bitwise SET operation of GPIO40 input buffer</b> 0: Keep 1: SET bits
7	GPIO39	GPIO39_IES	<b>Bitwise SET operation of GPIO39 input buffer</b> 0: Keep 1: SET bits
6	GPIO38	GPIO38_IES	<b>Bitwise SET operation of GPIO38 input buffer</b> 0: Keep 1: SET bits
5	GPIO37	GPIO37_IES	<b>Bitwise SET operation of GPIO37 input buffer</b> 0: Keep 1: SET bits
4	GPIO36	GPIO36_IES	<b>Bitwise SET operation of GPIO36 input buffer</b> 0: Keep 1: SET bits
3	GPIO35	GPIO35_IES	<b>Bitwise SET operation of GPIO35 input buffer</b> 0: Keep 1: SET bits
2	GPIO34	GPIO34_IES	<b>Bitwise SET operation of GPIO34 input buffer</b> 0: Keep 1: SET bits
1	GPIO33	GPIO33_IES	<b>Bitwise SET operation of GPIO33 input buffer</b> 0: Keep 1: SET bits
0	GPIO32	GPIO32_IES	<b>Bitwise SET operation of GPIO32 input buffer</b> 0: Keep 1: SET bits

# A2020918 <u>GPIO_IES1_CL</u> GPIO IES Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO
Туре																48 WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Namo	GPIO															
Ivanie	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview** For bitwise access of GPIO_IES1

Note that the **GPIO_DIN** value is meaningless once **GPIO_IES** is enabled.

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_IES	Bitwise CLR operation of GPIO48 input buffer
			0: Keep 1: CLR bits
15	GPIO47	GPIO47_IES	Bitwise CLR operation of GPIO47 input buffer
			0: Keep

© 2015 - 2017 MediaTek Inc.

Page 500 of 580



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
14	GPIO46	GPIO46_IES	Bitwise CLR operation of GPIO46 input buffer
			0: Keep 1: CLR bits
13	GPIO45	GPIO45_IES	Bitwise CLR operation of GPIO45 input buffer
			0: Keep 1: CLR bits
12	GPIO44	GPIO44_IES	Bitwise CLR operation of GPIO44 input buffer
			0: Keep 1: CLR bits
11	GPIO43	GPIO43_IES	Bitwise CLR operation of GPIO43 input buffer
			0: Keep 1: CLR bits
10	GPIO42	GPIO42_IES	Bitwise CLR operation of GPIO42 input buffer
			0: Keep 1: CLR bits
9	GPIO41	GPIO41_IES	Bitwise CLR operation of GPIO41 input buffer
			0: Keep 1: CLR bits
8	GPIO40	GPIO40_IES	Bitwise CLR operation of GPIO40 input buffer
			0: Keep 1: CLR bits
7	GPIO39	GPIO39_IES	Bitwise CLR operation of GPIO39 input buffer
			0: Keep 1: CLR bits
6	GPIO38	GPIO38_IES	Bitwise CLR operation of GPIO38 input buffer
			0: Keep 1: CLR bits
5	GPIO37	GPIO37_IES	Bitwise CLR operation of GPIO37 input buffer
			0: Keep 1: CLR bits
4	GPIO36	GPIO36_IES	Bitwise CLR operation of GPIO36 input buffer
			0: Keep 1: CLR bits
3	GPIO35	GPIO35_IES	Bitwise CLR operation of GPIO35 input buffer
			0: Keep 1: CLR bits
2	GPIO34	GPIO34_IES	Bitwise CLR operation of GPIO34 input buffer
			0: Keep 1: CLR bits
1	GPIO33	GPIO33_IES	Bitwise CLR operation of GPIO33 input buffer
			0: Keep 1: CLR bits
0	GPIO32	GPIO32_IES	Bitwise CLR operation of GPIO32 input buffer
			0: Keep 1: CLR bits

## A2020A00 GPIO_PUPD0 GPIO PUPD Control

### **F9E0FBF0**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Namo	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPI01	GPI01	GPI01	GPIO						
Ivaine	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Туре	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW						
D /						-	<u> </u>						<u> </u>	_		•

Page 501 of 580



_

## **MT2533D Reference Manual**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Namo	GPIO	GPI01	GPI01	GPI01	GPI01		GPIO	GPIO	GPIO	GPIO	GPIO	GPIO				
Ivallie	15	4	3	2	1		9	8	7	6	5	4				
Туре	RW	RW	RW	RW	RW		RW	RW	RW	RW	RW	RW				
Reset	1	1	1	1	1		1	1	1	1	1	1				

**Configures GPIO PUPD control Overview** 

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_PUPD	PUPD for GPIO31_PUPD
			0: Disable 1: Enable
30	GPIO30	GPIO30_PUPD	PUPD for GPIO30_PUPD
			0: Disable 1: Enable
29	GPIO29	GPIO29_PUPD	PUPD for GPIO29_PUPD
			0: Disable 1: Enable
28	GPIO28	GPIO28_PUPD	PUPD for GPIO28_PUPD
			0: Disable 1: Enable
27	GPIO27	GPIO27_PUPD	PUPD for GPIO27_PUPD
			0: Disable 1: Enable
26	GPIO26	GPIO26_PUPD	PUPD for GPIO26_PUPD
			0: Disable 1: Enable
25	GPIO25	GPIO25_PUPD	PUPD for GPIO25_PUPD
			0: Disable 1: Enable
24	GPIO24	GPIO24_PUPD	PUPD for GPIO24_PUPD
			0: Disable 1: Enable
23	GPIO23	GPIO23_PUPD	PUPD for GPIO23_PUPD
			0: Disable 1: Enable
22	GPIO22	GPIO22_PUPD	PUPD for GPIO22_PUPD
			0: Disable 1: Enable
21	GPIO21	GPIO21_PUPD	PUPD for GPIO21_PUPD
			0: Disable 1: Enable
20	GPIO20	GPIO20_PUPD	PUPD for GPIO20_PUPD
			0: Disable 1: Enable
19	GPIO19	GPIO19_PUPD	PUPD for GPI019_PUPD
			0: Disable 1: Enable
18	GPIO18	GPIO18_PUPD	PUPD for GPI018_PUPD
			0: Disable 1: Enable
17	GPIO17	GPIO17_PUPD	PUPD for GPIO17_PUPD
			0: Disable 1: Enable
16	GPIO16	GPIO16_PUPD	PUPD for GPIO16_PUPD
			0: Disable



Bit(s)	Mnemonic	Name	Description
			1: Enable
15	GPIO15	GPIO15_PUPD	PUPD for GPIO15_PUPD
			0: Disable
14			DUDD for CDIO14 DUDD
14	011014	GI 1014_1 01 D	0: Disable
			1: Enable
13	GPIO13	GPIO13_PUPD	PUPD for GPI013_PUPD
			0: Disable
10	001010		I: Enable
12	GPIOIZ	GPIOI2_PUPD	O: Disable
			1: Enable
11	GPIO11	GPIO11_PUPD	PUPD for GPI011_PUPD
			0: Disable
_			1: Enable
9	GPIO9	GPIO9_PUPD	PUPD for GPIO9_PUPD
			1: Enable
8	GPIO8	GPIO8_PUPD	PUPD for GPIO8_PUPD
			0: Disable
			1: Enable
7	GPIO7	GPIO7_PUPD	PUPD for GPIO7_PUPD
			0: Disable 1: Fnable
6	GPIO6	GPIO6 PUPD	PUPD for GPIO6 PUPD
Ū		<u></u>	0: Disable
			1: Enable
5	GPIO5	GPIO5_PUPD	PUPD for GPIO5_PUPD
			0: Disable
4	CDIOA	CDIO4 DUDD	I. Enable
4	ur104	GF104_FUFD	0. Disable
			1: Enable

#### GPIO_PUPDO_GPIO PUPD Control A2020A04 0000000 **SET** 25 23 Bit 31 30 29 28 27 26 24 22 21 20 19 18 17 16 GPIO **GPIO GPIO** GPIO **GPIO** GPIO GPIO GPIO **GPIO GPIO** GPIO GPIO GPIO1 GPIO1 GPIO1 GPIO Name 29 27 2<u>4</u> 26 <u>25</u> 23 21 20 31 30 28 22 9 8 7 16 Type Reset WO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 2 15 14 13 12 11 10 9 8 7 6 5 4 3 1 0 GPIO GPIO1 GPIO1 GPIO1 GPIO1 GPIO GPIO GPIO GPIO GPIO GPIO Name 15 4 3 2 9 8 7 6 5 4 1 Type WO Reset 0 0 0 0 0 0 0 0 0 0 0

**Overview** For bitwise access of GPIO_PUPD0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_PUPD	<b>Bitwise SET operation of GPIO31 PUPD</b> 0: Keep 1: SET bits

© 2015 - 2017 MediaTek Inc.

Page 503 of 580



Bit(s)	Mnemonic	Name	Description
30	GPIO30	GPIO30 PUPD	Bitwise SET operation of GPIO30 PUPD
		_	0: Keep 1: SET bits
29	GPIO29	GPIO29_PUPD	<b>Bitwise SET operation of GPIO29 PUPD</b> 0: Keep 1: SET bits
28	GPIO28	GPIO28_PUPD	<b>Bitwise SET operation of GPIO28 PUPD</b> 0: Keep 1: SET bits
27	GPIO27	GPIO27_PUPD	<b>Bitwise SET operation of GPIO27 PUPD</b> 0: Keep 1: SET bits
26	GPIO26	GPIO26_PUPD	<b>Bitwise SET operation of GPIO26 PUPD</b> 0: Keep 1: SET bits
25	GPIO25	GPIO25_PUPD	<b>Bitwise SET operation of GPIO25 PUPD</b> 0: Keep 1: SET bits
24	GPIO24	GPIO24_PUPD	<b>Bitwise SET operation of GPIO24 PUPD</b> 0: Keep 1: SET bits
23	GPIO23	GPIO23_PUPD	<b>Bitwise SET operation of GPIO23 PUPD</b> 0: Keep 1: SET bits
22	GPIO22	GPIO22_PUPD	<b>Bitwise SET operation of GPIO22 PUPD</b> 0: Keep 1: SET bits
21	GPIO21	GPIO21_PUPD	<b>Bitwise SET operation of GPIO21 PUPD</b> 0: Keep 1: SET bits
20	GPIO20	GPIO20_PUPD	<b>Bitwise SET operation of GPIO20 PUPD</b> 0: Keep 1: SET bits
19	GPIO19	GPIO19_PUPD	<b>Bitwise SET operation of GPIO19 PUPD</b> 0: Keep 1: SET bits
18	GPIO18	GPIO18_PUPD	<b>Bitwise SET operation of GPIO18 PUPD</b> 0: Keep 1: SET bits
17	GPIO17	GPIO17_PUPD	<b>Bitwise SET operation of GPIO17 PUPD</b> 0: Keep 1: SET bits
16	GPIO16	GPIO16_PUPD	<b>Bitwise SET operation of GPIO16 PUPD</b> 0: Keep 1: SET bits
15	GPIO15	GPIO15_PUPD	<b>Bitwise SET operation of GPIO15 PUPD</b> 0: Keep 1: SET bits
14	GPIO14	GPIO14_PUPD	<b>Bitwise SET operation of GPIO14 PUPD</b> 0: Keep 1: SET bits
13	GPIO13	GPIO13_PUPD	<b>Bitwise SET operation of GPIO13 PUPD</b> 0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
12	GPIO12	GPIO12_PUPD	<b>Bitwise SET operation of GPIO12 PUPD</b> 0: Keep 1: SET bits
11	GPIO11	GPIO11_PUPD	<b>Bitwise SET operation of GPIO11 PUPD</b> 0: Keep 1: SET bits
9	GPIO9	GPIO9_PUPD	<b>Bitwise SET operation of GPIO9 PUPD</b> 0: Keep 1: SET bits
8	GPIO8	GPIO8_PUPD	<b>Bitwise SET operation of GPIO8 PUPD</b> 0: Keep 1: SET bits
7	GPIO7	GPIO7_PUPD	<b>Bitwise SET operation of GPIO7 PUPD</b> 0: Keep 1: SET bits
6	GPIO6	GPIO6_PUPD	<b>Bitwise SET operation of GPIO6 PUPD</b> 0: Keep 1: SET bits
5	GPIO5	GPIO5_PUPD	<b>Bitwise SET operation of GPIO5 PUPD</b> 0: Keep 1: SET bits
4	GPIO4	GPIO4_PUPD	<b>Bitwise SET operation of GPIO4 PUPD</b> 0: Keep 1: SET bits

# A2020A08 <u>GPIO_PUPD0</u> GPIO PUPD Control

### 0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Namo	GPIO	GPI01	GPI01	GPI01	GPI01		GPIO	GPIO	GPIO	GPIO	GPIO	GPIO				
Ivalle	15	4	3	2	1		9	8	7	6	5	4				
Туре	WO	WO	WO	WO	WO		WO	WO	WO	WO	WO	WO				
Reset	0	0	0	0	0		0	0	0	0	0	0				

**Overview** For bitwise access of GPIO_PUPD0

			<b>T</b>
Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_PUPD	<b>Bitwise CLR operation of GPIO31 PUPD</b> 0: Keep 1: CLR bits
30	GPIO30	GPIO30_PUPD	<b>Bitwise CLR operation of GPIO30 PUPD</b> 0: Keep 1: CLR bits
29	GPIO29	GPIO29_PUPD	<b>Bitwise CLR operation of GPIO29 PUPD</b> 0: Keep 1: CLR bits
28	GPIO28	GPIO28_PUPD	<b>Bitwise CLR operation of GPIO28 PUPD</b> 0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
27	GPIO27	GPIO27_PUPD	Bitwise CLR operation of GPIO27 PUPD
			0: Keep 1: CLR bits
26	GPIO26	GPIO26_PUPD	Bitwise CLR operation of GPIO26 PUPD
			0: Keep 1: CLR bits
25	GPIO25	GPIO25_PUPD	Bitwise CLR operation of GPIO25 PUPD
			0: Keep 1: CLR bits
24	GPIO24	GPIO24_PUPD	Bitwise CLR operation of GPIO24 PUPD
			0: Keep 1: CLR bits
23	GPIO23	GPIO23_PUPD	Bitwise CLR operation of GPIO23 PUPD
			0: Keep 1: CLR bits
22	GPIO22	GPIO22_PUPD	Bitwise CLR operation of GPIO22 PUPD
			0: Keep 1: CLR bits
21	GPIO21	GPIO21_PUPD	Bitwise CLR operation of GPIO21 PUPD
			0: Keep 1: CLR bits
20	GPIO20	GPIO20_PUPD	Bitwise CLR operation of GPIO20 PUPD
			0: Keep 1: CLR bits
19	GPIO19	GPIO19_PUPD	Bitwise CLR operation of GPIO19 PUPD
			0: Keep 1: SET bits
18	GPIO18	GPIO18_PUPD	Bitwise CLR operation of GPIO18 PUPD
			0: Keep 1: SET bits
17	GPIO17	GPIO17_PUPD	Bitwise CLR operation of GPIO17 PUPD
			0: Keep 1: CLR bits
16	GPIO16	GPIO16_PUPD	Bitwise CLR operation of GPIO16 PUPD
			0: Keep 1: SET bits
15	GPIO15	GPIO15_PUPD	Bitwise CLR operation of GPIO15 PUPD
			0: Keep 1: SET bits
14	GPIO14	GPIO14_PUPD	Bitwise CLR operation of GPIO14 PUPD
			0: Keep 1: CLR bits
13	GPIO13	GPIO13_PUPD	Bitwise CLR operation of GPIO13 PUPD
			0: Keep 1: SET bits
12	GPIO12	GPIO12_PUPD	Bitwise CLR operation of GPIO12 PUPD
			0: Keep 1: SET bits
11	GPIO11	GPIO11_PUPD	Bitwise CLR operation of GPIO11 PUPD
			U: Keep 1: CLR bits
9	GPIO9	GPIO9_PUPD	Bitwise CLR operation of GPIO9 PUPD
			0: Keep 1: SET bits





Bit(s)	Mnemonic	Name	Description
8	GPIO8	GPIO8_PUPD	<b>Bitwise CLR operation of GPIO8 PUPD</b> 0: Keep 1: SET bits
7	GPIO7	GPIO7_PUPD	<b>Bitwise CLR operation of GPIO7 PUPD</b> 0: Keep 1: CLR bits
6	GPIO6	GPIO6_PUPD	<b>Bitwise CLR operation of GPIO6 PUPD</b> 0: Keep 1: SET bits
5	GPIO5	GPIO5_PUPD	<b>Bitwise CLR operation of GPIO5 PUPD</b> 0: Keep 1: SET bits
4	GPIO4	GPIO4_PUPD	<b>Bitwise CLR operation of GPIO4 PUPD</b> 0: Keep 1: CLR bits

### A2020A10 GPIO_PUPD1 GPIO PUPD Control

## 0001FF77

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO
Туре																RW
Reset																1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
B.T	GPIO	CDIO	CDIO	CDIO	CDIO	CDIO	CDIO	CDIO	anto	CDIO	CDIO	ODIO	ODIO	anto	anto	CDIO
		GFIU	GPIU	GPIU	GPIU	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO
Name	47	46	45	44	43	42	GP10 41	GP10 40	GP10 39	GP10 38	GP10 37	GP10 36	GP10 35	GPIO 34	GPIO 33	GP10 32
Name Type	47 RW	<b>46</b> RW	45 RW	44 RW	43 RW	42 RW	41 RW	<b>GPIO</b> <b>40</b> RW	GPIO 39 RW	<b>GPIO</b> 38 RW	<b>GPIO</b> 37 RW	<b>36</b> RW	<b>GPIO</b> 35 RW	GP10 34 RW	GPIO 33 RW	<b>GPIO</b> 32 RW

**Overview** Configures GPIO PUPD control

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_PUPD	<b>PUPD for GPIO48</b> 0: Disable 1: Enable
15	GPIO47	GPIO47_PUPD	<b>PUPD for GPIO47</b> 0: Disable 1: Enable
14	GPIO46	GPIO46_PUPD	<b>PUPD for GPIO46</b> 0: Disable 1: Enable
13	GPIO45	GPIO45_PUPD	<b>PUPD for GPIO45</b> 0: Disable 1: Enable
12	GPIO44	GPIO44_PUPD	<b>PUPD for GPIO44</b> 0: Disable 1: Enable
11	GPIO43	GPIO43_PUPD	<b>PUPD for GPIO43</b> 0: Disable 1: Enable
10	GPIO42	GPIO42_PUPD	<b>PUPD for GPIO42</b> 0: Disable 1: Enable
9	GPIO41	GPIO41_PUPD	<b>PUPD for GPIO41</b> 0: Disable





Bit(s)	Mnemonic	Name	Description
			1: Enable
8	GPIO40	GPIO40_PUPD	PUPD for GPIO40
			0: Disable
			1: Enable
7	GPIO39	GPIO39_PUPD	PUPD for GPIO39
			0: Disable 1: Enable
6	CDI038		DUDD for CDIO38
U	011038	GI 1030_I UI D	0. Disable
			1: Enable
5	GPIO37	GPIO37_PUPD	PUPD for GPIO37
			0: Disable
			1: Enable
4	GPIO36	GPIO36_PUPD	PUPD for GPIO36
			0: Disable
9	CDI025		I. Enable
3	GP1035	GPI035_PUPD	Or Disable
			1: Enable
2	GPIO34	GPIO34_PUPD	PUPD for GPIO34
		_	0: Disable
			1: Enable
1	GPIO33	GPIO33_PUPD	PUPD for GPIO33
			0: Disable
	~~~~~		1: Enable
0	GPIO32	GPIO32_PUPD	PUPD for GP1032
			U: Disable 1: Fnable
			1. Liiubit

A2020A14 <u>GPIO_PUPD1</u> GPIO PUPD Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Туре																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Namo	GPIO															
Ivaine	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_PUPD1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_PUPD	Bitwise SET operation of GPIO48 PUPD 0: Keep 1: SET bits
15	GPIO47	GPIO47_PUPD	Bitwise SET operation of GPIO47 PUPD 0: Keep 1: SET bits
14	GPIO46	GPIO46_PUPD	Bitwise SET operation of GPIO46 PUPD 0: Keep 1: SET bits

© 2015 - 2017 MediaTek Inc.

Page 508 of 580



Bit(s)	Mnemonic	Name	Description
13	GPIO45	GPIO45_PUPD	Bitwise SET operation of GPIO45 PUPD
			0: Keep 1: SET bits
12	GPIO44	GPIO44_PUPD	Bitwise SET operation of GPIO44 PUPD
			0: Keep 1: SET bits
11	GPIO43	GPIO43_PUPD	Bitwise SET operation of GPIO43 PUPD
			0: Keep 1: SET bits
10	GPIO42	GPIO42_PUPD	Bitwise SET operation of GPIO42 PUPD
			0: Keep 1: SET bits
9	GPIO41	GPIO41_PUPD	Bitwise SET operation of GPIO41 PUPD
			0: Keep 1: SET bits
8	GPIO40	GPIO40_PUPD	Bitwise SET operation of GPIO40 PUPD
			0: Keep 1: SET bits
7	GPIO39	GPIO39_PUPD	Bitwise SET operation of GPIO39 PUPD
			0: Keep 1: SET bits
6	GPIO38	GPIO38_PUPD	Bitwise SET operation of GPIO38 PUPD
			0: Keep 1: SET bits
5	GPIO37	GPIO37_PUPD	Bitwise SET operation of GPIO37 PUPD
			0: Keep 1: SET bits
4	GPIO36	GPIO36_PUPD	Bitwise SET operation of GPIO36 PUPD
			0: Keep 1: SET bits
3	GPIO35	GPIO35_PUPD	Bitwise SET operation of GPIO35 PUPD
			0: Keep 1: SET bits
2	GPIO34	GPIO34_PUPD	Bitwise SET operation of GPIO34 PUPD
			0: Keep 1: SET bits
1	GPIO33	GPIO33_PUPD	Bitwise SET operation of GPIO33 PUPD
			0: Keep 1: SET bits
0	GPIO32	GPIO32_PUPD	Bitwise SET operation of GPIO32 PUPD
			0: Keep 1: SET bits

A2020A18 <u>GPIO_PUPD1</u> GPIO PUPD Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Туре																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Type	WO															

© 2015 - 2017 MediaTek Inc.

Page 509 of 580



 Reset
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0</th

Overview For bitwise access of GPIO_PUPD1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_PUPD	Bitwise CLR operation of GPIO48 PUPD
			0: Keep 1: CLR bits
15	GPIO47	GPIO47_PUPD	Bitwise CLR operation of GPIO47 PUPD
			0: Keep 1: CLR bits
14	GPIO46	GPIO46_PUPD	Bitwise CLR operation of GPIO46 PUPD
			0: Keep 1: CLR bits
13	GPIO45	GPIO45_PUPD	Bitwise CLR operation of GPIO45 PUPD
			0: Keep 1: CLR bits
12	GPIO44	GPIO44_PUPD	Bitwise CLR operation of GPIO44 PUPD
			0: Keep 1: CLR bits
11	GPIO43	GPIO43_PUPD	Bitwise CLR operation of GPIO43 PUPD
			0: Keep 1: CLR bits
10	GPIO42	GPIO42_PUPD	Bitwise CLR operation of GPIO42 PUPD
			0: Keep 1: CLR bits
9	GPIO41	GPIO41_PUPD	Bitwise CLR operation of GPIO41 PUPD
			0: Keep 1: CLR bits
8	GPIO40	GPIO40_PUPD	Bitwise CLR operation of GPIO40 PUPD
			0: Keep 1: CLR bits
7	GPIO39	GPIO39_PUPD	Bitwise CLR operation of GPIO39 PUPD
			0: Keep 1: CLR bits
6	GPIO38	GPIO38_PUPD	Bitwise CLR operation of GPIO38 PUPD
			0: Keep 1: CLR bits
5	GPIO37	GPIO37_PUPD	Bitwise CLR operation of GPIO37 PUPD
			0: Keep 1: CLR bits
4	GPIO36	GPIO36_PUPD	Bitwise CLR operation of GPIO36 PUPD
			0: Keep 1: CLR bits
3	GPIO35	GPIO35_PUPD	Bitwise CLR operation of GPIO35 PUPD
			0: Keep 1: CLR bits
2	GPIO34	GPIO34_PUPD	Bitwise CLR operation of GPIO34 PUPD
			0: Keep 1: CLR bits
1	GPIO33	GPIO33_PUPD	Bitwise CLR operation of GPIO33 PUPD
			0: Keep 1: CLR bits
0	GPIO32	GPIO32_PUPD	Bitwise CLR operation of GPIO32 PUPD
			0: Keep

© 2015 - 2017 MediaTek Inc.



Bit(s)	Mnemonic	Name
--------	----------	------

Description

1: CLR bits

A2020B00 <u>GPIO_RESEN0</u> GPIO R0 Control

FDFDFBF0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Namo	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPI01	GPI01	GPI01	GPIO
Name	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Туре	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	0	1	1	1	1	1	1	1	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nomo	GPIO	GPI01	GPI01	GPI01	GPI01		GPIO	GPIO	GPIO	GPIO	GPIO	GPIO				
Name	15	4	3	2	1		9	8	7	6	5	4				
Туре	RW	RW	RW	RW	RW		RW	RW	RW	RW	RW	RW				
Reset	1	1	1	1	1		1	1	1	1	1	1				

Overview Configures GPIO R0 control

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_R0	R0 for GPIO31
			0: Disable 1: Enable
30	GPIO30	GPIO30 R0	R0 for GPIO30
00	411000	di 1000_100	0: Disable
			1: Enable
29	GPIO29	GPIO29_R0	R0 for GPIO29
			0: Disable 1: Enable
28	GPI028	CPIO28 RO	R0 for GPIO28
20	ui 1020	u11020_110	0: Disable
			1: Enable
27	GPIO27	GPIO27_R0	R0 for GPIO27
			0: Disable
26	CDIO96	CDIO26 DO	1. Enable
20	GF1020	GF1020_K0	0: Disable
			1: Enable
25	GPIO25	GPIO25_R0	RO for GPIO25
			0: Disable
94	CDIO94		1: Enable
24	GPI024	GP1024_R0	NU IOF GPIU24 O: Disable
			1: Enable
23	GPIO23	GPIO23_R0	RO for GPIO23
			0: Disable
	CRIOGO		1: Enable
22	GPIOZZ	GPIO22_R0	RU for GPI022
			1: Enable
21	GPIO21	GPIO21_R0	R0 for GPIO21
			0: Disable
	CRIOGO		1: Enable
20	GP1020	GPIO20_R0	RU for GP1020
			1: Enable

© 2015 - 2017 MediaTek Inc.



Bit(s)	Mnemonic	Name	Description
19	GPIO19	GPIO19_R0	R0 for GPIO19
			0: Disable
10	CDIO10	CDI019 D0	1: Enable
18	GPIUIð	GPI018_KU	0. Dicabla
			1: Enable
17	GPIO17	GPIO17_R0	R0 for GPIO17
			0: Disable
40	G		1: Enable
16	GPI016	GPI016_R0	R0 for GP1016
			1: Enable
15	GPIO15	GPIO15_R0	R0 for GPIO15
			0: Disable
			1: Enable
14	GPIO14	GPIO14_R0	R0 for GPI014
			U: Disable 1: Enable
13	GPIO13	GPIO13 R0	R0 for GPIO13
			0: Disable
			1: Enable
12	GPIO12	GPIO12_R0	R0 for GPIO12
			0: Disable 1: Fnable
11	GPIO11	CPIO11 R0	R0 for CPI011
	union		0: Disable
			1: Enable
9	GPIO9	GPIO9_R0	R0 for GPIO9
			0: Disable
0	CDIOS		
0	01100	GI 100_KU	0: Disable
			1: Enable
7	GPIO7	GPIO7_R0	R0 for GPIO7
			0: Disable
C	CDIOC	CDIOG DO	1: Enable
6	GPIU6	GPI06_R0	O: Disable
			1: Enable
5	GPIO5	GPIO5_R0	R0 for GPIO5
			0: Disable
-	a==a -		1: Enable
4	GPIO4	GPIO4_R0	RO for GPIO4
			0: Disable 1: Enable

A2020B04 <u>GPIO_RESEN0</u> GPIO R0 Control

0000000

		-														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31	GPIO 30	GPIO 29	GPIO 28	GPIO 27	GPIO 26	GPIO 25	GPIO 24	GPIO 23	GPIO 22	GPIO 21	GPIO 20	GPIO1 9	GPIO1 8	GPIO1 7	GPIO 16
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

© 2015 - 2017 MediaTek Inc.

Page 512 of 580



_

MT2533D Reference Manual

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1		GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4				
Туре	WO	WO	WO	WO	WO		WO	WO	WO	WO	WO	WO				
Reset	0	0	0	0	0		0	0	0	0	0	0				

Overview For bitwise access of GPIO_RESEN0_0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_R0	Bitwise SET operation of GPIO31 R0
			0: Keep 1: SET bits
30	GPIO30	GPIO30_R0	Bitwise SET operation of GPIO30 R0
			0: Keep 1: SET bits
29	GPIO29	GPIO29_R0	Bitwise SET operation of GPIO29 R0
			0: Keep 1: SET bits
28	GPIO28	GPIO28_R0	Bitwise SET operation of GPIO28 R0
			0: Keep 1: SET bits
27	GPIO27	GPIO27_R0	Bitwise SET operation of GPIO27 R0
			0: Keep 1: SET bits
26	GPIO26	GPIO26_R0	Bitwise SET operation of GPIO26 R0
			0: Keep 1: SET bits
25	GPIO25	GPIO25_R0	Bitwise SET operation of GPIO25 R0
			0: Keep 1: SET bits
24	GPIO24	GPIO24_R0	Bitwise SET operation of GPIO24 R0
			0: Keep 1: SET bits
23	GPIO23	GPIO23_R0	Bitwise SET operation of GPIO23 R0
			0: Keep 1: SET bits
22	GPIO22	GPIO22_R0	Bitwise SET operation of GPIO22 R0
			1: SET bits
21	GPIO21	GPIO21_R0	Bitwise SET operation of GPIO21 R0
			0: Keep
			1: SET bits
20	GPI020	GPIO20_R0	Bitwise SET operation of GPIO20 R0
			1: SET bits
19	GPIO19	GPIO19_R0	Bitwise SET operation of GPIO19 R0
			0: Keep
18	CPI018	CPI018 R0	1: SET DUS Bitwise SET operation of CPIO18 RO
10	011010	GI 1018_KU	0: Keep
			1: SET bits
17	GPIO17	GPIO17_R0	Bitwise SET operation of GPIO17 R0
			U: Keep 1: SET bits
16	GPIO16	GPIO16_R0	Bitwise SET operation of GPI016 R0
-			0: Keep

© 2015 - 2017 MediaTek Inc.

Page 513 of 580



GPIO_RESENO GPIO RO Control A2020B08 0000000 0 CLR Bit 31 30 29 28 27 26 24 23 22 21 20 19 18 25 17 16 GPIO **GPIO GPIO** GPIO GPIO GPIO GPIO GPIO **GPIO GPIO GPIO** GPIO GPIO1 GPIO1 GPIO1 GPIO Name 29 27 2<u>4</u> 26 2<u>5</u> 23 22 21 20 31 30 28 9 8 7 16 Type Reset WO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 2 15 14 13 12 11 10 9 8 7 6 5 4 3 1 0 GPIO GPIO GPIO1 GPIO1 GPIO1 GPIO1 GPIO GPIO **GPIO GPIO GPIO** Name

8

WO

0

7

WO

0

6

WO

0

5

WO

0

4

WO

0

9

WO

0

Overview For bitwise access of GPIO_RESEN0_0

3

WO

0

2

WO

0

1

WO

0

15

WO

0

Type

Reset

4

WO

0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_R0	Bitwise CLR operation of GPIO31 R0 0: Keep 1: CLR bits

© 2015 - 2017 MediaTek Inc.

Page 514 of 580



Bit(s)	Mnemonic	Name	Description
30	GPIO30	GPIO30_R0	Bitwise CLR operation of GPIO30 R0
			0: Keep 1: CLR bits
29	GPIO29	GPIO29_R0	Bitwise CLR operation of GPIO29 R0 0: Keep 1: CLR bits
28	GPIO28	GPIO28_R0	Bitwise CLR operation of GPIO28 R0 0: Keep 1: CLR bits
27	GPIO27	GPIO27_R0	Bitwise CLR operation of GPIO27 RO 0: Keep 1: CLR bits
26	GPIO26	GPIO26_R0	Bitwise CLR operation of GPIO26 R0 0: Keep 1: CLR bits
25	GPIO25	GPIO25_R0	Bitwise CLR operation of GPIO25 R0
			0: Keep 1: CLR bits
24	GPIO24	GPIO24_R0	Bitwise CLR operation of GPIO24 RO 0: Keep 1: CLR bits
23	GPIO23	GPIO23_R0	Bitwise CLR operation of GPIO23 R0 0: Keep
22	GPIO22	GPIO22_R0	1: CLR bits Bitwise CLR operation of GPIO22 RO 0: Keep 1: CLR bits
21	GPIO21	GPIO21_R0	Bitwise CLR operation of GPIO21 R0 0: Keep 1: CLR bits
20	GPIO20	GPIO20_R0	Bitwise CLR operation of GPIO20 R0 0: Keep 1: CLR bits
19	GPIO19	GPIO19_R0	Bitwise CLR operation of GPIO19 R0 0: Keep 1: CLR bits
18	GPIO18	GPIO18_R0	Bitwise CLR operation of GPIO18 RO 0: Keep 1: CLR bits
17	GPIO17	GPIO17_R0	Bitwise CLR operation of GPIO17 R0 0: Keep 1: CLR bits
16	GPIO16	GPIO16_R0	Bitwise CLR operation of GPIO16 R0 0: Keep 1: CLR bits
15	GPIO15	GPIO15_R0	Bitwise CLR operation of GPIO15 R0 0: Keep 1: CLR bits
14	GPIO14	GPIO14_R0	Bitwise CLR operation of GPIO14 R0 0: Keep 1: CLR bits
13	GPIO13	GPIO13_R0	Bitwise CLR operation of GPIO13 R0 0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
12	GPIO12	GPIO12_R0	Bitwise CLR operation of GPIO12 RO 0: Keep 1: CLR bits
11	GPIO11	GPIO11_R0	Bitwise CLR operation of GPIO11 R0 0: Keep 1: CLR bits
9	GPIO9	GPIO9_R0	Bitwise CLR operation of GPIO9 R0 0: Keep 1: CLR bits
8	GPIO8	GPIO8_R0	Bitwise CLR operation of GPIO8 R0 0: Keep 1: CLR bits
7	GPIO7	GPIO7_R0	Bitwise CLR operation of GPIO7 R0 0: Keep 1: CLR bits
6	GPIO6	GPIO6_R0	Bitwise CLR operation of GPIO6 R0 0: Keep 1: CLR bits
5	GPIO5	GPIO5_R0	Bitwise CLR operation of GPIO5 R0 0: Keep 1: CLR bits
4	GPIO4	GPIO4_R0	Bitwise CLR operation of GPIO4 RO 0: Keep 1: CLR bits

A2020B10 GPIO_RESENO 1 GPIO R0 Control

0001FF77

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO
Туре																40 RW
Reset																1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO 36	GPIO	GPIO	GPIO	GPIO
Type	PW/	AU DW	AU DW	PW/	PW/	PW	PW/	AU DW	DW DW	DW DW	DW	DW/	DW DW	DW/	DW/	DW/
Reset	1	1	1	1	1	1	1	1	0	1	1	1	0	1	1	1

Overview Configures GPIO R0 control

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_R0	R0 for GPIO48 0: Disable 1: Enable
15	GPIO47	GPIO47_R0	R0 for GPIO47 0: Disable 1: Enable
14	GPIO46	GPIO46_R0	R0 for GPIO46 0: Disable 1: Enable
13	GPIO45	GPIO45_R0	R0 for GPIO45 0: Disable 1: Enable



MT2533D Reference Manual

Bit(s)	Mnemonic	Name	Description
12	GPIO44	GPIO44_R0	R0 for GPIO44
			0: Disable
			1: Enable
11	GPIO43	GPIO43_R0	R0 for GPIO43
			0: Disable
10	CDIO49		
10	GPI042	GPI042_R0	RU IOF GPI042
			1: Enable
9	GPIO41	GPIO41 R0	R0 for GPIO41
			0: Disable
			1: Enable
8	GPIO40	GPIO40_R0	R0 for GPIO40
			0: Disable
~	~~~~~		1: Enable
7	GPIO39	GPIO39_R0	RO for GPI039
			U: Disable 1: Fnable
6	CPI038	CPIO38 RO	R0 for CPI038
U	ui 1000	di 1050_10	0: Disable
			1: Enable
5	GPIO37	GPIO37_R0	R0 for GPIO37
			0: Disable
			1: Enable
4	GPIO36	GPIO36_R0	R0 for GPI036
			U: Disable 1: Fnable
3	CPI035	CPIO35 RO	R0 for CPI035
5	011035	011035_10	0: Disable
			1: Enable
2	GPIO34	GPIO34_R0	R0 for GPIO34
			0: Disable
			1: Enable
1	GPIO33	GPIO33_R0	RO for GPIO33
			0: Disable
0	CDIO99		
U	GP1032	GFIU32_KU	NU IOF GFIU32 O: Disabla
			1: Enable

A2020B14 <u>GPIO_RESEN0</u> GPIO R0 Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO 48
Туре																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 47	GPIO 46	GPIO 45	GPIO 44	GPIO 43	GPIO 42	GPIO 41	GPIO 40	GPIO 39	GPIO 38	GPIO 37	GPIO 36	GPIO 35	GPIO 34	GPIO 33	GPIO 32
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_RESEN0_1





Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_R0	Bitwise SET operation of GPIO48 R0 0: Keep 1: SET bits
15	GPIO47	GPIO47_R0	Bitwise SET operation of GPIO47 R0 0: Keep 1: SET bits
14	GPIO46	GPIO46_R0	Bitwise SET operation of GPIO46 R0
			0: Keep 1: SET bits
13	GPIO45	GPIO45_R0	Bitwise SET operation of GPIO45 R0 0: Keep 1: SET bits
12	GPIO44	GPIO44_R0	Bitwise SET operation of GPIO44 R0 0: Keep 1: SET bits
11	GPIO43	GPIO43_R0	Bitwise SET operation of GPIO43 R0
			0: Keep 1: SET bits
10	GPIO42	GPIO42_R0	Bitwise SET operation of GPIO42 R0
			0: Keep 1: SET bits
9	GPIO41	GPIO41_R0	Bitwise SET operation of GPIO41 R0 0: Keep 1: SET bits
8	GPIO40	GPIO40_R0	Bitwise SET operation of GPIO40 R0
			0: Keep 1: SET bits
7	GPIO39	GPIO39_R0	Bitwise SET operation of GPIO39 R0
			0: Keep 1: SET bits
6	GPIO38	GPIO38_R0	Bitwise SET operation of GPIO38 R0 0: Keep 1: SET bits
5	GPIO37	GPIO37_R0	Bitwise SET operation of GPIO37 R0 0: Keep
			1: SET bits
4	GPIO36	GPIO36_R0	Bitwise SET operation of GPIO36 R0
			0: Keep 1: SET bits
3	GPIO35	GPIO35_R0	Bitwise SET operation of GPIO35 R0
			0: Keep 1: SET bits
2	GPIO34	GPIO34_R0	Bitwise SET operation of GPIO34 R0 0: Keep 1: SET bits
1	GPIO33	GPIO33_R0	Bitwise SET operation of GPIO33 R0 0: Keep 1: SET bits
0	GPIO32	GPIO32_R0	Bitwise SET operation of GPIO32 R0
			0: Keep 1: SET bits



MT2533D Reference Manual

<u>GPIO_RESENO</u> _____GPIO R0 Control A2020B18 0000000 1_CLR Bit 30 29 28 26 24 23 22 21 20 31 27 25 19 18 17 16 GPIO Name 48 Туре WO Reset 0 Bit 12 10 0 15 14 13 11 9 8 6 7 4 3 2 5 1 GPIO GPIO GPIO GPIO **GPIO** GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO **GPIO** GPIO GPIO Name 45 38 37 34 43 40 36 33 47 46 44 42 41 39 35 32 Type Reset WO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Overview For bitwise access of GPIO_RESEN0_1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_R0	Bitwise CLR operation of GPIO48 R0
			0: Keep 1: CLR bits
15	GPIO47	GPIO47_R0	Bitwise CLR operation of GPIO47 R0
			0: Keep 1: CLR bits
14	GPIO46	GPIO46_R0	Bitwise CLR operation of GPIO46 R0
			0: Keep 1: CLR bits
13	GPIO45	GPIO45_R0	Bitwise CLR operation of GPIO45 R0
			0: Keep 1: CLR bits
12	GPIO44	GPIO44_R0	Bitwise CLR operation of GPIO44 R0
			0: Keep 1: CLR bits
11	GPIO43	GPIO43_R0	Bitwise CLR operation of GPIO43 R0
			0: Keep 1: CLR bits
10	GPIO42	GPIO42_R0	Bitwise CLR operation of GPIO42 R0
			0: Keep 1: CLR bits
9	GPIO41	GPIO41_R0	Bitwise CLR operation of GPIO41 R0
			0: Keep 1: CLR bits
8	GPIO40	GPIO40_R0	Bitwise CLR operation of GPIO40 R0
			0: Keep 1: CLR bits
7	GPIO39	GPIO39_R0	Bitwise CLR operation of GPIO39 R0
			0: Keep 1: CLR bits
6	GPIO38	GPIO38_R0	Bitwise CLR operation of GPIO38 R0
			0: Keep 1: CLR bits
5	GPIO37	GPIO37_R0	Bitwise CLR operation of GPIO37 R0
			0: Keep 1: CLR bits
4	GPIO36	GPIO36_R0	Bitwise CLR operation of GPIO36 R0
			0: Keep 1: CLR bits
3	GPIO35	GPIO35_R0	Bitwise CLR operation of GPIO35 R0

© 2015 - 2017 MediaTek Inc.



Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
2	GPIO34	GPIO34_R0	Bitwise CLR operation of GPIO34 R0
			0: Keep 1: CLR bits
1	GPIO33	GPIO33_R0	Bitwise CLR operation of GPIO33 R0
			0: Keep 1: CLR bits
0	GPIO32	GPIO32_R0	Bitwise CLR operation of GPIO32 R0
			0: Keep 1: CLR bits

GPIO_RESEN1 GPIO R1 Control A2020B20 _0

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 21	GPIO	GPIO	GPIO	GPIO 97	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO 91	GPIO	GPIO1	GPIO1	GPIO1	GPIO
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	B RW	o RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nama	GPIO	GPI01	GPI01	GPI01	GPI01		GPIO	GPIO	GPIO	GPIO	GPIO	GPIO				
Ivanie	15	4	3	2	1		9	8	7	6	5	4				
Туре	RW	RW	RW	RW	RW		RW	RW	RW	RW	RW	RW				
Reset	0	0	0	0	0		0	0	0	0	0	0				

Configures GPIO R1 control Overview

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_R1	R1 for GPIO31
			0: Disable 1: Enable
30	GPIO30	GPIO30_R1	R1 for GPIO30 0: Disable 1: Enable
29	GPIO29	GPIO29_R1	R1 for GPIO29 0: Disable 1: Enable
28	GPIO28	GPIO28_R1	R1 for GPIO28 0: Disable 1: Enable
27	GPIO27	GPIO27_R1	R1 for GPIO27 0: Disable 1: Enable
26	GPIO26	GPIO26_R1	R1 for GPIO26 0: Disable 1: Enable
25	GPIO25	GPIO25_R1	R1 for GPIO25 0: Disable 1: Enable
24	GPIO24	GPIO24_R1	R1 for GPIO24 0: Disable 1: Enable
23	GPIO23	GPIO23_R1	R1 for GPIO23 0: Disable



Bit(s)	Mnemonic	Name	Description
			1: Enable
22	GPIO22	GPIO22_R1	R1 for GPIO22 0: Disable 1: Enable
21	GPIO21	GPIO21_R1	R1 for GPIO21 0: Disable 1: Enable
20	GPIO20	GPIO20_R1	R1 for GPIO20 0: Disable 1: Enable
19	GPIO19	GPIO19_R1	R1 for GPIO19 0: Disable 1: Enable
18	GPIO18	GPIO18_R1	R1 for GPI018 0: Disable 1: Enable
17	GPIO17	GPIO17_R1	R1 for GPI017 0: Disable 1: Enable
16	GPIO16	GPIO16_R1	R1 for GPIO16 0: Disable 1: Enable
15	GPIO15	GPIO15_R1	R1 for GPIO15 0: Disable 1: Enable
14	GPIO14	GPIO14_R1	R1 for GPIO14 0: Disable 1: Enable
13	GPIO13	GPIO13_R1	R1 for GPIO13 0: Disable 1: Enable
12	GPIO12	GPIO12_R1	R1 for GPIO12 0: Disable 1: Enable
11	GPIO11	GPIO11_R1	R1 for GPIO11 0: Disable 1: Enable
9	GPIO9	GPIO9_R1	R1 for GPIO9 0: Disable 1: Enable
8	GPIO8	GPIO8_R1	R1 for GPIO8 0: Disable 1: Enable
7	GPIO7	GPIO7_R1	R1 for GPIO7 0: Disable 1: Enable
6	GPIO6	GPIO6_R1	R1 for GPIO6 0: Disable 1: Enable
5	GPIO5	GPIO5_R1	R1 for GPIO5 0: Disable 1: Enable
4	GPIO4	GPIO4_R1	R1 for GPIO4 0: Disable



Bit(s)	Mnemonic	Name
--------	----------	------

Description

1: Enable

GPIO_RESEN1 <u>0_SET</u> GPIO R1 Control A2020B24

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Namo	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPI01	GPI01	GPI01	GPIO
Tame	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nama	GPIO	GPI01	GPI01	GPI01	GPI01		GPIO	GPIO	GPIO	GPIO	GPIO	GPIO				
Name	15	4	3	2	1		9	8	7	6	5	4				
Туре	WO	WO	WO	WO	WO		WO	WO	WO	WO	WO	WO				
Reset	0	0	0	0	0		0	0	0	0	0	0				

For bitwise access of GPIO_RESEN1_0 **Overview**

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_R1	Bitwise SET operation of GPIO31 R1
			0: Keep 1: SET bits
30	GPIO30	GPIO30_R1	Bitwise SET operation of GPIO30 R1
			0: Keep 1: SET bits
29	GPIO29	GPIO29_R1	Bitwise SET operation of GPIO29 R1
			0: Keep 1: SET bits
28	GPIO28	GPIO28_R1	Bitwise SET operation of GPIO28 R1
			0: Keep 1: SET bits
27	GPIO27	GPIO27_R1	Bitwise SET operation of GPIO27 R1
			0: Keep 1: SET bits
26	GPIO26	GPIO26_R1	Bitwise SET operation of GPIO26 R1
			0: Keep 1: SET bits
25	GPIO25	GPIO25_R1	Bitwise SET operation of GPIO25 R1
			0: Keep 1: SET bits
24	GPIO24	GPIO24_R1	Bitwise SET operation of GPIO24 R1
			0: Keep 1: SET bits
23	GPIO23	GPIO23_R1	Bitwise SET operation of GPIO23 R1
			0: Keep 1: SET bits
22	GPIO22	GPIO22_R1	Bitwise SET operation of GPIO22 R1
			0: Keep 1: SET bits
21	GPIO21	GPIO21_R1	Bitwise SET operation of GPIO21 R1
			0: Keep 1: SET bits
20	GPIO20	GPIO20_R1	Bitwise SET operation of GPIO20 R1
			0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
19	GPIO19	GPIO19_R1	Bitwise SET operation of GPIO19 R1
			0: Keep 1: SET bits
18	GPIO18	GPIO18_R1	Bitwise SET operation of GPIO18 R1
			0: Keep 1: SET bits
17	GPIO17	GPIO17_R1	Bitwise SET operation of GPIO17 R1
			0: Keep 1: SET bits
16	GPIO16	GPIO16_R1	Bitwise SET operation of GPIO16 R1
			0: Keep 1: SET bits
15	GPIO15	GPIO15_R1	Bitwise SET operation of GPIO15 R1
			0: Keep 1: SET bits
14	GPIO14	GPIO14_R1	Bitwise SET operation of GPIO14 R1
			0: Keep 1: SET bits
13	GPIO13	GPIO13_R1	Bitwise SET operation of GPIO13 R1
			0: Keep 1: SET bits
12	GPIO12	GPIO12_R1	Bitwise SET operation of GPIO12 R1
			0: Keep 1: SET bits
11	GPIO11	GPIO11_R1	Bitwise SET operation of GPIO11 R1
			0: Keep 1: SET bits
9	GPIO9	GPIO9_R1	Bitwise SET operation of GPIO9 R1
			0: Keep 1: SET bits
8	GPIO8	GPIO8_R1	Bitwise SET operation of GPIO8 R1
			0: Keep 1: SET bits
7	GPIO7	GPIO7_R1	Bitwise SET operation of GPIO7 R1
			0: Keep 1: SET bits
6	GPIO6	GPIO6_R1	Bitwise SET operation of GPIO6 R1
			0: Keep 1: SET bits
5	GPIO5	GPIO5_R1	Bitwise SET operation of GPIO5 R1
			0: Keep 1: SET bits
4	GPIO4	GPIO4_R1	Bitwise SET operation of GPIO4 R1
			0: Keep 1: SET bits

A2020B28 <u>GPIO_RESEN1</u> GPIO R1 Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Namo	GPIO	GPI01	GPI01	GPI01	GPIO											
Ivallie	31	30	29	28	27	26	25	24	23	22	21	20	9	8	7	16
Туре	WO	WO	WO	WO												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



_

MT2533D Reference Manual

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO 15	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1		GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4				
Туре	WO	WO	WO	WO	WO		WO	WO	WO	WO	WO	WO				
Reset	0	0	0	0	0		0	0	0	0	0	0				

Overview For bitwise access of GPIO_RESEN1_0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_R1	Bitwise CLR operation of GPIO31 R1
			0: Keep 1: CLR bits
30	GPIO30	GPIO30_R1	Bitwise CLR operation of GPIO30 R1
			0: Keep 1: CLR bits
29	GPIO29	GPIO29_R1	Bitwise CLR operation of GPIO29 R1
			0: Keep 1: CLR bits
28	GPIO28	GPIO28_R1	Bitwise CLR operation of GPIO28 R1
			0: Keep 1: CLR bits
27	GPIO27	GPIO27_R1	Bitwise CLR operation of GPIO27 R1
			0: Keep 1: CLR bits
26	GPIO26	GPIO26_R1	Bitwise CLR operation of GPIO26 R1
			0: Keep 1: CLR bits
25	GPIO25	GPIO25_R1	Bitwise CLR operation of GPIO25 R1
			0: Keep 1: CLR bits
24	GPIO24	GPIO24_R1	Bitwise CLR operation of GPIO24 R1
			0: Keep 1: CLR bits
23	GPIO23	GPIO23_R1	Bitwise CLR operation of GPIO23 R1
			0: Keep 1: CLR bits
22	GPIO22	GPIO22_R1	Bitwise CLR operation of GPIO22 R1
			0: Keep 1: CLR bits
21	GPIO21	GPIO21_R1	Bitwise CLR operation of GPIO21 R1
		_	О: Кеер
			1: CLR bits
20	GPIO20	GPIO20_R1	Bitwise CLR operation of GPIO20 R1
			1: CLR bits
19	GPIO19	GPIO19_R1	Bitwise CLR operation of GPIO19 R1
			0: Keep
10	CDI019	CDI019 D1	I: CLR Dits
18	GPI018	GPI018_RI	O: Keen
			1: CLR bits
17	GPIO17	GPIO17_R1	Bitwise CLR operation of GPIO17 R1
			0: Keep 1: CLR bits
16	GPIO16	GPIO16 R1	Bitwise CLR operation of GPIO16 R1
10			0: Keep

© 2015 - 2017 MediaTek Inc.

Page 524 of 580



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
15	GPIO15	GPIO15_R1	Bitwise CLR operation of GPIO15 R1
			0: Keep
	GRIGAA		I: CLR DITS
14	GPI014	GPI014_RI	Bitwise CLR operation of GP1014 RI
			1: CLR bits
13	GPIO13	GPIO13 R1	Bitwise CLR operation of GPIO13 R1
		—	О: Кеер
			1: CLR bits
12	GPIO12	GPIO12_R1	Bitwise CLR operation of GPIO12 R1
			0: Keep 1. CLP bits
11		CDI011 D1	Pituice CI D exercise of CDIO11 D1
11	GFIOII	GFIOII_KI	O: Keen
			1: CLR bits
9	GPIO9	GPIO9_R1	Bitwise CLR operation of GPIO9 R1
			О: Кеер
_			1: CLR bits
8	GPI08	GPIO8_R1	Bitwise CLR operation of GPIO8 R1
			U: Keep 1: CLR bits
7	GPIO7	GPIO7 R1	Bitwise CLR operation of GPIO7 R1
·		<u></u>	0: Keep
			1: CLR bits
6	GPIO6	GPIO6_R1	Bitwise CLR operation of GPIO6 R1
			0: Keep
~	CDIOS	CDIOC D1	I: CLR DIS
5	GPIU5	GPI05_RI	D: Koon
			1: CLR bits
4	GPIO4	GPIO4_R1	Bitwise CLR operation of GPIO4 R1
			О: Кеер
			1: CLR bits

GPIO_RESEN1 GPIO R1 Control A2020B30 Bit GPIO Name Type Reset RW Bit GPIO GPIO GPIO GPIO Name Туре RW Reset

Overview Configures GPIO R1 control

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_R1	R1 for GPIO48 0: Disable 1: Enable

© 2015 - 2017 MediaTek Inc.

Page 525 of 580



Bit(s)	Mnemonic	Name	Description
15	GPIO47	GPIO47_R1	R1 for GPIO47
			0: Disable 1: Enable
14	GPIO46	GPIO46_R1	R1 for GPIO46
			0: Disable 1: Enable
13	GPIO45	GPIO45_R1	R1 for GPIO45
			0: Disable 1: Enable
12	GPIO44	GPIO44_R1	R1 for GPIO44
			0: Disable 1: Enable
11	GPIO43	GPIO43_R1	R1 for GPIO43
			0: Disable 1: Enable
10	GPIO42	GPIO42_R1	R1 for GPIO42
			0: Disable 1: Enable
9	GPIO41	GPIO41_R1	R1 for GPIO41
			0: Disable 1: Enable
8	GPIO40	GPIO40_R1	R1 for GPIO40
			0: Disable 1: Enable
7	GPIO39	GPIO39_R1	R1 for GPIO39
			0: Disable 1: Enable
6	GPIO38	GPIO38_R1	R1 for GPIO38
			0: Disable 1: Enable
5	GPIO37	GPIO37_R1	R1 for GPIO37
			0: Disable 1: Enable
4	GPIO36	GPIO36_R1	R1 for GPIO36
			0: Disable 1: Enable
3	GPIO35	GPIO35_R1	R1 for GPIO35
			0: Disable 1: Enable
2	GPIO34	GPIO34_R1	R1 for GPIO34
			0: Disable 1: Enable
1	GPIO33	GPIO33_R1	R1 for GPIO33
			0: Disable 1: Enable
0	GPIO32	GPIO32_R1	R1 for GPIO32
			0: Disable 1: Enable

A2020B34 GPIO_RESEN1 1_SET GPIO R1 Control 0000 Dit 00 02 02 02 02 02 02 00												0000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

© 2015 - 2017 MediaTek Inc.

Page 526 of 580



MT2533D Reference Manual

Name		•				•	•					•			•	GPIO 48
Туре																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nomo	GPIO															
Name	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_RESEN1_1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_R1	Bitwise SET operation of GPIO48 R1
			0: Keep 1: SET bits
15	GPIO47	GPIO47_R1	Bitwise SET operation of GPIO47 R1
			0: Keep 1: SET bits
14	GPIO46	GPIO46_R1	Bitwise SET operation of GPIO46 R1
			0: Keep 1: SET bits
13	GPIO45	GPIO45_R1	Bitwise SET operation of GPIO45 R1
			0: Keep 1: SET bits
12	GPIO44	GPIO44_R1	Bitwise SET operation of GPIO44 R1
			0: Keep 1: SET bits
11	GPIO43	GPIO43_R1	Bitwise SET operation of GPIO43 R1
			0: Keep 1: SET bits
10	GPIO42	GPIO42_R1	Bitwise SET operation of GPIO42 R1
			0: Keep 1: SET bits
9	GPIO41	GPIO41_R1	Bitwise SET operation of GPIO41 R1
			0: Keep 1: SET bits
8	GPIO40	GPIO40_R1	Bitwise SET operation of GPIO40 R1
			0: Keep 1: SET bits
7	GPIO39	CPIO39 R1	Bitwise SET operation of GPIO39 R1
	ui 1000	di 1000_m	0: Keep
			1: SET bits
6	GPIO38	GPIO38_R1	Bitwise SET operation of GPIO38 R1
			0: Keep 1: SET bits
5	GPIO37	GPIO37_R1	Bitwise SET operation of GPIO37 R1
			0: Keep 1: SET bits
4	GPIO36	GPIO36_R1	Bitwise SET operation of GPIO36 R1
			0: Keep 1: SET bits
3	GPIO35	GPIO35_R1	Bitwise SET operation of GPIO35 R1
			U: Keep 1: SET bits
2	GPIO34	GPIO34 R1	Bitwise SET operation of GPIO34 R1
~			0: Keep

© 2015 - 2017 MediaTek Inc.

Page 527 of 580



Bit(s)	Mnemonic	Name	Description
			1: SET bits
1	GPIO33	GPIO33_R1	Bitwise SET operation of GPIO33 R1
			0: Keep 1: SET bits
0	GPIO32	GPIO32_R1	Bitwise SET operation of GPIO32 R1 0: Keep 1: SET bits

A2020B38 <u>GPIO_RESEN1</u> GPIO R1 Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																GPIO
Туре																40 WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Nomo	GPIO															
Ivallie	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_RESEN1_1

Bit(s)	Mnemonic	Name	Description
16	GPIO48	GPIO48_R1	Bitwise CLR operation of GPIO48 R1
			0: Keep 1: CLR bits
15	GPIO47	GPIO47_R1	Bitwise CLR operation of GPIO47 R1
			0: Keep 1: CLR bits
14	GPIO46	GPIO46_R1	Bitwise CLR operation of GPIO46 R1
			0: Keep 1: CLR bits
13	GPIO45	GPIO45_R1	Bitwise CLR operation of GPIO45 R1
			0: Keep 1: CLR bits
12	GPIO44	GPIO44_R1	Bitwise CLR operation of GPIO44 R1
			0: Keep 1: CLR bits
11	GPIO43	GPIO43_R1	Bitwise CLR operation of GPIO43 R1
			0: Keep 1: CLR bits
10	GPIO42	GPIO42_R1	Bitwise CLR operation of GPIO42 R1
			0: Keep 1: CLR bits
9	GPIO41	GPIO41_R1	Bitwise CLR operation of GPIO41 R1
			О: Кеер
0	001040		1: CLR bits
8	GP1040	GP1040_R1	Bitwise CLR operation of GP1040 R1
			1: CLR bits
7	GPIO39	GPIO39_R1	Bitwise CLR operation of GPIO39 R1
			0: Keep 1: CLR bits



Bit(s)	Mnemonic	Name	Description
6	GPIO38	GPIO38_R1	Bitwise CLR operation of GPIO38 R1 0: Keep 1: CLR bits
5	GPIO37	GPIO37_R1	Bitwise CLR operation of GPIO37 R1 0: Keep 1: CLR bits
4	GPIO36	GPIO36_R1	Bitwise CLR operation of GPIO36 R1 0: Keep 1: CLR bits
3	GP1035	GPIO35_R1	Bitwise CLR operation of GPIO35 R1 0: Keep 1: CLR bits
2	GPIO34	GPIO34_R1	Bitwise CLR operation of GPIO34 R1 0: Keep 1: CLR bits
1	GPIO33	GPIO33_R1	Bitwise CLR operation of GPIO33 R1 0: Keep 1: CLR bits
0	GPIO32	GPIO32_R1	Bitwise CLR operation of GPIO32 R1 0: Keep 1: CLR bits

A2020C00 GPIO MODE0 GPIO Mode Control

30 29 28 Bit 18 17 Name Type GPI07 GPI06 GPI05 **GPIO4** RW RW RW RW Reset Bit Name GPIO3 GPIO2 GPI01 **GPIO0** Type Reset RW RW RW RW

Overview Configures GPIO aux. mode

Bit(s)	Mnemonic	Name	Description
30:28		GPIO7	Aux. mode of GPIO_7 0: GPIO7 (IO) 1: EINT6 (I) 2: MC1_A_DA1 (IO) 3: SLA_EDICK (I) 4: U2TXD (O) 5: Reserved 6: BT_BUCK_EN_HW (O) 7: MA_SPIO_B_MISO (I) 8: Reserved 9: Reserved
26:24		GPIO6	Aux. mode of GPIO_6 0: GPIO6 (IO) 1: EINT5 (I) 2: MC1_A_DA0 (IO) 3: SLA_EDIWS (I) 4: U2RXD (I) 5: Reserved 6: Reserved 7: MA_SPIO_B_MOSI (O) 8: Reserved

© 2015 - 2017 MediaTek Inc.



Bit(s)	Mnemonic	Name	Description
			9: Reserved
22:20		GPIO5	Aux. mode of GPIO_5 0: GPIO5 (IO) 1: EINT4 (I) 2: MC1_A_CM0 (IO) 3: SLA_EDIDI (I) 4: Reserved 5: Reserved 6: U1TXD (O) 7: MA_SPIO_B_SCK (O) 8: Reserved 9: Reserved
18:16		GPIO4	Aux. mode of GPIO_4 0: GPIO4 (IO) 1: EINT3 (I) 2: MC1_A_CK (IO) 3: SLA_EDIDO (O) 4: Reserved 5: Reserved 6: U1RXD (I) 7: MA_SPIO_B_CS (O) 8: Reserved 9: Reserved Aux. mode of GPIO_3
13.12			0: GPIO3 (IO) 1: EINT14 (I) 2: AUXADCIN_3 (AIO) 3: U3TXD (I) 4: UORTS (O) 5: MA_SPI1_A_MISO (I) 6: MA_EDICK (O) 7: MA_SPI0_A_MISO (I) 8: DEBUGMON14 (IO) 9: BTPRI (IO)
11:8		GPIO2	Aux. mode of GPIO_2 0: GPIO2 (IO) 1: EINT2 (I) 2: AUXADCIN_2 (AIO) 3: U3RXD (I) 4: U0CTS (I) 5: MA_SPI1_A_MOSI (O) 6: MA_EDIWS (O) 7: MA_SPI0_A_MOSI (O) 8: DEBUGMON13 (IO) 9: BT_BUCK_EN_HW (O)
7:4		GPIO1	Aux. mode of GPIO_1 0: GPIO1 (IO) 1: EINT1 (I) 2: AUXADCIN_1 (AIO) 3: U2TXD (O) 4: PWM1 (O) 5: MA_SPI1_A_SCK (O) 6: MA_EDIDI (I) 7: MA_SPI0_A_SCK (O) 8: DEBUGMON12 (IO) 9: BTDBGACKN (I)
3:0		GPIO0	Aux. mode of GPIO_0 0: GPIO0 (IO) 1: EINTO (I) 2: AUXADCIN_0 (AIO) 3: U2RXD (I)



Bit(s) Mnemonic Name	Description
	4: PWM0 (O)
	5: MA_SPI1_A_CS (O)
	6: MA_EDIDO (O)
	7: MA_SPI0_A_CS (O)
	8: DEBUGMON11 (IO)
	9: BTJTDI (O)

A2020C04 <u>GPIO_MODE0</u> GPIO Mode Control _SET

Bit **GPIO6** Name GPI07 GPIO5 GPIO4 Туре WO WO WO WO Reset Bit Name **GPIO3** GPIO2 GPI01 **GPIOO** Туре WO WO WO WO Reset

Overview For bitwise access of GPIO_MODE0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO7	Bitwise SET operation for Aux. mode of GPIO_7 0: Keep 1: SET bits
26:24		GPIO6	Bitwise SET operation for Aux. mode of GPIO_6 0: Keep 1: SET bits
22:20		GPIO5	Bitwise SET operation for Aux. mode of GPIO_5 0: Keep 1: SET bits
18:16		GPIO4	Bitwise SET operation for Aux. mode of GPIO_4 0: Keep 1: SET bits
15:12		GPIO3	Bitwise SET operation for Aux. mode of GPIO_3 0: Keep 1: SET bits
11:8		GPIO2	Bitwise SET operation for Aux. mode of GPIO_2 0: Keep 1: SET bits
7:4		GPIO1	Bitwise SET operation for Aux. mode of GPIO_1 0: Keep 1: SET bits
3:0		GPIO0	Bitwise SET operation for Aux. mode of GPIO_0 0: Keep 1: SET bits

A2020C08 <u>GPIO_MODE0</u> GPIO Mode Control

Bit Name GPIO7 **GPIO6** GPIO5 **GPIO4** Туре WO WO WO WO Reset Bit

© 2015 - 2017 MediaTek Inc.

Page 531 of 580



Name	GPIO3				GPIO2			GPIO1			GPIOO					
Туре		W	/0			WO				WO				WO		
Reset	0	0	0	0	0	0 0 0 0				0	0	0	0	0	0	0

Overview For bitwise access of GPIO_MODE0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO7	Bitwise CLR operation for Aux. mode of GPIO_7 0: Keep 1: CLR bits
26:24		GPIO6	Bitwise CLR operation for Aux. mode of GPIO_6 0: Keep 1: CLR bits
22:20		GPIO5	Bitwise CLR operation for Aux. mode of GPIO_5 0: Keep 1: CLR bits
18:16		GPIO4	Bitwise CLR operation for Aux. mode of GPIO_4 0: Keep 1: CLR bits
15:12		GPIO3	Bitwise CLR operation for Aux. mode of GPIO_3 0: Keep 1: CLR bits
11:8		GPIO2	Bitwise CLR operation for Aux. mode of GPIO_2 0: Keep 1: CLR bits
7:4		GPIO1	Bitwise CLR operation for Aux. mode of GPIO_1 0: Keep 1: CLR bits
3:0		GPIO0	Bitwise CLR operation for Aux. mode of GPIO_0 0: Keep 1: CLR bits

A2020C10 <u>GPIO_MODE1</u> GPIO Mode Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO15				GPIO14				GPIO13				GPI012		
Туре			RW				RW				RW				RW	
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		(GPI011 GPI010				GPIO9				GPIO8					
Туре		RW				RW				RW				RW		
Reset		0	0	0	0	0	0	0		0	0	0		0	0	0

Overview Configures GPIO aux. mode

Bit(s) Mnemonic	Name	Description
30:28	GPIO15	Aux. mode of GPIO_15
		0: GPIO15 (IO)
		1: EINT13 (I)
		2: Reserved
		3: Reserved
		4: Reserved
		5: PWM4 (O)
		6: Reserved
		7: Reserved
		8: Reserved
		9: Reserved

© 2015 - 2017 MediaTek Inc.

Page 532 of 580



Bit(s)	Mnemonic	Name	Description
26:24		GPIO14	Aux. mode of GPIO_14 0: GPIO14 (IO) 1: EINT12 (I) 2: CLKO4 (O) 3: MA_EDICK (O) 4: MA_SPI1_B_MISO (O) 5: PWM3 (O) 6: SLA_EDICK (I) 7: Reserved 8: Reserved 9: Reserved
22:20		GPIO13	Aux. mode of GPIO_13 0: GPIO13 (IO) 1: EINT11 (I) 2: CLKO3 (O) 3: MA_EDIWS (O) 4: MA_SPI1_B_MOSI (O) 5: PWM2 (O) 6: SLA_EDIWS (I) 7: Reserved 8: Reserved 9: Reserved
18:16		GPIO12	Aux. mode of GPIO_12 0: GPIO12 (IO) 1: EINT10 (I) 2: Reserved 3: MA_EDIDI (I) 4: MA_SPI1_B_SCK (O) 5: PWM1 (O) 6: SLA_EDIDI (I) 7: Reserved 8: Reserved 9: Reserved
14:12		GPIO11	Aux. mode of GPIO_11 0: GPIO11 (IO) 1: EINT9 (I) 2: BT_BUCK_EN_HW (O) 3: MA_EDIDO (O) 4: MA_SPI1_B_CS (O) 5: PWM0 (O) 6: SLA_EDIDO (O) 7: Reserved 8: Reserved 9: Reserved
11:8		GPIO10	Aux. mode of GPIO_10 0: GPI010 (IO) 1: EINT15 (I) 2: AUXADCIN_4(AIO) 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved 8: DEBUGMON15(IO) 9: BTPRI(IO)
6:4		GPIO9	Aux. mode of GPIO_9 0: GPIO9 (IO) 1: EINT8 (I) 2: MC1_A_DA3 (IO) 3: Reserved 4: Reserved


Bit(s)	Mnemonic	Name	Description
			5: Reserved 6: SDA2 (IO) 7: Reserved 8: Reserved 9: Reserved
2:0		GPIO8	Aux. mode of GPIO_8
			O: GPIO8 (IO) 1: EINT7 (I) 2: MC1_A_DA2 (IO) 3: Reserved 4: Reserved 5: Reserved 6: SCL2 (IO) 7: Reserved 8: Reserved 9: Reserved

<u>GPIO_MODE1</u> <u>SET</u> GPIO Mode Control A2020C14

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		Ū	GPIO15	i		·	GPIO14			GPIO13				(;	
Туре			WO				WO			WO						
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			GPIO11	L		GPI	010				GPIO9				GPI08	
Туре			WO			W	0			WO			WO			
Reset		0	0	0	0	0	0	0		0	0	0		0	0	0

Overview For bitwise access of GPIO_MODE1

Bit(s)	Mnemonic	Name	Description
30:28		GPIO15	Bitwise SET operation for Aux. mode of KCOL1 0: Keep 1: SET bits
26:24		GPIO14	Bitwise SET operation for Aux. mode of KCOL2 0: Keep 1: SET bits
22:20		GPIO13	Bitwise SET operation for Aux. mode of KCOL3 0: Keep 1: SET bits
18:16		GPIO12	Bitwise SET operation for Aux. mode of KCOL4 0: Keep 1: SET bits
14:12		GPIO11	Bitwise SET operation for Aux. mode of UTXD1 0: Keep 1: SET bits
11:8		GPIO10	Bitwise SET operation for Aux. mode of URXD1 0: Keep 1: SET bits
6:4		GPIO9	Bitwise SET operation for Aux. mode of GPIO_9 0: Keep 1: SET bits
2:0		GPIO8	Bitwise SET operation for Aux. mode of GPIO_8 0: Keep 1: SET bits



A20200	C 18	<u>CLR</u>		DEI_	GPIO	Mod	e Con	trol							0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			GPIO15	5		GPI014					GPIO13	3		GPIO12		
Туре			WO			WO					WO			WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			GPIO11	L		GPI	010			GPIO9				GPIO8		
Туре			WO			N	/0				WO				WO	
Reset		0	0	0	0	0	0	0		0	0	0		0	0	0

CDIO MODEI

Overview For bitwise access of GPIO_MODE1

Bit(s)	Mnemonic	Name	Description
30:28		GPIO15	Bitwise CLR operation for Aux. mode of KCOL1 0: Keep 1: CLR bits
26:24		GPIO14	Bitwise CLR operation for Aux. mode of KCOL2 0: Keep 1: CLR bits
22:20		GPIO13	Bitwise CLR operation for Aux. mode of KCOL3 0: Keep 1: CLR bits
18:16		GPIO12	Bitwise CLR operation for Aux. mode of KCOL4 0: Keep 1: CLR bits
14:12		GPIO11	Bitwise CLR operation for Aux. mode of UTXD1 0: Keep 1: CLR bits
11:8		GPIO10	Bitwise CLR operation for Aux. mode of URXD1 0: Keep 1: CLR bits
6:4		GPIO9	Bitwise CLR operation for Aux. mode of GPIO_9 0: Keep 1: CLR bits
2:0		GPIO8	Bitwise CLR operation for Aux. mode of GPIO_8 0: Keep 1: CLR bits

A2020C20 GPIO_MODE2 GPIO Mode Control

0000011

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPI	023			GPI	022			GPI	021			GPIO20		
Туре		R	W			R	W		RW						RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPI	019			GPI	GPI018 GPI017					GPIO16				
Туре		RW RW					RW				RW					
Reset	0	0	0	0	0	0	0	0		0	0	1		0	0	1

Configures GPIO aux. mode **Overview**

Bit(s) M	nemonic Name	Description
31:28	GPIO23	Aux. mode of GPIO_23

© 2015 - 2017 MediaTek Inc.

Page 535 of 580



Bit(s)	Mnemonic	Name	Description
			0: GPIO23 (IO) 1: KROWO (IO) 2: EINT19 (I) 3: CLKO0 (O) 4: U1CTS(I) 5: TRACEDATA3 (O) 6: MC_RST (O) 7: DEBUGMON9 (IO) 8: JTRST_B (I) 9: BTJTRSTB (I)
27:24		GPIO22	Aux. mode of GPIO_22 0: GPIO22 (IO) 1: KROW1 (IO) 2: U1TXD (O) 3: U3TXD (O) 4: Reserved 5: TRACEDATA2 (O) 6: TRACE_SWV (O) 7: DEBUGMON5 (IO) 8: JTDO (O) 9: BTDBGIN (I)
23:20		GPIO21	Aux. mode of GPIO_21 0: GPIO21 (IO) 1: KROW2 (IO) 2: Reserved 3: GPCOUNTER_0 (I) 4: U1RTS (O) 5: TRACECLK (O) 6: Reserved 7: DEBUGMON4 (IO) 8: JTCK (I) 9: BTJTCK (I)
18:16		GPIO20	Aux. mode of GPIO_20 0: GPIO20 (IO) 1: KCOL0 (IO) 2: GPSFSYNC (O) 3: UOCTS (I) 4: SDA2 (IO) 5: Reserved 6: MA_SPI2_CS1(O) 7: DEBUGMON7 (IO) 8: Reserved 9: Reserved
15:12		GPIO19	Aux. mode of GPIO_19 0: GPIO19 (IO) 1: KCOL1 (IO) 2: EINT18 (I) 3: UORTS (O) 4: SCL2 (IO) 5: TRACEDATA1 (O) 6: Reserved 7: DEBUGMON2 (IO) 8: JTMS (IO) 9: BTJTMS (IO)
11:8		GPIO18	Aux. mode of GPIO_18 0: GPIO18 (IO) 1: KCOL2 (IO) 2: U1RXD (I) 3: U3RXD (I) 4: Reserved 5: TRACEDATA0 (O) 6: LSCE1_B1 (O)



Bit(s)	Mnemonic	Name	Description
			7: DEBUGMON6 (IO) 8: JTDI (I) 9: BTJTDI (IO)
6:4		GPIO17	Aux. mode of GPIO_17 0: GPIO17 (IO)
			1: U0TXD (O) 2: Reserved 3: FINT17 (I)
			4: Reserved 5: Reserved
			6: DEBUGMIN_CK (I) 7: Reserved
			9: Reserved
2:0		GPIO16	Aux. mode of GPIO_16 0: GPI016 (IO)
			1: UORXD (I) 2: Reserved
			3: EINT16 (I)
			4: Reserved 5: Reserved
			6: DEBUGMINO (I)
			8: Reserved
			9: Reserved

A20200	C24 <u>GPIO MODE2</u> GPIO Mode Control										0000	0000				
Bit	31 30 29 28 27 26 25 24 23 22 2					21	20	19	18	17	16					
Name		GPI	023			GPI	022			GPI	021			GPIO20		
Туре	WO				WO				WO						WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPI	019		GPI018 GPI017				GPIO17					(GPIO16	;
Туре	WO				WO						WO				WO	
Reset	0	0	0	0	0	0	0	0	0 0 0				0	0	0	

Overview For bitwise access of GPIO_MODE2

Bit(s)	Mnemonic	Name	Description
31:28		GPIO23	Bitwise SET operation for Aux. mode of BPI_BUS1 0: Keep 1: SET bits
27:24		GPIO22	Bitwise SET operation for Aux. mode of BPI_BUS2 0: Keep 1: SET bits
23:20		GPIO21	Bitwise SET operation for Aux. mode of KROW0 0: Keep 1: SET bits
18:16		GPIO20	Bitwise SET operation for Aux. mode of KROW1 0: Keep 1: SET bits
15:12		GPIO19	Bitwise SET operation for Aux. mode of KROW2 0: Keep 1: SET bits
11:8		GPIO18	Bitwise SET operation for Aux. mode of KROW3





Bit(s)	Mnemonic	Name	Description
			0: Keep 1: SET bits
6:4		GPIO17	Bitwise SET operation for Aux. mode of KROW4
			0: Keep 1: SET bits
2:0		GPIO16	Bitwise SET operation for Aux. mode of KCOL0
			0: Keep 1: SET bits

A2020C28 <u>GPIO_MODE2</u> GPIO Mode Control

0000000

Dit	21	20	20	20	97	26	25	24	22	22	91	20	10	10	17	16
DIL	51	30	23	20	21	20	~J	24	23	~~	~1	20	13	10	17	10
Name	GPIO23				GPIO22			GPIO21				GPIO20				
Туре	WO				WO			WO					WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPI019 GPI018					GPI017					(GPIO16	3		
Туре	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0		0	0	0		0	0	0

Overview For bitwise access of GPIO_MODE2

Bit(s)	Mnemonic	Name	Description
31:28		GPIO23	Bitwise CLR operation for Aux. mode of BPI_BUS1 0: Keep 1: CLR bits
27:24		GPIO22	Bitwise CLR operation for Aux. mode of BPI_BUS2 0: Keep 1: CLR bits
23:20		GPIO21	Bitwise CLR operation for Aux. mode of KROW0 0: Keep 1: CLR bits
18:16		GPIO20	Bitwise CLR operation for Aux. mode of KROW1 0: Keep 1: CLR bits
15:12		GPIO19	Bitwise CLR operation for Aux. mode of KROW2 0: Keep 1: CLR bits
11:8		GPIO18	Bitwise CLR operation for Aux. mode of KROW3 0: Keep 1: CLR bits
6:4		GPIO17	Bitwise CLR operation for Aux. mode of KROW4 0: Keep 1: CLR bits
2:0		GPIO16	Bitwise CLR operation for Aux. mode of KCOLO 0: Keep 1: CLR bits

A2020C30 <u>GPIO_MODE3</u> GPIO Mode Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO31			GPIO30				GPIO29					GPI	028		
Туре	RW			RW			RW				RW					

Page 538 of 580



Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO27				GPIO26				GPIO25				GPIO24			
Туре	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview Configures GPIO aux. mode

Bit(s)	Mnemonic	Name	Description
31:28		GPIO31	Aux. mode of GPIO_31 0: GPIO31 (IO) 1: SDA0 (IO) 2: EINT12 (I) 3: PWM1 (O) 4: U1TXD (I) 5: MC0_CM0 (IO) 6: DEBUGMIN1 (I) 7: DEBUGMON1 (IO) 8: BT_RGPIO1 (IO) 9: SDA2 (IO)
27:24		GPIO30	Aux. mode of GPIO_30 0: GPIO30 (IO) 1: SCL0 (IO) 2: EINT11 (I) 3: PWM0 (O) 4: U1RXD (I) 5: MC0_CK (IO) 6: BT_RGPIO0 (IO) 7: DEBUGMON0 (IO) 8: Reserved 9: SCL2 (IO)
23:20		GPIO29	Aux. mode of GPIO_29 0: GPIO29 (IO) 1: CMCSK (I) 2: LPTE (I) 3: Reserved 4: CMCSD2 (I) 5: EINT10 (I) 6: Reserved 7: DEBUGMON15 (IO) 8: MC1_B_DA1(IO) 9: BT_RGPIO2 (IO)
19:16		GPIO28	Aux. mode of GPIO_28 0: GPIO28 (IO) 1: CMMCLK (O) 2: LSA0DA1 (O) 3: DAISYNC (O) 4: MA_SPI2_A_MISO (I) 5: MA_SPI3_A_MISO (I) 6: JTDO (O) 7: DEBUGMON14 (IO) 8: MC1_B_DA0(IO) 9: SLV_SPI0_MISO (O)
15:12		GPIO27	Aux. mode of GPIO_27 0: GPIO27 (IO) 1: CMCSD1 (O) 2: LSDA1 (IO) 3: DAIPCMOUT (I) 4: MA_SPI2_A_MOSI (O) 5: MA_SPI3_A_MOSI (O) 6: JTRST_B (I) 7: DEBUGMON13 (IO)

Page 539 of 580



Bit(s)	Mnemonic	Name	Description
			8: MC1_B_CK(IO) 9: SLV_SPI0_MOSI (I)
11:8		GPIO26	Aux. mode of GPIO_26 0: GPIO26 (IO) 1: CMCSD0 (O) 2: LSCE_B1 (O) 3: DAIPCMIN (I) 4: MA_SPI2_A_SCK (O) 5: MA_SPI3_A_SCK (O) 6: JTCK (I) 7: DEBUGMON12 (IO) 8: MC1_B_CM0 (IO) 9: SLV_SPI0_SCK (I)
7:4		GPIO25	Aux. mode of GPIO_25 0: GPIO25 (IO) 1: CMPDN (O) 2: LSCK1 (O) 3: DAICLK (O) 4: MA_SPI2_A_CS (O) 5: MA_SPI3_A_CS (O) 6: JTMS (IO) 7: DEBUGMON11 (IO) 8: MC1_B_DA2 (IO) 9: SLV_SPI0_CS (I)
3:0		GPIO24	Aux. mode of GPIO_24 0: GPIO24 (IO) 1: CMRST (O) 2: LSRSTB (O) 3: CLKO1 (O) 4: EINT9 (I) 5: GPCOUNTER_0 (I) 6: JTDI (I) 7: DEBUGMON10 (IO) 8: MC1_B_DA3 (IO) 9: Reserved

A2020C34 <u>GPIO_MODE3</u> GPIO Mode Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO31				GPIO30			GPIO29				GPIO28			
Туре		WO			WO				WO				W	0/		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPIO27			GPIO26			GPIO25				GPIO24				
Туре	WO			WO			WO				WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_MODE3

Bit(s)	Mnemonic Name	Description
31:28	GPIO31	Bitwise SET operation for Aux. mode of MCCK
		0: Keep 1: SET bits
27:24	GPIO30	Bitwise SET operation for Aux. mode of CMCSK
		0: Keep 1: SET bits
23:20	GPIO29	Bitwise SET operation for Aux. mode of CMMCLK

© 2015 - 2017 MediaTek Inc.

Page 540 of 580



Bit(s)	Mnemonic	Name	Description
			0: Keep 1: SET bits
19:16		GPIO28	Bitwise SET operation for Aux. mode of CMCSD1
			0: Keep 1: SET bits
15:12		GPIO27	Bitwise SET operation for Aux. mode of CMCSD0
			0: Keep 1: SET bits
11:8		GPIO26	Bitwise SET operation for Aux. mode of CMPDN
			0: Keep 1: SET bits
7:4		GPIO25	Bitwise SET operation for Aux. mode of CMRST
			0: Keep 1: SET bits
3:0		GPIO24	Bitwise SET operation for Aux. mode of BPI_BUS0
			0: Keep 1: SET bits

A2020C38 <u>GPIO_MODE3</u> GPIO Mode Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO31				GPIO30			GPIO29					GPIO28			
Туре		WO			WO			WO				W	0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPI	027			GPIO26			GPIO25				GPIO24			
Туре	WO			WO			WO				WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_MODE3

Bit(s)	Mnemonic	Name	Description
31:28		GPIO31	Bitwise CLR operation for Aux. mode of MCCK 0: Keep 1: CLR bits
27:24		GPIO30	Bitwise CLR operation for Aux. mode of CMCSK 0: Keep 1: CLR bits
23:20		GPIO29	Bitwise CLR operation for Aux. mode of CMMCLK 0: Keep 1: CLR bits
19:16		GPIO28	Bitwise CLR operation for Aux. mode of CMCSD1 0: Keep 1: CLR bits
15:12		GPIO27	Bitwise CLR operation for Aux. mode of CMCSD0 0: Keep 1: CLR bits
11:8		GPIO26	Bitwise CLR operation for Aux. mode of CMPDN 0: Keep 1: CLR bits
7:4		GPIO25	Bitwise CLR operation for Aux. mode of CMRST 0: Keep 1: CLR bits



10001111

Bit(s)	Mnemonic Name	Description
3:0	GPIO24	Bitwise CLR operation for Aux. mode of BPI_BUS0
		0: Keep 1: CLR bits

A2020C40 GPIO MODE4 GPIO Mode Control

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPI	039		GPIO38				(GPIO3'	7		(GPIO36		
Туре	RW				RW				RW					RW		
Reset	0	0	0	1	0	0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO35					GPIO34				GPI	033		GPIO32			
Туре	RW				RW			RW					RW			
Reset	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1

Overview Configures GPIO aux. mode

Bit(s)	Mnemonic	Name	Description
31:28		GPIO39	Aux. mode of GPIO_39 0: GPIO39 (IO) 1: LSCE_B0 (O) 2: EINT4 (I) 3: CMCSD0 (I) 4: CLKO4 (O) 5: SFSCS0 (O) 6: DEBUGMIN5 (I) 7: DEBUGMON5 (IO) 8: SCL1 (IO) 9: MA_SPI2_B_CS (O)
27:24		GPIO38	Aux. mode of GPIO_38 0: GPIO38 (IO) 1: LSRSTB (O) 2: Reserved 3: CMRST (O) 4: CLKO3 (O) 5: SFSWP (O) 6: Reserved 7: DEBUGMON9 (IO) 8: Reserved 9: SCL1(IO)
22:20		GPIO37	Aux. mode of GPIO_37 0: GPIO37 (IO) 1: SDA0 (IO) 2: SDA1 (IO) 3: Reserved 4: Reserved 5: Reserved 6: DEBUGMIN4 (I) 7: DEBUGMON4 (IO) 8: Reserved 9: Reserved
18:16		GPIO36	Aux. mode of GPIO_36 0: GPIO36 (IO) 1: SCL0 (IO) 2: SCL1 (IO) 3: Reserved 4: Reserved 5: Reserved 6: DEBUGMIN3 (I)



Bit(s)	Mnemonic	Name	Description
			7: DEBUGMON3 (IO) 8: Reserved 9: Reserved
15:12		GPIO35	Aux. mode of GPIO_35 0: GPIO35 (IO) 1: SLV_SPIO_MISO (I) 2: EINT3 (I) 3: PWM5 (O) 4: DAIPCMOUT (I) 5: MC0_DA3 (IO) 6: CLKO2 (O) 7: BT_RGPIO5 (IO) 8: Reserved 9: MA_SPI3_B_MISO (I)
11:8		GPIO34	Aux. mode of GPIO_34 0: GPIO34 (IO) 1: SLV_SPIO_MOSI (I) 2: EINT15 (I) 3: PWM4 (O) 4: DAICLK (I) 5: MCO_DA2 (IO) 6: BT_RGPIO4 (IO) 7: DEBUGMON4 (IO) 8: Reserved 9: MA_SPI3_B_MOSI (O)
7:4		GPIO33	Aux. mode of GPIO_33 0: GPIO33 (IO) 1: SLV_SPIO_SCK (I) 2: EINT14 (I) 3: PWM3 (O) 4: DAIPCMIN (I) 5: MCO_DA1 (IO) 6: BT_RGPIO3 (IO) 7: DEBUGMON3 (IO) 8: Reserved 9: MA_SPI3_B_SCK (O)
3:0		GPIO32	Aux. mode of GPIO_32 0: GPIO32 (IO) 1: SLV_SPIO_CS (I) 2: EINT13 (I) 3: PWM2 (O) 4: DAISYNC (O) 5: MCO_DA0 (IO) 6: DEBUGMIN2 (I) 7: DEBUGMON2 (IO) 8: Reserved 9: MA_SPI3_B_CS (O)

A2020C44 <u>GPIO_MODE4</u> GPIO Mode Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPI	039		GPIO38				GPIO37					GPIO36		
Туре	WO				WO				WO					WO		
Reset	0	0	0	0	0	0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO35				GPIO34			GPIO33				GPIO32				
Туре	WO				WO			WO				WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Overview For bitwise access of GPIO_MODE4

Bit(s)	Mnemonic	Name	Description
31:28		GPIO39	Bitwise SET operation for Aux. mode of SIM1_SCLK 0: Keep 1: SET bits
27:24		GPIO38	Bitwise SET operation for Aux. mode of SIM1_SRST 0: Keep 1: SET bits
22:20		GPIO37	Bitwise SET operation for Aux. mode of SIM1_SIO 0: Keep 1: SET bits
18:16		GPIO36	Bitwise SET operation for Aux. mode of MCDA3 0: Keep 1: SET bits
15:12		GPIO35	Bitwise SET operation for Aux. mode of MCDA2 0: Keep 1: SET bits
11:8		GPIO34	Bitwise SET operation for Aux. mode of MCDA1 0: Keep 1: SET bits
7:4		GPIO33	Bitwise SET operation for Aux. mode of MCDA0 0: Keep 1: SET bits
3:0		GPIO32	Bitwise SET operation for Aux. mode of MCCM0 0: Keep 1: SET bits

A2020C48 <u>GPIO_MODE4</u> GPIO Mode Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO39				GPIO38				GPIO37					GPIO36		
Туре	WO				WO				WO					WO		
Reset	0	0	0	0	0	0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPI	035		GPIO34				GPI	033		GPIO32				
Туре	WO				WO			WO				WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_MODE4

Bit(s) Mn	emonic Name	Description
31:28	GPIO39	Bitwise CLR operation for Aux. mode of SIM1_SCLK 0: Keep 1: CLR bits
27:24	GPIO38	Bitwise CLR operation for Aux. mode of SIM1_SRST 0: Keep 1: CLR bits
22:20	GPIO37	Bitwise CLR operation for Aux. mode of SIM1_SIO 0: Keep 1: CLR bits
18:16	GPIO36	Bitwise CLR operation for Aux. mode of MCDA3 0: Keep 1: CLR bits



Bit(s) Mne	monic Name	Description
15:12	GPIO35	Bitwise CLR operation for Aux. mode of MCDA2 0: Keep 1: CLR bits
11:8	GPIO34	Bitwise CLR operation for Aux. mode of MCDA1 0: Keep 1: CLR bits
7:4	GPIO33	Bitwise CLR operation for Aux. mode of MCDA0 0: Keep 1: CLR bits
3:0	GPIO32	Bitwise CLR operation for Aux. mode of MCCM0 0: Keep 1: CLR bits

A2020C50 <u>GPIO_MODE5</u> GPIO Mode Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO47				GPIO46				GPIO45				GPI	044	
Туре	RW				RW				RW			RW				
Reset		0	0	0		0	0	0		0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPI	043		GPIO42			GPIO41				GPIO40				
Туре	RW				RW			RW				RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview Configures GPIO aux. mode

Bit(s)	Mnemonic	Name	Description
30:28		GPIO47	Aux. mode of GPIO_47 0: GPIO47 (IO) 1: MA_SPI1_CS1 (O) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: DEBUGMON2 (IO) 8: Reserved 9: Reserved
26:24		GPIO46	Aux. mode of GPIO_46 0: GPIO46 (IO) 1: MA_SPIO_CS1 (O) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: DEBUGMON1 (IO) 8: Reserved 9: Reserved
22:20		GPIO45	Aux. mode of GPIO_45 0: GPIO45 (IO) 1: SRCLKENAI (I) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved



Bit(s)	Mnemonic	Name	Description
			8: Reserved 9: Reserved
19:16		GPIO44	Aux. mode of GPIO_44 0: GPIO44 (IO) 1: LSCE1_B1 (O) 2: DISP_PWM (O) 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: DEBUGMON0 (IO) 8: DEBUGMON6 (IO) 9: Reserved
15:12		GPIO43	Aux. mode of GPIO_43 0: GPIO43 (IO) 1: LPTE (I) 2: EINT6 (I) 3: CMCSK (I) 4: CMCSD2 (I) 5: SFSIN (O) 6: Reserved 7: DEBUGMON7 (IO) 8: DEBUGMIN7 (I) 9: SDA1 (IO)
11:8		GPIO42	Aux. mode of GPIO_42 0: GPIO42 (IO) 1: LSA0DA0 (O) 2: LSCE1_B0 (O) 3: CMMCLK (O) 4: Reserved 5: SFSOUT (O) 6: Reserved 7: DEBUGMON8 (IO) 8: CLKO5 (O) 9: MA_SPI2_B_MISO (O)
7:4		GPIO41	Aux. mode of GPIO_41 0: GPIO41 (IO) 1: LSDA0 (IO) 2: EINT5 (I) 3: CMCSD1 (I) 4: WIFITOBT (I) 5: SFSCK (O) 6: DEBUGMIN6 (I) 7: DEBUGMON6 (IO) 8: SDA1 (IO) 9: MA_SPI2_B_MOSI (O)
3:0		GPIO40	Aux. mode of GPIO_40 0: GPIO40 (IO) 1: LSCK0 (O) 2: Reserved 3: CMPDN (O) 4: Reserved 5: SFSHOLD (O) 6: Reserved 7: DEBUGMON10 (IO) 8: Reserved 9: MA_SPI2_B_SCK (O)

A2020C54 <u>GPIO_MODE5</u> GPIO Mode Control

0000000

© 2015 - 2017 MediaTek Inc. P This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.

Page 546 of 580



_SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO47				GPIO46				GPIO45				GPI	044	
Туре	WO					WO			WO				W	0		
Reset		0	0	0		0	0	0		0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPI	043		GPIO42				GPIO41				GPIO40			
Туре	WO				WO			WO				WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_MODE5

Bit(s)	Mnemonic	Name	Description
30:28		GPIO47	Bitwise SET operation for Aux. mode of LSCK 0: Keep
			1: SET bits
26:24		GPIO46	Bitwise SET operation for Aux. mode of LSCE_B
			0: Keep 1: SET bits
22:20		GPIO45	Bitwise SET operation for Aux. mode of LSRSTB
			0: Keep 1: SET bits
19:16		GPIO44	Bitwise SET operation for Aux. mode of SDA28
			0: Keep 1: SET bits
15:12		GPIO43	Bitwise SET operation for Aux. mode of SCL28
			0: Keep 1: SET bits
11:8		GPIO42	Bitwise SET operation for Aux. mode of SIM2_SCLK
			0: Keep 1: SET bits
7:4		GPIO41	Bitwise SET operation for Aux. mode of SIM2_SRST
			0: Keep 1: SET bits
3:0		GPIO40	Bitwise SET operation for Aux. mode of SIM2_SIO
			0: Keep 1: SET bits

A20200	C 58	<u>GPIO</u> _CLR	<u>_MO</u> <u>2</u>	<u>DE5</u>	GPIO) Mod	e Cor	ntrol						0000000					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name			GPIO4	7		(GPIO4	6			GPIO4	ŏ		GPI	044				
Туре			WO				WO				WO			W	/0				
Reset		0	0	0		0	0	0		0	0	0	0	0	0	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name		GPI	043			GPI	042			GP	[041			GPI	040				
Туре		W	0			N	/0			V	/0			N	/0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Overview For bitwise access of GPIO_MODE5

Bit(s) Mnem	onic Name	Description
30:28	GPIO47	Bitwise CLR operation for Aux. mode of LSCK
		0: Keep 1: CLR bits
		1. OLK DIts

© 2015 - 2017 MediaTek Inc.

Page 547 of 580



Bit(s)	Mnemonic	Name	Description
26:24		GPIO46	Bitwise CLR operation for Aux. mode of LSCE_B 0: Keep 1: CLR bits
22:20		GPIO45	Bitwise CLR operation for Aux. mode of LSRSTB 0: Keep 1: CLR bits
19:16		GPIO44	Bitwise CLR operation for Aux. mode of SDA28 0: Keep 1: CLR bits
15:12		GPIO43	Bitwise CLR operation for Aux. mode of SCL28 0: Keep 1: CLR bits
11:8		GPIO42	Bitwise CLR operation for Aux. mode of SIM2_SCLK 0: Keep 1: CLR bits
7:4		GPIO41	Bitwise CLR operation for Aux. mode of SIM2_SRST 0: Keep 1: CLR bits
3:0		GPIO40	Bitwise CLR operation for Aux. mode of SIM2_SIO 0: Keep 1: CLR bits

A2020C60 **<u>GPIO_MODE6</u>** GPIO Mode Control

Bit Name Type Reset Bit Name GPIO48 Type Reset RW

Configures GPIO aux. mode **Overview**

Bit(s)	Mnemonic	Name	Description
2:0		GPIO48	Aux. mode of GPIO_48
			0: GPIO48 (IO)
			1: MA_SPI3_CS1 (O)
			2: Reserved
			3: Reserved
			4: Reserved
			5: Reserved
			6: Reserved
			7: DEBUGMON5 (IO)
			8: Reserved
			9: Reserved

A20200	C 64	<u>GPIO</u> _SET	<u>MO</u>	<u>DE6</u>	GPIO	Mod	e Con	trol							0000	0000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														0	GPIO48	3
Туре															WO	
Reset														0	0	0

Overview For bitwise access of GPIO_MODE6

Bit(s)	Mnemonic Name	Description
2:0	GPIO48	Bitwise SET operation for Aux. mode of LSDA
		0: Keep
		1: SET bits

A2020C68 <u>GPIO_MODE6</u> GPIO Mode Control

			_													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														GPIO48		
Туре														WO		
Reset														0	0	0

Overview For bitwise access of GPIO_MODE6

Bit(s) Mne	emonic Name	Description	
2:0	GPIO48	Bitwise CLR operation for Aux. mode of LSDA	
		0: Keep 1: CLR bits	

A2020D00 GPIO TDSEL0 GPIO TDSEL Control

0000000

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	GPI	015	GPI	014	GPI	013	GPI	012	GPI	011	GPI	010	GP	[09	GPI08			
Туре	R	W	R	W	R	W	R	W	R	W	R	W	R	W	R	W		
Reset	0	0	0	0	0	0	0	0	0	0	0 0 0 0			0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	GP	107	GPI	[06	GP	105	GP	[04	GP	[03	GPIO2 (GP	IO1	GPI	00		
Туре	R	W	R	W	R	W	R	RW		W	RW RW		RW		RW		R	W
Reset	0	0	0	0	0	0	0	0	0	0	0 0 0 0			0	0			

Overview GPIO TX duty control register

F	Bit(s)	Mnemonic	Name	Description
:	31:30	GPIO15	GPIO15_TDSEL	GPIO15 Tx duty control
2	29:28	GPIO14	GPIO14_TDSEL	GPIO14 Tx duty control
2	27:26	GPIO13	GPIO13_TDSEL	GPIO13 Tx duty control
4	25:24	GPIO12	GPIO12_TDSEL	GPIO12 Tx duty control
4	23:22	GPIO11	GPIO11_TDSEL	GPIO11 Tx duty control
2	21:20	GPIO10	GPIO10_TDSEL	GPIO10 Tx duty control
	19:18	GPIO9	GPIO9_TDSEL	GPIO9 Tx duty control
	17:16	GPIO8	GPIO8_TDSEL	GPIO8 Tx duty control
	15:14	GPIO7	GPIO7_TDSEL	GPIO7 Tx duty control



Bit(s)	Mnemonic	Name	Description
13:12	GPIO6	GPIO6_TDSEL	GPIO6 Tx duty control
11:10	GPIO5	GPIO5_TDSEL	GPIO5 Tx duty control
9:8	GPIO4	GPIO4_TDSEL	GPIO4 Tx duty control
7:6	GPIO3	GPIO3_TDSEL	GPIO3 Tx duty control
5:4	GPIO2	GPIO2_TDSEL	GPIO2 Tx duty control
3:2	GPIO1	GPIO1_TDSEL	GPIO1 Tx duty control
1:0	GPIOO	GPIO0 TDSEL	GPIOO Tx duty control

A2020D04 <u>GPIO_TDSEL0</u> GPIO TDSEL Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	015	GPI	014	GPI	013	GPI	012	GPI	011	GPI	010	GP	IO9	GP	IO8
Туре	W	0'0	W	/0	W	/0	W	0	W	0'0	W	0	W	/0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GP	IO7	GP	IO6	GP	IO5	GP	IO4	GP	103	GP	102	GP	I01	GP	00
Туре	W	0	W	0	W	0	W	0	W	0'0	W	0	W	/0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

For bitwise access of GPIO_TDSEL Overview

Bit(s)	Mnemonic	Name	Description
31:30	GPIO15	GPIO15_TDSEL	Bitwise SET operation of GPIO15_TDSEL Tx duty control
			0: Keep 1: SET bits
29:28	GPIO14	GPIO14_TDSEL	Bitwise SET operation of GPIO14_TDSEL Tx duty control
			0: Keep 1: SET bits
27:26	GPIO13	GPIO13_TDSEL	Bitwise SET operation of GPIO13_TDSEL Tx duty control
			0: Keep 1: SET bits
25:24	GPIO12	GPIO12_TDSEL	Bitwise SET operation of GPIO12_TDSEL Tx duty control
			0: Keep 1: SET bits
23:22	GPIO11	GPIO11_TDSEL	Bitwise SET operation of GPIO11_TDSEL Tx duty control
			0: Keep 1: SET bits
21:20	GPIO10	GPIO10_TDSEL	Bitwise SET operation of GPIO10_TDSEL Tx duty control
			0: Keep 1: SET bits
19:18	GPIO9	GPIO9_TDSEL	Bitwise SET operation of GPIO9_TDSEL Tx duty control
			0: Keep 1: SET bits
17:16	GPIO8	GPIO8_TDSEL	Bitwise SET operation of GPIO8_TDSEL Tx duty control
			0: Keep 1: SET bits
15:14	GPIO7	GPIO7_TDSEL	Bitwise SET operation of GPIO7_TDSEL Tx duty control
			0: Keep 1: SET bits
13:12	GPIO6	GPIO6_TDSEL	Bitwise SET operation of GPIO6_TDSEL Tx duty control
			0: Keep 1: SET bits

© 2015 - 2017 MediaTek Inc.

Page 550 of 580



Bit(s)	Mnemonic	Name	Description
11:10	GPIO5	GPIO5_TDSEL	Bitwise SET operation of GPIO5_TDSEL Tx duty control 0: Keep 1: SET bits
9:8	GPIO4	GPIO4_TDSEL	Bitwise SET operation of GPIO4_TDSEL Tx duty control 0: Keep 1: SET bits
7:6	GPIO3	GPIO3_TDSEL	Bitwise SET operation of GPIO3_TDSEL Tx duty control 0: Keep 1: SET bits
5:4	GPIO2	GPIO2_TDSEL	Bitwise SET operation of GPIO2_TDSEL Tx duty control 0: Keep 1: SET bits
3:2	GPIO1	GPIO1_TDSEL	Bitwise SET operation of GPIO1_TDSEL Tx duty control 0: Keep 1: SET bits
1:0	GPIO0	GPIO0_TDSEL	Bitwise SET operation of GPIOO_TDSEL Tx duty control 0: Keep 1: SET bits

A2020D08 <u>GPIO_TDSEL0</u> GPIO TDSEL Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	015	GPI	014	GPI	013	GPI	012	GPI	011	GPI	010	GP	IO9	GP	[08
Туре	W	0'0	W	0	W	0'0	W	0	W	0'0	W	0/	W	/0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GP	IO7	GP	106	GP	105	GP	IO4	GP	103	GP	IO2	GP	IO1	GP	00
Туре	W	0'0	W	0	W	0'0	W	0	W	0'0	W	0/	W	/0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_TDSEL

Bit(s)	Mnemonic	Name	Description
31:30	GPIO15	GPIO15_TDSEL	Bitwise CLR operation of GPIO15_TDSEL Tx duty control 0: Keep 1: CLR bits
29:28	GPIO14	GPIO14_TDSEL	Bitwise CLR operation of GPIO14_TDSEL Tx duty control 0: Keep 1: CLR bits
27:26	GPIO13	GPIO13_TDSEL	Bitwise CLR operation of GPIO13_TDSEL Tx duty control 0: Keep 1: CLR bits
25:24	GPIO12	GPIO12_TDSEL	Bitwise CLR operation of GPIO12_TDSEL Tx duty control 0: Keep 1: CLR bits
23:22	GPIO11	GPIO11_TDSEL	Bitwise CLR operation of GPIO11_TDSEL Tx duty control 0: Keep 1: CLR bits
21:20	GPIO10	GPIO10_TDSEL	Bitwise CLR operation of GPIO10_TDSEL Tx duty control 0: Keep 1: CLR bits
19:18	GPIO9	GPIO9_TDSEL	Bitwise CLR operation of GPIO9_TDSEL Tx duty control 0: Keep



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
17:16	GPIO8	GPIO8_TDSEL	Bitwise CLR operation of GPIO8_TDSEL Tx duty control
			0: Keep 1: CLR bits
15:14	GPIO7	GPIO7_TDSEL	Bitwise CLR operation of GPIO7_TDSEL Tx duty control
			0: Keep 1: CLR bits
13:12	GPIO6	GPIO6_TDSEL	Bitwise CLR operation of GPIO6_TDSEL Tx duty control
			0: Keep 1: CLR bits
11:10	GPIO5	GPIO5_TDSEL	Bitwise CLR operation of GPIO5_TDSEL Tx duty control
			0: Keep
0.8		CDIOA TOSEI	Rituise CID energian of CDIO4 TOSEI Ty duty control
9.0	GF104	GF104_1DSEL	0: Keep 1: CLR bits
7:6	GPIO3	GPIO3_TDSEL	Bitwise CLR operation of GPIO3_TDSEL Tx duty control
			0: Keep 1: CLR bits
5:4	GPIO2	GPIO2_TDSEL	Bitwise CLR operation of GPIO2_TDSEL Tx duty control
			О: Кеер
			1: CLR bits
3:2	GPIO1	GPIO1_TDSEL	Bitwise CLR operation of GPIO1_TDSEL Tx duty control
			0: Keep 1: CLR bits
1:0	GPIO0	GPIO0_TDSEL	Bitwise CLR operation of GPIO0_TDSEL Tx duty control
			0: Keep
			1: ULK DITS

A2020D10 GPIO_TDSEL1 GPIO TDSEL Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	031	GPI	030	GPI	029	GPI	028	GPI	027	GPI	026	GPI	025	GPI	024
Туре	R	W	R	W	R	W	R	W	R	W	R	W	R	W	R	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	023	GPI	022	GPI	021	GPI	020	GPI	019	GPI	018	GPI	017	GPI	016
Туре	R	W	R	W	R	W	R	W	R	W	R	W	R	W	R	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

GPIO TX duty control register Overview

Bit(s)	Mnemonic	Name	Description
31:30	GPIO31	GPIO31_TDSEL	GPIO31 Tx duty control
29:28	GPIO30	GPIO30_TDSEL	GPIO30 Tx duty control
27:26	GPIO29	GPIO29_TDSEL	GPIO29 Tx duty control
25:24	GPIO28	GPIO28_TDSEL	GPIO28 Tx duty control
23:22	GPIO27	GPIO27_TDSEL	GPIO27 Tx duty control
21:20	GPIO26	GPIO26_TDSEL	GPIO26 Tx duty control
19:18	GPIO25	GPIO25_TDSEL	GPIO25 Tx duty control
17:16	GPIO24	GPIO24_TDSEL	GPIO24 Tx duty control
15:14	GPIO23	GPIO23_TDSEL	GPIO23 Tx duty control





E	Bit(s)	Mnemonic	Name	Description
	13:12	GPIO22	GPIO22_TDSEL	GPIO22 Tx duty control
	11:10	GPIO21	GPIO21_TDSEL	GPIO21 Tx duty control
	9:8	GPIO20	GPIO20_TDSEL	GPIO20 Tx duty control
	7:6	GPIO19	GPIO19_TDSEL	GPIO19 Tx duty control
	5:4	GPIO18	GPIO18_TDSEL	GPIO18 Tx duty control
	3:2	GPIO17	GPIO17_TDSEL	GPIO17 Tx duty control
	1:0	GPIO16	GPIO16 TDSEL	GPIO16 Tx duty control

A2020D14 <u>GPIO_TDSEL1</u> GPIO TDSEL Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	031	GPI	030	GPI	029	GPI	028	GPI	027	GPI	026	GPI	025	GPI	024
Туре	W	0	W	0	W	0'	W	0	W	0	W	0	W	0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	023	GPI	022	GPI	021	GPI	020	GPI	019	GPI	018	GPI	017	GPI	016
Туре	W	0	W	0	W	0'	W	0	W	0	W	0	W	0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

For bitwise access of GPIO_TDSEL Overview

Bit(s)	Mnemonic	Name	Description
31:30	GPIO31	GPIO31_TDSEL	Bitwise SET operation of GPIO31_TDSEL Tx duty control
			0: Keep 1: SET bits
29:28	GPIO30	GPIO30_TDSEL	Bitwise SET operation of GPIO30_TDSEL Tx duty control
			0: Keep 1: SET bits
27:26	GPIO29	GPIO29_TDSEL	Bitwise SET operation of GPIO29_TDSEL Tx duty control
			0: Keep 1: SET bits
25:24	GPIO28	GPIO28_TDSEL	Bitwise SET operation of GPIO28_TDSEL Tx duty control
			0: Keep 1: SET bits
23:22	GPIO27	GPIO27_TDSEL	Bitwise SET operation of GPIO27_TDSEL Tx duty control
			0: Keep 1: SET bits
21:20	GPIO26	GPIO26_TDSEL	Bitwise SET operation of GPIO26_TDSEL Tx duty control
			0: Keep 1: SET bits
19:18	GPIO25	GPIO25_TDSEL	Bitwise SET operation of GPIO25_TDSEL Tx duty control
			0: Keep 1: SET bits
17:16	GPIO24	GPIO24_TDSEL	Bitwise SET operation of GPIO24_TDSEL Tx duty control
			0: Keep 1: SET bits
15:14	GPIO23	GPIO23_TDSEL	Bitwise SET operation of GPIO23_TDSEL Tx duty control
			0: Keep 1: SET bits
13:12	GPIO22	GPIO22_TDSEL	Bitwise SET operation of GPIO22_TDSEL Tx duty control
			0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
11:10	GPIO21	GPIO21_TDSEL	Bitwise SET operation of GPIO21_TDSEL Tx duty control 0: Keep 1: SET bits
9:8	GPIO20	GPIO20_TDSEL	Bitwise SET operation of GPIO20_TDSEL Tx duty control 0: Keep 1: SET bits
7:6	GPIO19	GPIO19_TDSEL	Bitwise SET operation of GPIO19_TDSEL Tx duty control 0: Keep 1: SET bits
5:4	GPIO18	GPIO18_TDSEL	Bitwise SET operation of GPIO18_TDSEL Tx duty control 0: Keep 1: SET bits
3:2	GPIO17	GPIO17_TDSEL	Bitwise SET operation of GPIO17_TDSEL Tx duty control 0: Keep 1: SET bits
1:0	GPIO16	GPIO16_TDSEL	Bitwise SET operation of GPIO16_TDSEL Tx duty control 0: Keep 1: SET bits

A2020D18 <u>GPIO_TDSEL1</u> GPIO TDSEL Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	031	GPI	030	GPI	029	GPI	028	GPI	027	GPI	026	GPI	025	GPI	024
Туре	W	0	W	0	W	0	W	0	W	0'0	W	0'0	W	0/	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	023	GPI	022	GPI	021	GPI	020	GPI	019	GPI	018	GPI	017	GPI	016
Туре	W	0	W	0	W	0	W	0	W	0'0	W	0'0	W	0/	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_TDSEL

Bit(s)	Mnemonic	Name	Description
31:30	GPIO31	GPIO31_TDSEL	Bitwise CLR operation of GPIO31_TDSEL Tx duty control 0: Keep 1: CLR bits
29:28	GPIO30	GPIO30_TDSEL	Bitwise CLR operation of GPIO30_TDSEL Tx duty control 0: Keep 1: CLR bits
27:26	GPIO29	GPIO29_TDSEL	Bitwise CLR operation of GPIO29_TDSEL Tx duty control 0: Keep 1: CLR bits
25:24	GPIO28	GPIO28_TDSEL	Bitwise CLR operation of GPIO28_TDSEL Tx duty control 0: Keep 1: CLR bits
23:22	GPIO27	GPIO27_TDSEL	Bitwise CLR operation of GPIO27_TDSEL Tx duty control 0: Keep 1: CLR bits
21:20	GPIO26	GPIO26_TDSEL	Bitwise CLR operation of GPIO26_TDSEL Tx duty control 0: Keep 1: CLR bits
19:18	GPIO25	GPIO25_TDSEL	Bitwise CLR operation of GPIO25_TDSEL Tx duty control 0: Keep



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
17:16	GPIO24	GPIO24_TDSEL	Bitwise CLR operation of GPIO24_TDSEL Tx duty control
			0: Keep 1: CLR bits
15:14	GPIO23	GPIO23_TDSEL	Bitwise CLR operation of GPIO23_TDSEL Tx duty control
			0: Keep 1: CLR bits
13:12	GPIO22	GPIO22_TDSEL	Bitwise CLR operation of GPIO22_TDSEL Tx duty control
			0: Keep 1: CLR bits
11:10	GPIO21	GPIO21_TDSEL	Bitwise CLR operation of GPIO21_TDSEL Tx duty control
			0: Keep 1: CLR bits
9:8	GPIO20	GPIO20_TDSEL	Bitwise CLR operation of GPIO20_TDSEL Tx duty control
			0: Keep 1: CLR bits
7:6	GPIO19	GPIO19_TDSEL	Bitwise CLR operation of GPIO19_TDSEL Tx duty control
			0: Keep 1: CLR bits
5:4	GPIO18	GPIO18_TDSEL	Bitwise CLR operation of GPIO18_TDSEL Tx duty control
			0: Keep 1: CLR bits
3:2	GPIO17	GPIO17_TDSEL	Bitwise CLR operation of GPIO17_TDSEL Tx duty control
			0: Keep 1: CLR bits
1:0	GPIO16	GPIO16_TDSEL	Bitwise CLR operation of GPIO16_TDSEL Tx duty control
			0: Keep 1: CLR bits

A2020D20 GPIO_TDSEL2 GPIO TDSEL Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	047	GPI	046	GPI	045	GPI	044	GPI	043	GPI	042	GPI	041	GPI	040
Туре	R	W	R	W	R	W	R	W	R	W	R	W	R	W	R	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	039	GPI	038	GPI	037	GPI	036	GPI	035	GPI	034	GPI	033	GPI	032
Туре	R	W	R	W	R	W	R	W	R	W	R	W	R	W	R	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview GPIO TX duty control register

Bit(s)	Mnemonic	Name	Description
31:30	GPIO47	GPIO47_TDSEL	GPIO47 Tx duty control
29:28	GPIO46	GPIO46_TDSEL	GPIO46 Tx duty control
27:26	GPIO45	GPIO45_TDSEL	GPIO45 Tx duty control
25:24	GPIO44	GPIO44_TDSEL	GPIO44 Tx duty control
23:22	GPIO43	GPIO43_TDSEL	GPIO43 Tx duty control
21:20	GPIO42	GPIO42_TDSEL	GPIO42 Tx duty control
19:18	GPIO41	GPIO41_TDSEL	GPIO41 Tx duty control
17:16	GPIO40	GPIO40_TDSEL	GPIO40 Tx duty control
15:14	GPIO39	GPIO39_TDSEL	GPIO39 Tx duty control

MEDIATEK

MT2533D Reference Manual

Bit(s)	Mnemonic	Name	Description
13:12	GPIO38	GPIO38_TDSEL	GPIO38 Tx duty control
11:10	GPIO37	GPIO37_TDSEL	GPIO37 Tx duty control
9:8	GPIO36	GPIO36_TDSEL	GPIO36 Tx duty control
7:6	GPIO35	GPIO35_TDSEL	GPIO35 Tx duty control
5:4	GPIO34	GPIO34_TDSEL	GPIO34 Tx duty control
3:2	GPIO33	GPIO33_TDSEL	GPIO33 Tx duty control
1:0	GPIO32	GPIO32 TDSEL	GPIO32 Tx duty control

A2020D24 <u>GPIO_TDSEL2</u> GPIO TDSEL Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	047	GPI	046	GPI	045	GPI	044	GPI	043	GPI	042	GPI	041	GPI	040
Туре	W	0'0	W	0	W	0'0	W	0	W	0'0	W	0	W	/0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	039	GPI	038	GPI	037	GPI	036	GPI	035	GPI	034	GPI	033	GPI	032
Туре	W	0'0	W	0	W	0'0	W	0	W	0'0	W	0	W	/0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

For bitwise access of GPIO_TDSEL Overview

Bit(s)	Mnemonic	Name	Description
31:30	GPIO47	GPIO47_TDSEL	Bitwise SET operation of GPIO47_TDSEL Tx duty control
			0: Keep 1: SET bits
29:28	GPIO46	GPIO46_TDSEL	Bitwise SET operation of GPIO46_TDSEL Tx duty control
			0: Keep 1: SET bits
27:26	GPIO45	GPIO45_TDSEL	Bitwise SET operation of GPIO45_TDSEL Tx duty control
			0: Keep 1: SET bits
25:24	GPIO44	GPIO44_TDSEL	Bitwise SET operation of GPIO44_TDSEL Tx duty control
			0: Keep 1: SET bits
23:22	GPIO43	GPIO43_TDSEL	Bitwise SET operation of GPIO43_TDSEL Tx duty control
			0: Keep 1: SET bits
21:20	GPIO42	GPIO42_TDSEL	Bitwise SET operation of GPIO42_TDSEL Tx duty control
			0: Keep 1: SET bits
19:18	GPIO41	GPIO41_TDSEL	Bitwise SET operation of GPIO41_TDSEL Tx duty control
			0: Keep 1: SET bits
17:16	GPIO40	GPIO40_TDSEL	Bitwise SET operation of GPIO40_TDSEL Tx duty control
			0: Keep 1: SET bits
15:14	GPIO39	GPIO39_TDSEL	Bitwise SET operation of GPIO39_TDSEL Tx duty control
			0: Keep 1: SET bits
13:12	GPIO38	GPIO38_TDSEL	Bitwise SET operation of GPIO38_TDSEL Tx duty control
			0: Keep 1: SET bits



Bit(s)	Mnemonic	Name	Description
11:10	GPIO37	GPIO37_TDSEL	Bitwise SET operation of GPIO37_TDSEL Tx duty control 0: Keep 1: SET bits
9:8	GPIO36	GPIO36_TDSEL	Bitwise SET operation of GPIO36_TDSEL Tx duty control 0: Keep 1: SET bits
7:6	GPIO35	GPIO35_TDSEL	Bitwise SET operation of GPIO35_TDSEL Tx duty control 0: Keep 1: SET bits
5:4	GPIO34	GPIO34_TDSEL	Bitwise SET operation of GPIO34_TDSEL Tx duty control 0: Keep 1: SET bits
3:2	GPIO33	GPIO33_TDSEL	Bitwise SET operation of GPIO33_TDSEL Tx duty control 0: Keep 1: SET bits
1:0	GPIO32	GPIO32_TDSEL	Bitwise SET operation of GPIO32_TDSEL Tx duty control 0: Keep 1: SET bits

A2020D28 <u>GPIO_TDSEL2</u> GPIO TDSEL Control

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPI	047	GPI	046	GPI	045	GPI	044	GPI	043	GPI	042	GPI	041	GPI	040
Туре	W	0	W	0	W	0	W	0	W	0	W	0	W	0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPI	039	GPI	038	GPI	037	GPI	036	GPI	035	GPI	034	GPI	033	GPI	032
Туре	W	0	W	0	W	0'0	W	0	W	0	W	0	W	0	W	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview For bitwise access of GPIO_TDSEL

Bit(s)	Mnemonic	Name	Description
31:30	GPIO47	GPIO47_TDSEL	Bitwise CLR operation of GPIO47_TDSEL Tx duty control 0: Keep 1: CLR bits
29:28	GPIO46	GPIO46_TDSEL	Bitwise CLR operation of GPIO46_TDSEL Tx duty control 0: Keep 1: CLR bits
27:26	GPIO45	GPIO45_TDSEL	Bitwise CLR operation of GPIO45_TDSEL Tx duty control 0: Keep 1: CLR bits
25:24	GPIO44	GPIO44_TDSEL	Bitwise CLR operation of GPIO44_TDSEL Tx duty control 0: Keep 1: CLR bits
23:22	GPIO43	GPIO43_TDSEL	Bitwise CLR operation of GPIO43_TDSEL Tx duty control 0: Keep 1: CLR bits
21:20	GPIO42	GPIO42_TDSEL	Bitwise CLR operation of GPIO42_TDSEL Tx duty control 0: Keep 1: CLR bits
19:18	GPIO41	GPIO41_TDSEL	Bitwise CLR operation of GPIO41_TDSEL Tx duty control 0: Keep

Page 557 of 580



Bit(s)	Mnemonic	Name	Description
			1: CLR bits
17:16	GPIO40	GPIO40_TDSEL	Bitwise CLR operation of GPIO40_TDSEL Tx duty control
			0: Keep 1: CLR bits
15:14	GPIO39	GPIO39_TDSEL	Bitwise CLR operation of GPIO39_TDSEL Tx duty control
			0: Keep 1: CLR bits
13:12	GPIO38	GPIO38_TDSEL	Bitwise CLR operation of GPIO38_TDSEL Tx duty control
			0: Keep 1: CLR bits
11:10	GPIO37	GPIO37_TDSEL	Bitwise CLR operation of GPIO37_TDSEL Tx duty control
			0: Keep 1: CLR bits
9:8	GPIO36	GPIO36_TDSEL	Bitwise CLR operation of GPIO36_TDSEL Tx duty control
			0: Keep 1: CLR bits
7:6	GPIO35	GPIO35_TDSEL	Bitwise CLR operation of GPIO35_TDSEL Tx duty control
			0: Keep 1: CLR bits
5:4	GPIO34	GPIO34_TDSEL	Bitwise CLR operation of GPIO34_TDSEL Tx duty control
			0: Keep 1: CLR bits
3:2	GPIO33	GPIO33_TDSEL	Bitwise CLR operation of GPIO33_TDSEL Tx duty control
			0: Keep 1: CLR bits
1:0	GPIO32	GPIO32_TDSEL	Bitwise CLR operation of GPIO32_TDSEL Tx duty control
			0: Keep 1: CLR bits

A2020D30 GPIO_TDSEL3 GPIO TDSEL Control

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										-		-		-	GPI	048
Туре															R	W
Reset															0	0

Overview GPIO TX duty control register

_

Bit(s)	Mnemonic	Name	Description
1:0	GPIO48	GPIO48_TDSEL	GPIO48 Tx duty control

A2020D34 <u>GPIO_TDSEL3</u> GPIO TDSEL Control

Bit Name Туре Reset Bit Name GPIO48

Page 558 of 580



Туре								W	0
Reset								0	0

Overview For bitwise access of GPIO_TDSEL

Bit(s)	Mnemonic	Name	Description
1:0	GPIO48	GPIO48_TDSEL	Bitwise SET operation of GPIO48_TDSEL Tx duty control
			1: SET bits

A2020D38 <u>GPIO_TDSEL3</u> GPIO TDSEL Control

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															GPI	048
Туре															W	/0
Reset															0	0

Overview For bitwise access of GPIO_TDSEL

Bit(s)	Mnemonic	Name	Description
1:0	GPIO48	GPIO48_TDSEL	Bitwise CLR operation of GPIO48_TDSEL Tx duty control 0: Keep 1: CLR bits

A2020E00 CLK_OUTO CLK Out Selection Control

0000004

0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						-	-	0	•	-	•	-	0	~	-	•
Name			10						· ·				Ū	CLK_	OUTO	0
Name Type									•			-	0	CLK_ R	OUTO W	0

Overview CLK OUTO Setting

Bit(s) Mnemonic Name	Description
3:0 CLK_OUTO CFG0	Selects clock output for CLKO_0
	[0]: Reserved
	[1]: f26m_mcusys_ck
	[2]: Reserved
	[3]: Reserved
	[4]: f32k_mcusys_ck
	[5]: Reserved
	[6]: Reserved
	[7]: Reserved
	[8]: Reserved
	[9]: Reserved
	[10]: Reserved
	[11]: Reserved
	[12]: Reserved
	[13]: Reserved



Bit(s) Mnemonic Name	Description
	[14]: Reserved [15]: Reserved

A2020E10 <u>CLK_OUT1</u> CLK Out Selection Control

0000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									-							
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									-					CLK_	OUT1	
Туре														R	W	
Reset													0	1	0	0

Overview CLK OUT1 setting

Description

Bit(s) Mnemonic Name	Description
3:0 CLK_OUT1 CFG1	Selects clock output for CLKO_1
	[0]: Reserved
	[1]: f26m_mcusys_ck
	[2]: Reserved
	[3]: Reserved
	[4]: f32k_mcusys_ck
	[5]: Reserved
	[6]: Reserved
	[7]: Reserved
	[8]: Reserved
	[9]: Reserved
	[10]: Reserved
	[11]: Reserved
	[12]: Reserved
	[13]: Reserved
	[14]: Reserved
	[15]: Reserved

A2020E20 <u>CLK_OUT2</u> CLK Out Selection Control

0000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														CLK_	OUT2	
Туре														R	W	
Reset													0	1	0	0

CLK OUT2 setting Overview

Bit(s) Mnemonic Name	Description
3:0 CLK_OUT2 CFG2	Selects clock output for CLKO_2
	[0]: Reserved
	[1]: f26m_mcusys_ck
	[2]: Reserved
	[3]: Reserved
	[4]: f32k_mcusys_ck
	[5]: Reserved
	[6]: Reserved
	[7]: Reserved

© 2015 - 2017 MediaTek Inc.

Page 560 of 580



Bit(s) Mnemonic Name	Description
	[8]: Reserved
	[9]: Reserved
	[10]: Reserved
	[11]: Reserved
	[12]: Reserved
	[13]: Reserved
	[14]: Reserved
	[15]: Reserved

A2020I	E 30	<u>CLK</u>	OUT	<u>3</u>	CLK Out Selection Control							0000004				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									-							
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									-					CLK_	OUT3	
Туре														R	W	
Reset													0	1	0	0

Overview CLK OUT3 setting

Bit(s) Mnemonic Name	Description
3:0 CLK_OUT3 CFG3	Selects clock output for CLKO_3
	[0]: Reserved
	[1]: f26m_mcusys_ck
	[2]: Reserved
	[3]: Reserved
	[4]: f32k_mcusys_ck
	[5]: Reserved
	[6]: Reserved
	[7]: Reserved
	[8]: Reserved
	[9]: Reserved
	[10]: Reserved
	[11]: Reserved
	[12]: Reserved
	[13]: Reserved
	[14]: Reserved
	[15]: Reserved

A2020B	E 40	<u>CLK</u>	OUT	<u>4</u>	CLK Out Selection Control							0000004				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														CLK_	OUT4	
Туре														R	W	
Reset													0	1	0	0

Overview CLK OUT4 setting

Bit(s) Mnemonic Name	Description	
3:0 CLK_OUT4 CFG4	Selects clock output for CLKO_4	
	[0]: Reserved	
	[1]: f26m_mcusys_ck	

© 2015 - 2017 MediaTek Inc.

Page 561 of 580



Bit(s) Mnemonic Name	Description
	[2]: Reserved
	[3]: reserved
	[4]: f32k_mcusys_ck
	[5]: Reserved
	[6]: Reserved
	[7]: Reserved
	[8]: Reserved
	[9]: Reserved
	[10]: Reserved
	[11]: Reserved
	[12]: Reserved
	[13]: Reserved
	[14]: Reserved
	[15]: Reserved

A2020E50 <u>CLK_OUT5</u>			CLK Out Selection Control								0000004					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					[[
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														CLK_	OUT5	
Туре														R	W	
Reset													0	1	0	0

Overview CLK OUT5 setting

Bit(s) Mnemonic Name	Description
3:0 CLK_OUT5 CFG5	Selects clock output for CLKO_5
	[0]: Reserved
	[1]: f26m_mcusys_ck
	[2]: Reserved
	[3]: Reserved
	[4]: f32k_mcusys_ck
	[5]: Reserved
	[6]: Reserved
	[7]: Reserved
	[8]: Reserved
	[9]: Reserved
	[10]: Reserved
	[11]: Reserved
	[12]: Reserved
	[13]: Reserved
	[14]: Reserved
	[15]: Reserved



27. MT2533 Top Clock Setting

This chapter defines the clock settings for MT2533.

27.1. MT2533 Clock Scheme

This chapter describes the following settings:

- CM4 MCU clock setting
- Peripheral BUS clock setting
- BSI clock setting
- Serial flash clock setting
- DSP clock setting
- DISP PWM clock
- CAM clock setting
- SLCD clock setting
- MSDC0 clock setting
- MSDC1 clock setting

The USB clock's frequency typically cannot be changed and so is not described in this chapter.





Figure 27-1. MT2533 clock scheme

27.2. Clock Setting Programming Guide

The clock settings of MT2533 are configured by CRs which control some clock dividers and MUXs. This chapter describes how to switch clock source/frequency for MT2533 system and peripheral devices.

Note that all clock sources should be enabled and stable when S/W switches to it. Follow the minimum VCORE voltage limitation, or there will be timing violation issues.



27.2.1. General Slow Clock Setting

There are three types of slow clocks, DCXO (CLKSQ) 26M, LFOSC 26M and 32K. CLKSQ 26M and LFOSC 26M are divided into 13M and 6.5M. You can select LFOSC for lower power or CLKSQ for more accuracy. CM4/BUS/SFC default clock is from CSW_LP_CLKSQ_CK; you can switch to CSW_LP_LFOSC_CK or other higher clock frequencies. The clock source of UART 0 ~ 3 is from CSW_GP_F26M_CK. BT and audio 26M clock is from CLKSQ_F26M_CK. Other modules' slow clocks are derived from CSW_LP_F26M_CK, e.g. PWM/GPTIMER/I2C0/I2C1/SPI/SENSOR_DMA.

	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
		0: CLKSQ_F26M_CK (26MHz)	NA	0.9v
	LP_CLKSQ_MUX_SEL = *CLK_CONDD	1: CLKSQ_F13M_CK (13MHz)	NA	0.9v
CSW_LP_CLKSQ_CK	(0xA201010C) bit[25:24]	2: CLKSQ_F6P5M_CK (6.5MHz)	NA	0.9v
		3: RTC_F32K_CK (32kHz)	NA	0.9v

The configured CRs and steps are:

LP_CLKSQ_MUX_SEL	: 0xA201010C[25:24]

CHG_LP_CLKSQ =1 : 0xA21D0150[12]

MUX change will succeed when read 0xA21D0150[12] = 0.

	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
CSW_LP_LFOSC_CK	LP_LFOSC_MUX_SEL = *CLK_CONDD (0xA201010C) bit[23:22]	0: LFOSC_F26M_CK (26MHz)	NA	0.9v
		1: LFOSC_F13M_CK (13MHz)	NA	0.9v
		2: LFOSC_F6P5M_CK (6.5MHz)	NA	0.9v
		3: RTC_F32K_CK (32kHz)	NA	0.9v



The configured CRs and steps are:

LP_LFOSC_MUX_SEL : 0xA201010C[23:22]

CHG_LP_LFOSC =1 : 0xA21D0150[13]

MUX change will succeed when read 0xA21D0150[13] = 0.

	Mux select register		Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
CSW_LP_F26M_CK	LP_F26M_GFMUX_SEL =	0: CSW_LP_CLKSQ_CK	NA	0.9v
	(0xA2010104) bit[20]	1: CSW_LP_LFOSC_CK	NA	0.9v

The configured CRs and steps are:

LP_F26M_GFMUX_SEL: 0xA2010104[20]

MUX change will succeed after 2T original clock + 2T target clock.

	Mux select register	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
CSW_GP_F26M_CK	GP_F26M_GFMUX_SEL =	0: CLKSQ_F26M_CK (26MHz)	NA	0.9v
	(0xA2010104) bit[21]	1: LFOSC_F26M_CK (26MHz)	NA	0.9v

The configured CRs and steps are:

GP_F26M_GFMUX_SEL: 0xA2010104[21]

MUX change will succeed after 2T original clock + 2T target clock.

27.2.2. CM4 MCU Clock Setting

The CM4 MCU clock supports slow clock, 104MHz and max. 208MHz (divided from PLL). CM4 MCU clock is CM4 CPU clock. CM4 and EMI/SFC/MM AHB BUS (MEMS) clock are derived from CM4 MCU clock and equals half of CM4 MCU clock frequency. EMI needs 50/50 duty clock, so none of 50/50 duty clock source is forbidden with pSRAM scenario.



	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
		CM_MUX_SEL = *CLK_CONDB (0xA2010104) bit[6:3]	0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
			1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
			2: UPLL_F104M_CK (104MHz)	*CLK_CONDA (0xA2010100) bit[8+1]=1	1.1v
CSW_CM_CK	CHG_CM = *ACFG_CLK_UPDATE (0XA21D0150) BIT[1]		3: MPLL_DIV3_CK (104MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+4]=1 *CLK_CONDA (0xA2010100) bit[16+7]=1	1.1v
			4: HFOSC_DIV3_CK (104MHz)	*CLK_CONDA (0xA2010100) bit[0]=1 *CLK_CONDA (0xA2010100) bit[3]=1	1.1v
			5: MPLL_F208M_CK (208MHz)	*CLK_CONDA (0xA2010100) bit[16+2]=1	1.3v
			6: MPLL_DIV2_CK (156MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+5]=1	1.3v
			7: HFOSC_DIV1P5_CK (none 50/50 duty, forbidden)	*CLK_CONDA (0xA2010100) bit[0]=1	NA
			8: HFOSC_DIV2_CK (156MHz)	*CLK_CONDA (0xA2010100) bit[1]=1	1.3v

The configured CRs and steps are:



POWERFUL_DIV_EN	: 0xA2010100[31:0]
PLL_DIV_EN=1	: 0xA2010104[31]
CM_MUX_SEL	: 0xA2010104[6:3]
CHG_CM =1	: 0xA21D0150[1]

MUX change will succeed when read 0xA21D0150[1] = 0.

27.2.3. Peripheral BUS Clock Setting

The Peripheral BUS clock supports slow clock, 52MHz and max. 62.4MHz. Peripheral BUS clock is for peripheral I2C_D2D/I2C2/DMA/DMA_AO/SPISLV clock and general BUS clock. Peripheral BUS clock can only run at max. 13MHz in 0.9v. Therefore, setting up BUS DCM signal "RG_BUS_FREE_FSEL" to derive 13MHz clock from 26MHz is required. Refer to clock API for the setup method.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
			0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
		BUS_MUX_SEL = *CLK_CONDB (0xA2010104) bit[2:0]	1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
CSW_BUS_CK	CHG_BUS = *ACFG_CLK_UPDATE (0XA21D0150) BIT[0]		2: UPLL_F62M_CK (62.4MHz)	*CLK_CONDA (0xA2010100) bit[8+3]=1	1.1v
			3: MPLL_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+9]=1	1.1v
			4: MPLL_DIV6_CK (52MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+4]=1 *CLK_CONDA (0xA2010100) bit[16+7]=1	1.1v
			5: HFOSC_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100) bit[5]=1	1.1v



Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
		6: HFOSC_DIV6_CK (52MHz)	*CLK_CONDA (0xA2010100) bit[0]=1 *CLK_CONDA (0xA2010100) bit[3]=1	1.1v

The configured CRs and steps are:

POWERFUL_DIV_EN	: 0xA2010100[31:0]
PLL_DIV_EN=1	: 0xA2010104[31]
BUS_MUX_SEL	: 0xA2010104[2:0]
CHG_BUS =1	: 0xA21D0150[0]

MUX change will succeed when read 0xA21D0150[0] = 0.

27.2.4. BSI BUS Clock Setting

The BSI clock supports slow clock, 104MHz and max. 124.8MHz. BSI clock is for DCXO configuration BSI interface. BSI clock frequency should be bigger than or equal to twice of Peripheral BUS clock.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
CSW_BSI_CK	CHG_BSI = *ACFG_CLK_UPDATE (0XA21D0150) BIT[5]	BSI_MUX_SEL = *CLK_CONDB (0xA2010104) bit[19:17]	0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
			1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
			2: MPLL_DIV2P5_CK (none 50/50 duty 124.8MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+6]=1	1.1v


Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltage (typ)
		3: MPLL_DIV3_CK (104MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+4]=1 *CLK_CONDA (0xA2010100) bit[16+7]=1	1.1v
		4: HFOSC_DIV2P5_CK (none 50/50 duty 124.8MHz)	*CLK_CONDA (0xA2010100) bit[2]=1	1.1v
		5: HFOSC_DIV3_CK (104MHz)	*CLK_CONDA (0xA2010100) bit[0]=1 *CLK_CONDA (0xA2010100) bit[3]=1	1.1v

The configured CRs and steps are:

POWERFUL_DIV_EN	: 0xA2010100[31:0]
PLL_DIV_EN=1	: 0xA2010104[31]
BSI_MUX_SEL	: 0xA2010104[19:17]
RG_BSICSW_FORCE_ON=1	: 0xA201010C[5]
CHG_BSI =1	: 0xA21D0150[5]

MUX change will succeed when read 0xA21D0150[5] = 0.

RG_BSICSW_FORCE_ON=0 : 0xA201010C[5]



27.2.5. Serial Flash Clock Setting

The serial flash clock supports slow clock, 62.4MHz and max. 78MHz.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltag e (typ)							
			0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v							
			1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v							
CSW_SFC_CK E	CHG_SFC = *ACFG_CLK_UPDAT E (0XA21D0150) BIT[3] SFC_MUX_SEL = *CLK_CONDB (0xA2010104) bit[13:10]		2: MPLL_DIV3_CK (104MHz, forbidden) 3: MPLL_F125M_CK (124.8MHz, forbidden) 3: MPLL_F125M_CK (124.8MHz, forbidden) 3: MPLL_F125M_CK (124.8MHz, forbidden) 4: CLK_CON (0xA20101 bit[16]= 4: CLK_CON (0xA20101 bit[16]=	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+4]=1 *CLK_CONDA (0xA2010100) bit[16+7]=1	NA							
		SFC_MUX_SEL = *CLK_CONDB (0xA2010104)		*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+3]=1	NA							
		bit[13:10]	bit[13:10]	bit[13:10]	bit[13:10]	bit[13:10]	bit[13:10]	bit[13:10]	bit[13:10]	4: MPLL_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+5]=1	1.1v
		5: MPLL_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+9]=1	1.1v								
										6: HFOSC_DIV3_CK (104MHz, forbidden)	*CLK_CONDA (0xA2010100) bit[0]=1 *CLK_CONDA (0xA2010100) bit[3]=1	NA



Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltag e (typ)
		7: HFOSC_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100) bit[1]=1	1.1v
		8: HFOSC_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100) bit[5]=1	1.1v

The configured CRs and steps are:

POWERFUL_DIV_EN	: 0xA2010100[31:0]
PLL_DIV_EN=1	: 0xA2010104[31]
SFC_MUX_SEL	: 0xA2010104[13:10]
RG_SFCCSW_FORCE_ON=1	: 0xA201010C[3]
CHG_SFC =1	: 0xA21D0150[3]
	00450[2] 0

MUX change will succeed when read 0xA21D0150[3] = 0.

RG_SFCCSW_FORCE_ON=0 : 0xA201010C[3]

27.2.6. DSP Clock Setting

The DSP clock supports slow clock, 124.8MHz and max. 156MHz. DSP clock is for audio.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltag e (typ)
с	CHG_DSP =		0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
		DSP_MUX_SEL =	1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
CSW_DSP_CK	*ACFG_CLK_UPDAT E (0XA21D0150) BIT[6]	*CLK_CONDB (0xA2010104) bit[30:28]	2: MPLL_DIV2_CK (156MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+5]=1	1.3v

© 2015 - 2017 MediaTek Inc. Page 572 of 580 This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.



Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltag e (typ)
		3: MPLL_F138M_CK (none 50/50 duty 138.68MHz)	*CLK_CONDA (0xA2010100) bit[16+10]=1	1.3v
		4: MPLL_DIV2P5_CK (none 50/50 duty 124.8MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+6]=1	1.1v
		5: UPLL_F125M_CK (none 50/50 duty 124.8MHz)	*CLK_CONDA (0xA2010100) bit[8+2]=1	1.1v
		6: HFOSC_DIV2_CK (156MHz)	*CLK_CONDA (0xA2010100) bit[1]=1	1.3v
		7: HFOSC_DIV2P5_CK (none 50/50 duty 124.8MHz)	*CLK_CONDA (0xA2010100) bit[2]=1	1.1v

The configured CRs and steps are:

POWERFUL_DIV_EN	: 0xA2010100[31:0]
PLL_DIV_EN=1	: 0xA2010104[31]
RG_DSPCSW_FORCE_ON=1	: 0xA201010C[6]
DSP_MUX_SEL	: 0xA2010104[30:28]
CHG_DSP =1	: 0xA21D0150[6]

MUX change will succeed when read 0xA21D0150[6] = 0.

RG_DSPCSW_FORCE_ON=0 : 0xA201010C[6]



27.2.7. DISP PWM Clock Setting

DISP PWM Clock supports slow clock, and 104MHz. DISP PWM clock is for display module.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltag e (typ)		
	CHG_DISP_PWM = *ACFG_CLK_UPDAT E (0XA21D0150) BIT[9] DISP_PWM_MU X_SEL = *CLK_CONDB (0xA2010104) bit[27:26]				0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
CSW_DISP_C K			1: CSW_LP_LFOSC_CK (max. 26MHz) 1U 2: UPLL_F104M_CK 3 (104MHz)	NA	0.9v		
		DISP_PWM_MU X_SEL = *CLK_CONDB (0xA2010104)		*CLK_CONDA (0xA2010100) bit[8+1]=1	1.1v		
		3: HFOSC_DIV3_CK (104MHz)	*CLK_CONDA (0xA2010100) bit[0]=1 *CLK_CONDA (0xA2010100) bit[3]=1	1.1v			

The configured CRs and steps are:

POWERFUL_DIV_EN	: 0xA2010100[31:0]
PLL_DIV_EN=1	: 0xA2010104[31]
DISP_PWM_MUX_SEL	: 0xA2010104[27:26]
RG_DISPPWMCSW_FORCE_ON=1	: 0xA201010C[9]
CHG DISP PWM =1	: 0xA21D0150[9]

MUX change will succeed when read 0xA21D0150[9] = 0.

RG_DISPPWMCSW_FORCE_ON=0 : 0xA201010C[9]



27.2.8. CAM Clock Setting

The CAM clock supports slow clock, 48MHz and 312MHz. CAM clock is for camera module.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltag e (typ)
			0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
CSW_CAM_C	CHG_CAM = *ACFG_CLK_UPDAT F (0XA21D0150)	CAM MUX SEL	1: CSW_LP_LFOSC_CK (max. 26MHz) 2: UPLL_48M_CK (48MHz)	NA	0.9v
		= *CLK_CONDB		NA	1.1v
	BIT[7]	(0xA2010104) bit[23:22]	3: UPLL_F312M_CK (312MHz)	NA	1.1v

The configured CRs and steps are:

POWERFUL_DIV_EN	: 0xA2010100[31:0]
PLL_DIV_EN=1	: 0xA2010104[31]
CAM_MUX_SEL	: 0xA2010104[23:22]
RG_CAMCSW_FORCE_ON=1	: 0xA201010C[7]
CHG_CAM =1	: 0xA21D0150[7]

MUX change will succeed when read 0xA21D0150[7] = 0.

RG_CAMCSW_FORCE_ON=0 : 0xA201010C[7]



27.2.9. SLCD Clock Setting

The SLCD clock supports slow clock, 78MHz, 104MHz, and max. 124.8MHz. SLCD clock is for display module.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltag e (typ)
			0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
			1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
CSW_SFC_CK			2: MPLL_DIV2P5_CK (none 50/50 duty 124.8MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+6]=1	1.1v
	CHG_SLCD = *ACFG_CLK_UPDAT	{RG_SLCD_CK_SE 3: MPLL_DIV3_CK L, (104MHz) SLCD_MUX_SEL} = {*CLK_CONDD (104MHz) (0xA201010C) bit[21], *CLK_CONDB (0xA2010104) bit[16:14]} 4: MPLL_DIV4_CK (0xA2010104) (104MHz)	3: MPLL_DIV3_CK (104MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+4]=1 *CLK_CONDA (0xA2010100) bit[16+7]=1	1.1v
	E (0XA21D0150) BIT[4]		*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+5]=1	1.1v	
			Mux select option aitwice (name of the cite) is works @ *CLK_CONDE (0xA2010104) bit[31]=1 0: CSW_LP_CLKSQ_CK (max. 26MHz) NA 1: CSW_LP_LFOSC_CK (max. 26MHz) NA 2: MPLL_DIV2P5_CK (none 50/50 duty 124.8MHz) *CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[3]=1 4: MPLL_DIV4_CK (none 50/50 duty 124.8MHz) *CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[3]=1 5: HFOSC_DIV2P5_CK (104MHz) *CLK_CONDA (0xA2010100) bit[3]=1 6: HFOSC_DIV3_CK (104MHz) *CLK_CONDA (0xA2010100) bit[3]=1 7: HFOSC_DIV4_CK (78MHz) *CLK_CONDA (0xA2010100) bit[3]=1	*CLK_CONDA (0xA2010100) bit[2]=1	1.1v
			6: HFOSC_DIV3_CK (104MHz)	*CLK_CONDA (0xA2010100) bit[0]=1 *CLK_CONDA (0xA2010100) bit[3]=1	1.1v
			7: HFOSC_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100) bit[1]=1	1.1v



Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltag e (typ)
		8: MPLL_F125M_CK (124.5MHz 50/50 duty)	*CLK_CONDA (0xA2010100) bit[16+3]=1	1.1v

The configured CRs and steps are:

POWERFUL_DIV_EN	: 0xA2010100[31:0]
PLL_DIV_EN=1	: 0xA2010104[31]
SLCD_MUX_SEL	: 0xA2010104[16:14]
RG_SLCD_CK_SEL	: 0xA201010C[21]
RG_SLCDCSW_FORCE_ON=1	: 0xA201010C[4]
CHG_SLCD =1	: 0xA21D0150[4]

MUX change will succeed when read 0xA21D0150[4] = 0.

RG_SLCDCSW_FORCE_ON=0 : 0xA201010C[4]

27.2.10. MSDC0 Clock Setting

The MSDC0 clock supports slow clock, 62.4MHz, 78MHz and max. 89.1MHz. MSDC0 clock is for eMMC0 module.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltag e (typ)	
CSW_MSDC0 _CK	CHG_MSDC0 = *ACFG_CLK_UPDATE (0XA21D0150) BIT[10]	{ RF_MSDC0_MS DC_CFG_CLKSR C_PATCH, RF_MSDC0_MS DC_CFG_PWS } = *MSDC0_MSDC _CFG (0xA0020000) bit {[23],[4:3]}	0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v	
			C_PATCH, RF MSDC0 MS	1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
			2: MPLL_DIV3P5_CK (89.1MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+8]=1	1.3v	



Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltag e (typ)
		3: MPLL_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+5]=1	1.2v
		4: MPLL_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+9]=1	1.1v
		5: HFOSC_DIV3P5_CK (89.1MHz)	*CLK_CONDA (0xA2010100) bit[4]=1	1.3v
		6: HFOSC_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100) bit[1]=1	1.2v
		7: HFOSC_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100) bit[5]=1	1.1v

The configured CRs and steps are:

POWERFUL_DIV_EN	: 0xA2010100[31:0]
PLL_DIV_EN=1	: 0xA2010104[31]
RF_MSDC0_MSDC_CFG_CLKSRC_PATCH	: 0xA0020000[23]
RF_MSDC0_MSDC_CFG_PWS	: 0xA0020000[4:3]
RG_MSDC0CSW_FORCE_ON=1	: 0xA201010C[10]
CHG_MSDC0 =1	: 0xA21D0150[10]
MUX change will succeed when read 0xA21D0150[10] = 0.	
RG_MSDC0CSW_FORCE_ON=0	: 0xA201010C[10]



27.2.11. MSDC1 Clock Setting

The MSDC1 clock supports slow clock, 62.4MHz, 78MHz and max. 89.1MHz. MSDC1 clock is for eMMC1 module.

	Change bit (gating when chg, auto clear)	Mux select register (active when chg=1)	Mux select option	Powerful divide enable bit works @ *CLK_CONDB (0xA2010104) bit[31]=1	Min. vcore voltag e (typ)
CSW_MSDC1 _CK	CHG_MSDC1 = *ACFG_CLK_UPDATE (0XA21D0150) BIT[11]		0: CSW_LP_CLKSQ_CK (max. 26MHz)	NA	0.9v
			1: CSW_LP_LFOSC_CK (max. 26MHz)	NA	0.9v
			2: MPLL_DIV3P5_CK (89.1MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+8]=1	1.3v
		{RF_MSDC1_M 3: M SDC_CFG_CLKS 3: M RC_PATCH, 3: M RF_MSDC1_MS DC_CFG_PWS} = *MSDC1_MSDC _CFG 4: M (0xA0030000) (1 bit {[23],[4:3]} 5: HFC (0 6: HF 7: HF (1	3: MPLL_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+5]=1	1.2v
			4: MPLL_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100) bit[16]=1 *CLK_CONDA (0xA2010100) bit[16+9]=1	1.1v
			5: HFOSC_DIV3P5_CK (89.1MHz)	*CLK_CONDA (0xA2010100) bit[4]=1	1.3v
			6: HFOSC_DIV4_CK (78MHz)	*CLK_CONDA (0xA2010100) bit[1]=1	1.2v
			7: HFOSC_DIV5_CK (62.4MHz)	*CLK_CONDA (0xA2010100) bit[5]=1	1.1v

The configured CRs and steps are:

POWERFUL_DIV_EN	: 0xA2010100[31:0]
PLL_DIV_EN=1	: 0xA2010104[31]
RF_MSDC1_MSDC_CFG_CLKSRC_PATCH	: 0xA0030000[23]
RF_MSDC1_MSDC_CFG_PWS	: 0xA0030000[4:3]
RG_MSDC1CSW_FORCE_ON=1	: 0xA201010C[11]
CHG_MSDC1 =1	: 0xA21D0150[11]

MUX change will succeed when read 0xA21D0150[11] = 0.

RG_MSDC1CSW_FORCE_ON=0 : 0xA201010C[11]