



# MT76x7\_Reference\_Manual Reference Manual

Version: 1.09

Release date: 31 August 2017

© 2015 - 2017 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). MediaTek cannot grant you permission for any material that is owned by third parties. You may only use or reproduce this document if you have agreed to and been bound by the applicable license agreement with MediaTek ("License Agreement") and been granted explicit permission within the License Agreement ("Permitted User"). If you are not a Permitted User, please cease any access or use of this document immediately. Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited. THIS DOCUMENT IS PROVIDED ON AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES OF ANY KIND AND SHALL IN NO EVENT BE LIABLE FOR ANY CLAIMS RELATING TO OR ARISING OUT OF THIS DOCUMENT OR ANY USE OR INABILITY TO USE THEREOF. Specifications contained herein are subject to change without notice.

## Document Revision History

---

Revision	Date	Description
0.77	6 October 2016	Initial draft
0.80	23 June 2016	<ul style="list-style-type: none"> <li>• 1. Add detail description to CLOCK, GPT, RTC, PWM and SPI Master module.</li> <li>• 2. Add register table to section 6.11, 6.12 and 6.13</li> </ul>
0.81	2 September 2016	Move register descriptions to individual sections.
0.82	30 September 2016	Add RTC max value and illustrate pinmux don't care values.
1.00	4 November 2016	<ul style="list-style-type: none"> <li>• Correct the address of mpu_channel_en.</li> <li>• Add description of way_replace_policy</li> <li>• Add SPI Slave interface datasheet of 2.5.9</li> <li>• Update Auxilliary ADC specifications of Table 4-6</li> <li>• Correct Xtal frequency supporting values(26/40/52MHz) and descriptions</li> </ul>
1.01	26 December 2016	Remove BT EDR related information
1.02	1 March 2017	Add MT7697F to 1.1 general description and table 1.1
1.03	5 April 2017	Update GPIO description
1.05	5 April 2017	<ul style="list-style-type: none"> <li>• 1. Updated Clock Generation Block Diagram</li> <li>• 2. Modify RTC Block Diagram</li> </ul>
1.04	20 April 2017	Removed SPI-M DMA & USB description
1.06	23 May 2017	<ul style="list-style-type: none"> <li>• Removed XTAL note in Boot Strap Test Mode of Chip Mode</li> <li>• Updated Power States for CM4 Subsystem Wake-up time table</li> <li>• Updated I2S for Stereo &amp; 44.1KHz/48KHz</li> </ul>
1.07	2 Aug 2017	Replaced "full duplex" description with "both directional data" in section 1.2.5.1, "Introduction" to SPI Master.
1.08	21 Aug 2017	<ul style="list-style-type: none"> <li>• Updated Pinmux table, section 5.3, "Pin multiplexing"</li> <li>• Updated PMU electrical characteristics, section 4.5, "PMU characteristics"</li> </ul>
1.09	31 August 2017	<ul style="list-style-type: none"> <li>• Fixed SPI master transfer data buffer size description, see Figure 2-54</li> <li>• Updated PMU LDO and BUCK description</li> <li>• Updated Bootstrap options</li> <li>• Updated XTAL requirements</li> <li>• Added 32k XTAL functional specification</li> <li>• Added PMU UVLO and PMU_EN_WF characteristics</li> </ul>

## Table of Contents

---

<b>Document Revision History</b> .....	<b>2</b>
<b>List of Tables and Figures</b> .....	<b>7</b>
<b>1. System Overview</b> .....	<b>12</b>
1.1. Introduction .....	12
1.2. Features.....	12
1.2.1. Technology and packaging .....	12
1.2.2. Power management and clock source .....	12
1.2.3. Platform.....	13
1.2.4. WLAN.....	13
1.2.5. Bluetooth.....	14
1.2.6. Miscellaneous.....	14
1.3. Applications.....	14
1.4. Block diagram .....	15
<b>2. Functional Description</b> .....	<b>16</b>
2.1. Overview .....	16
2.2. Power Management Unit (PMU).....	16
2.2.1. PMU architecture .....	16
2.2.1.1. PMU sleep mode .....	16
2.2.2. Chip power plan .....	17
2.2.3. Digital power domain and power states .....	17
2.3. Clock and reset generation .....	20
2.3.1. Clock .....	20
2.3.1.1. Cortex-M4 MCU clock Settings.....	23
2.3.1.2. Cortex-M4 serial flash clock setting .....	25
2.3.1.3. Cortex-M4 SPI master clock setting .....	27
2.3.1.4. I2S master clock setting for external CODEC.....	31
2.3.1.5. Audio CODEC clock setting .....	31
2.3.1.6. PWM clock setting.....	31
2.3.1.7. AUXADC clock setting.....	32
2.3.1.8. Cortex-M4 I2C master clock setting .....	32
2.3.1.9. Cortex-M4 UART clock setting.....	34
2.3.2. Reset.....	34
2.4. Application processor subsystem.....	35
2.4.1. CPU .....	35
2.4.2. Cache and tightly coupled memory (TCM).....	35
2.4.2.1. General Description.....	35
2.4.2.2. Programming guide of cache size configuration .....	38
2.4.2.3. Organization of cache.....	38
2.4.2.4. Theory of operations.....	40
2.4.2.5. MPU.....	42
2.4.2.6. Remapping .....	44
2.4.2.7. Register definitions .....	45
2.4.3. Bus fabric.....	56
2.4.4. Serial flash controller .....	57
2.4.4.1. General Description.....	57
2.4.4.2. Block diagram .....	58
2.4.4.3. Serial Flash related waveform .....	59
2.4.4.4. Programming guide .....	64

2.4.4.5.	Register definitions .....	65
2.4.5.	DMA.....	83
2.4.5.1.	General description .....	83
2.4.5.2.	Full-Size and Half-Size DMA channels .....	84
2.4.5.3.	Ring buffer and double buffer memory data movement .....	85
2.4.5.4.	Unaligned word access.....	85
2.4.5.5.	Virtual FIFO DMA.....	86
2.4.5.6.	DMA channels and priority control .....	87
2.4.5.7.	Register definitions .....	88
2.4.6.	General Purpose Timer.....	352
2.4.6.1.	Register definitions .....	353
2.4.7.	Watchdog timer .....	360
2.4.7.1.	Register definitions .....	361
2.4.8.	eFuse .....	365
2.4.9.	Interrupt Controller.....	365
2.4.9.1.	Interrupt Sources.....	366
2.4.9.2.	External interrupt.....	368
2.4.10.	Power-on sequence.....	368
2.4.10.1.	Power-on reset (Cold Reset) .....	369
2.4.10.2.	Watchdog reset .....	369
2.4.10.3.	Reset scenarios.....	370
2.4.10.4.	Sleep and wakeup sequence .....	370
2.4.11.	Memory map.....	371
2.4.12.	SYSRAM_CM4.....	376
2.4.13.	Crypto engine .....	376
2.4.13.1.	Features.....	376
2.4.13.2.	Functional description.....	376
2.4.13.3.	Programming sequence .....	378
2.4.13.4.	Register definitions .....	383
2.5.	Peripherals .....	419
2.5.1.	GPIO interface .....	419
2.5.1.1.	GPIO function .....	419
2.5.1.2.	Register definitions .....	422
2.5.2.	UART interface .....	486
2.5.2.1.	General description .....	486
2.5.2.2.	Programming guide .....	487
2.5.2.3.	Register map .....	488
2.5.2.4.	Register definitions .....	489
2.5.3.	I2C serial interface.....	541
2.5.3.1.	General description .....	541
2.5.3.2.	Functions .....	541
2.5.3.3.	I2C programming sequence .....	542
2.5.3.4.	Initialization.....	542
2.5.3.5.	TX/RX Sequence .....	543
2.5.3.6.	Registers definitions.....	549
2.5.4.	Auxiliary ADC.....	570
2.5.4.1.	General description .....	570
2.5.4.2.	Function.....	570
2.5.4.3.	Auxiliary ADC features:.....	572
2.5.4.4.	Auxiliary ADC digital averaging FSM.....	572
2.5.4.5.	ADC FIFO access .....	574
2.5.4.6.	Programming sequence .....	575
2.5.4.7.	Auxiliary ADC clock source .....	575
2.5.4.8.	Register definitions .....	576



2.5.5.	SPI master interface .....	596
2.5.5.1.	Introduction.....	596
2.5.5.2.	SPI timing diagram.....	597
2.5.5.3.	Programming guide.....	598
2.5.5.4.	Registers definitions.....	599
2.5.6.	SPI slave interface .....	611
2.5.6.1.	General description .....	611
2.5.6.2.	Block diagram .....	611
2.5.6.3.	SPI Slave CR Read/Write protocol .....	612
2.5.6.4.	Programming sequence .....	613
2.5.6.5.	SPI slave protocol timing .....	616
2.5.6.6.	Interrupt .....	619
2.5.6.7.	SPI driver domain registers .....	619
2.5.6.8.	SPI MCU domain registers.....	622
2.5.6.9.	SPI pinmux configuration .....	628
2.5.7.	I2S interface .....	629
2.5.7.1.	Registers definitions.....	630
2.5.8.	Pulse Width Modulation (PWM) .....	636
2.5.8.1.	General description .....	636
2.5.8.2.	PWM block diagram .....	637
2.5.8.3.	PWM function .....	637
2.5.8.4.	Programming examples.....	639
2.5.8.5.	Notice .....	641
2.5.8.6.	Register definitions (PWM_NUM = 0~39).....	641
2.5.8.7.	Application Notes .....	644
2.5.9.	IrDA.....	644
2.5.9.1.	General description .....	644
2.5.9.2.	Block Diagram.....	644
2.5.9.3.	IRTX functions.....	645
2.5.9.4.	Register definitions .....	648
2.6.	Radio MCU Subsystem .....	664
2.6.1.	CPU .....	664
2.6.2.	RAM/ROM .....	665
2.6.3.	Memory map .....	665
2.6.4.	N9 bus fabric .....	667
2.6.5.	CIRQ.....	668
2.6.5.1.	General description .....	668
2.6.5.2.	Functions .....	668
2.6.5.3.	Interrupt sources.....	669
2.6.5.4.	Interrupt Source Masking.....	671
2.6.5.5.	External Interrupt.....	671
2.6.5.6.	Programming guide .....	672
2.6.5.7.	Register definitions .....	673
2.7.	Wi-Fi subsystem .....	724
2.7.1.	Wi-Fi MAC.....	724
2.7.2.	WLAN baseband .....	724
2.7.3.	WLAN RF.....	725
2.8.	Bluetooth subsystem.....	725
2.9.	RTC .....	726
2.9.1.	Main functions: .....	726
2.9.2.	Power Up/Down Flow .....	726
2.9.3.	Register definitions .....	727
<b>3.</b>	<b>Radio Characteristics .....</b>	<b>773</b>
3.1.	Wi-Fi radio characteristics.....	773

3.1.1.	Wi-Fi RF block diagram .....	773
3.1.2.	Wi-Fi 2.4GHz band RF receiver specifications .....	773
3.1.3.	Wi-Fi 2.4GHz band RF transmitter specifications .....	775
3.1.4.	Wi-Fi 5GHz band RF receiver specifications .....	775
3.1.5.	Wi-Fi 5GHz band RF transmitter specifications .....	778
3.2.	Bluetooth radio characteristics .....	778
3.2.1.	Bluetooth RF block diagram .....	778
3.2.2.	Basic Rate receiver specifications .....	779
3.2.3.	Basic Rate transmitter specifications .....	780
3.2.4.	Bluetooth LE receiver specifications .....	780
3.2.5.	Bluetooth LE transmitter specifications .....	781
<b>4.</b>	<b>Electrical Characteristics .....</b>	<b>782</b>
4.1.	Absolute Maximum Rating .....	782
4.2.	Recommended operating range .....	782
4.3.	DC characteristics .....	782
4.4.	XTAL oscillator .....	783
4.5.	PMU characteristics .....	783
4.6.	Auxiliary ADC characteristics .....	785
4.7.	Thermal characteristics .....	786
<b>5.</b>	<b>Package Specifications .....</b>	<b>787</b>
5.1.	Pin layout .....	787
5.2.	Pin description .....	787
5.3.	Pin multiplexing .....	790
5.4.	Bootstrap .....	796
5.5.	Package information .....	797
5.6.	Ordering information .....	797
5.7.	Top marking .....	798

## List of Tables and Figures

Table 1-1 Differences between MT7697D, MT7697, MT7697F and MT7687F .....	12
Table 2-1. MTCMOS power domain .....	17
Table 2-2. Power states for Cortex-M4 subsystem.....	19
Table 2-3. Power states for N9 Subsystem.....	19
Table 2-4. Power state transition scenarios for N9 .....	20
Table 2-5. Power state transition scenarios for Cortex-M4.....	20
Table 2-6. Cortex-M4 clock rate .....	21
Table 2-7. N9 Clock Rate.....	21
Table 2-8. Peripheral clock rate.....	22
Table 2-9. Cortex-M4 Clock GEN0 .....	25
Table 2-10. CM4 HCLK 2M Clock GEN.....	27
Table 2-11. SPI master mode register.....	30
Table 2-12. PWM global control .....	32
Table 2-13. I2C Master Counting Value Phase.....	34
Table 2-14. TCM and cache configuration .....	35
Table 2-15. TCM Address Spaces of Different Cache Size Settings.....	37
Table 2-16. Write-back Mode Cache R/W Action Summary.....	41
Table 2-17. Write-through Mode Cache R/W Action Summary .....	42
Table 2-18. Test patterns for whole chip simulation .....	44
Table 2-19. Flash controller support read mode .....	57
Table 2-20. Available DMA channels .....	84
Table 2-21. Virtual FIFO Access Port.....	86
Table 2-22. DMA use for hardware functions.....	87
Table 2-23. General Purpose Timer Types.....	352
Table 2-24. Cortex-M4 NVIC interrupt source .....	366
Table 2-25. Cortex-M4 external interrupt de-bounce period.....	368
Table 2-26. Cortex-M4 memory map .....	372
Table 2-27. AES hardware specification .....	377
Table 2-28. DES hardware specification .....	377
Table 2-29. AES128 programming sequence .....	378
Table 2-30. AES192 programming sequence .....	378
Table 2-31. AES256 programming sequence .....	379
Table 2-32. DES programming sequence .....	379
Table 2-33. Triple-DES programming sequence .....	380
Table 2-34. SHA256 programming sequence .....	380
Table 2-35. SHA224 programming sequence .....	380
Table 2-36. SHA1 programming sequence .....	381
Table 2-37. MD5 programming sequence .....	381
Table 2-38. SHA512 programming sequence .....	382
Table 2-39. SHA384 programming sequence .....	382
Table 2-40. Functional description of AGPIO.....	422

Table 2-41. Register map with conditional CR (LCR) .....	488
Table 2-42 The initialization of I2C .....	542
Table 2-43 The TX sequence of I2C Direct Normal Mode.....	543
Table 2-44 The RX sequence of I2C Direct Normal Mode.....	543
Table 2-45 The TX sequence of I2C Direct General Mode .....	544
Table 2-46 The RX sequence of I2C Direct General Mode.....	545
Table 2-47 The TX sequence of I2C DMA Normal Mode .....	545
Table 2-48 The RX sequence of I2C DMA Normal Mode .....	546
Table 2-49 The TX sequence of I2C DMA General Mode.....	547
Table 2-50 The RX sequence of I2C DMA General Mode .....	548
Table 2-51. SPI pin description .....	596
Table 2-52. SPI Interface Pinmux Configuration .....	628
Table 2-53. SPI CPOL/CPHA configuration .....	628
Table 2-54. I2S pin description .....	629
Table 2-55. I2S Slave Mode.....	629
Table 2-56. I2S Data Format .....	629
Table 2-57. PWM Modes .....	636
Table 2-58. PWM parameters.....	638
Table 2-59. N9 memory map .....	665
Table 2-60. Internal interrupt source .....	672
Table 2-61. External interrupt source.....	673
Table 3-1. 2.4GHz RF Receiver Specification .....	774
Table 3-2. 2.4GHz RF Transmitter Specifications.....	775
Table 3-3. 5GHz RF receiver specifications .....	776
Table 3-4. 5GHz RF Transmitter Specifications.....	778
Table 3-5. Basic Rate transmitter specifications.....	780
Table 3-6. Bluetooth LE receiver specifications.....	780
Table 3-7. Bluetooth LE transmitter specifications.....	781
Table 4-1 Absolute maximum rating .....	782
Table 4-2. Recommended operating range .....	782
Table 4-3. DC characteristics .....	782
Table 4-4. XTAL Oscillator requirements and performance .....	783
Table 4-5. 32k XTAL Oscillator functional specifications .....	783
Table 4-6. Recommended parameters of 32k XTAL Crystal .....	783
Table 4-7. PMU electrical characteristics .....	783
Table 4-8. PMU UVLO & PMU_EN_WF characteristics.....	784
Table 4-9. Auxiliary ADC specifications.....	785
Table 4-10. Thermal characteristics.....	786
Table 5-1. Pin Map.....	787
Table 5-2. Pin descriptions.....	788
Table 5-3. Pin multiplexing .....	791
Table 5-4. Bootstrap Option– Flash Access Mode .....	796
Table 5-5. Bootstrap Option – XTAL Clock Mode .....	796

Table 5-6. Bootstrap Option – 32KHz Clock Mode .....	796
Table 5-7. Bootstrap Option — Chip Mode .....	796
Table 5-8. Ordering Information.....	797
Figure 1-1. System-on-chip block diagram .....	15
Figure 2-1. Chip Power Block Diagram .....	16
Figure 2-2 PMU sleep and wakeup sequence.....	17
Figure 2-3. MT76x7 power state.....	19
Figure 2-4. Clock generation block diagram .....	21
Figure 2-5. Clock domains in N9 and Cortex-M4 peripherals .....	22
Figure 2-6. Cortex-M4 MCU clock switch .....	23
Figure 2-7. Cortex-M4 flash clock switch.....	25
Figure 2-8. Cortex-M4 SPI master clock switch .....	28
Figure 2-9. PWM tick clock switch .....	31
Figure 2-10. I2C counting VAL diagram .....	32
Figure 2-11. Reset structure .....	34
Figure 2-12. MCU, cache, TCM and AHB bus connectivity .....	36
Figure 2-13. Cache size and TCM settings .....	37
Figure 2-14. Cache Lookup .....	39
Figure 2-15. Cache miss/refill criterion.....	41
Figure 2-16: MPU protection setting example .....	43
Figure 2-17: Example Settings of Cache Remapping .....	44
Figure 2-18. Cortex-M4 subsystem – bus fabric .....	57
Figure 2-19. Serial flash controller block diagram .....	58
Figure 2-20. The red line block is the SF_TOP in MCUSYS_CM4.....	59
Figure 2-21. Example for direct read for SPI mode.....	59
Figure 2-22. Example for quad I/O read in SPI mode .....	60
Figure 2-23. Example for quad I/O read in QPI mode .....	60
Figure 2-24. Direct read waveform for SPI mode .....	61
Figure 2-25. Direct read waveform for QPI mode .....	64
Figure 2-26. Generic DMA controller block diagram .....	84
Figure 2-27. Ring Buffer and Double Buffer Memory Data Movement.....	85
Figure 2-28. Unaligned Word Accesses .....	86
Figure 2-29. Virtual FIFO DMA.....	86
Figure 2-30. Virtual FIFO Concept.....	87
Figure 2-31. The system diagram of the GPT_CM4 .....	353
Figure 2-32. PMU Power-on Sequence.....	369
Figure 2-33. WDT structure .....	370
Figure 2-34. Sleep and wakeup sequence .....	371
Figure 2-35. Crypto engine system .....	377
Figure 2-36. Crypto Engine block diagram.....	377
Figure 2-37. AGPIO/GPIO Block Diagram (Left: AGPIO; Right: GPIO) .....	420
Figure 2-38. AGPIO configured as output multiplexing .....	421

Figure 2-39. AGPIO configured as input multiplexing.....	421
Figure 2-40. AGPIO configured as Input, Output or Analog mode .....	422
Figure 2-41. UART block diagram .....	487
Figure 2-42 The block diagram of I2C module.....	542
Figure 2-43 SCL clock phases .....	543
Figure 2-44. Auxiliary ADC block diagram (Analog Part).....	571
Figure 2-45. Auxiliary ADC block diagram.....	571
Figure 2-46. Auxiliary ADC Clock Timing Diagram .....	571
Figure 2-47. Auxiliary ADC digital averaging FSM .....	572
Figure 2-48. Auxiliary ADC FIFO access block diagram .....	574
Figure 2-49. Auxiliary ADC clock source diagram .....	576
Figure 2-50. SPI TX transaction, more_buf_mode=0.....	597
Figure 2-51. SPI RX transaction, more_buf_mode=0.....	597
Figure 2-52. SPI TX transaction, more_buf_mode=1 and both_directional_data_mode=0.....	598
Figure 2-53. SPI RX transaction, more_buf_mode=1 and both_directional_data_mode=0 .....	598
Figure 2-54. SPI TX/RX transaction, more_buf_mode=1 and both_directional_data_mode=1 .....	598
Figure 2-55. SPI Slave block diagram .....	611
Figure 2-56. SPI Slave CR Read/Write Protocol .....	612
Figure 2-57. SPI Slave otorola protocol .....	616
Figure 2-58. I2S signal waveform.....	630
Figure 2-59. PWM block diagram .....	637
Figure 2-60. PWM Cycle.....	637
Figure 2-61. PWM Normal Function .....	639
Figure 2-62. 2-State PWM .....	639
Figure 2-63. 2-State Replay Mode PWM .....	639
Figure 2-64. IRDA block diagram .....	645
Figure 2-65. The Logic representation for NEC protocol .....	645
Figure 2-66. The Pulse Train in Transmission of NEC Protocol .....	646
Figure 2-67. Message is Started by a 9ms AGC Burst .....	646
Figure 2-68. A Repeat Code is Transmitted Every 110ms.....	646
Figure 2-69. Coding Method for RC5 Protocol.....	647
Figure 2-70. The Lead Pulse in RC6 Protocol .....	647
Figure 2-71. Coding Method for RC6 Protocol.....	648
Figure 2-72. The Trailer Pulse in RC6 Protocol .....	648
Figure 2-73. N9 bus fabric.....	667
Figure 2-74. N9 interrupt controller .....	668
Figure 2-75 Interrupt Controller Block Diagram .....	669
Figure 2-76. External Interrupt Controller Block Diagram .....	671
Figure 3-1. 2.4/5GHz RF block diagram .....	773
Figure 3-2. Wi-Fi/Bluetooth RF block diagram .....	779
Figure 3-3. Basic Rate receiver specifications.....	779
Figure 5-1. Package Outline Drawing.....	797
Figure 5-2. Top marking.....	798



## 1. System Overview

---

### 1.1. Introduction

MT76x7 series chipsets, including MT7697D, MT7697 and MT87F, are highly integrated single chip solutions featuring an application processor, a low power 1x1 11n Wi-Fi subsystem and a Power Management Unit (PMU). The application processor subsystem contains an ARM® Cortex-M4 with floating point MCU and peripherals, including UART, I2C, SPI, I2S, PWM, IrDA and auxiliary ADC. The chipset also contains a 32-bit RISC CPU that could fully offload the application processor.

MT7697D includes a Wi-Fi dual-band subsystem with the 802.11a/b/g/n radio, baseband and MAC that are designed to meet both the low power and high throughput application requirements. It also includes embedded SRAM/ROM. The Bluetooth subsystem contains the Bluetooth radio, baseband and link controller and uses the same 32-bit RISC CPU for Bluetooth protocols.

MT7697 includes a Wi-Fi dual-band subsystem with the 802.11b/g/n radio, baseband and MAC that are designed to meet both the low power and high throughput application requirements. It also includes an embedded SRAM/ROM. The Bluetooth subsystem contains the Bluetooth radio, baseband and link controller and uses the same 32-bit RISC CPU for Bluetooth protocols.

MT7687F includes a Wi-Fi single-band subsystem with the 802.11b/g/n radio, baseband and MAC that are designed to meet both the low power and high throughput application requirements. It also includes an embedded SRAM/ROM and a 2MB serial flash in the package.

For the differences between MT7697D, MT7697, MT7697F and MT7687F family ICs, please refer to the Table 1-1, as shown below.

**Table 1-1 Differences between MT7697D, MT7697, MT7697F and MT7687F**

	MT7697D	MT7697	MT7697F	MT7687F
Flash	External SPI Flash	External SPI Flash	Embedded 2MB Flash	Embedded 2MB Flash
Wi-Fi and Bluetooth	Wi-Fi 1x1n 2G/5G band 802.11a/b/g/n	Wi-Fi 1x1n 2G band 802.11b/g/n	Wi-Fi 1x1n 2G band 802.11b/g/n	Wi-Fi 1x1n 2G band 802.11b/g/n
Bluetooth	Bluetooth LE	Bluetooth LE	Bluetooth LE	None

### 1.2. Features

#### 1.2.1. Technology and packaging

- Highly integrated 40nm RFCMOS technology
- 8mm x 8mm 68-pin QFN package

#### 1.2.2. Power management and clock source

- Integrate high efficiency power management unit with single 3.3V power supply input
- 40, 26 and 52MHz source crystal clock support with low power operation in idle mode



### 1.2.3. Platform

- ARM Cortex-M4 MCU with FPU with up to 192MHz clock speed
- Embedded 352KB SRAM and 64KB boot ROM
- Supports external serial flash with Quad Peripheral Interface (QPI) mode
- Supports eExecute In Place (XIP) on flash
- 32KB cache in XIP mode
- Hardware crypto engines including AES, DES/3DES, SHA2 for network security
- 28 General Purpose IOs multiplexed with other interfaces
- Two UART interfaces with hardware flow control and one UART for debug, all multiplexed with GPIO
- One SPI master interface multiplexed with GPIO
- One SPI slave interface multiplexed with GPIO
- Two I2C master interface multiplexed with GPIO
- One I2S interface multiplexed with GPIO
- Four channel 12-bit ADC multiplexed with GPIO
- 28 PWM multiplexed with GPIO
- 25 channels DMA
- Low power RTC mode with 32KHz crystal support

### 1.2.4. WLAN

- Dedicated high-performance 32-bit RISC CPU N9 with up to 160MHz clock speed
- IEEE 802.11 a/b/g/n compliant
- Supports 20MHz, 40MHz bandwidth in 2.4GHz and 5GHz bands
- Dual-band 1T1R mode with data rate up to 150Mbps
- Supports STBC, LDPC
- Greenfield, mixed mode, legacy modes support
- IEEE 802.11 d/e/h/i/k/r/w support
- Security support for WFA WPA/WPA2 personal, WPS2.0, WAPI
- Supports 802.11w protected managed frames
- QoS support of WFA WMM, WMM PS
- Integrated LNA, PA, and T/R switch
- Optional external LNA and PA support.
- RX diversity support with additional RX input

### 1.2.5. Bluetooth

Bluetooth supports the following features on MT7697 and MT7697D:

- Bluetooth specification 2.1
- Bluetooth 4.2 Low Energy (LE)
- Integrated BALUN and PA
- Scatternet support: up to 7 piconets simultaneously with background inquiry, page scan
- Up to seven simultaneous active ACL links
- Support SCO and eSCO link with re-transmission
- Support wide-band speech and hardware accelerated SBC codec for A2DP streaming
- Packet loss concealment
- Channel quality driven data rate adaptation
- Channel assessment for AFH

### 1.2.6. Miscellaneous

- Integrates 4kbit eFuse to store device specific information and RF calibration data.
- Advanced Wi-Fi and Bluetooth coexistence scheme

## 1.3. Applications

MT76x7 is designed for Internet-of-Things applications based on Mediatek's low power technology, Wi-Fi and Bluetooth designs.

### 1.4. Block diagram




Figure 1-1. System-on-chip block diagram

## 2. Functional Description

### 2.1. Overview

### 2.2. Power Management Unit (PMU)

A single regulated 3.3V power supply is required for the MT76x7. It could be from DC-DC converter to convert higher voltage supply to 3.3V or boost from a lower voltage supply to 3.3V.

The PMU contains Under-Voltage Lockout (UVLO) circuit, several low drop-out regulators (LDOs), a highly efficient buck converter and a reference band-gap circuit. The circuits are optimized for low quiescent current, low drop-out voltage, efficient line/load regulation, high ripple rejection, and low output noise.




Figure 2-1. Chip Power Block Diagram

#### 2.2.1. PMU architecture

The PMU integrates 3 LDOs and one buck converter.

The buck converter converts 1.55~1.86V output to other subsystems in MT76x7. It can be operated in PFM mode or PWM mode. Through an external on-board LC filter (2.2μH inductor and 10μF cap), it outputs a low ripple 1.55~1.86V to Wi-Fi RF system, Bluetooth RF system and CLDO. CLDO is under BUCK domain and then it outputs 1.15V for all digital logic used on the chip. ALDO is also from the 3.3V chip supply input and generates 2.5V for the auxiliary ADC.

Once MT76x7 goes into deep sleep mode, ALDO shuts down, and BUCK and CLDO are configured into low-power mode with low Iq.

PMU has an integrated ELDO (eFuse LDO). It provides 2.5V output voltage to the internal eFuse macro in programming mode.

##### 2.2.1.1. PMU sleep mode

When both TOP\_OFF (N9) and CM4\_OFF power domains enter into sleep mode, the PMU enters the sleep mode automatically. BUCK and CLDO are turned-off in the PMU sleep mode. SLDOH and SLDOL are turned-on to provide 1.6V and 1.15V power. By setting the SLDOL parameters, SLDOL can lower its output voltage to save power consumption in PMU sleep mode.

TOP\_OFF or CM4\_OFF leaving sleep mode also wakes up the PMU. In normal mode, BUCK/ CLDO are turned-on to provide large power for the whole chip and SLDOH/SLDOL are turned-off.

Please refer to Figure 2-2 for PMU sleep and wakeup sequence. The SLDOL TEMP1 and STABLE value setting is in RG\_PMU\_08 (0x81021420).




Figure 2-2 PMU sleep and wakeup sequence

### 2.2.2. Chip power plan

The 3.3V power source is directly supplied to the switching regulator, digital I/Os, and RF-related circuit. It is converted to 2.5V by the LDO for ADC analog circuit. It is converted to 1.6V by the buck converter for low voltage circuits. The built-in digital LDOs and RF LDOs converts 1.6V to 1.15V for digital, RF, and BBPLL core circuits.

### 2.2.3. Digital power domain and power states

The digital circuit is separated into five power domains.

- TOP\_AON
- TOP\_OFF(N9)
- WF\_OFF
- BT\_OFF
- CM4\_SYS.

Except for TOP\_AON, each power domain can be turned on and off individually.

Table 2-1. MTCMOS power domain

Domain	Description	Circuit Included	OFF Condition
TOP_AON	Always-on power domain, which keeps the minimum circuit powered to wake up from the sleep mode upon receiving a wake-up event.	It includes: <ul style="list-style-type: none"> <li>• Chip level configuration register.</li> <li>• Sleep mode controller;</li> </ul>	N/A

Domain	Description	Circuit Included	OFF Condition
		<ul style="list-style-type: none"> <li>External interrupt controller;</li> <li>Part of the Wi-Fi MAC that handles the beacon filtering.</li> <li>Sustain and backup memory that stores the RAM code and the register values that need to be kept during sleep mode.</li> </ul>	
TOP_OFF(N9)	The power domain can be power gated in Wi-Fi power save mode and Bluetooth power save mode.	The N9 subsystem with its peripherals and part of the Wi-Fi MAC circuit are included.	N9 is in sleep mode and no DMA functions are enabled.
WF_OFF	The power domain can be power gated when Wi-Fi is not used and in Wi-Fi power save mode.	The Wi-Fi baseband and part of the MAC subsystem are included.	<ul style="list-style-type: none"> <li>Wi-Fi is disabled.</li> <li>N9 is in standby mode or in sleep mode.</li> </ul>
BT_OFF	The power domain can be power gated when Bluetooth is not used and in Bluetooth power save mode.	The Bluetooth subsystem is included.	<ul style="list-style-type: none"> <li>Bluetooth is disabled.</li> <li>N9 is in standby mode or in sleep mode.</li> </ul>
CM4_OFF	The power domain is not powered gated when Cortex M4 is used.	Cortex-M4 subsystem with its peripherals is included.	N/A

The MT76x7 power state diagram is shown in Figure 2-3. There are two sleep mode controllers, controlled by N9 and Cortex-M4, respectively.

The N9 power state and Cortex-M4 power state operate independently. When both enter the sleep mode, the XTAL and PMU can be changed to the low power mode to further lower the current consumption.




Figure 2-3. MT76x7 power state

Table 2-2. Power states for Cortex-M4 subsystem

MCU mode	Description	Wake-up time	Power
CM4 active	MCU executing code at PLL clock	n/a	
CM4 standby	MCU subsystem clocks are gated off and the state of the entire subsystem is retained. PLL is off.	100 ns (HCLK comes from XTAL)	
CM4 sleep	MCU subsystem clocks are gated off and the state of the entire subsystem is retained. Only 32KHz clock from XTAL is active. MCU is configured to wake up on the expiry of the internal timer and external wake-up events.	850 us	1mA
PMU sleep	CM4_OFF is power gated. XTAL and PMU operate in low power mode. MCU is configured to wake up on the expiry of the internal timer and external wake-up events.	5.2 ms	0.3mA

Table 2-3. Power states for N9 Subsystem

MCU mode	Description	Wake-up time	Power
N9 active	MCU executing code at PLL clock.	n/a	
MCU idle	MCU clock is gated off, while MCU subsystem clocks are on to maintain the operation of Wi-Fi function, like listening to beacon. PLL is on.	800 ns	
N9 standby	MCU subsystem clocks are gated off and the state of the entire subsystem is retained. PLL is off.	100 ns (HCLK comes from XTAL)	
N9 sleep	<ul style="list-style-type: none"> <li>MCU subsystem clocks are gated off and the state of the entire subsystem is retained.</li> <li>Only 32KHz clock from XTAL is active.</li> <li>MCU is configured to wake up on the expiry of the internal</li> </ul>	1.2 ms	1mA

MCU mode	Description	Wake-up time	Power
	timer, external wake-up events, or the wake-up events from Wi-Fi radio or Bluetooth ratio.		
PMU sleep	<ul style="list-style-type: none"> <li>• TOP_OFF (N9) and WF_OFF are power gated. XTAL and PMU operate in low power mode.</li> <li>• The state information is retained in back-up buffer (sleep-mode memory) and can be restored when wake-up.</li> <li>• MCU is configured to wake up on the expiry of the internal timer, external wake-up events, or the wake-up events from Wi-Fi radio or Bluetooth ratio.</li> </ul>	5.2 ms	0.3mA

\*XTAL: 40 MHz

The typical scenarios which N9 operates in and the power state transition are summarized in Table 2-4.

**Table 2-4. Power state transition scenarios for N9**

Scenario	Description	State transition
1	All functions are idle and the N9 firmware triggers to enter the sleep mode.	Active → Standby → Sleep
2	Wi-Fi DTIM timer is expired and the hardware wakes up to listen to beacon and then goes to sleep again when It is not necessary to wake up N9 to process the data.	Sleep → MCU idle (Wi-Fi ON) → sleep
3	Wi-Fi DTIM timer is expired and the hardware wakes up to listen to beacon and then wake up N9 to process the data.	Sleep → MCU idle (Wi-Fi ON) → Active

The typical scenarios which CM4 operates in and the power state transition are summarized in the following table.

**Table 2-5. Power state transition scenarios for Cortex-M4**

Scenario	Description	State transition
1	All functions are idle and the CM4 firmware triggers to enter the sleep mode.	Active → Standby → Sleep
2	The wake-up event (wake-up event from N9 or other sources) triggers Cortex-M4 to wake up.	Sleep → Standby → Active

## 2.3. Clock and reset generation

### 2.3.1. Clock

MT76x7 is connected to the XTAL or external clock source as the single clock source of the whole system. The XTAL oscillator can support the XTAL frequencies from among 40, 26 and 52MHz.






Figure 2-4. Clock generation block diagram

- PLL1 is used to generate the clock sources for Bluetooth and PLL2.
- PLL2 is used to generate the clock sources for Wi-Fi, N9 core, Cortex-M4 core and bus fabric.
- XPLL is used to generate the clock sources for I2S (for external audio CODEC).

The options of clock rate for MCU are listed below.

Table 2-6. Cortex-M4 clock rate

Reference Clock (MHz)	MCU Clock (MHz, XTAL mode)	MCU Clock (MHz, PLL mode)
40	40	30, 32, 40, 48, 60, 80, 96, 120, 160, 192
26	26	
52	52	

Table 2-7. N9 Clock Rate

Reference Clock (MHz)	MCU Clock (MHz, XTAL mode)	MCU Clock (MHz, PLL mode)
40	40	30, 32, 40, 48, 60, 80, 96, 120, 160, 192
26	26	
52	52	

Table 2-8. Peripheral clock rate

	Peripheral Clock Rate	Supported specifications
PWM	XTAL clock with DIV13 (Default)	200Hz at minimum.
	XTAL clock	
	F32K clock	
UART	XTAL clock with DIV	9.6kbps, 19.2kbps, 38.4kbps, 115.2kbps, 3Mbps
I2C	XTAL clock with DIV	50, 100, 200, 400kHz
SPI	XTAL clock with DIV (Default)	0.25, 0.5, 1, 2, 4, 6, 8, 10, 12MHz
Flash	XTAL clock with DIV (Default)	64MHz.
	BT_DIG_CLK (64MHz) with DIV	
	Cortex-M4 clock with DIV	




Figure 2-5. Clock domains in N9 and Cortex-M4 peripherals

MT76x7 clock setting is configured by CRs that control some clock dividers and MUXs.

Note : all the clock sources must be enabled and stable when the software applies a switch.

2.3.1.1. Cortex-M4 MCU clock Settings

Cortex-M4 MCU Clock supports 32kHz, 40MHz(XTAL) and maximum 192MHz (divided from PLL). Cortex-M4 MCU clock is Cortex-M4 CPU and AHB BUS clock.




Figure 2-6. Cortex-M4 MCU clock switch

The configure CRs are

- cm4\_wbtac\_mcu\_ck\_sel[1:0] : 0x830081B0[15:14]
- cm4\_mcu\_div\_sel[5:0] : 0x830081B0[9:4]
- cm4\_hclk\_sel[2:0] : 0x830081B0[2:0]

\*\*\*reference Table 2-9

830081B0 CM4_CKGEN0											CM4 CLOCK CONTROL REGISTER 0				00040180		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name											CM4 MPD DUT Y	CM4 MPD DLY		CM4_PLL_DIV _EN			
Type											RW	RW		RW			
Reset											0	0		1	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	CM4_WBT AC _MCU_CK _SEL		CM4_MPD_CG _BY_PASS				CM4_MCU_DIV_SEL						CM4_HCLK_S EL				
Type	RW		RW				RW						RW				
Reset	0	0	0	0	0		0	1	1	0	0	0		0	0	0	

Bit(s)	Name	Description
--------	------	-------------


Bit(s)	Name	Description
21	CM4_MPD_DUTY	<b>Duty of mcu_pll_div clock out</b>
20	CM4_MPD_DLY	<b>Delay for change signal in mcu_pll_div (in case of too large CDC delay)</b>  0 : 4T  1 : 5T
18:16	CM4_PLL_DIV_EN	<b>[2] pll_div_en</b>  [1] pll_div2_en  [0] pll_div4_en
15:14	CM4_WBTAC_MCU_CK_SEL	<b>CM4 MCU clock frequency selection.</b>  2'b000 : XTAL freq  2'b001 : WIFI PLL 960MHz  2'b010 : WIFI PLL 320MHz  2'b011 : BBPLL1 832MHz (26/52 MHz XTAL) or 640MHz (40 MHz XTAL)
13:11	CM4_MPD_CG_BYPASS	<b>Bypass clock gated function in MCU_PLL_DIV module</b>
9:4	CM4_MCU_DIV_SEL	<b>6'd0 : INVAILD, clock will stop when this field is cleared to 6'h0</b>  6'd1 : div factor=1.5  6'd2 : div factor=2.0  ....  6'd61 : div factor=31.5  6'd62 : div factor=32.0
2:0	CM4_HCLK_SEL	<b>MCUSYS_CM4 root clock source selection</b>  000 : OSC clock 20/26/40/52 MHz  001 : 32K clock out, selected by 32K_SEL[1:0]  010 : SYS 64MHz clock  011 : N/A  100 : PLL after divider :  divider source = CM4_WF/BT PLL (CM4_WBTAC_MCU_CK_SEL)  divider factor = CM4_MCU_DIV_SEL [5:0]  101 : RBIST clock from PAD

**Table 2-9. Cortex-M4 Clock GEN0**

- Set Cortex-M4 MCU clock to 192MHz (divided from PLL2)
  - Enable PLL1+PLL2 and polling to ready
  - Set cm4\_wbtac\_mcu\_ck\_sel[1:0]=2'h1 to switch source clock of CM4 PLL divider to PLL2 (960MHz)
  - Set cm4\_mcu\_div\_sel[5:0]=5'h8 to set divider clock output to 192MHz. (divided 960MHz by 5 (1 + 8/2)).
  - Set cm4\_hclk\_sel[2:0]=3'h4 to switch CM4 MCU clock to the output of PLL divider
- Set CM4 MCU clock to 160MHz (divided from PLL2)
  - Enable PLL1+PLL2 and polling to ready
  - Set cm4\_wbtac\_mcu\_ck\_sel[1:0]=2'h2 to switch source clock of CM4 PLL divider to PLL2 (320MHz)
  - Set cm4\_mcu\_div\_sel[5:0]=5'h2 to set divider clock output to 160MHz. (divided 320MHz by 2 (1 + 2/2)).
  - Set cm4\_hclk\_sel[2:0]=3'h4 to switch CM4 MCU clock to the output of PLL divider
- Set CM4 MCU clock to 64MHz (divided from PLL1)
  - Enable PLL1 and polling to ready
  - Set cm4\_wbtac\_mcu\_ck\_sel[1:0]=2'h0 to switch source clock of CM4 PLL divider to XTAL
  - Set cm4\_hclk\_sel[2:0]=3'h2 to switch CM4 MCU clock to the sys\_64m\_clk
- Set CM4 MCU clock to XTAL clock
  - Set cm4\_wbtac\_mcu\_ck\_sel[1:0]=2'h0 to switch source clock of CM4 PLL divider to XTAL
  - Set cm4\_hclk\_sel[2:0]=3'h0 to switch CM4 MCU clock to the XTAL

**2.3.1.2. Cortex-M4 serial flash clock setting**

Cortex-M4 Serial Flash clock supports maximum frequency of 83.2MHz. It can be switched to XTAL clock, 64MHz (divided from PLL) and cm4\_hclk (the maximum of 83.2MHz).



**Figure 2-7. Cortex-M4 flash clock switch**

The configure CRs are

sf\_top\_clk\_sel[1:0] : 0x830081B4[14:13]

\*\*\*reference [Table 2-10](#)

830081B4 HCLK_2M_CKEGN HCLK_2M_CK CONTROL REGISTER 00390C61																
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>									<b>SPIM_120M_DIV_SEL</b>						<b>SPIM_CK_SEL</b>	<b>SPIM_120M_CK_EN</b>
<b>Type</b>									RW						RW	RW
<b>Reset</b>									0	0	1	1	1		0	1
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>		<b>SF_TOP_CLK_SEL</b>		<b>HCLK_2M_SW_DIV_SEL</b>				<b>HCLK_2M_DIV_SEL</b>					<b>HCLK_2M_SRC_SEL</b>	<b>HCLK_2M_DIV_SW</b>	<b>HCLK_2M_CKEN</b>	
<b>Type</b>		RW		RW				RO					RW	RW	RW	
<b>Reset</b>		0	0	0	1	1	0	0	0	1	1	0	0	0	0	1

Bit(s)	Name	Description
23:19	SPIM_120M_DIV_SEL	<b>SPIM_120M_DIV_SEL[4:0]</b>  Freq. divider factor  5'd0 : x1 (bypass)  5'd1 : x(1/2)  5'd2 : x(1/3)  ....  5'd31: x(1/32)
17	SPIM_CK_SEL	<b>SPIM_CK Select</b>  1'b0 : SPIM_120M_CK  1'b1 : XTAL Clock
16	SPIM_120M_CK_EN	<b>SPIM_120M_CK Output Enable</b>  1'b0 : disable SPIM_120M_CK output  1'b1 : enable SPIM_120M_CK output
14:13	SF_TOP_CLK_SEL	<b>SF_TOP Clock Select</b>  2'b00 : XTAL Clock  2'b01 :SYS 64M Clock  2'b10 :CM4_HCLK_CK

Bit(s)	Name	Description
		2'b11 :AON_F32K_CK
12:8	HCLK_2M_SW_DIV_SEL	<b>HCLK_2M_CK SW DIV SEL</b>
7:3	HCLK_2M_DIV_SEL	<b>HCLK_2M_DIV_SEL[4:0]</b>  Freq. divider factor  5'd0 : x1 (bypass)  5'd1 : x(1/2)  5'd2 : x(1/3)  ....  5'd31: x(1/32)
2	HCLK_2M_SRC_CK_SEL	<b>HCLK_2M_CK Source Clock Slect</b>  1'b0 : select XTAL clock  1'b1 : select F32K clock
1	HCLK_2M_DIV_SEL_SW	<b>HCLK_2M_CK SW Mode</b>  1'b0 : HW control  1'b1 : SW control
0	HCLK_2M_CK_EN	<b>HCLK_2M_CK enable</b>  1'b0 : disable HCLK_2M_CK  1'b1 : enable HCLK_2M_CK

**Table 2-10. CM4 HCLK 2M Clock GEN**

- Set Cortex-M4 serial flash clock to XTAL clock
  - Set cm4\_sf\_top\_clk\_sel[1:0]=2'h0 to switch Cortex-M4 serial flash clock to XTAL
- Set Cortex-M4 serial flash clock to 64MHz (divided from PLL1)
  - If PLL1 is enabled, goes to next step. Otherwise, enable PLL1 and polling to ready
  - Set cm4\_sf\_top\_clk\_sel[1:0]=2'h1 to switch Cortex-M4 Serial Flash clock to 64MHz (sys\_64m\_clk)
- Set Cortex-M4 serial flash clock to cm4\_hclk (max. frequency is 83.2MHz)
  - Set cm4\_sf\_top\_clk\_sel[1:0]=2'h2 to switch Cortex-M4 serial flash clock to cm4\_hclk.

### 2.3.1.3. Cortex-M4 SPI master clock setting

Cortex-M4 SPI master clock supports 4, 6, 8, 10 and 12 MHz (divided from 120MHz clock).




Figure 2-8. Cortex-M4 SPI master clock switch

The configure CRs are

spim\_clk\_sel : 0x830081B4[17]  
rs\_clk\_sel[11:0] : 0x24000028[27:16]

\*\*\*reference [Table 2-10](#) and [Table 2-11](#)

24000028 SMMR				SPI master mode register											00018880	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rs_slave_sel			clk_mode	rs_clk_sel											
Type	RW			RW	RW											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	cs_dsel_cnt				full_duplex	int_en	spi_start_sel	pfetch_en	-	CPHA	CPL	lsb_first	more_buf_mode	-		
Type	RW				RW	RW	RW	RW	RO	RW	RW	RW	RW	RO		
Reset	1	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:29	rs_slave_sel	<p><b>rs_slave_sel.</b></p> <p>3'h0: select SPI device #0. (default is flash)</p> <p>3'h1: select SPI device #1.</p> <p>~</p> <p>3'h7: select SPI device #7.</p>
28	clk_mode	<p><b>This register is used to specify that period of SCLK HIGH is longer or period of SCLK LOW is longer when clock divisor(rs_clk_sel) is odd.</b></p> <p>1'b0: period of SCLK LOW is longer.</p>



Bit(s) Name	Description
	1'b1: period of SCLK HIGH is longer.
27:16 rs_clk_sel	<p><b>Register Space SPI clock frequency select.</b></p> <p>12'h0: SPI clock frequency is hclk/2. (50% duty cycle, duty cycle is the ratio of the output high time to the total cycle time)</p> <p>12'h1: SPI clock frequency is hclk/3. (33.33% or 66.67% duty cycle)</p> <p>12'h2: SPI clock frequency is hclk/4. (50% duty cycle)</p> <p>12'h3: SPI clock frequency is hclk/5. (40% or 60% duty cycle)</p> <p>~</p> <p>12'h4095: SPI clock frequency is hclk/4097.</p>
15:11 cs_dsel_cnt	<p><b>Internal delay the de-select time of SPI chip select is configured to occupy the number of cycles of spim_clk clock.</b></p>
10 both-directional data	<p><b>Both directional data or half duplex mode.</b></p> <p>1'b0: half duplex mode.</p> <p>1'b1: both-directional data mode.</p> <p>Note: The both-directional data is valid only when more_buf_mode = 1. The transmission is always as half duplex when more_buf_mode = 0;</p>
9 int_en	<p><b>Interrupt enable.</b></p> <p>1'b0: disable SPI interrupt.</p> <p>1'b1: enable SPI interrupt.</p>
8 spi_start_sel	<p><b>The interval between spi_cs_n and spi_sclk.</b></p> <p>1'b0: 3 spim_clk</p> <p>1'b1: 6 spim_clk</p>
7 pfetch_en	<p><b>SPI pre-fetch buffer enable</b></p> <p>1'b0: disable pre-fetch buffer.</p> <p>1'b1: enable pre-fetch buffer.</p>
6 -	<p><b>Reserved.</b></p>
5 CPHA	<p><b>Initial SPI clock phase for SPI transaction.</b></p> <p>There are four SPI modes used to latch data. These SPI modes latch data in one of four ways, and are defined by the logic state combinations of the CLK Polarity (CPOL) in relation to the CLK Phase (CPHA). The valid logic combinations identify and determine the SPI modes supported by the SPI device.</p>

Bit(s) Name	Description
	At CPOL=0 the base value of the clock is zero
	For CPHA=0 (mode 0), data is read on the clock's rising edge and data is changed on a falling edge.
	For CPHA=1 (mode 1), data is read on the clock's falling edge and data is changed on a rising edge.
	At CPOL=1 the base value of the clock is one (inversion of CPOL=0)
	For CPHA=0 (mode 2), data is read on clock's falling edge and data is changed on a rising edge.
	For CPHA=1 (mode 3), data is read on clock's rising edge and data is changed on a falling edge.
4 CPOL	<b>Initial SPI clock polarity for SPI transaction.</b>
3 lsb_first	<b>lsb_first.</b>  1'b0: MSB(most significant bit) is transferred first for SPI transaction.  1'b1: LSB(least significant bit) is transferred first for SPI transaction.
2 more_buf_mode	<b>Select 2 words buffer or 8 words buffer for SPI transaction.</b>  1'b0: SPI transfer data buffer size is only 2 words. In this mode, SPI DI/DO data #0 register and SPI opcode/address register are the data buffer for SPI transaction. And, SPI master follows mosi_byte_cnt and miso_byte_cnt to complete the transmission and reception, respectively. This type of transaction must operate in half duplex mode.  1'b1: SPI transfer data buffer size is 8 words. In this mode, SPI opcode/address register are the data buffer for SPI transaction and follows cmd_bit_cnt to complete the transaction. SPI DI/DO data #0~#7 register are the data buffer for SPI transaction and follows do_bit_cnt and di_bit_cnt to complete the transmission and reception, respectively. In half duplex mode, transmitted data are loaded from SPI opcode/address register and SPI DI/DO data #0~#7 registers. And, the received data will overwrite the SPI DI/DO data #0~#7 registers. In both-directional data mode, SPI DI/DO data #0~#3 registers are used for transmission and SPI DI/DO #4~#7 registers are used for receipt.
1:0 -	<b>Reserved.</b>

**Table 2-11. SPI master mode register**

- Set Cortex-M4 SPI Master clock to 120MHz (divided from PLL2)
  - If PLL2 is not enabled, enable PLL2 and polling to ready.
  - Set spim\_clk\_sel to 1'b0

- Set rs\_clk\_sel[11:0] to 12'h8/12'hA/12'hD/12'h12/12'h1E, SPI Master clock is 12/10/8/6/4MHz. (120MHz / (2+n))
- Set Cortex-M4 SPI Master clock to XTAL Clock
  - Set spim\_clk\_sel to 1'b1
  - Set rs\_clk\_sel[11:0] to n, SPI Master clock is (26/(2+n))MHz.

**2.3.1.4. I2S master clock setting for external CODEC**

I2S Master Clock supports 16MHz (divided from XPLL). Hardware controls the divider and clock MUX. No need to configure it through software.

**2.3.1.5. Audio CODEC clock setting**

Audio CODE Clock supports 6.5 MHz (divided from XPLL).

Hardware controls the divider and clock MUX. No need to configure it through software.

**2.3.1.6. PWM clock setting**

PWM Clock supports 32 kHz, 2 MHz (divided from XTAL and shared with AUXADC) and XTAL.




Figure 2-9. PWM tick clock switch

The configure CRs are

pwm\_tick\_clock\_sel[1:0] : 0x830081B4[14:13]

\*\*\*reference [Table 2-12](#)

8300A600 PWM_GLO_CTRL PWM global control													00000000			
Bit Name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	-												pwm_glob al_r eset	pwm_tick_ clock_sel		glob al_k ick
Type	RO												RW	RW		WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:4 -	<b>Reserved</b>
3 pwm_global_reset	<b>Write 1 and then write 0 to reset all PWM modules and its parameters (PWM_CTRL/PWM_PARAM_S0/PWM_PARAM_S1).</b>
2:1 pwm_tick_clock_sel	<b>PWM tick clock select.</b>  2'h0: 32KHz  2'h1: 2MHz  2'h2: XTAL clock
0 global_kick	<b>All PWM modules with "pwm_global_kick_enable" would be kicked by this bit at the same time</b>

**Table 2-12. PWM global control**

- Set PWM tick clock to 32kHz
  - Set pwm\_tick\_clock\_sel[1:0]=2'h0 to switch PWM Tick Clock to 32KHz (f32k\_clk)
- Set PWM tick clock to 2MHz (divided from XTAL)
  - Set pwm\_tick\_clock\_sel[1:0]=2'h1 to switch PWM Tick Clock to 2MHz (sys\_2m\_clk)
- Set PWM tick clock to XTAL clock
  - Set pwm\_tick\_clock\_sel[1:0]=2'h2 to switch PWM Tick Clock to XTAL Clock


**2.3.1.7. AUXADC clock setting**

AUXADC clock only supports 2MHz (divided from XTAL and shared with PWM).

This is the default hardware setting. No need to configure it through software.

**2.3.1.8. Cortex-M4 I2C master clock setting**

Cortex-M4 I2C Master clock supports 50, 100, 200, 400 kHz. The digital logic clock of I2C Master Controller is the XTAL clock. I2C Master Interface clock (SCL) is controlled by a state machine configured by 4 VAL registers. These 4 VAL registers can tune the I2C interface frequency and the phase of SCL and SDA.



**Figure 2-10. I2C counting VAL diagram**

The configuration CRs are

MM\_CNT\_PHASE\_VAL0[7:0] : x83090244[7:0]  
 MM\_CNT\_PHASE\_VAL1[7:0] : x83090244[15:8]  
 MM\_CNT\_PHASE\_VAL2[7:0] : x83090248[7:0]  
 MM\_CNT\_PHASE\_VAL3[7:0] : x83090248[15:8]

\*\*\*reference [Table 2-12](#)

**83090244 MM\_CNT\_VAL\_PHL Counting Value Phase Low 0000FFFF**

<b>Bit Name</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	MM_CNT_PHASE_VAL1								MM_CNT_PHASE_VAL0							
<b>Type</b>	RW								RW							
<b>Reset</b>	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
15:8	MM_CNT_PHASE_VAL1	Phase 1 counting value. SCL rising edge to SDA timing. The STOP condition period.
7:0	MM_CNT_PHASE_VAL0	Phase 0 counting value. SDA to SCL rising edge timing. The data setup time.

**83090248 MM\_CNT\_VAL\_PHH Counting Value Phase High 0000FFFF**

<b>Bit Name</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	MM_CNT_PHASE_VAL3								MM_CNT_PHASE_VAL2							
<b>Type</b>	RW								RW							
<b>Reset</b>	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
15:8	MM_CNT_PHASE_VAL3	Phase 3 counting value. SCL falling edge to SDA timing. The data hold time.
7:0	MM_CNT_PHASE_VAL2	Phase 2 counting value. SDA to SCL falling edge timing. The START condition period.

Bit(s) Name	Description
-------------	-------------

**Table 2-13. I2C Master Counting Value Phase**

- Set I2C Master clock (SCL)
  - Set MM\_CNT\_PHASE\_VAL0/1/2/3=w/x/y/z to set the SCL frequency to (26000 / (1+w+x+y+z)) kHz


**2.3.1.9. Cortex-M4 UART clock setting**

Cortex-M4 UART Clock (baud rate) supports 9.6, 19.2, 38.4, 115.2 kHz (divided from XTAL). And the baud rate is a complex calculation. It's recommended to use MediaTek API to configure UART to switch the baud rate.

**2.3.2. Reset**

MT76x7 has three global resets: XRESETN, CM4\_RESETN and N9\_RESETN. Figure 2-11 shows the module that the reset signals are applied to.

**Cortex-M4 and N9 Reset Tree Architecture**



**Figure 2-11. Reset structure**

## 2.4. Application processor subsystem

The MCU subsystem consists of a 32-bit MCU, the AHB/APB bus matrix, internal RAM/ROM with ROM patch function, the flash controller, and the system peripherals including Direct Memory Access (DMA) engine and the General Purpose Timer (GPT).

### 2.4.1. CPU

MT76x7 features an ARM Cortex-M4 processor - the most energy efficient ARM processor available that supports clock rates from 1MHz to 192MHz.

The MCU executes the Thumb-2 instruction set for optimal performance and code size, including hardware division, single cycle multiplication and bit-field manipulation.

MT76x7 includes the memory protection unit (MPU) in Cortex-M4 MCU that provides memory protection features. It can be used to detect unexpected memory access.

MT76x7 also includes floating point unit (FPU) in Cortex-M4 processor to support DSP related functionality.

### 2.4.2. Cache and tightly coupled memory (TCM)

#### 2.4.2.1. General Description

MT76x7 has a cache for Cortex-M4 to improve the efficiency of the code and data fetch from the external flash. The only cacheable memory region is the external flash.

MT76x7 also has a Tightly-Coupled-Memory (TCM), a zero-wait-state memory which is dedicated for Cortex-M4 and can be accessed by Cortex-M4 exclusively. It is a memory space for a critical code such as interrupt service routine that requires minimum latency execution. The DMA engines on AHB bus cannot access TCM.

The total size of cache memory and the TCM is 96KB. Four software-configurable options of different cache size, TCM size and the cache associativity are offered. The user can select whichever option maximizes their application performance.

The cache system has the following features:

- Configurable 1/2/4-way set associative (8KB/16KB/32KB)
- Each way has 256 cache lines with 8-word link size
- 20-bit tag memory: 19-bit high address and 1-bit valid bit
- 2-bit dirty memory: each dirty bit identifies the dirtiness of half cache line

The size of SRAM is 96KB. It can be configured to the following configuration

- 96KB TCM, no cache
- 88KB TCM, 8KB cache (1 way, direct mapped)
- 80KB TCM, 16KB cache (2 way set-associative)
- 64KB TCM, 32KB cache (4 way set-associative)

The configuration setting and the memory configuration are shown in Table 2-14.

**Table 2-14. TCM and cache configuration**

0x0153_0000[9:8]	Functional Description	Start Address	End Address
00b	96KB TCM, no cache	0x0010_0000	0x0011_7FFF
01b	88KB TCM, 8KB cache, direct mapped	0x0010_0000	0x0011_5FFF
10b	80KB TCM, 16KB cache, 2-way set-associative	0x0010_0000	0x0011_3FFF
11b	64KB TCM, 32KB cache, 4-way set associative	0x0010_0000	0x0010_FFFF

The cache controller provides ways to perform cache operations including invalidate single/all cache lines and flush one/all cache lines.

To improve the system performance, the cache controller can record the statistics of the cache hit count and the number of cacheable memory access. Cache hit rate can be obtained by dividing the cache hit count by the number of memory access.

MT76x7 core processor has been implemented with a TCM subsystem which consists of Core Cache and TCM (tightly coupled memory). This TCM subsystem is placed between the MCU core and AHB bus interface, as shown in Figure 2-12.




Figure 2-12. MCU, cache, TCM and AHB bus connectivity

TCM is a high-speed (zero wait state) dedicated memory accessed exclusively by MCU. Due to the latency penalty when MCU accesses memory or peripherals through the on-chip bus, by moving timing critical code and data into TCM, the performance of MCU can be enhanced, and the response to particular events can be guaranteed.

Another method to enhance the MCU performance is the implementation of cache. In this case, the core cache is a small block of memory containing a copy of small portion of cacheable data in the external memory. If MCU reads a cacheable datum, the datum will be copied into the core cache. Once MCU requests the same datum again, it can be obtained directly from the core cache (called cache hit) instead of fetching it again from the external memory.

Consider the fact that accessing cache is much faster than accessing external memory through the bus TCM sub-system. A faster instruction fetching can be obtained, and that leads to a higher IPC (Instruction Per Cycle), which is a major factor in the evaluation of core performance. Since a large external memory maps to a small cache, the cache can hold only a small portion of external memory. If MCU accesses a datum not found in the cache (called cache miss), one cache line must be dropped (flushed), the required datum and its neighboring



data are transferred from the external memory to cache (called cache line fill). Before cache line fill, an important step to maintain data consistency between cache and external memory needs to be performed. This important step is called “cache write back” (see later sections for details). In this design, a cache line consists of eight words (8x32 bits) (will be introduced later). The best way to utilize TCM is maintaining the critical instruction or data in TCM due to the advantage of TCM described above. After power-on reset, the boot loader copies TCM contents from the external storage (e.g. flash) to the internal TCM. If necessary, MCU can replace TCM contents with other data in the external storage during the runtime to implement a mechanism such as “overlay”. TCM is also an ideal place to place stack data.

The sizes of TCM and cache can be set to one of the following 4 configurations:

- 64KB TCM, 32KB cache (4-way)
- 80KB TCM, 16KB cache (2-way)
- 88KB TCM, 8KB cache (1-way)
- 96KB TCM, 0KB cache (no cache)




Figure 2-13. Cache size and TCM settings

These different configurations provide flexibility for software to adjust and reach optimum TCM sub-system performance.

The address mapping of these memories is shown here:

Table 2-15. TCM Address Spaces of Different Cache Size Settings

Cache size setting	TCM RAM identity	Used as
2'b00 (Total TCM = 96K, cache =	TCM RAM4(8K)	TCM4 (0x0011_6000 ~ 0x0011_7fff)
	TCM RAM3(8K)	TCM3(0x0011_4000 ~ 0x0011_5fff)

Cache size setting	TCM RAM identity	Used as
0)	TCM RAM2(8K)	TCM2 (0x0011_2000 ~ 0x0011_3fff)
	TCM RAM1(8K)	TCM1 (0x0011_0000 ~ 0x0011_1fff)
	TCM RAM0(64K)	TCM0 (0x0010_0000 ~ 0x0010_ffff)
2'b01 (Total TCM = 88K, cache = 8K/1way)	TCM RAM4(8K)	Cache way 3
	TCM RAM3(8K)	TCM3 (0x0011_4000 ~ 0x0011_5fff)
	TCM RAM2(8K)	TCM2 (0x0011_2000 ~ 0x0011_3fff)
	TCM RAM1(8K)	TCM1 (0x0011_0000 ~ 0x0011_1fff)
	TCM RAM0(64K)	TCM0 (0x0010_0000 ~ 0x0010_ffff)
2'b10 (Total TCM = 80K, cache = 32K/2way)	TCM RAM4(8K)	Cache way 3
	TCM RAM3(8K)	Cache way 2
	TCM RAM2(8K)	TCM2 (0x0011_2000 ~ 0x0011_3fff)
	TCM RAM1(8K)	TCM1 (0x0011_0000 ~ 0x0011_1fff)
	TCM RAM0(64K)	TCM0 (0x0010_0000 ~ 0x0010_ffff)
2'b11 (Total TCM = 64K, cache = 32K/4way)	TCM RAM4(8K)	Cache way 3
	TCM RAM3(8K)	Cache way 2
	TCM RAM2(8K)	Cache way 1
	TCM SRAM1(8K)	Cache way 0
	TCM RAM0(64K)	TCM0 (0x0010_0000 ~ 0x0010_ffff)

#### 2.4.2.2. Programming guide of cache size configuration

Change cache size must follow the steps listed below, to prevent the cache data from loss in the configuration of cache size. At initialize, the cache size is set to 0.

- 1) Flush all cache lines
- 2) Invalidate all cache lines
- 3) Configure the tcm and cache size

The example code is as follows:

```
*(CACHE_OP) = 0x13;//flush all cache lines
*(CACHE_OP) = 0x3;//invalidate all cache lines
int org_cfg = *(CACHE_CON) //read original configuration
*(CACHE_CON)=(org_cfg & 0xffff_fcff) | (cache_size<<8) | 1; //update
cache size
```

#### 2.4.2.3. Organization of cache

The cache TCM sub-system has the following features:

- Configurable 1/2/4-way set associative (8KB/16KB/32KB)
- Each way has 256 cache lines with 8-word line size (256\*8\*4 = 8KB)
- 20-bit tag memory: 19-bit high address and 1-bit valid bit
- 2-bit dirty memory (each dirty bit records the dirtiness of half cache line – 4 words)

Each way of cache comprises two memories: tag memory and data memory. The tag memory stores each line's valid bit and tag (upper 19 bits of the address). The data memory stores line data. When MCU accesses the memory, the address is compared to the contents of the tag memory. First, the line index (address bit [12:5]) is used to locate a line in the tag memory. When a particular line is found in the tag memory, the upper 19 bits (address bit [31:13]), called tag, of the desired memory address are compared with the content of the found tag line. If an match is found in both line address and tag address plus valid bit is 1, it is said a cache hit, and the data from that particular cache way is returned to MCU. This process is illustrated here..




Figure 2-14. Cache Lookup

If most memory accesses are cache hit, MCU is able to acquire data immediately without wait states, and the overall TCM sub-system performance will be higher. There are several factors that may affect the cache hit rate:

- Cache size and the organization

The larger the cache size, the higher the hit rate. However, the hit rate will start to saturate when the cache size is larger than a threshold size. Normally the size of 16KB and above and two or four way can achieve a good hit rate.

- Program behavior

If the TCM sub-system performs several tasks and switches frequently between tasks, the cache contents may have to be flushed out frequently. This is due to the fact that each time a new task runs, the cache will hold its data for a period of time for the opportunity of likely-be-used-again. However, the stored data might get flushed out before being used again if the following task requires the data occupying the same cache entries. Interrupts can cause program flow to change dynamically and reduce the benefit of cache. The interrupt handler code and the data it processes may cause cache to flush out data used by the current task. Thus, after returning from the interrupt handler to current task, the flushed data may need to be filled into the cache again if it is required by the program routine. This will cause performance degradation.

To assist the software engineer to tune the TCM sub-system performance, the cache controller records the cache hit count and number of cacheable memory accesses. The cache hit rate can be obtained from dividing these two numbers.

The cache TCM sub-system also comprises a module called MPU (Memory Protection Unit). MPU prevents illegal memory access and specifies which memory regions are cacheable or non-cacheable. Two fields in the CACHE\_CON register control the enabling of MPU functions. MPU has its own registers to define the memory region and associated regions. These settings only take effect after the enabling bit in CACHE\_CON is set to 1. For more details on the settings, please refer to the MPU section of this design specification.

#### 2.4.2.4. Theory of operations

##### 1) Write-back/Write-through Configurable Cache

There are two different types of cache designs to maintain the data consistency: cache write-through and cache write-back.

The write-back cache improves the performance especially when processors generate writes as fast as or faster than the writes can be handled by the external memory. However, the implementation of write-back is much harder than that of write-through. When a cache line is dirty, four or eight words will be written back to the external memory at once, and this will certainly occupy significant bus bandwidth and therefore decrease the overall efficiency. To solve this problem, a write buffer is necessary in the write-back implementation. Once the writes get written into the write buffer, the processor can continue the execution.

For TCM sub-systems with large memory write latency, it is possible that the burst write of cache write-back operation may cause large impact on the TCM sub-system performance. To deal with it, the software can change the cache to write-through mode if necessary.

##### 2) Write Back Implementation

When a cache hit happens on the write request, only the cache content will be modified, and the dirty bit will be set (in contrast to write-through, write-through modifies both the contents of cache and the external memory). Now the content of the cache location which is just modified is inconsistent with that in the external memory. When the cache misses the read request, line fill will be performed, and a randomly selected cache line will be replaced, but before that, the dirty bits of that selected cache line have to be checked for the necessity of write-back. If the dirty bits are not set, line fill can proceed right away, and the selected cache line can be simply flushed and replaced by a newly fetched line from the external memory which consists of the requested data. On the other hand, if one of or both the dirty bits are set, write-back has to be performed before line fill. In that case, half or the entire cache line are written into the write buffer. See the following figure for summary:




Figure 2-15. Cache miss/refill criterion

### 3) Write Buffer

The write buffer consists of address buffer, data buffer, HTRANS buffer, HSIZE buffer, HLOCK buffer, and HBURST buffer. The write buffer is first-in-first-out (FIFO) design, and the depth of write buffer is eight words. Since the outputs from code cache meet the AMBA format, the address buffer and data buffer are independent, and the outputs of write buffer also meet AMBA format and are designed for pipelining.

### 4) Cache Operation

Upon power-on, the cache memory contains random values, and these numbers are useless for MCU. MCU needs to flush out the cache content in each cache line before being utilized. The cache controller provides a register which, when written, can operate on the cache memory to fulfill the necessary prerequisite mentioned above (called cache operation). The operation involves:

- Invalidate one cache line

The user must give a memory address. If it is found within cache, that particular cache line containing the given address will be invalidated. The invalidation is done by writing a 0 to the valid bit at the corresponding tag line. Alternatively, the user can invalidate a cache line by specifying a set/way mapped to that cache line.

- Invalidate all cache lines

The user does not need to specify an address. The cache controller clears valid bits in all tag lines when this operation is requested.

- Flush one cache line

The user must give a memory address. If it is found within cache and the dirty bit or bits are set, that particular cache line containing the given address will be flushed into the write buffer. Alternatively, the user can invalidate a cache line by specifying a set/way mapped to that cache line. This operation is not supported if the cache is operating in the write-through mode.

- Flush all cache lines

The user needs not to specify an address. The cache controller flushes all the cache lines with the dirty bit or bits set. This operation is not supported if the cache is operating in the write-through mode.

### 5) Cache Activity Summary

Table 2-16. Write-back Mode Cache R/W Action Summary

Op	Cacheable	Hit	Dirty	Action
----	-----------	-----	-------	--------

Op	Cacheable	Hit	Dirty		Action
			W0~W3	W4~W7	
Rd	N	d	D	d	Single read
	Y	Y	d	d	Return data, no stall
		N	N	N	Line refill from bus using AHB WRAP8 burst
			N	Y	<ul style="list-style-type: none"> <li>Evict half line to WBuf.</li> <li>Line refill from bus using AHB WRAP8 burst.</li> </ul>
			Y	N	<ul style="list-style-type: none"> <li>Write back half line from WBuf using AHB INCR4 burst write.</li> </ul>
			Y	Y	<ul style="list-style-type: none"> <li>Evict whole line to WBuf.</li> <li>Line refill from bus using AHB WRAP8 burst.</li> <li>Write back whole line from WBuf using AHB INCR8 burst write.</li> </ul>
Wr	N	d	d	d	<ul style="list-style-type: none"> <li>Wait for WBuf space.</li> <li>Place write data into write WBuf and let ARM proceed (CLKEN = 1). Stall ARM by one cycle.</li> </ul>
	Y	Y	d	d	<ul style="list-style-type: none"> <li>Write to data SRAM; meanwhile set up corresponding dirty bit</li> <li>Stall ARM by one cycle to avoid struct hazard.</li> </ul>
		N	d	d	<ul style="list-style-type: none"> <li>Wait for WBuf space.</li> <li>Place write data into write WBuf and let ARM proceed (CLKEN=1). Stall ARM by one cycle.</li> </ul>

Legend Y: yes, N: no, d: don't care

**Table 2-17. Write-through Mode Cache R/W Action Summary**

Op	Cacheable	Hit	Action
Rd	N	d	Single read
	Y	Y	Return data, no stall
		N	Line read from bus using AHB WRAP8 burst
Wr	N	d	Wait for WBuf space.
	Y	N	Place write data into write WBuf and let ARM proceed (CLKEN = 1). Stall ARM by one cycle.
		Y	Write to data SRAM. Wait for WBuf space. Place write data into write WBuf and let ARM proceed (CLKEN = 1). Stall ARM by one cycle.

Legend Y: yes, N: no, d: don't care

#### 2.4.2.5. MPU

MPU provides a protection mechanism and cacheable indication of memory, which features:

- Protection settings

Determine if MCU can read/write a memory region. If the setting does not allow MCU's particular access to a memory address, MPU will stop the memory access and issue the "ABORT" signal to MCU, making it entering the "abort" mode. The exception handler must then process the situation.


- Cacheable settings

Determine a memory region is cacheable or not. If cacheable, MCU will keep a small copy in its cache after read accesses. If MCU requires the same data later, it can acquire it from the high-speed local copy, instead of from the low-speed external memory.

The 4GB memory space is divided into 16 memory blocks with 256MB size each, i.e. MB0 ~ MB15. EMI takes MB0 ~ MB3, TCM RAM takes MB4, TCM uses MB5, APB peripherals MB8. The characteristics of these memory blocks are listed below:

- Read/write protection setting
- All MBs are determined by MPU.
- Cacheable setting

All MBs are determined by MPU. Note that the software should avoid making cache line access to the MB that does not support burst read/write. Usually only MB0 ~ MB3, mapped to EMI, are set as cacheable regions.



**Figure 2-16: MPU protection setting example**

For example, the figure above illustrates the protection setting in each memory block. Five regions are defined in the figure. Note that each region can be continuous or non-continuous to each other, and those address ranges not covered by any region are set to be readable/writable automatically. **There is one restriction: Different regions must not overlap.**

The user can define maximum 16 regions in MB0 ~ MB4 and MB10. Each region has its own setting defined in a 32-bit register:


In chip simulation, three patterns are used to verify L1 cache, as shown in Table 2-18.

**Table 2-18. Test patterns for whole chip simulation**

Testlist	Testname	Description
mcu_cm4.list	Cache_test	Test l1cache function
mcu_cm4.list	Cache_ram	Test tcm ram read/write access
mcu_cm4.list	Cm4_xip_flash	<ul style="list-style-type: none"> <li>Cortex-M4 boot from rom, enable cache controller</li> <li>Jump to serial flash to execute XIP</li> </ul>

#### 2.4.2.6. Remapping

MT76x7 cache provides two register sets for the software programmer to make the actual memory address same as different CPU load/store target address. The following figure shows the scenario: The software sets 0x10xxxxxx to cacheable but 0x1Fxxxxxx to non-cacheable, but they are mapped to the same physical address.



**Figure 2-17: Example Settings of Cache Remapping**

To achieve this:

- 1) Set region begin with 0x1000\_0000 to cacheable using MPU.
- 2) Set region begin with 0x1F00\_0000 to non-cacheable using MPU.



- 3) Set BASEADDR field in Remap EntryHi to 0x1F00\_0000.
- 4) Set BASEADDR field in Remap EntryLo to 0x1000\_0000.

### 2.4.2.7. Register definitions

**Module name: l1cache Base address: (+1530000h)**

Address	Name	Width	Register Function
01530000	<u>Cache con</u>	32	Cache general control register
01530004	<u>CACHE OP</u>	32	Cache operation
01530008	<u>cache hcnt0L</u>	32	Cache hit count 0 lower part
0153000C	<u>cache hcnt0U</u>	32	Cache hit count 0 upper part
01530010	<u>cache Ccnt0L</u>	32	Cacheable access count 0 lower part
01530014	<u>cache Ccnt0U</u>	32	Cacheable access count 0 upper part
01530018	<u>cache hcnt1L</u>	32	Cache hit count 1 lower part
0153001C	<u>cache hcnt1U</u>	32	Cache hit count 1 upper part
01530020	<u>cache Ccnt1L</u>	32	Cacheable access count 1 lower part
01530024	<u>cache Ccnt1U</u>	32	Cacheable access count 1 upper part
01530028	<u>way replace policy</u>	32	Replace policy
0153002C	<u>mpu channel en</u>	32	MPU channel enable
01531000	<u>NCREMAP HI0</u>	32	Remap Entry_HI0
01531004	<u>NCREMAP LO0</u>	32	Remap Entry_LO0
01531008	<u>NCREMAP HI1</u>	32	Remap Entry_HI1
0153100C	<u>NCREMAP LO1</u>	32	Remap Entry_LO1
01540000~ 0154003c	<u>mpu entry [n]</u> (n=0~15)	32	MPU N-th channel control
01540040~ 0154007c	<u>mpu End entry [n]</u> (n=0~15)	32	MPU N-th channel control

01530000		<u>Cache con</u>						Cache general control register							00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CACHESIZE		MDRF			CNTE N1	CNTE NO	MPDE Fen	Mpen	MCEN
Type							RW		RW			RW	RW	RW	RW	RW
Reset							0	0	0			0	0	0	0	0

Bit(s)	Name	Description
9:8	CACHESIZE	Selects cache size

Bit(s)	Name	Description
		00 No cache
		01 8KB, 1-way cache
		10 16KB, 2-way cache
		11 32KB, 4-way cache
7	MDRF	<p><b>Enables early restart function</b></p> <p>0 Disable</p> <p>1 Enable</p>
4	CNTEN1	<p><b>Enables cache hit counter 1</b></p> <p>If enabled, the cache controller will increment a 48-bit counter by one when a cache hit is detected. This number can provide a reference in performance evaluation for tuning application programs. This counter increments only when the data are obtained from MPU cacheable region 8 ~ 15.</p> <p>0 Disable</p> <p>1 Enable</p>
3	CNTEN0	<p><b>Enables cache hit counter 0</b></p> <p>If enabled, the cache controller will increment a 48-bit counter by one when a cache hit is detected. This number can provide a reference in performance evaluation for tuning application programs. This counter increments only when the data are obtained from MPU cacheable region 0 ~ 7.</p> <p>0 Disable</p> <p>1 Enable</p>
2	MPDEFen	<p><b>Enables MPU default protection attribute</b></p> <p>If enabled, the default protection will be in privilege mode read/write. The user mode is not accessible.</p> <p>0 Disable</p> <p>1 Enable</p>
1	Mpen	<p><b>Enables MPU comparison of read/write permission setting</b></p> <p>If disabled, MCU can access any memory without restriction. If enabled, MPU will compare the address of MCU to MPU protection setting. If the MCU accessed address falls into the restricted region, MPU will stop this memory access and send an "ABORT" signal to MCU. For details, please refer to the MPU part of this specification.</p> <p>0 Disable</p> <p>1 Enable</p>
0	MCEN	<p><b>Enables MPU comparison of cacheable/non-cacheable</b></p>

Bit(s)	Name	Description
<b>setting</b>		
<p>If disabled, MCU memory accesses are all non-cacheable, i.e. they will go through the AHB bus (except for TCM access). If enabled, the setting in MPU will take effect. If MCU accesses a cacheable memory region, the cache controller will return the data in cache if it is found in cache and will get the data through the AHB bus only if a cache miss occurs. For details, please refer to the MPU part of this specification.</p>		
0 Disable		
1 Enable		

01530004		CACHE OP					Cache operation										00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
<b>Name</b>	TADDR[31:5]																			
<b>Type</b>	RW																			
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
<b>Name</b>	TADDR[31:5]										OP[3:0]				EN					
<b>Type</b>	RW										RW				RW					
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				

Bit(s)	Name	Description
31:5	TADDR[31:5]	<p><b>Target address</b></p> <p>This field contains the address of invalidation operation. If OP[3:0] = 0010, TADDR[31:5] will be the address[31:5] of a memory whose line will be invalidated if it exists in the cache. If OP[3:0] = 0100, TADDR[12:5] will indicate the set, while TADDR[19:16] indicate which way to clear:</p> <p>0001 way #0</p> <p>0010 way #1</p> <p>0100 way #2</p> <p>1000 way #3</p>
4:1	OP[3:0]	<p><b>Operation</b></p> <p>This field determines which cache operations will be performed.</p> <p>0001 invalidate all cache lines</p> <p>0010 invalidate one cache line using address</p> <p>0100 invalidate one cache line using set/way</p>

Bit(s)	Name	Description
1001 flush all cache lines		
1010 flush one cache line using address		
1100 flush one cache line using set/way		
0	EN	<p><b>Enables command</b></p> <p>This enabling bit must be written 1 to enable the command.</p> <p>0 Does not enable</p> <p>1 Enable</p>

01530008	cache_hcnt0L						Cache hit count 0 lower part						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	Chit_cnt0[31:0]															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	Chit_cnt0[31:0]															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	Chit_cnt0[31:0]	<p><b>Cache hit count 0</b></p> <p>WRITE Write any value to CACHE_HCNT0L or CACHE_HCNT0U clears CHIT_CNT0 to all 0.</p> <p>READ Current counter value</p>

0153000C	cache_hcnt0U						Cache hit count 0 upper part						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	Chit_cnt0[47:32]															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	Chit_cnt0[47:32]	<b>Cache hit count 0</b>  WRITE Write any value to CACHE_HCNTOL or CACHE_HCNTOU clears CHIT_CNT0 to all 0.  READ Current counter value

01530010	cache Ccnt0L						Cacheable access count 0 lower part						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	CACC_cnt0[31:0]															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	CACC_cnt0[31:0]															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	CACC_cnt0[31:0]	<b>Cache access count 0</b>  WRITE Write any value to CACHE_CCNTOL or CACHE_CCNTOU clears CACC_CNT0 to all 0.  READ Current counter value

01530014	cache Ccnt0U						Cacheable access count 0 upper part						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	CACC_cnt0[47:32]															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	CACC_cnt0[47:32]	<b>Cache access count 0</b>  WRITE Write any value to CACHE_CCNTOL or CACHE_CCNTOU

Bit(s)	Name	Description
		clears CACC_CNT0 to all 0.
		READ Current counter value
		The best way to use CACHE_HCNT0 and CACHE_CCNT0 is to set the initial value to 0 for both registers, enable both counters (set CNTEN0 to 1), run a portion of program to be benchmarked, stop the counters and get their values. Therefore, during this period,
		The cache hit rate value may help tune the performance of the application program. Note that CHIT_CNT0 and CACC_CNT0 only increment if the cacheable attribute is defined in MPU cacheable region lower half channels (i.e. channel 0 ~ 7 of the total 16 channels).

<b>01530018</b>	<b>cache_hcnt1L</b>						<b>Cache hit count 1 lower part</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>Chit_cnt1[31:0]</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>Chit_cnt1[31:0]</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	Chit_cnt1[31:0]	<b>Cache hit count</b>
		WRITE Write any value to CACHE_HCNT1L or CACHE_HCNT1U clears CHIT_CNT1 to all 0.
		READ Current counter value

<b>0153001C</b>	<b>cache_hcnt1U</b>						<b>Cache hit count 1 upper part</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>Chit_cnt1[47:32]</b>															
<b>Type</b>	RW															

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
15:0	Chit_cnt1[47:32]	<p><b>Cache hit count</b></p> <p>WRITE Write any value to CACHE_HCNT1L or CACHE_HCNT1U clears CHIT_CNT1 to all 0.</p> <p>READ Current counter value</p>

<b>01530020</b>	<b>cache_Ccnt1L</b>						<b>Cacheable access count 1 lower part</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	CACC_CNT1[31:0]															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	CACC_CNT1[31:0]															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	CACC_CNT1[31:0]	<p><b>Cache access count 1</b></p> <p>WRITE Write any value to CACHE_CCNT1L or CACHE_CCNT1U clears CACC_CNT1 to all 0.</p> <p>READ Current counter value</p>

<b>01530024</b>	<b>cache_Ccnt1U</b>						<b>Cacheable access count 1 upper part</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	CACC_CNT1[47:32]															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	CACC_CNT1[47:32]															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
15:0	CACC_CNT1[47:32]	<b>Cache access count 1</b>  WRITE Write any value to CACHE_CCNT1L or CACHE_CCNT1U clears CACC_CNT1 to all 0.  READ Current counter value

01530028		way_replace_policy						Replace policy						00000001			
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																	Re pla ce pol icy
Type																	RW
Reset																	1

Bit(s)	Name	Description
0	Replace policy	<b>Replace policy</b>  0 Using way_counter which counts in every cycle to make it more like random.  1 Replace the lower way first if that way is not valid. If all ways are valid, replace policy is random.

0153002C		mpu_channel_en						MPU channel enable						00000000			
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		<b>CH15~CH0</b>															
Type		RW															
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------



Bit(s)	Name	Description
15:0	CH15~CHO	<b>Enables/Disables the associated region</b>  0 Disable the region setting  1 Enable the region setting

01531000		NCREMAP_HIO						Remap Entry_HIO						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	BASEADDR																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	BASEADDR									size						EN	
Type	RW									RW						RW	
Reset	0	0	0	0	0	0	0				0	0	0	0	0	0	

Bit(s)	Name	Description
31:9	BASEADDR	<b>Base address of this region</b>
5:1	size	<b>Size of this region. Actual size = 2^(size +9) Bytes, max size is 256MB.</b>
0	EN	<b>Enables this region</b>  0 Disable  1 Enable

01531004		NCREMAP_LOO						Remap Entry_LOO						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	BASEADDR																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	BASEADDR																
Type	RW																
Reset	0	0	0	0	0	0	0										

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31:9	BASEADDR	This register sets up the mapped address base of CPU access which hits NC-Remap Entry0_HI.

01531008		NCREMAP_HI1					Remap Entry_HI1					00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BASEADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BASEADDR										size				EN	
Type	RW										RW				RW	
Reset	0	0	0	0	0	0	0				0	0	0	0	0	0

Bit(s)	Name	Description
31:9	BASEADDR	Base address of this region
5:1	size	Size of this region. Actual size = 2^(size +9) Bytes, max size is 256MB.
0	EN	Enables this region  0 Disable 1 Enable

0153100C		NCREMAP_LO1					Remap Entry_LO1					00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BASEADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BASEADDR															
Type	RW															
Reset	0	0	0	0	0	0	0									

Bit(s)	Name	Description
31:9	BASEADDR	This register sets up the mapped address base of CPU access which hits NC-Remap Entry1_HI. Note that the base and size settings in 2 EntryHi cannot be overlapped. Otherwise, the resultant mapped address will be

Bit(s)	Name	Description
undefined.		

<b>01540000~ 0154003C</b>	<b><u>mpu entry</u> <u>[n](n=0~15)</u></b>	<b>MPU N-th channel control</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	BASEADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	BASEADDR						C	ATTR								
<b>Type</b>	RW						RW	RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0					

Bit(s)	Name	Description
31:9	BASEADDR	<b>start addr of MPU</b>
8	C	<p><b>Cacheable Attribute, Cacheable setting and non-cacheable setting are similar to cache protection settings .</b></p> <p>0: non-cacheable</p> <p>1: cacheable</p> <p>Note that each region can be continuous or non-continuous to each other. For those address ranges not covered by any region in the MPU cacheable settings are set to be uncacheable automatically. There is one restriction: Different regions must not overlap.</p>
7:5	ATTR	<p><b>Protection modes</b></p> <p>3'd0: no protection</p> <p>3'd1: Only R/W for privilege mode access</p> <p>3'd2: Only R/W for privilege mode access; read access to user mode</p> <p>3'd3: Only R/W for privilege mode access; write access to user mode</p> <p>3'd4: Only read for privilege/user mode</p> <p>3'd5: Both R/W are forbidden</p> <p>3'd6: Privilege mode read only; no access to user mode</p>

<b>01540040~ 0154007C</b>	<b><u>mpu End entry</u> <u>[n](n=0~15)</u></b>	<b>MPU N-th channel control</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

<b>Name</b>	<b>BASEADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>BASEADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0												

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31:12	BASEADDR	<b>END addr of MPU</b>

### 2.4.3. Bus fabric

MT76x7 implements AHB/APB bus fabric to connect the MCU, memory, IO peripherals and the radio subsystem.

- ILM/DLM: Instruction Local Memory / Data Local Memory, the zero-wait-state local memory for Radio MCU.
- Wi-Fi HIF: The data interface to Wi-Fi Packet switch engine.
- Bluetooth FIFO I/F: The control/data interface to Bluetooth subsystem.




Figure 2-18. Cortex-M4 subsystem – bus fabric

The AHB bus arbitration adopts round-robin scheme.

The N9 subsystem and Cortex M4 subsystem are in different clock domains, so the asynchronous bridges are inserted in the bus fabric. N9 has the ability to (but would be rarely used) all the Cortex-M4 peripherals.

## 2.4.4. Serial flash controller

### 2.4.4.1. General Description

MT76X7 features a serial flash controller that can support the serial flash with the read mode of (JEDEC) standard SPI mode, SPI-Quad mode, QPI (Quad Peripheral Interface) mode, Dual IO mode, and Dual-Output mode.

The frequency of the serial clock rate is up to 64MHz. That provides 256Mbps equivalent throughput on flash when SPI-quad mode or QPI mode is used.

Table 2-19. Flash controller support read mode

Read Mode	Description
SPI	1xIO for receiving command and address, 1xIO for output data
SPI-Quad	1xIO for receiving command, 4xIO for address, 4xIO for output data
QPI	4xIO for receiving command/address and output data
Dual-IO	1xIO for command, 2xIO for address and output data

Read Mode	Description
Dual-Output	1xIO for receiving command, 2xIO for address and output data

The Serial Flash Controller Supports Two Operation Modes:

- Direct read mode, which supports a high-throughput direct-access through AHB bus
- Macro access mode, which supports flash access with arbitrary command and is through APB bus.

2.4.4.2. Block diagram




Figure 2-19. Serial flash controller block diagram

See Figure 2-19 for the block diagram of MT7697 serial flash controller. There are two exclusive control paths, “Direct Read” and “Macro R/W”, and each path can only be enabled to access a device once at a time. Direct Read supports convenient high-speed serial nor-flash code fetching through AHB and can be used for boot-up without any register setting. Macro R/W supports flexible command sequence GPRAM (general-purpose SRAM) through APB.

In Figure 2-20, the SF\_TOP in the system block diagram is shown with red line block. The SF\_TOP have 2 AHB interfaces and 1 APB interface. These interfaces are listed as follows:

- AHB interface (direct read): base address = 0x3000\_0000, which is connected to AHB layer 5 and used for dma\_cm4.
- AHB interface (direct read): base address = 0x1000\_0000, which is connected to cache controller and used for cm4 only.
- APB interface (mac mode): base address = 0x8307\_0000, which is connected to APB layer 2 and programmed for cm4.




Figure 2-20. The red line block is the SF\_TOP in MCUSYS\_CM4.

2.4.4.3. Serial Flash related waveform

- 1) Direct Read for SPI

Direct Read (FAST\_READ) -- command:0BH (SPI)




Figure 2-21. Example for direct read for SPI mode

- 2) Quad I/O Read




Figure 2-22. Example for quad I/O read in SPI mode




Figure 2-23. Example for quad I/O read in QPI mode

SIO [3:0] = {pad\_hold, pad\_wp, pad\_sin0, pad\_so0}

H0 = MSB of output data 0

L0 = LSB of output data 0

A5 includes address bit 23 to bit 20. A4 includes address bit 19 to bit 16.

A3 includes address bit 15 to bit 12. A2 includes address bit 11 to bit 8.

A1 includes address bit 7 to bit 4. A0 includes address bit 3 to bit 0.

3) Direct Read Behavior Waveform

- Direct Read Mode (SPI)






Figure 2-24. Direct read waveform for SPI mode

- Direct Read Mode (QPI)

**Overhead transaction cycles** (from AHB sending request to AHB finishing reading data)

$$= (1 \text{ request cycle} + \text{SF\_CS\_EXT\_CYC}) + (2 \text{ command cycles}) + (6 \text{ address cycles}) + (\text{dummy cycles}) + 6 * (\text{fSFC/fAHB}) \text{ synchronizing overhead} + 2 \text{ latency cycles} + (8 * \text{number of transfers}) + \text{AHB\_REQ\_1TLH\_EN} + \text{DEL\_LATCH\_LATENCY} + \text{FIFO\_RD\_LTC}$$

$$= \text{SF\_CS\_EXT\_CYC} + \text{AHB\_REQ\_1TLH\_EN} + \text{DEL\_LATCH\_LATENCY} + \text{FIFO\_RD\_LTC} + (8 * \text{number of transfers}) + \text{dummy cycles} + 11 \text{ cycles} + 6 * (\text{fSFC/fAHB}) \text{ synchronizing overhead},$$

(cycle period = sfc cycle period)

$$\text{Number of Transfer} = \begin{cases} \text{Serial Flash Read Data Byte} / 4, & \text{if Serial Flash Read Data Bytes can be divided by 4} \\ \lfloor \text{Serial Flash Read Data Byte} / 4 \rfloor + 1, & \text{otherwise} \end{cases}$$

For example, SF\_CS\_EXT\_CYCd C is 2 cycles, AHB\_REQ\_1TLH\_EN = 0, DEL\_LATCH\_LATENCY = 1, FIFO\_RD\_LTC = 2, dummy cycle = 6 cycles, serial flash read data byte is 32, serial flash frequency is 78MHz, and AHB frequency is 52MHz. Therefore, the transaction cycles is  $2 + 0 + 1 + 2 + 8 * 8 + 6 + 11 + 6 * (78/52) = 95$  cycles

- Direct Read Mode (SPI-Quad with serial flash device not supporting wrap)

**Overhead transaction cycles** (from AHB sending request to AHB finishing reading data)

$$= (1 \text{ request cycle} + \text{SF\_CS\_EXT\_CYC}) + (2 \text{ command cycles}) + (6 \text{ address cycles}) + (\text{dummy cycles}) + 6 * (\text{fSFC/fAHB}) \text{ synchronizing overhead} + 2 \text{ latency cycles} + (8 * \text{number of transfers}) + \text{AHB\_REQ\_1TLH\_EN} + \text{DEL\_LATCH\_LATENCY} + \text{FIFO\_RD\_LTC} + 2 * (\text{number of transfers data read from pre-fetch buffer}) * (\text{fSFC/fAHB}) \text{ synchronizing overhead}$$

$$= \text{SF\_CS\_EXT\_CYC} + \text{AHB\_REQ\_1TLH\_EN} + \text{DEL\_LATCH\_LATENCY} + \text{FIFO\_RD\_LTC} + (8 * \text{number of transfers}) + \text{dummy cycles} + 11 \text{ cycles} + 6 * (\text{fSFC/fAHB}) + 2 * (\text{number of transfers data read from pre-fetch buffer}) * (\text{fSFC/fAHB}) \text{ synchronizing overhead,}$$

(cycle period = sfc cycle period)

$$\text{Number of Transfer} = \begin{cases} \text{Serial Flash Read Data Byte} / 4, & \text{if Serial Flash Read Data Bytes can be divided by 4} \\ \lfloor \text{Serial Flash Read Data Byte} / 4 \rfloor + 1, & \text{otherwise} \end{cases}$$

For example, SF\_CS\_EXT\_CYC is 4 cycles, AHB\_REQ\_1TLH\_EN = 1, DEL\_LATCH\_LATENCY = 1, FIFO\_RD\_LTC = 2, dummy cycle = 6 cycles, serial flash read data byte is 32, serial device not supporting wrap, the first access data from bus is the last 4 bytes of the 32-byte data, serial flash frequency is 78MHz, and AHB frequency is 52MHz.

Therefore, the transaction cycles is  $2 + 1 + 1 + 2 + 8 * 8 + 6 + 11 + 6 * (78/52) + 2 * [(32-4)/4] = 110$  cycles

- Macro Mode (QPI)

**Overhead transaction cycles** (from AHB sending request to Serial flash controller finishing reading data from serial flash device)



$$= 6 \text{ cycles (from AHB sending request through APB to Serial Flash controller)} + (\text{Serial Flash Macro input data length} + \text{Serial Flash Macro Output data length}) * 2 * (\text{fAPB/fSFC}) + \text{DEL\_LATCH\_LATENCY} * (\text{fAPB/fSFC}) + 2 \text{ latency cycles}$$

(cycle period = APB cycle period)

For example: Serial flash macro input data length = 3, output data length = 2, DEL\_LATCH\_LATENCY = 1, serial flash frequency is 78MHz, and APB frequency is 52MHz. Therefore, the transaction cycle is  $6 + (3+2) * 2 * (52/78) + 1 * (52/78) + 2 = 6 + 7 + 1 + 2 = 16$  cycles

Signal explanation:	
hclk: AHB clock	SIO[3:0]={HOLD, WP, SO, SI}
sf_clk: serial flash controller clk	flash_dle: Indicates the serial flash buffer is full
srreq: AHB slave read request	sfbuf_count: Serial flash buffer counter
ahb_hsel: AHB hsel signal	A5: Address bit 23 to bit 20

Signal explanation:	
ahb_hready: AHB hready signal	A4: Address bit 19 to bit 16
srack: AHB slave read ack signal	A3: Address bit 15 to bit 12
haddr: AHB HADDR	A2: Address bit 11 to bit 8
hrdata: AHB HRDATA	A1: Address bit 7 to bit 4
sf_req: Serial flash request	A0: Address bit 3 to bit 0
sf_cs: Serial flash chip select	H0: MSB of output data 0
sck: Serial flash clock	L0 = LSB of output data 0
SIO[3:0]: Serial flash quad io	






Figure 2-25. Direct read waveform for QPI mode

2.4.4.4. Programming guide

1) Read Back Register after Value Change

Due to the bridge latency when setting up APB registers (see Figure 2-19), registers affecting AHB such as SF\_DIRECT\_CTL may be unstable if AHB is accessed immediately. Therefore, it is suggested that after changing AHB related registers, e.g. SF\_DIRECT\_CTL, the registers should be read back again before accessing AHB.

2) Serial Flash Command Sequence Control Example

SF indicates the APB interface base address = 0x8307\_0000.

Address	Register name	R/W	Value	Loop	Flash command
SF + 0000h	SF_MAC_CTL	W	0x00000008		
SF + 0800h	SF_GPRAM_DATA	W	0x00000006		WE (Write Enable)
SF + 0004h	SF_MAC_OUTL	W	0x00000001		
SF + 0008h	SF_MAC_INL	W	0x00000000		
SF + 0000h	SF_MAC_CTL	W	0x0000000C		
SF + 0000h	SF_MAC_CTL	R	[1] = 1, [0] = 0	loop	
SF + 0000h	SF_MAC_CTL	W	0x00000008		
SF + 0800h	SF_GPRAM_DATA	W	0x452301D8		BE (Block Erase)
SF + 0004h	SF_MAC_OUTL	W	0x00000004		
SF + 0008h	SF_MAC_INL	W	0x00000000		
SF + 0000h	SF_MAC_CTL	W	0x0000000C		
SF + 0000h	SF_MAC_CTL	R	[1] = 1, [0] = 0	loop	
SF + 0000h	SF_MAC_CTL	W	0x00000008		
SF + 0800h	SF_GPRAM_DATA	W	0x00000005		RDSR (Read Status Register)
SF + 0004h	SF_MAC_OUTL	W	0x00000001		
SF + 0008h	SF_MAC_INL	W	0x00000001		

Address	Register name	R/W	Value	Loop	Flash command
SF + 0000h	SF_MAC_CTL		W 0x0000000C	loop	
SF + 0000h	SF_MAC_CTL	R	[1] = 1, [0] = 0	loop	
SF + 0000h	SF_MAC_CTL		W 0x00000008		
SF + 0800h	SF_GPRAM_DATA	R	[8] = 0 (flash WIP)		
SF + 0800h	SF_GPRAM_DATA		W 0x00000006		WE (Write Enable)
SF + 0004h	SF_MAC_OUTL		W 0x00000001		
SF + 0008h	SF_MAC_INL		W 0x00000000		
SF + 0000h	SF_MAC_CTL		W 0x0000000C		
SF + 0000h	SF_MAC_CTL	R	[1] = 1, [0] = 0	loop	
SF + 0000h	SF_MAC_CTL		W 0x00000008		
SF + 0800h	SF_GPRAM_DATA		W 0x45230102		
SF + 0804h	SF_GPRAM_DATA		W 0x78563412		
SF + 0808h	SF_GPRAM_DATA		W 0xddccbbaa		
SF + 0004h	SF_MAC_OUTL		W 0x0000000C		
SF + 0008h	SF_MAC_INL		W 0x00000000		
SF + 0000h	SF_MAC_CTL		W 0x0000000C		
SF + 0000h	SF_MAC_CTL	R	[1] = 1, [0] = 0	loop	
SF + 0000h	SF_MAC_CTL		W 0x00000008		RDSR (Read Status Register)
SF + 0800h	SF_GPRAM_DATA		W 0x00000005		
SF + 0004h	SF_MAC_OUTL		W 0x00000001		
SF + 0008h	SF_MAC_INL		W 0x00000001		
SF + 0000h	SF_MAC_CTL		W 0x0000000C	loop	
SF + 0000h	SF_MAC_CTL	R	[1] = 1, [0] = 0	loop	
SF + 0000h	SF_MAC_CTL		W 0x00000008		
SF + 0800h	SF_GPRAM_DATA	R	[8] = 0 (flash WIP)		

#### 2.4.4.5. Register definitions

**Module name: sf\_top Base address: (+83070000h)**

Address	Name	Width	Register Function
83070000	<b>SF_MAC_CTL</b>	32	<b>Serial flash macro R/W control</b>
83070004	<b>SF_DIRECT_CTL</b>	32	<b>Serial flash direct read setting</b>
83070008	<b>SF_MISC_CTL1</b>	32	<b>Serial flash clock MISC controller setting 1</b>
83070010	<b>SF_MAC_OUTL</b>	32	<b>Serial flash macro output data length</b>
83070014	<b>SF_MAC_INL</b>	32	<b>Serial flash macro input data length</b>
8307001C	<b>SF_STA2_CTL</b>	32	<b>Serial flash static control setting 2</b>
83070020	<b>SF_DLY_CTL1</b>	32	<b>Serial flash delay controller setting 1</b>
83070024	<b>SF_DLY_CTL2</b>	32	<b>Serial flash delay controller setting 2</b>
83070028	<b>SF_DLY_CTL3</b>	32	<b>Serial flash delay controller setting 3</b>

Address	Name	Width	Register Function
83070044	<b>SF_MISC_CTL3</b>	32	Serial flash MISC control setting 3
83070080	<b>SF_PERF_MON1</b>	32	Serial flash performance monitor 1
83070084	<b>SF_PERF_MON2</b>	32	Serial flash performance monitor 2
83070088	<b>SF_PERF_MON3</b>	32	Serial flash performance monitor 3
8307008C	<b>SF_PERF_MON4</b>	32	Serial flash performance monitor 4
83070090	<b>SF_PERF_MON5</b>	32	Serial flash performance monitor 5
83070094	<b>SF_PERF_MON6</b>	32	Serial flash performance monitor 6
83070098	<b>SF_PERF_MON7</b>	32	Serial flash performance monitor 7
8307009C	<b>SF_PERF_MON8</b>	32	Serial flash performance monitor 8
830700A0	<b>SF_PERF_MON9</b>	32	Serial flash performance monitor 9
830700A4	<b>SF_PERF_MON10</b>	32	Serial flash performance monitor 10
83070800~ 8307089c	<b>SF_GPRAM_DATA [n]</b> (n=0~39)	32	Serial flash macro R/W memory data (160 bytes)

83070000		SF_MAC_CTL					Serial flash macro R/W control										00010000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																RELEASE_MAC		
<b>Type</b>																RW		
<b>Reset</b>																1		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	ABORT_CLR	SF_ABORT	SF_ABORT_REQ_SRC				SF_IRQ_EN	SF_IRQ_ACK	HW_QPI	MAC_MASK_OP	MAC_MASK	MAC_XI_OSEL	SF_MAC_EN	SF_TRIG	WRITE_READY	WRITE		
<b>Type</b>	RU	RW	RU				RW	RW	RW	RW	RW	RW	RW	RW	RU	RU		
<b>Reset</b>	0	0	0	0			0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
16	RELEASE_MAC	Prevents hanging the AHB bus. As the serial flash enters the MAC mode, it will raise SF_ABORT to "high" for the MCU to interrupt the current transaction and check if the AHB bus is hanged. If Release_MAC is set to 1, SF_ABORT will not be raised to 1. In the DEBUG develop segment, set this bit to 1 when the serial flash enters the macro mode, and SF_ABORT will not be raised to 1. The serial flash will continue the next operation event though the data read are wrong.  0 Disable  1 Enable
15	ABORT_CLR	Clears serial flash abortion. As we would like to exit the serial flash abortion status, ABORT_CLR must be set to 1

Bit(s)	Name	Description
		<b>to clear the SF_ABORT status and then set ABORT_CLR back to 0 to detect another serial flash abortion.</b>
		0 Disable
		1 Enable
14	SF_ABORT	<b>Serial flash abortion status register. As the AHB bus raises request in the MAC mode, it will cause the abortion of the serial flash controller.</b>
		0 Does not abort
		1 Abort
13:12	SF_ABORT_REQ_SRC	<b>Request source of serial flash abortion</b>
		00 Does not abort
		01 Abortion is caused by MCU.
		10 Abortion is caused by ALICE.
9	SF_IRQ_EN	<b>Serial flash interrupt enable during serial flash abortion</b>
		0 Disable
		1 Enable
8	SF_IRQ_ACK	<b>Serial flash interrupt acknowledged signal</b>
		0 Non-acknowledged
		1 Acknowledged
7	HW_QPI	<b>AHB mode for QPI/SPI setting</b>
		0 SPI
		1 QPI
6	MAC_MASK_OP	<b>Serial flash hardware DIRECT/MAC mode auto switch setting. If setting MAC_MASK_OP=1 then trigger SF_TRIG=1, hardware module will auto switch to MAC mode until MAC mode operation finished.</b>
		0 Disable
		1 Enable
5	MAC_MASK	<b>Serial flash software DIRECT/MAC mode switch setting. If MAC_MASK is set to 1, the hardware will switch to the MAC mode manually and will not permit any DIRECT mode access until MAC_MASK=0. It is suggested to run MAC mode in internal sysram code if MAC_MASK = 1 by software setting.</b>
		0 Disable
		1 Enable

Bit(s)	Name	Description
4	MAC_XIO_SEL	<b>MAC mode for QPI/SPI setting</b>  0 SPI  1 QPI
3	SF_MAC_EN	<b>Switches the serial flash control to update the macro. Please set up this bit before triggering the update macro (It is suggested to run MAC mode in internal sysram code due to DIRECT/MAC cannot run at the same time. Another way to switch to hardware auto switch mode by setting up MAC_MASK_OP)</b>  0 Disable  1 Enable (Direct read is forbidden when SF_MAC_EN = 1)
2	SF_TRIG	<b>Serial flash write macro trigger</b>  0 Disable  1 Enable (Fill command sequence I/O length before SF_TRIG)
1	WIP_READY	<b>WIP register status ready for access. WIP_READY exits due to asynchronous latency delay before flash responds to WIP</b>  0 WIP not ready for read  1 WIP ready for read (Check if WIP_READY = 1 before the next command sequence)
0	WIP	<b>Serial flash command write in process</b>  0 Flash update finished (Check if WIP = 0 before the next command sequence)  1 Not finished

83070004	SF_DIRECT_CTL						Serial flash direct read setting						0B0B7710			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SF_CTRL_CMD1						SF_CTRL_CMD2									
Type	RW						RW									
Reset	0	0	0	0	1	0	1	1	0	0	0	0	1	0	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CMD1_DUMMY_CYC				CMD2_DUMMY_CYC					SF_READ_MODE			CM D2 _E XT _A DD R_ EN	SF _C MD 2_ EN	CM D1 _E XT _A DD R_ EN	SF _Q PI_ EN
Type	RW				RW					RW			RW	RW	RW	RW
Reset	0	1	1	1	0	1	1	1		0	0	1	0	0	0	0



Bit(s)	Name	Description
31:24	SF_CTRL_CMD1	<p><b>Serial flash DIRECT read mode command 1 register setting for DUAL/QIO/QPI mode.</b></p> <p>*value = efuse{0x102[7:0]}</p>
23:16	SF_CTRL_CMD2	<p><b>Serial flash DIRECT read mode command 2 register setting for DUAL/QIO/QPI mode.</b></p> <p>*value = efuse{0x103[7:0]}</p>
15:12	CMD1_DUMMY_CYC	<p><b>Serial flash read mode dummy cycles for SF_CTRL_CMD1 setting</b></p> <p>4'b0000 1T</p> <p>4'b0001 2T</p> <p>4'b 0010 3T</p> <p>4'b 0011 4T</p> <p>4'b 0100 5T</p> <p>4'b 0101 6T</p> <p>4'b 0110 7T</p> <p>4'b 0111 8T</p> <p>4'b 1000 9T</p> <p>4'b 1001 10T</p> <p>4'b 1010 11T</p> <p>4'b 1011 12T</p> <p>4'b 1100 13T</p> <p>4'b 1101 14T</p> <p>4'b 1110 15T</p> <p>4'b 1111 16T</p> <p>*value = efuse{0x104[7:4]}</p>
11:8	CMD2_DUMMY_CYC	<p><b>Serial flash read mode dummy cycles for SF_CTRL_CMD2 setting</b></p> <p>4'b 0000 1T</p> <p>4'b 0001 2T</p> <p>4'b 0010 3T</p> <p>4'b 0011 4T</p> <p>4'b 0100 5T</p>

Bit(s)	Name	Description
		4'b 0101 6T
		4'b 0110 7T
		4'b 0111 8T
		4'b 1000 9T
		4'b 1001 10T
		4'b 1010 11T
		4'b 1011 12T
		4'b 1100 13T
		4'b 1101 14T
		4'b 1110 15T
		4'b 1111 16T
		*value = efuse{0x104[3:0]}
6:4	SF_READ_MODE	<p><b>Selects serial flash read mode</b></p> <p>3'b000 Normal read mode</p> <p>3'b 001 Fast read mode</p> <p>3'b 010 Dual output mode</p> <p>3'b 011 Dual I/O mode</p> <p>3'b 111 Quad I/O mode</p>
3	CMD2_EXT_ADDR_EN	<p><b>Enabled to send 4-byte address as using SF_CTRL_CMD2</b></p> <p>0 Disable</p> <p>1 Enable</p>
2	SF_CMD2_EN	<p><b>Enables SF_CTRL_CMD2 command. When SF_CMD2_EN is set to 1, the serial flash controller will use the SF_CTRL_CMD2 command to read data as accessing address exceeds 24 bits.</b></p> <p>0 Disable</p> <p>1 Enable</p>
1	CMD1_EXT_ADDR_EN	<p><b>Enabled extend address mode for SF_CTRL_CMD1.</b></p> <p>0 Disable</p> <p>1 Enable</p>
0	SF_QPI_EN	<p><b>Serial flash QPI enable in QIO mode. Set up this bit with QIO = 1 (SF_READ_MODE = 3'b111)</b></p> <p>0 Disable</p>

Bit(s)	Name	Description
		1 Enable

83070008	SF_MISC_CTL1						Serial flash clock MISC controller setting 1						B2C00000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SF_CS_EXT_CYC						fifo_rd_ltc		NO_R EL O A D	FIF O M A C R O R S T	CS _E X T _C Y C _O P T _E N	fou r t a p _f i f o _e n	ahb _R EQ _I T L h _E N	SF _D O U B L E _S Y N C	SF _S Y N C _E N	RE G _A D D R _S Y N C _S E L
Type	RW						RW		RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	0	1	1			1	0	1	1	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		SFI O _E N _S _E L	CS_SETU P_LTC				SF _R E Q _I D L E			CH 2 _B 2 _S	SF _F _B C _L K _S _E L	SM P C _K _I _N V	OU T C _K _I _N V		DEL_LAT CH_LATE Ncy	
Type		RW	RW				RU			RW	RW	RW	RW		RW	
Reset		0	0	0			0			0	0	0	0		0	0

Bit(s)	Name	Description
31:28	SF_CS_EXT_CYC	<p><b>CS pin pulled from high to low extension cycles. Default: 12 cycles</b></p> <p>4'b0000 1 cycle</p> <p>4'b0001 2 cycles</p> <p>4'b0010 3 cycles</p> <p>4'b0011 4 cycles</p> <p>4'b0100 5 cycles</p> <p>4'b0101 6 cycles</p> <p>4'b0110 7 cycles</p> <p>4'b0111 8 cycles</p> <p>4'b1000 9 cycles</p> <p>4'b1001 10 cycles</p> <p>4'b1010 11 cycles</p> <p>4'b1011 12 cycles</p>

Bit(s)	Name	Description
		4'b1100 13 cycles
		4'b1101 14 cycles
		*value = efuse{0x105[7:4]}
25:24	fifo_rd_ltc	<b>4 Tap FIFO read latency</b>  *value = efuse{0x105[1:0]}
23	NO_RELOAD	<b>NO_RELOAD setting: RELOAD function is that the serial flash controller keeps the CS pin low, and the CLK pin keeps pending after the pre-fetch buffer is full. If the next access address continues, the previous address will then start generating CLK to access the next data without any command/address overhead time suffer to gain better bandwidth usage.</b>  0 CMD/ADDR will not be issued if the next access address continues the previous address.  1 CMD/ADDR will be re-issued.  *value = efuse{0x106[7]}
22	FIFO_MACRO_RST	<b>Serial flash IO module reset control</b>  0 Disable reset  1 Enable reset
21	CS_EXT_CYC_OPT_EN	<b>Enables CS extension cycle optimization. In the DIRECT READ mode, the CS extension cycle will be added before each transaction. However, before receiving a new request, CS might have been pulled up. If CS_EXT_CYC_OPT_EN is set to 1, serial flash controller will base on the CS pulling up cycle before the new request to reduce the CS extension cycle time .</b>  0 Disable  1 Enable  *value = efuse{0x106[5]}
20	fourtap_fifo_en	<b>Enables 4 Tap FIFO</b>  0 Disable  1 Enable  *value = efuse{0x106[4]}
19	ahb_REQ_1TLh_EN	<b>Enables serial flash controller delay 1T to latch AHB request</b>  0 No delay  1 Delay 1T to latch AHB request  *value = efuse{0x106[3]}

Bit(s)	Name	Description
18	SF_DOUBLE_SYNC	<p><b>Enables serial flash double sync. If the frequency of serial flash is at the twice of BUS frequency, and we would like the serial flash controller to work in the synchronous mode, set SF_SYNC_EN to 1 and SF_DOUBLE_SYNC to 1</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>*value = efuse{0x106[2]}</p>
17	SF_SYNC_EN	<p><b>Enables serial flash synchronous mode</b></p> <p>0 Asynchronous mode</p> <p>1 Synchronous mode</p> <p>*value = efuse{0x106[1]}</p>
16	REG_ADDR_SYNC_SEL	<p><b>SF address select</b></p> <p>0 Synchronous mode</p> <p>1 Asynchronous mode</p>
14	SFIO_EN_SEL	<p><b>Serial flash IO PAD Enable signal align with clock positive edge select</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>*value = efuse{0x107[6]}</p>
13:12	CS_SETUP_LTC	<p><b>Serial flash/CS setup time latency. Set up CS_SETUP_LTC to increase the /CS setup time. Default /CS setup time for both MAC and DIRECT READ mode is 1.5 serial flash clock period.</b></p> <p>2'b00 Does not increase serial flash /CS setup time</p> <p>2'b01 Increase 1T for /CS setup time</p> <p>2'b10 Increase 2T for /CS setup time</p> <p>2'b11 Increase 3T for /CS setup time</p> <p>*value = efuse{0x107[5:4]}</p>
8	SF_REQ_IDLE	<p><b>Serial flash controller processing transaction status register</b></p> <p>0 Transaction is being processed.</p> <p>1 Idle</p>
6	CH2_B2S	<p><b>Channel 2 of serial flash access switch to single data access mode for priority arbitration behavior setting. In MT7637, CPU can access the serial flash through channel 2. If CH2_B2S = 1, the arbitration will switch to another agent (MCU) access after every CH2 single access.</b></p>

Bit(s)	Name	Description
		0 Disable
		1 Enable
		*value = efuse{0x108[6]}
5	SF_FBCLK_SEL	<b>Serial flash feedback clock selection setting</b>
		0 Use non-feedback clock
		1 Use feedback clock for serial flash
		*value = efuse{0x108[5]}
4	SMPCK_INV	<b>Sample clock inverse for read data input</b>
		0 No inverse
		1 Inverse
		*value = efuse{0x108[4]}
3	OUTCK_INV	<b>Output clock inverse bit</b>
		0 No inverse
		1 Inverse
		*value = efuse{0x108[3]}
1:0	DEL_LATCH_LATENcy	<b>Selects serial flash latch delay latency</b>
		2'b00 Not delay
		2'b01 Delay 1T to latch serial flash data
		2'b10 Delay 2T to latch serial flash data
		2'b11 Delay 3T to latch serial flash data
		*value = efuse{0x108[1:0]}

83070010	SF_MAC_OUTL						Serial flash macro output data length						00000000					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									<b>MAC_OUT_LENGTH</b>									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	MAC_OUT_LENGTH	Serial flash write data length, 1 ~ 160 bytes

83070014	SF_MAC_INL	Serial flash macro input data length	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									MAC_IN_LENGTH							
<b>Type</b>									RW							
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	MAC_IN_LENGTH	Serial flash read data length, 1 ~ 160 bytes

8307001C	SF_STA2_CTL	Serial flash static control setting 2	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	KEEP_READ_SETTING															
<b>Type</b>	RW															
<b>Reset</b>	0															
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																

Bit(s)	Name	Description
31	KEEP_READ_SETTING	<p><b>Keep Direct Read mode setting after watch-dog reset</b></p> <p>If KEEP_READ_SETTING is set to 1, the content of SF_DIRECT_CTL and SF_MISC_CTL2 can only be reset by power-on reset and will not be cleared after the watch-dog reset.</p> <p>0 Disable</p>

Bit(s)	Name	Description
		1 Enable

83070020	SF DLY CTL1								Serial flash delay controller setting 1								00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name					SFIO3_OUT_DLY								SFIO2_OUT_DLY							
Type					RW								RW							
Reset					0	0	0	0					0	0	0	0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name					SFIO1_OUT_DLY								SFIO0_OUT_DLY							
Type					RW								RW							
Reset					0	0	0	0					0	0	0	0				

Bit(s)	Name	Description
27:24	SFIO3_OUT_DLY	<b>Serial flash SFIO3 pin IO output delay setting</b> *value = efuse{0x109[7:4]}
19:16	SFIO2_OUT_DLY	<b>Serial flash SFIO2 pin IO output delay setting</b> *value = efuse{0x109[3:0]}
11:8	SFIO1_OUT_DLY	<b>Serial flash SFIO1 pin IO output delay setting</b> *value = efuse{0x10A[7:4]}
3:0	SFIO0_OUT_DLY	<b>Serial flash SFIO0 pin IO output delay setting</b> *value = efuse{0x10A[3:0]}

83070024	SF DLY CTL2								Serial flash delay controller setting 2								00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name			SFIO3_IN_DLY						SFIO2_IN_DLY											
Type			RW						RW											
Reset			0	0	0	0	0	0			0	0	0	0	0	0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name			SFIO1_IN_DLY						SFIO0_IN_DLY											
Type			RW						RW											
Reset			0	0	0	0	0	0			0	0	0	0	0	0				

Bit(s)	Name	Description
--------	------	-------------



Bit(s)	Name	Description
29:24	SFIO3_IN_DLY	<b>Serial flash SFIO3 pin IO input delay setting</b>  *value[3:0] = efuse{0x10B[7:4]}
21:16	SFIO2_IN_DLY	<b>Serial flash SFIO2 pin IO input delay setting</b>  *value[3:0] = efuse{0x10B[3:0]}
13:8	SFIO1_IN_DLY	<b>Serial flash SFIO1 pin IO input delay setting</b>  *value[3:0] = efuse{0x10C[7:4]}
5:0	SFIO0_IN_DLY	<b>Serial flash SFIO0 pin IO input delay setting</b>  *value[3:0] = efuse{0x10C[3:0]}

83070028	SF_DLY_CTL3						Serial flash delay controller setting 3						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>			sfifo_wr_en_dly_sel										SFCS_DLY			
<b>Type</b>			RW										RW			
<b>Reset</b>			0	0	0	0	0	0					0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>					SFCK_OUT_DLY						SFCK_SAM_DLY					
<b>Type</b>					RW						RW					
<b>Reset</b>					0	0	0	0			0	0	0	0	0	0

Bit(s)	Name	Description
29:24	sfifo_wr_en_dly_sel	<b>Serial flash FIFO write enable delay select setting</b>  *value = efuse{0x10D[5:0]}
19:16	SFCS_DLY	<b>Serial flash SFCS pin IO output delay setting</b>  *value = efuse{0x10E[7:4]}
11:8	SFCK_OUT_DLY	<b>Serial flash CK pin IO output delay setting</b>  *value = efuse{0x10E[3:0]}
5:0	SFCK_SAM_DLY	<b>Serial flash sample clock delay setting</b>  *value = efuse{0x10F[5:0]}

83070044	SF_MISC_CTL3						Serial flash MISC control setting 3						00003000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																

<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>			CH2_TRANS_IDLE	CH1_TRANS_IDLE			CH2_TRANS_MASK	CH1_TRANS_MASK								
<b>Type</b>			RU	RU			RW	RW								
<b>Reset</b>			1	1			0	0								

Bit(s)	Name	Description
13	CH2_TRANS_IDLE	<b>Idle status of CH2 after setting up CH2_TRANS_MASK</b> 0 Busy 1 Idle
12	CH1_TRANS_IDLE	<b>Idle status of CH1 after setting up CH1_TRANS_MASK</b> 0 Busy 1 Idle
9	CH2_TRANS_MASK	<b>Masks the AHB request for the CH2 of serial flash from platform bus</b> 0 Disable 1 Enable
8	CH1_TRANS_MASK	<b>Masks the AHB request for the CH1 of serial flash from platform bus</b> ( CPU cannot access SFC after enable ) 0 Disable 1 Enable

<b>83070080</b>	<b>SF_PERF_MON1</b>						<b>Serial flash performance monitor 1</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>															PERF_MON_EN	PERF_MON_EN
<b>Type</b>															RW	RW



Bit(s)	Name	Description
31:0	SF_BUSY_CYC	<b>Serial Flash Busy Cycle counts after enabling performance monitor. SF_BUSY_CYC is the summation of MAC mode and 3 AHB channels busy cycle.</b>

8307008C	SF PERF MON4						Serial flash performance monitor 4						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	SF_MAC_CYC															
<b>Type</b>	RU															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	SF_MAC_CYC															
<b>Type</b>	RU															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	SF_MAC_CYC	<b>Serial Flash MAC Mode Cycle counts after enabling performance monitor</b>

83070090	SF PERF MON5						Serial flash performance monitor 5						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	CH1_BUSY_CYC															
<b>Type</b>	RU															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	CH1_BUSY_CYC															
<b>Type</b>	RU															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	CH1_BUSY_CYC	<b>Serial Flash channel 1 busy cycle (access serial flash device) counts after enabling performance monitor</b>

83070094	SF PERF MON6						Serial flash performance monitor 6						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	CH1_REQ_COUNT															

<b>Type</b>	RU															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	CH1_REQ_COUNT															
<b>Type</b>	RU															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	CH1_REQ_COUNT	The number of AHB bus requests channel 1 of the serial flash controller receives after enabling performance monitor

<b>83070098</b>	<b>SF_PERF_MON7</b>						<b>Serial flash performance monitor 7</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ch1_DATA_BYTE_COUNT															
<b>Type</b>	RU															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ch1_DATA_BYTE_COUNT															
<b>Type</b>	RU															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	ch1_DATA_BYTE_COUNT	The number of data bytes AHB bus transferred through channel 1 of the serial flash controller after enabling performance monitor

<b>8307009C</b>	<b>SF_PERF_MON8</b>						<b>Serial flash performance monitor 8</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ch2_BUSY_CYC															
<b>Type</b>	RU															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ch2_BUSY_CYC															
<b>Type</b>	RU															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	ch2_BUSY_CYC	Serial Flash channel 2 busy cycle (access serial flash device) counts after enabling performance monitor

830700A0	SF PERF MON9						Serial flash performance monitor 9										00000000	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	CH2_REQ_COUNT																	
<b>Type</b>	RU																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	CH2_REQ_COUNT																	
<b>Type</b>	RU																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:0	CH2_REQ_COUNT	The number of AHB bus requests channel 2 of the serial flash controller receives after enabling performance monitor

830700A4	SF PERF MON10						Serial flash performance monitor 10										00000000	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	CH2_DATA_BYTE_COUNT																	
<b>Type</b>	RU																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	CH2_DATA_BYTE_COUNT																	
<b>Type</b>	RU																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:0	CH2_DATA_BYTE_COUNT	The number of data bytes AHB bus transferred through channel 2 of the serial flash controller after enabling performance monitor

83070800~ 8307089C	SF GPRAM_DATA						Serial flash macro R/W memory data										00000000	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	[n](n=0~39) (160 bytes)																	

<b>Name</b>	<b>GPRAM_DATA</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPRAM_DATA</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bit(s)	Name	Description
31:0	GPRAM_DATA	<b>R/W SRAM data by register address (0x800 ~ 0x89f). SRAM data are composed of MAC_OUT_LENGTH + MAC_IN_LENGTH bytes. Please read "twice" to access the data when the address is changed. ( APB_CON[1] have to set 1'b1 to read APB using 2T pclk )</b>

## 2.4.5. DMA

### 2.4.5.1. General description

A generic DMA Controller is placed on AHB Bus to support fast data transfers and to off-load the processor. With this controller, specific devices on AHB or APB buses can benefit greatly from quick completion of data movement from or to memory modules such as Internal System RAM or External SRAM. Such Generic DMA Controller can also be used to connect any two devices other than memory module as long as they can be addressed in memory space.

Each channel has a similar set of registers to be configured to different scheme as desired. Once the service candidate is decided, the responsible device driver should configure the Generic DMA Controller properly in order to conduct DMA transfers. Both Interrupt- and Polling-based schemes in handling the completion event are supported.



*Figure 2-26. Generic DMA controller block diagram*

The table below presents the available DMA Channels:

**Table 2-20. Available DMA channels**

DMA number	Type	Ring Buffer	Two Buffer	Burst Mode	Unaligned Word Access
DMA1	Full Size	•	•	•	
DMA2	Full Size	•	•	•	
DMA3	Half Size	•	•	•	•
DMA4	Half Size	•	•	•	•
DMA5	Half Size	•	•	•	•
DMA6	Half Size	•	•	•	•
DMA7	Half Size	•	•	•	•
DMA8	Half Size	•	•	•	•
DMA9	Half Size	•	•	•	•
DMA10	Half Size	•	•	•	•
DMA11	Half Size	•	•	•	•
DMA12	Virtual FIFO	•			
DMA13	Virtual FIFO	•			
DMA14	Virtual FIFO	•			
DMA15	Virtual FIFO	•			
DMA16	Virtual FIFO	•			
DMA17	Virtual FIFO	•			
DMA18	Virtual FIFO	•			
DMA19	Virtual FIFO	•			
DMA20	Virtual FIFO	•			
DMA21	Virtual FIFO	•			
DMA22	Virtual FIFO	•			
DMA23	Virtual FIFO	•			
DMA24	Virtual FIFO	•			
DMA25	Virtual FIFO	•			

#### 2.4.5.2. Full-Size and Half-Size DMA channels

There are three types of DMA channels supported in MT76X7.

- Full-size DMA: Both the source address and the destination address are programmable. It is normally used for memory copy.
- Half-size DMA: Either the source address or the destination address is programmable. It is normally used for data movement between memory and peripherals.




- Virtual FIFO DMA (VFF DMA): It is a half-size DMA with an additional FIFO control engine. It is used to provide the buffering capacity for peripherals including UART.
- Full-size DMA channel—channels 1 and 2
- Half-size DMA channel—Channels 3-11
- Virtual FIFO DMA—Channels 12-25

The difference between the first two types of DMA channels is that both source and destination address are programmable in full-size DMA channels, but only the address of one side can be programmed in half-size DMA channel. In half-size channels, only either the source or destination address can be programmed, while the addresses of the other side are preset. Which preset address is used depends on the setting of MAS in DMA Channel Control Register. Refer to the Register Definition section for more detail.

**2.4.5.3. Ring buffer and double buffer memory data movement**

DMA channels 1 through 11 support ring-buffer and double-buffer memory data movement. This can be achieved by programming DMA\_WPPT and DMA\_WPTO, as well as setting WPEN in DMA\_CON register to enable. The following figure illustrates how this function works. Once the transfer counter reaches the value of WPPT, the next address jumps to the WPTO address after completing the WPPT data transfer. Note that only one side can be configured as ring-buffer or double-buffer memory, and this is controlled by WPSD in DMA\_CON register.



**Figure 2-27. Ring Buffer and Double Buffer Memory Data Movement**

**2.4.5.4. Unaligned word access**

The word access address on AHB bus must be aligned to word boundary, or the 2 LSB is truncated to 00b. If programmers do not notice this, it may cause an incorrect data fetch. In the case where data is to be moved from unaligned addresses to aligned addresses, the word is usually first split into four bytes and then moved byte by byte. This action results in four read and four write transfers on the bus.

To improve bus efficiency, unaligned-word access is provided in DMA3~11. While this function is enabled, DMAs move data from unaligned address to aligned address by executing four continuous byte-read access and one word-write access, reducing the number of transfers on the bus by three.




Figure 2-28. Unaligned Word Accesses

2.4.5.5. Virtual FIFO DMA

Virtual FIFO DMA is used to ease UART control. The difference between the Virtual FIFO DMAs and the ordinary DMAs is that Virtual FIFO DMA contains an additional FIFO controller. The read and write pointers are kept in the Virtual FIFO DMA. During a read from the FIFO, the read pointer points to the address of the next data. During a write to the FIFO, the write pointer moves to the next address. If the FIFO is empty, a FIFO read is not allowed. Similarly, data is not written into the FIFO if the FIFO is full. Due to UART flow control requirements, an alert length is programmed. Once the FIFO Space is less than this value, an alert signal is issued to enable UART flow control. The type of flow control performed depends on the setting in UART.

Each Virtual FIFO DMA can be programmed as RX or TX FIFO. This depends on the setting of DIR in DMA\_CON register. If DIR is "0" (READ), it means TX FIFO. On the other hand, if DIR is "1" (WRITE), the Virtual FIFO DMA is specified as a RX FIFO.

Virtual FIFO DMA provides an interrupt to MCU. This interrupt informs MCU that there is data in the FIFO, and the amount of data is over or under the value defined in DMA\_COUNT register. With this, MCU does not need to poll DMA to know when data must be removed from or put into the FIFO.

Note that Virtual FIFO DMAs cannot be used as generic DMAs.




Figure 2-29. Virtual FIFO DMA

Table 2-21. Virtual FIFO Access Port

DMA number	Address of Virtual FIFO Access Port
DMA12	7900_0000h
DMA13	7900_0100h
DMA14	7900_0200h
DMA15	7900_0300h
DMA16	7900_0400h
DMA17	7900_0500h
DMA18	7900_0600h
DMA19	7900_0700h
DMA20	7900_0800h
DMA21	7900_0900h
DMA22	7900_0A00h
DMA23	7900_0B00h
DMA24	7900_0C00h
DMA25	7900_0D00h

The figure below illustrates the operations of virtual FIFO DMA used for UART RX.

- READ: DMA controller reads data from UART and increments the WRITE pointer of the FIFO controller.
- WRITE; DMA controller writes data that was area from UART to SRAM in the area defined before enabling the virtual FIFO.
- READ: MCU reads data when FIFO is not empty and the amount of data is over a pre-defined threshold. The read transaction will be finished only when DMA controller reads back the data from SRAM.
- READ: DMA controller reads data from SRAM and increments the READ pointer of the FIFO controller.




Figure 2-30. Virtual FIFO Concept

### 2.4.5.6. DMA channels and priority control

There are two full-size DMA channels, 8 half-size DMA channels, and 13 virtual FIFO DMA channels in MT76x7.

Table 2-22. DMA use for hardware functions

Hardware Function	DMA Type
Radio (Bluetooth)	Virtual FIFO DMA x 2
Radio (Wi-Fi)	Half size DMA x 1
UART (x2)	Virtual FIFO DMA x 4
I2S	Virtual FIFO DMA x 2
ADC	Virtual FIFO DMA x 1
I2C (x2)	Half size DMA x 4
Security boot	Full size DMA x 1
Reserved	Full size DMA x 1, half size DMA x 5 and virtual FIFO DMA x 4.

The DMA provides two levels of scheduling scheme among all channels.

- 1) The first level scheduling follows the strict-priority scheme. All channels can be grouped into four priority groups. Group one gets the highest priority, then group two, and so on.
- 2) The second level scheduling follows the round-robin scheme. Every channel in the same priority group has equal opportunity to use the bandwidth and was served sequentially.

The arbitration is done per AHB transaction. When one AHB transaction is finished, the scheduler will follow the above mechanism to select the next DMA channel to serve.

#### 2.4.5.7. Register definitions

Register programming tips:

- Start registers shall be cleared, when associated channels are being programmed.
- PGMADDR, i.e. programmable address, only exists in half-size DMA channels. If DIR in Control Register is high, PGMADDR represents Destination Address. Conversely, If DIR in Control Register is low, PGMADDR represents Source Address.
- Functions of ring-buffer and double-buffer memory data movement can be activated on either source side or destination side by programming DMA\_WPPT & and DMA\_WPTO, as well as setting WPEN in DMA\_CON register high. WPSD in DMA\_CON register determines the activated side.

#### Module name: dma\_cm4 Base address: (+83010000h)

Address	Name	Width	Register Function
83010000	<b><u>DMA_CM4_GLBSTA0</u></b>	32	<b>DMA CR4 Global Status Register 0. This register helps software program keep track of the global status of DMA channels.</b>
83010004	<b><u>DMA_CM4_GLBSTA1</u></b>	32	<b>DMA CR4 Global Status Register 1. This register helps software program keep track of the global status of DMA channels.</b>
83010010	<b><u>DMA_CM4_GROUP0</u></b>	32	<b>DMA CR4 Group Setting Register 0</b>
83010014	<b><u>DMA_CM4_GROUP1</u></b>	32	<b>DMA CR4 Group Setting Register 1</b>

Address	Name	Width	Register Function
83010028	<u>DMA_CM4_GLBLIMITER</u>	32	DMA CR4 Global Bandwidth Limiter Register
83010100	<u>DMA1_SRC</u>	32	DMA CR4 Channel 1 Source Address Register
83010104	<u>DMA1_DST</u>	32	DMA CR4 Channel 1 Destination Address Register
83010108	<u>DMA1_WPPT</u>	32	DMA CR4 Channel 1 Wrap Point Address Register
8301010C	<u>DMA1_WPTO</u>	32	DMA CR4 Channel 1 Wrap To Address Register
83010110	<u>DMA1_COUNT</u>	32	DMA CR4 Channel 1 Transfer Count Register
83010114	<u>DMA1_CON</u>	32	DMA CR4 Channel 1 Control Register
83010118	<u>DMA1_START</u>	32	DMA CR4 Channel 1 Start Register
8301011C	<u>DMA1_INTSTA</u>	32	DMA CR4 Channel 1 Interrupt Status Register
83010120	<u>DMA1_ACKINT</u>	32	DMA CR4 Channel 1 Interrupt Acknowledge Register
83010124	<u>DMA1_RLCT</u>	32	DMA CR4 Channel 1 Remaining Length of Current Transfer
83010128	<u>DMA1_LIMITER</u>	32	DMA CR4 Channel 1 Bandwidth Limiter Register
83010200	<u>DMA2_SRC</u>	32	DMA CR4 Channel 2 Source Address Register
83010204	<u>DMA2_DST</u>	32	DMA CR4 Channel 2 Destination Address Register
83010208	<u>DMA2_WPPT</u>	32	DMA CR4 Channel 2 Wrap Point Address Register
8301020C	<u>DMA2_WPTO</u>	32	DMA CR4 Channel 2 Wrap To Address Register
83010210	<u>DMA2_COUNT</u>	32	DMA CR4 Channel 2 Transfer Count Register
83010214	<u>DMA2_CON</u>	32	DMA CR4 Channel 2 Control Register
83010218	<u>DMA2_START</u>	32	DMA CR4 Channel 2 Start Register
8301021C	<u>DMA2_INTSTA</u>	32	DMA CR4 Channel 2 Interrupt Status Register
83010220	<u>DMA2_ACKINT</u>	32	DMA CR4 Channel 2 Interrupt Acknowledge Register
83010224	<u>DMA2_RLCT</u>	32	DMA CR4 Channel 2 Remaining Length of Current Transfer
83010228	<u>DMA2_LIMITER</u>	32	DMA CR4 Channel 2 Bandwidth Limiter Register
83010308	<u>DMA3_WPPT</u>	32	DMA CR4 Channel 3 Wrap Point Address Register
8301030C	<u>DMA3_WPTO</u>	32	DMA CR4 Channel 3 Wrap To Address Register
83010310	<u>DMA3_COUNT</u>	32	DMA CR4 Channel 3 Transfer Count Register
83010314	<u>DMA3_CON</u>	32	DMA CR4 Channel 3 Control Register
83010318	<u>DMA3_START</u>	32	DMA CR4 Channel 3 Start Register
8301031C	<u>DMA3_INTSTA</u>	32	DMA CR4 Channel 3 Interrupt Status Register
83010320	<u>DMA3_ACKINT</u>	32	DMA CR4 Channel 3 Interrupt Acknowledge Register

Address	Name	Width	Register Function
83010324	<u>DMA3_RLCT</u>	32	DMA CR4 Channel 3 Remaining Length of Current Transfer
83010328	<u>DMA3_LIMITER</u>	32	DMA CR4 Channel 3 Bandwidth Limiter Register
8301032C	<u>DMA3_PGMADDR</u>	32	DMA CR4 Channel 3 Programmable Address Register
83010408	<u>DMA4_WPPT</u>	32	DMA CR4 Channel 4 Wrap Point Address Register
8301040C	<u>DMA4_WPTO</u>	32	DMA CR4 Channel 4 Wrap To Address Register
83010410	<u>DMA4_COUNT</u>	32	DMA CR4 Channel 4 Transfer Count Register
83010414	<u>DMA4_CON</u>	32	DMA CR4 Channel 4 Control Register
83010418	<u>DMA4_START</u>	32	DMA CR4 Channel 4 Start Register
8301041C	<u>DMA4_INTSTA</u>	32	DMA CR4 Channel 4 Interrupt Status Register
83010420	<u>DMA4_ACKINT</u>	32	DMA CR4 Channel 4 Interrupt Acknowledge Register
83010424	<u>DMA4_RLCT</u>	32	DMA CR4 Channel 4 Remaining Length of Current Transfer
83010428	<u>DMA4_LIMITER</u>	32	DMA CR4 Channel 4 Bandwidth Limiter Register
8301042C	<u>DMA4_PGMADDR</u>	32	DMA CR4 Channel 4 Programmable Address Register
83010508	<u>DMA5_WPPT</u>	32	DMA CR4 Channel 5 Wrap Point Address Register
8301050C	<u>DMA5_WPTO</u>	32	DMA CR4 Channel 5 Wrap To Address Register
83010510	<u>DMA5_COUNT</u>	32	DMA CR4 Channel 5 Transfer Count Register
83010514	<u>DMA5_CON</u>	32	DMA CR4 Channel 5 Control Register
83010518	<u>DMA5_START</u>	32	DMA CR4 Channel 5 Start Register
8301051C	<u>DMA5_INTSTA</u>	32	DMA CR4 Channel 5 Interrupt Status Register
83010520	<u>DMA5_ACKINT</u>	32	DMA CR4 Channel 5 Interrupt Acknowledge Register
83010524	<u>DMA5_RLCT</u>	32	DMA CR4 Channel 5 Remaining Length of Current Transfer
83010528	<u>DMA5_LIMITER</u>	32	DMA CR4 Channel 5 Bandwidth Limiter Register
8301052C	<u>DMA5_PGMADDR</u>	32	DMA CR4 Channel 5 Programmable Address Register
83010608	<u>DMA6_WPPT</u>	32	DMA CR4 Channel 6 Wrap Point Address Register
8301060C	<u>DMA6_WPTO</u>	32	DMA CR4 Channel 6 Wrap To Address Register
83010610	<u>DMA6_COUNT</u>	32	DMA CR4 Channel 6 Transfer Count Register
83010614	<u>DMA6_CON</u>	32	DMA CR4 Channel 6 Control Register
83010618	<u>DMA6_START</u>	32	DMA CR4 Channel 6 Start Register
8301061C	<u>DMA6_INTSTA</u>	32	DMA CR4 Channel 6 Interrupt Status Register
83010620	<u>DMA6_ACKINT</u>	32	DMA CR4 Channel 6 Interrupt Acknowledge Register

Address	Name	Width	Register Function
83010624	<u>DMA6_RLCT</u>	32	DMA CR4 Channel 6 Remaining Length of Current Transfer
83010628	<u>DMA6_LIMITER</u>	32	DMA CR4 Channel 6 Bandwidth Limiter Register
8301062C	<u>DMA6_PGMADDR</u>	32	DMA CR4 Channel 6 Programmable Address Register
83010708	<u>DMA7_WPPT</u>	32	DMA CR4 Channel 7 Wrap Point Address Register
8301070C	<u>DMA7_WPTO</u>	32	DMA CR4 Channel 7 Wrap To Address Register
83010710	<u>DMA7_COUNT</u>	32	DMA CR4 Channel 7 Transfer Count Register
83010714	<u>DMA7_CON</u>	32	DMA CR4 Channel 7 Control Register
83010718	<u>DMA7_START</u>	32	DMA CR4 Channel 7 Start Register
8301071C	<u>DMA7_INTSTA</u>	32	DMA CR4 Channel 7 Interrupt Status Register
83010720	<u>DMA7_ACKINT</u>	32	DMA CR4 Channel 7 Interrupt Acknowledge Register
83010724	<u>DMA7_RLCT</u>	32	DMA CR4 Channel 7 Remaining Length of Current Transfer
83010728	<u>DMA7_LIMITER</u>	32	DMA CR4 Channel 7 Bandwidth Limiter Register
8301072C	<u>DMA7_PGMADDR</u>	32	DMA CR4 Channel 7 Programmable Address Register
83010808	<u>DMA8_WPPT</u>	32	DMA CR4 Channel 8 Wrap Point Address Register
8301080C	<u>DMA8_WPTO</u>	32	DMA CR4 Channel 8 Wrap To Address Register
83010810	<u>DMA8_COUNT</u>	32	DMA CR4 Channel 8 Transfer Count Register
83010814	<u>DMA8_CON</u>	32	DMA CR4 Channel 8 Control Register
83010818	<u>DMA8_START</u>	32	DMA CR4 Channel 8 Start Register
8301081C	<u>DMA8_INTSTA</u>	32	DMA CR4 Channel 8 Interrupt Status Register
83010820	<u>DMA8_ACKINT</u>	32	DMA CR4 Channel 8 Interrupt Acknowledge Register
83010824	<u>DMA8_RLCT</u>	32	DMA CR4 Channel 8 Remaining Length of Current Transfer
83010828	<u>DMA8_LIMITER</u>	32	DMA CR4 Channel 8 Bandwidth Limiter Register
8301082C	<u>DMA8_PGMADDR</u>	32	DMA CR4 Channel 8 Programmable Address Register
83010908	<u>DMA9_WPPT</u>	32	DMA CR4 Channel 9 Wrap Point Address Register
8301090C	<u>DMA9_WPTO</u>	32	DMA CR4 Channel 9 Wrap To Address Register
83010910	<u>DMA9_COUNT</u>	32	DMA CR4 Channel 9 Transfer Count Register
83010914	<u>DMA9_CON</u>	32	DMA CR4 Channel 9 Control Register
83010918	<u>DMA9_START</u>	32	DMA CR4 Channel 9 Start Register
8301091C	<u>DMA9_INTSTA</u>	32	DMA CR4 Channel 9 Interrupt Status Register
83010920	<u>DMA9_ACKINT</u>	32	DMA CR4 Channel 9 Interrupt Acknowledge Register



Address	Name	Width	Register Function
83010924	<u>DMA9_RLCT</u>	32	DMA CR4 Channel 9 Remaining Length of Current Transfer
83010928	<u>DMA9_LIMITER</u>	32	DMA CR4 Channel 9 Bandwidth Limiter Register
8301092C	<u>DMA9_PGMADDR</u>	32	DMA CR4 Channel 9 Programmable Address Register
83010A08	<u>DMA10_WPPT</u>	32	DMA CR4 Channel 10 Wrap Point Address Register
83010A0C	<u>DMA10_WPTO</u>	32	DMA CR4 Channel 10 Wrap To Address Register
83010A10	<u>DMA10_COUNT</u>	32	DMA CR4 Channel 10 Transfer Count Register
83010A14	<u>DMA10_CON</u>	32	DMA CR4 Channel 10 Control Register
83010A18	<u>DMA10_START</u>	32	DMA CR4 Channel 10 Start Register
83010A1C	<u>DMA10_INTSTA</u>	32	DMA CR4 Channel 10 Interrupt Status Register
83010A20	<u>DMA10_ACKINT</u>	32	DMA CR4 Channel 10 Interrupt Acknowledge Register
83010A24	<u>DMA10_RLCT</u>	32	DMA CR4 Channel 10 Remaining Length of Current Transfer
83010A28	<u>DMA10_LIMITER</u>	32	DMA CR4 Channel 10 Bandwidth Limiter Register
83010A2C	<u>DMA10_PGMADDR</u>	32	DMA CR4 Channel 10 Programmable Address Register
83010B08	<u>DMA11_WPPT</u>	32	DMA CR4 Channel 11 Wrap Point Address Register
83010B0C	<u>DMA11_WPTO</u>	32	DMA CR4 Channel 11 Wrap To Address Register
83010B10	<u>DMA11_COUNT</u>	32	DMA CR4 Channel 11 Transfer Count Register
83010B14	<u>DMA11_CON</u>	32	DMA CR4 Channel 11 Control Register
83010B18	<u>DMA11_START</u>	32	DMA CR4 Channel 11 Start Register
83010B1C	<u>DMA11_INTSTA</u>	32	DMA CR4 Channel 11 Interrupt Status Register
83010B20	<u>DMA11_ACKINT</u>	32	DMA CR4 Channel 11 Interrupt Acknowledge Register
83010B24	<u>DMA11_RLCT</u>	32	DMA CR4 Channel 11 Remaining Length of Current Transfer
83010B28	<u>DMA11_LIMITER</u>	32	DMA CR4 Channel 11 Bandwidth Limiter Register
83010B2C	<u>DMA11_PGMADDR</u>	32	DMA CR4 Channel 11 Programmable Address Register
83010C10	<u>DMA12_COUNT</u>	32	DMA CR4 Channel 12 Transfer Count Register
83010C14	<u>DMA12_CON</u>	32	DMA CR4 Channel 12 Control Register
83010C18	<u>DMA12_START</u>	32	DMA CR4 Channel 12 Start Register
83010C1C	<u>DMA12_INTSTA</u>	32	DMA CR4 Channel 12 Interrupt Status Register
83010C20	<u>DMA12_ACKINT</u>	32	DMA CR4 Channel 12 Interrupt Acknowledge Register
83010C28	<u>DMA12_LIMITER</u>	32	DMA CR4 Channel 12 Bandwidth Limiter Register
83010C2C	<u>DMA12_PGMADDR</u>	32	DMA CR4 Channel 12 Programmable Address Register



Address	Name	Width	Register Function
83010C30	<u>DMA12_WRPTR</u>	32	DMA CR4 Channel 12 Write Pointer
83010C34	<u>DMA12_RDPTR</u>	32	DMA CR4 Channel 12 Read Pointer
83010C38	<u>DMA12_FFCNT</u>	32	DMA CR4 Channel 12 FIFO Count
83010C3C	<u>DMA12_FFSTA</u>	32	DMA CR4 Channel 12 FIFO Status
83010C40	<u>DMA12_ALTLEN</u>	32	DMA CR4 Channel 12 Alert Length Register
83010C44	<u>DMA12_FFSIZE</u>	32	DMA CR4 Channel 12 Virtual FIFO Size Register
83010C48	<u>DMA12_CVFF</u>	32	DMA CR4 Channel 12 Cascade Virtual FIFO Control Register
83010C50	<u>DMA12_TO</u>	32	DMA CR4 Channel 12 Timeout Value Register
83010D10	<u>DMA13_COUNT</u>	32	DMA CR4 Channel 13 Transfer Count Register
83010D14	<u>DMA13_CON</u>	32	DMA CR4 Channel 13 Control Register
83010D18	<u>DMA13_START</u>	32	DMA CR4 Channel 13 Start Register
83010D1C	<u>DMA13_INTSTA</u>	32	DMA CR4 Channel 13 Interrupt Status Register
83010D20	<u>DMA13_ACKINT</u>	32	DMA CR4 Channel 13 Interrupt Acknowledge Register
83010D28	<u>DMA13_LIMITER</u>	32	DMA CR4 Channel 13 Bandwidth Limiter Register
83010D2C	<u>DMA13_PGMADDR</u>	32	DMA CR4 Channel 13 Programmable Address Register
83010D30	<u>DMA13_WRPTR</u>	32	DMA CR4 Channel 13 Write Pointer
83010D34	<u>DMA13_RDPTR</u>	32	DMA CR4 Channel 13 Read Pointer
83010D38	<u>DMA13_FFCNT</u>	32	DMA CR4 Channel 13 FIFO Count
83010D3C	<u>DMA13_FFSTA</u>	32	DMA CR4 Channel 13 FIFO Status
83010D40	<u>DMA13_ALTLEN</u>	32	DMA CR4 Channel 13 Alert Length Register
83010D44	<u>DMA13_FFSIZE</u>	32	DMA CR4 Channel 13 Virtual FIFO Size Register
83010D48	<u>DMA13_CVFF</u>	32	DMA CR4 Channel 13 Cascade Virtual FIFO Control Register
83010D50	<u>DMA13_TO</u>	32	DMA CR4 Channel 13 Timeout Value Register
83010E10	<u>DMA14_COUNT</u>	32	DMA CR4 Channel 14 Transfer Count Register
83010E14	<u>DMA14_CON</u>	32	DMA CR4 Channel 14 Control Register
83010E18	<u>DMA14_START</u>	32	DMA CR4 Channel 14 Start Register
83010E1C	<u>DMA14_INTSTA</u>	32	DMA CR4 Channel 14 Interrupt Status Register
83010E20	<u>DMA14_ACKINT</u>	32	DMA CR4 Channel 14 Interrupt Acknowledge Register
83010E28	<u>DMA14_LIMITER</u>	32	DMA CR4 Channel 14 Bandwidth Limiter Register
83010E2C	<u>DMA14_PGMADDR</u>	32	DMA CR4 Channel 14 Programmable Address Register
83010E30	<u>DMA14_WRPTR</u>	32	DMA CR4 Channel 14 Write Pointer
83010E34	<u>DMA14_RDPTR</u>	32	DMA CR4 Channel 14 Read Pointer
83010E38	<u>DMA14_FFCNT</u>	32	DMA CR4 Channel 14 FIFO Count
83010E3C	<u>DMA14_FFSTA</u>	32	DMA CR4 Channel 14 FIFO Status

Address	Name	Width	Register Function
83010E40	<u>DMA14 ALTLEN</u>	32	DMA CR4 Channel 14 Alert Length Register
83010E44	<u>DMA14 FFSIZE</u>	32	DMA CR4 Channel 14 Virtual FIFO Size Register
83010E48	<u>DMA14 CVFF</u>	32	DMA CR4 Channel 14 Cascade Virtual FIFO Control Register
83010E50	<u>DMA14 TO</u>	32	DMA CR4 Channel 14 Timeout Value Register
83010F10	<u>DMA15 COUNT</u>	32	DMA CR4 Channel 15 Transfer Count Register
83010F14	<u>DMA15 CON</u>	32	DMA CR4 Channel 15 Control Register
83010F18	<u>DMA15 START</u>	32	DMA CR4 Channel 15 Start Register
83010F1C	<u>DMA15 INTSTA</u>	32	DMA CR4 Channel 15 Interrupt Status Register
83010F20	<u>DMA15 ACKINT</u>	32	DMA CR4 Channel 15 Interrupt Acknowledge Register
83010F28	<u>DMA15 LIMITER</u>	32	DMA CR4 Channel 15 Bandwidth Limiter Register
83010F2C	<u>DMA15 PGMADDR</u>	32	DMA CR4 Channel 15 Programmable Address Register
83010F30	<u>DMA15 WRPTR</u>	32	DMA CR4 Channel 15 Write Pointer
83010F34	<u>DMA15 RDPTR</u>	32	DMA CR4 Channel 15 Read Pointer
83010F38	<u>DMA15 FFCNT</u>	32	DMA CR4 Channel 15 FIFO Count
83010F3C	<u>DMA15 FFSTA</u>	32	DMA CR4 Channel 15 FIFO Status
83010F40	<u>DMA15 ALTLEN</u>	32	DMA CR4 Channel 15 Alert Length Register
83010F44	<u>DMA15 FFSIZE</u>	32	DMA CR4 Channel 15 Virtual FIFO Size Register
83010F48	<u>DMA15 CVFF</u>	32	DMA CR4 Channel 15 Cascade Virtual FIFO Control Register
83010F50	<u>DMA15 TO</u>	32	DMA CR4 Channel 15 Timeout Value Register
83011010	<u>DMA16 COUNT</u>	32	DMA CR4 Channel 16 Transfer Count Register
83011014	<u>DMA16 CON</u>	32	DMA CR4 Channel 16 Control Register
83011018	<u>DMA16 START</u>	32	DMA CR4 Channel 16 Start Register
8301101C	<u>DMA16 INTSTA</u>	32	DMA CR4 Channel 16 Interrupt Status Register
83011020	<u>DMA16 ACKINT</u>	32	DMA CR4 Channel 16 Interrupt Acknowledge Register
83011028	<u>DMA16 LIMITER</u>	32	DMA CR4 Channel 16 Bandwidth Limiter Register
8301102C	<u>DMA16 PGMADDR</u>	32	DMA CR4 Channel 16 Programmable Address Register
83011030	<u>DMA16 WRPTR</u>	32	DMA CR4 Channel 16 Write Pointer
83011034	<u>DMA16 RDPTR</u>	32	DMA CR4 Channel 16 Read Pointer
83011038	<u>DMA16 FFCNT</u>	32	DMA CR4 Channel 16 FIFO Count
8301103C	<u>DMA16 FFSTA</u>	32	DMA CR4 Channel 16 FIFO Status
83011040	<u>DMA16 ALTLEN</u>	32	DMA CR4 Channel 16 Alert Length Register
83011044	<u>DMA16 FFSIZE</u>	32	DMA CR4 Channel 16 Virtual FIFO Size Register

Address	Name	Width	Register Function
83011048	<u>DMA16 CVFF</u>	32	DMA CR4 Channel 16 Cascade Virtual FIFO Control Register
83011050	<u>DMA16 TO</u>	32	DMA CR4 Channel 16 Timeout Value Register
83011110	<u>DMA17 COUNT</u>	32	DMA CR4 Channel 17 Transfer Count Register
83011114	<u>DMA17 CON</u>	32	DMA CR4 Channel 17 Control Register
83011118	<u>DMA17 START</u>	32	DMA CR4 Channel 17 Start Register
8301111C	<u>DMA17 INTSTA</u>	32	DMA CR4 Channel 17 Interrupt Status Register
83011120	<u>DMA17 ACKINT</u>	32	DMA CR4 Channel 17 Interrupt Acknowledge Register
83011128	<u>DMA17 LIMITER</u>	32	DMA CR4 Channel 17 Bandwidth Limiter Register
8301112C	<u>DMA17 PGMADDR</u>	32	DMA CR4 Channel 17 Programmable Address Register
83011130	<u>DMA17 WRPTR</u>	32	DMA CR4 Channel 17 Write Pointer
83011134	<u>DMA17 RDPTR</u>	32	DMA CR4 Channel 17 Read Pointer
83011138	<u>DMA17 FFCNT</u>	32	DMA CR4 Channel 17 FIFO Count
8301113C	<u>DMA17 FFSTA</u>	32	DMA CR4 Channel 17 FIFO Status
83011140	<u>DMA17 ALTLEN</u>	32	DMA CR4 Channel 17 Alert Length Register
83011144	<u>DMA17 FFSIZE</u>	32	DMA CR4 Channel 17 Virtual FIFO Size Register
83011148	<u>DMA17 CVFF</u>	32	DMA CR4 Channel 17 Cascade Virtual FIFO Control Register
83011150	<u>DMA17 TO</u>	32	DMA CR4 Channel 17 Timeout Value Register
83011210	<u>DMA18 COUNT</u>	32	DMA CR4 Channel 18 Transfer Count Register
83011214	<u>DMA18 CON</u>	32	DMA CR4 Channel 18 Control Register
83011218	<u>DMA18 START</u>	32	DMA CR4 Channel 18 Start Register
8301121C	<u>DMA18 INTSTA</u>	32	DMA CR4 Channel 18 Interrupt Status Register
83011220	<u>DMA18 ACKINT</u>	32	DMA CR4 Channel 18 Interrupt Acknowledge Register
83011228	<u>DMA18 LIMITER</u>	32	DMA CR4 Channel 18 Bandwidth Limiter Register
8301122C	<u>DMA18 PGMADDR</u>	32	DMA CR4 Channel 18 Programmable Address Register
83011230	<u>DMA18 WRPTR</u>	32	DMA CR4 Channel 18 Write Pointer
83011234	<u>DMA18 RDPTR</u>	32	DMA CR4 Channel 18 Read Pointer
83011238	<u>DMA18 FFCNT</u>	32	DMA CR4 Channel 18 FIFO Count
8301123C	<u>DMA18 FFSTA</u>	32	DMA CR4 Channel 18 FIFO Status
83011240	<u>DMA18 ALTLEN</u>	32	DMA CR4 Channel 18 Alert Length Register
83011244	<u>DMA18 FFSIZE</u>	32	DMA CR4 Channel 18 Virtual FIFO Size Register
83011248	<u>DMA18 CVFF</u>	32	DMA CR4 Channel 18 Cascade Virtual FIFO Control Register
83011250	<u>DMA18 TO</u>	32	DMA CR4 Channel 18 Timeout Value Register

Address	Name	Width	Register Function
83011310	<u>DMA19_COUNT</u>	32	DMA CR4 Channel 19 Transfer Count Register
83011314	<u>DMA19_CON</u>	32	DMA CR4 Channel 19 Control Register
83011318	<u>DMA19_START</u>	32	DMA CR4 Channel 19 Start Register
8301131C	<u>DMA19_INTSTA</u>	32	DMA CR4 Channel 19 Interrupt Status Register
83011320	<u>DMA19_ACKINT</u>	32	DMA CR4 Channel 19 Interrupt Acknowledge Register
83011328	<u>DMA19_LIMITER</u>	32	DMA CR4 Channel 19 Bandwidth Limiter Register
8301132C	<u>DMA19_PGMADDR</u>	32	DMA CR4 Channel 19 Programmable Address Register
83011330	<u>DMA19_WRPTR</u>	32	DMA CR4 Channel 19 Write Pointer
83011334	<u>DMA19_RDPTR</u>	32	DMA CR4 Channel 19 Read Pointer
83011338	<u>DMA19_FFCNT</u>	32	DMA CR4 Channel 19 FIFO Count
8301133C	<u>DMA19_FFSTA</u>	32	DMA CR4 Channel 19 FIFO Status
83011340	<u>DMA19_ALTLEN</u>	32	DMA CR4 Channel 19 Alert Length Register
83011344	<u>DMA19_FFSIZE</u>	32	DMA CR4 Channel 19 Virtual FIFO Size Register
83011348	<u>DMA19_CVFF</u>	32	DMA CR4 Channel 19 Cascade Virtual FIFO Control Register
83011350	<u>DMA19_TO</u>	32	DMA CR4 Channel 19 Timeout Value Register
83011410	<u>DMA20_COUNT</u>	32	DMA CR4 Channel 20 Transfer Count Register
83011414	<u>DMA20_CON</u>	32	DMA CR4 Channel 20 Control Register
83011418	<u>DMA20_START</u>	32	DMA CR4 Channel 20 Start Register
8301141C	<u>DMA20_INTSTA</u>	32	DMA CR4 Channel 20 Interrupt Status Register
83011420	<u>DMA20_ACKINT</u>	32	DMA CR4 Channel 20 Interrupt Acknowledge Register
83011428	<u>DMA20_LIMITER</u>	32	DMA CR4 Channel 20 Bandwidth Limiter Register
8301142C	<u>DMA20_PGMADDR</u>	32	DMA CR4 Channel 20 Programmable Address Register
83011430	<u>DMA20_WRPTR</u>	32	DMA CR4 Channel 20 Write Pointer
83011434	<u>DMA20_RDPTR</u>	32	DMA CR4 Channel 20 Read Pointer
83011438	<u>DMA20_FFCNT</u>	32	DMA CR4 Channel 20 FIFO Count
8301143C	<u>DMA20_FFSTA</u>	32	DMA CR4 Channel 20 FIFO Status
83011440	<u>DMA20_ALTLEN</u>	32	DMA CR4 Channel 20 Alert Length Register
83011444	<u>DMA20_FFSIZE</u>	32	DMA CR4 Channel 20 Virtual FIFO Size Register
83011448	<u>DMA20_CVFF</u>	32	DMA CR4 Channel 20 Cascade Virtual FIFO Control Register
83011450	<u>DMA20_TO</u>	32	DMA CR4 Channel 20 Timeout Value Register
83011510	<u>DMA21_COUNT</u>	32	DMA CR4 Channel 21 Transfer Count Register
83011514	<u>DMA21_CON</u>	32	DMA CR4 Channel 21 Control Register
83011518	<u>DMA21_START</u>	32	DMA CR4 Channel 21 Start Register

Address	Name	Width	Register Function
8301151C	<u>DMA21_INTSTA</u>	32	DMA CR4 Channel 21 Interrupt Status Register
83011520	<u>DMA21_ACKINT</u>	32	DMA CR4 Channel 21 Interrupt Acknowledge Register
83011528	<u>DMA21_LIMITER</u>	32	DMA CR4 Channel 21 Bandwidth Limiter Register
8301152C	<u>DMA21_PGMADDR</u>	32	DMA CR4 Channel 21 Programmable Address Register
83011530	<u>DMA21_WRPTR</u>	32	DMA CR4 Channel 21 Write Pointer
83011534	<u>DMA21_RDPTR</u>	32	DMA CR4 Channel 21 Read Pointer
83011538	<u>DMA21_FFCNT</u>	32	DMA CR4 Channel 21 FIFO Count
8301153C	<u>DMA21_FFSTA</u>	32	DMA CR4 Channel 21 FIFO Status
83011540	<u>DMA21_ALTLEN</u>	32	DMA CR4 Channel 21 Alert Length Register
83011544	<u>DMA21_FFSIZE</u>	32	DMA CR4 Channel 21 Virtual FIFO Size Register
83011548	<u>DMA21_CVFF</u>	32	DMA CR4 Channel 21 Cascade Virtual FIFO Control Register
83011550	<u>DMA21_TO</u>	32	DMA CR4 Channel 21 Timeout Value Register
83011610	<u>DMA22_COUNT</u>	32	DMA CR4 Channel 22 Transfer Count Register
83011614	<u>DMA22_CON</u>	32	DMA CR4 Channel 22 Control Register
83011618	<u>DMA22_START</u>	32	DMA CR4 Channel 22 Start Register
8301161C	<u>DMA22_INTSTA</u>	32	DMA CR4 Channel 22 Interrupt Status Register
83011620	<u>DMA22_ACKINT</u>	32	DMA CR4 Channel 22 Interrupt Acknowledge Register
83011628	<u>DMA22_LIMITER</u>	32	DMA CR4 Channel 22 Bandwidth Limiter Register
8301162C	<u>DMA22_PGMADDR</u>	32	DMA CR4 Channel 22 Programmable Address Register
83011630	<u>DMA22_WRPTR</u>	32	DMA CR4 Channel 22 Write Pointer
83011634	<u>DMA22_RDPTR</u>	32	DMA CR4 Channel 22 Read Pointer
83011638	<u>DMA22_FFCNT</u>	32	DMA CR4 Channel 22 FIFO Count
8301163C	<u>DMA22_FFSTA</u>	32	DMA CR4 Channel 22 FIFO Status
83011640	<u>DMA22_ALTLEN</u>	32	DMA CR4 Channel 22 Alert Length Register
83011644	<u>DMA22_FFSIZE</u>	32	DMA CR4 Channel 22 Virtual FIFO Size Register
83011648	<u>DMA22_CVFF</u>	32	DMA CR4 Channel 22 Cascade Virtual FIFO Control Register
83011650	<u>DMA22_TO</u>	32	DMA CR4 Channel 22 Timeout Value Register
83011710	<u>DMA23_COUNT</u>	32	DMA CR4 Channel 23 Transfer Count Register
83011714	<u>DMA23_CON</u>	32	DMA CR4 Channel 23 Control Register
83011718	<u>DMA23_START</u>	32	DMA CR4 Channel 23 Start Register
8301171C	<u>DMA23_INTSTA</u>	32	DMA CR4 Channel 23 Interrupt Status Register
83011720	<u>DMA23_ACKINT</u>	32	DMA CR4 Channel 23 Interrupt Acknowledge Register



Address	Name	Width	Register Function
83011728	<u>DMA23_LIMITER</u>	32	DMA CR4 Channel 23 Bandwidth Limiter Register
8301172C	<u>DMA23_PGMADDR</u>	32	DMA CR4 Channel 23 Programmable Address Register
83011730	<u>DMA23_WRPTR</u>	32	DMA CR4 Channel 23 Write Pointer
83011734	<u>DMA23_RDPTR</u>	32	DMA CR4 Channel 23 Read Pointer
83011738	<u>DMA23_FFCNT</u>	32	DMA CR4 Channel 23 FIFO Count
8301173C	<u>DMA23_FFSTA</u>	32	DMA CR4 Channel 23 FIFO Status
83011740	<u>DMA23_ALTLEN</u>	32	DMA CR4 Channel 23 Alert Length Register
83011744	<u>DMA23_FFSIZE</u>	32	DMA CR4 Channel 23 Virtual FIFO Size Register
83011748	<u>DMA23_CVFF</u>	32	DMA CR4 Channel 23 Cascade Virtual FIFO Control Register
83011750	<u>DMA23_TO</u>	32	DMA CR4 Channel 23 Timeout Value Register
83011810	<u>DMA24_COUNT</u>	32	DMA CR4 Channel 24 Transfer Count Register
83011814	<u>DMA24_CON</u>	32	DMA CR4 Channel 24 Control Register
83011818	<u>DMA24_START</u>	32	DMA CR4 Channel 24 Start Register
8301181C	<u>DMA24_INTSTA</u>	32	DMA CR4 Channel 24 Interrupt Status Register
83011820	<u>DMA24_ACKINT</u>	32	DMA CR4 Channel 24 Interrupt Acknowledge Register
83011828	<u>DMA24_LIMITER</u>	32	DMA CR4 Channel 24 Bandwidth Limiter Register
8301182C	<u>DMA24_PGMADDR</u>	32	DMA CR4 Channel 24 Programmable Address Register
83011830	<u>DMA24_WRPTR</u>	32	DMA CR4 Channel 24 Write Pointer
83011834	<u>DMA24_RDPTR</u>	32	DMA CR4 Channel 24 Read Pointer
83011838	<u>DMA24_FFCNT</u>	32	DMA CR4 Channel 24 FIFO Count
8301183C	<u>DMA24_FFSTA</u>	32	DMA CR4 Channel 24 FIFO Status
83011840	<u>DMA24_ALTLEN</u>	32	DMA CR4 Channel 24 Alert Length Register
83011844	<u>DMA24_FFSIZE</u>	32	DMA CR4 Channel 24 Virtual FIFO Size Register
83011848	<u>DMA24_CVFF</u>	32	DMA CR4 Channel 24 Cascade Virtual FIFO Control Register
83011850	<u>DMA24_TO</u>	32	DMA CR4 Channel 24 Timeout Value Register
83011910	<u>DMA25_COUNT</u>	32	DMA CR4 Channel 25 Transfer Count Register
83011914	<u>DMA25_CON</u>	32	DMA CR4 Channel 25 Control Register
83011918	<u>DMA25_START</u>	32	DMA CR4 Channel 25 Start Register
8301191C	<u>DMA25_INTSTA</u>	32	DMA CR4 Channel 25 Interrupt Status Register
83011920	<u>DMA25_ACKINT</u>	32	DMA CR4 Channel 25 Interrupt Acknowledge Register
83011928	<u>DMA25_LIMITER</u>	32	DMA CR4 Channel 25 Bandwidth Limiter Register
8301192C	<u>DMA25_PGMADDR</u>	32	DMA CR4 Channel 25 Programmable Address Register

Address	Name	Width	Register Function
83011930	<u>DMA25_WRPTR</u>	32	DMA CR4 Channel 25 Write Pointer
83011934	<u>DMA25_RDPTR</u>	32	DMA CR4 Channel 25 Read Pointer
83011938	<u>DMA25_FFCNT</u>	32	DMA CR4 Channel 25 FIFO Count
8301193C	<u>DMA25_FFSTA</u>	32	DMA CR4 Channel 25 FIFO Status
83011940	<u>DMA25_ALTLEN</u>	32	DMA CR4 Channel 25 Alert Length Register
83011944	<u>DMA25_FFSIZE</u>	32	DMA CR4 Channel 25 Virtual FIFO Size Register
83011948	<u>DMA25_CVFF</u>	32	DMA CR4 Channel 25 Cascade Virtual FIFO Control Register
83011950	<u>DMA25_TO</u>	32	DMA CR4 Channel 25 Timeout Value Register

83010000		<u>DMA_CM4_GLBSTA0</u>														00000000	
		<b>DMA CR4 Global Status Register 0.</b> This register helps software program keep track of the global status of DMA channels.															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	IT16	RUN16	IT15	RUN15	IT14	RUN14	IT13	RUN13	IT12	RUN12	IT11	RUN11	IT10	RUN10	IT9	RUN9	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	IT8	RUN8	IT7	RUN7	IT6	RUN6	IT5	RUN5	IT4	RUN4	IT3	RUN3	IT2	RUN2	IT1	RUN1	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31	IT16	<b>ITN Interrupt status for channel 16</b> 0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
30	RUN16	<b>RUNN DMA channel 16 status</b> 0 Channel 16 is stopped or has completed the transfer already. 1 Channel 16 is currently running
29	IT15	<b>ITN Interrupt status for channel 15</b> 0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
28	RUN15	<b>RUNN DMA channel 15 status</b> 0 Channel 15 is stopped or has completed the transfer already.

Bit(s)	Name	Description
		1 Channel 15 is currently running
27	IT14	<b>ITN Interrupt status for channel 14</b> 0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
26	RUN14	<b>RUNN DMA channel 14 status</b> 0 Channel 14 is stopped or has completed the transfer already. 1 Channel 14 is currently running
25	IT13	<b>ITN Interrupt status for channel 13</b> 0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
24	RUN13	<b>RUNN DMA channel 13 status</b> 0 Channel 13 is stopped or has completed the transfer already. 1 Channel 13 is currently running
23	IT12	<b>ITN Interrupt status for channel 12</b> 0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
22	RUN12	<b>RUNN DMA channel 12 status</b> 0 Channel 12 is stopped or has completed the transfer already. 1 Channel 12 is currently running
21	IT11	<b>ITN Interrupt status for channel 11</b> 0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
20	RUN11	<b>RUNN DMA channel 11 status</b> 0 Channel 11 is stopped or has completed the transfer already. 1 Channel 11 is currently running
19	IT10	<b>ITN Interrupt status for channel 10</b> 0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
18	RUN10	<b>RUNN DMA channel 10 status</b> 0 Channel 10 is stopped or has completed the transfer already. 1 Channel 10 is currently running



Bit(s)	Name	Description
17	IT9	<p><b>ITN Interrupt status for channel 9</b></p> <p>0 : No interrupt is generated.</p> <p>1 : An interrupt is pending and waiting for service.</p>
16	RUN9	<p><b>RUNN DMA channel 9 status</b></p> <p>0 Channel 9 is stopped or has completed the transfer already.</p> <p>1 Channel 9 is currently running</p>
15	IT8	<p><b>ITN Interrupt status for channel 8</b></p> <p>0 : No interrupt is generated.</p> <p>1 : An interrupt is pending and waiting for service.</p>
14	RUN8	<p><b>RUNN DMA channel 8 status</b></p> <p>0 Channel 8 is stopped or has completed the transfer already.</p> <p>1 Channel 8 is currently running</p>
13	IT7	<p><b>ITN Interrupt status for channel 7</b></p> <p>0 : No interrupt is generated.</p> <p>1 : An interrupt is pending and waiting for service.</p>
12	RUN7	<p><b>RUNN DMA channel 7 status</b></p> <p>0 Channel 7 is stopped or has completed the transfer already.</p> <p>1 Channel 7 is currently running</p>
11	IT6	<p><b>ITN Interrupt status for channel 6</b></p> <p>0 : No interrupt is generated.</p> <p>1 : An interrupt is pending and waiting for service.</p>
10	RUN6	<p><b>RUNN DMA channel 6 status</b></p> <p>0 Channel 6 is stopped or has completed the transfer already.</p> <p>1 Channel 6 is currently running</p>
9	IT5	<p><b>ITN Interrupt status for channel 5</b></p> <p>0 : No interrupt is generated.</p> <p>1 : An interrupt is pending and waiting for service.</p>
8	RUN5	<p><b>RUNN DMA channel 5 status</b></p> <p>0 Channel 5 is stopped or has completed the transfer already.</p> <p>1 Channel 5 is currently running</p>
7	IT4	<p><b>ITN Interrupt status for channel 4</b></p>

Bit(s)	Name	Description
		0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
6	RUN4	<b>RUNN DMA channel 4 status</b> 0 Channel 4 is stopped or has completed the transfer already. 1 Channel 4 is currently running
5	IT3	<b>ITN Interrupt status for channel 3</b> 0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
4	RUN3	<b>RUNN DMA channel 3 status</b> 0 Channel 3 is stopped or has completed the transfer already. 1 Channel 3 is currently running
3	IT2	<b>ITN Interrupt status for channel 2</b> 0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
2	RUN2	<b>RUNN DMA channel 2 status</b> 0 Channel 2 is stopped or has completed the transfer already. 1 Channel 2 is currently running
1	IT1	<b>ITN Interrupt status for channel 1</b> 0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
0	RUN1	<b>RUNN DMA channel 1 status</b> 0 Channel 1 is stopped or has completed the transfer already. 1 Channel 1 is currently running

<b>83010004</b>	<b>DMA CM4 GLBSTA1</b>						<b>DMA CR4 Global Status Register 1. This register helps software program keep track of the global status of DMA channels.</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>															IT2 5	RU N2 5
<b>Type</b>															RO	RO
<b>Reset</b>															0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IT2 4	RU N2 4	IT2 3	RU N2 3	IT2 2	RU N2 2	IT2 1	RU N21	IT2 0	RU N2 0	IT1 9	RU N1 9	IT1 8	RU N1 8	IT1 7	RU N17
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17	IT25	<p><b>ITN Interrupt status for channel 25</b></p> <p>0 : No interrupt is generated.</p> <p>1 : An interrupt is pending and waiting for service.</p>
16	RUN25	<p><b>RUNN DMA channel 25 status</b></p> <p>0 Channel 25 is stopped or has completed the transfer already.</p> <p>1 Channel 25 is currently running</p>
15	IT24	<p><b>ITN Interrupt status for channel 24</b></p> <p>0 : No interrupt is generated.</p> <p>1 : An interrupt is pending and waiting for service.</p>
14	RUN24	<p><b>RUNN DMA channel 24 status</b></p> <p>0 Channel 24 is stopped or has completed the transfer already.</p> <p>1 Channel 24 is currently running</p>
13	IT23	<p><b>ITN Interrupt status for channel 23</b></p> <p>0 : No interrupt is generated.</p> <p>1 : An interrupt is pending and waiting for service.</p>
12	RUN23	<p><b>RUNN DMA channel 23 status</b></p> <p>0 Channel 23 is stopped or has completed the transfer already.</p> <p>1 Channel 23 is currently running</p>
11	IT22	<p><b>ITN Interrupt status for channel 22</b></p> <p>0 : No interrupt is generated.</p> <p>1 : An interrupt is pending and waiting for service.</p>
10	RUN22	<p><b>RUNN DMA channel 22 status</b></p> <p>0 Channel 22 is stopped or has completed the transfer already.</p> <p>1 Channel 22 is currently running</p>
9	IT21	<p><b>ITN Interrupt status for channel 21</b></p> <p>0 : No interrupt is generated.</p> <p>1 : An interrupt is pending and waiting for service.</p>

Bit(s)	Name	Description
8	RUN21	<b>RUNN DMA channel 21 status</b>  0 Channel 21 is stopped or has completed the transfer already. 1 Channel 21 is currently running
7	IT20	<b>ITN Interrupt status for channel 20</b>  0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
6	RUN20	<b>RUNN DMA channel 20 status</b>  0 Channel 20 is stopped or has completed the transfer already. 1 Channel 20 is currently running
5	IT19	<b>ITN Interrupt status for channel 19</b>  0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
4	RUN19	<b>RUNN DMA channel 19 status</b>  0 Channel 19 is stopped or has completed the transfer already. 1 Channel 19 is currently running
3	IT18	<b>ITN Interrupt status for channel 18</b>  0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
2	RUN18	<b>RUNN DMA channel 18 status</b>  0 Channel 18 is stopped or has completed the transfer already. 1 Channel 18 is currently running
1	IT17	<b>ITN Interrupt status for channel 17</b>  0 : No interrupt is generated. 1 : An interrupt is pending and waiting for service.
0	RUN17	<b>RUNN DMA channel 17 status</b>  0 Channel 17 is stopped or has completed the transfer already. 1 Channel 17 is currently running

83010010		DMA_CM4_GROUP0						DMA CR4 Group Setting Register 0						00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GROUP_CH16		GROUP_CH15		GROUP_CH14		GROUP_CH13		GROUP_CH12		GROUP_CH11		GROUP_CH10		GROUP_CH9	

<b>Type</b>	RW		RW		RW		RW		RW		RW		RW		RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GROUP_CH8</b>		<b>GROUP_CH7</b>		<b>GROUP_CH6</b>		<b>GROUP_CH5</b>		<b>GROUP_CH4</b>		<b>GROUP_CH3</b>		<b>GROUP_CH2</b>		<b>GROUP_CH1</b>	
<b>Type</b>	RW		RW		RW		RW		RW		RW		RW		RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:30	GROUP_CH16	This will identified which priority group that Channel 16 is.
29:28	GROUP_CH15	This will identified which priority group that Channel 15 is.
27:26	GROUP_CH14	This will identified which priority group that Channel 14 is.
25:24	GROUP_CH13	This will identified which priority group that Channel 13 is.
23:22	GROUP_CH12	This will identified which priority group that Channel 12 is.
21:20	GROUP_CH11	This will identified which priority group that Channel 11 is.
19:18	GROUP_CH10	This will identified which priority group that Channel 10 is.
17:16	GROUP_CH9	This will identified which priority group that Channel 9 is.
15:14	GROUP_CH8	This will identified which priority group that Channel 8 is.
13:12	GROUP_CH7	This will identified which priority group that Channel 7 is.
11:10	GROUP_CH6	This will identified which priority group that Channel 6 is.
9:8	GROUP_CH5	This will identified which priority group that Channel 5 is.
7:6	GROUP_CH4	This will identified which priority group that Channel 4 is.
5:4	GROUP_CH3	This will identified which priority group that Channel 3 is.
3:2	GROUP_CH2	This will identified which priority group that Channel 2 is.
1:0	GROUP_CH1	This will identified which priority group that Channel 1 is.

<b>83010014</b>	<b>DMA_CM4_GROUP1</b>						<b>DMA CR4 Group Setting Register 1</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>															<b>GROUP_CH25</b>	
<b>Type</b>															RW	
<b>Reset</b>															0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GROUP_CH24		GROUP_CH23		GROUP_CH22		GROUP_CH21		GROUP_CH20		GROUP_CH19		GROUP_CH18		GROUP_CH17	
Type	RW		RW		RW		RW		RW		RW		RW		RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:16	GROUP_CH25	This will identified which priority group that Channel 0 is.
15:14	GROUP_CH24	This will identified which priority group that Channel 24 is.
13:12	GROUP_CH23	This will identified which priority group that Channel 23 is.
11:10	GROUP_CH22	This will identified which priority group that Channel 22 is.
9:8	GROUP_CH21	This will identified which priority group that Channel 21 is.
7:6	GROUP_CH20	This will identified which priority group that Channel 20 is.
5:4	GROUP_CH19	This will identified which priority group that Channel 19 is.
3:2	GROUP_CH18	This will identified which priority group that Channel 18 is.
1:0	GROUP_CH17	This will identified which priority group that Channel 17 is.

<b>83010028</b>	<b>DMA CM4 GLBLIMITER</b>						<b>DMA CR4 Global Bandwidth Limiter Register</b>						<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									<b>GLBLIMITER</b>							
Type									WO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	GLBLIMITER	Please refer to the expression in DMA <sub>n</sub> _LIMITER for detailed note. The value of DMA_GLBLIMITER is set to all DMA channels.

Bit(s)	Name	Description
--------	------	-------------

<b>83010100</b>	<b>DMA1_SRC</b>	<b>DMA CR4 Channel 1 Source Address Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	SRC															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	SRC															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	SRC	<p><b>SRC[31:0] specifies the base or current address of transfer source for a DMA channel N.</b></p> <p>WRITE : Base address of transfer source</p> <p>READ : Address from which DMA is reading</p>
------	-----	--

<b>83010104</b>	<b>DMA1_DST</b>	<b>DMA CR4 Channel 1 Destination Address Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	DST															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	DST															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	DST	<p><b>DST[31:0] specifies the base or current address of transfer destination for a DMA channel.</b></p> <p>WRITE Base address of transfer destination.</p> <p>READ Address to which DMA is writing.</p>
------	-----	--

<b>83010108</b>	<b>DMA1 WPPT</b>						<b>DMA CR4 Channel 1 Wrap Point Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPPT</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
15:0	WPPT	<p><b>WPPT[15:0] specifies the amount of the transfer count from start to jumping point for a DMA channel.</b></p> <p>WRITE :Address of the jump point.</p> <p>READ :Value set by the programmer.</p>

<b>8301010C</b>	<b>DMA1 WPTO</b>						<b>DMA CR4 Channel 1 Wrap To Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31:0	WPTO	<p><b>WPTO[31:0] specifies the address of the jump point for a DMA channel, i.e. channel.</b></p> <p>WRITE :Address of the jump destination.</p> <p>READ :Value set by the programmer.</p>

<b>83010110</b>	<b>DMA1 COUNT</b>						<b>DMA CR4 Channel 1 Transfer Count Register</b>						<b>00000000</b>			
-----------------	-------------------	--	--	--	--	--	--	--	--	--	--	--	-----------------	--	--	--



<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Bit(s) Name**

**Description**

15:0 LEN

**The amount of total transfer count**

This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>\_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>\_CON, i.e. LEN x SIZE.

<b>83010114</b>	<b>DMA1_CON</b>						<b>DMA CR4 Channel 1 Control Register</b>						<b>03F00000</b>				
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>							MAS								<b>WP EN</b>	<b>WP SD</b>	
<b>Type</b>							RW								RW	RW	
<b>Reset</b>							1	1	1	1	1	1			0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>ITEN</b>	<b>TOEN</b>					BURST						<b>DREQ</b>	<b>DI NC</b>	<b>SIN C</b>	SIZE	
<b>Type</b>	RW	RW					RW						RW	RW	RW	RW	
<b>Reset</b>	0	0				0	0	0				0	0	0	0	0	

**Bit(s) Name**

**Description**

25:20 MAS

**Master selection.**

Specifies which master occupies this DMA channel.

Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.

Value Selected Master                      SADDR

6'd0 : Don't Use

6'd1 : Don't Use

Bit(s)	Name	Description
		6'd2 : I2C-0 (HALF) TX      0x83090000
		6'd3 : I2C-0 (HALF) RX      0x83090000
		6'd4 : I2C-1(HALF) TX      0x830A0000
		6'd5 : I2C-1 (HALF) RX      0x830A0000
		6'd6 : I2S/Audio (VFF) TX    0x22000000
		6'd7 : I2S/Audio (VFF) RX    0x22000000
		6'd8 : UART0(VFF) TX        0x83030000
		6'd9 : UART0(VFF) RX        0x83030000
		6'd10 : UART1(VFF) TX       0x83040000
		6'd11 : UART1(VFF) RX       0x83040000
		6'd12 : BTIF(VFF) TX        0x830E0000
		6'd13 : BTIF(VFF) RX        0x830E0000
		6'd14 : not used              0x50310000
		6'd15 : not used              0x50310004
		6'd16 : not used              0x50310008
		6'd17 : not used              0x5031000C
		6'd18 : not used              0x50310010
		6'd19 : not used              0x50310014
		6'd20 : ADC(VFF) RX         0x830D0000
		6'd21 : WIFI HIF(HALF) TRX   0x50201000
		6'd22 : not used              0x830B0000
		6'd23 : not used              0x830B0000
		6'd24~37 : VFF Data Port     0x79000m00

\*m is N-12

other: reserved

default :6'h3f

If you use dma moving data from memory to memory ( ex :full-size dma ) , please select default value asyour master setting

17 WPEN

**Address-wrapping for ring buffer. The next address of DMA jumps to**

WRAP TO address when the current address matches WRAP POINT

count.

Bit(s)	Name	Description
		0 Disable
		1 Enable
		No effect on channel 12~25 (Virtual FIFO).
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
10:8	BURST	<p><b>Transfer Type. Burst-type transfers have better bus efficiency. Mass data movement is recommended to use this kind of transfer. However, note that burst-type transfer does not stop until all of the beats in a burst are completed or transfer length is reached. FIFO threshold of peripherals must be configured carefully while being used to move data from/to the peripherals.</b></p> <p>What transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used.</p> <p>If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used.</p> <p>000 Single</p> <p>001 Reserved</p> <p>010 4-beat incrementing burst</p> <p>011 Reserved</p> <p>100 8-beat incrementing burst</p> <p>101 Reserved</p> <p>110 16-beat incrementing burst</p> <p>111 Reserved</p>

Bit(s)	Name	Description
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <p>suggest DREQ = 0</p>
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p>

<b>83010118</b>	<b><u>DMA1_START</u></b>	<b>DMA CR4 Channel 1 Start Register</b>	<b>00000000</b>
-----------------	--------------------------	---	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	STR															
<b>Type</b>	RW															
<b>Reset</b>	0															

Bit(s)	Name	Description
15	STR	<b>Start control for a DMA channel.</b>  0 The DMA channel is stopped.  1 The DMA channel is started and running.

<b>8301011C</b>	<b>DMA1_INTSTA</b>					<b>DMA CR4 Channel 1 Interrupt Status Register</b>							<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																TOINT
<b>Type</b>																RO
<b>Reset</b>																0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	INT															
<b>Type</b>	RO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOINT	<b>Timeout Interrupt Status for DMA Channel</b>  0 No interrupt request is generated.  1 One interrupt request is pending and waiting for service.  No effect on channel 1~11 (Full and Half-size).
15	INT	<b>Interrupt Status for DMA Channel</b>  0 No interrupt request is generated.  1 One interrupt request is pending and waiting for service.

<b>83010120</b>	<b>DMA1 ACKINT</b>						<b>DMA CR4 Channel 1 Interrupt Acknowledge Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOACK</b>
<b>Type</b>																<b>WO</b>
<b>Reset</b>																<b>0</b>
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ACK</b>															
<b>Type</b>	<b>WO</b>															
<b>Reset</b>	<b>0</b>															

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

<b>83010124</b>	<b>DMA1 RLCT</b>						<b>DMA CR4 Channel 1 Remaining Length of Current Transfer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RLCT</b>															
<b>Type</b>	<b>RO</b>															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
15:0	RLCT	<b>This register is to reflect the left amount of the transfer.</b>

<b>83010128</b>	<b>DMA1 LIMITER</b>						<b>DMA CR4 Channel 1 Bandwidth Limiter Register</b>								<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>							<b>LIMITER</b>									
<b>Type</b>							RW									
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

<b>83010200</b>	<b>DMA2 SRC</b>						<b>DMA CR4 Channel 2 Source Address Register</b>								<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>SRC</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>SRC</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	SRC	<b>SRC[31:0] specifies the base or current address of transfer source for a DMA channel N.</b>  WRITE : Base address of transfer source  READ : Address from which DMA is reading

<b>83010204</b>	<b>DMA2 DST</b>						<b>DMA CR4 Channel 2 Destination Address Register</b>								<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>DST</b>															
<b>Type</b>	RW															

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>DST</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	DST	<p><b>DST[31:0] specifies the base or current address of transfer destination for a DMA channel.</b></p> <p>WRITE Base address of transfer destination.</p> <p>READ Address to which DMA is writing.</p>

<b>83010208</b>	<b>DMA2 WPPT</b>						<b>DMA CR4 Channel 2 Wrap Point Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>WPPT</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPPT</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT	<p><b>WPPT[15:0] specifies the amount of the transfer count from start to jumping point for a DMA channel.</b></p> <p>WRITE :Address of the jump point.</p> <p>READ :Value set by the programmer.</p>

<b>8301020C</b>	<b>DMA2 WPTO</b>						<b>DMA CR4 Channel 2 Wrap To Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPTO</b>															



e																
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WPTO	<p><b>WPTO[31:0] specifies the address of the jump point for a DMA channel, i.e. channel.</b></p> <p>WRITE :Address of the jump destination.</p> <p>READ :Value set by the programmer.</p>

<b>83010210</b>	<b>DMA2_COUNT</b>						<b>DMA CR4 Channel 2 Transfer Count Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

<b>83010214</b>	<b>DMA2_CON</b>						<b>DMA CR4 Channel 2 Control Register</b>						<b>03F00000</b>				
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>							MAS								WP EN	WP SD	
<b>Type</b>							RW								RW	RW	
<b>Reset</b>							1	1	1	1	1	1			0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	ITEN	TOEN					BURST						DR EQ	DI NC	SIN C	SIZE	
<b>Type</b>	RW	RW					RW						RW	RW	RW	RW	
<b>Reset</b>	0	0				0	0	0				0	0	0	0	0	



Bit(s)	Name	Description																																																																											
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.</p> <table border="0" style="width: 100%;"> <thead> <tr> <th style="text-align: left;">Value</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">SADDR</th> </tr> </thead> <tbody> <tr><td>6'd0</td><td>: Don't Use</td><td></td></tr> <tr><td>6'd1</td><td>: Don't Use</td><td></td></tr> <tr><td>6'd2</td><td>: I2C-0 (HALF) TX</td><td>0x83090000</td></tr> <tr><td>6'd3</td><td>: I2C-0 (HALF) RX</td><td>0x83090000</td></tr> <tr><td>6'd4</td><td>: I2C-1 (HALF) TX</td><td>0x830A0000</td></tr> <tr><td>6'd5</td><td>: I2C-1 (HALF) RX</td><td>0x830A0000</td></tr> <tr><td>6'd6</td><td>: I2S/Audio (VFF) TX</td><td>0x22000000</td></tr> <tr><td>6'd7</td><td>: I2S/Audio (VFF) RX</td><td>0x22000000</td></tr> <tr><td>6'd8</td><td>: UART0(VFF) TX</td><td>0x83030000</td></tr> <tr><td>6'd9</td><td>: UART0(VFF) RX</td><td>0x83030000</td></tr> <tr><td>6'd10</td><td>: UART1(VFF) TX</td><td>0x83040000</td></tr> <tr><td>6'd11</td><td>: UART1(VFF) RX</td><td>0x83040000</td></tr> <tr><td>6'd12</td><td>: BTIF(VFF) TX</td><td>0x830E0000</td></tr> <tr><td>6'd13</td><td>: BTIF(VFF) RX</td><td>0x830E0000</td></tr> <tr><td>6'd14</td><td>: not used</td><td>0x50310000</td></tr> <tr><td>6'd15</td><td>: not used</td><td>0x50310004</td></tr> <tr><td>6'd16</td><td>: not used</td><td>0x50310008</td></tr> <tr><td>6'd17</td><td>: not used</td><td>0x5031000C</td></tr> <tr><td>6'd18</td><td>: not used</td><td>0x50310010</td></tr> <tr><td>6'd19</td><td>: not used</td><td>0x50310014</td></tr> <tr><td>6'd20</td><td>: ADC(VFF) RX</td><td>0x830D0000</td></tr> <tr><td>6'd21</td><td>: WIFI HIF(HALF) TRX</td><td>0x50201000</td></tr> <tr><td>6'd22</td><td>: not used</td><td>0x830B0000</td></tr> <tr><td>6'd23</td><td>: not used</td><td>0x830B0000</td></tr> </tbody> </table>	Value	Selected Master	SADDR	6'd0	: Don't Use		6'd1	: Don't Use		6'd2	: I2C-0 (HALF) TX	0x83090000	6'd3	: I2C-0 (HALF) RX	0x83090000	6'd4	: I2C-1 (HALF) TX	0x830A0000	6'd5	: I2C-1 (HALF) RX	0x830A0000	6'd6	: I2S/Audio (VFF) TX	0x22000000	6'd7	: I2S/Audio (VFF) RX	0x22000000	6'd8	: UART0(VFF) TX	0x83030000	6'd9	: UART0(VFF) RX	0x83030000	6'd10	: UART1(VFF) TX	0x83040000	6'd11	: UART1(VFF) RX	0x83040000	6'd12	: BTIF(VFF) TX	0x830E0000	6'd13	: BTIF(VFF) RX	0x830E0000	6'd14	: not used	0x50310000	6'd15	: not used	0x50310004	6'd16	: not used	0x50310008	6'd17	: not used	0x5031000C	6'd18	: not used	0x50310010	6'd19	: not used	0x50310014	6'd20	: ADC(VFF) RX	0x830D0000	6'd21	: WIFI HIF(HALF) TRX	0x50201000	6'd22	: not used	0x830B0000	6'd23	: not used	0x830B0000
Value	Selected Master	SADDR																																																																											
6'd0	: Don't Use																																																																												
6'd1	: Don't Use																																																																												
6'd2	: I2C-0 (HALF) TX	0x83090000																																																																											
6'd3	: I2C-0 (HALF) RX	0x83090000																																																																											
6'd4	: I2C-1 (HALF) TX	0x830A0000																																																																											
6'd5	: I2C-1 (HALF) RX	0x830A0000																																																																											
6'd6	: I2S/Audio (VFF) TX	0x22000000																																																																											
6'd7	: I2S/Audio (VFF) RX	0x22000000																																																																											
6'd8	: UART0(VFF) TX	0x83030000																																																																											
6'd9	: UART0(VFF) RX	0x83030000																																																																											
6'd10	: UART1(VFF) TX	0x83040000																																																																											
6'd11	: UART1(VFF) RX	0x83040000																																																																											
6'd12	: BTIF(VFF) TX	0x830E0000																																																																											
6'd13	: BTIF(VFF) RX	0x830E0000																																																																											
6'd14	: not used	0x50310000																																																																											
6'd15	: not used	0x50310004																																																																											
6'd16	: not used	0x50310008																																																																											
6'd17	: not used	0x5031000C																																																																											
6'd18	: not used	0x50310010																																																																											
6'd19	: not used	0x50310014																																																																											
6'd20	: ADC(VFF) RX	0x830D0000																																																																											
6'd21	: WIFI HIF(HALF) TRX	0x50201000																																																																											
6'd22	: not used	0x830B0000																																																																											
6'd23	: not used	0x830B0000																																																																											

Bit(s)	Name	Description
		6'd24~37 : VFF Data Port      0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value as your master setting
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
10:8	BURST	<p><b>Transfer Type. Burst-type transfers have better bus efficiency. Mass data movement is recommended to use this kind of transfer. However, note that burst-type transfer does not stop until all of the beats in a burst are completed or transfer length is reached. FIFO threshold of peripherals must be configured carefully while being used to move data from/to the peripherals.</b></p> <p>What transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used.</p> <p>If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst</p>

Bit(s)	Name	Description
		cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used.
		000 Single
		001 Reserved
		010 4-beat incrementing burst
		011 Reserved
		100 8-beat incrementing burst
		101 Reserved
		110 16-beat incrementing burst
		111 Reserved
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <p>suggest DREQ = 0</p>
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p>

Bit(s)	Name	Description
		specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of
		a DMA master.
		00 Byte transfer/1 byte
		01 Half-word transfer/2 bytes
		10 Word transfer/4 bytes
		11 Reserved

83010218		DMA2_START					DMA CR4 Channel 2 Start Register						00000000				
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR																
Type	RW																
Reset	0																

Bit(s)	Name	Description
15	STR	<b>Start control for a DMA channel.</b>
		0 The DMA channel is stopped.
		1 The DMA channel is started and running.

8301021C		DMA2_INTSTA					DMA CR4 Channel 2 Interrupt Status Register						00000000				
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	TOINT
Type																	RO
Reset																	0
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT																
Type	RO																
Reset	0																

Bit(s)	Name	Description
16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<p><b>Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p>

<b>83010220</b>	<b>DMA2_ACKINT</b>						<b>DMA CR4 Channel 2 Interrupt Acknowledge Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOACK</b>
<b>Type</b>																<b>WO</b>
<b>Reset</b>																<b>0</b>
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ACK</b>															
<b>Type</b>	<b>WO</b>															
<b>Reset</b>	<b>0</b>															

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

<b>83010224</b>	<b>DMA2_RLCT</b>						<b>DMA CR4 Channel 2 Remaining Length of Current Transfer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RLCT</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	This register is to reflect the left amount of the transfer.

<b>83010228</b>	<b>DMA2 LIMITER</b>						<b>DMA CR4 Channel 2 Bandwidth Limiter Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>LIMITER</b>															
<b>Type</b>	RW															
<b>Reset</b>											0	0	0	0	0	0

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

<b>83010308</b>	<b>DMA3 WPPT</b>						<b>DMA CR4 Channel 3 Wrap Point Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPPT</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT	<p><b>WPPT[15:0] specifies the amount of the transfer count from start to jumping point for a DMA channel.</b></p> <p>WRITE :Address of the jump point.</p> <p>READ :Value set by the programmer.</p>

<b>8301030C</b>	<b>DMA3_WPPT</b>	<b>DMA CR4 Channel 3 Wrap To Address Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	WPPT															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WPPT															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WPTO	<p><b>WPTO[31:0] specifies the address of the jump point for a DMA channel, i.e. channel.</b></p> <p>WRITE :Address of the jump destination.</p> <p>READ :Value set by the programmer.</p>

<b>83010310</b>	<b>DMA3_COUNT</b>	<b>DMA CR4 Channel 3 Transfer Count Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------



Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

83010314		DMA3_CON					DMA CR4 Channel 3 Control Register							03F00000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>							MAS								DI R	WP EN	WP SD
<b>Type</b>							RW								RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	ITEN	TOEN					BURST					B2 W	DR EQ	DI NC	SIN C	SIZE	
<b>Type</b>	RW	RW					RW					RW	RW	RW	RW	RW	
<b>Reset</b>	0	0				0	0	0			0	0	0	0	0	0	

Bit(s)	Name	Description																																	
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.</p> <table border="0"> <tr> <td>Value</td> <td>Selected Master</td> <td>SADDR</td> </tr> <tr> <td>6'd0</td> <td>: Don't Use</td> <td></td> </tr> <tr> <td>6'd1</td> <td>: Don't Use</td> <td></td> </tr> <tr> <td>6'd2</td> <td>: I2C-0 (HALF) TX</td> <td>0x83090000</td> </tr> <tr> <td>6'd3</td> <td>: I2C-0 (HALF) RX</td> <td>0x83090000</td> </tr> <tr> <td>6'd4</td> <td>: I2C-1 (HALF) TX</td> <td>0x830A0000</td> </tr> <tr> <td>6'd5</td> <td>: I2C-1 (HALF) RX</td> <td>0x830A0000</td> </tr> <tr> <td>6'd6</td> <td>: I2S/Audio (VFF) TX</td> <td>0x22000000</td> </tr> <tr> <td>6'd7</td> <td>: I2S/Audio (VFF) RX</td> <td>0x22000000</td> </tr> <tr> <td>6'd8</td> <td>: UART0(VFF) TX</td> <td>0x83030000</td> </tr> <tr> <td>6'd9</td> <td>: UART0(VFF) RX</td> <td>0x83030000</td> </tr> </table>	Value	Selected Master	SADDR	6'd0	: Don't Use		6'd1	: Don't Use		6'd2	: I2C-0 (HALF) TX	0x83090000	6'd3	: I2C-0 (HALF) RX	0x83090000	6'd4	: I2C-1 (HALF) TX	0x830A0000	6'd5	: I2C-1 (HALF) RX	0x830A0000	6'd6	: I2S/Audio (VFF) TX	0x22000000	6'd7	: I2S/Audio (VFF) RX	0x22000000	6'd8	: UART0(VFF) TX	0x83030000	6'd9	: UART0(VFF) RX	0x83030000
Value	Selected Master	SADDR																																	
6'd0	: Don't Use																																		
6'd1	: Don't Use																																		
6'd2	: I2C-0 (HALF) TX	0x83090000																																	
6'd3	: I2C-0 (HALF) RX	0x83090000																																	
6'd4	: I2C-1 (HALF) TX	0x830A0000																																	
6'd5	: I2C-1 (HALF) RX	0x830A0000																																	
6'd6	: I2S/Audio (VFF) TX	0x22000000																																	
6'd7	: I2S/Audio (VFF) RX	0x22000000																																	
6'd8	: UART0(VFF) TX	0x83030000																																	
6'd9	: UART0(VFF) RX	0x83030000																																	

Bit(s)	Name	Description
		6'd10 : UART1(VFF) TX      0x83040000
		6'd11 : UART1(VFF) RX      0x83040000
		6'd12 : BTIF(VFF) TX        0x830E0000
		6'd13 : BTIF(VFF) RX        0x830E0000
		6'd14 : not used              0x50310000
		6'd15 : not used              0x50310004
		6'd16 : not used              0x50310008
		6'd17 : not used              0x5031000C
		6'd18 : not used              0x50310010
		6'd19 : not used              0x50310014
		6'd20 : ADC(VFF) RX         0x830D0000
		6'd21 : WIFI HIF(HALF) TRX   0x50201000
		6'd22 : not used              0x830B0000
		6'd23 : not used              0x830B0000
		6'd24~37 : VFF Data Port     0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value asyour master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>

Bit(s)	Name	Description
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
10:8	BURST	<p><b>Transfer Type. Burst-type transfers have better bus efficiency. Mass data movement is recommended to use this kind of transfer. However, note that burst-type transfer does not stop until all of the beats in a burst are completed or transfer length is reached. FIFO threshold of peripherals must be configured carefully while being used to move data from/to the peripherals.</b></p> <p>What transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used.</p> <p>If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used.</p> <p>000 Single</p> <p>001 Reserved</p> <p>010 4-beat incrementing burst</p> <p>011 Reserved</p> <p>100 8-beat incrementing burst</p> <p>101 Reserved</p> <p>110 16-beat incrementing burst</p> <p>111 Reserved</p>
5	B2W	<p><b>Word to Byte or Byte to Word transfer for the applications of transferring non-word-aligned-address data to word-aligned-address data. Note that BURST is set to 4-beat burst while enabling this function, and the SIZE is set to Byte.</b></p>

Bit(s)	Name	Description
		NO effect on channel 1 , 2, 12-25
		0 Disable
		1 Enable
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <p>MAS Selected Master suggest DREQ setting</p> <p>6'd2 : I2C-0 (HALF) TX 1</p> <p>6'd3 : I2C-0 (HALF) RX 1</p> <p>6'd4 : I2C-1 (HALF) TX 1</p> <p>6'd5 : I2C-1 (HALF) RX 1</p> <p>6'd21 : WIFI HIF(HALF) TRX 0</p>
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data</p>

Bit(s)	Name	Description
		width of
		a DMA master.
		00 Byte transfer/1 byte
		01 Half-word transfer/2 bytes
		10 Word transfer/4 bytes
		11 Reserved

83010318		DMA3_START					DMA CR4 Channel 3 Start Register								00000000		
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR																
Type	RW																
Reset	0																

Bit(s)	Name	Description
15	STR	<b>Start control for a DMA channel.</b>
		0 The DMA channel is stopped.
		1 The DMA channel is started and running.

8301031C		DMA3_INTSTA					DMA CR4 Channel 3 Interrupt Status Register								00000000		
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	TOINT
Type																	RO
Reset																	0
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT																
Type	RO																
Reset	0																

Bit(s)	Name	Description
16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<p><b>Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p>

<b>83010320</b>	<b>DMA3 ACKINT</b>						<b>DMA CR4 Channel 3 Interrupt Acknowledge Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOACK</b>
<b>Type</b>																<b>WO</b>
<b>Reset</b>																<b>0</b>
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ACK</b>															
<b>Type</b>	<b>WO</b>															
<b>Reset</b>	<b>0</b>															

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

<b>83010324</b>	<b>DMA3 RLCT</b>						<b>DMA CR4 Channel 3 Remaining Length of Current Transfer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RLCT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	This register is to reflect the left amount of the transfer.

<b>83010328</b>	<b>DMA3 LIMITER</b>						<b>DMA CR4 Channel 3 Bandwidth Limiter Register</b>						<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									LIMITER							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

<b>8301032C</b>	<b>DMA3 PGMADDR</b>						<b>DMA CR4 Channel 3 Programmable Address Register</b>						<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PGMADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PGMADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or</b></p> <p>virtual FIFO</p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

<b>83010408</b>	<b>DMA4 WPPT</b>						<b>DMA CR4 Channel 4 Wrap Point Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPPT</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT	<p><b>WPPT[15:0] specifies the amount of the transfer count from start to jumping point for a DMA channel.</b></p> <p>WRITE :Address of the jump point.</p> <p>READ :Value set by the programmer.</p>

<b>8301040C</b>	<b>DMA4 WPTO</b>						<b>DMA CR4 Channel 4 Wrap To Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPTO</b>															



<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WPTO	<p><b>WPTO[31:0] specifies the address of the jump point for a DMA channel, i.e. channel.</b></p> <p>WRITE :Address of the jump destination.</p> <p>READ :Value set by the programmer.</p>

<b>83010410</b>	<b>DMA4_COUNT</b>						<b>DMA CR4 Channel 4 Transfer Count Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

<b>83010414</b>	<b>DMA4_CON</b>						<b>DMA CR4 Channel 4 Control Register</b>						<b>03F00000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>							MAS							DI R	WP EN	WP SD
<b>Type</b>							RW							RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ITE N	TO EN					BURST					B2 W	DR EQ	DI NC	SIN C	SIZE
<b>Type</b>	RW	RW					RW					RW	RW	RW	RW	RW
<b>Reset</b>	0	0				0	0	0			0	0	0	0	0	0

Bit(s)	Name	Description																																																																														
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Value</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">SADDR</th> </tr> </thead> <tbody> <tr><td>6'd0</td><td>: Don't Use</td><td></td></tr> <tr><td>6'd1</td><td>: Don't Use</td><td></td></tr> <tr><td>6'd2</td><td>: I2C-0(HALF) TX</td><td>0x83090000</td></tr> <tr><td>6'd3</td><td>: I2C-0 (HALF) RX</td><td>0x83090000</td></tr> <tr><td>6'd4</td><td>: I2C-1 (HALF) TX</td><td>0x830A0000</td></tr> <tr><td>6'd5</td><td>: I2C-1 (HALF) RX</td><td>0x830A0000</td></tr> <tr><td>6'd6</td><td>: I2S/Audio (VFF) TX</td><td>0x22000000</td></tr> <tr><td>6'd7</td><td>: I2S/Audio (VFF) RX</td><td>0x22000000</td></tr> <tr><td>6'd8</td><td>: UART0(VFF) TX</td><td>0x83030000</td></tr> <tr><td>6'd9</td><td>: UART0(VFF) RX</td><td>0x83030000</td></tr> <tr><td>6'd10</td><td>: UART1(VFF) TX</td><td>0x83040000</td></tr> <tr><td>6'd11</td><td>: UART1(VFF) RX</td><td>0x83040000</td></tr> <tr><td>6'd12</td><td>: BTIF(VFF) TX</td><td>0x830E0000</td></tr> <tr><td>6'd13</td><td>: BTIF(VFF) RX</td><td>0x830E0000</td></tr> <tr><td>6'd14</td><td>: not used</td><td>0x50310000</td></tr> <tr><td>6'd15</td><td>: not used</td><td>0x50310004</td></tr> <tr><td>6'd16</td><td>: not used</td><td>0x50310008</td></tr> <tr><td>6'd17</td><td>: not used</td><td>0x5031000C</td></tr> <tr><td>6'd18</td><td>: not used</td><td>0x50310010</td></tr> <tr><td>6'd19</td><td>: not used</td><td>0x50310014</td></tr> <tr><td>6'd20</td><td>: ADC(VFF) RX</td><td>0x830D0000</td></tr> <tr><td>6'd21</td><td>: WIFI HIF(HALF) TRX</td><td>0x50201000</td></tr> <tr><td>6'd22</td><td>: not used</td><td>0x830B0000</td></tr> <tr><td>6'd23</td><td>: not used</td><td>0x830B0000</td></tr> <tr><td>6'd24~37</td><td>: VFF Data Port</td><td>0x79000m00</td></tr> </tbody> </table>	Value	Selected Master	SADDR	6'd0	: Don't Use		6'd1	: Don't Use		6'd2	: I2C-0(HALF) TX	0x83090000	6'd3	: I2C-0 (HALF) RX	0x83090000	6'd4	: I2C-1 (HALF) TX	0x830A0000	6'd5	: I2C-1 (HALF) RX	0x830A0000	6'd6	: I2S/Audio (VFF) TX	0x22000000	6'd7	: I2S/Audio (VFF) RX	0x22000000	6'd8	: UART0(VFF) TX	0x83030000	6'd9	: UART0(VFF) RX	0x83030000	6'd10	: UART1(VFF) TX	0x83040000	6'd11	: UART1(VFF) RX	0x83040000	6'd12	: BTIF(VFF) TX	0x830E0000	6'd13	: BTIF(VFF) RX	0x830E0000	6'd14	: not used	0x50310000	6'd15	: not used	0x50310004	6'd16	: not used	0x50310008	6'd17	: not used	0x5031000C	6'd18	: not used	0x50310010	6'd19	: not used	0x50310014	6'd20	: ADC(VFF) RX	0x830D0000	6'd21	: WIFI HIF(HALF) TRX	0x50201000	6'd22	: not used	0x830B0000	6'd23	: not used	0x830B0000	6'd24~37	: VFF Data Port	0x79000m00
Value	Selected Master	SADDR																																																																														
6'd0	: Don't Use																																																																															
6'd1	: Don't Use																																																																															
6'd2	: I2C-0(HALF) TX	0x83090000																																																																														
6'd3	: I2C-0 (HALF) RX	0x83090000																																																																														
6'd4	: I2C-1 (HALF) TX	0x830A0000																																																																														
6'd5	: I2C-1 (HALF) RX	0x830A0000																																																																														
6'd6	: I2S/Audio (VFF) TX	0x22000000																																																																														
6'd7	: I2S/Audio (VFF) RX	0x22000000																																																																														
6'd8	: UART0(VFF) TX	0x83030000																																																																														
6'd9	: UART0(VFF) RX	0x83030000																																																																														
6'd10	: UART1(VFF) TX	0x83040000																																																																														
6'd11	: UART1(VFF) RX	0x83040000																																																																														
6'd12	: BTIF(VFF) TX	0x830E0000																																																																														
6'd13	: BTIF(VFF) RX	0x830E0000																																																																														
6'd14	: not used	0x50310000																																																																														
6'd15	: not used	0x50310004																																																																														
6'd16	: not used	0x50310008																																																																														
6'd17	: not used	0x5031000C																																																																														
6'd18	: not used	0x50310010																																																																														
6'd19	: not used	0x50310014																																																																														
6'd20	: ADC(VFF) RX	0x830D0000																																																																														
6'd21	: WIFI HIF(HALF) TRX	0x50201000																																																																														
6'd22	: not used	0x830B0000																																																																														
6'd23	: not used	0x830B0000																																																																														
6'd24~37	: VFF Data Port	0x79000m00																																																																														

Bit(s)	Name	Description
		<p>*m is N-12</p> <p>other: reserved</p> <p>default :6'h3f</p> <p>If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value as your master setting</p>
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
10:8	BURST	<p><b>Transfer Type. Burst-type transfers have better bus efficiency. Mass data movement is recommended to use this kind of transfer. However, note that burst-type transfer does not stop until all of the beats in a burst are</b></p>

Bit(s)	Name	Description																		
		<p><b>completed or transfer length is reached. FIFO threshold of peripherals must be configured carefully while being used to move data from/to the peripherals.</b></p> <p>What transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used.</p> <p>If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used.</p> <p>000 Single</p> <p>001 Reserved</p> <p>010 4-beat incrementing burst</p> <p>011 Reserved</p> <p>100 8-beat incrementing burst</p> <p>101 Reserved</p> <p>110 16-beat incrementing burst</p> <p>111 Reserved</p>																		
5	B2W	<p><b>Word to Byte or Byte to Word transfer for the applications of transferring non-word-aligned-address data to word-aligned-address data. Note that BURST is set to 4-beat burst while enabling this function, and the SIZE is set to Byte.</b></p> <p>NO effect on channel 1 , 2, 12-25</p> <p>0 Disable</p> <p>1 Enable</p>																		
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">MAS</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">suggest DREQ setting</th> </tr> </thead> <tbody> <tr> <td>6'd2</td> <td>: I2C-0 (HALF) TX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd3</td> <td>: I2C-0 (HALF) RX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd4</td> <td>: I2C-1 (HALF) TX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd5</td> <td>: I2C-1 (HALF) RX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd21</td> <td>: WIFI HIF(HALF) TRX</td> <td style="text-align: center;">0</td> </tr> </tbody> </table>	MAS	Selected Master	suggest DREQ setting	6'd2	: I2C-0 (HALF) TX	1	6'd3	: I2C-0 (HALF) RX	1	6'd4	: I2C-1 (HALF) TX	1	6'd5	: I2C-1 (HALF) RX	1	6'd21	: WIFI HIF(HALF) TRX	0
MAS	Selected Master	suggest DREQ setting																		
6'd2	: I2C-0 (HALF) TX	1																		
6'd3	: I2C-0 (HALF) RX	1																		
6'd4	: I2C-1 (HALF) TX	1																		
6'd5	: I2C-1 (HALF) RX	1																		
6'd21	: WIFI HIF(HALF) TRX	0																		

Bit(s)	Name	Description
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p>

83010418		DMA4_START						DMA CR4 Channel 4 Start Register						00000000			
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR																
Type	RW																
Reset	0																

Bit(s)	Name	Description
15	STR	<p><b>Start control for a DMA channel.</b></p> <p>0 The DMA channel is stopped.</p> <p>1 The DMA channel is started and running.</p>

<b>8301041C</b>	<b>DMA4_INTSTA</b>						<b>DMA CR4 Channel 4 Interrupt Status Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOINT</b>
<b>Type</b>																RO
<b>Reset</b>																0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	INT															
<b>Type</b>	RO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<p><b>Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p>

<b>83010420</b>	<b>DMA4_ACKINT</b>						<b>DMA CR4 Channel 4 Interrupt Acknowledge Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOACK</b>
<b>Type</b>																WO
<b>Reset</b>																0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ACK															

<b>Type</b>	WO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

<b>83010424</b>	<b>DMA4_RLCT</b>						<b>DMA CR4 Channel 4 Remaining Length of Current Transfer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RLCT</b>															
<b>Type</b>	<b>RO</b>															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	<b>This register is to reflect the left amount of the transfer.</b>

<b>83010428</b>	<b>DMA4_LIMITER</b>						<b>DMA CR4 Channel 4 Bandwidth Limiter Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
	<b>LIMITER</b>															
	<b>RW</b>															





e																
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT	<p><b>WPPT[15:0] specifies the amount of the transfer count from start to jumping point for a DMA channel.</b></p> <p>WRITE :Address of the jump point.</p> <p>READ :Value set by the programmer.</p>

<b>8301050C</b>	<b>DMA5 WPTO</b>						<b>DMA CR4 Channel 5 Wrap To Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WPTO	<p><b>WPTO[31:0] specifies the address of the jump point for a DMA channel, i.e. channel.</b></p> <p>WRITE :Address of the jump destination.</p> <p>READ :Value set by the programmer.</p>

<b>83010510</b>	<b>DMA5 COUNT</b>						<b>DMA CR4 Channel 5 Transfer Count Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>LEN</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>LEN</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

83010514	DMA5_CON						DMA CR4 Channel 5 Control Register							03F00000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>							<b>MAS</b>								<b>DI R</b>	<b>WP EN</b>	<b>WP SD</b>
<b>Type</b>							RW								RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>ITEN</b>	<b>TOEN</b>					<b>BURST</b>					<b>B2 W</b>	<b>DR EQ</b>	<b>DI NC</b>	<b>SIN C</b>	<b>SIZE</b>	
<b>Type</b>	RW	RW					RW					RW	RW	RW	RW	RW	
<b>Reset</b>	0	0				0	0	0			0	0	0	0	0	0	

Bit(s)	Name	Description																														
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.</p> <table style="width: 100%; border: none;"> <tr> <td style="width: 30%;">Value</td> <td style="width: 30%;">Selected Master</td> <td style="width: 40%;">SADDR</td> </tr> <tr> <td>6'd0</td> <td>: Don't Use</td> <td></td> </tr> <tr> <td>6'd1</td> <td>: Don't Use</td> <td></td> </tr> <tr> <td>6'd2</td> <td>: I2C-0 (HALF) TX</td> <td>0x83090000</td> </tr> <tr> <td>6'd3</td> <td>: I2C-0 (HALF) RX</td> <td>0x83090000</td> </tr> <tr> <td>6'd4</td> <td>: I2C-1 (HALF) TX</td> <td>0x830A0000</td> </tr> <tr> <td>6'd5</td> <td>: I2C-1 (HALF) RX</td> <td>0x830A0000</td> </tr> <tr> <td>6'd6</td> <td>: I2S/Audio (VFF) TX</td> <td>0x22000000</td> </tr> <tr> <td>6'd7</td> <td>: I2S/Audio (VFF) RX</td> <td>0x22000000</td> </tr> <tr> <td>6'd8</td> <td>: UART0(VFF) TX</td> <td>0x83030000</td> </tr> </table>	Value	Selected Master	SADDR	6'd0	: Don't Use		6'd1	: Don't Use		6'd2	: I2C-0 (HALF) TX	0x83090000	6'd3	: I2C-0 (HALF) RX	0x83090000	6'd4	: I2C-1 (HALF) TX	0x830A0000	6'd5	: I2C-1 (HALF) RX	0x830A0000	6'd6	: I2S/Audio (VFF) TX	0x22000000	6'd7	: I2S/Audio (VFF) RX	0x22000000	6'd8	: UART0(VFF) TX	0x83030000
Value	Selected Master	SADDR																														
6'd0	: Don't Use																															
6'd1	: Don't Use																															
6'd2	: I2C-0 (HALF) TX	0x83090000																														
6'd3	: I2C-0 (HALF) RX	0x83090000																														
6'd4	: I2C-1 (HALF) TX	0x830A0000																														
6'd5	: I2C-1 (HALF) RX	0x830A0000																														
6'd6	: I2S/Audio (VFF) TX	0x22000000																														
6'd7	: I2S/Audio (VFF) RX	0x22000000																														
6'd8	: UART0(VFF) TX	0x83030000																														

Bit(s)	Name	Description
		6'd9 : UART0(VFF) RX      0x83030000
		6'd10 : UART1(VFF) TX     0x83040000
		6'd11 : UART1(VFF) RX     0x83040000
		6'd12 : BTIF(VFF) TX      0x830E0000
		6'd13 : BTIF(VFF) RX      0x830E0000
		6'd14 : not used            0x50310000
		6'd15 : not used            0x50310004
		6'd16 : not used            0x50310008
		6'd17 : not used            0x5031000C
		6'd18 : not used            0x50310010
		6'd19 : not used            0x50310014
		6'd20 : ADC(VFF) RX       0x830D0000
		6'd21 : WIFI HIF(HALF) TRX 0x50201000
		6'd22 : not used            0x830B0000
		6'd23 : not used            0x830B0000
		6'd24~37 : VFF Data Port   0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value asyour master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p>

Bit(s)	Name	Description
		No effect on channel 12~25 (Virtual FIFO).
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
10:8	BURST	<p><b>Transfer Type. Burst-type transfers have better bus efficiency. Mass data movement is recommended to use this kind of transfer. However, note that burst-type transfer does not stop until all of the beats in a burst are completed or transfer length is reached. FIFO threshold of peripherals must be configured carefully while being used to move data from/to the peripherals.</b></p> <p>What transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used.</p> <p>If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used.</p> <p>000 Single</p> <p>001 Reserved</p> <p>010 4-beat incrementing burst</p> <p>011 Reserved</p> <p>100 8-beat incrementing burst</p> <p>101 Reserved</p> <p>110 16-beat incrementing burst</p> <p>111 Reserved</p>
5	B2W	<p><b>Word to Byte or Byte to Word transfer for the applications of transferring non-word-aligned-address data to word-aligned-address data. Note that BURST is set to 4-beat burst while enabling this function, and the SIZE is set to</b></p>

Bit(s)	Name	Description
		<p><b>Byte.</b></p> <p>NO effect on channel 1 , 2, 12-25</p> <p>0 Disable</p> <p>1 Enable</p>
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <p>MAS Selected Master suggest DREQ setting</p> <p>6'd2 : I2C-0 (HALF) TX 1</p> <p>6'd3 : I2C-0 (HALF) RX 1</p> <p>6'd4 : I2C-1 (HALF) TX 1</p> <p>6'd5 : I2C-1 (HALF) RX 1</p> <p>6'd21 : WIFI HIF (HALF) TRX 0</p>
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte</p>

Bit(s)	Name	Description
		and has maximum value of 4 bytes. It is mainly decided by the data width of  a DMA master.  00 Byte transfer/1 byte  01 Half-word transfer/2 bytes  10 Word transfer/4 bytes  11 Reserved

83010518		DMA5_START					DMA CR4 Channel 5 Start Register							00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR															
Type	RW															
Reset	0															

Bit(s)	Name	Description
15	STR	<b>Start control for a DMA channel.</b>  0 The DMA channel is stopped.  1 The DMA channel is started and running.

8301051C		DMA5_INTSTA					DMA CR4 Channel 5 Interrupt Status Register							00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TOINT
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT															
Type	RO															
Reset	0															

Bit(s)	Name	Description
16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<p><b>Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p>

<b>83010520</b>	<b>DMA5 ACKINT</b>						<b>DMA CR4 Channel 5 Interrupt Acknowledge Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOACK</b>
<b>Type</b>																<b>WO</b>
<b>Reset</b>																<b>0</b>
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ACK</b>															
<b>Type</b>	<b>WO</b>															
<b>Reset</b>	<b>0</b>															

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

<b>83010524</b>	<b>DMA5 RLCT</b>						<b>DMA CR4 Channel 5 Remaining Length of Current Transfer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RLCT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	This register is to reflect the left amount of the transfer.

<b>83010528</b>	<b>DMA5 LIMITER</b>						<b>DMA CR4 Channel 5 Bandwidth Limiter Register</b>						<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									LIMITER							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

<b>8301052C</b>	<b>DMA5 PGMADDR</b>						<b>DMA CR4 Channel 5 Programmable Address Register</b>						<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PGMADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PGMADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or virtual FIFO</b></p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

83010608	DMA6 WPPT						DMA CR4 Channel 6 Wrap Point Address Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WPPT															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT	<p><b>WPPT[15:0] specifies the amount of the transfer count from start to jumping point for a DMA channel.</b></p> <p>WRITE :Address of the jump point.</p> <p>READ :Value set by the programmer.</p>

8301060C	DMA6 WPTO						DMA CR4 Channel 6 Wrap To Address Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	WPTO															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WPTO															

<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WPTO	<p><b>WPTO[31:0] specifies the address of the jump point for a DMA channel, i.e. channel.</b></p> <p>WRITE :Address of the jump destination.</p> <p>READ :Value set by the programmer.</p>

<b>83010610</b>	<b>DMA6_COUNT</b>						<b>DMA CR4 Channel 6 Transfer Count Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

<b>83010614</b>	<b>DMA6_CON</b>						<b>DMA CR4 Channel 6 Control Register</b>						<b>03F00000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>							MAS							DI R	WP EN	WP SD
<b>Type</b>							RW							RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ITE N	TO EN					BURST					B2 W	DR EQ	DI NC	SIN C	SIZE
<b>Type</b>	RW	RW					RW					RW	RW	RW	RW	RW
<b>Reset</b>	0	0				0	0	0			0	0	0	0	0	0

Bit(s)	Name	Description																																																																														
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Value</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">SADDR</th> </tr> </thead> <tbody> <tr><td>6'd0</td><td>: Don't Use</td><td></td></tr> <tr><td>6'd1</td><td>: Don't Use</td><td></td></tr> <tr><td>6'd2</td><td>: I2C-0 (HALF) TX</td><td>0x83090000</td></tr> <tr><td>6'd3</td><td>: I2C-0 (HALF) RX</td><td>0x83090000</td></tr> <tr><td>6'd4</td><td>: I2C-1 (HALF) TX</td><td>0x830A0000</td></tr> <tr><td>6'd5</td><td>: I2C-1 (HALF) RX</td><td>0x830A0000</td></tr> <tr><td>6'd6</td><td>: I2S/Audio (VFF) TX</td><td>0x22000000</td></tr> <tr><td>6'd7</td><td>: I2S/Audio (VFF) RX</td><td>0x22000000</td></tr> <tr><td>6'd8</td><td>: UART0(VFF) TX</td><td>0x83030000</td></tr> <tr><td>6'd9</td><td>: UART0(VFF) RX</td><td>0x83030000</td></tr> <tr><td>6'd10</td><td>: UART1(VFF) TX</td><td>0x83040000</td></tr> <tr><td>6'd11</td><td>: UART1(VFF) RX</td><td>0x83040000</td></tr> <tr><td>6'd12</td><td>: BTIF(VFF) TX</td><td>0x830E0000</td></tr> <tr><td>6'd13</td><td>: BTIF(VFF) RX</td><td>0x830E0000</td></tr> <tr><td>6'd14</td><td>: not used</td><td>0x50310000</td></tr> <tr><td>6'd15</td><td>: not used</td><td>0x50310004</td></tr> <tr><td>6'd16</td><td>: not used</td><td>0x50310008</td></tr> <tr><td>6'd17</td><td>: not used</td><td>0x5031000C</td></tr> <tr><td>6'd18</td><td>: not used</td><td>0x50310010</td></tr> <tr><td>6'd19</td><td>: not used</td><td>0x50310014</td></tr> <tr><td>6'd20</td><td>: ADC(VFF) RX</td><td>0x830D0000</td></tr> <tr><td>6'd21</td><td>: WIFI HIF(HALF) TRX</td><td>0x50201000</td></tr> <tr><td>6'd22</td><td>: not used</td><td>0x830B0000</td></tr> <tr><td>6'd23</td><td>: not used</td><td>0x830B0000</td></tr> <tr><td>6'd24~37</td><td>: VFF Data Port</td><td>0x79000m00</td></tr> </tbody> </table>	Value	Selected Master	SADDR	6'd0	: Don't Use		6'd1	: Don't Use		6'd2	: I2C-0 (HALF) TX	0x83090000	6'd3	: I2C-0 (HALF) RX	0x83090000	6'd4	: I2C-1 (HALF) TX	0x830A0000	6'd5	: I2C-1 (HALF) RX	0x830A0000	6'd6	: I2S/Audio (VFF) TX	0x22000000	6'd7	: I2S/Audio (VFF) RX	0x22000000	6'd8	: UART0(VFF) TX	0x83030000	6'd9	: UART0(VFF) RX	0x83030000	6'd10	: UART1(VFF) TX	0x83040000	6'd11	: UART1(VFF) RX	0x83040000	6'd12	: BTIF(VFF) TX	0x830E0000	6'd13	: BTIF(VFF) RX	0x830E0000	6'd14	: not used	0x50310000	6'd15	: not used	0x50310004	6'd16	: not used	0x50310008	6'd17	: not used	0x5031000C	6'd18	: not used	0x50310010	6'd19	: not used	0x50310014	6'd20	: ADC(VFF) RX	0x830D0000	6'd21	: WIFI HIF(HALF) TRX	0x50201000	6'd22	: not used	0x830B0000	6'd23	: not used	0x830B0000	6'd24~37	: VFF Data Port	0x79000m00
Value	Selected Master	SADDR																																																																														
6'd0	: Don't Use																																																																															
6'd1	: Don't Use																																																																															
6'd2	: I2C-0 (HALF) TX	0x83090000																																																																														
6'd3	: I2C-0 (HALF) RX	0x83090000																																																																														
6'd4	: I2C-1 (HALF) TX	0x830A0000																																																																														
6'd5	: I2C-1 (HALF) RX	0x830A0000																																																																														
6'd6	: I2S/Audio (VFF) TX	0x22000000																																																																														
6'd7	: I2S/Audio (VFF) RX	0x22000000																																																																														
6'd8	: UART0(VFF) TX	0x83030000																																																																														
6'd9	: UART0(VFF) RX	0x83030000																																																																														
6'd10	: UART1(VFF) TX	0x83040000																																																																														
6'd11	: UART1(VFF) RX	0x83040000																																																																														
6'd12	: BTIF(VFF) TX	0x830E0000																																																																														
6'd13	: BTIF(VFF) RX	0x830E0000																																																																														
6'd14	: not used	0x50310000																																																																														
6'd15	: not used	0x50310004																																																																														
6'd16	: not used	0x50310008																																																																														
6'd17	: not used	0x5031000C																																																																														
6'd18	: not used	0x50310010																																																																														
6'd19	: not used	0x50310014																																																																														
6'd20	: ADC(VFF) RX	0x830D0000																																																																														
6'd21	: WIFI HIF(HALF) TRX	0x50201000																																																																														
6'd22	: not used	0x830B0000																																																																														
6'd23	: not used	0x830B0000																																																																														
6'd24~37	: VFF Data Port	0x79000m00																																																																														

Bit(s)	Name	Description
		<p>*m is N-12</p> <p>other: reserved</p> <p>default :6'h3f</p> <p>If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value asyour master setting</p>
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
10:8	BURST	<p><b>Transfer Type. Burst-type transfers have better bus efficiency. Mass data movement is recommended to use this kind of transfer. However, note that burst-type transfer does not stop until all of the beats in a burst are</b></p>

Bit(s)	Name	Description																		
		<p><b>completed or transfer length is reached. FIFO threshold of peripherals must be configured carefully while being used to move data from/to the peripherals.</b></p> <p>What transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used.</p> <p>If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used.</p> <p>000 Single</p> <p>001 Reserved</p> <p>010 4-beat incrementing burst</p> <p>011 Reserved</p> <p>100 8-beat incrementing burst</p> <p>101 Reserved</p> <p>110 16-beat incrementing burst</p> <p>111 Reserved</p>																		
5	B2W	<p><b>Word to Byte or Byte to Word transfer for the applications of transferring non-word-aligned-address data to word-aligned-address data. Note that BURST is set to 4-beat burst while enabling this function, and the SIZE is set to Byte.</b></p> <p>NO effect on channel 1 , 2, 12-25</p> <p>0 Disable</p> <p>1 Enable</p>																		
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">MAS</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">suggest DREQ setting</th> </tr> </thead> <tbody> <tr> <td>6'd2</td> <td>: I2C-0 (HALF) TX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd3</td> <td>: I2C-0 (HALF) RX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd4</td> <td>: I2C-1 (HALF) TX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd5</td> <td>: I2C-1 (HALF) RX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd21</td> <td>: WIFI HIF(HALF) TRX</td> <td style="text-align: center;">0</td> </tr> </tbody> </table>	MAS	Selected Master	suggest DREQ setting	6'd2	: I2C-0 (HALF) TX	1	6'd3	: I2C-0 (HALF) RX	1	6'd4	: I2C-1 (HALF) TX	1	6'd5	: I2C-1 (HALF) RX	1	6'd21	: WIFI HIF(HALF) TRX	0
MAS	Selected Master	suggest DREQ setting																		
6'd2	: I2C-0 (HALF) TX	1																		
6'd3	: I2C-0 (HALF) RX	1																		
6'd4	: I2C-1 (HALF) TX	1																		
6'd5	: I2C-1 (HALF) RX	1																		
6'd21	: WIFI HIF(HALF) TRX	0																		

Bit(s)	Name	Description
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p>

83010618		DMA6_START						DMA CR4 Channel 6 Start Register						00000000			
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR																
Type	RW																
Reset	0																

Bit(s)	Name	Description
15	STR	<p><b>Start control for a DMA channel.</b></p> <p>0 The DMA channel is stopped.</p> <p>1 The DMA channel is started and running.</p>

8301061C		DMA6_INTSTA					DMA CR4 Channel 6 Interrupt Status Register							00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TOINT
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT															
Type	RO															
Reset	0															

Bit(s)	Name	Description
16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<p><b>Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p>

83010620		DMA6_ACKINT					DMA CR4 Channel 6 Interrupt Acknowledge Register							00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TOACK
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ACK															

<b>Type</b>	WO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

<b>83010624</b>	<b>DMA6 RLCT</b>						<b>DMA CR4 Channel 6 Remaining Length of Current Transfer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RLCT</b>															
<b>Type</b>	<b>RO</b>															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	<b>This register is to reflect the left amount of the transfer.</b>

<b>83010628</b>	<b>DMA6 LIMITER</b>						<b>DMA CR4 Channel 6 Bandwidth Limiter Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
	<b>LIMITER</b>															
	<b>RW</b>															





e																
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT	<p><b>WPPT[15:0] specifies the amount of the transfer count from start to jumping point for a DMA channel.</b></p> <p>WRITE :Address of the jump point.</p> <p>READ :Value set by the programmer.</p>

<b>8301070C</b>	<b>DMA7 WPTO</b>						<b>DMA CR4 Channel 7 Wrap To Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WPTO	<p><b>WPTO[31:0] specifies the address of the jump point for a DMA channel, i.e. channel.</b></p> <p>WRITE :Address of the jump destination.</p> <p>READ :Value set by the programmer.</p>

<b>83010710</b>	<b>DMA7 COUNT</b>						<b>DMA CR4 Channel 7 Transfer Count Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>LEN</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>LEN</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

83010714		DMA7_CON					DMA CR4 Channel 7 Control Register							03F00000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>							MAS								<b>DI R</b>	<b>WP EN</b>	<b>WP SD</b>
<b>Type</b>							RW								RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>ITEN</b>	<b>TOEN</b>					BURST					<b>B2 W</b>	<b>DR EQ</b>	<b>DI NC</b>	<b>SIN C</b>	SIZE	
<b>Type</b>	RW	RW					RW					RW	RW	RW	RW	RW	
<b>Reset</b>	0	0				0	0	0			0	0	0	0	0	0	

Bit(s)	Name	Description																														
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Value</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">SADDR</th> </tr> </thead> <tbody> <tr> <td>6'd0</td> <td>: Don't Use</td> <td></td> </tr> <tr> <td>6'd1</td> <td>: Don't Use</td> <td></td> </tr> <tr> <td>6'd2</td> <td>: I2C-0 (HALF) TX</td> <td>0x83090000</td> </tr> <tr> <td>6'd3</td> <td>: I2C-0 (HALF) RX</td> <td>0x83090000</td> </tr> <tr> <td>6'd4</td> <td>: I2C-1 (HALF) TX</td> <td>0x830A0000</td> </tr> <tr> <td>6'd5</td> <td>: I2C-1 (HALF) RX</td> <td>0x830A0000</td> </tr> <tr> <td>6'd6</td> <td>: I2S/Audio (VFF) TX</td> <td>0x22000000</td> </tr> <tr> <td>6'd7</td> <td>: I2S/Audio (VFF) RX</td> <td>0x22000000</td> </tr> <tr> <td>6'd8</td> <td>: UART0(VFF) TX</td> <td>0x83030000</td> </tr> </tbody> </table>	Value	Selected Master	SADDR	6'd0	: Don't Use		6'd1	: Don't Use		6'd2	: I2C-0 (HALF) TX	0x83090000	6'd3	: I2C-0 (HALF) RX	0x83090000	6'd4	: I2C-1 (HALF) TX	0x830A0000	6'd5	: I2C-1 (HALF) RX	0x830A0000	6'd6	: I2S/Audio (VFF) TX	0x22000000	6'd7	: I2S/Audio (VFF) RX	0x22000000	6'd8	: UART0(VFF) TX	0x83030000
Value	Selected Master	SADDR																														
6'd0	: Don't Use																															
6'd1	: Don't Use																															
6'd2	: I2C-0 (HALF) TX	0x83090000																														
6'd3	: I2C-0 (HALF) RX	0x83090000																														
6'd4	: I2C-1 (HALF) TX	0x830A0000																														
6'd5	: I2C-1 (HALF) RX	0x830A0000																														
6'd6	: I2S/Audio (VFF) TX	0x22000000																														
6'd7	: I2S/Audio (VFF) RX	0x22000000																														
6'd8	: UART0(VFF) TX	0x83030000																														

Bit(s)	Name	Description
		6'd9 : UART0(VFF) RX      0x83030000
		6'd10 : UART1(VFF) TX    0x83040000
		6'd11 : UART1(VFF) RX    0x83040000
		6'd12 : BTIF(VFF) TX     0x830E0000
		6'd13 : BTIF(VFF) RX     0x830E0000
		6'd14 : not used            0x50310000
		6'd15 : not used            0x50310004
		6'd16 : not used            0x50310008
		6'd17 : not used            0x5031000C
		6'd18 : not used            0x50310010
		6'd19 : not used            0x50310014
		6'd20 : ADC(VFF) RX       0x830D0000
		6'd21 : WIFI HIF(HALF) TRX 0x50201000
		6'd22 : not used            0x830B0000
		6'd23 : not used            0x830B0000
		6'd24~37 : VFF Data Port   0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value asyour master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p>

Bit(s)	Name	Description
		No effect on channel 12~25 (Virtual FIFO).
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
10:8	BURST	<p><b>Transfer Type. Burst-type transfers have better bus efficiency. Mass data movement is recommended to use this kind of transfer. However, note that burst-type transfer does not stop until all of the beats in a burst are completed or transfer length is reached. FIFO threshold of peripherals must be configured carefully while being used to move data from/to the peripherals.</b></p> <p>What transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used.</p> <p>If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used.</p> <p>000 Single</p> <p>001 Reserved</p> <p>010 4-beat incrementing burst</p> <p>011 Reserved</p> <p>100 8-beat incrementing burst</p> <p>101 Reserved</p> <p>110 16-beat incrementing burst</p> <p>111 Reserved</p>
5	B2W	<p><b>Word to Byte or Byte to Word transfer for the applications of transferring non-word-aligned-address data to word-aligned-address data. Note that BURST is set to 4-beat burst while enabling this function, and the SIZE is set to</b></p>

Bit(s)	Name	Description
		<p><b>Byte.</b></p> <p>NO effect on channel 1 , 2, 12-25</p> <p>0 Disable</p> <p>1 Enable</p>
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <p>MAS Selected Master suggest DREQ setting</p> <p>6'd2 : I2C-0 (HALF) TX 1</p> <p>6'd3 : I2C-0 (HALF) RX 1</p> <p>6'd4 : I2C-1 (HALF) TX 1</p> <p>6'd5 : I2C-1 (HALF) RX 1</p> <p>6'd21 : WIFI HIF (HALF) TRX 0</p>
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte</p>

Bit(s)	Name	Description
		and has maximum value of 4 bytes. It is mainly decided by the data width of  a DMA master.  00 Byte transfer/1 byte  01 Half-word transfer/2 bytes  10 Word transfer/4 bytes  11 Reserved

83010718		DMA7_START					DMA CR4 Channel 7 Start Register							00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR															
Type	RW															
Reset	0															

Bit(s)	Name	Description
15	STR	<b>Start control for a DMA channel.</b>  0 The DMA channel is stopped.  1 The DMA channel is started and running.

8301071C		DMA7_INTSTA					DMA CR4 Channel 7 Interrupt Status Register							00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TOINT
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT															
Type	RO															
Reset	0															





Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RLCT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	This register is to reflect the left amount of the transfer.

<b>83010728</b>	<b>DMA7 LIMITER</b>						<b>DMA CR4 Channel 7 Bandwidth Limiter Register</b>						<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									LIMITER							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

<b>8301072C</b>	<b>DMA7 PGMADDR</b>						<b>DMA CR4 Channel 7 Programmable Address Register</b>						<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PGMADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PGMADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or virtual FIFO</b></p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

<b>83010808</b>	<b>DMA8 WPPT</b>						<b>DMA CR4 Channel 8 Wrap Point Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPPT</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT	<p><b>WPPT[15:0] specifies the amount of the transfer count from start to jumping point for a DMA channel.</b></p> <p>WRITE :Address of the jump point.</p> <p>READ :Value set by the programmer.</p>

<b>8301080C</b>	<b>DMA8 WPTO</b>						<b>DMA CR4 Channel 8 Wrap To Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPTO</b>															

<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WPTO	<p><b>WPTO[31:0] specifies the address of the jump point for a DMA channel, i.e. channel.</b></p> <p>WRITE :Address of the jump destination.</p> <p>READ :Value set by the programmer.</p>

<b>83010810</b>	<b>DMA8_COUNT</b>						<b>DMA CR4 Channel 8 Transfer Count Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

<b>83010814</b>	<b>DMA8_CON</b>						<b>DMA CR4 Channel 8 Control Register</b>						<b>03F00000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>							MAS							DI R	WP EN	WP SD
<b>Type</b>							RW							RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ITE N	TO EN					BURST					B2 W	DR EQ	DI NC	SIN C	SIZE
<b>Type</b>	RW	RW					RW					RW	RW	RW	RW	RW
<b>Reset</b>	0	0				0	0	0			0	0	0	0	0	0

Bit(s)	Name	Description																																																																														
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Value</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">SADDR</th> </tr> </thead> <tbody> <tr><td>6'd0</td><td>: Don't Use</td><td></td></tr> <tr><td>6'd1</td><td>: Don't Use</td><td></td></tr> <tr><td>6'd2</td><td>: I2C-0 (HALF) TX</td><td>0x83090000</td></tr> <tr><td>6'd3</td><td>: I2C-0 (HALF) RX</td><td>0x83090000</td></tr> <tr><td>6'd4</td><td>: I2C-1 (HALF) TX</td><td>0x830A0000</td></tr> <tr><td>6'd5</td><td>: I2C-1 (HALF) RX</td><td>0x830A0000</td></tr> <tr><td>6'd6</td><td>: I2S/Audio (VFF) TX</td><td>0x22000000</td></tr> <tr><td>6'd7</td><td>: I2S/Audio (VFF) RX</td><td>0x22000000</td></tr> <tr><td>6'd8</td><td>: UART0(VFF) TX</td><td>0x83030000</td></tr> <tr><td>6'd9</td><td>: UART0(VFF) RX</td><td>0x83030000</td></tr> <tr><td>6'd10</td><td>: UART1(VFF) TX</td><td>0x83040000</td></tr> <tr><td>6'd11</td><td>: UART1(VFF) RX</td><td>0x83040000</td></tr> <tr><td>6'd12</td><td>: BTIF(VFF) TX</td><td>0x830E0000</td></tr> <tr><td>6'd13</td><td>: BTIF(VFF) RX</td><td>0x830E0000</td></tr> <tr><td>6'd14</td><td>: not used</td><td>0x50310000</td></tr> <tr><td>6'd15</td><td>: not used</td><td>0x50310004</td></tr> <tr><td>6'd16</td><td>: not used</td><td>0x50310008</td></tr> <tr><td>6'd17</td><td>: not used</td><td>0x5031000C</td></tr> <tr><td>6'd18</td><td>: not used</td><td>0x50310010</td></tr> <tr><td>6'd19</td><td>: not used</td><td>0x50310014</td></tr> <tr><td>6'd20</td><td>: ADC(VFF) RX</td><td>0x830D0000</td></tr> <tr><td>6'd21</td><td>: WIFI HIF(HALF) TRX</td><td>0x50201000</td></tr> <tr><td>6'd22</td><td>: not used</td><td>0x830B0000</td></tr> <tr><td>6'd23</td><td>: not used</td><td>0x830B0000</td></tr> <tr><td>6'd24~37</td><td>: VFF Data Port</td><td>0x79000m00</td></tr> </tbody> </table>	Value	Selected Master	SADDR	6'd0	: Don't Use		6'd1	: Don't Use		6'd2	: I2C-0 (HALF) TX	0x83090000	6'd3	: I2C-0 (HALF) RX	0x83090000	6'd4	: I2C-1 (HALF) TX	0x830A0000	6'd5	: I2C-1 (HALF) RX	0x830A0000	6'd6	: I2S/Audio (VFF) TX	0x22000000	6'd7	: I2S/Audio (VFF) RX	0x22000000	6'd8	: UART0(VFF) TX	0x83030000	6'd9	: UART0(VFF) RX	0x83030000	6'd10	: UART1(VFF) TX	0x83040000	6'd11	: UART1(VFF) RX	0x83040000	6'd12	: BTIF(VFF) TX	0x830E0000	6'd13	: BTIF(VFF) RX	0x830E0000	6'd14	: not used	0x50310000	6'd15	: not used	0x50310004	6'd16	: not used	0x50310008	6'd17	: not used	0x5031000C	6'd18	: not used	0x50310010	6'd19	: not used	0x50310014	6'd20	: ADC(VFF) RX	0x830D0000	6'd21	: WIFI HIF(HALF) TRX	0x50201000	6'd22	: not used	0x830B0000	6'd23	: not used	0x830B0000	6'd24~37	: VFF Data Port	0x79000m00
Value	Selected Master	SADDR																																																																														
6'd0	: Don't Use																																																																															
6'd1	: Don't Use																																																																															
6'd2	: I2C-0 (HALF) TX	0x83090000																																																																														
6'd3	: I2C-0 (HALF) RX	0x83090000																																																																														
6'd4	: I2C-1 (HALF) TX	0x830A0000																																																																														
6'd5	: I2C-1 (HALF) RX	0x830A0000																																																																														
6'd6	: I2S/Audio (VFF) TX	0x22000000																																																																														
6'd7	: I2S/Audio (VFF) RX	0x22000000																																																																														
6'd8	: UART0(VFF) TX	0x83030000																																																																														
6'd9	: UART0(VFF) RX	0x83030000																																																																														
6'd10	: UART1(VFF) TX	0x83040000																																																																														
6'd11	: UART1(VFF) RX	0x83040000																																																																														
6'd12	: BTIF(VFF) TX	0x830E0000																																																																														
6'd13	: BTIF(VFF) RX	0x830E0000																																																																														
6'd14	: not used	0x50310000																																																																														
6'd15	: not used	0x50310004																																																																														
6'd16	: not used	0x50310008																																																																														
6'd17	: not used	0x5031000C																																																																														
6'd18	: not used	0x50310010																																																																														
6'd19	: not used	0x50310014																																																																														
6'd20	: ADC(VFF) RX	0x830D0000																																																																														
6'd21	: WIFI HIF(HALF) TRX	0x50201000																																																																														
6'd22	: not used	0x830B0000																																																																														
6'd23	: not used	0x830B0000																																																																														
6'd24~37	: VFF Data Port	0x79000m00																																																																														

Bit(s)	Name	Description
		<p>*m is N-12</p> <p>other: reserved</p> <p>default :6'h3f</p> <p>If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value asyour master setting</p>
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
10:8	BURST	<p><b>Transfer Type. Burst-type transfers have better bus efficiency. Mass data movement is recommended to use this kind of transfer. However, note that burst-type transfer does not stop until all of the beats in a burst are</b></p>

Bit(s)	Name	Description															
		<p><b>completed or transfer length is reached. FIFO threshold of peripherals must be configured carefully while being used to move data from/to the peripherals.</b></p> <p>What transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used.</p> <p>If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used. For fool-proofing mechanism, when 16-beat incrementing burst is applied for word transfer, actually only 4 beats are sent.</p> <p>000 Single</p> <p>001 Reserved</p> <p>010 4-beat incrementing burst</p> <p>011 Reserved</p> <p>100 8-beat incrementing burst</p> <p>101 Reserved</p> <p>110 16-beat incrementing burst</p> <p>111 Reserved</p>															
5	B2W	<p><b>Word to Byte or Byte to Word transfer for the applications of transferring non-word-aligned-address data to word-aligned-address data. Note that BURST is set to 4-beat burst while enabling this function, and the SIZE is set to Byte.</b></p> <p>NO effect on channel 1 , 2, 12-25</p> <p>0 Disable</p> <p>1 Enable</p>															
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">MAS</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">suggest DREQ setting</th> </tr> </thead> <tbody> <tr> <td>6'd2</td> <td>: I2C-0 (HALF) TX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd3</td> <td>: I2C-0 (HALF) RX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd4</td> <td>: I2C-1 (HALF) TX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd5</td> <td>: I2C-1 (HALF) RX</td> <td style="text-align: center;">1</td> </tr> </tbody> </table>	MAS	Selected Master	suggest DREQ setting	6'd2	: I2C-0 (HALF) TX	1	6'd3	: I2C-0 (HALF) RX	1	6'd4	: I2C-1 (HALF) TX	1	6'd5	: I2C-1 (HALF) RX	1
MAS	Selected Master	suggest DREQ setting															
6'd2	: I2C-0 (HALF) TX	1															
6'd3	: I2C-0 (HALF) RX	1															
6'd4	: I2C-1 (HALF) TX	1															
6'd5	: I2C-1 (HALF) RX	1															

Bit(s)	Name	Description
6'd21 : WIFI HIF(HALF) TRX 0		
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confine the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p>

83010818	DMA8_START						DMA CR4 Channel 8 Start Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ST															
Type	RW															





<b>Name</b>	<b>ACK</b>														
<b>Type</b>	WO														
<b>Reset</b>	0														

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

<b>83010824</b>	<b>DMA8_RLCT</b>						<b>DMA CR4 Channel 8 Remaining Length of Current Transfer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RLCT</b>															
<b>Type</b>	<b>RO</b>															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	<b>This register is to reflect the left amount of the transfer.</b>

<b>83010828</b>	<b>DMA8_LIMITER</b>						<b>DMA CR4 Channel 8 Bandwidth Limiter Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																<b>LIMITER</b>



<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPPT</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT	<p><b>WPPT[15:0] specifies the amount of the transfer count from start to jumping point for a DMA channel.</b></p> <p>WRITE :Address of the jump point.</p> <p>READ :Value set by the programmer.</p>

<b>8301090C</b>	<b>DMA9 WPTO</b>	<b>DMA CR4 Channel 9 Wrap To Address Register</b>	<b>00000000</b>
-----------------	------------------	---	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WPTO	<p><b>WPTO[31:0] specifies the address of the jump point for a DMA channel, i.e. channel.</b></p> <p>WRITE :Address of the jump destination.</p> <p>READ :Value set by the programmer.</p>

<b>83010910</b>	<b>DMA9 COUNT</b>	<b>DMA CR4 Channel 9 Transfer Count Register</b>	<b>00000000</b>
-----------------	-------------------	--	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>LEN</b>															
<b>Type</b>	RW															

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

83010914	DMA9_CON						DMA CR4 Channel 9 Control Register							03F00000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>							<b>MAS</b>								<b>DIR</b>	<b>WPEN</b>	<b>WPSD</b>
<b>Type</b>							RW								RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>ITEN</b>	<b>TOEN</b>					<b>BURST</b>						<b>B2W</b>	<b>DREQ</b>	<b>DIRNC</b>	<b>SINC</b>	<b>SIZE</b>
<b>Type</b>	RW	RW					RW						RW	RW	RW	RW	RW
<b>Reset</b>	0	0				0	0	0			0	0	0	0	0	0	

Bit(s)	Name	Description																											
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.</p> <table style="width: 100%; border: none;"> <tr> <td style="width: 50%;">Value</td> <td style="width: 50%;">Selected Master</td> <td style="width: 50%;">SADDR</td> </tr> <tr> <td>6'd0</td> <td>: Don't Use</td> <td></td> </tr> <tr> <td>6'd1</td> <td>: Don't Use</td> <td></td> </tr> <tr> <td>6'd2</td> <td>: I2C-0 (HALF) TX</td> <td>0x83090000</td> </tr> <tr> <td>6'd3</td> <td>: I2C-0 (HALF) RX</td> <td>0x83090000</td> </tr> <tr> <td>6'd4</td> <td>: I2C-1 (HALF) TX</td> <td>0x830A0000</td> </tr> <tr> <td>6'd5</td> <td>: I2C-1 (HALF) RX</td> <td>0x830A0000</td> </tr> <tr> <td>6'd6</td> <td>: I2S/Audio (VFF) TX</td> <td>0x22000000</td> </tr> <tr> <td>6'd7</td> <td>: I2S/Audio (VFF) RX</td> <td>0x22000000</td> </tr> </table>	Value	Selected Master	SADDR	6'd0	: Don't Use		6'd1	: Don't Use		6'd2	: I2C-0 (HALF) TX	0x83090000	6'd3	: I2C-0 (HALF) RX	0x83090000	6'd4	: I2C-1 (HALF) TX	0x830A0000	6'd5	: I2C-1 (HALF) RX	0x830A0000	6'd6	: I2S/Audio (VFF) TX	0x22000000	6'd7	: I2S/Audio (VFF) RX	0x22000000
Value	Selected Master	SADDR																											
6'd0	: Don't Use																												
6'd1	: Don't Use																												
6'd2	: I2C-0 (HALF) TX	0x83090000																											
6'd3	: I2C-0 (HALF) RX	0x83090000																											
6'd4	: I2C-1 (HALF) TX	0x830A0000																											
6'd5	: I2C-1 (HALF) RX	0x830A0000																											
6'd6	: I2S/Audio (VFF) TX	0x22000000																											
6'd7	: I2S/Audio (VFF) RX	0x22000000																											

Bit(s)	Name	Description
		6'd8 : UART0(VFF) TX      0x83030000
		6'd9 : UART0(VFF) RX      0x83030000
		6'd10 : UART1(VFF) TX      0x83040000
		6'd11 : UART1(VFF) RX      0x83040000
		6'd12 : BTIF(VFF) TX      0x830E0000
		6'd13 : BTIF(VFF) RX      0x830E0000
		6'd14 : not used            0x50310000
		6'd15 : not used            0x50310004
		6'd16 : not used            0x50310008
		6'd17 : not used            0x5031000C
		6'd18 : not used            0x50310010
		6'd19 : not used            0x50310014
		6'd20 : ADC(VFF) RX      0x830D0000
		6'd21 : WIFI HIF(HALF) TRX   0x50201000
		6'd22 : not used            0x830B0000
		6'd23 : not used            0x830B0000
		6'd24~37 : VFF Data Port    0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value asyour master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p>

Bit(s)	Name	Description
		1 Enable
		No effect on channel 12~25 (Virtual FIFO).
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
10:8	BURST	<p><b>Transfer Type. Burst-type transfers have better bus efficiency. Mass data movement is recommended to use this kind of transfer. However, note that burst-type transfer does not stop until all of the beats in a burst are completed or transfer length is reached. FIFO threshold of peripherals must be configured carefully while being used to move data from/to the peripherals.</b></p> <p>What transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used.</p> <p>If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used.</p> <p>000 Single</p> <p>001 Reserved</p> <p>010 4-beat incrementing burst</p> <p>011 Reserved</p> <p>100 8-beat incrementing burst</p> <p>101 Reserved</p> <p>110 16-beat incrementing burst</p> <p>111 Reserved</p>
5	B2W	<p><b>Word to Byte or Byte to Word transfer for the applications of transferring non-word-aligned-address data to word-</b></p>

Bit(s)	Name	Description																		
		<p><b>aligned-address data. Note that BURST is set to 4-beat burst while enabling this function, and the SIZE is set to Byte.</b></p> <p>NO effect on channel 1 , 2, 12-25</p> <p>0 Disable</p> <p>1 Enable</p>																		
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <table border="0"> <tr> <td>MAS</td> <td>Selected Master</td> <td>suggest DREQ setting</td> </tr> <tr> <td>6'd2</td> <td>: I2C-0 (HALF) TX</td> <td>1</td> </tr> <tr> <td>6'd3</td> <td>: I2C-0 (HALF) RX</td> <td>1</td> </tr> <tr> <td>6'd4</td> <td>: I2C-1 (HALF) TX</td> <td>1</td> </tr> <tr> <td>6'd5</td> <td>: I2C-1 (HALF) RX</td> <td>1</td> </tr> <tr> <td>6'd21</td> <td>: WIFI HIF(HALF) TRX</td> <td>0</td> </tr> </table>	MAS	Selected Master	suggest DREQ setting	6'd2	: I2C-0 (HALF) TX	1	6'd3	: I2C-0 (HALF) RX	1	6'd4	: I2C-1 (HALF) TX	1	6'd5	: I2C-1 (HALF) RX	1	6'd21	: WIFI HIF(HALF) TRX	0
MAS	Selected Master	suggest DREQ setting																		
6'd2	: I2C-0 (HALF) TX	1																		
6'd3	: I2C-0 (HALF) RX	1																		
6'd4	: I2C-1 (HALF) TX	1																		
6'd5	: I2C-1 (HALF) RX	1																		
6'd21	: WIFI HIF(HALF) TRX	0																		
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>																		
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>																		
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between</b></p>																		

Bit(s)	Name	Description
<b>source and destination to the</b>		
specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of		
a DMA master.		
00 Byte transfer/1 byte		
01 Half-word transfer/2 bytes		
10 Word transfer/4 bytes		
11 Reserved		

83010918	DMA9_START						DMA CR4 Channel 9 Start Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	STR															
<b>Type</b>	RW															
<b>Reset</b>	0															

Bit(s)	Name	Description
15	STR	<b>Start control for a DMA channel.</b>
0 The DMA channel is stopped.		
1 The DMA channel is started and running.		

8301091C	DMA9_INTSTA						DMA CR4 Channel 9 Interrupt Status Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																TOINT
<b>Type</b>																RO
<b>Reset</b>																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	INT															
<b>Type</b>	RO															





<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RLCT															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	This register is to reflect the left amount of the transfer.

<b>83010928</b>	<b>DMA9 LIMITER</b>						<b>DMA CR4 Channel 9 Bandwidth Limiter Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									LIMITER							
<b>Type</b>									RW							
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

<b>8301092C</b>	<b>DMA9 PGMADDR</b>						<b>DMA CR4 Channel 9 Programmable Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

t	
---	--

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or virtual FIFO</b></p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

83010A08	DMA10 WPPT						DMA CR4 Channel 10 Wrap Point Address Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPPT</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT	<p><b>WPPT[15:0] specifies the amount of the transfer count from start to jumping point for a DMA channel.</b></p> <p>WRITE :Address of the jump point.</p> <p>READ :Value set by the programmer.</p>

83010A0C	DMA10 WPTO						DMA CR4 Channel 10 Wrap To Address Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WPTO	<p><b>WPTO[31:0] specifies the address of the jump point for a DMA channel, i.e. channel.</b></p> <p>WRITE :Address of the jump destination.</p> <p>READ :Value set by the programmer.</p>

<b>83010A10</b>	<b>DMA10_COUNT</b>						<b>DMA CR4 Channel 10 Transfer Count Register</b>										<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	<b>LEN</b>																	
<b>Type</b>	RW																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

<b>83010A14</b>	<b>DMA10_CON</b>						<b>DMA CR4 Channel 10 Control Register</b>										<b>03F00000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>							<b>MAS</b>							<b>DI R</b>	<b>WP EN</b>	<b>WP SD</b>		
<b>Type</b>							RW							RW	RW	RW		
<b>Reset</b>							1	1	1	1	1	1		0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	<b>ITEN</b>	<b>TOEN</b>					<b>BURST</b>						<b>B2 W</b>	<b>DR EQ</b>	<b>DI NC</b>	<b>SIN C</b>	<b>SIZE</b>	
<b>Type</b>	RW	RW					RW						RW	RW	RW	RW	RW	

<b>Reset</b>	0	0				0	0	0			0	0	0	0	0	0
--------------	---	---	--	--	--	---	---	---	--	--	---	---	---	---	---	---

Bit(s)	Name	Description																																																																											
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Value</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">SADDR</th> </tr> </thead> <tbody> <tr><td>6'd0</td><td>: Don't Use</td><td></td></tr> <tr><td>6'd1</td><td>: Don't Use</td><td></td></tr> <tr><td>6'd2</td><td>: I2C-0 (HALF) TX</td><td>0x83090000</td></tr> <tr><td>6'd3</td><td>: I2C-0 (HALF) RX</td><td>0x83090000</td></tr> <tr><td>6'd4</td><td>: I2C-1 (HALF) TX</td><td>0x830A0000</td></tr> <tr><td>6'd5</td><td>: I2C-1 (HALF) RX</td><td>0x830A0000</td></tr> <tr><td>6'd6</td><td>: I2S/Audio (VFF) TX</td><td>0x22000000</td></tr> <tr><td>6'd7</td><td>: I2S/Audio (VFF) RX</td><td>0x22000000</td></tr> <tr><td>6'd8</td><td>: UART0(VFF) TX</td><td>0x83030000</td></tr> <tr><td>6'd9</td><td>: UART0(VFF) RX</td><td>0x83030000</td></tr> <tr><td>6'd10</td><td>: UART1(VFF) TX</td><td>0x83040000</td></tr> <tr><td>6'd11</td><td>: UART1(VFF) RX</td><td>0x83040000</td></tr> <tr><td>6'd12</td><td>: BTIF(VFF) TX</td><td>0x830E0000</td></tr> <tr><td>6'd13</td><td>: BTIF(VFF) RX</td><td>0x830E0000</td></tr> <tr><td>6'd14</td><td>: not used</td><td>0x50310000</td></tr> <tr><td>6'd15</td><td>: not used</td><td>0x50310004</td></tr> <tr><td>6'd16</td><td>: not used</td><td>0x50310008</td></tr> <tr><td>6'd17</td><td>: not used</td><td>0x5031000C</td></tr> <tr><td>6'd18</td><td>: not used</td><td>0x50310010</td></tr> <tr><td>6'd19</td><td>: not used</td><td>0x50310014</td></tr> <tr><td>6'd20</td><td>: ADC(VFF) RX</td><td>0x830D0000</td></tr> <tr><td>6'd21</td><td>: WIFI HIF(HALF) TRX</td><td>0x50201000</td></tr> <tr><td>6'd22</td><td>: not used</td><td>0x830B0000</td></tr> <tr><td>6'd23</td><td>: not used</td><td>0x830B0000</td></tr> </tbody> </table>	Value	Selected Master	SADDR	6'd0	: Don't Use		6'd1	: Don't Use		6'd2	: I2C-0 (HALF) TX	0x83090000	6'd3	: I2C-0 (HALF) RX	0x83090000	6'd4	: I2C-1 (HALF) TX	0x830A0000	6'd5	: I2C-1 (HALF) RX	0x830A0000	6'd6	: I2S/Audio (VFF) TX	0x22000000	6'd7	: I2S/Audio (VFF) RX	0x22000000	6'd8	: UART0(VFF) TX	0x83030000	6'd9	: UART0(VFF) RX	0x83030000	6'd10	: UART1(VFF) TX	0x83040000	6'd11	: UART1(VFF) RX	0x83040000	6'd12	: BTIF(VFF) TX	0x830E0000	6'd13	: BTIF(VFF) RX	0x830E0000	6'd14	: not used	0x50310000	6'd15	: not used	0x50310004	6'd16	: not used	0x50310008	6'd17	: not used	0x5031000C	6'd18	: not used	0x50310010	6'd19	: not used	0x50310014	6'd20	: ADC(VFF) RX	0x830D0000	6'd21	: WIFI HIF(HALF) TRX	0x50201000	6'd22	: not used	0x830B0000	6'd23	: not used	0x830B0000
Value	Selected Master	SADDR																																																																											
6'd0	: Don't Use																																																																												
6'd1	: Don't Use																																																																												
6'd2	: I2C-0 (HALF) TX	0x83090000																																																																											
6'd3	: I2C-0 (HALF) RX	0x83090000																																																																											
6'd4	: I2C-1 (HALF) TX	0x830A0000																																																																											
6'd5	: I2C-1 (HALF) RX	0x830A0000																																																																											
6'd6	: I2S/Audio (VFF) TX	0x22000000																																																																											
6'd7	: I2S/Audio (VFF) RX	0x22000000																																																																											
6'd8	: UART0(VFF) TX	0x83030000																																																																											
6'd9	: UART0(VFF) RX	0x83030000																																																																											
6'd10	: UART1(VFF) TX	0x83040000																																																																											
6'd11	: UART1(VFF) RX	0x83040000																																																																											
6'd12	: BTIF(VFF) TX	0x830E0000																																																																											
6'd13	: BTIF(VFF) RX	0x830E0000																																																																											
6'd14	: not used	0x50310000																																																																											
6'd15	: not used	0x50310004																																																																											
6'd16	: not used	0x50310008																																																																											
6'd17	: not used	0x5031000C																																																																											
6'd18	: not used	0x50310010																																																																											
6'd19	: not used	0x50310014																																																																											
6'd20	: ADC(VFF) RX	0x830D0000																																																																											
6'd21	: WIFI HIF(HALF) TRX	0x50201000																																																																											
6'd22	: not used	0x830B0000																																																																											
6'd23	: not used	0x830B0000																																																																											

Bit(s)	Name	Description
		6'd24~37 : VFF Data Port      0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value as your master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
10:8	BURST	<p><b>Transfer Type. Burst-type transfers have better bus</b></p>

Bit(s)	Name	Description
		<p><b>efficiency. Mass</b></p> <p>data movement is recommended to use this kind of transfer. However,</p> <p>note that burst-type transfer does not stop until all of the beats in a burst</p> <p>are completed or transfer length is reached. FIFO threshold of peripherals must be configured carefully while being used to move data</p> <p>from/to the peripherals.</p> <p>What transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used.</p> <p>If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot</p> <p>be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used. For fool-proofing mechanism, when 16-beat incrementing burst is applied for word transfer, actually only 4 beats are sent.</p> <p>3'b000 Single</p> <p>3'b001 Reserved</p> <p>3'b010 4-beat incrementing burst</p> <p>3'b011 Reserved</p> <p>3'b100 8-beat incrementing burst</p> <p>3'b101 Reserved</p> <p>3'b110 16-beat incrementing burst</p> <p>3'b111 Reserved</p> <p>No effect on channel 12~25 (Virtual FIFO)</p>
5	B2W	<p><b>Word to Byte or Byte to Word transfer for the applications of transferring non-word-aligned-address data to word-aligned-address data. Note that BURST is set to 4-beat burst while enabling this function, and the SIZE is set to Byte.</b></p> <p>NO effect on channel 1 , 2, 12-25</p> <p>0 Disable</p> <p>1 Enable</p>
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p>

Bit(s)	Name	Description
1		<p>Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <p>MAS Selected Master suggest DREQ setting</p> <p>6'd2 : I2C-0 (HALF) TX 1</p> <p>6'd3 : I2C-0 (HALF) RX 1</p> <p>6'd4 : I2C-1 (HALF) TX 1</p> <p>6'd5 : I2C-1 (HALF) RX 1</p> <p>6'd21 : WIFI HIF (HALF) TRX 0</p>
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confine the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p>



Bit(s)	Name	Description
--------	------	-------------

83010A18		DMA10_START					DMA CR4 Channel 10 Start Register										00000000	
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																		
Type																		
Reset																		
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	STR																	
Type	RW																	
Reset	0																	

Bit(s)	Name	Description
--------	------	-------------

15	STR	<p><b>Start control for a DMA channel.</b></p> <p>0 The DMA channel is stopped.</p> <p>1 The DMA channel is started and running.</p>
----	-----	--

83010A1C		DMA10_INTSTA					DMA CR4 Channel 10 Interrupt Status Register										00000000	
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	TOINT	
Type																	RO	
Reset																	0	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	INT																	
Type	RO																	
Reset	0																	

Bit(s)	Name	Description
--------	------	-------------

16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<b>Interrupt Status for DMA Channel</b>

Bit(s)	Name	Description
		0 No interrupt request is generated.
		1 One interrupt request is pending and waiting for service.

83010A20	<u>DMA10 ACKINT</u>						<b>DMA CR4 Channel 10 Interrupt Acknowledge Register</b>						<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																<b>TOACK</b>
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>ACK</b>															
Type	WO															
Reset	0															

Bit(s)	Name	Description
16	TOACK	<b>TOACK Timeout Interrupt acknowledge for the DMA channel</b>  0 No effect 1 Interrupt request is acknowledged and should be relinquished.  No effect on channel 1~11 (Full and Half-size).
15	ACK	<b>ACK Interrupt acknowledge for the DMA channel</b>  0 No effect 1 Interrupt request is acknowledged and should be relinquished.

83010A24	<u>DMA10 RLCT</u>						<b>DMA CR4 Channel 10 Remaining Length of Current Transfer</b>						<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>RLCT</b>															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	This register is to reflect the left amount of the transfer.

83010A28	DMA10 LIMITER						DMA CR4 Channel 10 Bandwidth Limiter Register						00000000					
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									LIMITER									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

83010A2C	DMA10 PGMADDR						DMA CR4 Channel 10 Programmable Address Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or</b></p> <p>virtual FIFO</p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p>

Bit(s)	Name	Description
		This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA <sub>n</sub> _START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.

<b>83010B08</b>	<b>DMA11 WPPT</b>						<b>DMA CR4 Channel 11 Wrap Point Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPPT</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT	<p><b>WPPT[15:0] specifies the amount of the transfer count from start to jumping point for a DMA channel.</b></p> <p>WRITE :Address of the jump point.</p> <p>READ :Value set by the programmer.</p>

<b>83010B0C</b>	<b>DMA11 WPTO</b>						<b>DMA CR4 Channel 11 Wrap To Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPTO</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WPTO	<b>WPTO[31:0] specifies the address of the jump point for a</b>

Bit(s)	Name	Description
<hr/>		
<b>DMA channel, i.e. channel.</b>		
WRITE :Address of the jump destination.		
READ :Value set by the programmer.		

83010B10	DMA11 COUNT						DMA CR4 Channel 11 Transfer Count Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
<hr/>		
15:0	LEN	<b>The amount of total transfer count</b>
<p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>		

83010B14	DMA11 CON						DMA CR4 Channel 11 Control Register						03F00000				
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>							MAS							DI R	WP EN	WP SD	
<b>Type</b>							RW							RW	RW	RW	
<b>Reset</b>							1	1	1	1	1	1		0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	ITEN	TOEN					BURST					B2 W	DR EQ	DI NC	SIN C	SIZE	
<b>Type</b>	RW	RW					RW					RW	RW	RW	RW	RW	
<b>Reset</b>	0	0					0	0	0			0	0	0	0	0	

Bit(s)	Name	Description
<hr/>		
25:20	MAS	<b>Master selection.</b>

Bit(s)	Name	Description
		Specifies which master occupies this DMA channel.
		Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.
		Value Selected Master SADDR
6'd0		: Don't Use
6'd1		: Don't Use
6'd2		: I2C-0 (HALF) TX 0x83090000
6'd3		: I2C-0 (HALF) RX 0x83090000
6'd4		: I2C-1 (HALF) TX 0x830A0000
6'd5		: I2C-1 (HALF) RX 0x830A0000
6'd6		: I2S/Audio (VFF) TX 0x22000000
6'd7		: I2S/Audio (VFF) RX 0x22000000
6'd8		: UART0(VFF) TX 0x83030000
6'd9		: UART0(VFF) RX 0x83030000
6'd10		: UART1(VFF) TX 0x83040000
6'd11		: UART1(VFF) RX 0x83040000
6'd12		: BTIF(VFF) TX 0x830E0000
6'd13		: BTIF(VFF) RX 0x830E0000
6'd14		: not used 0x50310000
6'd15		: not used 0x50310004
6'd16		: not used 0x50310008
6'd17		: not used 0x5031000C
6'd18		: not used 0x50310010
6'd19		: not used 0x50310014
6'd20		: ADC(VFF) RX 0x830D0000
6'd21		: WIFI HIF(HALF) TRX 0x50201000
6'd22		: not used 0x830B0000
6'd23		: not used 0x830B0000
6'd24~37		: VFF Data Port 0x79000m00
		*m is N-12
		other: reserved

Bit(s)	Name	Description
		default :6'h3f
18	DIR	<p>If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value asyour master setting</p> <p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
10:8	BURST	<p><b>Transfer Type. Burst-type transfers have better bus efficiency. Mass</b></p> <p>data movement is recommended to use this kind of transfer. However,</p> <p>note that burst-type transfer does not stop until all of the beats in a</p>

Bit(s)	Name	Description
		burst  are completed or transfer length is reached. FIFO threshold of peripherals must be configured carefully while being used to move data from/to the peripherals.  What transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used.  If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used. For fool-proofing mechanism, when 16-beat incrementing burst is applied for word transfer, actually only 4 beats are sent.
		3'b000 Single
		3'b001 Reserved
		3'b010 4-beat incrementing burst
		3'b011 Reserved
		3'b100 8-beat incrementing burst
		3'b101 Reserved
		3'b110 16-beat incrementing burst
		3'b111 Reserved
		No effect on channel 12~25 (Virtual FIFO)
5	B2W	<b>Word to Byte or Byte to Word transfer for the applications of transferring non-word-aligned-address data to word-aligned-address data. Note that BURST is set to 4-beat burst while enabling this function, and the SIZE is set to Byte.</b>  NO effect on channel 1 , 2, 12-25  0 Disable  1 Enable
4	DREQ	<b>Throttle and handshake control for DMA transfer</b>  0 No throttle control during DMA transfer or transfers occurred only between memories  1 Hardware handshake management  The DMA master is able to throttle down the transfer rate by way of request-grant handshake.



Bit(s)	Name	Description
		MAS Selected Master suggest DREQ setting
		6'd2 : I2C-0 (HALF) TX 1
		6'd3 : I2C-0 (HALF) RX 1
		6'd4 : I2C-1 (HALF) TX 1
		6'd5 : I2C-1 (HALF) RX 1
		6'd21 : WIFI HIF(HALF) TRX 0
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p>

<b>83010B18</b>	<b>DMA11 START</b>						<b>DMA CR4 Channel 11 Start Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	STR															
<b>Type</b>	RW															
<b>Reset</b>	0															

Bit(s)	Name	Description
15	STR	<p><b>Start control for a DMA channel.</b></p> <p>0 The DMA channel is stopped.</p> <p>1 The DMA channel is started and running.</p>

<b>83010B1C</b>	<b>DMA11 INTSTA</b>						<b>DMA CR4 Channel 11 Interrupt Status Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																TOINT
<b>Type</b>																RO
<b>Reset</b>																0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	INT															
<b>Type</b>	RO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<p><b>Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p>

<b>83010B20</b>	<b>DMA11 ACKINT</b>	<b>DMA CR4 Channel 11 Interrupt</b>	<b>00000000</b>
-----------------	---------------------	-------------------------------------	-----------------

		<b>Acknowledge Register</b>														
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOACK</b>
<b>Type</b>																WO
<b>Reset</b>																0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ACK</b>															
<b>Type</b>	WO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

<b>83010B24</b>	<b><u>DMA11 RLCT</u></b>						<b>DMA CR4 Channel 11 Remaining Length of Current Transfer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RLCT</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	<b>This register is to reflect the left amount of the transfer.</b>

<b>83010B28</b>	<b><u>DMA11 LIMITER</u></b>						<b>DMA CR4 Channel 11 Bandwidth</b>						<b>00000000</b>			
-----------------	-----------------------------	--	--	--	--	--	-------------------------------------	--	--	--	--	--	-----------------	--	--	--

		<b>Limiter Register</b>																
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									<b>LIMITER</b>									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

83010B2C	<b>DMA11 PGMADDR</b>						<b>DMA CR4 Channel 11 Programmable Address Register</b>										00000000
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>PGMADDR</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>PGMADDR</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or</b></p> <p>virtual FIFO</p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

<b>83010C10</b>	<b>DMA12_COUNT</b>						<b>DMA CR4 Channel 12 Transfer Count Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

<b>83010C14</b>	<b>DMA12_CON</b>						<b>DMA CR4 Channel 12 Control Register</b>						<b>03F00000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>							MAS							<b>DI R</b>	<b>WP EN</b>	<b>WP SD</b>
<b>Type</b>							RW							RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ITEN</b>	<b>TOEN</b>											<b>DREQ</b>	<b>DI NC</b>	<b>SIN C</b>	<b>SIZE</b>
<b>Type</b>	RW	RW											RW	RW	RW	RW
<b>Reset</b>	0	0											0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.</p> <p style="text-align: center;">Value Selected Master                      SADDR</p>

Bit(s)	Name	Description
		6'd0 : Don't Use
		6'd1 : Don't Use
		6'd2 : I2C-0 (HALF) TX            0x83090000
		6'd3 : I2C-0 (HALF) RX            0x83090000
		6'd4 : I2C-1 (HALF) TX            0x830A0000
		6'd5 : I2C-1 (HALF) RX            0x830A0000
		6'd6 : I2S/Audio (VFF) TX        0x22000000
		6'd7 : I2S/Audio (VFF) RX        0x22000000
		6'd8 : UART0(VFF) TX            0x83030000
		6'd9 : UART0(VFF) RX            0x83030000
		6'd10 : UART1(VFF) TX           0x83040000
		6'd11 : UART1(VFF) RX           0x83040000
		6'd12 : BTIF(VFF) TX            0x830E0000
		6'd13 : BTIF(VFF) RX            0x830E0000
		6'd14 : not used                    0x50310000
		6'd15 : not used                    0x50310004
		6'd16 : not used                    0x50310008
		6'd17 : not used                    0x5031000C
		6'd18 : not used                    0x50310010
		6'd19 : not used                    0x50310014
		6'd20 : ADC(VFF) RX            0x830D0000
		6'd21 : WIFI HIF(HALF) TRX      0x50201000
		6'd22 : not used                    0x830B0000
		6'd23 : not used                    0x830B0000
		6'd24~37 : VFF Data Port        0x79000m00

\*m is N-12

other: reserved

default :6'h3f

If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value asyour master setting

18    DIR

**Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address**

Bit(s)	Name	Description
		<b>specified in DMA_PGMADDR, and vice versa.</b>
		0 Read (read from system RAM and write to device)
		1 Write (read from device and write to system RAM)
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <p>MAS Selected Master suggest DREQ setting</p> <p>6'd6 : I2S/Audio (VFF) TX 1</p> <p>6'd7 : I2S/Audio (VFF) RX 1</p>

Bit(s)	Name	Description
		6'd8 : UART0(VFF) TX 1
		6'd9 : UART0(VFF) RX 1
		6'd10 : UART1(VFF) TX 1
		6'd11 : UART1(VFF) RX 1
		6'd12 : BTIF(VFF) TX 1
		6'd13 : BTIF(VFF) RX 1
		6'd20 : ADC(VFF) RX 1
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p> <p>The SIZE register setting depends on devices. The following table lists all VFIFO channels, associated devices, and data width per beat.</p>



Bit(s)	Name	Description
	channel	Module Support DMA beat size
	VFIFO12	I2S TX 4Byte
	VFIFO13	I2S RX 4Byte
	VFIFO14	UART0 TX 1Byte
	VFIFO15	UART0 RX 1Byte
	VFIFO16	UART1 TX 1Byte
	VFIFO17	UART1 RX 1Byte
	VFIFO18	BTIF TX 1Byte
	VFIFO19	BTIF RX 1Byte
	VFIFO25	ADC(VFF) RX 4Byte

83010C18	DMA12 START						DMA CR4 Channel 12 Start Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR															
Type	RW															
Reset	0															

Bit(s)	Name	Description
15	STR	<p><b>Start control for a DMA channel.</b></p> <p>0 The DMA channel is stopped.</p> <p>1 The DMA channel is started and running.</p>

83010C1C	DMA12 INTSTA						DMA CR4 Channel 12 Interrupt Status Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TOINT
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

<b>Name</b>	INT															
<b>Type</b>	RO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<p><b>Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p>

<b>83010C20</b>	<b>DMA12 ACKINT</b>						<b>DMA CR4 Channel 12 Interrupt Acknowledge Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOACK</b>
<b>Type</b>																WO
<b>Reset</b>																0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ACK</b>															
<b>Type</b>	WO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

<b>83010C28</b>	<b>DMA12 LIMITER</b>						<b>DMA CR4 Channel 12 Bandwidth Limiter Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>							<b>LIMITER</b>									
<b>Type</b>							RW									
<b>Reset</b>							0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

<b>83010C2C</b>	<b>DMA12 PGMADDR</b>						<b>DMA CR4 Channel 12 Programmable Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>PGMADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>PGMADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or virtual FIFO</b></p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

Bit(s) Name	Description
-------------	-------------

83010C30	DMA12 WRPTR						DMA CR4 Channel 12 Write Pointer						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 WRPTR	Virtual FIFO Write Pointer

83010C34	DMA12 RDPTR						DMA CR4 Channel 12 Read Pointer						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 RDPTR	Virtual FIFO Read Pointer

83010C38	DMA12 FFCNT						DMA CR4 Channel 12 FIFO Count						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	FFCNT															

e																
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFCNT	To display the number of data stored in Virtual FIFO

83010C3C	DMA12_FFSTA						DMA CR4 Channel 12 FIFO Status						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														AL T	EM PT Y	FU LL
Type														RO	RO	RO
Reset														0	0	0

Bit(s)	Name	Description
2	ALT	<p><b>To indicate FIFO Count is larger than ALTLEN.</b></p> <p>DMA issues an alert signal to UART to enable UART flow control.</p> <p>0 Not reach alert region.</p> <p>1 Reach alert region.</p>
1	EMPTY	<p><b>To indicate FIFO is empty.</b></p> <p>0 Not Empty</p> <p>1 Empty</p>
0	FULL	<p><b>To indicate FIFO is full.</b></p> <p>0 Not Full</p> <p>1 Full</p>

83010C40	DMA12_ALTLEN						DMA CR4 Channel 12 Alert Length Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AL TS CM															
Type	RW															

Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ALTLEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	ALTSCM	<p><b>Specifies the compare equation between ALTLEN and FIFO_SIZE-FIFO_CNT.</b></p> <p>1'b0: if ALTLEN &gt; FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p> <p>1'b1: if ALTLEN &gt;= FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p>
15:0	ALTLEN	<p><b>Specifies the Alert Length of Virtual FIFO DMA. Once the remaining FIFO space is less than ALTLEN, an alert signal is issued to UART to enable flow control. If ALTSCM is set to 1, remaining FIFO space == ALTLEN also trigger the alert signal. Normally, ALTLEN shall be larger than 16 for UART application.</b></p>

<b>83010C44</b>	<b>DMA12_FFSIZE</b>						<b>DMA CR4 Channel 12 Virtual FIFO Size Register</b>						<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FFSIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	<b>Specifies the FIFO Size of Virtual FIFO DMA</b>

<b>83010C48</b>	<b>DMA12_CVFF</b>						<b>DMA CR4 Channel 12 Cascade Virtual FIFO Control Register</b>						<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CASCADED_PORT_ADDR															
Type	RW															

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															<b>CVFF_EB</b>
<b>Type</b>	RW															RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:1	CASCADED_PORT_ADDR	Please fill in the other peripheral's virtual port address.
0	CVFF_EB	When CVFF_EN is set to 1, DMA will change the source/destination from sysram to the other fixed address.

<b>83010C50</b>	<b>DMA12 TO</b>	<b>DMA CR4 Channel 12 Timeout Value Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>TIMEOUT_COUNTER</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>TIMEOUT_COUNTER</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	TIMEOUT_COUNTER	Interrupt will assert if there is no new data into fifo more than n T(bus clock).

<b>83010D10</b>	<b>DMA13 COUNT</b>	<b>DMA CR4 Channel 13 Transfer Count Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>LEN</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Bit(s)	Name	Description
		6'd9 : UART0(VFF) RX      0x83030000
		6'd10 : UART1(VFF) TX      0x83040000
		6'd11 : UART1(VFF) RX      0x83040000
		6'd12 : BTIF(VFF) TX      0x830E0000
		6'd13 : BTIF(VFF) RX      0x830E0000
		6'd14 : not used      0x50310000
		6'd15 : not used      0x50310004
		6'd16 : not used      0x50310008
		6'd17 : not used      0x5031000C
		6'd18 : not used      0x50310010
		6'd19 : not used      0x50310014
		6'd20 : ADC(VFF) RX      0x830D0000
		6'd21 : WIFI HIF(HALF) TRX      0x50201000
		6'd22 : not used      0x830B0000
		6'd23 : not used      0x830B0000
		6'd24~37 : VFF Data Port      0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value asyour master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p>

Bit(s)	Name	Description																														
		No effect on channel 12~25 (Virtual FIFO).																														
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>																														
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>																														
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>																														
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">MAS</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">suggest DREQ setting</th> </tr> </thead> <tbody> <tr> <td>6'd6</td> <td>: I2S/Audio (VFF) TX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd7</td> <td>: I2S/Audio (VFF) RX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd8</td> <td>: UART0(VFF) TX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd9</td> <td>: UART0(VFF) RX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd10</td> <td>: UART1(VFF) TX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd11</td> <td>: UART1(VFF) RX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd12</td> <td>: BTIF(VFF) TX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd13</td> <td>: BTIF(VFF) RX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd20</td> <td>: ADC(VFF) RX</td> <td style="text-align: center;">1</td> </tr> </tbody> </table>	MAS	Selected Master	suggest DREQ setting	6'd6	: I2S/Audio (VFF) TX	1	6'd7	: I2S/Audio (VFF) RX	1	6'd8	: UART0(VFF) TX	1	6'd9	: UART0(VFF) RX	1	6'd10	: UART1(VFF) TX	1	6'd11	: UART1(VFF) RX	1	6'd12	: BTIF(VFF) TX	1	6'd13	: BTIF(VFF) RX	1	6'd20	: ADC(VFF) RX	1
MAS	Selected Master	suggest DREQ setting																														
6'd6	: I2S/Audio (VFF) TX	1																														
6'd7	: I2S/Audio (VFF) RX	1																														
6'd8	: UART0(VFF) TX	1																														
6'd9	: UART0(VFF) RX	1																														
6'd10	: UART1(VFF) TX	1																														
6'd11	: UART1(VFF) RX	1																														
6'd12	: BTIF(VFF) TX	1																														
6'd13	: BTIF(VFF) RX	1																														
6'd20	: ADC(VFF) RX	1																														
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p>																														

Bit(s)	Name	Description																											
		<p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>																											
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>																											
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p> <p>The SIZE register setting depends on devices. The following table lists all VFIFO channels, associated devices, and data width per beat.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">channel</th> <th style="text-align: left;">Module</th> <th style="text-align: left;">Support DMA beat size</th> </tr> </thead> <tbody> <tr> <td>VFIFO12</td> <td>I2S TX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO13</td> <td>I2S RX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO14</td> <td>UART0 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO15</td> <td>UART0 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO16</td> <td>UART1 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO17</td> <td>UART1 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO18</td> <td>BTIF TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO19</td> <td>BTIF RX</td> <td>1Byte</td> </tr> </tbody> </table>	channel	Module	Support DMA beat size	VFIFO12	I2S TX	4Byte	VFIFO13	I2S RX	4Byte	VFIFO14	UART0 TX	1Byte	VFIFO15	UART0 RX	1Byte	VFIFO16	UART1 TX	1Byte	VFIFO17	UART1 RX	1Byte	VFIFO18	BTIF TX	1Byte	VFIFO19	BTIF RX	1Byte
channel	Module	Support DMA beat size																											
VFIFO12	I2S TX	4Byte																											
VFIFO13	I2S RX	4Byte																											
VFIFO14	UART0 TX	1Byte																											
VFIFO15	UART0 RX	1Byte																											
VFIFO16	UART1 TX	1Byte																											
VFIFO17	UART1 RX	1Byte																											
VFIFO18	BTIF TX	1Byte																											
VFIFO19	BTIF RX	1Byte																											

Bit(s)	Name	Description
	VFIFO25	ADC(VFF) RX      4Byte

83010D18		DMA13 START					DMA CR4 Channel 13 Start Register										00000000	
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																		
Type																		
Reset																		
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	STR																	
Type	RW																	
Reset	0																	

Bit(s)	Name	Description
15	STR	<p><b>Start control for a DMA channel.</b></p> <p>0 The DMA channel is stopped.</p> <p>1 The DMA channel is started and running.</p>

83010D1C		DMA13 INTSTA					DMA CR4 Channel 13 Interrupt Status Register										00000000	
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	TOINT	
Type																	RO	
Reset																	0	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	INT																	
Type	RO																	
Reset	0																	

Bit(s)	Name	Description
16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>

Bit(s)	Name	Description
15	INT	<p><b>Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p>

83010D20	DMA13 ACKINT						DMA CR4 Channel 13 Interrupt Acknowledge Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																TOACK
<b>Type</b>																WO
<b>Reset</b>																0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ACK															
<b>Type</b>	WO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

83010D28	DMA13 LIMITER						DMA CR4 Channel 13 Bandwidth Limiter Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																LIMITER
<b>Type</b>																RW



<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
31:0	WRPTR	Virtual FIFO Write Pointer

83010D34	DMA13 RDPTR						DMA CR4 Channel 13 Read Pointer						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RDPTR	Virtual FIFO Read Pointer

83010D38	DMA13 FFCNT						DMA CR4 Channel 13 FIFO Count						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	FFCNT															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFCNT	To display the number of data stored in Virtual FIFO

83010D3C	DMA13 FFSTA						DMA CR4 Channel 13 FIFO Status						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														ALT	EMPTY	FULL
Type														RO	RO	RO
Reset														0	0	0

Bit(s)	Name	Description
2	ALT	<p><b>To indicate FIFO Count is larger than ALTLEN.</b></p> <p>DMA issues an alert signal to UART to enable UART flow control.</p> <p>0 Not reach alert region.</p> <p>1 Reach alert region.</p>
1	EMPTY	<p><b>To indicate FIFO is empty.</b></p> <p>0 Not Empty</p> <p>1 Empty</p>
0	FULL	<p><b>To indicate FIFO is full.</b></p> <p>0 Not Full</p> <p>1 Full</p>

<b>83010D40</b>	<b>DMA13 ALTLEN</b>													<b>DMA CR4 Channel 13 Alert Length Register</b>			<b>00000000</b>
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	ALTSCM																
Type	RW																
Reset	0																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	ALTLEN																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31	ALTSCM	<p><b>Specifies the compare equation between ALTLEN and FIFO_SIZE-FIFO_CNT.</b></p> <p>1'b0: if ALTLEN &gt; FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p>



Bit(s)	Name	Description
15:0	ALTLEN	<p>1'b1: if ALTLEN &gt;= FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p> <p><b>Specifies the Alert Length of Virtual FIFO DMA. Once the remaining FIFO space is less than ALTLEN, an alert signal is issued to UART to enable flow control. If ALTSCM is set to 1, remaining FIFO space == ALTLEN also trigger the alert signal. Normally, ALTLEN shall be larger than 16 for UART application.</b></p>

83010D44	DMA13 FFSIZE						DMA CR4 Channel 13 Virtual FIFO Size Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FFSIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	<b>Specifies the FIFO Size of Virtual FIFO DMA</b>

83010D48	DMA13 CVFF						DMA CR4 Channel 13 Cascade Virtual FIFO Control Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CASCADED_PORT_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CASCADED_PORT_ADDR															CVFF_EB
Type	RW															RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:1	CASCADED_PORT_ADDR	<b>Please fill in the other peripheral's virtual port address.</b>

Bit(s)	Name	Description
0	CVFF_EB	When CVFF_EN is set to 1, DMA will change the source/destination from sysram to the other fixed address.

83010D50	DMA13 TO						DMA CR4 Channel 13 Timeout Value						00000000			
Register																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TIMEOUT_COUNTER															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TIMEOUT_COUNTER															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	TIMEOUT_COUNTER	Interrupt will assert if there is no new data into fifo more than n T(bus clock).

83010E10	DMA14 COUNT						DMA CR4 Channel 14 Transfer Count						00000000			
Register																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	LEN	The amount of total transfer count

This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>\_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>\_CON, i.e. LEN x SIZE.

Bit(s)	Name	Description
--------	------	-------------

83010E14		DMA14 CON					DMA CR4 Channel 14 Control Register							03F00000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>							<b>MAS</b>								<b>DI R</b>	<b>WP EN</b>	<b>WP SD</b>
<b>Type</b>							RW								RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>ITEN</b>	<b>TOEN</b>											<b>DREQ</b>	<b>DI NC</b>	<b>SIN C</b>	<b>SIZE</b>	
<b>Type</b>	RW	RW											RW	RW	RW	RW	
<b>Reset</b>	0	0											0	0	0	0	

Bit(s)	Name	Description
--------	------	-------------

25:20 MAS

**Master selection.**

Specifies which master occupies this DMA channel.

Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.

Value	Selected Master	SADDR
6'd0	: Don't Use	
6'd1	: Don't Use	
6'd2	: I2C-0 (HALF) TX	0x83090000
6'd3	: I2C-0 (HALF) RX	0x83090000
6'd4	: I2C-1 (HALF) TX	0x830A0000
6'd5	: I2C-1 (HALF) RX	0x830A0000
6'd6	: I2S/Audio (VFF) TX	0x22000000
6'd7	: I2S/Audio (VFF) RX	0x22000000
6'd8	: UART0(VFF) TX	0x83030000
6'd9	: UART0(VFF) RX	0x83030000
6'd10	: UART1(VFF) TX	0x83040000
6'd11	: UART1(VFF) RX	0x83040000
6'd12	: BTIF(VFF) TX	0x830E0000
6'd13	: BTIF(VFF) RX	0x830E0000

Bit(s)	Name	Description
		6'd14 : not used                      0x50310000
		6'd15 : not used                      0x50310004
		6'd16 : not used                      0x50310008
		6'd17 : not used                      0x5031000C
		6'd18 : not used                      0x50310010
		6'd19 : not used                      0x50310014
		6'd20 : ADC(VFF) RX                0x830D0000
		6'd21 : WIFI HIF(HALF) TRX        0x50201000
		6'd22 : not used                      0x830B0000
		6'd23 : not used                      0x830B0000
		6'd24~37 : VFF Data Port            0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma ) , please select default value asyour master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p>

Bit(s)	Name	Description																														
		1 Address-wrapping on destination.																														
15	ITEN	<p>No effect on channel 12~25 (Virtual FIFO).</p> <p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>																														
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>																														
4	DREQ	<p>No effect on channel 1~11 (Full and Half-size).</p> <p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <table border="0" style="width: 100%;"> <tr> <td style="width: 10%;">MAS</td> <td style="width: 60%;">Selected Master</td> <td style="width: 30%;">suggest DREQ setting</td> </tr> <tr> <td>6'd6</td> <td>: I2S/Audio (VFF) TX</td> <td>1</td> </tr> <tr> <td>6'd7</td> <td>: I2S/Audio (VFF) RX</td> <td>1</td> </tr> <tr> <td>6'd8</td> <td>: UART0(VFF) TX</td> <td>1</td> </tr> <tr> <td>6'd9</td> <td>: UART0(VFF) RX</td> <td>1</td> </tr> <tr> <td>6'd10</td> <td>: UART1(VFF) TX</td> <td>1</td> </tr> <tr> <td>6'd11</td> <td>: UART1(VFF) RX</td> <td>1</td> </tr> <tr> <td>6'd12</td> <td>: BTIF(VFF) TX</td> <td>1</td> </tr> <tr> <td>6'd13</td> <td>: BTIF(VFF) RX</td> <td>1</td> </tr> <tr> <td>6'd20</td> <td>: ADC(VFF) RX</td> <td>1</td> </tr> </table>	MAS	Selected Master	suggest DREQ setting	6'd6	: I2S/Audio (VFF) TX	1	6'd7	: I2S/Audio (VFF) RX	1	6'd8	: UART0(VFF) TX	1	6'd9	: UART0(VFF) RX	1	6'd10	: UART1(VFF) TX	1	6'd11	: UART1(VFF) RX	1	6'd12	: BTIF(VFF) TX	1	6'd13	: BTIF(VFF) RX	1	6'd20	: ADC(VFF) RX	1
MAS	Selected Master	suggest DREQ setting																														
6'd6	: I2S/Audio (VFF) TX	1																														
6'd7	: I2S/Audio (VFF) RX	1																														
6'd8	: UART0(VFF) TX	1																														
6'd9	: UART0(VFF) RX	1																														
6'd10	: UART1(VFF) TX	1																														
6'd11	: UART1(VFF) RX	1																														
6'd12	: BTIF(VFF) TX	1																														
6'd13	: BTIF(VFF) RX	1																														
6'd20	: ADC(VFF) RX	1																														
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>																														

Bit(s)	Name	Description																														
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>																														
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p> <p>The SIZE register setting depends on devices. The following table lists all VFIFO channels, associated devices, and data width per beat.</p> <table style="margin-left: 40px; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">channel</th> <th style="text-align: left;">Module</th> <th style="text-align: left;">Support DMA beat size</th> </tr> </thead> <tbody> <tr><td>VFIFO12</td><td>I2S TX</td><td>4Byte</td></tr> <tr><td>VFIFO13</td><td>I2S RX</td><td>4Byte</td></tr> <tr><td>VFIFO14</td><td>UART0 TX</td><td>1Byte</td></tr> <tr><td>VFIFO15</td><td>UART0 RX</td><td>1Byte</td></tr> <tr><td>VFIFO16</td><td>UART1 TX</td><td>1Byte</td></tr> <tr><td>VFIFO17</td><td>UART1 RX</td><td>1Byte</td></tr> <tr><td>VFIFO18</td><td>BTIF TX</td><td>1Byte</td></tr> <tr><td>VFIFO19</td><td>BTIF RX</td><td>1Byte</td></tr> <tr><td>VFIFO25</td><td>ADC(VFF) RX</td><td>4Byte</td></tr> </tbody> </table>	channel	Module	Support DMA beat size	VFIFO12	I2S TX	4Byte	VFIFO13	I2S RX	4Byte	VFIFO14	UART0 TX	1Byte	VFIFO15	UART0 RX	1Byte	VFIFO16	UART1 TX	1Byte	VFIFO17	UART1 RX	1Byte	VFIFO18	BTIF TX	1Byte	VFIFO19	BTIF RX	1Byte	VFIFO25	ADC(VFF) RX	4Byte
channel	Module	Support DMA beat size																														
VFIFO12	I2S TX	4Byte																														
VFIFO13	I2S RX	4Byte																														
VFIFO14	UART0 TX	1Byte																														
VFIFO15	UART0 RX	1Byte																														
VFIFO16	UART1 TX	1Byte																														
VFIFO17	UART1 RX	1Byte																														
VFIFO18	BTIF TX	1Byte																														
VFIFO19	BTIF RX	1Byte																														
VFIFO25	ADC(VFF) RX	4Byte																														

<b>83010E18</b>	<b>DMA14_START</b>						<b>DMA CR4 Channel 14 Start Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Nam</b>																

e																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR															
Type	RW															
Reset	0															

Bit(s)	Name	Description
15	STR	<p><b>Start control for a DMA channel.</b></p> <p>0 The DMA channel is stopped.</p> <p>1 The DMA channel is started and running.</p>

<b>83010E1C</b>	<b>DMA14_INTSTA</b>															<b>DMA CR4 Channel 14 Interrupt Status Register</b>															<b>00000000</b>														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16																													
Name																TOINT																													
Type																RO																													
Reset																0																													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																													
Name	INT																																												
Type	RO																																												
Reset	0																																												

Bit(s)	Name	Description
16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<p><b>Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p>

<b>83010E20</b>	<b>DMA14_ACKINT</b>															<b>DMA CR4 Channel 14 Interrupt Acknowledge Register</b>															<b>00000000</b>														
-----------------	---------------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	-----------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOACK</b>
<b>Type</b>																WO
<b>Reset</b>																0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ACK</b>															
<b>Type</b>	WO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

<b>83010E28</b>	<b>DMA14 LIMITER</b>						<b>DMA CR4 Channel 14 Bandwidth Limiter Register</b>						<b>00000000</b>					
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									<b>LIMITER</b>									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	LIMITER	<p><b>from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock</b></p>



<b>83010E2C</b>	<b>DMA14 PGMADDR</b>						<b>DMA CR4 Channel 14 Programmable Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or</b></p> <p>virtual FIFO</p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

<b>83010E30</b>	<b>DMA14 WRPTR</b>						<b>DMA CR4 Channel 14 Write Pointer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WRPTR	<b>Virtual FIFO Write Pointer</b>

<b>83010E34</b>	<b>DMA14 RDPTR</b>						<b>DMA CR4 Channel 14 Read Pointer</b>						<b>00000000</b>			
-----------------	--------------------	--	--	--	--	--	--	--	--	--	--	--	-----------------	--	--	--

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	<b>RDPTR</b>															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>RDPTR</b>															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RDPTR	Virtual FIFO Read Pointer

83010E38	DMA14_FFCNT						DMA CR4 Channel 14 FIFO Count						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>FFCNT</b>															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFCNT	To display the number of data stored in Virtual FIFO

83010E3C	DMA14_FFSTA						DMA CR4 Channel 14 FIFO Status						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														AL T	EM PT Y	FU LL
Type														RO	RO	RO
Reset														0	0	0

Bit(s)	Name	Description
2	ALT	<p><b>To indicate FIFO Count is larger than ALTLEN.</b></p> <p>DMA issues an alert signal to UART to enable UART flow control.</p> <p>0 Not reach alert region.</p> <p>1 Reach alert region.</p>
1	EMPTY	<p><b>To indicate FIFO is empty.</b></p> <p>0 Not Empty</p> <p>1 Empty</p>
0	FULL	<p><b>To indicate FIFO is full.</b></p> <p>0 Not Full</p> <p>1 Full</p>

<b>83010E40</b>	<b>DMA14 ALTLEN</b>						<b>DMA CR4 Channel 14 Alert Length Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ALTSCM															
<b>Type</b>	RW															
<b>Reset</b>	0															
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ALTLEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	ALTSCM	<p><b>Specifies the compare equation between ALTLEN and FIFO_SIZE-FIFO_CNT.</b></p> <p>1'b0: if ALTLEN &gt; FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p> <p>1'b1: if ALTLEN &gt;= FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p>
15:0	ALTLEN	<p><b>Specifies the Alert Length of Virtual FIFO DMA. Once the remaining FIFO space is less than ALTLEN, an alert signal is issued to UART to enable flow control. If ALTSCM is set to 1, remaining FIFO space == ALTLEN also trigger the alert signal. Normally, ALTLEN shall be larger than 16 for UART application.</b></p>

<b>83010E44</b>	<b>DMA14 FFSIZE</b>						<b>DMA CR4 Channel 14 Virtual FIFO Size Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>FFSIZE</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	Specifies the FIFO Size of Virtual FIFO DMA

<b>83010E48</b>	<b>DMA14 CVFF</b>						<b>DMA CR4 Channel 14 Cascade Virtual FIFO Control Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															<b>CVFF_ENB</b>
<b>Type</b>	RW															RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:1	CASCADED_PORT_ADDR	Please fill in the other peripheral's virtual port address.
0	CVFF_ENB	When CVFF_EN is set to 1 , DMA will change the source/destination from sysram to the other fixed address.

<b>83010E50</b>	<b>DMA14 TO</b>						<b>DMA CR4 Channel 14 Timeout Value Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>TIMEOUT_COUNTER</b>															
<b>Type</b>	RW															

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>TIMEOUT_COUNTER</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	TIMEOUT_COUNTER	Interrupt will assert if there is no new data into fifo more than n T(bus clock).

<b>83010F10</b>	<b>DMA15_COUNT</b>						<b>DMA CR4 Channel 15 Transfer Count Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>LEN</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

<b>83010F14</b>	<b>DMA15_CON</b>						<b>DMA CR4 Channel 15 Control Register</b>						<b>03F00000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>							<b>MAS</b>							<b>DI R</b>	<b>WP EN</b>	<b>WP SD</b>
<b>Type</b>							RW							RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ITEN</b>	<b>TOEN</b>										<b>DR EQ</b>	<b>DI NC</b>	<b>SIN C</b>	<b>SIZE</b>	
<b>Type</b>	RW	RW										RW	RW	RW	RW	



Bit(s)	Name	Description
		6'd24~37 : VFF Data Port      0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value as your master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
4	DREQ	<b>Throttle and handshake control for DMA transfer</b>

Bit(s)	Name	Description
		<p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <p>MAS Selected Master suggest DREQ setting</p> <p>6'd6 : I2S/Audio (VFF) TX 1</p> <p>6'd7 : I2S/Audio (VFF) RX 1</p> <p>6'd8 : UART0(VFF) TX 1</p> <p>6'd9 : UART0(VFF) RX 1</p> <p>6'd10 : UART1(VFF) TX 1</p> <p>6'd11 : UART1(VFF) RX 1</p> <p>6'd12 : BTIF(VFF) TX 1</p> <p>6'd13 : BTIF(VFF) RX 1</p> <p>6'd20 : ADC(VFF) RX 1</p>
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data</p>



Bit(s)	Name	Description																														
		width of																														
		a DMA master.																														
		00 Byte transfer/1 byte																														
		01 Half-word transfer/2 bytes																														
		10 Word transfer/4 bytes																														
		11 Reserved																														
		The SIZE register setting depends on devices. The following table lists all VFIFO channels, associated devices, and data width per beat.																														
		<table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">channel</th> <th style="text-align: left;">Module</th> <th style="text-align: left;">Support DMA beat size</th> </tr> </thead> <tbody> <tr> <td>VFIFO12</td> <td>I2S TX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO13</td> <td>I2S RX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO14</td> <td>UART0 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO15</td> <td>UART0 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO16</td> <td>UART1 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO17</td> <td>UART1 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO18</td> <td>BTIF TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO19</td> <td>BTIF RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO25</td> <td>ADC(VFF) RX</td> <td>4Byte</td> </tr> </tbody> </table>	channel	Module	Support DMA beat size	VFIFO12	I2S TX	4Byte	VFIFO13	I2S RX	4Byte	VFIFO14	UART0 TX	1Byte	VFIFO15	UART0 RX	1Byte	VFIFO16	UART1 TX	1Byte	VFIFO17	UART1 RX	1Byte	VFIFO18	BTIF TX	1Byte	VFIFO19	BTIF RX	1Byte	VFIFO25	ADC(VFF) RX	4Byte
channel	Module	Support DMA beat size																														
VFIFO12	I2S TX	4Byte																														
VFIFO13	I2S RX	4Byte																														
VFIFO14	UART0 TX	1Byte																														
VFIFO15	UART0 RX	1Byte																														
VFIFO16	UART1 TX	1Byte																														
VFIFO17	UART1 RX	1Byte																														
VFIFO18	BTIF TX	1Byte																														
VFIFO19	BTIF RX	1Byte																														
VFIFO25	ADC(VFF) RX	4Byte																														

83010F18	DMA15 START						DMA CR4 Channel 15 Start Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	STR															
<b>Type</b>	RW															
<b>Reset</b>	0															

Bit(s)	Name	Description
15	STR	<b>Start control for a DMA channel.</b>  0 The DMA channel is stopped.

Bit(s)	Name	Description
		1 The DMA channel is started and running.

83010F1C	DMA15 INTSTA						DMA CR4 Channel 15 Interrupt Status Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOINT</b>
<b>Type</b>																RO
<b>Reset</b>																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	INT															
<b>Type</b>	RO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<p><b>Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p>

83010F20	DMA15 ACKINT						DMA CR4 Channel 15 Interrupt Acknowledge Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOACK</b>
<b>Type</b>																WO
<b>Reset</b>																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ACK															
<b>Type</b>	WO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

<b>83010F28</b>	<b>DMA15 LIMITER</b>						<b>DMA CR4 Channel 15 Bandwidth Limiter Register</b>						<b>00000000</b>					
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									<b>LIMITER</b>									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	LIMITER	<p><b>from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock</b></p>

<b>83010F2C</b>	<b>DMA15 PGMADDR</b>						<b>DMA CR4 Channel 15 Programmable Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>PGMADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>PGMADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or virtual FIFO</b></p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

83010F30	DMA15_WRPTR						DMA CR4 Channel 15 Write Pointer						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WRPTR	<b>Virtual FIFO Write Pointer</b>

83010F34	DMA15_RDPTR						DMA CR4 Channel 15 Read Pointer						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RDPTR	<b>Virtual FIFO Read Pointer</b>

83010F38	DMA15_FFCNT						DMA CR4 Channel 15 FIFO Count						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FFCNT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFCNT	<b>To display the number of data stored in Virtual FIFO</b>

83010F3C	DMA15_FFSTA						DMA CR4 Channel 15 FIFO Status						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														AL T	EM PT Y	FU LL
Type														RO	RO	RO
Reset														0	0	0

Bit(s)	Name	Description
2	ALT	<p><b>To indicate FIFO Count is larger than ALTLEN.</b></p> <p>DMA issues an alert signal to UART to enable UART flow control.</p> <p>0 Not reach alert region.</p> <p>1 Reach alert region.</p>
1	EMPTY	<p><b>To indicate FIFO is empty.</b></p> <p>0 Not Empty</p>

Bit(s)	Name	Description
0	FULL	<p>1 Empty</p> <p><b>To indicate FIFO is full.</b></p> <p>0 Not Full</p> <p>1 Full</p>

83010F40	DMA15 ALTLEN															DMA CR4 Channel 15 Alert Length Register	00000000
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	ALTSCM																
<b>Type</b>	RW																
<b>Reset</b>	0																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	ALTLEN																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31	ALTSCM	<p><b>Specifies the compare equation between ALTLEN and FIFO_SIZE-FIFO_CNT.</b></p> <p>1'b0: if ALTLEN &gt; FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p> <p>1'b1: if ALTLEN &gt;= FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p>
15:0	ALTLEN	<p><b>Specifies the Alert Length of Virtual FIFO DMA. Once the remaining FIFO space is less than ALTLEN, an alert signal is issued to UART to enable flow control. If ALTSCM is set to 1, remaining FIFO space == ALTLEN also trigger the alert signal. Normally, ALTLEN shall be larger than 16 for UART application.</b></p>

83010F44	DMA15 FFSIZE															DMA CR4 Channel 15 Virtual FIFO Size Register	00000000
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>																	
<b>Type</b>																	
<b>Reset</b>																	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

<b>Name</b>	<b>FFSIZE</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	Specifies the FIFO Size of Virtual FIFO DMA

<b>83010F48</b>	<b>DMA15 CVFF</b>															<b>DMA CR4 Channel 15 Cascade Virtual FIFO Control Register</b>	<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															<b>CVFF_ENB</b>	
<b>Type</b>	RW															RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:1	CASCADED_PORT_ADDR	Please fill in the other peripheral's virtual port address.
0	CVFF_ENB	When CVFF_EN is set to 1, DMA will change the source/destination from sysram to the other fixed address.

<b>83010F50</b>	<b>DMA15 TO</b>															<b>DMA CR4 Channel 15 Timeout Value Register</b>	<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>TIMEOUT_COUNTER</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>TIMEOUT_COUNTER</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31:0	TIMEOUT_COUNTER	Interrupt will assert if there is no new data into fifo more than n T(bus clock).

83011010	DMA16_COUNT						DMA CR4 Channel 16 Transfer Count Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

83011014	DMA16_CON						DMA CR4 Channel 16 Control Register						03F00000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>							MAS							<b>DI R</b>	<b>WP EN</b>	<b>WP SD</b>
<b>Type</b>							RW							RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ITE N</b>	<b>TO EN</b>											<b>DR EQ</b>	<b>DI NC</b>	<b>SIN C</b>	<b>SIZE</b>
<b>Type</b>	RW	RW											RW	RW	RW	RW
<b>Reset</b>	0	0											0	0	0	0

Bit(s)	Name	Description
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and</p>



Bit(s)	Name	Description
		DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.
		Value Selected Master                      SADDR
6'd0		: Don't Use
6'd1		: Don't Use
6'd2		: I2C-0 (HALF) TX                      0x83090000
6'd3		: I2C-0 (HALF) RX                      0x83090000
6'd4		: I2C-1 (HALF) TX                      0x830A0000
6'd5		: I2C-1 (HALF) RX                      0x830A0000
6'd6		: I2S/Audio (VFF) TX                      0x22000000
6'd7		: I2S/Audio (VFF) RX                      0x22000000
6'd8		: UART0(VFF) TX                      0x83030000
6'd9		: UART0(VFF) RX                      0x83030000
6'd10		: UART1(VFF) TX                      0x83040000
6'd11		: UART1(VFF) RX                      0x83040000
6'd12		: BTIF(VFF) TX                      0x830E0000
6'd13		: BTIF(VFF) RX                      0x830E0000
6'd14		: not used                      0x50310000
6'd15		: not used                      0x50310004
6'd16		: not used                      0x50310008
6'd17		: not used                      0x5031000C
6'd18		: not used                      0x50310010
6'd19		: not used                      0x50310014
6'd20		: ADC(VFF) RX                      0x830D0000
6'd21		: WIFI HIF(HALF) TRX                      0x50201000
6'd22		: not used                      0x830B0000
6'd23		: not used                      0x830B0000
6'd24~37		: VFF Data Port                      0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f

If you use dma moving data from memory to memory ( ex :full-size

Bit(s)	Name	Description
		dma) , please select default value as your master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 .</p>
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p>

Bit(s)	Name	Description
		MAS Selected Master suggest DREQ setting
		6'd6 : I2S/Audio (VFF) TX 1
		6'd7 : I2S/Audio (VFF) RX 1
		6'd8 : UART0(VFF) TX 1
		6'd9 : UART0(VFF) RX 1
		6'd10 : UART1(VFF) TX 1
		6'd11 : UART1(VFF) RX 1
		6'd12 : BTIF(VFF) TX 1
		6'd13 : BTIF(VFF) RX 1
		6'd20 : ADC(VFF) RX 1
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p>

Bit(s)	Name	Description																														
11 Reserved																																
<p>The SIZE register setting depends on devices. The following table lists all VFIFO channels, associated devices, and data width per beat.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">channel</th> <th style="text-align: left;">Module</th> <th style="text-align: left;">Support DMA beat size</th> </tr> </thead> <tbody> <tr> <td>VFIFO12</td> <td>I2S TX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO13</td> <td>I2S RX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO14</td> <td>UART0 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO15</td> <td>UART0 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO16</td> <td>UART1 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO17</td> <td>UART1 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO18</td> <td>BTIF TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO19</td> <td>BTIF RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO25</td> <td>ADC(VFF) RX</td> <td>4Byte</td> </tr> </tbody> </table>			channel	Module	Support DMA beat size	VFIFO12	I2S TX	4Byte	VFIFO13	I2S RX	4Byte	VFIFO14	UART0 TX	1Byte	VFIFO15	UART0 RX	1Byte	VFIFO16	UART1 TX	1Byte	VFIFO17	UART1 RX	1Byte	VFIFO18	BTIF TX	1Byte	VFIFO19	BTIF RX	1Byte	VFIFO25	ADC(VFF) RX	4Byte
channel	Module	Support DMA beat size																														
VFIFO12	I2S TX	4Byte																														
VFIFO13	I2S RX	4Byte																														
VFIFO14	UART0 TX	1Byte																														
VFIFO15	UART0 RX	1Byte																														
VFIFO16	UART1 TX	1Byte																														
VFIFO17	UART1 RX	1Byte																														
VFIFO18	BTIF TX	1Byte																														
VFIFO19	BTIF RX	1Byte																														
VFIFO25	ADC(VFF) RX	4Byte																														

83011018	DMA16_START						DMA CR4 Channel 16 Start Register								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR															
Type	RW															
Reset	0															

Bit(s)	Name	Description
15	STR	<p><b>Start control for a DMA channel.</b></p> <p>0 The DMA channel is stopped.</p> <p>1 The DMA channel is started and running.</p>

8301101C	DMA16_INTSTA						DMA CR4 Channel 16 Interrupt Status Register								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

<b>Name</b>																<b>TOINT</b>
<b>Type</b>																RO
<b>Reset</b>																0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	INT															
<b>Type</b>	RO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<p><b>Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p>

<b>83011020</b>	<b><u>DMA16 ACKINT</u></b>						<b>DMA CR4 Channel 16 Interrupt Acknowledge Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOACK</b>
<b>Type</b>																WO
<b>Reset</b>																0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ACK															
<b>Type</b>	WO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p>

Bit(s)	Name	Description
0		No effect
1		Interrupt request is acknowledged and should be relinquished.

83011028	<u>DMA16 LIMITER</u>						DMA CR4 Channel 16 Bandwidth Limiter Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	LIMITER															
<b>Type</b>	RW															
<b>Reset</b>	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LIMITER															
<b>Type</b>	RW															
<b>Reset</b>	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

8301102C	<u>DMA16 PGMADDR</u>						DMA CR4 Channel 16 Programmable Address Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or</b></p> <p>virtual FIFO</p> <p>WRITE : address of the source/destination.</p>

Bit(s)	Name	Description
--------	------	-------------

READ : current address of the transfer.

This address represents a source address if DIR in DMA\_CON is set to 0, and represents a destination address if DIR in DMA\_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMAn\_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.

83011030	DMA16 WRPTR						DMA CR4 Channel 16 Write Pointer						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0 WRPTR Virtual FIFO Write Pointer

83011034	DMA16 RDPTR						DMA CR4 Channel 16 Read Pointer						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0 RDPTR Virtual FIFO Read Pointer

83011038	DMA16 FECNT						DMA CR4 Channel 16 FIFO Count						00000000			
----------	-------------	--	--	--	--	--	-------------------------------	--	--	--	--	--	----------	--	--	--

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>FFCNT</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFCNT	To display the number of data stored in Virtual FIFO

<b>8301103C</b>	<b>DMA16_FFSTA</b>						<b>DMA CR4 Channel 16 FIFO Status</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														AL T	EM PT Y	FU LL
<b>Type</b>														RO	RO	RO
<b>Reset</b>														0	0	0

Bit(s)	Name	Description
2	ALT	<p><b>To indicate FIFO Count is larger than ALTLEN.</b></p> <p>DMA issues an alert signal to UART to enable UART flow control.</p> <p>0 Not reach alert region.</p> <p>1 Reach alert region.</p>
1	EMPTY	<p><b>To indicate FIFO is empty.</b></p> <p>0 Not Empty</p> <p>1 Empty</p>
0	FULL	<p><b>To indicate FIFO is full.</b></p> <p>0 Not Full</p> <p>1 Full</p>



<b>83011040</b>	<b>DMA16 ALTLEN</b>						<b>DMA CR4 Channel 16 Alert Length Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	AL TS CM															
<b>Type</b>	RW															
<b>Reset</b>	0															
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ALTLEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	ALTSCM	<p><b>Specifies the compare equation between ALTLEN and FIFO_SIZE-FIFO_CNT.</b></p> <p>1'b0: if ALTLEN &gt; FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p> <p>1'b1: if ALTLEN &gt;= FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p>
15:0	ALTLEN	<p><b>Specifies the Alert Length of Virtual FIFO DMA. Once the remaining FIFO space is less than ALTLEN, an alert signal is issued to UART to enable flow control. If ALTSCM is set to 1, remaining FIFO space == ALTLEN also trigger the alert signal. Normally, ALTLEN shall be larger than 16 for UART application.</b></p>

<b>83011044</b>	<b>DMA16 FFSIZE</b>						<b>DMA CR4 Channel 16 Virtual FIFO Size Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	FFSIZE															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	<b>Specifies the FIFO Size of Virtual FIFO DMA</b>

Bit(s)	Name	Description
--------	------	-------------

<b>83011048</b>	<b>DMA16 CVFF</b>	<b>DMA CR4 Channel 16 Cascade Virtual FIFO Control Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	CASCADED_PORT_ADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	CASCADED_PORT_ADDR															CVFF_EB
<b>Type</b>	RW															RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:1	CASCADED_PORT_ADDR	Please fill in the other peripheral's virtual port address.
0	CVFF_EB	When CVFF_EN is set to 1 , DMA will change the source/destination from sysram to the other fixed address.

<b>83011050</b>	<b>DMA16 TO</b>	<b>DMA CR4 Channel 16 Timeout Value Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	TIMEOUT_COUNTER															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	TIMEOUT_COUNTER															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	TIMEOUT_COUNTER	Interrupt will assert if there is no new data into fifo more than n T(bus clock).
------	-----------------	---

<b>83011110</b>	<b>DMA17 COUNT</b>	<b>DMA CR4 Channel 17 Transfer Count Register</b>	<b>00000000</b>
-----------------	--------------------	---	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Bit(s) Name**

**Description**

15:0 LEN

**The amount of total transfer count**

This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>\_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>\_CON, i.e. LEN x SIZE.

<b>8301114</b>	<b>DMA17_CON</b>						<b>DMA CR4 Channel 17 Control Register</b>							<b>03F0000</b>		
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>							MAS							<b>DI R</b>	<b>WP EN</b>	<b>WP SD</b>
<b>Type</b>							RW							RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ITEN</b>	<b>TOEN</b>											<b>DREQ</b>	<b>DI NC</b>	<b>SIN C</b>	<b>SIZE</b>
<b>Type</b>	RW	RW											RW	RW	RW	RW
<b>Reset</b>	0	0											0	0	0	0

**Bit(s) Name**

**Description**

25:20 MAS

**Master selection.**

Specifies which master occupies this DMA channel.

Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.

Value Selected Master                      SADDR

6'd0 : Don't Use

6'd1 : Don't Use

Bit(s)	Name	Description
6'd2	: I2C-0 (HALF) TX	0x83090000
6'd3	: I2C-0 (HALF) RX	0x83090000
6'd4	: I2C-1 (HALF) TX	0x830A0000
6'd5	: I2C-1 (HALF) RX	0x830A0000
6'd6	: I2S/Audio (VFF) TX	0x22000000
6'd7	: I2S/Audio (VFF) RX	0x22000000
6'd8	: UART0(VFF) TX	0x83030000
6'd9	: UART0(VFF) RX	0x83030000
6'd10	: UART1(VFF) TX	0x83040000
6'd11	: UART1(VFF) RX	0x83040000
6'd12	: BTIF(VFF) TX	0x830E0000
6'd13	: BTIF(VFF) RX	0x830E0000
6'd14	: not used	0x50310000
6'd15	: not used	0x50310004
6'd16	: not used	0x50310008
6'd17	: not used	0x5031000C
6'd18	: not used	0x50310010
6'd19	: not used	0x50310014
6'd20	: ADC(VFF) RX	0x830D0000
6'd21	: WIFI HIF(HALF) TRX	0x50201000
6'd22	: not used	0x830B0000
6'd23	: not used	0x830B0000
6'd24~37	: VFF Data Port	0x79000m00

\*m is N-12

other: reserved

default :6'h3f

If you use dma moving data from memory to memory ( ex :full-size dma ) , please select default value asyour master setting

18 DIR

**Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA\_PGMADDR, and vice versa.**

0 Read (read from system RAM and write to device)

Bit(s)	Name	Description															
		1 Write (read from device and write to system RAM)															
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>															
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>															
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>															
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>															
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">MAS</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">suggest DREQ setting</th> </tr> </thead> <tbody> <tr> <td>6'd6</td> <td>: I2S/Audio (VFF) TX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd7</td> <td>: I2S/Audio (VFF) RX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd8</td> <td>: UART0(VFF) TX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd9</td> <td>: UART0(VFF) RX</td> <td style="text-align: center;">1</td> </tr> </tbody> </table>	MAS	Selected Master	suggest DREQ setting	6'd6	: I2S/Audio (VFF) TX	1	6'd7	: I2S/Audio (VFF) RX	1	6'd8	: UART0(VFF) TX	1	6'd9	: UART0(VFF) RX	1
MAS	Selected Master	suggest DREQ setting															
6'd6	: I2S/Audio (VFF) TX	1															
6'd7	: I2S/Audio (VFF) RX	1															
6'd8	: UART0(VFF) TX	1															
6'd9	: UART0(VFF) RX	1															

Bit(s)	Name	Description						
		6'd10 : UART1(VFF) TX      1						
		6'd11 : UART1(VFF) RX      1						
		6'd12 : BTIF(VFF) TX        1						
		6'd13 : BTIF(VFF) RX        1						
		6'd20 : ADC(VFF) RX        1						
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>						
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>						
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p> <p>The SIZE register setting depends on devices. The following table lists all VFIFO channels, associated devices, and data width per beat.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">channel</th> <th style="text-align: left;">Module</th> <th style="text-align: left;">Support DMA beat size</th> </tr> </thead> <tbody> <tr> <td>VFIFO12</td> <td>I2S TX</td> <td>4Byte</td> </tr> </tbody> </table>	channel	Module	Support DMA beat size	VFIFO12	I2S TX	4Byte
channel	Module	Support DMA beat size						
VFIFO12	I2S TX	4Byte						

Bit(s)	Name	Description
	VFIFO13	I2S RX 4Byte
	VFIFO14	UART0 TX 1Byte
	VFIFO15	UART0 RX 1Byte
	VFIFO16	UART1 TX 1Byte
	VFIFO17	UART1 RX 1Byte
	VFIFO18	BTIF TX 1Byte
	VFIFO19	BTIF RX 1Byte
	VFIFO25	ADC(VFF) RX 4Byte

83011118	DMA17_START						DMA CR4 Channel 17 Start Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR															
Type	RW															
Reset	0															

Bit(s)	Name	Description
15	STR	<p><b>Start control for a DMA channel.</b></p> <p>0 The DMA channel is stopped.</p> <p>1 The DMA channel is started and running.</p>

8301111C	DMA17_INTSTA						DMA CR4 Channel 17 Interrupt Status Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TOINT
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT															
Type	RO															





<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>LIMITER</b>							
<b>Type</b>									RW							
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

<b>8301112C</b>	<b>DMA17 PGMADDR</b>							<b>DMA CR4 Channel 17 Programmable Address Register</b>							<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>PGMADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>PGMADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or</b></p> <p>virtual FIFO</p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

83011130	DMA17 WRPTR						DMA CR4 Channel 17 Write Pointer						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WRPTR	Virtual FIFO Write Pointer

83011134	DMA17 RDPTR						DMA CR4 Channel 17 Read Pointer						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RDPTR	Virtual FIFO Read Pointer

83011138	DMA17 FFCNT						DMA CR4 Channel 17 FIFO Count						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	FFCNT															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	FFCNT															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFCNT	To display the number of data stored in Virtual FIFO

8301113C	DMA17 FFSTA						DMA CR4 Channel 17 FIFO Status						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														ALT	EMPTY	FULL
<b>Type</b>														RO	RO	RO
<b>Reset</b>														0	0	0

Bit(s)	Name	Description
2	ALT	<p><b>To indicate FIFO Count is larger than ALTLEN.</b></p> <p>DMA issues an alert signal to UART to enable UART flow control.</p> <p>0 Not reach alert region.</p> <p>1 Reach alert region.</p>
1	EMPTY	<p><b>To indicate FIFO is empty.</b></p> <p>0 Not Empty</p> <p>1 Empty</p>
0	FULL	<p><b>To indicate FIFO is full.</b></p> <p>0 Not Full</p> <p>1 Full</p>

83011140	DMA17 ALTLEN						DMA CR4 Channel 17 Alert Length Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	AL TS CM															
<b>Type</b>	RW															
<b>Reset</b>	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ALTLEN															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	ALTSCM	<p><b>Specifies the compare equation between ALTLEN and FIFO_SIZE-FIFO_CNT.</b></p> <p>1'b0: if ALTLEN &gt; FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p> <p>1'b1: if ALTLEN &gt;= FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p>
15:0	ALTLEN	<p><b>Specifies the Alert Length of Virtual FIFO DMA. Once the remaining FIFO space is less than ALTLEN, an alert signal is issued to UART to enable flow control. If ALTSCM is set to 1, remaining FIFO space == ALTLEN also trigger the alert signal. Normally, ALTLEN shall be larger than 16 for UART application.</b></p>

<b>83011144</b>	<b>DMA17_FFSIZE</b>						<b>DMA CR4 Channel 17 Virtual FIFO Size Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>FSIZE</b>															
<b>Type</b>	<b>RW</b>															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FSIZE	<b>Specifies the FIFO Size of Virtual FIFO DMA</b>

<b>83011148</b>	<b>DMA17_CVFF</b>						<b>DMA CR4 Channel 17 Cascade Virtual FIFO Control Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															
<b>Type</b>	<b>RW</b>															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															<b>CVFF_E</b>

<b>Type</b>	RW															<b>B</b>	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RW

Bit(s)	Name	Description
31:1	CASCADED_PORT_ADDR	Please fill in the other peripheral's virtual port address.
0	CVFF_EB	When CVFF_EN is set to 1 , DMA will change the source/destination from sysram to the other fixed address.

<b>83011150</b>	<b>DMA17 TO</b>															<b>DMA CR4 Channel 17 Timeout Value Register</b>															<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16																
<b>Name</b>	TIMEOUT_COUNTER																															
<b>Type</b>	RW																															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																
<b>Name</b>	TIMEOUT_COUNTER																															
<b>Type</b>	RW																															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:0	TIMEOUT_COUNTER	Interrupt will assert if there is no new data into fifo more than n T(bus clock).

<b>83011210</b>	<b>DMA18 COUNT</b>															<b>DMA CR4 Channel 18 Transfer Count Register</b>															<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16																
<b>Name</b>	LEN																															
<b>Type</b>	RW																															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																
<b>Name</b>	LEN																															
<b>Type</b>	RW																															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

83011214		DMA18_CON					DMA CR4 Channel 18 Control Register							03F00000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>							MAS								DI R	WP EN	WP SD
<b>Type</b>							RW								RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	ITEN	TOEN											DR EQ	DI NC	SIN C	SIZE	
<b>Type</b>	RW	RW											RW	RW	RW	RW	
<b>Reset</b>	0	0											0	0	0	0	

Bit(s)	Name	Description																																	
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.</p> <table border="0"> <thead> <tr> <th>Value</th> <th>Selected Master</th> <th>SADDR</th> </tr> </thead> <tbody> <tr> <td>6'd0</td> <td>: Don't Use</td> <td></td> </tr> <tr> <td>6'd1</td> <td>: Don't Use</td> <td></td> </tr> <tr> <td>6'd2</td> <td>: I2C-0 (HALF) TX</td> <td>0x83090000</td> </tr> <tr> <td>6'd3</td> <td>: I2C-0 (HALF) RX</td> <td>0x83090000</td> </tr> <tr> <td>6'd4</td> <td>: I2C-1 (HALF) TX</td> <td>0x830A0000</td> </tr> <tr> <td>6'd5</td> <td>: I2C-1 (HALF) RX</td> <td>0x830A0000</td> </tr> <tr> <td>6'd6</td> <td>: I2S/Audio (VFF) TX</td> <td>0x22000000</td> </tr> <tr> <td>6'd7</td> <td>: I2S/Audio (VFF) RX</td> <td>0x22000000</td> </tr> <tr> <td>6'd8</td> <td>: UART0(VFF) TX</td> <td>0x83030000</td> </tr> <tr> <td>6'd9</td> <td>: UART0(VFF) RX</td> <td>0x83030000</td> </tr> </tbody> </table>	Value	Selected Master	SADDR	6'd0	: Don't Use		6'd1	: Don't Use		6'd2	: I2C-0 (HALF) TX	0x83090000	6'd3	: I2C-0 (HALF) RX	0x83090000	6'd4	: I2C-1 (HALF) TX	0x830A0000	6'd5	: I2C-1 (HALF) RX	0x830A0000	6'd6	: I2S/Audio (VFF) TX	0x22000000	6'd7	: I2S/Audio (VFF) RX	0x22000000	6'd8	: UART0(VFF) TX	0x83030000	6'd9	: UART0(VFF) RX	0x83030000
Value	Selected Master	SADDR																																	
6'd0	: Don't Use																																		
6'd1	: Don't Use																																		
6'd2	: I2C-0 (HALF) TX	0x83090000																																	
6'd3	: I2C-0 (HALF) RX	0x83090000																																	
6'd4	: I2C-1 (HALF) TX	0x830A0000																																	
6'd5	: I2C-1 (HALF) RX	0x830A0000																																	
6'd6	: I2S/Audio (VFF) TX	0x22000000																																	
6'd7	: I2S/Audio (VFF) RX	0x22000000																																	
6'd8	: UART0(VFF) TX	0x83030000																																	
6'd9	: UART0(VFF) RX	0x83030000																																	

Bit(s)	Name	Description
		6'd10 : UART1(VFF) TX      0x83040000
		6'd11 : UART1(VFF) RX      0x83040000
		6'd12 : BTIF(VFF) TX        0x830E0000
		6'd13 : BTIF(VFF) RX        0x830E0000
		6'd14 : not used            0x50310000
		6'd15 : not used            0x50310004
		6'd16 : not used            0x50310008
		6'd17 : not used            0x5031000C
		6'd18 : not used            0x50310010
		6'd19 : not used            0x50310014
		6'd20 : ADC(VFF) RX        0x830D0000
		6'd21 : WIFI HIF(HALF) TRX   0x50201000
		6'd22 : not used            0x830B0000
		6'd23 : not used            0x830B0000
		6'd24~37 : VFF Data Port    0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value asyour master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>

Bit(s)	Name	Description																														
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>																														
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>																														
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>																														
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">MAS</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">suggest DREQ setting</th> </tr> </thead> <tbody> <tr> <td>6'd6</td> <td>: I2S/Audio (VFF) TX</td> <td style="text-align: right;">1</td> </tr> <tr> <td>6'd7</td> <td>: I2S/Audio (VFF) RX</td> <td style="text-align: right;">1</td> </tr> <tr> <td>6'd8</td> <td>: UART0(VFF) TX</td> <td style="text-align: right;">1</td> </tr> <tr> <td>6'd9</td> <td>: UART0(VFF) RX</td> <td style="text-align: right;">1</td> </tr> <tr> <td>6'd10</td> <td>: UART1(VFF) TX</td> <td style="text-align: right;">1</td> </tr> <tr> <td>6'd11</td> <td>: UART1(VFF) RX</td> <td style="text-align: right;">1</td> </tr> <tr> <td>6'd12</td> <td>: BTIF(VFF) TX</td> <td style="text-align: right;">1</td> </tr> <tr> <td>6'd13</td> <td>: BTIF(VFF) RX</td> <td style="text-align: right;">1</td> </tr> <tr> <td>6'd20</td> <td>: ADC(VFF) RX</td> <td style="text-align: right;">1</td> </tr> </tbody> </table>	MAS	Selected Master	suggest DREQ setting	6'd6	: I2S/Audio (VFF) TX	1	6'd7	: I2S/Audio (VFF) RX	1	6'd8	: UART0(VFF) TX	1	6'd9	: UART0(VFF) RX	1	6'd10	: UART1(VFF) TX	1	6'd11	: UART1(VFF) RX	1	6'd12	: BTIF(VFF) TX	1	6'd13	: BTIF(VFF) RX	1	6'd20	: ADC(VFF) RX	1
MAS	Selected Master	suggest DREQ setting																														
6'd6	: I2S/Audio (VFF) TX	1																														
6'd7	: I2S/Audio (VFF) RX	1																														
6'd8	: UART0(VFF) TX	1																														
6'd9	: UART0(VFF) RX	1																														
6'd10	: UART1(VFF) TX	1																														
6'd11	: UART1(VFF) RX	1																														
6'd12	: BTIF(VFF) TX	1																														
6'd13	: BTIF(VFF) RX	1																														
6'd20	: ADC(VFF) RX	1																														
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p>																														



Bit(s)	Name	Description																														
		1 Enable																														
		No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)																														
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>																														
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p> <p>The SIZE register setting depends on devices. The following table lists all VFIFO channels, associated devices, and data width per beat.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">channel</th> <th style="text-align: left;">Module</th> <th style="text-align: left;">Support DMA beat size</th> </tr> </thead> <tbody> <tr> <td>VFIFO12</td> <td>I2S TX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO13</td> <td>I2S RX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO14</td> <td>UART0 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO15</td> <td>UART0 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO16</td> <td>UART1 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO17</td> <td>UART1 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO18</td> <td>BTIF TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO19</td> <td>BTIF RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO25</td> <td>ADC(VFF) RX</td> <td>4Byte</td> </tr> </tbody> </table>	channel	Module	Support DMA beat size	VFIFO12	I2S TX	4Byte	VFIFO13	I2S RX	4Byte	VFIFO14	UART0 TX	1Byte	VFIFO15	UART0 RX	1Byte	VFIFO16	UART1 TX	1Byte	VFIFO17	UART1 RX	1Byte	VFIFO18	BTIF TX	1Byte	VFIFO19	BTIF RX	1Byte	VFIFO25	ADC(VFF) RX	4Byte
channel	Module	Support DMA beat size																														
VFIFO12	I2S TX	4Byte																														
VFIFO13	I2S RX	4Byte																														
VFIFO14	UART0 TX	1Byte																														
VFIFO15	UART0 RX	1Byte																														
VFIFO16	UART1 TX	1Byte																														
VFIFO17	UART1 RX	1Byte																														
VFIFO18	BTIF TX	1Byte																														
VFIFO19	BTIF RX	1Byte																														
VFIFO25	ADC(VFF) RX	4Byte																														

Bit(s)	Name	Description
--------	------	-------------

83011218		DMA18 START					DMA CR4 Channel 18 Start Register								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR															
Type	RW															
Reset	0															

Bit(s)	Name	Description
--------	------	-------------

15	STR	<p><b>Start control for a DMA channel.</b></p> <p>0 The DMA channel is stopped.</p> <p>1 The DMA channel is started and running.</p>
----	-----	--

8301121C		DMA18 INTSTA					DMA CR4 Channel 18 Interrupt Status Register								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TOINT
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT															
Type	RO															
Reset	0															

Bit(s)	Name	Description
--------	------	-------------

16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<b>Interrupt Status for DMA Channel</b>



t																
---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

8301122C	DMA18 PGMADDR	DMA CR4 Channel 18 Programmable Address Register	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or</b></p> <p>virtual FIFO</p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

83011230	DMA18 WRPTR	DMA CR4 Channel 18 Write Pointer	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														ALT	EMPTY	FULL
<b>Type</b>														RO	RO	RO
<b>Reset</b>														0	0	0

Bit(s)	Name	Description
2	ALT	<p><b>To indicate FIFO Count is larger than ALTLEN.</b></p> <p>DMA issues an alert signal to UART to enable UART flow control.</p> <p>0 Not reach alert region.</p> <p>1 Reach alert region.</p>
1	EMPTY	<p><b>To indicate FIFO is empty.</b></p> <p>0 Not Empty</p> <p>1 Empty</p>
0	FULL	<p><b>To indicate FIFO is full.</b></p> <p>0 Not Full</p> <p>1 Full</p>

<b>83011240</b>	<b>DMA18 ALTLEN</b>												<b>DMA CR4 Channel 18 Alert Length Register</b>				<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	ALTSCM																
<b>Type</b>	RW																
<b>Reset</b>	0																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	ALTLEN																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31	ALTSCM	<p><b>Specifies the compare equation between ALTLEN and FIFO_SIZE-FIFO_CNT.</b></p> <p>1'b0: if ALTLEN &gt; FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p> <p>1'b1: if ALTLEN &gt;= FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal</p>

Bit(s)	Name	Description
15:0	ALTLEN	<p>to device for warning device that VFIFO will be full soon.</p> <p><b>Specifies the Alert Length of Virtual FIFO DMA. Once the remaining FIFO space is less than ALTLEN, an alert signal is issued to UART to enable flow control. If ALTSCM is set to 1, remaining FIFO space == ALTLEN also trigger the alert signal. Normally, ALTLEN shall be larger than 16 for UART application.</b></p>

83011244	<u>DMA18_FFSIZE</u>						DMA CR4 Channel 18 Virtual FIFO Size Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	FFSIZE															
<b>Type</b>	RW															
<b>Reset</b>	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	FFSIZE															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	<b>Specifies the FIFO Size of Virtual FIFO DMA</b>

83011248	<u>DMA18_CVFFB</u>						DMA CR4 Channel 18 Cascade Virtual FIFO Control Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	CASCADED_PORT_ADDR															
<b>Type</b>	RW															
<b>Reset</b>	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	CASCADED_PORT_ADDR															CVFFB
<b>Type</b>	RW															RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:1	CASCADED_PORT_ADDR	<b>Please fill in the other peripheral's virtual port address.</b>

Bit(s)	Name	Description
0	CVFF_EB	<b>When CVFF_EN is set to 1 , DMA will change the source/destination from sysram to the other fixed address.</b>

83011250	<u>DMA18 TO</u>						<b>DMA CR4 Channel 18 Timeout Value Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	TIMEOUT_COUNTER															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	TIMEOUT_COUNTER															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	TIMEOUT_COUNTER	<b>Interrupt will assert if there is no new data into fifo more than n T(bus clock).</b>

83011310	<u>DMA19 COUNT</u>						<b>DMA CR4 Channel 19 Transfer Count Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	LEN	<b>The amount of total transfer count</b>

This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>\_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>\_CON, i.e. LEN x SIZE.



Bit(s)	Name	Description
--------	------	-------------

83011314		DMA19 CON					DMA CR4 Channel 19 Control Register							03F00000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>							<b>MAS</b>								<b>DI R</b>	<b>WP EN</b>	<b>WP SD</b>
<b>Type</b>							RW								RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>ITEN</b>	<b>TOEN</b>											<b>DREQ</b>	<b>DI NC</b>	<b>SIN C</b>	<b>SIZE</b>	
<b>Type</b>	RW	RW											RW	RW	RW	RW	
<b>Reset</b>	0	0											0	0	0	0	

Bit(s)	Name	Description
--------	------	-------------

25:20 MAS

**Master selection.**

Specifies which master occupies this DMA channel.

Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.

Value	Selected Master	SADDR
6'd0	: Don't Use	
6'd1	: Don't Use	
6'd2	: I2C-0 (HALF) TX	0x83090000
6'd3	: I2C-0 (HALF) RX	0x83090000
6'd4	: I2C-1 (HALF) TX	0x830A0000
6'd5	: I2C-1 (HALF) RX	0x830A0000
6'd6	: I2S/Audio (VFF) TX	0x22000000
6'd7	: I2S/Audio (VFF) RX	0x22000000
6'd8	: UART0(VFF) TX	0x83030000
6'd9	: UART0(VFF) RX	0x83030000
6'd10	: UART1(VFF) TX	0x83040000
6'd11	: UART1(VFF) RX	0x83040000
6'd12	: BTIF(VFF) TX	0x830E0000
6'd13	: BTIF(VFF) RX	0x830E0000

Bit(s)	Name	Description
		6'd14 : not used                      0x50310000
		6'd15 : not used                      0x50310004
		6'd16 : not used                      0x50310008
		6'd17 : not used                      0x5031000C
		6'd18 : not used                      0x50310010
		6'd19 : not used                      0x50310014
		6'd20 : ADC(VFF) RX                0x830D0000
		6'd21 : WIFI HIF(HALF) TRX        0x50201000
		6'd22 : not used                      0x830B0000
		6'd23 : not used                      0x830B0000
		6'd24~37 : VFF Data Port            0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma ) , please select default value asyour master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p>

Bit(s)	Name	Description																														
		1 Address-wrapping on destination.																														
		No effect on channel 12~25 (Virtual FIFO).																														
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>																														
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>																														
		No effect on channel 1~11 (Full and Half-size).																														
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <table border="0"> <tr> <td>MAS</td> <td>Selected Master</td> <td>suggest DREQ setting</td> </tr> <tr> <td>6'd6</td> <td>: I2S/Audio (VFF) TX</td> <td>1</td> </tr> <tr> <td>6'd7</td> <td>: I2S/Audio (VFF) RX</td> <td>1</td> </tr> <tr> <td>6'd8</td> <td>: UART0(VFF) TX</td> <td>1</td> </tr> <tr> <td>6'd9</td> <td>: UART0(VFF) RX</td> <td>1</td> </tr> <tr> <td>6'd10</td> <td>: UART1(VFF) TX</td> <td>1</td> </tr> <tr> <td>6'd11</td> <td>: UART1(VFF) RX</td> <td>1</td> </tr> <tr> <td>6'd12</td> <td>: BTIF(VFF) TX</td> <td>1</td> </tr> <tr> <td>6'd13</td> <td>: BTIF(VFF) RX</td> <td>1</td> </tr> <tr> <td>6'd20</td> <td>: ADC(VFF) RX</td> <td>1</td> </tr> </table>	MAS	Selected Master	suggest DREQ setting	6'd6	: I2S/Audio (VFF) TX	1	6'd7	: I2S/Audio (VFF) RX	1	6'd8	: UART0(VFF) TX	1	6'd9	: UART0(VFF) RX	1	6'd10	: UART1(VFF) TX	1	6'd11	: UART1(VFF) RX	1	6'd12	: BTIF(VFF) TX	1	6'd13	: BTIF(VFF) RX	1	6'd20	: ADC(VFF) RX	1
MAS	Selected Master	suggest DREQ setting																														
6'd6	: I2S/Audio (VFF) TX	1																														
6'd7	: I2S/Audio (VFF) RX	1																														
6'd8	: UART0(VFF) TX	1																														
6'd9	: UART0(VFF) RX	1																														
6'd10	: UART1(VFF) TX	1																														
6'd11	: UART1(VFF) RX	1																														
6'd12	: BTIF(VFF) TX	1																														
6'd13	: BTIF(VFF) RX	1																														
6'd20	: ADC(VFF) RX	1																														
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>																														

Bit(s)	Name	Description																														
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>																														
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p> <p>The SIZE register setting depends on devices. The following table lists all VFIFO channels, associated devices, and data width per beat.</p> <table style="margin-left: 40px; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">channel</th> <th style="text-align: left;">Module</th> <th style="text-align: left;">Support DMA beat size</th> </tr> </thead> <tbody> <tr><td>VFIFO12</td><td>I2S TX</td><td>4Byte</td></tr> <tr><td>VFIFO13</td><td>I2S RX</td><td>4Byte</td></tr> <tr><td>VFIFO14</td><td>UART0 TX</td><td>1Byte</td></tr> <tr><td>VFIFO15</td><td>UART0 RX</td><td>1Byte</td></tr> <tr><td>VFIFO16</td><td>UART1 TX</td><td>1Byte</td></tr> <tr><td>VFIFO17</td><td>UART1 RX</td><td>1Byte</td></tr> <tr><td>VFIFO18</td><td>BTIF TX</td><td>1Byte</td></tr> <tr><td>VFIFO19</td><td>BTIF RX</td><td>1Byte</td></tr> <tr><td>VFIFO25</td><td>ADC(VFF) RX</td><td>4Byte</td></tr> </tbody> </table>	channel	Module	Support DMA beat size	VFIFO12	I2S TX	4Byte	VFIFO13	I2S RX	4Byte	VFIFO14	UART0 TX	1Byte	VFIFO15	UART0 RX	1Byte	VFIFO16	UART1 TX	1Byte	VFIFO17	UART1 RX	1Byte	VFIFO18	BTIF TX	1Byte	VFIFO19	BTIF RX	1Byte	VFIFO25	ADC(VFF) RX	4Byte
channel	Module	Support DMA beat size																														
VFIFO12	I2S TX	4Byte																														
VFIFO13	I2S RX	4Byte																														
VFIFO14	UART0 TX	1Byte																														
VFIFO15	UART0 RX	1Byte																														
VFIFO16	UART1 TX	1Byte																														
VFIFO17	UART1 RX	1Byte																														
VFIFO18	BTIF TX	1Byte																														
VFIFO19	BTIF RX	1Byte																														
VFIFO25	ADC(VFF) RX	4Byte																														

<b>83011318</b>	<b>DMA19_START</b>						<b>DMA CR4 Channel 19 Start Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Nam</b>																



<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOACK</b>
<b>Type</b>																WO
<b>Reset</b>																0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ACK</b>															
<b>Type</b>	WO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

<b>83011328</b>	<b>DMA19 LIMITER</b>						<b>DMA CR4 Channel 19 Bandwidth Limiter Register</b>						<b>00000000</b>					
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									<b>LIMITER</b>									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	LIMITER	<p><b>from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock</b></p>

<b>8301132C</b>	<b>DMA19 PGMADDR</b>						<b>DMA CR4 Channel 19 Programmable Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or</b></p> <p>virtual FIFO</p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

<b>83011330</b>	<b>DMA19 WRPTR</b>						<b>DMA CR4 Channel 19 Write Pointer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WRPTR	<b>Virtual FIFO Write Pointer</b>

<b>83011334</b>	<b>DMA19 RDPTR</b>						<b>DMA CR4 Channel 19 Read Pointer</b>						<b>00000000</b>			
-----------------	--------------------	--	--	--	--	--	--	--	--	--	--	--	-----------------	--	--	--

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RDPTR</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RDPTR</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RDPTR	Virtual FIFO Read Pointer

83011338	DMA19_FFCNT						DMA CR4 Channel 19 FIFO Count						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>FFCNT</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFCNT	To display the number of data stored in Virtual FIFO

8301133C	DMA19_FFSTA						DMA CR4 Channel 19 FIFO Status						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														AL T	EM PT Y	FU LL
<b>Type</b>														RO	RO	RO
<b>Reset</b>														0	0	0



Bit(s)	Name	Description
2	ALT	<p><b>To indicate FIFO Count is larger than ALTLEN.</b></p> <p>DMA issues an alert signal to UART to enable UART flow control.</p> <p>0 Not reach alert region.</p> <p>1 Reach alert region.</p>
1	EMPTY	<p><b>To indicate FIFO is empty.</b></p> <p>0 Not Empty</p> <p>1 Empty</p>
0	FULL	<p><b>To indicate FIFO is full.</b></p> <p>0 Not Full</p> <p>1 Full</p>

<b>83011340</b>	<b>DMA19 ALTLEN</b>						<b>DMA CR4 Channel 19 Alert Length Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ALTSCM															
<b>Type</b>	RW															
<b>Reset</b>	0															
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ALTLEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	ALTSCM	<p><b>Specifies the compare equation between ALTLEN and FIFO_SIZE-FIFO_CNT.</b></p> <p>1'b0: if ALTLEN &gt; FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p> <p>1'b1: if ALTLEN &gt;= FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p>
15:0	ALTLEN	<p><b>Specifies the Alert Length of Virtual FIFO DMA. Once the remaining FIFO space is less than ALTLEN, an alert signal is issued to UART to enable flow control. If ALTSCM is set to 1, remaining FIFO space == ALTLEN also trigger the alert signal. Normally, ALTLEN shall be larger than 16 for UART application.</b></p>

<b>83011344</b>	<b>DMA19 FFSIZE</b>						<b>DMA CR4 Channel 19 Virtual FIFO Size Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>FFSIZE</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	Specifies the FIFO Size of Virtual FIFO DMA

<b>83011348</b>	<b>DMA19 CVFF</b>						<b>DMA CR4 Channel 19 Cascade Virtual FIFO Control Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															<b>CVFF_ENB</b>
<b>Type</b>	RW															RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:1	CASCADED_PORT_ADDR	Please fill in the other peripheral's virtual port address.
0	CVFF_ENB	When CVFF_EN is set to 1 , DMA will change the source/destination from sysram to the other fixed address.

<b>83011350</b>	<b>DMA19 TO</b>						<b>DMA CR4 Channel 19 Timeout Value Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>TIMEOUT_COUNTER</b>															
<b>Type</b>	RW															

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>TIMEOUT_COUNTER</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	TIMEOUT_COUNTER	Interrupt will assert if there is no new data into fifo more than n T(bus clock).

<b>83011410</b>	<b>DMA20_COUNT</b>						<b>DMA CR4 Channel 20 Transfer Count Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>LEN</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

<b>83011414</b>	<b>DMA20_CON</b>						<b>DMA CR4 Channel 20 Control Register</b>						<b>03F00000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>							<b>MAS</b>							<b>DI R</b>	<b>WP EN</b>	<b>WP SD</b>
<b>Type</b>							RW							RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ITEN</b>	<b>TOEN</b>										<b>DR EQ</b>	<b>DI NC</b>	<b>SIN C</b>	<b>SIZE</b>	
<b>Type</b>	RW	RW										RW	RW	RW	RW	

<b>Reset</b>	0	0										0	0	0	0	0
--------------	---	---	--	--	--	--	--	--	--	--	--	---	---	---	---	---

Bit(s)	Name	Description																																																																											
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Value</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">SADDR</th> </tr> </thead> <tbody> <tr><td>6'd0</td><td>: Don't Use</td><td></td></tr> <tr><td>6'd1</td><td>: Don't Use</td><td></td></tr> <tr><td>6'd2</td><td>: I2C-0 (HALF) TX</td><td>0x83090000</td></tr> <tr><td>6'd3</td><td>: I2C-0 (HALF) RX</td><td>0x83090000</td></tr> <tr><td>6'd4</td><td>: I2C-1 (HALF) TX</td><td>0x830A0000</td></tr> <tr><td>6'd5</td><td>: I2C-1 (HALF) RX</td><td>0x830A0000</td></tr> <tr><td>6'd6</td><td>: I2S/Audio (VFF) TX</td><td>0x22000000</td></tr> <tr><td>6'd7</td><td>: I2S/Audio (VFF) RX</td><td>0x22000000</td></tr> <tr><td>6'd8</td><td>: UART0(VFF) TX</td><td>0x83030000</td></tr> <tr><td>6'd9</td><td>: UART0(VFF) RX</td><td>0x83030000</td></tr> <tr><td>6'd10</td><td>: UART1(VFF) TX</td><td>0x83040000</td></tr> <tr><td>6'd11</td><td>: UART1(VFF) RX</td><td>0x83040000</td></tr> <tr><td>6'd12</td><td>: BTIF(VFF) TX</td><td>0x830E0000</td></tr> <tr><td>6'd13</td><td>: BTIF(VFF) RX</td><td>0x830E0000</td></tr> <tr><td>6'd14</td><td>: not used</td><td>0x50310000</td></tr> <tr><td>6'd15</td><td>: not used</td><td>0x50310004</td></tr> <tr><td>6'd16</td><td>: not used</td><td>0x50310008</td></tr> <tr><td>6'd17</td><td>: not used</td><td>0x5031000C</td></tr> <tr><td>6'd18</td><td>: not used</td><td>0x50310010</td></tr> <tr><td>6'd19</td><td>: not used</td><td>0x50310014</td></tr> <tr><td>6'd20</td><td>: ADC(VFF) RX</td><td>0x830D0000</td></tr> <tr><td>6'd21</td><td>: WIFI HIF(HALF) TRX</td><td>0x50201000</td></tr> <tr><td>6'd22</td><td>: not used</td><td>0x830B0000</td></tr> <tr><td>6'd23</td><td>: not used</td><td>0x830B0000</td></tr> </tbody> </table>	Value	Selected Master	SADDR	6'd0	: Don't Use		6'd1	: Don't Use		6'd2	: I2C-0 (HALF) TX	0x83090000	6'd3	: I2C-0 (HALF) RX	0x83090000	6'd4	: I2C-1 (HALF) TX	0x830A0000	6'd5	: I2C-1 (HALF) RX	0x830A0000	6'd6	: I2S/Audio (VFF) TX	0x22000000	6'd7	: I2S/Audio (VFF) RX	0x22000000	6'd8	: UART0(VFF) TX	0x83030000	6'd9	: UART0(VFF) RX	0x83030000	6'd10	: UART1(VFF) TX	0x83040000	6'd11	: UART1(VFF) RX	0x83040000	6'd12	: BTIF(VFF) TX	0x830E0000	6'd13	: BTIF(VFF) RX	0x830E0000	6'd14	: not used	0x50310000	6'd15	: not used	0x50310004	6'd16	: not used	0x50310008	6'd17	: not used	0x5031000C	6'd18	: not used	0x50310010	6'd19	: not used	0x50310014	6'd20	: ADC(VFF) RX	0x830D0000	6'd21	: WIFI HIF(HALF) TRX	0x50201000	6'd22	: not used	0x830B0000	6'd23	: not used	0x830B0000
Value	Selected Master	SADDR																																																																											
6'd0	: Don't Use																																																																												
6'd1	: Don't Use																																																																												
6'd2	: I2C-0 (HALF) TX	0x83090000																																																																											
6'd3	: I2C-0 (HALF) RX	0x83090000																																																																											
6'd4	: I2C-1 (HALF) TX	0x830A0000																																																																											
6'd5	: I2C-1 (HALF) RX	0x830A0000																																																																											
6'd6	: I2S/Audio (VFF) TX	0x22000000																																																																											
6'd7	: I2S/Audio (VFF) RX	0x22000000																																																																											
6'd8	: UART0(VFF) TX	0x83030000																																																																											
6'd9	: UART0(VFF) RX	0x83030000																																																																											
6'd10	: UART1(VFF) TX	0x83040000																																																																											
6'd11	: UART1(VFF) RX	0x83040000																																																																											
6'd12	: BTIF(VFF) TX	0x830E0000																																																																											
6'd13	: BTIF(VFF) RX	0x830E0000																																																																											
6'd14	: not used	0x50310000																																																																											
6'd15	: not used	0x50310004																																																																											
6'd16	: not used	0x50310008																																																																											
6'd17	: not used	0x5031000C																																																																											
6'd18	: not used	0x50310010																																																																											
6'd19	: not used	0x50310014																																																																											
6'd20	: ADC(VFF) RX	0x830D0000																																																																											
6'd21	: WIFI HIF(HALF) TRX	0x50201000																																																																											
6'd22	: not used	0x830B0000																																																																											
6'd23	: not used	0x830B0000																																																																											

Bit(s)	Name	Description
		6'd24~37 : VFF Data Port      0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value as your master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
4	DREQ	<b>Throttle and handshake control for DMA transfer</b>

Bit(s)	Name	Description
		<p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <p>MAS Selected Master suggest DREQ setting</p> <p>6'd6 : I2S/Audio (VFF) TX 1</p> <p>6'd7 : I2S/Audio (VFF) RX 1</p> <p>6'd8 : UART0(VFF) TX 1</p> <p>6'd9 : UART0(VFF) RX 1</p> <p>6'd10 : UART1(VFF) TX 1</p> <p>6'd11 : UART1(VFF) RX 1</p> <p>6'd12 : BTIF(VFF) TX 1</p> <p>6'd13 : BTIF(VFF) RX 1</p> <p>6'd20 : ADC(VFF) RX 1</p>
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data</p>

Bit(s)	Name	Description																														
		width of																														
		a DMA master.																														
		00 Byte transfer/1 byte																														
		01 Half-word transfer/2 bytes																														
		10 Word transfer/4 bytes																														
		11 Reserved																														
		The SIZE register setting depends on devices. The following table lists all VFIFO channels, associated devices, and data width per beat.																														
		<table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">channel</th> <th style="text-align: left;">Module</th> <th style="text-align: left;">Support DMA beat size</th> </tr> </thead> <tbody> <tr> <td>VFIFO12</td> <td>I2S TX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO13</td> <td>I2S RX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO14</td> <td>UART0 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO15</td> <td>UART0 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO16</td> <td>UART1 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO17</td> <td>UART1 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO18</td> <td>BTIF TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO19</td> <td>BTIF RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO25</td> <td>ADC(VFF) RX</td> <td>4Byte</td> </tr> </tbody> </table>	channel	Module	Support DMA beat size	VFIFO12	I2S TX	4Byte	VFIFO13	I2S RX	4Byte	VFIFO14	UART0 TX	1Byte	VFIFO15	UART0 RX	1Byte	VFIFO16	UART1 TX	1Byte	VFIFO17	UART1 RX	1Byte	VFIFO18	BTIF TX	1Byte	VFIFO19	BTIF RX	1Byte	VFIFO25	ADC(VFF) RX	4Byte
channel	Module	Support DMA beat size																														
VFIFO12	I2S TX	4Byte																														
VFIFO13	I2S RX	4Byte																														
VFIFO14	UART0 TX	1Byte																														
VFIFO15	UART0 RX	1Byte																														
VFIFO16	UART1 TX	1Byte																														
VFIFO17	UART1 RX	1Byte																														
VFIFO18	BTIF TX	1Byte																														
VFIFO19	BTIF RX	1Byte																														
VFIFO25	ADC(VFF) RX	4Byte																														

83011418	DMA20 START						DMA CR4 Channel 20 Start Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	STR															
<b>Type</b>	RW															
<b>Reset</b>	0															

Bit(s)	Name	Description
15	STR	<b>Start control for a DMA channel.</b>  0 The DMA channel is stopped.

Bit(s)	Name	Description
		1 The DMA channel is started and running.

8301141C	<u>DMA20_INTSTA</u>						DMA CR4 Channel 20 Interrupt Status Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOINT</b>
<b>Type</b>																RO
<b>Reset</b>																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	INT															
<b>Type</b>	RO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<p><b>Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p>

83011420	<u>DMA20_ACKINT</u>						DMA CR4 Channel 20 Interrupt Acknowledge Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOACK</b>
<b>Type</b>																WO
<b>Reset</b>																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ACK															
<b>Type</b>	WO															
<b>Reset</b>	0															



Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

<b>83011428</b>	<b>DMA20_LIMITER</b>						<b>DMA CR4 Channel 20 Bandwidth Limiter Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>LIMITER</b>							
<b>Type</b>									RW							
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	LIMITER	<p><b>from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock</b></p>

<b>8301142C</b>	<b>DMA20_PGMADDR</b>						<b>DMA CR4 Channel 20 Programmable Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>PGMADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>PGMADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or</b></p> <p>virtual FIFO</p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

<b>83011430</b>	<b>DMA20_WRPTR</b>						<b>DMA CR4 Channel 20 Write Pointer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>WRPTR</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WRPTR</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WRPTR	<b>Virtual FIFO Write Pointer</b>

<b>83011434</b>	<b>DMA20_RDPTR</b>						<b>DMA CR4 Channel 20 Read Pointer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RDPTR</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RDPTR</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RDPTR	<b>Virtual FIFO Read Pointer</b>

83011438	DMA20_FFCNT						DMA CR4 Channel 20 FIFO Count						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FFCNT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFCNT	<b>To display the number of data stored in Virtual FIFO</b>

8301143C	DMA20_FFSTA						DMA CR4 Channel 20 FIFO Status						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														AL T	EM PT Y	FU LL
Type														RO	RO	RO
Reset														0	0	0

Bit(s)	Name	Description
2	ALT	<p><b>To indicate FIFO Count is larger than ALTLEN.</b></p> <p>DMA issues an alert signal to UART to enable UART flow control.</p> <p>0 Not reach alert region.</p> <p>1 Reach alert region.</p>
1	EMPTY	<p><b>To indicate FIFO is empty.</b></p> <p>0 Not Empty</p>

Bit(s)	Name	Description
0	FULL	1 Empty  <b>To indicate FIFO is full.</b>  0 Not Full  1 Full

83011440		DMA20 ALTLEN					DMA CR4 Channel 20 Alert Length Register										00000000	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	ALTSCM																	
<b>Type</b>	RW																	
<b>Reset</b>	0																	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	ALTLEN																	
<b>Type</b>	RW																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31	ALTSCM	<b>Specifies the compare equation between ALTLEN and FIFO_SIZE-FIFO_CNT.</b>  1'b0: if ALTLEN > FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.  1'b1: if ALTLEN >= FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.
15:0	ALTLEN	<b>Specifies the Alert Length of Virtual FIFO DMA. Once the remaining FIFO space is less than ALTLEN, an alert signal is issued to UART to enable flow control. If ALTSCM is set to 1, remaining FIFO space == ALTLEN also trigger the alert signal. Normally, ALTLEN shall be larger than 16 for UART application.</b>

83011444		DMA20 FFSIZE					DMA CR4 Channel 20 Virtual FIFO Size Register										00000000	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

<b>Name</b>	<b>FFSIZE</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	Specifies the FIFO Size of Virtual FIFO DMA

<b>83011448</b>	<b>DMA20 CVFF</b>						<b>DMA CR4 Channel 20 Cascade Virtual FIFO Control Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															<b>CVFF_ENB</b>
<b>Type</b>	RW															RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:1	CASCADED_PORT_ADDR	Please fill in the other peripheral's virtual port address.
0	CVFF_ENB	When CVFF_EN is set to 1, DMA will change the source/destination from sysram to the other fixed address.

<b>83011450</b>	<b>DMA20 TO</b>						<b>DMA CR4 Channel 20 Timeout Value Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>TIMEOUT_COUNTER</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>TIMEOUT_COUNTER</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31:0	TIMEOUT_COUNTER	Interrupt will assert if there is no new data into fifo more than n T(bus clock).

83011510	DMA21_COUNT						DMA CR4 Channel 21 Transfer Count Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

83011514	DMA21_CON						DMA CR4 Channel 21 Control Register						03F00000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>							MAS							<b>DI R</b>	<b>WP EN</b>	<b>WP SD</b>
<b>Type</b>							RW							RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ITE N</b>	<b>TO EN</b>											<b>DR EQ</b>	<b>DI NC</b>	<b>SIN C</b>	<b>SIZE</b>
<b>Type</b>	RW	RW											RW	RW	RW	RW
<b>Reset</b>	0	0											0	0	0	0

Bit(s)	Name	Description
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and</p>

Bit(s)	Name	Description
		DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.
		Value Selected Master                      SADDR
6'd0		: Don't Use
6'd1		: Don't Use
6'd2		: I2C-0 (HALF) TX                      0x83090000
6'd3		: I2C-0 (HALF) RX                      0x83090000
6'd4		: I2C-1 (HALF) TX                      0x830A0000
6'd5		: I2C-1 (HALF) RX                      0x830A0000
6'd6		: I2S/Audio (VFF) TX                      0x22000000
6'd7		: I2S/Audio (VFF) RX                      0x22000000
6'd8		: UART0(VFF) TX                      0x83030000
6'd9		: UART0(VFF) RX                      0x83030000
6'd10		: UART1(VFF) TX                      0x83040000
6'd11		: UART1(VFF) RX                      0x83040000
6'd12		: BTIF(VFF) TX                      0x830E0000
6'd13		: BTIF(VFF) RX                      0x830E0000
6'd14		: not used                      0x50310000
6'd15		: not used                      0x50310004
6'd16		: not used                      0x50310008
6'd17		: not used                      0x5031000C
6'd18		: not used                      0x50310010
6'd19		: not used                      0x50310014
6'd20		: ADC(VFF) RX                      0x830D0000
6'd21		: WIFI HIF(HALF) TRX                      0x50201000
6'd22		: not used                      0x830B0000
6'd23		: not used                      0x830B0000
6'd24~37		: VFF Data Port                      0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f

If you use dma moving data from memory to memory ( ex :full-size

Bit(s)	Name	Description
		dma) , please select default value as your master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p>



Bit(s)	Name	Description
		MAS Selected Master suggest DREQ setting
		6'd6 : I2S/Audio (VFF) TX 1
		6'd7 : I2S/Audio (VFF) RX 1
		6'd8 : UART0(VFF) TX 1
		6'd9 : UART0(VFF) RX 1
		6'd10 : UART1(VFF) TX 1
		6'd11 : UART1(VFF) RX 1
		6'd12 : BTIF(VFF) TX 1
		6'd13 : BTIF(VFF) RX 1
		6'd20 : ADC(VFF) RX 1
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p>

Bit(s)	Name	Description																														
11 Reserved																																
<p>The SIZE register setting depends on devices. The following table lists all VFIFO channels, associated devices, and data width per beat.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">channel</th> <th style="text-align: left;">Module</th> <th style="text-align: left;">Support DMA beat size</th> </tr> </thead> <tbody> <tr> <td>VFIFO12</td> <td>I2S TX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO13</td> <td>I2S RX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO14</td> <td>UART0 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO15</td> <td>UART0 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO16</td> <td>UART1 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO17</td> <td>UART1 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO18</td> <td>BTIF TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO19</td> <td>BTIF RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO25</td> <td>ADC(VFF) RX</td> <td>4Byte</td> </tr> </tbody> </table>			channel	Module	Support DMA beat size	VFIFO12	I2S TX	4Byte	VFIFO13	I2S RX	4Byte	VFIFO14	UART0 TX	1Byte	VFIFO15	UART0 RX	1Byte	VFIFO16	UART1 TX	1Byte	VFIFO17	UART1 RX	1Byte	VFIFO18	BTIF TX	1Byte	VFIFO19	BTIF RX	1Byte	VFIFO25	ADC(VFF) RX	4Byte
channel	Module	Support DMA beat size																														
VFIFO12	I2S TX	4Byte																														
VFIFO13	I2S RX	4Byte																														
VFIFO14	UART0 TX	1Byte																														
VFIFO15	UART0 RX	1Byte																														
VFIFO16	UART1 TX	1Byte																														
VFIFO17	UART1 RX	1Byte																														
VFIFO18	BTIF TX	1Byte																														
VFIFO19	BTIF RX	1Byte																														
VFIFO25	ADC(VFF) RX	4Byte																														

83011518		DMA21_START					DMA CR4 Channel 21 Start Register								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR															
Type	RW															
Reset	0															

Bit(s)	Name	Description
15	STR	<p><b>Start control for a DMA channel.</b></p> <p>0 The DMA channel is stopped.</p> <p>1 The DMA channel is started and running.</p>

8301151C		DMA21_INTSTA					DMA CR4 Channel 21 Interrupt Status Register								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

<b>Name</b>																<b>TOINT</b>
<b>Type</b>																RO
<b>Reset</b>																0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	INT															
<b>Type</b>	RO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<p><b>Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p>

<b>83011520</b>	<b><u>DMA21 ACKINT</u></b>															<b>DMA CR4 Channel 21 Interrupt Acknowledge Register</b>						<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	<b>TOACK</b>					
<b>Name</b>																	ACK					
<b>Type</b>																	WO					
<b>Reset</b>																	0					
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
<b>Name</b>	ACK																					
<b>Type</b>	WO																					
<b>Reset</b>	0																					

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p>

Bit(s)	Name	Description
0		No effect
1		Interrupt request is acknowledged and should be relinquished.

83011528	<u>DMA21 LIMITER</u>						DMA CR4 Channel 21 Bandwidth Limiter Register						00000000					
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									LIMITER									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

8301152C	<u>DMA21 PGMADDR</u>						DMA CR4 Channel 21 Programmable Address Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or</b></p> <p>virtual FIFO</p> <p>WRITE : address of the source/destination.</p>

Bit(s)	Name	Description
--------	------	-------------

READ : current address of the transfer.

This address represents a source address if DIR in DMA\_CON is set to 0, and represents a destination address if DIR in DMA\_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>\_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.

83011530	DMA21 WRPTR						DMA CR4 Channel 21 Write Pointer						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0 WRPTR Virtual FIFO Write Pointer

83011534	DMA21 RDPTR						DMA CR4 Channel 21 Read Pointer						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0 RDPTR Virtual FIFO Read Pointer

83011538	DMA21 FECNT						DMA CR4 Channel 21 FIFO Count						00000000			
----------	-------------	--	--	--	--	--	-------------------------------	--	--	--	--	--	----------	--	--	--

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>FFCNT</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFCNT	To display the number of data stored in Virtual FIFO

<b>8301153C</b>	<b>DMA21_FFSTA</b>						<b>DMA CR4 Channel 21 FIFO Status</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														AL T	EM PT Y	FU LL
<b>Type</b>														RO	RO	RO
<b>Reset</b>														0	0	0

Bit(s)	Name	Description
2	ALT	<p><b>To indicate FIFO Count is larger than ALTLEN.</b></p> <p>DMA issues an alert signal to UART to enable UART flow control.</p> <p>0 Not reach alert region.</p> <p>1 Reach alert region.</p>
1	EMPTY	<p><b>To indicate FIFO is empty.</b></p> <p>0 Not Empty</p> <p>1 Empty</p>
0	FULL	<p><b>To indicate FIFO is full.</b></p> <p>0 Not Full</p> <p>1 Full</p>

<b>83011540</b>	<b>DMA21 ALTLEN</b>						<b>DMA CR4 Channel 21 Alert Length Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ALTS CM															
<b>Type</b>	RW															
<b>Reset</b>	0															
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ALTLEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	ALTSCM	<p><b>Specifies the compare equation between ALTLEN and FIFO_SIZE-FIFO_CNT.</b></p> <p>1'b0: if ALTLEN &gt; FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p> <p>1'b1: if ALTLEN &gt;= FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p>
15:0	ALTLEN	<p><b>Specifies the Alert Length of Virtual FIFO DMA. Once the remaining FIFO space is less than ALTLEN, an alert signal is issued to UART to enable flow control. If ALTSCM is set to 1, remaining FIFO space == ALTLEN also trigger the alert signal. Normally, ALTLEN shall be larger than 16 for UART application.</b></p>

<b>83011544</b>	<b>DMA21 FFSIZE</b>						<b>DMA CR4 Channel 21 Virtual FIFO Size Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	FFSIZE															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	<b>Specifies the FIFO Size of Virtual FIFO DMA</b>

Bit(s)	Name	Description
--------	------	-------------

<b>83011548</b>	<b>DMA21 CVFF</b>	<b>DMA CR4 Channel 21 Cascade Virtual FIFO Control Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	CASCADED_PORT_ADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	CASCADED_PORT_ADDR															CVFF_EB
<b>Type</b>	RW															RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:1	CASCADED_PORT_ADDR	Please fill in the other peripheral's virtual port address.
0	CVFF_EB	When CVFF_EN is set to 1 , DMA will change the source/destination from sysram to the other fixed address.

<b>83011550</b>	<b>DMA21 TO</b>	<b>DMA CR4 Channel 21 Timeout Value Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	TIMEOUT_COUNTER															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	TIMEOUT_COUNTER															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	TIMEOUT_COUNTER	Interrupt will assert if there is no new data into fifo more than n T(bus clock).
------	-----------------	---

<b>83011610</b>	<b>DMA22 COUNT</b>	<b>DMA CR4 Channel 22 Transfer Count Register</b>	<b>00000000</b>
-----------------	--------------------	---	-----------------



<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Bit(s) Name**

**Description**

15:0 LEN

**The amount of total transfer count**

This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>\_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>\_CON, i.e. LEN x SIZE.

<b>83011614</b>	<b>DMA22_CON</b>						<b>DMA CR4 Channel 22 Control Register</b>							<b>03F00000</b>		
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>							MAS							<b>DI R</b>	<b>WP EN</b>	<b>WP SD</b>
<b>Type</b>							RW							RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ITEN</b>	<b>TOEN</b>											<b>DREQ</b>	<b>DI NC</b>	<b>SIN C</b>	<b>SIZE</b>
<b>Type</b>	RW	RW											RW	RW	RW	RW
<b>Reset</b>	0	0											0	0	0	0

**Bit(s) Name**

**Description**

25:20 MAS

**Master selection.**

Specifies which master occupies this DMA channel.

Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.

Value Selected Master                      SADDR

6'd0 : Don't Use

6'd1 : Don't Use

Bit(s)	Name	Description
6'd2	: I2C-0 (HALF) TX	0x83090000
6'd3	: I2C-0 (HALF) RX	0x83090000
6'd4	: I2C-1 (HALF) TX	0x830A0000
6'd5	: I2C-1 (HALF) RX	0x830A0000
6'd6	: I2S/Audio (VFF) TX	0x22000000
6'd7	: I2S/Audio (VFF) RX	0x22000000
6'd8	: UART0(VFF) TX	0x83030000
6'd9	: UART0(VFF) RX	0x83030000
6'd10	: UART1(VFF) TX	0x83040000
6'd11	: UART1(VFF) RX	0x83040000
6'd12	: BTIF(VFF) TX	0x830E0000
6'd13	: BTIF(VFF) RX	0x830E0000
6'd14	: not used	0x50310000
6'd15	: not used	0x50310004
6'd16	: not used	0x50310008
6'd17	: not used	0x5031000C
6'd18	: not used	0x50310010
6'd19	: not used	0x50310014
6'd20	: ADC(VFF) RX	0x830D0000
6'd21	: WIFI HIF(HALF) TRX	0x50201000
6'd22	: not used	0x830B0000
6'd23	: not used	0x830B0000
6'd24~37	: VFF Data Port	0x79000m00

\*m is N-12

other: reserved

default :6'h3f

If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value asyour master setting

18 DIR

**Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA\_PGMADDR, and vice versa.**

0 Read (read from system RAM and write to device)

Bit(s)	Name	Description															
		1 Write (read from device and write to system RAM)															
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>															
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>															
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>															
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>															
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">MAS</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">suggest DREQ setting</th> </tr> </thead> <tbody> <tr> <td>6'd6</td> <td>: I2S/Audio (VFF) TX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd7</td> <td>: I2S/Audio (VFF) RX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd8</td> <td>: UART0(VFF) TX</td> <td style="text-align: center;">1</td> </tr> <tr> <td>6'd9</td> <td>: UART0(VFF) RX</td> <td style="text-align: center;">1</td> </tr> </tbody> </table>	MAS	Selected Master	suggest DREQ setting	6'd6	: I2S/Audio (VFF) TX	1	6'd7	: I2S/Audio (VFF) RX	1	6'd8	: UART0(VFF) TX	1	6'd9	: UART0(VFF) RX	1
MAS	Selected Master	suggest DREQ setting															
6'd6	: I2S/Audio (VFF) TX	1															
6'd7	: I2S/Audio (VFF) RX	1															
6'd8	: UART0(VFF) TX	1															
6'd9	: UART0(VFF) RX	1															

Bit(s)	Name	Description						
		6'd10 : UART1(VFF) TX      1						
		6'd11 : UART1(VFF) RX      1						
		6'd12 : BTIF(VFF) TX        1						
		6'd13 : BTIF(VFF) RX        1						
		6'd20 : ADC(VFF) RX        1						
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>						
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>						
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p> <p>The SIZE register setting depends on devices. The following table lists all VFIFO channels, associated devices, and data width per beat.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">channel</th> <th style="text-align: left;">Module</th> <th style="text-align: left;">Support DMA beat size</th> </tr> </thead> <tbody> <tr> <td>VFIFO12</td> <td>I2S TX</td> <td>4Byte</td> </tr> </tbody> </table>	channel	Module	Support DMA beat size	VFIFO12	I2S TX	4Byte
channel	Module	Support DMA beat size						
VFIFO12	I2S TX	4Byte						

Bit(s)	Name	Description
	VFIFO13	I2S RX 4Byte
	VFIFO14	UART0 TX 1Byte
	VFIFO15	UART0 RX 1Byte
	VFIFO16	UART1 TX 1Byte
	VFIFO17	UART1 RX 1Byte
	VFIFO18	BTIF TX 1Byte
	VFIFO19	BTIF RX 1Byte
	VFIFO25	ADC(VFF) RX 4Byte

83011618		DMA22_START					DMA CR4 Channel 22 Start Register							00000000			
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR																
Type	RW																
Reset	0																

Bit(s)	Name	Description
15	STR	<p><b>Start control for a DMA channel.</b></p> <p>0 The DMA channel is stopped.</p> <p>1 The DMA channel is started and running.</p>

8301161C		DMA22_INTSTA					DMA CR4 Channel 22 Interrupt Status Register							00000000			
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	TOINT
Type																	RO
Reset																	0
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT																
Type	RO																



<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									<b>LIMITER</b>									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

<b>8301162C</b>	<b>DMA22_PGMADDR</b>							<b>DMA CR4 Channel 22 Programmable Address Register</b>							<b>00000000</b>		
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>PGMADDR</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>PGMADDR</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or</b></p> <p>virtual FIFO</p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

83011630	DMA22 WRPTR						DMA CR4 Channel 22 Write Pointer						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WRPTR	Virtual FIFO Write Pointer

83011634	DMA22 RDPTR						DMA CR4 Channel 22 Read Pointer						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RDPTR	Virtual FIFO Read Pointer

83011638	DMA22 FFCNT						DMA CR4 Channel 22 FIFO Count						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	FFCNT															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	FFCNT															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Name	Description
15:0	FFCNT	To display the number of data stored in Virtual FIFO

8301163C	DMA22_FFSTA						DMA CR4 Channel 22 FIFO Status						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														ALT	EMPTY	FULL
Type														RO	RO	RO
Reset														0	0	0

Bit(s)	Name	Description
2	ALT	<p><b>To indicate FIFO Count is larger than ALTLEN.</b></p> <p>DMA issues an alert signal to UART to enable UART flow control.</p> <p>0 Not reach alert region.</p> <p>1 Reach alert region.</p>
1	EMPTY	<p><b>To indicate FIFO is empty.</b></p> <p>0 Not Empty</p> <p>1 Empty</p>
0	FULL	<p><b>To indicate FIFO is full.</b></p> <p>0 Not Full</p> <p>1 Full</p>

83011640	DMA22_ALTLEN						DMA CR4 Channel 22 Alert Length Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ALTS															
Type	RW															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ALTLEN															

<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	ALTSCM	<p><b>Specifies the compare equation between ALTLEN and FIFO_SIZE-FIFO_CNT.</b></p> <p>1'b0: if ALTLEN &gt; FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p> <p>1'b1: if ALTLEN &gt;= FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p>
15:0	ALTLEN	<p><b>Specifies the Alert Length of Virtual FIFO DMA. Once the remaining FIFO space is less than ALTLEN, an alert signal is issued to UART to enable flow control. If ALTSCM is set to 1, remaining FIFO space == ALTLEN also trigger the alert signal. Normally, ALTLEN shall be larger than 16 for UART application.</b></p>

<b>83011644</b>	<b>DMA22_FFSIZE</b>	<b>DMA CR4 Channel 22 Virtual FIFO Size Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	FFSIZE															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	<b>Specifies the FIFO Size of Virtual FIFO DMA</b>

<b>83011648</b>	<b>DMA22_CVFF</b>	<b>DMA CR4 Channel 22 Cascade Virtual FIFO Control Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	CASCADED_PORT_ADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	CASCADED_PORT_ADDR															<b>CVFF_E</b>

<b>Type</b>	RW															<b>B</b>	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RW

Bit(s)	Name	Description
--------	------	-------------

31:1	CASCADED_PORT_ADDR	Please fill in the other peripheral's virtual port address.
0	CVFF_EB	When CVFF_EN is set to 1 , DMA will change the source/destination from sysram to the other fixed address.

<b>83011650</b>	<b>DMA22_TO</b>	<b>DMA CR4 Channel 22 Timeout Value Register</b>	<b>00000000</b>
-----------------	-----------------	--	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	TIMEOUT_COUNTER															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	TIMEOUT_COUNTER															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	TIMEOUT_COUNTER	Interrupt will assert if there is no new data into fifo more than n T(bus clock).
------	-----------------	---

<b>83011710</b>	<b>DMA23_COUNT</b>	<b>DMA CR4 Channel 23 Transfer Count Register</b>	<b>00000000</b>
-----------------	--------------------	---	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

83011714		DMA23_CON					DMA CR4 Channel 23 Control Register							03F00000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>							MAS								DI R	WP EN	WP SD
<b>Type</b>							RW								RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	ITEN	TOEN											DR EQ	DI NC	SIN C	SIZE	
<b>Type</b>	RW	RW											RW	RW	RW	RW	
<b>Reset</b>	0	0											0	0	0	0	

Bit(s)	Name	Description																																	
25:20	MAS	<p><b>Master selection.</b></p> <p>Specifies which master occupies this DMA channel.</p> <p>Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.</p> <table border="0"> <thead> <tr> <th>Value</th> <th>Selected Master</th> <th>SADDR</th> </tr> </thead> <tbody> <tr> <td>6'd0</td> <td>: Don't Use</td> <td></td> </tr> <tr> <td>6'd1</td> <td>: Don't Use</td> <td></td> </tr> <tr> <td>6'd2</td> <td>: I2C-0 (HALF) TX</td> <td>0x83090000</td> </tr> <tr> <td>6'd3</td> <td>: I2C-0 (HALF) RX</td> <td>0x83090000</td> </tr> <tr> <td>6'd4</td> <td>: I2C-1 (HALF) TX</td> <td>0x830A0000</td> </tr> <tr> <td>6'd5</td> <td>: I2C-1 (HALF) RX</td> <td>0x830A0000</td> </tr> <tr> <td>6'd6</td> <td>: I2S/Audio (VFF) TX</td> <td>0x22000000</td> </tr> <tr> <td>6'd7</td> <td>: I2S/Audio (VFF) RX</td> <td>0x22000000</td> </tr> <tr> <td>6'd8</td> <td>: UART0(VFF) TX</td> <td>0x83030000</td> </tr> <tr> <td>6'd9</td> <td>: UART0(VFF) RX</td> <td>0x83030000</td> </tr> </tbody> </table>	Value	Selected Master	SADDR	6'd0	: Don't Use		6'd1	: Don't Use		6'd2	: I2C-0 (HALF) TX	0x83090000	6'd3	: I2C-0 (HALF) RX	0x83090000	6'd4	: I2C-1 (HALF) TX	0x830A0000	6'd5	: I2C-1 (HALF) RX	0x830A0000	6'd6	: I2S/Audio (VFF) TX	0x22000000	6'd7	: I2S/Audio (VFF) RX	0x22000000	6'd8	: UART0(VFF) TX	0x83030000	6'd9	: UART0(VFF) RX	0x83030000
Value	Selected Master	SADDR																																	
6'd0	: Don't Use																																		
6'd1	: Don't Use																																		
6'd2	: I2C-0 (HALF) TX	0x83090000																																	
6'd3	: I2C-0 (HALF) RX	0x83090000																																	
6'd4	: I2C-1 (HALF) TX	0x830A0000																																	
6'd5	: I2C-1 (HALF) RX	0x830A0000																																	
6'd6	: I2S/Audio (VFF) TX	0x22000000																																	
6'd7	: I2S/Audio (VFF) RX	0x22000000																																	
6'd8	: UART0(VFF) TX	0x83030000																																	
6'd9	: UART0(VFF) RX	0x83030000																																	

Bit(s)	Name	Description
		6'd10 : UART1(VFF) TX      0x83040000
		6'd11 : UART1(VFF) RX      0x83040000
		6'd12 : BTIF(VFF) TX        0x830E0000
		6'd13 : BTIF(VFF) RX        0x830E0000
		6'd14 : not used              0x50310000
		6'd15 : not used              0x50310004
		6'd16 : not used              0x50310008
		6'd17 : not used              0x5031000C
		6'd18 : not used              0x50310010
		6'd19 : not used              0x50310014
		6'd20 : ADC(VFF) RX         0x830D0000
		6'd21 : WIFI HIF(HALF) TRX   0x50201000
		6'd22 : not used              0x830B0000
		6'd23 : not used              0x830B0000
		6'd24~37 : VFF Data Port     0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value asyour master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>

Bit(s)	Name	Description																														
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>																														
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>																														
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>																														
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <table border="0" style="width: 100%;"> <thead> <tr> <th style="text-align: left;">MAS</th> <th style="text-align: left;">Selected Master</th> <th style="text-align: left;">suggest DREQ setting</th> </tr> </thead> <tbody> <tr> <td>6'd6</td> <td>: I2S/Audio (VFF) TX</td> <td>1</td> </tr> <tr> <td>6'd7</td> <td>: I2S/Audio (VFF) RX</td> <td>1</td> </tr> <tr> <td>6'd8</td> <td>: UART0(VFF) TX</td> <td>1</td> </tr> <tr> <td>6'd9</td> <td>: UART0(VFF) RX</td> <td>1</td> </tr> <tr> <td>6'd10</td> <td>: UART1(VFF) TX</td> <td>1</td> </tr> <tr> <td>6'd11</td> <td>: UART1(VFF) RX</td> <td>1</td> </tr> <tr> <td>6'd12</td> <td>: BTIF(VFF) TX</td> <td>1</td> </tr> <tr> <td>6'd13</td> <td>: BTIF(VFF) RX</td> <td>1</td> </tr> <tr> <td>6'd20</td> <td>: ADC(VFF) RX</td> <td>1</td> </tr> </tbody> </table>	MAS	Selected Master	suggest DREQ setting	6'd6	: I2S/Audio (VFF) TX	1	6'd7	: I2S/Audio (VFF) RX	1	6'd8	: UART0(VFF) TX	1	6'd9	: UART0(VFF) RX	1	6'd10	: UART1(VFF) TX	1	6'd11	: UART1(VFF) RX	1	6'd12	: BTIF(VFF) TX	1	6'd13	: BTIF(VFF) RX	1	6'd20	: ADC(VFF) RX	1
MAS	Selected Master	suggest DREQ setting																														
6'd6	: I2S/Audio (VFF) TX	1																														
6'd7	: I2S/Audio (VFF) RX	1																														
6'd8	: UART0(VFF) TX	1																														
6'd9	: UART0(VFF) RX	1																														
6'd10	: UART1(VFF) TX	1																														
6'd11	: UART1(VFF) RX	1																														
6'd12	: BTIF(VFF) TX	1																														
6'd13	: BTIF(VFF) RX	1																														
6'd20	: ADC(VFF) RX	1																														
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p>																														

Bit(s)	Name	Description																														
		1 Enable																														
		No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)																														
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>																														
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p> <p>The SIZE register setting depends on devices. The following table lists all VFIFO channels, associated devices, and data width per beat.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">channel</th> <th style="text-align: left;">Module</th> <th style="text-align: left;">Support DMA beat size</th> </tr> </thead> <tbody> <tr> <td>VFIFO12</td> <td>I2S TX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO13</td> <td>I2S RX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO14</td> <td>UART0 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO15</td> <td>UART0 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO16</td> <td>UART1 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO17</td> <td>UART1 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO18</td> <td>BTIF TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO19</td> <td>BTIF RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO25</td> <td>ADC(VFF) RX</td> <td>4Byte</td> </tr> </tbody> </table>	channel	Module	Support DMA beat size	VFIFO12	I2S TX	4Byte	VFIFO13	I2S RX	4Byte	VFIFO14	UART0 TX	1Byte	VFIFO15	UART0 RX	1Byte	VFIFO16	UART1 TX	1Byte	VFIFO17	UART1 RX	1Byte	VFIFO18	BTIF TX	1Byte	VFIFO19	BTIF RX	1Byte	VFIFO25	ADC(VFF) RX	4Byte
channel	Module	Support DMA beat size																														
VFIFO12	I2S TX	4Byte																														
VFIFO13	I2S RX	4Byte																														
VFIFO14	UART0 TX	1Byte																														
VFIFO15	UART0 RX	1Byte																														
VFIFO16	UART1 TX	1Byte																														
VFIFO17	UART1 RX	1Byte																														
VFIFO18	BTIF TX	1Byte																														
VFIFO19	BTIF RX	1Byte																														
VFIFO25	ADC(VFF) RX	4Byte																														

Bit(s)	Name	Description
--------	------	-------------

83011718		DMA23 START					DMA CR4 Channel 23 Start Register							00000000			
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STR																
Type	RW																
Reset	0																

Bit(s)	Name	Description
--------	------	-------------

15	STR	<p><b>Start control for a DMA channel.</b></p> <p>0 The DMA channel is stopped.</p> <p>1 The DMA channel is started and running.</p>
----	-----	--

8301171C		DMA23 INTSTA					DMA CR4 Channel 23 Interrupt Status Register							00000000			
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	TOINT
Type																	RO
Reset																	0
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT																
Type	RO																
Reset	0																

Bit(s)	Name	Description
--------	------	-------------

16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<b>Interrupt Status for DMA Channel</b>





t																	
---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Bit(s)	Name	Description
7:0	LIMITER	from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock

8301172C	DMA23_PGMADDR	DMA CR4 Channel 23 Programmable Address Register	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or</b></p> <p>virtual FIFO</p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

83011730	DMA23_WRPTR	DMA CR4 Channel 23 Write Pointer	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

t																			
---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Bit(s)	Name	Description
31:0	WRPTR	Virtual FIFO Write Pointer

83011734	DMA23 RDPTR	DMA CR4 Channel 23 Read Pointer	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RDPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RDPTR	Virtual FIFO Read Pointer

83011738	DMA23 FFCNT	DMA CR4 Channel 23 FIFO Count	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	FFCNT															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFCNT	To display the number of data stored in Virtual FIFO

8301173C	DMA23 FFSTA	DMA CR4 Channel 23 FIFO Status	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																

<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														ALT	EMPTY	FULL
<b>Type</b>														RO	RO	RO
<b>Reset</b>														0	0	0

Bit(s)	Name	Description
2	ALT	<p><b>To indicate FIFO Count is larger than ALTLEN.</b></p> <p>DMA issues an alert signal to UART to enable UART flow control.</p> <p>0 Not reach alert region.</p> <p>1 Reach alert region.</p>
1	EMPTY	<p><b>To indicate FIFO is empty.</b></p> <p>0 Not Empty</p> <p>1 Empty</p>
0	FULL	<p><b>To indicate FIFO is full.</b></p> <p>0 Not Full</p> <p>1 Full</p>

<b>83011740</b>	<b>DMA23 ALTLEN</b>												<b>DMA CR4 Channel 23 Alert Length Register</b>				<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	ALTSCM																
<b>Type</b>	RW																
<b>Reset</b>	0																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	ALTLEN																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31	ALTSCM	<p><b>Specifies the compare equation between ALTLEN and FIFO_SIZE-FIFO_CNT.</b></p> <p>1'b0: if ALTLEN &gt; FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p> <p>1'b1: if ALTLEN &gt;= FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal</p>

Bit(s)	Name	Description
15:0	ALTLEN	<p>to device for warning device that VFIFO will be full soon.</p> <p><b>Specifies the Alert Length of Virtual FIFO DMA. Once the remaining FIFO space is less than ALTLEN, an alert signal is issued to UART to enable flow control. If ALTSCM is set to 1, remaining FIFO space == ALTLEN also trigger the alert signal. Normally, ALTLEN shall be larger than 16 for UART application.</b></p>

<b>83011744</b>	<b><u>DMA23_FFSIZE</u></b>						<b>DMA CR4 Channel 23 Virtual FIFO Size Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>FFSIZE</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	<b>Specifies the FIFO Size of Virtual FIFO DMA</b>

<b>83011748</b>	<b><u>DMA23_CVFF</u></b>						<b>DMA CR4 Channel 23 Cascade Virtual FIFO Control Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															<b>CVFF_EB</b>
<b>Type</b>	RW															RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:1	CASCADED_PORT_ADDR	<b>Please fill in the other peripheral's virtual port address.</b>

Bit(s)	Name	Description
0	CVFF_EB	<b>When CVFF_EN is set to 1 , DMA will change the source/destination from sysram to the other fixed address.</b>

83011750	DMA23 TO						DMA CR4 Channel 23 Timeout Value Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	TIMEOUT_COUNTER															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	TIMEOUT_COUNTER															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	TIMEOUT_COUNTER	<b>Interrupt will assert if there is no new data into fifo more than n T(bus clock).</b>

83011810	DMA24 COUNT						DMA CR4 Channel 24 Transfer Count Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	LEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	LEN	<b>The amount of total transfer count</b>

This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>\_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>\_CON, i.e. LEN x SIZE.

Bit(s)	Name	Description
--------	------	-------------

83011814		DMA24_CON					DMA CR4 Channel 24 Control Register							03F00000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>							<b>MAS</b>								<b>DI R</b>	<b>WP EN</b>	<b>WP SD</b>
<b>Type</b>							RW								RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>ITEN</b>	<b>TOEN</b>											<b>DREQ</b>	<b>DI NC</b>	<b>SIN C</b>	<b>SIZE</b>	
<b>Type</b>	RW	RW											RW	RW	RW	RW	
<b>Reset</b>	0	0											0	0	0	0	

Bit(s)	Name	Description
--------	------	-------------

25:20 MAS

**Master selection.**

Specifies which master occupies this DMA channel.

Once assigned to certain master, the corresponding DREQ and DACK are connected. For half-size and Virtual FIFO DMA channels, i.e. channels 3 ~ 25, a predefined address is assigned as well.

Value	Selected Master	SADDR
6'd0	: Don't Use	
6'd1	: Don't Use	
6'd2	: I2C-0 (HALF) TX	0x83090000
6'd3	: I2C-0 (HALF) RX	0x83090000
6'd4	: I2C-1 (HALF) TX	0x830A0000
6'd5	: I2C-1 (HALF) RX	0x830A0000
6'd6	: I2S/Audio (VFF) TX	0x22000000
6'd7	: I2S/Audio (VFF) RX	0x22000000
6'd8	: UART0(VFF) TX	0x83030000
6'd9	: UART0(VFF) RX	0x83030000
6'd10	: UART1(VFF) TX	0x83040000
6'd11	: UART1(VFF) RX	0x83040000
6'd12	: BTIF(VFF) TX	0x830E0000
6'd13	: BTIF(VFF) RX	0x830E0000

Bit(s)	Name	Description
		6'd14 : not used                    0x50310000
		6'd15 : not used                    0x50310004
		6'd16 : not used                    0x50310008
		6'd17 : not used                    0x5031000C
		6'd18 : not used                    0x50310010
		6'd19 : not used                    0x50310014
		6'd20 : ADC(VFF) RX                0x830D0000
		6'd21 : WIFI HIF(HALF) TRX        0x50201000
		6'd22 : not used                    0x830B0000
		6'd23 : not used                    0x830B0000
		6'd24~37 : VFF Data Port          0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma ) , please select default value asyour master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p>



Bit(s)	Name	Description
		1 Address-wrapping on destination.
		No effect on channel 12~25 (Virtual FIFO).
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
		No effect on channel 1~11 (Full and Half-size).
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <p>MAS Selected Master suggest DREQ setting</p> <p>6'd6 : I2S/Audio (VFF) TX 1</p> <p>6'd7 : I2S/Audio (VFF) RX 1</p> <p>6'd8 : UART0(VFF) TX 1</p> <p>6'd9 : UART0(VFF) RX 1</p> <p>6'd10 : UART1(VFF) TX 1</p> <p>6'd11 : UART1(VFF) RX 1</p> <p>6'd12 : BTIF(VFF) TX 1</p> <p>6'd13 : BTIF(VFF) RX 1</p> <p>6'd20 : ADC(VFF) RX 1</p>
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>

Bit(s)	Name	Description																														
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>																														
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of</p> <p>a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p> <p>The SIZE register setting depends on devices. The following table lists all VFIFO channels, associated devices, and data width per beat.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">channel</th> <th style="text-align: left;">Module</th> <th style="text-align: left;">Support DMA beat size</th> </tr> </thead> <tbody> <tr><td>VFIFO12</td><td>I2S TX</td><td>4Byte</td></tr> <tr><td>VFIFO13</td><td>I2S RX</td><td>4Byte</td></tr> <tr><td>VFIFO14</td><td>UART0 TX</td><td>1Byte</td></tr> <tr><td>VFIFO15</td><td>UART0 RX</td><td>1Byte</td></tr> <tr><td>VFIFO16</td><td>UART1 TX</td><td>1Byte</td></tr> <tr><td>VFIFO17</td><td>UART1 RX</td><td>1Byte</td></tr> <tr><td>VFIFO18</td><td>BTIF TX</td><td>1Byte</td></tr> <tr><td>VFIFO19</td><td>BTIF RX</td><td>1Byte</td></tr> <tr><td>VFIFO25</td><td>ADC(VFF) RX</td><td>4Byte</td></tr> </tbody> </table>	channel	Module	Support DMA beat size	VFIFO12	I2S TX	4Byte	VFIFO13	I2S RX	4Byte	VFIFO14	UART0 TX	1Byte	VFIFO15	UART0 RX	1Byte	VFIFO16	UART1 TX	1Byte	VFIFO17	UART1 RX	1Byte	VFIFO18	BTIF TX	1Byte	VFIFO19	BTIF RX	1Byte	VFIFO25	ADC(VFF) RX	4Byte
channel	Module	Support DMA beat size																														
VFIFO12	I2S TX	4Byte																														
VFIFO13	I2S RX	4Byte																														
VFIFO14	UART0 TX	1Byte																														
VFIFO15	UART0 RX	1Byte																														
VFIFO16	UART1 TX	1Byte																														
VFIFO17	UART1 RX	1Byte																														
VFIFO18	BTIF TX	1Byte																														
VFIFO19	BTIF RX	1Byte																														
VFIFO25	ADC(VFF) RX	4Byte																														

<b>83011818</b>	<b>DMA24_START</b>						<b>DMA CR4 Channel 24 Start Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Nam</b>																



<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOACK</b>
<b>Type</b>																WO
<b>Reset</b>																0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ACK</b>															
<b>Type</b>	WO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOACK	<p><b>TOACK Timeout Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	ACK	<p><b>ACK Interrupt acknowledge for the DMA channel</b></p> <p>0 No effect</p> <p>1 Interrupt request is acknowledged and should be relinquished.</p>

<b>83011828</b>	<b>DMA24_LIMITER</b>						<b>DMA CR4 Channel 24 Bandwidth Limiter Register</b>						<b>00000000</b>					
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									<b>LIMITER</b>									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	LIMITER	<p><b>from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock</b></p>

<b>8301182C</b>	<b>DMA24 PGMADDR</b>						<b>DMA CR4 Channel 24 Programmable Address Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	PGMADDR															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or</b></p> <p>virtual FIFO</p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

<b>83011830</b>	<b>DMA24 WRPTR</b>						<b>DMA CR4 Channel 24 Write Pointer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WRPTR															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WRPTR	<b>Virtual FIFO Write Pointer</b>

<b>83011834</b>	<b>DMA24 RDPTR</b>						<b>DMA CR4 Channel 24 Read Pointer</b>						<b>00000000</b>			
-----------------	--------------------	--	--	--	--	--	--	--	--	--	--	--	-----------------	--	--	--

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RDPTR</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RDPTR</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RDPTR	Virtual FIFO Read Pointer

<b>83011838</b>	<b>DMA24_FFCNT</b>						<b>DMA CR4 Channel 24 FIFO Count</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>FFCNT</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFCNT	To display the number of data stored in Virtual FIFO

<b>8301183C</b>	<b>DMA24_FFSTA</b>						<b>DMA CR4 Channel 24 FIFO Status</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														<b>AL T</b>	<b>EM PT Y</b>	<b>FU LL</b>
<b>Type</b>														RO	RO	RO
<b>Reset</b>														0	0	0

Bit(s)	Name	Description
2	ALT	<p><b>To indicate FIFO Count is larger than ALTLEN.</b></p> <p>DMA issues an alert signal to UART to enable UART flow control.</p> <p>0 Not reach alert region.</p> <p>1 Reach alert region.</p>
1	EMPTY	<p><b>To indicate FIFO is empty.</b></p> <p>0 Not Empty</p> <p>1 Empty</p>
0	FULL	<p><b>To indicate FIFO is full.</b></p> <p>0 Not Full</p> <p>1 Full</p>

<b>83011840</b>	<b>DMA24 ALTLEN</b>						<b>DMA CR4 Channel 24 Alert Length Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ALTSCM															
<b>Type</b>	RW															
<b>Reset</b>	0															
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ALTLEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	ALTSCM	<p><b>Specifies the compare equation between ALTLEN and FIFO_SIZE-FIFO_CNT.</b></p> <p>1'b0: if ALTLEN &gt; FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p> <p>1'b1: if ALTLEN &gt;= FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p>
15:0	ALTLEN	<p><b>Specifies the Alert Length of Virtual FIFO DMA. Once the remaining FIFO space is less than ALTLEN, an alert signal is issued to UART to enable flow control. If ALTSCM is set to 1, remaining FIFO space == ALTLEN also trigger the alert signal. Normally, ALTLEN shall be larger than 16 for UART application.</b></p>

<b>83011844</b>	<b>DMA24_FFSIZE</b>						<b>DMA CR4 Channel 24 Virtual FIFO Size Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>FFSIZE</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	Specifies the FIFO Size of Virtual FIFO DMA

<b>83011848</b>	<b>DMA24_CVFF</b>						<b>DMA CR4 Channel 24 Cascade Virtual FIFO Control Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															<b>CVFF_ENB</b>
<b>Type</b>	RW															RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:1	CASCADED_PORT_ADDR	Please fill in the other peripheral's virtual port address.
0	CVFF_ENB	When CVFF_EN is set to 1, DMA will change the source/destination from sysram to the other fixed address.

<b>83011850</b>	<b>DMA24_TO</b>						<b>DMA CR4 Channel 24 Timeout Value Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>TIMEOUT_COUNTER</b>															
<b>Type</b>	RW															



<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>TIMEOUT_COUNTER</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	TIMEOUT_COUNTER	Interrupt will assert if there is no new data into fifo more than n T(bus clock).

<b>83011910</b>	<b>DMA25_COUNT</b>						<b>DMA CR4 Channel 25 Transfer Count Register</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>LEN</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	LEN	<p><b>The amount of total transfer count</b></p> <p>This register specifies the amount of total transfer count that the DMA channel is required to perform. Upon completion, the DMA channel generates an interrupt request to the processor while ITEN in DMA<sub>n</sub>_CON is set as '1'. Note that the total size of data being transferred by a DMA channel is determined by LEN together with the SIZE in DMA<sub>n</sub>_CON, i.e. LEN x SIZE.</p>

<b>83011914</b>	<b>DMA25_CON</b>						<b>DMA CR4 Channel 25 Control Register</b>						<b>03F00000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>							<b>MAS</b>							<b>DI R</b>	<b>WP EN</b>	<b>WP SD</b>
<b>Type</b>							RW							RW	RW	RW
<b>Reset</b>							1	1	1	1	1	1		0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ITEN</b>	<b>TOEN</b>										<b>DR EQ</b>	<b>DI NC</b>	<b>SIN C</b>	<b>SIZE</b>	
<b>Type</b>	RW	RW										RW	RW	RW	RW	



Bit(s)	Name	Description
		6'd24~37 : VFF Data Port      0x79000m00
		*m is N-12
		other: reserved
		default :6'h3f
		If you use dma moving data from memory to memory ( ex :full-size dma) , please select default value as your master setting
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA channels, i.e. channels 3~25. The direction is from the perspective of the DMA masters. WRITE means read from master device and then write to the address specified in DMA_PGMADDR, and vice versa.</b></p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p> <p>1 Address-wrapping on destination.</p> <p>No effect on channel 12~25 (Virtual FIFO).</p>
15	ITEN	<p><b>DMA transfer completion interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p>
14	TOEN	<p><b>DMA transfer timeout interrupt enable.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
4	DREQ	<b>Throttle and handshake control for DMA transfer</b>

Bit(s)	Name	Description
		<p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p> <p>MAS Selected Master suggest DREQ setting</p> <p>6'd6 : I2S/Audio (VFF) TX 1</p> <p>6'd7 : I2S/Audio (VFF) RX 1</p> <p>6'd8 : UART0(VFF) TX 1</p> <p>6'd9 : UART0(VFF) RX 1</p> <p>6'd10 : UART1(VFF) TX 1</p> <p>6'd11 : UART1(VFF) RX 1</p> <p>6'd12 : BTIF(VFF) TX 1</p> <p>6'd13 : BTIF(VFF) RX 1</p> <p>6'd20 : ADC(VFF) RX 1</p>
3	DINC	<p><b>Incremental destination address. Destination addresses increase every transfer. If the setting of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Destination address is the master fixed address for read(TX) or the Virtual FIFO write pointer for write(RX)</p>
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</b></p> <p>0 Disable</p> <p>1 Enable</p> <p>No effect on channel 12~25 (Virtual FIFO). Source address is the Virtual FIFO read pointer for read(TX) or the master fixed address for write(RX).</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits confines the data transfer size between source and destination to the</b></p> <p>specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data</p>

Bit(s)	Name	Description																														
		width of																														
		a DMA master.																														
		00 Byte transfer/1 byte																														
		01 Half-word transfer/2 bytes																														
		10 Word transfer/4 bytes																														
		11 Reserved																														
		The SIZE register setting depends on devices. The following table lists all VFIFO channels, associated devices, and data width per beat.																														
		<table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">channel</th> <th style="text-align: left;">Module</th> <th style="text-align: left;">Support DMA beat size</th> </tr> </thead> <tbody> <tr> <td>VFIFO12</td> <td>I2S TX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO13</td> <td>I2S RX</td> <td>4Byte</td> </tr> <tr> <td>VFIFO14</td> <td>UART0 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO15</td> <td>UART0 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO16</td> <td>UART1 TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO17</td> <td>UART1 RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO18</td> <td>BTIF TX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO19</td> <td>BTIF RX</td> <td>1Byte</td> </tr> <tr> <td>VFIFO25</td> <td>ADC(VFF) RX</td> <td>4Byte</td> </tr> </tbody> </table>	channel	Module	Support DMA beat size	VFIFO12	I2S TX	4Byte	VFIFO13	I2S RX	4Byte	VFIFO14	UART0 TX	1Byte	VFIFO15	UART0 RX	1Byte	VFIFO16	UART1 TX	1Byte	VFIFO17	UART1 RX	1Byte	VFIFO18	BTIF TX	1Byte	VFIFO19	BTIF RX	1Byte	VFIFO25	ADC(VFF) RX	4Byte
channel	Module	Support DMA beat size																														
VFIFO12	I2S TX	4Byte																														
VFIFO13	I2S RX	4Byte																														
VFIFO14	UART0 TX	1Byte																														
VFIFO15	UART0 RX	1Byte																														
VFIFO16	UART1 TX	1Byte																														
VFIFO17	UART1 RX	1Byte																														
VFIFO18	BTIF TX	1Byte																														
VFIFO19	BTIF RX	1Byte																														
VFIFO25	ADC(VFF) RX	4Byte																														

83011918	DMA25 START						DMA CR4 Channel 25 Start Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	STR															
<b>Type</b>	RW															
<b>Reset</b>	0															

Bit(s)	Name	Description
15	STR	<b>Start control for a DMA channel.</b>  0 The DMA channel is stopped.

Bit(s)	Name	Description
		1 The DMA channel is started and running.

8301191C	<u>DMA25_INTSTA</u>						DMA CR4 Channel 25 Interrupt Status Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOINT</b>
<b>Type</b>																RO
<b>Reset</b>																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	INT															
<b>Type</b>	RO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOINT	<p><b>Timeout Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p> <p>No effect on channel 1~11 (Full and Half-size).</p>
15	INT	<p><b>Interrupt Status for DMA Channel</b></p> <p>0 No interrupt request is generated.</p> <p>1 One interrupt request is pending and waiting for service.</p>

83011920	<u>DMA25_ACKINT</u>						DMA CR4 Channel 25 Interrupt Acknowledge Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>TOACK</b>
<b>Type</b>																WO
<b>Reset</b>																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ACK															
<b>Type</b>	WO															
<b>Reset</b>	0															

Bit(s)	Name	Description
16	TOACK	<b>TOACK Timeout Interrupt acknowledge for the DMA channel</b>  0 No effect  1 Interrupt request is acknowledged and should be relinquished.  No effect on channel 1~11 (Full and Half-size).
15	ACK	<b>ACK Interrupt acknowledge for the DMA channel</b>  0 No effect  1 Interrupt request is acknowledged and should be relinquished.

83011928	DMA25_LIMITER						DMA CR4 Channel 25 Bandwidth Limiter Register						00000000					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									LIMITER									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	LIMITER	<b>from 0 to 255. 0 means no limitation, 255 means totally banned, and others mean Bus access permission every (4 X n) AHB clock</b>

8301192C	DMA25_PGMADDR						DMA CR4 Channel 25 Programmable Address Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PGMADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PGMADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	PGMADDR	<p><b>PGMADDR[31:0] specifies the addresses for a half-size DMA channel or virtual FIFO</b></p> <p>WRITE : address of the source/destination.</p> <p>READ : current address of the transfer.</p> <p>This address represents a source address if DIR in DMA_CON is set to 0, and represents a destination address if DIR in DMA_CON is set to 1. Before being able to program these register, the software should make sure that STR in DMA<sub>n</sub>_START is set to '0', that is the DMA channel is stopped and disabled completely. Otherwise, the DMA channel may run out of order.</p>

<b>83011930</b>	<b>DMA25_WRPTR</b>						<b>DMA CR4 Channel 25 Write Pointer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>WRPTR</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WRPTR</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WRPTR	<b>Virtual FIFO Write Pointer</b>

<b>83011934</b>	<b>DMA25_RDPTR</b>						<b>DMA CR4 Channel 25 Read Pointer</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RDPTR</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RDPTR</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Name	Description
31:0	RDPTR	<b>Virtual FIFO Read Pointer</b>

83011938	DMA25_FFCNT						DMA CR4 Channel 25 FIFO Count						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FFCNT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFCNT	<b>To display the number of data stored in Virtual FIFO</b>

8301193C	DMA25_FFSTA						DMA CR4 Channel 25 FIFO Status						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														AL T	EM PT Y	FU LL
Type														RO	RO	RO
Reset														0	0	0

Bit(s)	Name	Description
2	ALT	<p><b>To indicate FIFO Count is larger than ALTLEN.</b></p> <p>DMA issues an alert signal to UART to enable UART flow control.</p> <p>0 Not reach alert region.</p> <p>1 Reach alert region.</p>
1	EMPTY	<p><b>To indicate FIFO is empty.</b></p> <p>0 Not Empty</p>

Bit(s)	Name	Description
0	FULL	<p>1 Empty</p> <p><b>To indicate FIFO is full.</b></p> <p>0 Not Full</p> <p>1 Full</p>

83011940		DMA25 ALTLEN						DMA CR4 Channel 25 Alert Length Register						00000000		
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ALTSCM															
<b>Type</b>	RW															
<b>Reset</b>	0															
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ALTLEN															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	ALTSCM	<p><b>Specifies the compare equation between ALTLEN and FIFO_SIZE-FIFO_CNT.</b></p> <p>1'b0: if ALTLEN &gt; FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p> <p>1'b1: if ALTLEN &gt;= FIFO_SIZE-FIFO_CNT, trigger fifo_alt signal to device for warning device that VFIFO will be full soon.</p>
15:0	ALTLEN	<p><b>Specifies the Alert Length of Virtual FIFO DMA. Once the remaining FIFO space is less than ALTLEN, an alert signal is issued to UART to enable flow control. If ALTSCM is set to 1, remaining FIFO space == ALTLEN also trigger the alert signal. Normally, ALTLEN shall be larger than 16 for UART application.</b></p>

83011944		DMA25 FFSIZE						DMA CR4 Channel 25 Virtual FIFO Size Register						00000000		
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

<b>Name</b>	<b>FFSIZE</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	FFSIZE	Specifies the FIFO Size of Virtual FIFO DMA

<b>83011948</b>	<b>DMA25_CVFF</b>		<b>DMA CR4 Channel 25 Cascade Virtual FIFO Control Register</b>													<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>CASCADED_PORT_ADDR</b>															<b>CVFF_ENB</b>
<b>Type</b>	RW															RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:1	CASCADED_PORT_ADDR	Please fill in the other peripheral's virtual port address.
0	CVFF_ENB	When CVFF_EN is set to 1, DMA will change the source/destination from sysram to the other fixed address.

<b>83011950</b>	<b>DMA25_TO</b>		<b>DMA CR4 Channel 25 Timeout Value Register</b>													<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>TIMEOUT_COUNTER</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>TIMEOUT_COUNTER</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31:0	TIMEOUT_COUNTER	<b>Interrupt will assert if there is no new data into fifo more than n T (bus clock).</b>

### 2.4.6. General Purpose Timer

MT76x7 includes the General Purpose Timer (GPT).

Five independent timers are included. Timer 0, 1, and 3 are interrupt-based timers, while timer 1 and timer 4 are free-run timers.

GPT provides counter in 32k clock and asserts interrupt when needed. There are two interrupt counters and two free counters in GPT.

- Interrupt counter: counts from a programmable initial value and asserts interrupt when count to 0. The interrupt can be one-shot or auto-repeat form. The unit of counter can be 1kHz(32/32kHz) or 1 x 32kHz cycle.
- Freer-run counter: counts freely when it is enabled. The unit of counter is 1kHz(32/32kHz) cycle or 1 x 32kHz cycle.

Two modes are defined in interrupt-based timers:

- One-shot mode—the timer stops when the timer counts down to 0.
- Auto-repeat mode—the timer re-starts when the timer counts down to 0.

**Table 2-23. General Purpose Timer Types**

	Mode	Clock speed	Interrupt Source
GPT0	Interrupt-based	1KHz(GPT0_CTRL[2]=0) or 32KHz(GPT0_CTRL[2]=1)	GPT
GPT1	Interrupt-based	1KHz(GPT1_CTRL[2]=0) or 32KHz(GPT1_CTRL[2]=1)	
GPT2	Free-run	1KHz(GPT2_CTRL[1]=0) or 32KHz(GPT2_CTRL[1]=1)	n/a
GPT3	Interrupt based	26MHz (oscillator clock)	GPT3
GPT4	Free-run	Bus clock or bus clock / 2	n/a




Figure 2-31. The system diagram of the GPT\_CM4

2.4.6.1. Register definitions

Module name: gpt\_cm4 Base address: (+83050000h)

Address	Name	Width	Register Function
83050000	<u>GPT_ISR</u>	32	GPT Interrupt Status Register
83050004	<u>GPT_IER</u>	32	GPT Interrupt Enable Register
83050010	<u>GPT0_CTRL</u>	32	GPT0 Control Register
83050014	<u>GPT0_ICNT</u>	32	GPT0 Initial Counter Register
83050020	<u>GPT1_CTRL</u>	32	GPT1 Control Register
83050024	<u>GPT1_ICNT</u>	32	GPT1 Initial Counter Register
83050030	<u>GPT2_CTRL</u>	32	GPT2 Control Register
83050034	<u>GPT2_CNT</u>	32	GPT2 Counter Register
83050040	<u>GPT0_CNT</u>	32	GPT0 Counter Register
83050044	<u>GPT1_CNT</u>	32	GPT1 Counter Register
83050060	<u>GPT4_CTRL</u>	32	GPT4 Control Register
83050064	<u>GPT4_INIT</u>	32	GPT4 Initial Value
83050068	<u>GPT4_CNT</u>	32	GPT4 Counter Register

83050000	<u>GPT_ISR</u>														GPT Interrupt Status Register		00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name															GP T1_ INT	GP T0_ I NT	
Type															RW	RW	
Reset															0	0	

Bit(s)	Name	Description
1	GPT1_INT	<b>Timer 1 interrupt.</b>  Firmware writes 1 to clear this bit, write 0 is meaningless.
0	GPT0_INT	<b>Timer 0 interrupt.</b>  Firmware writes 1 to clear this bit, write 0 is meaningless.

83050004	GPT_IER															GPT Interrupt Enable Register															00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16															
Name																															
Type																															
Reset																															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0															
Name																		GP T1_ INT _E N	GP T0_ INT _E N												
Type																		RW	RW												
Reset																		0	0												

Bit(s)	Name	Description
1	GPT1_INT_EN	<b>Timer 1 interrupt enable</b>  0: Disable interrupt 1: Enable interrupt
0	GPT0_INT_EN	<b>Timer 0 interrupt enable</b>  0: Disable interrupt 1: Enable interrupt

83050010	GPT0_CTRL															GPT0 Control Register															00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16															
Name																															
Type																															
Reset																															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0															
Name														RE ST AR T	SP EE D	MO DE	EN														

Type																		RW	RW	RW	RW
Reset																		0	0	0	0

Bit(s)	Name	Description
3	RESTART	<p><b>This register will be auto-clear after restart the counter</b></p> <p>0: No any change 1: Restart counter</p>
2	SPEED	<p><b>This register controls the unit of counter.</b></p> <p>0: unit of 32 x 32.768/32KHz cycle 1: unit of 1 x 32.768KHz cycle</p>
1	MODE	<p><b>This register controls the timer to count repeatedly (in a loop) or just one-shot.</b></p> <p>SW needs to set this register when GPT0_CTRL[0] = 0.</p> <p>0: One-shot mode is selected. 1: Auto-repeat mode is selected.</p>
0	EN	<p><b>This register controls timer to start counting or to stop.</b></p> <p>0: timer is disabled. 1: timer is enabled</p>

<b>83050014</b>	<b>GPT0_ICNT</b>																<b>GPT0 Initial Counter Register</b>																<b>00000000</b>															
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16																
<b>Name</b>	CNT																																															
<b>Type</b>	RW																																															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																
<b>Name</b>	CNT																																															
<b>Type</b>	RW																																															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																

Bit(s)	Name	Description
31:0	CNT	<p><b>Initial counting value, in unit of 32 x 32.768/32KHz (or 1 x 32.768KHz) cycle.</b></p> <p>The unit depends on the value of GPT0_CTRL[2].</p> <p>The timer runs on 32.768KHz and counts down from this value whenever enabled. When timer counts down to zero, an interrupt is generated. SW needs to set this register when GPT0_CTRL[0] = 0.</p>

Bit(s)	Name	Description
--------	------	-------------

83050020	GPT1_CTRL						GPT1 Control Register								00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name													RE ST AR T	SP EE D	MO DE	EN		
Type													RW	RW	RW	RW		
Reset													0	0	0	0		

Bit(s)	Name	Description
--------	------	-------------

- |   |         |   |
|---|---------|---|
| 3 | RESTART | <p><b>This register will be auto-clear after restart the counter</b></p> <p>0: No any change</p> <p>1: Restart counter</p>  |
| 2 | SPEED   | <p><b>This register controls the unit of counter.</b></p> <p>0: unit of 32 x 32.768/32KHz cycle</p> <p>1: unit of 1 x 32.768KHz cycle</p>   |
| 1 | MODE    | <p><b>This register controls the timer to count repeatedly (in a loop) or just one-shot.</b></p> <p>SW needs to set this register when GPT1_CTRL[0] = 0.</p> <p>0: One-shot mode is selected.</p> <p>1: Auto-repeat mode is selected.</p> |
| 0 | EN      | <p><b>This register controls timer to start counting or to stop.</b></p> <p>0: timer is disabled.</p> <p>1: timer is enabled</p>  |

83050024	GPT1_ICNT						GPT1 Initial Counter Register								00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	CNT																	
Type	RW																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		



<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	CNT															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	CNT	<p><b>Initial counting value, in unit of 32 x 32.768/32KHz (or 1 x 32.768KHz) cycle.</b></p> <p>The unit depends on the value of GPT1_CTRL[2].</p> <p>The timer runs on 32.768KHz and counts down from this value whenever enabled. When timer counts down to zero, an interrupt is generated. SW needs to set this register when GPT1_CTRL[0] = 0.</p>

<b>83050030</b>	<b>GPT2_CTRL</b>						<b>GPT2 Control Register</b>										<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>															SP EE D	EN		
<b>Type</b>															RW	RW		
<b>Reset</b>															0	0		

Bit(s)	Name	Description
1	SPEED	<p><b>This register controls the unit of counter.</b></p> <p>0: unit of 32.768/32KHz cycle</p> <p>1: unit of 1 x 32.768KHz cycle</p>
0	EN	<p><b>This register controls timer to start counting or to stop.</b></p> <p>0: timer is disabled.</p> <p>1: timer is enabled</p>

<b>83050034</b>	<b>GPT2_CNT</b>						<b>GPT2 Counter Register</b>										<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	CNT																	
<b>Type</b>	RW																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

<b>t</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	CNT															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31:0	CNT	<p><b>Initial / Counting value, in unit of 32 x 32.768/32KHz cycle.</b></p> <p>This counter counts from initial value after enable. When GPT2_CTRL[0] (ie. gpt2_en) is 0, this register is used to for counter initial value setting. Its type is R/W. When GPT2_CTRL[0] (ie. gpt2_en) is 1, this register is used to for current counting value reading. Once the gpt2_en is turned on, the current counting value can be read out after 3T 32kHz clock.</p>

<b>83050040</b>	<b>GPT0_CNT</b>						<b>GPT0 Counter Register</b>										<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
<b>Name</b>	CNT																			
<b>Type</b>	RW																			
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
<b>Name</b>	CNT																			
<b>Type</b>	RW																			
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31:0	CNT	<p><b>Current counter value, in unit of 32 x 32.768/32KHz cycle (or 1 x 32.768KHz cycle).</b></p> <p>Once the gpt0_en is turned on, the current counting value can be read out after 3T 32kHz clock.</p>

<b>83050044</b>	<b>GPT1_CNT</b>						<b>GPT1 Counter Register</b>										<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
<b>Name</b>	CNT																			
<b>Type</b>	RW																			
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
<b>Name</b>	CNT																			

<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	CNT	<p><b>Current counter value, in unit of 32 x 32.768/32KHz cycle (or 1 x 32.768KHz cycle).</b></p> <p>Once the gpt1_en is turned on, the current counting value can be read out after 3T 32kHz clock.</p>

83050060	GPT4_CTRL						GPT4 Control Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>															SP EE D	GP T4 _E N
<b>Type</b>															RW	RW
<b>Reset</b>															0	0

Bit(s)	Name	Description
1	SPEED	<p><b>This register controls the unit of counter.</b></p> <p>0: the freq of the half of bus clock</p> <p>1: the freq of bus clock (For FPGA the Bus clock is 40Mhz, for ASIC the Bus clock is 160Mhz)</p>
0	GPT4_EN	<p><b>This register controls counter to start counting or to stop.</b></p> <p>0: counter is disabled.</p> <p>1: counter is enabled</p>

83050064	GPT4_INIT						GPT4 Initial Value						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GPT4_INIT															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPT4_INIT															

<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	GPT4_INIT	<b>Initial value of GPT4.</b>  When GPT4 is disabled, this value will be automatically loaded into GPT4 counter.

<b>83050068</b>	<b>GPT4_CNT</b>	<b>GPT4 Counter Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GPT4_CNT															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPT4_CNT															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	GPT4_CNT	<b>Current counter value of GPT4 when GPT4 is enabled (GPT4_EN=1)</b>

### 2.4.7. Watchdog timer

MT76X7 features the watchdog timer for CM4, which is used to recover the system to the initial status when the system hangs due to some malfunction.

WDT provides two ways to generate the WDT event:

- Triggered by the time-out event (by configuring WDT\_MODE:0x83080030 and WDT\_LENGTH:0x83080034). The WDT has an 11-bit counter and it uses the 32 KHz clock. The software regularly restarts the timer to prevent it from expiring. If it fails to restart the WDT, the timer would expire and generate a WDT event.
- Triggered by software programming (WDT\_SWRST:0x83080044).

WDT provides the following options when a WDT event is generated:

- 0x83080030[3]=0: Reset mode
  - 0x8300917C[16] = 1: WDT whole chip mode. Reset the whole chip including CM4 and N9 subsystems.
  - 0x8300917C[16] = 0: WDT MCU mode. Reset CM4 subsystem only.

- 0x83080030[3]=1: Interrupt mode
  - -Issue an interrupt to CM4 instead of resetting whole chip or CM4 subsystem.

The WDT module can only be reset by the external reset (SYS\_RST\_N) and the PMU reset. Some WDT control registers feature a key protection mechanism such that an unintentional access would be prevented.

WDT also provides the capability for CM4 software to interrupt N9 or reset N9 (by configuring WDT\_DUAL\_CORE:0x83080080).

### 2.4.7.1. Register definitions

**Module name: wdt\_cm4 Base address: (+83080000h)**

Address	Name	Width	Register Function
83080030	<u>WDT_MODE</u>	32	Watchdog Timer Control Register
83080034	<u>WDT_LENGTH</u>	32	Watchdog Time-Out Interval Register
83080038	<u>WDT_RESTART</u>	32	Watchdog Timer Restart Register
8308003C	<u>WDT_STA</u>	32	Watchdog Timer Status Register
83080040	<u>WDT_INTERVAL</u>	32	Watchdog Reset Duration Register
83080044	<u>WDT_SWRST</u>	32	Watchdog Timer Software Reset Register
83080080	<u>WDT_DUAL_CORE</u>	32	Watchdog Timer Dual Core Reset/Interrupt Register

83080030	<u>WDT_MODE</u>											Watchdog Timer Control Register				00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KEY												IRQ	RSV1	RSV2	ENABLE
Type	WO												RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0					0	0	0	0

Bit(s)	Name	Description
15:8	KEY	<b>Write access is allowed if KEY=0x22</b>
3	IRQ	<b>Issue an interrupt instead of a Watchdog Timer reset.</b>  For debug purposes, RGU issues an interrupt to the MCU instead of resetting the system.  1'b0: WDT reset mode  1'b1: WDT interrupt mode
2	RSV1	<b>Reserve for future use</b>
1	RSV2	<b>Reserve for future use</b>

Bit(s)	Name	Description
0	ENABLE	<p><b>Enables the Watchdog Timer. Default watchdog timer is disabled.</b></p> <p>1'b0: Disables the Watchdog Timer.</p> <p>1'b1: Enables the Watchdog Timer.</p>

83080034		WDT_LENGTH					Watchdog Time-Out Interval Register										0000FFE0	
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																		
Type																		
Reset																		
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		TIMEOUT										KEY						
Type		RW										WO						
Reset		1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	

Bit(s)	Name	Description
15:5	TIMEOUT	<p><b>The Watchdog time-out down count counter is started with {TIMEOUT [10:0], 11_1111_1111b}. Thus the Watchdog Timer time-out period is a multiple of 1024* T32k =32ms*(TIMEOUT + 1) if T32k is ideal.</b></p> <p>When the Watchdog time-out counter down count to zero, it will trigger the Watchdog event.</p>
4:0	KEY	<b>Write access is allowed if KEY=08h</b>

83080038		WDT_RESTART					Watchdog Timer Restart Register										00000000	
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name		KEY																
Type		WO																
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		KEY																
Type		WO																
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31:0	KEY	Restart the Watchdog time-out counter if KEY=1971h. Only when counter is restarted, the WDT_LENGTH and WDT_INTERVAL are loaded into the time-out counter.

8308003C		WDT_STA			Watchdog Timer Status Register											00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	WDT	SW_WDT	DUAL_CORE_WDT														
Type	RO	RO	RO														
Reset	0	0	0														

Bit(s)	Name	Description
15	WDT	<p><b>Indicates if the Watchdog reset /interrupt was triggered by hardware timer time-out.</b></p> <p>1'b0: No event</p> <p>1'b1: Watchdog reset/interrupt due to hardware timer time-out period expired.</p>
14	SW_WDT	<p><b>Indicates if the Watchdog reset/interrupt was triggered by software.</b></p> <p>1'b0: No event</p> <p>1'b1: Watchdog reset/interrupt due to software-triggered.</p>
13	DUAL_CORE_WDT	<p><b>Indicate software triggered reset to the other Core</b></p> <p>1'b0: No event</p> <p>1'b1: Software has triggered reset to the other Core</p>

83080040		WDT_INTERVAL			Watchdog Reset Duration Register											00000FFF	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	

t																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>					LENGTH											
<b>Type</b>					RW											
<b>Reset</b>					1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
11:0	LENGTH	<b>This register indicates the reset duration when WDT_MODE register IRQ bit is set to 0. The reset duration counter is T32k base. If the WDT_MODE register IRQ bit is set to 1, an interrupt is issued instead of a reset.</b>

<b>83080044</b>	<b>WDT_SWRST</b>						<b>Watchdog Timer Software Reset Register</b>										<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	KEY																	
<b>Type</b>	WO																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
15:0	KEY	<b>Software-triggered reset/interrupt. If the register content matches the KEY, a watchdog reset is issued. However, if the WDT_MODE register IRQ bit is set to 1, an interrupt is issued instead of a reset.</b>
		KEY = 1209h

<b>83080080</b>	<b>WDT_DUAL_CORE</b>						<b>Watchdog Timer Dual Core Reset/Interrupt Register</b>										<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	SW_I NT	SW_I NT_C LR																
<b>Type</b>	RW	W1 C																
<b>Reset</b>	0	0																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		





### 2.4.9.1. Interrupt Sources

The table below listed the NVIC and WIC interrupt sources. In total, there are 49 NVICs, while 23 of them are external interrupts multiplexed with GPIO functions.

The power domain/subsystem lists the power domain and the subsystem from which the interrupt is generated.

**Table 2-24. Cortex-M4 NVIC interrupt source**

NVIC No.	Interrupt source	Power domain /subsystem	External interrupt	Wake-up capability (1)	De-bounce	Description
INT0	UART1	CM4_OFF/MCUSYS_CM4				UART 1
INT1	DMA_CM4	CM4_OFF/MCUSYS_CM4				Generic DMA in CM4 subsystem
INT2	HIF_CM4	TOP_AON/HIFSYS		✓		Wi-Fi host interface for CM4
INT3	I2C1	CM4_OFF/MCUSYS_CM4				I2C 1
INT4	I2C2	CM4_OFF/MCUSYS_CM4				I2C 2
INT5	UART2	CM4_OFF/MCUSYS_CM4				UART 2
INT6	CRYPTO	CM4_OFF/MCUSYS_CM4				Crypto engine
INT7	SF	CM4_OFF/MCUSYS_CM4				Serial flash controller, for debug
INT8	BTIF_N9_WAKE	TOP_OFF(N9)/MCUSYS_N9		✓		Bluetooth interface in N9 subsystem to wake up CM4
INT9	BTIF	CM4_OFF/MCUSYS_CM4				Bluetooth interface in CM4 subsystem
INT10	WDT_CM4	TOP_AON/MCUSYS_CM4		✓		Watchdog timer in CM4 subsystem
INT11	N9_TO_CM4_SW1	TOP_AON/MCUSYS_N9		✓		N9 software interrupt to CM4
INT12	SPI_S	CM4_OFF/MCUSYS_CM4				SPI slave
INT13	WDT_N9	TOP_AON/MCUSYS_N9		✓		Watchdog timer in N9 subsystem
INT14	ADC	CM4_OFF/MCUSYS_CM4				Auxiliary ADC FIFO
INT15	IRTX	CM4_OFF/MCUSYS_CM4				IrDA TX
INT16	IRRX	CM4_OFF/MCUSYS_CM4				IrDA RX
INT17	(Reserved)					
INT18	(Reserved)					
INT19	RTC_TIMER	RTC		✓		RTC timer interrupt
INT20	GPT3	CM4_OFF/MCUSYS_CM4		✓		GPT3 time-out
INT21	RTC_ALARM	RTC		✓		RTC alarm interrupt

NVIC No.	Interrupt source	Power domain /subsystem	External interrupt	Wake-up capability (1)	De-bounce	Description
INT22	(Reserved)					
INT23	N9_TO_CM4_SW2	TOP_AON/MCUSYS_N9		✓		N9 software interrupt to CM4
INT24	GPT	TOP_CON/MCUSYS_CM4		✓		GPT0 or GPT1 time-out
INT25	ADC_COMP	TOP_AON		✓		ADC comparison mode
INT26	(Reserved)					
INT27	SPI	CM4_OFF/MCUSYS_CM4				SPI transaction
INT28	(Reserved)					
INT29	(Reserved)					
INT30	(Reserved)					
INT31	WIC	TOP_AON/MCUSYS_CM4		✓ <sup>(2)</sup>		WIC WAKEUP interrupt CM4
INT32	SWD_CLK	TOP_AON	WIC[0]	✓	Available	GPIO[2]
INT33	I2C1_DATA	TOP_AON	WIC[1]	✓	Available	GPIO[25]
INT34	I2C0_CLK	TOP_AON	WIC[2]	✓	Available	GPIO[27]
INT35	I2S_MCLK_S PI_MOSI	TOP_AON	WIC[3]	✓	Available	GPIO[29]
INT36	I2S_BCLK_S PI_CS	TOP_AON	WIC[4]	✓	Available	GPIO[32]
INT37	ANT_SEL0	TOP_AON	WIC[5]	✓	Available	GPIO[33]
INT38	ANT_SEL1	TOP_AON	WIC[6]	✓	Available	GPIO[34]
INT39	GPIO17	TOP_AON	WIC[7]	✓	Available	GPIO[36]
INT40	ADC0	TOP_AON	WIC[8]	✓	Available	GPIO[57]
INT41	ADC1	TOP_AON	WIC[9]	✓	Available	GPIO[58]
INT42	ADC2	TOP_AON	WIC[10]	✓	Available	GPIO[59]
INT43	ADC3	TOP_AON	WIC[11]	✓	Available	GPIO[60]
INT56	PWM0	TOP_AON	EINT[0]	✓	Available	GPIO[0]
INT57	PWM1	TOP_AON	EINT[1]	✓	Available	GPIO[1]
INT58	SWD_DIO	TOP_AON	EINT[2]	✓	Available	GPIO[3]
INT59	GPIO0	TOP_AON	EINT[3]	✓	Available	GPIO[4]
INT60	GPIO1	TOP_AON	EINT[4]	✓	Available	GPIO[5]
INT61	GPIO2	TOP_AON	EINT[5]	✓	Available	GPIO[6]
INT62	GPIO3	TOP_AON	EINT[6]	✓	Available	GPIO[7]
INT75	GPIO16	TOP_AON	EINT[19]	✓	Available	GPIO[35]
INT76	GPIO18	TOP_AON	EINT[20]	✓	Available	GPIO[37]

NVIC No.	Interrupt source	Power domain /subsystem	External interrupt	Wake-up capability (1)	De-bounce	Description
INT77	GPIO19	TOP_AON	EINT[21]	✓	Available	GPIO[38]
INT78	GPIO20	TOP_AON	EINT[22]	✓	Available	GPIO[39]

Note 1: Capable to wake up Cortex-M4 when Cortex-M4 is in sleep mode.

Note 2: This interrupt is associated with other wake-up interrupts for CM4 to differentiate wake-up interrupts from non wake-up interrupts.

### 2.4.9.2. External interrupt

MT76x7 has the optionally enabled hardware de-bouncing circuit for each interrupt source.

**Table 2-25. Cortex-M4 external interrupt de-bounce period**

3-bit prescaler	Reference clock rate for de-bounce counter (KHz)	Minimum de-bounce period (ms)	Maximum de-bounce period (ms)
000	8	0.13	2
001	4	0.25	4
010	2	0.5	8
011	1	1	16
100	0.5	2	32
101	0.25	4	64
110	0.125	8	128
111	0.0625	16	256

### 2.4.10. Power-on sequence

The power-on control sequence diagram shows how the code reset (PMU\_RESET\_N) is generated on chip.




Figure 2-32. PMU Power-on Sequence

2.4.10.1. Power-on reset (Cold Reset)

The power on reset sequence after chip power on is shown below.

- 1) N9 reset is de-asserted and boot from ROM (Cortex-M4 reset state is still asserted)
- 2) N9 sets up top configuration registers (such as PLL) and then de-asserts CM4 reset
- 3) Cortex-M4 boots from ROM while N9 polls the PDA (Patch Decryption Accelerator) status
- 4) Cortex-M4 fetch flash header (N9 FW download length information)
- 5) Cortex-M4 setup PDA and PDA address generator
- 6) PDA loads firmware from the flash to N9 IDLM
- 7) N9 executes from IDLM after PDA completes and CM4 executes from Cache/Flash or TCM.

2.4.10.2. Watchdog reset

Watchdog reset WDT\_N9 is the watchdog timer for N9, and WDT\_CM4 is the watchdog timer for CM4.

When the WDT event of WDT\_N9 occurs, WDT\_N9 has the capability to

- Reset N9 or issue an interrupt to N9.
- Issue an interrupt to Cortex-M4 (can be masked by CM4 if it is not required to be received).

When the WDT event of WDT\_CM4 occurs, WDT\_CM4 has the capability to

- Reset whole chip or reset Cortex-M4 only or issue an interrupt to CM4.
- Issue an interrupt to N9 (can be masked by N9 if it's not required to be received).

For both WDT\_N9 and WDT\_CM4, the WDT events can be triggered by time-out and software programming.

For both WDT\_N9 and WDT\_CM4, the WDT has the capability to reset the other CPU or issue an interrupt to the other CPU.




Figure 2-33. WDT structure

### 2.4.10.3. Reset scenarios

The definitions of the cold reset and the warm reset are shown below:

- Cold Reset: Power on reset and both RAM or peripheral devices will be initialized by firmware.
- Warm Reset: CPU is reset but RAM content is still retained (without firmware re-download). It's triggered by
  - Software reset: Software set WDT reset control register to reset CPU.
  - WDT reset: WDT expiration cause CPU to reset if enabled, otherwise interrupt.
  - Core reset: Reset by the other CPU (e.g. N9 to reset CM4 or CM4 to reset N9).
  - Wake-up from deep sleep mode: Reset by the MTCMOS power control.

### 2.4.10.4. Sleep and wakeup sequence

The sleep/wakeup control sequence is shown in the diagram below.




Figure 2-34. Sleep and wakeup sequence

### 2.4.11. Memory map

Table 2-26 describes how the peripherals are mapped to the Cortex-M4 memory.

When the MCU performs a read transaction to an undefined address, the bus returns 0. When the MCU performs a write transaction to an undefined address, the bus regards it as an invalid transaction and does nothing. The memory space of 0x5040\_0000 to 0x5FFF\_FFFF is an undefined region and shall not be accessed.

The power domain is identified in the table. The hardware clock gating is associated with the power control. When the CPU power domain is in power-off mode, it implies that the clock is also gated.

The software clock gating control, identified in the table below, provides the way to disable the function and lower its power consumption when the function is not used.

**Table 2-26. Cortex-M4 memory map**

Start address	End address	Function	Power Domain	Software Clock gating control	Description
0x0000_0000	0x0000_FFFF	TCM ROM	CM4_OFF		Tightly Coupled ROM for Cortex-M4
0x0010_0000	0x0010_FFFF	TCM RAM0	CM4_OFF		Tightly Coupled RAM for Cortex-M4 (64KB)
0x0011_0000	0x0011_1FFF	TCM RAM1	CM4_OFF		Tightly Coupled RAM for Cortex-M4 (8KB)
0x0011_2000	0x0011_3FFF	TCM RAM2	CM4_OFF		Tightly Coupled RAM for Cortex-M4 (8KB)
0x0011_4000	0x0011_5FFF	TCM RAM3	CM4_OFF		Tightly Coupled RAM for Cortex-M4 (8KB)
0x0011_6000	0x0011_7FFF	TCM RAM4	CM4_OFF		Tightly Coupled RAM for Cortex-M4 (8KB)
0x1000_0000	0x1FFF_FFFF	Serial Flash CM4	CM4_OFF		Serial flash of CM4
0x2000_0000	0x2003_FFFF	SYSRAM_CM4	CM4_OFF		System RAM for Cortex-M4, 256Kbytes
0x2100_0000	0x2100_FFFF	SPI-S	CM4_OFF	0x8300_0200[21]	SPI slave
0x2200_0000	0x2200_FFFF	I2S/Audio	CM4_OFF	0x8300_0200[14]	I2S
0x2400_0000	0x2400_FFFF	SPI-M	CM4_OFF	0x8300_0200[22]	SPI master
0x2500_0000	0x2500_CFFF	SYSRAM_N9	TOP_OFF(N9)		System RAM for N9, 52Kbytes
0x3000_0000	0x3FFF_FFFF	Serial Flash CM4	CM4_OFF		Serial flash of Cortex-M4 through system bus
0x5000_0000	0x501F_FFFF	HIF_device	TOP_OFF(N9)		Host interface device controller
0x5020_0000	0x502F_FFFF	HIF_host_CM4	TOP_AON		Host interface host controller of Wi-Fi radio
0x5040_0000	0x5FFF_FFFF	(Undefined)			
0x6000_0000	0x6FFF_FFFF	WIFISYS	TOP_OFF(N9)	0x8000_0100[5]	Wi-Fi subsystem



Start address	End address	Function	Power Domain	Software Clock gating control	Description
0					
0x7000_0000	0x70FF_FFFF	PDA DMA port			Patch Decryption Accelerator DMA slave
0x7800_0000	0x7800_FFFF	VFF access port	TOP_OFF(N9)		Virtual FIFO access ports of N9 DMA
0x7900_0000	0x7900_FFFF	VFF_CM4 access port	CM4_OFF	0x8300_0200[3]	Virtual FIFO access ports of Cortex-M4 DMA
0x8000_0000	0x800C_FFFF	APB0	TOP_OFF(N9)		APB bridge 0 (synchronous to N9)
0x8000_0000	0x8000_FFFF	CONFIG	TOP_OFF(N9)		N9 subsystem configuration
0x8001_0000	0x8001_FFFF	DMA	TOP_OFF(N9)		Generic DMA engine for N9
0x8002_0000	0x8002_FFFF	TOP_CFG_OFF	TOP_OFF(N9)		TOP_OFF(N9) power domain chip level configuration (GPIO, PINMUX, RF, CLK control)
0x8003_0000	0x8003_FFFF	UART/BTIF	TOP_OFF(N9)	0x8000_0100[6]	UART or Bluetooth host interface for N9
0x8005_0000	0x8005_FFFF	UART_PTA	TOP_OFF(N9)	0x8000_0100[11]	Inter-chip communication for PTA
0x8008_0000	0x8008_FFFF	AHB_MON	TOP_OFF(N9)	0x8000_0100[10]	AHB bus monitor
0x8009_0000	0x8009_FFFF	ACCLR	TOP_OFF(N9)	0x8000_0100[13]	Bluetooth audio Packet Loss Concealment accelerator
0x800A_0000	0x800A_FFFF	UART_DSN	TOP_OFF(N9)	0x8000_0100[7]	UART for N9 debug
0x800B_0000	0x800B_FFFF	SEC	TOP_OFF(N9)		Security boot configuration
0x800C_0000	0x800C_FFFF	HIF	TOP_OFF(N9)		Host interface configuration
0x8100_0000	0x810C_FFFF	APB1	TOP_OFF(N9)		APB bridge 1 (synchronous to N9)

Start address	End address	Function	Power Domain	Software Clock gating control	Description
0x8100_0000	0x8100_FFFF	BTSYS	TOP_OFF(N9)	0x8000_0100[24]	Bluetooth subsystem
0x8102_0000	0x8102_FFFF	TOP_CFG_AON	TOP_AON		TOP_AON power domain chip level configuration (RGU, PINMUX, PLL, PMU, XTAL, CLK control)
0x8103_0000	0x8103_FFFF	DBG_CIRQ	TOP_AON		Debug interrupt controller for N9
0x8104_0000	0x8104_FFFF	CIRQ	TOP_AON		Interrupt controller for N9
0x8105_8000	0x8105_FFFF	GPT	TOP_AON		General Purpose Timer for N9
0x8106_0000	0x8106_FFFF	PTA	TOP_OFF(N9)	0x8000_0100[14]	Packet Traffic Arbitrator for Wi-Fi/Bluetooth coexistence
0x8107_0000	0x8107_FFFF	EFUSE_MAC	TOP_OFF(N9)	0x8000_0100[12]	Efuse controller
0x8108_0000	0x8108_FFFF	WDT	TOP_AON		Watchdog Timer for N9
0x8109_0000	0x8109_FFFF	PDA	TOP_OFF(N9)		Patch Decryption Accelerator
0x810A_0000	0x810A_FFFF	RDD	TOP_OFF(N9)	0x8000_0100[23]	Wi-Fi debug
0x810B_0000	0x810B_FFFF	BTSBC	TOP_OFF(N9)	0x8000_0100[15]	Bluetooth SBC accelerator
0x810C_0000	0x810C_FFFF	RBIST	TOP_OFF(N9)		RF BIST configuration
0x8300_0000	0x810C_FFFF	APB2	CM4_OFF		APB bridge 1 (synchronous to Cortex-M4)
0x8300_0000	0x8300_7FFF	CONFIG_CM4	CM4_OFF		System configuration for Cortex-M4
0x8300_8000	0x8300_BFFF	TOP_CFG_AON_CM4	TOP_AON		TOP_AON configuration
0x8300_C000	0x8300_EFFF	CONFIG_CM4_AON	TOP_AON		System configuration for Cortex-M4 in TOP_AON domain

Start address	End address	Function	Power Domain	Software Clock gating control	Description
0x8300_F000	0x8300_FFFF	SEC_TOP_CM4	CM4_OFF	0x8300_0200[0]	JTAG security for CM4
0x8301_0000	0x8301_FFFF	DMA_CM4	CM4_OFF	0x8300_0200[3]	Generic DMA engine for Cortex-M4
0x8302_0000	0x8302_FFFF	UART_DSN	CM4_OFF	0x8300_0200[4]	UART for Cortex-M4 debugging
0x8303_0000	0x8303_FFFF	UART1	CM4_OFF	0x8300_0200[5]	UART 1 for Cortex-M4
0x8304_0000	0x8304_FFFF	UART2	CM4_OFF	0x8300_0200[6]	UART 2 for Cortex-M4
0x8305_0000	0x8305_FFFF	GPT_CM4	TOP_AON		General Purpose Timer for Cortex-M4
0x8306_0000	0x8306_FFFF	IrDA	CM4_OFF	0x8300_0200[8]	IrDA
				0x8300_0200[9]	
0x8307_0000	0x8307_FFFF	Serial flash	CM4_OFF	0x8300_0200[10]	Serial flash macro access
0x8308_0000	0x8308_FFFF	WDT_CM4	TOP_AON		Watchdog timer for Cortex-M4
0x8309_0000	0x8309_FFFF	I2C_1	CM4_OFF	0x8300_0200[12]	I2C 1
				0x8300_0200[23]	
0x830A_0000	0x830A_FFFF	I2C_2	CM4_OFF	0x8300_0200[13]	I2C 2
				0x8300_0200[24]	
0x830B_0000	0x830B_0FFF	I2S	CM4_OFF	0x8300_0200[14]	I2S configuration
0x830C_0000	0x830C_FFFF	RTC	RTC		Real time clock
0x830D_0000	0x830D_FFFF	AUXADC	CM4_OFF	0x8300_0200[16]	Auxiliary ADC configuration
0x830E_0000	0x830E_FFFF	BTIF	CM4_OFF	0x8300_0200[17]	Host Interface for Bluetooth radio
0x830F_0000	0x830F_FFFF	Crypto	CM4_OFF	0x8300_0200[18]	Crypto engine
0xA000_0000	0xAFFF_FFFF	PSE	CM4_OFF		Packet switch engine memory
0xE000_E000	0xE000_EFFF	NVIC, SYSTICK, FPU	CM4_OFF		Nested vectored interrupt

Start address	End address	Function	Power Domain	Software Clock gating control	Description
					controller
					System Control Space (SYSTICK)
					Floating-point unit

### 2.4.12. SYSRAM\_CM4

SYSRAM, the internal SRAM, is mapped on the system bus interface of Cortex M4. M4 can carry out instruction fetches and data accesses to the SYSRAM.

SYSRAM is the internal SRAM that the DMA engine can access. It can be used as a GDMA or VFIFO buffer, the source and the destination of GDMA controller, for memory-to-memory transfer as well the transfer between memory and peripherals.

### 2.4.13. Crypto engine

#### 2.4.13.1. Features

- Provides two AHB bus master port to read/write sysram data for crypto engine
- Provides one APB bus slave port for CR control
- Supports AES128/AES192/AES256/DES/3DES algorithm (block cipher)
- Supports SHA1/SHA224/SHA256/SHA384/SHA512/MD5 (hash function)

#### 2.4.13.2. Functional description




Figure 2-35. Crypto engine system

In system view, as shown above in Figure 2-35, the control flow of crypto engine is as follows:

- 1) Cortex-M4 sets the CR of crypto engine through APB interface; the CR contains Key, source/destination memory address, and crypto algorithm.
- 2) Crypto engine fetches plaintext (ciphertext) from source address into crypto sub function and start Encryption (Decryption).
- 3) After Encryption (Decryption) is completed, crypto engine stores ciphertext (plaintext) to destination address.

The block diagram of crypto engine is shown here in Figure 2-36. The Crypto Engine supports AES (Advanced Encryption Standard), DES (Data Encryption Standard), and 3DES for block cipher. The Crypto Engine also supports SHA 1(Secure Hash Algorithm)/SHA224/SHA256/SHA384/SHA512/MD5 for hash function.




Figure 2-36. Crypto Engine block diagram

- 1) AES (Advanced Encryption Standard)

Supports these specifications:

Table 2-27. AES hardware specification

<b>AES</b>	<b>ECB</b>	128 bits	Encrypt	Decrypt
		192 bits	Encrypt	Decrypt
		256 bits	Encrypt	Decrypt
	<b>CBC</b>	128 bits	Encrypt	Decrypt
		192 bits	Encrypt	Decrypt
		256 bits	Encrypt	Decrypt

- 2) DES (Data Encryption Standard)

Table 2-28. DES hardware specification

Supports these specifications:

<b>DES/3DES</b>	<b>ECB</b>	64 bits( DES)	Encrypt	Decrypt
		192 bits(3DES)	Encrypt	Decrypt
	<b>CBC</b>	64 bits( DES)	Encrypt	Decrypt
		192 bits(3DES)	Encrypt	Decrypt

3) SHA Engine (Security Hash Algorithm Engine)

There are two hash engines in the SHA engine. It includes SHA1, SHA224, SHA256, SHA384, SHA512, and MD5.

**2.4.13.3. Programming sequence**

**Table 2-29. AES128 programming sequence**

	step	Programming sequence	Control register
AES128	1	select engine is AES select key source (sw or efuse) if key is from effuse, select key1 or key2	ENGINE_CTRL
	2	source address destination address	SOUR_ADR DEST_ADR
	3	setting data length (data length = 128 bits * n) Example1: 128 bits, TOTAL_LEN=4 Example2: 256 bits, TOTAL_LEN=8	TOTAL_LEN
	4	setting AES key length setting encryption or decryption ECB ,CBC or CTR mode	AES_MODE
	5	if key is from sw, setting KEY	AES_KEY5~AES_KEY8
	6	unmask NVIC	0xE000E100
	7	start crypto engine	ENGINE_CTRL

**Table 2-30. AES192 programming sequence**

	Step	Programming sequence	Control register
AES192	1	select engine is AES select key source (sw or efuse) if key is from effuse, select key1 or key2	ENGINE_CTRL
	2	source address destination address	SOUR_ADR DEST_ADR
	3	setting data length (data length = 128 bits * n) Example1: 128 bits, TOTAL_LEN=4 Example2: 256 bits, TOTAL_LEN=8	TOTAL_LEN
	4	setting AES key length setting encryption or decryption ECB ,CBC or CTR mode	AES_MODE
	5	if key is from sw, setting KEY	AES_KEY3~AES_KEY8

	Step	Programming sequence	Control register
	6	unmask NVIC	0xE000E100
	7	start crypto engine	ENGINE_CTRL

**Table 2-31. AES256 programming sequence**

	Step	Programming sequence	Control register
AES256	1	select engine is AES select key source (sw or efuse) if key is from effuse, select key1 or key2	ENGINE_CTRL
	2	source address destination address	SOUR_ADR DEST_ADR
	3	setting data length (data length = 128 bits * n) Example1: 128 bits, TOTAL_LEN=4 Example2: 256 bits, TOTAL_LEN=8	TOTAL_LEN
	4	setting AES key length setting encryption or decryption ECB ,CBC or CTR mode	AES_MODE
	5	if key is from sw, setting KEY	AES_KEY1~AES_KEY8
	6	unmask NVIC	0xE000E100
	7	start crypto engine	ENGINE_CTRL

**Table 2-32. DES programming sequence**

	Step	Programming sequence	Control register
DES	1	select engine is DES select key source (sw or efuse) if key is from effuse, select key1 or key2	ENGINE_CTRL
	2	source address destination address	SOUR_ADR DEST_ADR
	3	setting data length (data length = 128 bits * n) If data length is only 64 bits, please do padding to make sure data length larger than 128bits, please fill TOTAL_LEN as 4 Example1: 128 bits, TOTAL_LEN=4 Example2: 256 bits, TOTAL_LEN=8	TOTAL_LEN
	4	setting DES key length setting encryption or decryption ECB or CBC mode	DES_MODE
	5	if key is from sw, setting KEY	DES_KEY5~AES_KEY6
	6	unmask NVIC	0xE000E100

	Step	Programming sequence	Control register
	7	start crypto engine	ENGINE_CTRL

**Table 2-33. Triple-DES programming sequence**

	Step	Programming sequence	Control register
Triple-DES	1	select engine is DES select key source (sw or efuse) if key is from effuse, select key1 or key2	ENGINE_CTRL
	2	source address destination address	SOUR_ADR DEST_ADR
	3	setting data length (data length = 128 bits * n) if data is not multiple of 128 bits, please pad to multiple of 128 bits Example1: 128 bits, TOTAL_LEN=4 Example2: 256 bits, TOTAL_LEN=8	TOTAL_LEN
	4	setting DES key length setting encryption or decryption ECB or CBC mode	DES_MODE
	5	if key is from sw, setting KEY	DES_KEY1~AES_KEY6
	6	unmask NVIC	0xE000E100
	7	start crypto engine	ENGINE_CTRL

**Table 2-34. SHA256 programming sequence**

	Step	Programming sequence	Control register
SHA256	1	select engine is SHA256 select key source (sw or efuse)	ENGINE_CTRL
	2	source address destination address	SOUR_ADR DEST_ADR
	3	setting data length ( data length = 128 bits * n) Example1: 128 bits, TOTAL_LEN=4 Example2: 256 bits, TOTAL_LEN=8	TOTAL_LEN
	4	setting initial vector	SHA256_IV1~SHA512_IV8
	5	select SHA256 engine (SHA256/SHA224/SHA1/MD5) setting restart enable (write 1)	SHA256_MODE
	7	unmask NVIC	0xE000E100
	8	start crypto engine	ENGINE_CTRL

**Table 2-35. SHA224 programming sequence**



	Step	Programming sequence	Control register
SHA224	1	select engine is SHA256 select key source (sw or efuse)	ENGINE_CTRL
	2	source address destination address	SOUR_ADR DEST_ADR
	3	setting data length (data length = 128 bits * n) Example1: 128 bits, TOTAL_LEN=4 Example2: 256 bits, TOTAL_LEN=8	TOTAL_LEN
	4	setting initial vector	SHA256_IV1~SHA512_IV8
	5	select SHA224 engine (SHA256/SHA224/SHA1/MD5) setting restart enable (write 1)	SHA256_MODE
	7	unmask NVIC	0xE000E100
	8	start crypto engine	ENGINE_CTRL

**Table 2-36. SHA1 programming sequence**

	Step	Programming sequence	Control register
SHA1	1	select engine is SHA256 select key source (sw or efuse)	ENGINE_CTRL
	2	source address destination address	SOUR_ADR DEST_ADR
	3	setting data length (data length = 128 bits * n) Example1: 128 bits, TOTAL_LEN=4 Example2: 256 bits, TOTAL_LEN=8	TOTAL_LEN
	4	setting initial vector	SHA256_IV1~SHA512_IV8
	5	select SHA1 engine (SHA256/SHA224/SHA1/MD5) setting restart enable (write 1)	SHA256_MODE
	7	unmask NVIC	0xE000E100
	8	start crypto engine	ENGINE_CTRL

**Table 2-37. MD5 programming sequence**

	Step	Programming sequence	Control register
MD5	1	select engine is SHA256 select key source (sw or efuse)	ENGINE_CTRL
	2	source address destination address	SOUR_ADR DEST_ADR
	3	setting data length (data length = 128 bits * n) Example1: 128 bits, TOTAL_LEN=4 Example2: 256 bits, TOTAL_LEN=8	TOTAL_LEN
	4	setting initial vector	SHA256_IV1~SHA512_IV8
	5	select MD5 engine	SHA256_MODE

	Step	Programming sequence	Control register
		(SHA256/SHA224/SHA1/MD5) setting restart enable (write 1)	
	7	unmask NVIC	0xE000E100
	8	start crypto engine	ENGINE_CTRL

**Table 2-38. SHA512 programming sequence**

	Step	Programming sequence	Control register
SHA512	1	select engine is SHA512 select key source (sw or efuse)	ENGINE_CTRL
	2	source address destination address	SOUR_ADR DEST_ADR
	3	setting data length (data length = 128 bits * n) Example1: 128 bits, TOTAL_LEN=4 Example2: 256 bits, TOTAL_LEN=8	TOTAL_LEN
	4	setting initial vector	SHA512_IV11, SHA512_IV12 ~SHA512_IV81,SHA512_IV82
	5	select SHA512 engine (SHA512/SHA384) setting restart enable (write 1)	SHA512_MODE
	7	unmask NVIC	0xE000E100
	8	start crypto engine	ENGINE_CTRL

**Table 2-39. SHA384 programming sequence**

	Step	Programming sequence	Control register
SHA384	1	select engine is SHA512 select key source (sw or efuse)	ENGINE_CTRL
	2	source address destination address	SOUR_ADR DEST_ADR
	3	setting data length (data length = 128 bits * n) Example1: 128 bits, TOTAL_LEN=4 Example2: 256 bits, TOTAL_LEN=8	TOTAL_LEN
	4	setting initial vector	SHA512_IV11, SHA512_IV12 ~SHA512_IV81,SHA512_IV82
	5	select SHA384 engine (SHA512/SHA384) setting restart enable (write 1)	SHA512_MODE
	7	unmask NVIC	0xE000E100
	8	start crypto engine	ENGINE_CTRL

#### 2.4.13.4. Register definitions

**Module name: mtk\_crypto Base address: (+830f0000h)**

Address	Name	Width	Register Function
830F0004	<u>ENGINE_CTRL</u>	32	CRYPTO ENGINE CONTROL REGISTER
830F0008	<u>ENGINE_STA</u>	32	CRYPTO ENGINE STATUS REGISTER
830F000C	<u>TOTAL_LEN</u>	32	TOTAL ENCRYPTED DATA LENGTH
830F0010	<u>SOUR_ADR</u>	32	THE START OF SOURCE ADDRESS
830F0020	<u>DEST_ADR</u>	32	THE START OF DESTINATION ADDRESS
830F1000	<u>AES_DATA1</u>	32	ADVANCED ENCRYPTION STANDARD DATA1
830F1010	<u>AES_DATA2</u>	32	ADVANCED ENCRYPTION STANDARD DATA2
830F1020	<u>AES_DATA3</u>	32	ADVANCED ENCRYPTION STANDARD DATA3
830F1030	<u>AES_DATA4</u>	32	ADVANCED ENCRYPTION STANDARD DATA4
830F1040	<u>AES_KEY1</u>	32	ADVANCED ENCRYPTION STANDARD KEY1
830F1050	<u>AES_KEY2</u>	32	ADVANCED ENCRYPTION STANDARD KEY2
830F1060	<u>AES_KEY3</u>	32	ADVANCED ENCRYPTION STANDARD KEY3
830F1070	<u>AES_KEY4</u>	32	ADVANCED ENCRYPTION STANDARD KEY4
830F1080	<u>AES_KEY5</u>	32	ADVANCED ENCRYPTION STANDARD KEY5
830F1090	<u>AES_KEY6</u>	32	ADVANCED ENCRYPTION STANDARD KEY6
830F10A0	<u>AES_KEY7</u>	32	ADVANCED ENCRYPTION STANDARD KEY7
830F10B0	<u>AES_KEY8</u>	32	ADVANCED ENCRYPTION STANDARD KEY8
830F10C0	<u>AES_EOD1</u>	32	ADVANCED ENCRYPTION STANDARD EXORSIVE OR DATA1
830F10D0	<u>AES_EOD2</u>	32	ADVANCED ENCRYPTION STANDARD EXORSIVE OR DATA2
830F10E0	<u>AES_EOD3</u>	32	ADVANCED ENCRYPTION STANDARD EXORSIVE OR DATA3
830F10F0	<u>AES_EOD4</u>	32	ADVANCED ENCRYPTION STANDARD EXORSIVE OR DATA4
830F1200	<u>AES_MODE</u>	32	ADVANCED ENCRYPTION STANDARD MODE
830F2000	<u>DES_DATA1</u>	32	DATA ENCRYPTION STANDARD DATA1
830F2010	<u>DES_DATA2</u>	32	DATA ENCRYPTION STANDARD DATA2
830F2040	<u>DES_KEY1</u>	32	DATA ENCRYPTION STANDARD KEY1
830F2050	<u>DES_KEY2</u>	32	DATA ENCRYPTION STANDARD KEY2
830F2060	<u>DES_KEY3</u>	32	DATA ENCRYPTION STANDARD KEY3
830F2070	<u>DES_KEY4</u>	32	DATA ENCRYPTION STANDARD KEY4
830F2080	<u>DES_KEY5</u>	32	DATA ENCRYPTION STANDARD KEY5
830F2090	<u>DES_KEY6</u>	32	DATA ENCRYPTION STANDARD KEY6
830F20C0	<u>DES_IV1</u>	32	DATA ENCRYPTION STANDARD INITIAL VECTOR1

Address	Name	Width	Register Function
830F20D0	<u>DES_IV2</u>	32	DATA ENCRYPTION STANDARD INITIAL VECTOR2
830F2200	<u>DES_MODE</u>	32	DATA ENCRYPTION STANDARD MODE
830F3200	<u>SHA256_MODE</u>	32	SECURE HASH ALGORITHM 256 MODE
830F3000	<u>SHA256_IV1</u>	32	SECURE HASH ALGORITHM 256 INITIAL VECTOR1
830F3010	<u>SHA256_IV2</u>	32	SECURE HASH ALGORITHM 256 INITIAL VECTOR2
830F3020	<u>SHA256_IV3</u>	32	SECURE HASH ALGORITHM 256 INITIAL VECTOR3
830F3030	<u>SHA256_IV4</u>	32	SECURE HASH ALGORITHM 256 INITIAL VECTOR4
830F3040	<u>SHA256_IV5</u>	32	SECURE HASH ALGORITHM 256 INITIAL VECTOR5
830F3050	<u>SHA256_IV6</u>	32	SECURE HASH ALGORITHM 256 INITIAL VECTOR6
830F3060	<u>SHA256_IV7</u>	32	SECURE HASH ALGORITHM 256 INITIAL VECTOR7
830F3070	<u>SHA256_IV8</u>	32	SECURE HASH ALGORITHM 256 INITIAL VECTOR8
830F4200	<u>SHA512_MODE</u>	32	SECURE HASH ALGORITHM 512 MODE
830F4000	<u>SHA512_IV11</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR11
830F4004	<u>SHA512_IV12</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR12
830F4010	<u>SHA512_IV21</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR21
830F4014	<u>SHA512_IV22</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR22
830F4020	<u>SHA512_IV31</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR31
830F4024	<u>SHA512_IV32</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR32
830F4030	<u>SHA512_IV41</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR41
830F4034	<u>SHA512_IV42</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR42
830F4040	<u>SHA512_IV51</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR51
830F4044	<u>SHA512_IV52</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR52
830F4050	<u>SHA512_IV61</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR61
830F4054	<u>SHA512_IV62</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR62
830F4060	<u>SHA512_IV71</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR71
830F4064	<u>SHA512_IV72</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR72
830F4070	<u>SHA512_IV81</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR81
830F4074	<u>SHA512_IV82</u>	32	SECURE HASH ALGORITHM 512 INITIAL VECTOR82
830F8000	<u>DMA1_SRC</u>	32	DMA CHANNEL 1 SOURCE ADDRESS REGISTER

Address	Name	Width	Register Function
830F8008	<u>DMA1_WPPT</u>	32	DMA CHANNEL 1 WRAP POINT COUNT REGISTER
830F800C	<u>DMA1_WPTO</u>	32	DMA CHANNEL 1 WRAP TO ADDRESS REGISTER
830F8014	<u>DMA1_CON</u>	32	DMA CHANNEL 1 CONTROL REGISTER
830F8024	<u>DMA2_RLCT</u>	32	DMA CHANNEL 1 REMAINING LENGTH OF CURRENT TRANSFER
830F9000	<u>DMA2_DST</u>	32	DMA CHANNEL 2 DESTINATION ADDRESS REGISTER
830F9008	<u>DMA2_WPPT</u>	32	DMA CHANNEL 2 WRAP POINT COUNT REGISTER
830F900C	<u>DMA2_WPTO</u>	32	DMA CHANNEL 2 WRAP TO ADDRESS REGISTER
830F9014	<u>DMA2_CON</u>	32	DMA CHANNEL 2 CONTROL REGISTER
830F9024	<u>DMA2_RLCT</u>	32	DMA CHANNEL 2 REMAINING LENGTH OF CURRENT TRANSFER

830F0004	<u>ENGINE_CTRL</u>						CRYPTO ENGINE CONTROL REGISTER						00000100			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							KEY_BANK					START		KEY_MODE	ES	
Type							RW					WO		RW	RW	
Reset							0	1				0		0	0	0

Bit(s)	Name	Description
9:8	KEY_BANK	<p><b>choose KEY from effuse</b></p> <p>01: key_in1 (from eef_top.aes_kek[255:0])</p> <p>10: key_in2 (from eef_top.aes_usecret[255:0])</p> <p>reference document: key_ctl_connection</p>
4	START	<p><b>0: crypto engine no work</b></p> <p>1: crypto engine start to work</p>
2	KEY_MODE	<p><b>the key source about AES/DES:</b></p> <p>0:from effuse</p> <p>1:sw mode (AES, DES/3DES use)</p>
1:0	ES	<p><b>Engine select:</b></p>

Bit(s)	Name	Description
		00: AES (default)
		01: DES/3DES
		10:MD5/SHA
		11:SHA512

830F0008	ENGINE_STA						CRYPTO ENGINE STATUS REGISTER								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													SHA512_STA	SHA256_STA	DSTA	ASTA
Type													RO	RO	RO	RO
Reset													0	0	0	0

Bit(s)	Name	Description
3	SHA512_STA	<b>SHA512 engine work status:</b> 0: hash engine is no work 1:hash engine is busy
2	SHA256_STA	<b>SHA256 engine work status:</b> 0: hash engine is no work 1:hash engine is busy
1	DSTA	<b>DES/3DES engine work status:</b> 0: DES/3DES engine is no work 1: DES/3DES engine is busy
0	ASTA	<b>AES engine work status:</b> 0: AES engine is no work 1: AES engine is busy

830F000C	TOTAL_LEN	TOTAL ENCRYPTED DATA LENGTH	00000000
----------	-----------	-----------------------------	----------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>LEN</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>LEN</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	LEN	The amount of data be encrypted or decrypted. (unit byte, data size = 4*n = LEN4)

<b>830F0010</b>	<b>SOUR_ADR</b>						<b>THE START OF SOURCE ADDRESS</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>SADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>SADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	SADDR	The amount of data be encrypted or decrypted.

<b>830F0020</b>	<b>DEST_ADR</b>						<b>THE START OF DESTINATION ADDRESS</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>DADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>DADDR</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	DADDR	The amount of data be encrypted or decrypted.

830F1000	AES DATA1	ADVANCED ENCRYPTION STANDARD DATA1	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	DATA1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	DATA1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	DATA1	want to be encrypted or decrypted data, the most right 32bits

830F1010	AES DATA2	ADVANCED ENCRYPTION STANDARD DATA2	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	DATA2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	DATA2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	DATA2	want to be encrypted or decrypted data

830F1020	AES DATA3	ADVANCED ENCRYPTION STANDARD DATA3	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	DATA3															



<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	DATA3															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31:0	DATA3	want to be encrypted or decrypted data

<b>830F1030</b>	<b>AES DATA4</b>	<b>ADVANCED ENCRYPTION STANDARD DATA4</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	DATA4															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	DATA4															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31:0	DATA4	want to be encrypted or decrypted data

<b>830F1040</b>	<b>AES KEY1</b>	<b>ADVANCED ENCRYPTION STANDARD KEY1</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	KEY1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	KEY1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>

Bit(s)	Name	Description
31:0	KEY1	the initial key to encrypt or decrypt data

830F1050	AES KEY2	ADVANCED ENCRYPTION STANDARD KEY2	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	KEY2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	KEY2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	KEY2	the initial key to encrypt or decrypt data

830F1060	AES KEY3	ADVANCED ENCRYPTION STANDARD KEY3	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	KEY3															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	KEY3															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	KEY3	the initial key to encrypt or decrypt data

830F1070	AES KEY4	ADVANCED ENCRYPTION STANDARD KEY4	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	KEY4															
<b>Type</b>	RW															

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>KEY4</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	KEY4	the initial key to encrypt or decrypt data

<b>830F1080</b>	<b>AES KEY5</b>						<b>ADVANCED ENCRYPTION STANDARD KEY5</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>KEY5</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>KEY5</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	KEY5	the initial key to encrypt or decrypt data

<b>830F1090</b>	<b>AES KEY6</b>						<b>ADVANCED ENCRYPTION STANDARD KEY6</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>KEY6</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>KEY6</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	KEY6	the initial key to encrypt or decrypt data

Bit(s)	Name	Description
--------	------	-------------

<b>830F10A0</b>	<b>AES_KEY7</b>	<b>ADVANCED ENCRYPTION STANDARD KEY7</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	KEY7															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	KEY7															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	KEY7	the initial key to encrypt or decrypt data

<b>830F10B0</b>	<b>AES_KEY8</b>	<b>ADVANCED ENCRYPTION STANDARD KEYS</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	KEYS															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	KEYS															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	KEY8	the initial key to encrypt or decrypt data

<b>830F10C0</b>	<b>AES_EOD1</b>	<b>ADVANCED ENCRYPTION STANDARD EXORSIVE OR DATA1</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	XOR_DATA1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

t																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	XOR_DATA1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

31:0	XOR_DATA1	exorsive or data which is used with xoreod or xoro or xori in AES_MODE
------	-----------	--

<b>830F10D0</b>	<b>AES_EOD2</b>						<b>ADVANCED ENCRYPTION STANDARD EXORSIVE OR DATA2</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	XOR_DATA2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	XOR_DATA2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

31:0	XOR_DATA2	exorsive or data which is used with xoreod or xoro or xori in AES_MODE
------	-----------	--

<b>830F10E0</b>	<b>AES_EOD3</b>						<b>ADVANCED ENCRYPTION STANDARD EXORSIVE OR DATA3</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	XOR_DATA3															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	XOR_DATA3															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

Bit(s)	Name	Description
31:0	XOR_DATA3	exorsive or data which is used with xoreod or xoro or xori in AES_MODE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>830F10F0</b>		<b>AES_EOD4</b>					<b>ADVANCED ENCRYPTION STANDARD EXORSIVE OR DATA4</b>										<b>00000000</b>	
<b>Name</b>	XOR_DATA4																	
<b>Type</b>	RW																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	XOR_DATA4																	
<b>Type</b>	RW																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:0	XOR_DATA4	exorsive or data which is used with xoreod or xoro or xori in AES_MODE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>830F1200</b>		<b>AES_MODE</b>					<b>ADVANCED ENCRYPTION STANDARD MODE</b>										<b>00000000</b>	
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>								XOREOD		UK	XORDAT	XORO	XORI	ENC	KEY_LEN			
<b>Type</b>								RW		RW	RW	RW	RW	RW	RW			
<b>Reset</b>								0		0	0	0	0	0	0	0		

Bit(s)	Name	Description
8	XOREOD	EOD XOR option. When this bit is set, the AES_EOD is XORed with result after execution
6	UK	Update key option. When this bit is set, the 128-bit result will also be updated to the key.
5	XORDAT	The XOR data source. When this bit is set, the AES_DAT is copied to the AES_EOD before operation

Bit(s)	Name	Description
4	XORO	<b>Output XOR option.</b>  When this bit is set, the result is XORed with AES_EOD after operation. After execution, the original AES_DAT is stored to AES_EOD. (CBC mode : for decryption)
3	XORI	<b>Input XOR option. When this bit is set, the data is XORed with AES_EOD before operation. After execution, the result is stored to AES_EOD. (CBC mode : for encryption)</b>
2	ENC	<b>AES encryption or decryption mode.</b>  0: decryption mode 1: encryption mode
1:0	KEY_LEN	<b>The key length of AES operation. Read this bit to get the status; one represents busy.</b>  0: 128 bit 1: 192 bit 2 :256 bit 3 :revised

830F2000	DES DATA1						DATA ENCRYPTION STANDARD DATA1						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	DATA1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	DATA1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	DATA1	<b>want to be encrypted or decrypted data</b>

830F2010	DES DATA2						DATA ENCRYPTION STANDARD DATA2						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	DATA2															
<b>Type</b>	RW															

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	DATA2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	DATA2	want to be encrypted or decrypted data

<b>830F2040</b>	<b>DES KEY1</b>						<b>DATA ENCRYPTION STANDARD KEY1</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	KEY1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	KEY1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	KEY1	the initial key to encrypt or decrypt data

<b>830F2050</b>	<b>DES KEY2</b>						<b>DATA ENCRYPTION STANDARD KEY2</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	KEY2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	KEY2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	KEY2	the initial key to encrypt or decrypt data



830F2060	DES KEY3						DATA ENCRYPTION STANDARD KEY3						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	KEY3															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	KEY3															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	KEY3	the initial key to encrypt or decrypt data

830F2070	DES KEY4						DATA ENCRYPTION STANDARD KEY4						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	KEY4															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	KEY4															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	KEY4	the initial key to encrypt or decrypt data

830F2080	DES KEY5						DATA ENCRYPTION STANDARD KEY5						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	KEY5															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	KEY5															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	KEY5	the initial key to encrypt or decrypt data

830F2090	DES KEY6						DATA ENCRYPTION STANDARD KEY6						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	KEY6															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	KEY6															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	KEY6	the initial key to encrypt or decrypt data

830F20C0	DES IV1						DATA ENCRYPTION STANDARD INITIAL VECTOR1						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV1	the initial vector for CBC mode

830F20D0	DES IV2						DATA ENCRYPTION STANDARD INITIAL VECTOR2						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV2															
<b>Type</b>	RW															

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>IV2</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV2	the initial vector for CBC mode

<b>830F2200</b>	<b>DES MODE</b>						<b>DATA ENCRYPTION STANDARD MODE</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>													<b>CB C</b>	<b>EN C</b>	<b>KEY_LEN</b>	
<b>Type</b>													RW	RW	RW	
<b>Reset</b>													0	0	0	0

Bit(s)	Name	Description
3	CBC	<b>DES cipher mode</b>  0: EBC mode  1: CBC mode
2	ENC	<b>DES encryption or decryption mode.</b>  0: decryption mode  1: encryption mode
1:0	KEY_LEN	<b>The key length of DES operation. Read this bit to get the status; one represents busy.</b>  0: 64 bit  1: 128 bit  2 :192 bit  3 :revised

830F3200	SHA256 MODE						SECURE HASH ALGORITHM 256 MODE						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>												RE ST AR T			TYPE	
<b>Type</b>												WO			RW	
<b>Reset</b>												0			0	0

Bit(s)	Name	Description
4	RESTART	<b>If restart crypto_engine</b>  1: yes  0:no
1:0	TYPE	<b>SHA256 or SHA224 or SHA1 or MD5</b>  11: MD5  10: SHA1  01: SHA224  00: SHA256 (default)

830F3000	SHA256 IV1						SECURE HASH ALGORITHM 256 INITIAL VECTOR1						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV1	<b>the initial vector</b>

<b>830F3010</b>	<b>SHA256 IV2</b>						<b>SECURE HASH ALGORITHM 256 INITIAL VECTOR2</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>IV2</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>IV2</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV2	the initial vector

<b>830F3020</b>	<b>SHA256 IV3</b>						<b>SECURE HASH ALGORITHM 256 INITIAL VECTOR3</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>IV3</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>IV3</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV3	the initial vector

<b>830F3030</b>	<b>SHA256 IV4</b>						<b>SECURE HASH ALGORITHM 256 INITIAL VECTOR4</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>IV4</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>IV4</b>															

<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV4	the initial vector

<b>830F3040</b>	<b>SHA256 IV5</b>						<b>SECURE HASH ALGORITHM 256 INITIAL VECTOR5</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV5															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV5															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV5	the initial vector

<b>830F3050</b>	<b>SHA256 IV6</b>						<b>SECURE HASH ALGORITHM 256 INITIAL VECTOR6</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV6															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV6															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV6	the initial vector

<b>830F3060</b>	<b>SHA256 IV7</b>						<b>SECURE HASH ALGORITHM 256 INITIAL VECTOR7</b>						<b>00000000</b>			
-----------------	-------------------	--	--	--	--	--	--	--	--	--	--	--	-----------------	--	--	--

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>IV7</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>IV7</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV7	the initial vector

<b>830F3070</b>	<b>SHA256 IV8</b>	<b>SECURE HASH ALGORITHM 256 INITIAL VECTORS</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>IV8</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>IV8</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV8	the initial vector

<b>830F4200</b>	<b>SHA512 MODE</b>	<b>SECURE HASH ALGORITHM 512 MODE</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>												<b>RE ST AR T</b>				<b>TY PE</b>
<b>Type</b>												WO				RW
<b>Reset</b>												0				0





Bit(s)	Name	Description
31:0	IV12	the initial vector

830F4010	SHA512 IV21	SECURE HASH ALGORITHM 512 INITIAL VECTOR21	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV2_1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV2_1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV2_1	the initial vector

830F4014	SHA512 IV22	SECURE HASH ALGORITHM 512 INITIAL VECTOR22	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV2_2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV2_2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV2_2	the initial vector

830F4020	SHA512 IV31	SECURE HASH ALGORITHM 512 INITIAL VECTOR31	00000000													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV3_1															
<b>Type</b>	RW															

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV3_1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV3_1	the initial vector

<b>830F4024</b>	<b>SHA512 IV32</b>						<b>SECURE HASH ALGORITHM 512 INITIAL VECTOR32</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV3_2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV3_2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV3_2	the initial vector

<b>830F4030</b>	<b>SHA512 IV41</b>						<b>SECURE HASH ALGORITHM 512 INITIAL VECTOR41</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV4_1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV4_1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV4_1	the initial vector

Bit(s)	Name	Description
--------	------	-------------

<b>830F4034</b>	<b>SHA512_IV42</b>	<b>SECURE HASH ALGORITHM 512 INITIAL VECTOR42</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV4_2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV4_2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV4_2	the initial vector

<b>830F4040</b>	<b>SHA512_IV51</b>	<b>SECURE HASH ALGORITHM 512 INITIAL VECTOR51</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV5_1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV5_1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV5_1	the initial vector

<b>830F4044</b>	<b>SHA512_IV52</b>	<b>SECURE HASH ALGORITHM 512 INITIAL VECTOR52</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV5_2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>t</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV5_2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31:0	IV5_2	the initial vector

<b>830F4050</b>	<b>SHA512 IV61</b>	<b>SECURE HASH ALGORITHM 512 INITIAL VECTOR61</b>	<b>00000000</b>
-----------------	--------------------	---	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV6_1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV6_1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31:0	IV6_1	the initial vector

<b>830F4054</b>	<b>SHA512 IV62</b>	<b>SECURE HASH ALGORITHM 512 INITIAL VECTOR62</b>	<b>00000000</b>
-----------------	--------------------	---	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV6_2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV6_2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
31:0	IV6_2	the initial vector

Bit(s)	Name	Description
--------	------	-------------

<b>830F4060</b>	<b>SHA512_IV71</b>	<b>SECURE HASH ALGORITHM 512 INITIAL VECTOR71</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV7_1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV7_1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV7_1	the initial vector

<b>830F4064</b>	<b>SHA512_IV72</b>	<b>SECURE HASH ALGORITHM 512 INITIAL VECTOR72</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV7_2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV7_2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV7_2	the initial vector

<b>830F4070</b>	<b>SHA512_IV81</b>	<b>SECURE HASH ALGORITHM 512 INITIAL VECTOR81</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV8_1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>t</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV8_1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV8_1	the initial vector

<b>830F4074</b>	<b>SHA512_IV82</b>						<b>SECURE HASH ALGORITHM 512 INITIAL VECTOR82</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IV8_2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IV8_2															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	IV8_2	the initial vector

<b>830F8000</b>	<b>DMA1_SRC</b>						<b>DMA CHANNEL 1 SOURCE ADDRESS REGISTER</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	SRC[31:0]															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	SRC[31:0]															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	SRC[31:0]	the initial vector SRC[31:0] specifies the base or current address of transfer source for a DMA channel N.

Bit(s)	Name	Description
WRITE : Base address of transfer source		
READ : Address from which DMA is reading		

830F8008	<u>DMA1 WPPT</u>						DMA CHANNEL 1 WRAP POINT COUNT REGISTER						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WPPT[15:0]															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	WPPT[15:0]	<p><b>WPPT[15:0] specifies the amount of the transfer count from start to</b></p> <p>jumping point for a DMA channel.</p> <p>WRITE :Address of the jump point.</p> <p>READ :Value set by the programmer.</p>

830F800C	<u>DMA1 WPTO</u>						DMA CHANNEL 1 WRAP TO ADDRESS REGISTER						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	WPTO[31:0]															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WPTO[31:0]															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WPTO[31:0]	<p><b>WPTO[31:0] specifies the address of the jump point for a DMA channel, i.e. channel.</b></p>

Bit(s)	Name	Description
		WRITE :Address of the jump destination.
		READ :Value set by the programmer.

830F8014	DMA1 CON						DMA CHANNEL 1 CONTROL REGISTER						00000206				
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>														<b>DIR</b>	<b>WPEN</b>	<b>WPSD</b>	
<b>Type</b>														RO	RW	RW	
<b>Reset</b>														0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>							<b>BURST</b>					<b>B2W</b>	<b>DREQ</b>		<b>SINC</b>	<b>SIZE</b>	
<b>Type</b>							RW					RW	RW		RO	RO	
<b>Reset</b>							0	1	0			0	0		1	1	0

Bit(s)	Name	Description
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA</b></p> <p>channels, i.e. channels 2~7. The direction is from the perspective of the</p> <p>DMA masters. WRITE means read from master device and then write</p> <p>to the address specified in DMA_PGMADDR, and vice versa.</p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP POINT</p> <p>count.</p> <p>0 Disable</p> <p>1 Enable</p>
16	WPSD	<p><b>The side using address-wrapping function. Only one side of a DMA</b></p> <p>channel can activate address-wrapping function at a time.</p> <p>0 Address-wrapping on source .</p>



Bit(s)	Name	Description
10:8	BURST	<p>1 Address-wrapping on destination.</p> <p><b>Transfer Type. Burst-type transfers have better bus efficiency. Mass</b></p> <p>data movement is recommended to use this kind of transfer. However,</p> <p>note that burst-type transfer does not stop until all of the beats in a burst</p> <p>are completed or transfer length is reached. FIFO threshold of peripherals must be configured carefully while being used to move data</p> <p>from/to the peripherals.</p> <p>What transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used.</p> <p>If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot</p> <p>be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used.</p> <p>000 Single</p> <p>001 Reserved</p> <p>010 4-beat incrementing burst (default)</p>
5	B2W	<p><b>Word to Byte or Byte to Word transfer for the applications of</b></p> <p>transferring non-word-aligned-address data to word-aligned-address</p> <p>data. Note that BURST is set to 4-beat burst while enabling this function, and the SIZE is set to Byte.</p> <p>NO effect on channel 1 , 9, 10</p> <p>0 Disable</p> <p>1 Enable</p>
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p>

Bit(s)	Name	Description
2	SINC	<p><b>Incremental source address. Source addresses increase every transfer. If</b></p> <p>the setting of SIZE is Byte, Source addresses increase by 1 every single transfer. If Half-Word, increase by 2; and if Word, increase by 4.</p> <p>0 Disable</p> <p>1 Enable</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits</b></p> <p>confines the data transfer size between source and destination to the specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p>

<b>830F8024</b>	<b><u>DMA2_RLCT</u></b>						<b>DMA CHANNEL 1 REMAINING LENGTH OF CURRENT TRANSFER</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RLCT</b>															
<b>Type</b>	<b>RO</b>															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	<b>This register is to reflect the left amount of the transfer.</b>

<b>830F9000</b>	<b>DMA2_DST</b>						<b>DMA CHANNEL 2 DESTINATION ADDRESS REGISTER</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	DST[31:0]															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	DST[31:0]															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	DST[31:0]	<b>DST[31:0] specifies the base or current address of transfer source for a DMA channel N.</b>
------	-----------	--

READ : Address from which DMA is reading

<b>830F9008</b>	<b>DMA2_WPPT</b>						<b>DMA CHANNEL 2 WRAP POINT COUNT REGISTER</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WPPT[15:0]															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

15:0	WPPT[15:0]	<b>WPPT[15:0] specifies the amount of the transfer count from start to</b>
------	------------	--

jumping point for a DMA channel.

WRITE :Address of the jump point.

READ :Value set by the programmer.

<b>830F900C</b>	<b>DMA2_WPTO</b>						<b>DMA CHANNEL 2 WRAP TO ADDRESS REGISTER</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

<b>Name</b>	<b>WPTO[31:0]</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>WPTO[31:0]</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WPTO[31:0]	<p><b>WPTO[31:0] specifies the address of the jump point for a DMA channel, i.e. channel.</b></p> <p>WRITE :Address of the jump destination.</p> <p>READ :Value set by the programmer.</p>

<b>830F9014</b>	<b>DMA2_CON</b>						<b>DMA CHANNEL 2 CONTROL REGISTER</b>						<b>00000202</b>				
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>														<b>DIR</b>	<b>WPEN</b>	<b>WPSD</b>	
<b>Type</b>														RO	RW	RW	
<b>Reset</b>														0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>							<b>BURST</b>					<b>B2W</b>	<b>DREQ</b>			<b>SIZE</b>	
<b>Type</b>							RW					RW	RW			RO	
<b>Reset</b>						0	1	0			0	0			1	0	

Bit(s)	Name	Description
18	DIR	<p><b>Directions of DMA transfer for half-size and Virtual FIFO DMA</b></p> <p>channels, i.e. channels 2~7. The direction is from the perspective of the</p> <p>DMA masters. WRITE means read from master device and then write</p> <p>to the address specified in DMA_PGMADDR, and vice versa.</p> <p>0 Read (read from system RAM and write to device)</p> <p>1 Write (read from device and write to system RAM)</p>
17	WPEN	<p><b>Address-wrapping for ring buffer. The next address of DMA jumps to</b></p> <p>WRAP TO address when the current address matches WRAP</p>

Bit(s)	Name	Description
		POINT count. 0 Disable 1 Enable
16	WPSD	<b>The side using address-wrapping function. Only one side of a DMA</b> channel can activate address-wrapping function at a time. 0 Address-wrapping on source . 1 Address-wrapping on destination.
10:8	BURST	<b>Transfer Type. Burst-type transfers have better bus efficiency. Mass</b> data movement is recommended to use this kind of transfer. However, note that burst-type transfer does not stop until all of the beats in a burst are completed or transfer length is reached. FIFO threshold of peripherals must be configured carefully while being used to move data from/to the peripherals. What transfer type can be used is restricted by the SIZE. If SIZE is 00b, i.e. byte transfer, all of the four transfer types can be used. If SIZE is 01b, i.e. half-word transfer, 16-beat incrementing burst cannot be used. If SIZE is 10b, i.e. word transfer, only single and 4-beat incrementing burst can be used. 000 Single 001 Reserved 010 4-beat incrementing burst (default)
5	B2W	<b>Word to Byte or Byte to Word transfer for the applications of</b> transferring non-word-aligned-address data to word-aligned-address data. Note that BURST is set to 4-beat burst while enabling this function, and the SIZE is set to Byte. NO effect on channel 1 , 9, 10

Bit(s)	Name	Description
		0 Disable
		1 Enable
4	DREQ	<p><b>Throttle and handshake control for DMA transfer</b></p> <p>0 No throttle control during DMA transfer or transfers occurred only between memories</p> <p>1 Hardware handshake management</p> <p>The DMA master is able to throttle down the transfer rate by way of request-grant handshake.</p>
1:0	SIZE	<p><b>Data size within the confine of a bus cycle per transfer. These bits</b></p> <p>confines the data transfer size between source and destination to the specified value for individual bus cycle. The size is in terms of byte and has maximum value of 4 bytes. It is mainly decided by the data width of a DMA master.</p> <p>00 Byte transfer/1 byte</p> <p>01 Half-word transfer/2 bytes</p> <p>10 Word transfer/4 bytes</p> <p>11 Reserved</p>

<b>830F9024</b>	<b><u>DMA2_RLCT</u></b>						<b>DMA CHANNEL 2 REMAINING LENGTH OF CURRENT TRANSFER</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RLCT</b>															
<b>Type</b>	<b>RO</b>															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RLCT	<b>This register is to reflect the left amount of the transfer.</b>

Bit(s)	Name	Description
--------	------	-------------

## 2.5. Peripherals

Several peripheral are multiplexed GPIOs. MT76x7 has two dedicated UART interfaces with flow control, one dedicated I2C interface, and one dedicated IrDA interface.

MT76X7 also has the 2<sup>nd</sup> I2C interface, the SPI slave interface, the I2S interface, and the SPI master interface, but only 2 of the above interfaces can be effective at a time.

The section describes the function of all the peripherals.

### 2.5.1. GPIO interface

#### 2.5.1.1. GPIO function

There are two types of GPIO (General purpose IO) designs in MT76x7: GPIO and AGPIO.

Floating-well design is used in GPIO and AGPIO. It prevents potential leakage problem when the DVDD33 power supply is not enabled but the pin input is pulled up to 3.3V source.

MT76X7 offers GPIO, each with the following configuration options:

- Input / Output mode
- Slew rate control
- Schmitt trigger hysteresis control
- Input mode: Floating (Hi-Z), pull-up, or pull-down
- Output mode: Active driving
- Pull up/down control. The pull-up and pull-down resistance is 75K $\Omega$  with  $\pm 20\%$  variation over PVT condition
- Driving strength: 4mA, 8mA, 12mA, 16mA
- Input and output duty cycle tuning

AGPIO Function Table		
G	E Function	
0	0	Analog Function (IO <- -> AIO)
0	1	Analog Function (IO <- -> AIO)
1	0	Digital Function (IO -----> O)
1	1	Digital Function (IO <- - I) (4 – 16 mA Driving)




Figure 2-37. AGPIO/GPIO Block Diagram (Left: AGPIO; Right: GPIO)

The digital IO AGPIO function is equivalent to GPIO as shown above. A dedicated internal control signal is used to select between the digital and analog functions. The IOs are multiplexed with 16 channels ADC.


1) Output Signal Multiplexing

Function-[9:1]-AON and Function-[9:0] can all be output to PINX by setting pinx\_pinmux\_aon\_sel and pinx\_pinmux\_off\_sel, as shown in Figure 2-12 below. Function-[9:1]-AON signals are part of TOP\_AON domain and Function-[9:0] signals are part of TOP\_OFF (N9) domain. The output of the pad is enabled through E and G pad controls which require 2'b11 for digital output mode.

For a specific pin there could be only a limited number of functions available, these functions are mapped anywhere to the different inputs of the muxes (not always in an incremental scheme).

TOP\_AON domain means the circuit is always powered on when PMU supplies the power. TOP\_OFF (N9) domain means the N9 related circuit is powered off in some scenarios when PMU supplies the power.






**Figure 2-38. AGPIO configured as output multiplexing**

2) Input Signal Multiplexing

Figure 2-39 below shows that PINX is the source of Function-AON-0, while PINX and PINY can both be the input source for Function-1. The (E, G) setting for both IO is 2'b01 for digital input mode.



**Figure 2-39. AGPIO configured as input multiplexing**

3) Input / Output / Analog Signal Multiplexing

This figure below shows how function-0, function-1 and Analog-function share the same IO (PINX) by configuring (E, G) pair internally. G is controlled in off domain.

Table 2-40. Functional description of AGPIO

(G,E) value	2'b11	2'b10	2'b0x
Function	PINX=Function-0 (output mode)	Function-1=PINX (input mode)	Analog-function=PINX (analog mode)




Figure 2-40. AGPIO configured as Input, Output or Analog mode

2.5.1.2. Register definitions

Module name: CM4\_GPIO Base address: (+8300b000h)

Address	Name	Width	Register Function
8300B000	<u>GPIO_PU1</u>	32	<b>PAD Pull-UP Control Register 1</b>
8300B004	<u>GPIO_PU1_SET</u>	32	<b>PAD Pull-UP SET Control Register 1</b>
8300B008	<u>GPIO_PU1_RESET</u>	32	<b>PAD Pull-UP RESET Control Register 1</b>
8300B010	<u>GPIO_PU2</u>	32	<b>PAD Pull-UP Control Register 2</b>
8300B014	<u>GPIO_PU2_SET</u>	32	<b>PAD Pull-UP SET Control Register 2</b>
8300B018	<u>GPIO_PU2_RESET</u>	32	<b>PAD Pull-UP RESET Control Register 2</b>
8300B020	<u>GPIO_PU3</u>	32	<b>PAD Pull-UP Control Register 3</b>
8300B024	<u>GPIO_PU3_SET</u>	32	<b>PAD Pull-UP SET Control Register 3</b>
8300B028	<u>GPIO_PU3_RESET</u>	32	<b>PAD Pull-UP RESET Control Register 3</b>
8300B030	<u>GPIO_PD1</u>	32	<b>PAD Pull-DOWN Control Register 1</b>
8300B034	<u>GPIO_PD1_SET</u>	32	<b>PAD Pull-DOWN SET Control Register 1</b>
8300B038	<u>GPIO_PD1_RESET</u>	32	<b>PAD Pull-DOWN RESET Control Register 1</b>
8300B040	<u>GPIO_PD2</u>	32	<b>PAD Pull-DOWN Control Register 2</b>
8300B044	<u>GPIO_PD2_SET</u>	32	<b>PAD Pull-DOWN SET Control Register 2</b>
8300B048	<u>GPIO_PD2_RESET</u>	32	<b>PAD Pull-DOWN RESET Control Register 2</b>
8300B050	<u>GPIO_PD3</u>	32	<b>PAD Pull-DOWN Control Register 3</b>
8300B054	<u>GPIO_PD3_SET</u>	32	<b>PAD Pull-DOWN SET Control Register 3</b>
8300B058	<u>GPIO_PD3_RESET</u>	32	<b>PAD Pull-DOWN RESET Control Register 3</b>

Address	Name	Width	Register Function
8300B060	<u>GPIO_DOUT1</u>	32	PAD GPO DATA Output Control Register 1
8300B064	<u>GPIO_DOUT1_SET</u>	32	PAD GPO DATA Output Control Set Register 1
8300B068	<u>GPIO_DOUT1_RESET</u>	32	PAD GPO DATA Output Control Reset Register 1
8300B070	<u>GPIO_DOUT2</u>	32	PAD GPO DATA Output Control Register 2
8300B074	<u>GPIO_DOUT2_SET</u>	32	PAD GPO DATA Output Control Set Register 2
8300B078	<u>GPIO_DOUT2_RESET</u>	32	PAD GPO DATA Output Control Reset Register 2
8300B080	<u>GPIO_DOUT3</u>	32	PAD GPO DATA Output Control Register 3
8300B084	<u>GPIO_DOUT3_SET</u>	32	PAD GPO DATA Output Control Set Register 3
8300B088	<u>GPIO_DOUT3_RESET</u>	32	PAD GPO DATA Output Control Reset Register 3
8300B090	<u>GPIO_OE1</u>	32	PAD GPO Output Enable Control Register 1
8300B094	<u>GPIO_OE1_SET</u>	32	PAD GPO Output Enable Set Control Register 1
8300B098	<u>GPIO_OE1_RESET</u>	32	PAD GPO Output Enable Reset Control Register 1
8300B0A0	<u>GPIO_OE2</u>	32	PAD GPO Output Enable Control Register 2
8300B0A4	<u>GPIO_OE2_SET</u>	32	PAD GPO Output Enable Set Control Register2
8300B0A8	<u>GPIO_OE2_RESET</u>	32	PAD GPO Output Enable Reset Control Register 2
8300B0B0	<u>GPIO_OE3</u>	32	PAD GPO Output Enable Control Register 2
8300B0B4	<u>GPIO_OE3_SET</u>	32	PAD GPO Output Enable Set Control Register2
8300B0B8	<u>GPIO_OE3_RESET</u>	32	PAD GPO Output Enable Reset Control Register 2
8300B0C0	<u>GPIO_DIN1</u>	32	PAD GPI Input Data Control Register 1
8300B0C4	<u>GPIO_DIN2</u>	32	PAD GPI Input Data Control Register 2
8300B0C8	<u>GPIO_DIN3</u>	32	PAD GPI Input Data Control Register 3
8300B0D0	<u>PADDRV1</u>	32	PAD Driving Control Register1
8300B0D4	<u>PADDRV2</u>	32	PAD Driving Control Register2
8300B0D8	<u>PADDRV3</u>	32	PAD Driving Control Register3
8300B0DC	<u>PADDRV4</u>	32	PAD Driving Control Register4
8300B0E0	<u>PADDRV5</u>	32	PAD Driving Control Register5
8300B0F0	<u>PADCTRL1</u>	32	PAD Control Register1
8300B0F4	<u>PADCTRL2</u>	32	PAD Control Register2
8300B100	<u>PAD_GPIO_IES0</u>	32	GPIO PAD IES Control Register 0
8300B104	<u>PAD_GPIO_IES1</u>	32	GPIO PAD IES Control Register 1
8300B108	<u>PAD_GPIO_IES2</u>	32	GPIO PAD IES Control Register 2

8300B000		GPIO_PU1					PAD Pull-UP Control Register 1								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam						CL	WA	PE	IN	IN	IN	IN	IN	IN	IN	IN

e						<b>CLK_REQ_N_PU</b>	<b>WAKE_N_PU</b>	<b>PERST_N_PU</b>	<b>IN_UART0_TXD_PU</b>	<b>IN_GPIO22_PU</b>	<b>IN_GPIO21_PU</b>	<b>IN_GPIO20_PU</b>				
<b>Type</b>						RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
<b>Reset</b>						0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>IN_GPIO15_PU</b>	<b>IN_GPIO14_PU</b>	<b>IN_GPIO13_PU</b>	<b>IN_GPIO12_PU</b>	<b>IN_GPIO11_PU</b>	<b>IN_GPIO10_PU</b>	<b>IN_GPIO9_PU</b>	<b>IN_GPIO8_PU</b>	<b>AN_TS_EL7_PU</b>	<b>AN_TS_EL6_PU</b>	<b>AN_TS_EL5_PU</b>	<b>AN_TS_EL4_PU</b>	<b>AN_TS_EL3_PU</b>	<b>AN_TS_EL2_PU</b>	<b>AN_TS_EL1_PU</b>	<b>AN_TS_EL0_PU</b>
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26	<b>CLK_REQ_N_PU</b>	CLK_REQ_N_PU	<b>PAD CLK_REQ_N pull-up control register</b> 1: pull-up 0: no pull-up
25	<b>WAKE_N_PU</b>	WAKE_N_PU	<b>PAD WAKE_N pull-up control register</b> 1: pull-up 0: no pull-up
24	<b>PERST_N_PU</b>	PERST_N_PU	<b>PAD PERST_N pull-up control register</b> 1: pull-up 0: no pull-up
23	<b>IN_UART0_TXD_PU</b>	IN_UART0_TXD_PU	<b>PAD IN_UART0_TXD pull-up control register</b> 1: pull-up 0: no pull-up
22	<b>IN_GPIO22_PU</b>	IN_GPIO22_PU	<b>PAD IN_GPIO22 pull-up control register</b> 1: pull-up 0: no pull-up
21	<b>IN_GPIO21_PU</b>	IN_GPIO21_PU	<b>PAD IN_GPIO21 pull-up control register</b> 1: pull-up 0: no pull-up
20	<b>IN_GPIO20_PU</b>	IN_GPIO20_PU	<b>PAD IN_GPIO20 pull-up control register</b> 1: pull-up 0: no pull-up

Bit(s)	Mnemonic	Name	Description
19	<b>IN_GPIO19_PU</b>	IN_GPIO19_PU	<b>PAD IN_GPIO19 pull-up control register</b> 1: pull-up 0: no pull-up
18	<b>IN_GPIO18_PU</b>	IN_GPIO18_PU	<b>PAD IN_GPIO18 pull-up control register</b> 1: pull-up 0: no pull-up
17	<b>IN_GPIO17_PU</b>	IN_GPIO17_PU	<b>PAD IN_GPIO17 pull-up control register</b> 1: pull-up 0: no pull-up
16	<b>IN_GPIO16_PU</b>	IN_GPIO16_PU	<b>PAD IN_GPIO16 pull-up control register</b> 1: pull-up 0: no pull-up
15	<b>IN_GPIO15_PU</b>	IN_GPIO15_PU	<b>PAD IN_GPIO15 pull-up control register</b> 1: pull-up 0: no pull-up
14	<b>IN_GPIO14_PU</b>	IN_GPIO14_PU	<b>PAD IN_GPIO14 pull-up control register</b> 1: pull-up 0: no pull-up
13	<b>IN_GPIO13_PU</b>	IN_GPIO13_PU	<b>PAD IN_GPIO13 pull-up control register</b> 1: pull-up 0: no pull-up
12	<b>IN_GPIO12_PU</b>	IN_GPIO12_PU	<b>PAD IN_GPIO12 pull-up control register</b> 1: pull-up 0: no pull-up
11	<b>IN_GPIO11_PU</b>	IN_GPIO11_PU	<b>PAD IN_GPIO11 pull-up control register</b> 1: pull-up 0: no pull-up
10	<b>IN_GPIO10_PU</b>	IN_GPIO10_PU	<b>PAD IN_GPIO10 pull-up control register</b> 1: pull-up 0: no pull-up
9	<b>IN_GPIO9_PU</b>	IN_GPIO9_PU	<b>PAD IN_GPIO9 pull-up control register</b>

Bit(s)	Mnemonic	Name	Description
			1: pull-up 0: no pull-up
8	IN_GPIO8_PU	IN_GPIO8_PU	<b>PAD IN_GPIO8 pull-up control register</b> 1: pull-up 0: no pull-up
7	ANTSEL7_PU	ANTSEL7_PU	<b>PAD ANTSEL7 pull-up control register</b> 1: pull-up 0: no pull-up
6	ANTSEL6_PU	ANTSEL6_PU	<b>PAD ANTSEL6 pull-up control register</b> 1: pull-up 0: no pull-up
5	ANTSEL5_PU	ANTSEL5_PU	<b>PAD ANTSEL5 pull-up control register</b> 1: pull-up 0: no pull-up
4	ANTSEL4_PU	ANTSEL4_PU	<b>PAD ANTSEL4 pull-up control register</b> 1: pull-up 0: no pull-up
3	ANTSEL3_PU	ANTSEL3_PU	<b>PAD ANTSEL3 pull-up control register</b> 1: pull-up 0: no pull-up
2	ANTSEL2_PU	ANTSEL2_PU	<b>PAD ANTSEL2 pull-up control register</b> 1: pull-up 0: no pull-up
1	ANTSEL1_PU	ANTSEL1_PU	<b>PAD ANTSEL1 pull-up control register</b> 1: pull-up 0: no pull-up
0	ANTSELO_PU	ANTSELO_PU	<b>PAD ANTSELO pull-up control register</b> 1: pull-up 0: no pull-up

<b>8300B004</b>	<b><u>GPIO_PU1_SET</u></b>	<b>PAD Pull-UP SET Control Register 1</b>	<b>00000000</b>
-----------------	----------------------------	---	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO_PU1_SET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO_PU1_SET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	<b>GPIO_PU1_SET</b>	GPIO_PU1_SET	<b>Write '1' to SET pull-up. The pull-up PAD is corresponding to GPIO_PU1</b>  Read always return '0'

<b>8300B008</b>	<b>GPIO_PU1_RESET</b>						<b>PAD Pull-UP RESET Control Register 1</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO_PU1_RESET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO_PU1_RESET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	<b>GPIO_PU1_RESET</b>	GPIO_PU1_RESET	<b>Write '1' to RESET pull-up. The pull-up PAD is corresponding to GPIO_PU1</b>  Read always return '0'

<b>8300B010</b>	<b>GPIO_PU2</b>						<b>PAD Pull-UP Control Register 2</b>						<b>00000000</b>				
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	IN_A DC 6_PU	IN_A DC 5_PU	IN_A DC 4_PU	BT_L ED_B_PU	WF_L ED_B_PU	BT_R F_DIS_B_PU	WF_R F_DIS_B_PU	IN_P W_M7_PU	IN_P W_M6_PU	IN_P W_M5_PU	IN_P W_M4_PU	IN_P W_M3_PU	IN_P W_M2_PU	IN_G PIO54_PU	IN_G PIO53_PU	IN_G PIO52_PU	
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IN_G PIO 51_PU	IN_G PIO 50_PU	IN_G PIO 49_PU	IN_G PIO 48_PU	IN_G PIO 47_PU	IN_G PIO 46_PU	IN_G PIO 45_PU	IN_G PIO 44_PU	UA RT_C TS_PU	UA RT_R TS_PU	UA RT_T X_PU	UA RT_R X_PU	UA RT_D BG_PU	GPI O1_PU	GPI O0_PU	
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
31	IN_ADC6_PU	IN_ADC6_PU	<b>PAD IN_ADC6 pull-up control register</b>  1: pull-up  0: no pull-up
30	IN_ADC5_PU	IN_ADC5_PU	<b>PAD IN_ADC5 pull-up control register</b>  1: pull-up  0: no pull-up
29	IN_ADC4_PU	IN_ADC4_PU	<b>PAD IN_ADC4 pull-up control register</b>  1: pull-up  0: no pull-up
28	BT_LED_B_PU	BT_LED_B_PU	<b>PAD BT_LED_B pull-up control register</b>  1: pull-up  0: no pull-up
27	WF_LED_B_PU	WF_LED_B_PU	<b>PAD WF_LED_B pull-up control register</b>  1: pull-up  0: no pull-up
26	BT_RF_DIS_B_PU	BT_RF_DIS_B_PU	<b>PAD BT_RF_DIS_B pull-up control register</b>  1: pull-up  0: no pull-up
25	WF_RF_DIS_B_PU	WF_RF_DIS_B_PU	<b>PAD WF_RF_DIS_B pull-up control register</b>  1: pull-up  0: no pull-up
24	IN_PWM7_PU	IN_PWM7_PU	<b>PAD IN_PWM7 pull-up control register</b>  1: pull-up  0: no pull-up
23	IN_PWM6_PU	IN_PWM6_PU	<b>PAD IN_PWM6 pull-up control register</b>



Bit(s)	Mnemonic	Name	Description
			1: pull-up 0: no pull-up
22	IN_PWM5_PU	IN_PWM5_PU	<b>PAD IN_PWM5 pull-up control register</b> 1: pull-up 0: no pull-up
21	IN_PWM4_PU	IN_PWM4_PU	<b>PAD IN_PWM4 pull-up control register</b> 1: pull-up 0: no pull-up
20	IN_PWM3_PU	IN_PWM3_PU	<b>PAD IN_PWM3 pull-up control register</b> 1: pull-up 0: no pull-up
19	IN_PWM2_PU	IN_PWM2_PU	<b>PAD IN_PWM2 pull-up control register</b> 1: pull-up 0: no pull-up
18	IN_GPIO54_PU	IN_GPIO54_PU	<b>PAD IN_GPIO54 pull-up control register</b> 1: pull-up 0: no pull-up
17	IN_GPIO53_PU	IN_GPIO53_PU	<b>PAD IN_GPIO53 pull-up control register</b> 1: pull-up 0: no pull-up
16	IN_GPIO52_PU	IN_GPIO52_PU	<b>PAD IN_GPIO52 pull-up control register</b> 1: pull-up 0: no pull-up
15	IN_GPIO51_PU	IN_GPIO51_PU	<b>PAD IN_GPIO51 pull-up control register</b> 1: pull-up 0: no pull-up
14	IN_GPIO50_PU	IN_GPIO50_PU	<b>PAD IN_GPIO50 pull-up control register</b> 1: pull-up 0: no pull-up
13	IN_GPIO49_PU	IN_GPIO49_PU	<b>PAD IN_GPIO49 pull-up control register</b> 1: pull-up

Bit(s)	Mnemonic	Name	Description
			0: no pull-up
12	<b>IN_GPIO48_PU</b>	IN_GPIO48_PU	<b>PAD IN_GPIO48 pull-up control register</b> 1: pull-up
			0: no pull-up
11	<b>IN_GPIO47_PU</b>	IN_GPIO47_PU	<b>PAD IN_GPIO47 pull-up control register</b> 1: pull-up
			0: no pull-up
10	<b>IN_GPIO46_PU</b>	IN_GPIO46_PU	<b>PAD IN_GPIO46 pull-up control register</b> 1: pull-up
			0: no pull-up
9	<b>IN_GPIO45_PU</b>	IN_GPIO45_PU	<b>PAD IN_GPIO45 pull-up control register</b> 1: pull-up
			0: no pull-up
8	<b>IN_GPIO44_PU</b>	IN_GPIO44_PU	<b>PAD IN_GPIO44 pull-up control register</b> 1: pull-up
			0: no pull-up
7	<b>UART_CTS_PU</b>	UART_CTS_PU	<b>PAD UART_CTS pull-up control register</b> 1: pull-up
			0: no pull-up
6	<b>UART_RTS_PU</b>	UART_RTS_PU	<b>PAD UART_RTS pull-up control register</b> 1: pull-up
			0: no pull-up
5	<b>UART_TX_PU</b>	UART_TX_PU	<b>PAD UART_TX pull-up control register</b> 1: pull-up
			0: no pull-up
4	<b>UART_RX_PU</b>	UART_RX_PU	<b>PAD UART_RX pull-up control register</b> 1: pull-up
			0: no pull-up
3	<b>UART_DBG_PU</b>	UART_DBG_PU	<b>PAD UART_DBG pull-up control register</b> 1: pull-up
			0: no pull-up

Bit(s)	Mnemonic	Name	Description
2	<b>GPIO1_PU</b>	GPIO1_PU	<b>PAD GPIO1 pull-up control register</b>  1: pull-up  0: no pull-up
1	<b>GPIO0_PU</b>	GPIO0_PU	<b>PAD GPIO0 pull-up control register</b>  1: pull-up  0: no pull-up

8300B014	GPIO_PU2_SET						PAD Pull-UP SET Control Register 2						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GPIO_PU1_SET															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPIO_PU1_SET															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	<b>GPIO_PU1_SET</b>	GPIO_PU1_SET	<b>Write '1' to SET pull-up. The pull-up PAD is corresponding to GPIO_PU1</b>  Read always return '0'

8300B018	GPIO_PU2_RESET						PAD Pull-UP RESET Control Register 2						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GPIO_PU1_RESET															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPIO_PU1_RESET															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	<b>GPIO_PU1_RESET</b>	GPIO_PU1_RESET	<b>Write '1' to RESET pull-up. The pull-up PAD is</b>

Bit(s)	Mnemonic	Name	Description
<b>corresponding to GPIO_PU1</b>			
Read always return '0'			

8300B020	GPIO_PU3						PAD Pull-UP Control Register 3						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IN_HSPI_N_PU	SIP_D3_PU	SIP_D2_PU	SIP_D1_PU	SIP_D0_PU	SIP_CS_PU	SIP_CK_PU	IN_A15_PU	IN_A14_PU	IN_A13_PU	IN_A12_PU	IN_A11_PU	IN_A10_PU	IN_A9_PU	IN_A8_PU	IN_A7_PU
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	IN_HSPIN_PU	IN_HSPIN_PU	<b>PAD IN_HSPIN pull-up control register</b>  1: pull-up  0: no pull-up
14	SIP_D3_PU	SIP_D3_PU	<b>PAD SIP_D3 pull-up control register</b>  1: pull-up  0: no pull-up
13	SIP_D2_PU	SIP_D2_PU	<b>PAD SIP_D2 pull-up control register</b>  1: pull-up  0: no pull-up
12	SIP_D1_PU	SIP_D1_PU	<b>PAD SIP_D1 pull-up control register</b>  1: pull-up  0: no pull-up
11	SIP_D0_PU	SIP_D0_PU	<b>PAD SIP_D0 pull-up control register</b>  1: pull-up  0: no pull-up
10	SIP_CS_PU	SIP_CS_PU	<b>PAD SIP_CS pull-up control register</b>  1: pull-up

Bit(s)	Mnemonic	Name	Description
9	SIP_CK_PU	SIP_CK_PU	<p>0: no pull-up</p> <p><b>PAD SIP_CK pull-up control register</b></p> <p>1: pull-up</p>
8	IN_ADC15_PU	IN_ADC15_PU	<p>0: no pull-up</p> <p><b>PAD IN_ADC15 pull-up control register</b></p> <p>1: pull-up</p>
7	IN_ADC14_PU	IN_ADC14_PU	<p>0: no pull-up</p> <p><b>PAD IN_ADC14 pull-up control register</b></p> <p>1: pull-up</p>
6	IN_ADC13_PU	IN_ADC13_PU	<p>0: no pull-up</p> <p><b>PAD IN_ADC13 pull-up control register</b></p> <p>1: pull-up</p>
5	IN_ADC12_PU	IN_ADC12_PU	<p>0: no pull-up</p> <p><b>PAD IN_ADC12 pull-up control register</b></p> <p>1: pull-up</p>
4	IN_ADC11_PU	IN_ADC11_PU	<p>0: no pull-up</p> <p><b>PAD IN_ADC11 pull-up control register</b></p> <p>1: pull-up</p>
3	IN_ADC10_PU	IN_ADC10_PU	<p>0: no pull-up</p> <p><b>PAD IN_ADC10 pull-up control register</b></p> <p>1: pull-up</p>
2	IN_ADC9_PU	IN_ADC9_PU	<p>0: no pull-up</p> <p><b>PAD IN_ADC9 pull-up control register</b></p> <p>1: pull-up</p>
1	IN_ADC8_PU	IN_ADC8_PU	<p>0: no pull-up</p> <p><b>PAD IN_ADC8 pull-up control register</b></p> <p>1: pull-up</p>
0	IN_ADC7_PU	IN_ADC7_PU	<p>0: no pull-up</p> <p><b>PAD IN_ADC7 pull-up control register</b></p> <p>1: pull-up</p>

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

8300B024	GPIO_PU3_SET						PAD Pull-UP SET Control Register 3								00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name								GPIO_PU3_SET										
Type								RW										
Reset								0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
8:0	GPIO_PU3_SET	GPIO_PU3_SET	<p><b>Write '1' to SET pull-up. The pull-up PAD is corresponding to GPIO_PU3</b></p> <p>Read always return '0'</p>

8300B028	GPIO_PU3_RESET						PAD Pull-UP RESET Control Register 3								00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name								GPIO_PU3_RESET										
Type								RW										
Reset								0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
8:0	GPIO_PU3_RESET	GPIO_PU3_RESET	<p><b>Write '1' to RESET pull-up. The pull-up PAD is corresponding to GPIO_PU3</b></p> <p>Read always return '0'</p>

8300B030	GPIO_PD1						PAD Pull-DOWN Control Register 1								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						CL K_	WA KE	PE RS	IN _U	IN _G	IN _G	IN _G	IN _G	IN _G	IN _G	IN _G

e						RE Q_ N_ PD	_N P D	T_ N_ PD	AR TO _T XD _P D	PIO 22_ PD	PIO 21_ PD	PIO 20_ P D	PIO 19_ PD	PIO 18_ PD	PIO 17_ PD	PIO 16_ PD
Type						RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IN _G PIO 15_ PD	IN _G PIO 14_ PD	IN _G PIO 13_ PD	IN _G PIO 12_ PD	IN _G PIO 11_ PD	IN _G PIO 10_ PD	IN _G PIO 9_ PD	IN _G PIO 8_ PD	AN TS EL7 _P D	AN TS EL 6_ PD	AN TS EL 5_ PD	AN TS EL 4_ PD	AN TS EL 3_ PD	AN TS EL 2_ PD	AN TS EL1 _P D	AN TS EL 0_ PD
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26	CLK_REQ_N_PD	CLK_REQ_N_PD	<b>PAD CLK_REQ_N pull-down control register</b> 1: pull-down 0: no pull-down
25	WAKE_N_PD	WAKE_N_PD	<b>PAD WAKE_N pull-down control register</b> 1: pull-down 0: no pull-down
24	PERST_N_PD	PERST_N_PD	<b>PAD PERST_N pull-down control register</b> 1: pull-down 0: no pull-down
23	IN_UART0_TXD_PD	IN_UART0_TXD_PD	<b>PAD IN_UART0_TXD pull-down control register</b> 1: pull-down 0: no pull-down
22	IN_GPIO22_PD	IN_GPIO22_PD	<b>PAD IN_GPIO22 pull-down control register</b> 1: pull-down 0: no pull-down
21	IN_GPIO21_PD	IN_GPIO21_PD	<b>PAD IN_GPIO21 pull-down control register</b> 1: pull-down 0: no pull-down
20	IN_GPIO20_PD	IN_GPIO20_PD	<b>PAD IN_GPIO20 pull-down control register</b> 1: pull-down 0: no pull-down

Bit(s)	Mnemonic	Name	Description
19	<b>IN_GPIO19_PD</b>	IN_GPIO19_PD	<b>PAD IN_GPIO19 pull-down control register</b> 1: pull-down 0: no pull-down
18	<b>IN_GPIO18_PD</b>	IN_GPIO18_PD	<b>PAD IN_GPIO18 pull-down control register</b> 1: pull-down 0: no pull-down
17	<b>IN_GPIO17_PD</b>	IN_GPIO17_PD	<b>PAD IN_GPIO17 pull-down control register</b> 1: pull-down 0: no pull-down
16	<b>IN_GPIO16_PD</b>	IN_GPIO16_PD	<b>PAD IN_GPIO16 pull-down control register</b> 1: pull-down 0: no pull-down
15	<b>IN_GPIO15_PD</b>	IN_GPIO15_PD	<b>PAD IN_GPIO15 pull-down control register</b> 1: pull-down 0: no pull-down
14	<b>IN_GPIO14_PD</b>	IN_GPIO14_PD	<b>PAD IN_GPIO14 pull-down control register</b> 1: pull-down 0: no pull-down
13	<b>IN_GPIO13_PD</b>	IN_GPIO13_PD	<b>PAD IN_GPIO13 pull-down control register</b> 1: pull-down 0: no pull-down
12	<b>IN_GPIO12_PD</b>	IN_GPIO12_PD	<b>PAD IN_GPIO12 pull-down control register</b> 1: pull-down 0: no pull-down
11	<b>IN_GPIO11_PD</b>	IN_GPIO11_PD	<b>PAD IN_GPIO11 pull-down control register</b> 1: pull-down 0: no pull-down
10	<b>IN_GPIO10_PD</b>	IN_GPIO10_PD	<b>PAD IN_GPIO10 pull-down control register</b> 1: pull-down 0: no pull-down
9	<b>IN_GPIO9_PD</b>	IN_GPIO9_PD	<b>PAD IN_GPIO9 pull-down control register</b>



Bit(s)	Mnemonic	Name	Description
			1: pull-down 0: no pull-down
8	<b>IN_GPIO8_PD</b>	IN_GPIO8_PD	<b>PAD IN_GPIO8 pull-down control register</b> 1: pull-down 0: no pull-down
7	<b>ANTSEL7_PD</b>	ANTSEL7_PD	<b>PAD ANTSEL7 pull-down control register</b> 1: pull-down 0: no pull-down
6	<b>ANTSEL6_PD</b>	ANTSEL6_PD	<b>PAD ANTSEL6 pull-down control register</b> 1: pull-down 0: no pull-down
5	<b>ANTSEL5_PD</b>	ANTSEL5_PD	<b>PAD ANTSEL5 pull-down control register</b> 1: pull-down 0: no pull-down
4	<b>ANTSEL4_PD</b>	ANTSEL4_PD	<b>PAD ANTSEL4 pull-down control register</b> 1: pull-down 0: no pull-down
3	<b>ANTSEL3_PD</b>	ANTSEL3_PD	<b>PAD ANTSEL3 pull-down control register</b> 1: pull-down 0: no pull-down
2	<b>ANTSEL2_PD</b>	ANTSEL2_PD	<b>PAD ANTSEL2 pull-down control register</b> 1: pull-down 0: no pull-down
1	<b>ANTSEL1_PD</b>	ANTSEL1_PD	<b>PAD ANTSEL1 pull-down control register</b> 1: pull-down 0: no pull-down
0	<b>ANTSELO_PD</b>	ANTSELO_PD	<b>PAD ANTSELO pull-down control register</b> 1: pull-down 0: no pull-down

<b>8300B034</b>	<b>GPIO_PD1_SET</b>	<b>PAD Pull-DOWN SET Control Register</b>	<b>00000000</b>
-----------------	---------------------	---	-----------------

	<b>1</b>															
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GPIO_PD1_SET															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPIO_PD1_SET															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	GPIO_PD1_SET	GPIO_PD1_SET	Write '1' to SET pull-down. The pull-down PAD is corresponding to GPIO_PD1  Read always return '0'

<b>8300B038</b>	<b>GPIO_PD1_RESET</b>	<b>PAD Pull-DOWN RESET Control Register 1</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GPIO_PD1_RESET															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPIO_PD1_RESET															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	GPIO_PD1_RESET	GPIO_PD1_RESET	Write '1' to RESET pull-down. The pull-down PAD is corresponding to GPIO_PD1  Read always return '0'

<b>8300B040</b>	<b>GPIO_PD2</b>	<b>PAD Pull-DOWN Control Register 2</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IN_A DC 6_ PD	IN_A DC 5_ PD	IN_A DC 4_ PD	BT_L ED _B _P D	WF_L ED _B _P D	BT_R F DIS _B _P D	WF_R F DIS _B _P D	IN_P W M7 _P D	IN_P W M6 _P D	IN_P W M5 _P D	IN_P W M4 _P D	IN_P W M3 _P D	IN_P W M2 _P D	IN_G PIO 54_ PD	IN_G PIO 53_ PD	IN_G PIO 52_ PD

<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IN_G PIO 51_ PD	IN_G PIO 50_ PD	IN_G PIO 49_ PD	IN_G PIO 48_ PD	IN_G PIO 47_ PD	IN_G PIO 46_ PD	IN_G PIO 45_ PD	IN_G PIO 44_ PD	UA RT _C TS _P D	UA RT _R TS _P D	UA RT _T X _P D	UA RT _R X _P D	UA RT _D BG _P D	GPI O1 _P D	GPI O0 _P D	
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
31	IN_ADC6_PD	IN_ADC6_PD	<b>PAD IN_ADC6 pull-down control register</b> 1: pull-down 0: no pull-down
30	IN_ADC5_PD	IN_ADC5_PD	<b>PAD IN_ADC5 pull-down control register</b> 1: pull-down 0: no pull-down
29	IN_ADC4_PD	IN_ADC4_PD	<b>PAD IN_ADC4 pull-down control register</b> 1: pull-down 0: no pull-down
28	BT_LED_B_PD	BT_LED_B_PD	<b>PAD BT_LED_B pull-down control register</b> 1: pull-down 0: no pull-down
27	WF_LED_B_PD	WF_LED_B_PD	<b>PAD WF_LED_B pull-down control register</b> 1: pull-down 0: no pull-down
26	BT_RF_DIS_B_PD	BT_RF_DIS_B_PD	<b>PAD BT_RF_DIS_B pull-down control register</b> 1: pull-down 0: no pull-down
25	WF_RF_DIS_B_PD	WF_RF_DIS_B_PD	<b>PAD WF_RF_DIS_B pull-down control register</b> 1: pull-down 0: no pull-down
24	IN_PWM7_PD	IN_PWM7_PD	<b>PAD IN_PWM7 pull-down control register</b> 1: pull-down 0: no pull-down

Bit(s)	Mnemonic	Name	Description
23	<b>IN_PWM6_PD</b>	IN_PWM6_PD	<b>PAD IN_PWM6 pull-down control register</b> 1: pull-down 0: no pull-down
22	<b>IN_PWM5_PD</b>	IN_PWM5_PD	<b>PAD IN_PWM5 pull-down control register</b> 1: pull-down 0: no pull-down
21	<b>IN_PWM4_PD</b>	IN_PWM4_PD	<b>PAD IN_PWM4 pull-down control register</b> 1: pull-down 0: no pull-down
20	<b>IN_PWM3_PD</b>	IN_PWM3_PD	<b>PAD IN_PWM3 pull-down control register</b> 1: pull-down 0: no pull-down
19	<b>IN_PWM2_PD</b>	IN_PWM2_PD	<b>PAD IN_PWM2 pull-down control register</b> 1: pull-down 0: no pull-down
18	<b>IN_GPIO54_PD</b>	IN_GPIO54_PD	<b>PAD IN_GPIO54 pull-down control register</b> 1: pull-down 0: no pull-down
17	<b>IN_GPIO53_PD</b>	IN_GPIO53_PD	<b>PAD IN_GPIO53 pull-down control register</b> 1: pull-down 0: no pull-down
16	<b>IN_GPIO52_PD</b>	IN_GPIO52_PD	<b>PAD IN_GPIO52 pull-down control register</b> 1: pull-down 0: no pull-down
15	<b>IN_GPIO51_PD</b>	IN_GPIO51_PD	<b>PAD IN_GPIO51 pull-down control register</b> 1: pull-down 0: no pull-down
14	<b>IN_GPIO50_PD</b>	IN_GPIO50_PD	<b>PAD IN_GPIO50 pull-down control register</b> 1: pull-down 0: no pull-down
13	<b>IN_GPIO49_PD</b>	IN_GPIO49_PD	<b>PAD IN_GPIO49 pull-down control register</b>

Bit(s)	Mnemonic	Name	Description
			1: pull-down 0: no pull-down
12	<b>IN_GPIO48_PD</b>	IN_GPIO48_PD	<b>PAD IN_GPIO48 pull-down control register</b> 1: pull-down 0: no pull-down
11	<b>IN_GPIO47_PD</b>	IN_GPIO47_PD	<b>PAD IN_GPIO47 pull-down control register</b> 1: pull-down 0: no pull-down
10	<b>IN_GPIO46_PD</b>	IN_GPIO46_PD	<b>PAD IN_GPIO46 pull-down control register</b> 1: pull-down 0: no pull-down
9	<b>IN_GPIO45_PD</b>	IN_GPIO45_PD	<b>PAD IN_GPIO45 pull-down control register</b> 1: pull-down 0: no pull-down
8	<b>IN_GPIO44_PD</b>	IN_GPIO44_PD	<b>PAD IN_GPIO44 pull-down control register</b> 1: pull-down 0: no pull-down
7	<b>UART_CTS_PD</b>	UART_CTS_PD	<b>PAD UART_CTS pull-down control register</b> 1: pull-down 0: no pull-down
6	<b>UART_RTS_PD</b>	UART_RTS_PD	<b>PAD UART_RTS pull-down control register</b> 1: pull-down 0: no pull-down
5	<b>UART_TX_PD</b>	UART_TX_PD	<b>PAD UART_TX pull-down control register</b> 1: pull-down 0: no pull-down
4	<b>UART_RX_PD</b>	UART_RX_PD	<b>PAD UART_RX pull-down control register</b> 1: pull-down 0: no pull-down
3	<b>UART_DBG_PD</b>	UART_DBG_PD	<b>PAD UART_DBG pull-down control register</b> 1: pull-down

Bit(s)	Mnemonic	Name	Description
2	<b>GPIO1_PD</b>	GPIO1_PD	<b>PAD GPIO1 pull-down control register</b> 0: no pull-down 1: pull-down
1	<b>GPIO0_PD</b>	GPIO0_PD	<b>PAD GPIO0 pull-down control register</b> 0: no pull-down 1: pull-down

<b>8300B044</b>	<b>GPIO_PD2_SET</b>						<b>PAD Pull-DOWN SET Control Register 2</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO_PD2_SET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO_PD2_SET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	<b>GPIO_PD2_SET</b>	GPIO_PD2_SET	<b>Write '1' to SET pull-down. The pull-down PAD is corresponding to GPIO_PD2</b>  Read always return '0'

<b>8300B048</b>	<b>GPIO_PD2_RESET</b>						<b>PAD Pull-DOWN RESET Control Register 2</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO_PD2_RESET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO_PD2_RESET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	<b>GPIO_PD2_RESET</b>	GPIO_PD2_RESET	<b>Write '1' to RESET pull-down. The pull-down PAD is corresponding to GPIO_PD2</b>  Read always return '0'

8300B050	GPIO_PD3						PAD Pull-DOWN Control Register 3						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IN_HSPI_N_PD	SIP_D3_PD	SIP_D2_PD	SIP_D1_PD	SIP_D0_PD	SIP_CS_PD	SIP_CK_PD	IN_A15_DC_PD	IN_A14_DC_PD	IN_A13_DC_PD	IN_A12_DC_PD	IN_A11_DC_PD	IN_A10_DC_PD	IN_A9_DC_PD	IN_A8_DC_PD	IN_A7_DC_PD
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	<b>IN_HSPIN_PD</b>	IN_HSPIN_PD	<b>PAD IN_HSPIN pull-down control register</b>  1: pull-down  0: no pull-down
14	<b>SIP_D3_PD</b>	SIP_D3_PD	<b>PAD SIP_D3 pull-down control register</b>  1: pull-down  0: no pull-down
13	<b>SIP_D2_PD</b>	SIP_D2_PD	<b>PAD SIP_D2 pull-down control register</b>  1: pull-down  0: no pull-down
12	<b>SIP_D1_PD</b>	SIP_D1_PD	<b>PAD SIP_D1 pull-down control register</b>  1: pull-down  0: no pull-down
11	<b>SIP_D0_PD</b>	SIP_D0_PD	<b>PAD SIP_D0 pull-down control register</b>  1: pull-down  0: no pull-down
10	<b>SIP_CS_PD</b>	SIP_CS_PD	<b>PAD SIP_CS pull-down control register</b>

Bit(s)	Mnemonic	Name	Description
			1: pull-down 0: no pull-down
9	<b>SIP_CK_PD</b>	SIP_CK_PD	<b>PAD SIP_CK pull-down control register</b> 1: pull-down 0: no pull-down
8	<b>IN_ADC15_PD</b>	IN_ADC15_PD	<b>PAD IN_ADC15 pull-down control register</b> 1: pull-down 0: no pull-down
7	<b>IN_ADC14_PD</b>	IN_ADC14_PD	<b>PAD IN_ADC14 pull-down control register</b> 1: pull-down 0: no pull-down
6	<b>IN_ADC13_PD</b>	IN_ADC13_PD	<b>PAD IN_ADC13 pull-down control register</b> 1: pull-down 0: no pull-down
5	<b>IN_ADC12_PD</b>	IN_ADC12_PD	<b>PAD IN_ADC12 pull-down control register</b> 1: pull-down 0: no pull-down
4	<b>IN_ADC11_PD</b>	IN_ADC11_PD	<b>PAD IN_ADC11 pull-down control register</b> 1: pull-down 0: no pull-down
3	<b>IN_ADC10_PD</b>	IN_ADC10_PD	<b>PAD IN_ADC10 pull-down control register</b> 1: pull-down 0: no pull-down
2	<b>IN_ADC9_PD</b>	IN_ADC9_PD	<b>PAD IN_ADC9 pull-down control register</b> 1: pull-down 0: no pull-down
1	<b>IN_ADC8_PD</b>	IN_ADC8_PD	<b>PAD IN_ADC8 pull-down control register</b> 1: pull-down 0: no pull-down
0	<b>IN_ADC7_PD</b>	IN_ADC7_PD	<b>PAD IN_ADC7 pull-down control register</b> 1: pull-down



Bit(s)	Mnemonic	Name	Description
0: no pull-down			

8300B054	<u>GPIO_PD3_SET</u>						PAD Pull-DOWN SET Control Register 3						00000000					
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>								<b>GPIO_PD3_SET</b>										
<b>Type</b>								RW										
<b>Reset</b>								0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
8:0	<b>GPIO_PD3_SET</b>	GPIO_PD3_SET	<b>Write '1' to SET pull-down. The pull-down PAD is corresponding to GPIO_PD3</b>  Read always return '0'

8300B058	<u>GPIO_PD3_RESET</u>						PAD Pull-DOWN RESET Control Register 3						00000000					
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>								<b>GPIO_PD3_RESET</b>										
<b>Type</b>								RW										
<b>Reset</b>								0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
8:0	<b>GPIO_PD3_RESET</b>	GPIO_PD3_RESET	<b>Write '1' to RESET pull-down. The pull-down PAD is corresponding to GPIO_PD3</b>  Read always return '0'

<b>8300B060</b>	<b>GPIO DOUT1</b>						<b>PAD GPO DATA Output Control Register 1</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GP O_ DO UT 31	GP O_ DO UT 30	GP O_ DO UT 29	GP O_ DO UT 28	GP O_ DO UT 27	GP O_ DO UT 26	GP O_ DO UT 25	GP O_ DO UT 24	GP O_ DO UT 23	GP O_ DO UT 22	GP O_ DO UT 21	GP O_ DO UT 20	GP O_ DO UT 19	GP O_ DO UT 18	GP O_ DO UT 17	GP O_ DO UT 16
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GP O_ DO UT 15	GP O_ DO UT 14	GP O_ DO UT 13	GP O_ DO UT 12	GP O_ DO UT 11	GP O_ DO UT 10	GP O_ DO UT 9	GP O_ DO UT 8	GP O_ DO UT 7	GP O_ DO UT 6	GP O_ DO UT 5	GP O_ DO UT 4	GP O_ DO UT 3	GP O_ DO UT 2	GP O_ DO UT 1	GP O_ DO UT 0
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	<b>GPO_DOUT31</b>	GPO_DOUT31	<b>GPO_DOUT31 output control register</b>  1: output high  0: ouptut low
30	<b>GPO_DOUT30</b>	GPO_DOUT30	<b>GPO_DOUT30 output control register</b>  1: output high  0: ouptut low
29	<b>GPO_DOUT29</b>	GPO_DOUT29	<b>GPO_DOUT29 output control register</b>  1: output high  0: ouptut low
28	<b>GPO_DOUT28</b>	GPO_DOUT28	<b>GPO_DOUT28 output control register</b>  1: output high  0: ouptut low
27	<b>GPO_DOUT27</b>	GPO_DOUT27	<b>GPO_DOUT27 output control register</b>  1: output high  0: ouptut low
26	<b>GPO_DOUT26</b>	GPO_DOUT26	<b>GPO_DOUT26 output control register</b>  1: output high  0: ouptut low
25	<b>GPO_DOUT25</b>	GPO_DOUT25	<b>GPO_DOUT25 output control register</b>  1: output high

Bit(s)	Mnemonic	Name	Description
			0: ouptut low
24	<b>GPO_DOUT24</b>	GPO_DOUT24	<b>GPO_DOUT24 output control register</b> 1: output high 0: ouptut low
23	<b>GPO_DOUT23</b>	GPO_DOUT23	<b>GPO_DOUT23 output control register</b> 1: output high 0: ouptut low
22	<b>GPO_DOUT22</b>	GPO_DOUT22	<b>GPO_DOUT22 output control register</b> 1: output high 0: ouptut low
21	<b>GPO_DOUT21</b>	GPO_DOUT21	<b>GPO_DOUT21 output control register</b> 1: output high 0: ouptut low
20	<b>GPO_DOUT20</b>	GPO_DOUT20	<b>GPO_DOUT20 output control register</b> 1: output high 0: ouptut low
19	<b>GPO_DOUT19</b>	GPO_DOUT19	<b>GPO_DOUT19 output control register</b> 1: output high 0: ouptut low
18	<b>GPO_DOUT18</b>	GPO_DOUT18	<b>GPO_DOUT18 output control register</b> 1: output high 0: ouptut low
17	<b>GPO_DOUT17</b>	GPO_DOUT17	<b>GPO_DOUT17 output control register</b> 1: output high 0: ouptut low
16	<b>GPO_DOUT16</b>	GPO_DOUT16	<b>GPO_DOUT16 output control register</b> 1: output high 0: ouptut low
15	<b>GPO_DOUT15</b>	GPO_DOUT15	<b>GPO_DOUT15 output control register</b> 1: output high 0: ouptut low

Bit(s)	Mnemonic	Name	Description
14	<b>GPO_DOUT14</b>	GPO_DOUT14	<b>GPO_DOUT14 output control register</b>  1: output high  0: ouptut low
13	<b>GPO_DOUT13</b>	GPO_DOUT13	<b>GPO_DOUT13 output control register</b>  1: output high  0: ouptut low
12	<b>GPO_DOUT12</b>	GPO_DOUT12	<b>GPO_DOUT12 output control register</b>  1: output high  0: ouptut low
11	<b>GPO_DOUT11</b>	GPO_DOUT11	<b>GPO_DOUT11 output control register</b>  1: output high  0: ouptut low
10	<b>GPO_DOUT10</b>	GPO_DOUT10	<b>GPO_DOUT10 output control register</b>  1: output high  0: ouptut low
9	<b>GPO_DOUT9</b>	GPO_DOUT9	<b>GPO_DOUT9 output control register</b>  1: output high  0: ouptut low
8	<b>GPO_DOUT8</b>	GPO_DOUT8	<b>GPO_DOUT8 output control register</b>  1: output high  0: ouptut low
7	<b>GPO_DOUT7</b>	GPO_DOUT7	<b>GPO_DOUT7 output control register</b>  1: output high  0: ouptut low
6	<b>GPO_DOUT6</b>	GPO_DOUT6	<b>GPO_DOUT6 output control register</b>  1: output high  0: ouptut low
5	<b>GPO_DOUT5</b>	GPO_DOUT5	<b>GPO_DOUT5 output control register</b>  1: output high  0: ouptut low
4	<b>GPO_DOUT4</b>	GPO_DOUT4	<b>GPO_DOUT4 output control register</b>

Bit(s)	Mnemonic	Name	Description
			1: output high 0: ouptut low
3	<b>GPO_DOUT3</b>	GPO_DOUT3	<b>GPO_DOUT3 output control register</b> 1: output high 0: ouptut low
2	<b>GPO_DOUT2</b>	GPO_DOUT2	<b>GPO_DOUT2 output control register</b> 1: output high 0: ouptut low
1	<b>GPO_DOUT1</b>	GPO_DOUT1	<b>GPO_DOUT1 output control register</b> 1: output high 0: ouptut low
0	<b>GPO_DOUT0</b>	GPO_DOUT0	<b>GPO_DOUT0 output control register</b> 1: output high 0: ouptut low

<b>8300B064</b>	<b><u>GPIO_DOUT1_SET</u></b>						<b>PAD GPO DATA Output Control Set Register 1</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO_DOUT1_SET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO_DOUT1_SET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	<b>GPIO_DOUT1_SET</b>	GPIO_DOUT1_SET	<b>Write '1' to SET GPO output value. The GPO PAD is corresponding to GPIO_DOUT1</b>  Read always return '0'

<b>8300B068</b>	<b><u>GPIO_DOUT1_RESET</u></b>						<b>PAD GPO DATA Output Control Reset Register 1</b>						<b>00000000</b>			
-----------------	--------------------------------	--	--	--	--	--	---	--	--	--	--	--	-----------------	--	--	--

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO_DOUT1_RESET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO_DOUT1_RESET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	<b>GPIO_DOUT1_RESET</b>	GPIO_DOUT1_RESET	<b>Write '1' to RESET GPIO output value. The GPIO PAD is corresponding to GPIO_DOUT1</b>  Read always return '0'

<b>8300B070</b>	<b>GPIO_DOUT2</b>						<b>PAD GPIO DATA Output Control Register 2</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GP O_ DO UT 63	GP O_ DO UT 62	GP O_ DO UT 61	GP O_ DO UT 60	GP O_ DO UT 59	GP O_ DO UT 58	GP O_ DO UT 57	GP O_ DO UT 56	GP O_ DO UT 55	GP O_ DO UT 54	GP O_ DO UT 53	GP O_ DO UT 52	GP O_ DO UT 51	GP O_ DO UT 50	GP O_ DO UT 49	GP O_ DO UT 48
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GP O_ DO UT 47	GP O_ DO UT 46	GP O_ DO UT 45	GP O_ DO UT 44	GP O_ DO UT 43	GP O_ DO UT 42	GP O_ DO UT 41	GP O_ DO UT 40	GP O_ DO UT 39	GP O_ DO UT 38	GP O_ DO UT 37	GP O_ DO UT 36	GP O_ DO UT 35	GP O_ DO UT 34	GP O_ DO UT 33	GP O_ DO UT 32
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	<b>GPO_DOUT63</b>	GPO_DOUT63	<b>GPO_DOUT63 output control register</b>  1: output high 0: output low
30	<b>GPO_DOUT62</b>	GPO_DOUT62	<b>GPO_DOUT62 output control register</b>  1: output high 0: output low
29	<b>GPO_DOUT61</b>	GPO_DOUT61	<b>GPO_DOUT61 output control register</b>

Bit(s)	Mnemonic	Name	Description
			1: output high 0: output low
28	<b>GPO_DOUT60</b>	GPO_DOUT60	<b>GPO_DOUT60 output control register</b> 1: output high 0: output low
27	<b>GPO_DOUT59</b>	GPO_DOUT59	<b>GPO_DOUT59 output control register</b> 1: output high 0: output low
26	<b>GPO_DOUT58</b>	GPO_DOUT58	<b>GPO_DOUT58 output control register</b> 1: output high 0: output low
25	<b>GPO_DOUT57</b>	GPO_DOUT57	<b>GPO_DOUT57 output control register</b> 1: output high 0: output low
24	<b>GPO_DOUT56</b>	GPO_DOUT56	<b>GPO_DOUT56 output control register</b> 1: output high 0: output low
23	<b>GPO_DOUT55</b>	GPO_DOUT55	<b>GPO_DOUT55 output control register</b> 1: output high 0: output low
22	<b>GPO_DOUT54</b>	GPO_DOUT54	<b>GPO_DOUT54 output control register</b> 1: output high 0: output low
21	<b>GPO_DOUT53</b>	GPO_DOUT53	<b>GPO_DOUT53 output control register</b> 1: output high 0: output low
20	<b>GPO_DOUT52</b>	GPO_DOUT52	<b>GPO_DOUT52 output control register</b> 1: output high 0: output low
19	<b>GPO_DOUT51</b>	GPO_DOUT51	<b>GPO_DOUT51 output control register</b> 1: output high

Bit(s)	Mnemonic	Name	Description
			0: ouptut low
18	<b>GPO_DOUT50</b>	GPO_DOUT50	<b>GPO_DOUT50 output control register</b> 1: output high 0: ouptut low
17	<b>GPO_DOUT49</b>	GPO_DOUT49	<b>GPO_DOUT49 output control register</b> 1: output high 0: ouptut low
16	<b>GPO_DOUT48</b>	GPO_DOUT48	<b>GPO_DOUT48 output control register</b> 1: output high 0: ouptut low
15	<b>GPO_DOUT47</b>	GPO_DOUT47	<b>GPO_DOUT47 output control register</b> 1: output high 0: ouptut low
14	<b>GPO_DOUT46</b>	GPO_DOUT46	<b>GPO_DOUT46 output control register</b> 1: output high 0: ouptut low
13	<b>GPO_DOUT45</b>	GPO_DOUT45	<b>GPO_DOUT45 output control register</b> 1: output high 0: ouptut low
12	<b>GPO_DOUT44</b>	GPO_DOUT44	<b>GPO_DOUT44 output control register</b> 1: output high 0: ouptut low
11	<b>GPO_DOUT43</b>	GPO_DOUT43	<b>GPO_DOUT43 output control register</b> 1: output high 0: ouptut low
10	<b>GPO_DOUT42</b>	GPO_DOUT42	<b>GPO_DOUT42 output control register</b> 1: output high 0: ouptut low
9	<b>GPO_DOUT41</b>	GPO_DOUT41	<b>GPO_DOUT41 output control register</b> 1: output high 0: ouptut low



Bit(s)	Mnemonic	Name	Description
8	<b>GPO_DOUT40</b>	GPO_DOUT40	<b>GPO_DOUT40 output control register</b>  1: output high  0: ouptut low
7	<b>GPO_DOUT39</b>	GPO_DOUT39	<b>GPO_DOUT39 output control register</b>  1: output high  0: ouptut low
6	<b>GPO_DOUT38</b>	GPO_DOUT38	<b>GPO_DOUT38 output control register</b>  1: output high  0: ouptut low
5	<b>GPO_DOUT37</b>	GPO_DOUT37	<b>GPO_DOUT37 output control register</b>  1: output high  0: ouptut low
4	<b>GPO_DOUT36</b>	GPO_DOUT36	<b>GPO_DOUT36 output control register</b>  1: output high  0: ouptut low
3	<b>GPO_DOUT35</b>	GPO_DOUT35	<b>GPO_DOUT35 output control register</b>  1: output high  0: ouptut low
2	<b>GPO_DOUT34</b>	GPO_DOUT34	<b>GPO_DOUT34 output control register</b>  1: output high  0: ouptut low
1	<b>GPO_DOUT33</b>	GPO_DOUT33	<b>GPO_DOUT33 output control register</b>  1: output high  0: ouptut low
0	<b>GPO_DOUT32</b>	GPO_DOUT32	<b>GPO_DOUT32 output control register</b>  1: output high  0: ouptut low

<b>8300B074</b>	<b>GPIO_DOUT2_SET</b>						<b>PAD GPO DATA Output Control Set Register 2</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Nam</b>	<b>GPIO_DOUT2_SET</b>															

e																
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO_DOUT2_SET															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	GPIO_DOUT2_SET	GPIO_DOUT2_SET	Write '1' to SET GPO output value. The GPO PAD is corresponding to GPIO_DOUT2  Read always return '0'

<b>8300B078</b>	<b>GPIO_DOUT2 RESET</b>						<b>PAD GPO DATA Output Control Reset Register 2</b>						<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO_DOUT2_RESET															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO_DOUT2_RESET															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	GPIO_DOUT2_RESET	GPIO_DOUT2_RESET	Write '1' to RESET GPO output value. The GPO PAD is corresponding to GPIO_DOUT2  Read always return '0'

<b>8300B080</b>	<b>GPIO_DOUT3</b>						<b>PAD GPO DATA Output Control Register 3</b>						<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							GP O_	GP O_	GP O_	GP O_	GP O_	GP O_	GP O_	GP O_	GP O_	GP O_
							DO	DO	DO	DO	DO	DO	DO	DO	DO	DO

								UT 72	UT 71	UT 70	UT 69	UT 68	UT 67	UT 66	UT 65	UT 64
<b>Type</b>								RW	RW	RW	RW	RW	RW	RW	RW	RW
<b>Reset</b>								0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
8	<b>GPO_DOUT72</b>	GPO_DOUT72	<b>GPO_DOUT72 output control register</b>  1: output high  0: ouptut low
7	<b>GPO_DOUT71</b>	GPO_DOUT71	<b>GPO_DOUT71 output control register</b>  1: output high  0: ouptut low
6	<b>GPO_DOUT70</b>	GPO_DOUT70	<b>GPO_DOUT70 output control register</b>  1: output high  0: ouptut low
5	<b>GPO_DOUT69</b>	GPO_DOUT69	<b>GPO_DOUT69 output control register</b>  1: output high  0: ouptut low
4	<b>GPO_DOUT68</b>	GPO_DOUT68	<b>GPO_DOUT68 output control register</b>  1: output high  0: ouptut low
3	<b>GPO_DOUT67</b>	GPO_DOUT67	<b>GPO_DOUT67 output control register</b>  1: output high  0: ouptut low
2	<b>GPO_DOUT66</b>	GPO_DOUT66	<b>GPO_DOUT66 output control register</b>  1: output high  0: ouptut low
1	<b>GPO_DOUT65</b>	GPO_DOUT65	<b>GPO_DOUT65 output control register</b>  1: output high  0: ouptut low
0	<b>GPO_DOUT64</b>	GPO_DOUT64	<b>GPO_DOUT64 output control register</b>  1: output high  0: ouptut low

<b>8300B084</b>	<b>GPIO_DOUT3_SET</b>						<b>PAD GPO DATA Output Control Set</b>						<b>00000000</b>					
<b>Register 3</b>																		
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>								<b>GPIO_DOUT2_SET</b>										
<b>Type</b>								RW										
<b>Reset</b>								0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
8:0	<b>GPIO_DOUT2_SET</b>	GPIO_DOUT2_SET	<p><b>Write '1' to SET GPO output value. The GPO PAD is corresponding to GPIO_DOUT2</b></p> <p>Read always return '0'</p>

<b>8300B088</b>	<b>GPIO_DOUT3_RESET</b>						<b>PAD GPO DATA Output Control Reset</b>						<b>00000000</b>					
<b>Register 3</b>																		
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>								<b>GPIO_DOUT2_RESET</b>										
<b>Type</b>								RW										
<b>Reset</b>								0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
8:0	<b>GPIO_DOUT2_RESET</b>	GPIO_DOUT2_RESET	<p><b>Write '1' to RESET GPO output value. The GPO PAD is corresponding to GPIO_DOUT2</b></p> <p>Read always return '0'</p>

<b>8300B090</b>	<b>GPIO_OE1</b>						<b>PAD GPO Output Enable Control</b>						<b>00000000</b>			
<b>Register 1</b>																
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO_OE1</b>															

<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO_OE1</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	<b>GPIO_OE1</b>	GPIO_OE1	<p><b>PAD GPO Output Enable</b></p> <p>The GPO PAD is corresponding to GPIO_DOUT1.</p> <p>1:GPO output is Enable</p> <p>0:GPO output is Disable</p>

<b>8300B094</b>	<b><u>GPIO OE1 SET</u></b>	<b>PAD GPO Output Enable Set Control Register 1</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO_OE1_SET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO_OE1_SET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	<b>GPIO_OE1_SET</b>	GPIO_OE1_SET	<p><b>Write '1' to SET GPO output enable. The GPO PAD is corresponding to GPIO_OE1.</b></p> <p>Read always return "0"</p>

<b>8300B098</b>	<b><u>GPIO OE1 RESET</u></b>	<b>PAD GPO Output Enable Reset Control Register 1</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO_OE1_RESET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO_OE1_RESET</b>															

e																
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	<b>GPIO_OE1_RESET</b>	GPIO_OE1_RESET	<p><b>Write '1' to RESET GPO output enable. The GPO PAD is corresponding to GPIO_OE1.</b></p> <p>Read always return "0"</p>

<b>8300B0A0</b>	<b>GPIO_OE2</b>						<b>PAD GPO Output Enable Control Register 2</b>										<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	GPIO_OE2																	
<b>Type</b>	RW																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	GPIO_OE2																	
<b>Type</b>	RW																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
31:0	<b>GPIO_OE2</b>	GPIO_OE2	<p><b>PAD GPO Output Enable</b></p> <p>The GPO PAD is corresponding to GPIO_DOUT2.</p> <p>1:GPO output is Enable</p> <p>0:GPO output is Disable</p>

<b>8300B0A4</b>	<b>GPIO_OE2_SET</b>						<b>PAD GPO Output Enable Set Control Register2</b>										<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	GPIO_OE2_SET																	
<b>Type</b>	RW																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	GPIO_OE2_SET																	
<b>Type</b>	RW																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
31:0	<b>GPIO_OE2_SET</b>	GPIO_OE2_SET	<b>Write '1' to SET GPO output enable. The GPO PAD is corresponding to GPIO_OE2.</b>  Read always return "0"

<b>8300B0A8</b>	<b>GPIO OE2 RESET</b>						<b>PAD GPO Output Enable Reset Control Register 2</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO_OE2_RESET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO_OE2_RESET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	<b>GPIO_OE2_RESET</b>	GPIO_OE2_RESET	<b>Write '1' to RESET GPO output enable. The GPO PAD is corresponding to GPIO_OE2.</b>  Read always return "0"

<b>8300B0B0</b>	<b>GPIO OE3</b>						<b>PAD GPO Output Enable Control Register 2</b>						<b>00000000</b>					
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>								<b>GPIO_OE3</b>										
<b>Type</b>								RW										
<b>Reset</b>								0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
8:0	<b>GPIO_OE3</b>	GPIO_OE3	<b>PAD GPO Output Enable</b>  The GPO PAD is corresponding to GPIO_DOUT3.  1:GPO output is Enable

Bit(s)	Mnemonic	Name	Description
			0:GPO outupt is Disable

8300B0B4	<u>GPIO OE3 SET</u>						<u>PAD GPO Output Enable Set Control Register2</u>						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO_OE3_SET</b>															
<b>Type</b>	RW															
<b>Reset</b>								0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
8:0	<b>GPIO_OE3_SET</b>	GPIO_OE3_SET	<b>Write '1' to SET GPO output enable. The GPO PAD is corresponding to GPIO_OE3.</b>  Read always return "0"

8300B0B8	<u>GPIO OE3 RESET</u>						<u>PAD GPO Output Enable Reset Control Register 2</u>						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO_OE3_RESET</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	<b>GPIO_OE3_RESET</b>	GPIO_OE3_RESET	<b>Write '1' to RESET GPO output enable. The GPO PAD is corresponding to GPIO_OE3.</b>  Read always return "0"



8300B0C0		GPIO_DIN1					PAD GPI Input Data Control Register 1							00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GP O_ DI N31	GP O_ DI N30	GP O_ DI N29	GP O_ DI N28	GP O_ DI N27	GP O_ DI N26	GP O_ DI N25	GP O_ DI N24	GP O_ DI N23	GP O_ DI N22	GP O_ DI N21	GP O_ DI N20	GP O_ DI N19	GP O_ DI N18	GP O_ DI N17	GP O_ DI N16
<b>Type</b>	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GP O_ DI N15	GP O_ DI N14	GP O_ DI N13	GP O_ DI N12	GP O_ DI N11	GP O_ DI N10	GP O_ DI N9	GP O_ DI N8	GP O_ DI N7	GP O_ DI N6	GP O_ DI N5	GP O_ DI N4	GP O_ DI N3	GP O_ DI N2	GP O_ DI N1	GP O_ DI N0
<b>Type</b>	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	<b>GPO_DIN31</b>	GPO_DIN31	<b>GPO_DIN31 from PAD SDIO_DAT1</b>  1: input High 0: input Low
30	<b>GPO_DIN30</b>	GPO_DIN30	<b>GPO_DIN30 from PAD SDIO_DAT2</b>  1: input High 0: input Low
29	<b>GPO_DIN29</b>	GPO_DIN29	<b>GPO_DIN29 from PAD SDIO_DAT3</b>  1: input High 0: input Low
28	<b>GPO_DIN28</b>	GPO_DIN28	<b>GPO_DIN28 from PAD SDIO_CMD</b>  1: input High 0: input Low
27	<b>GPO_DIN27</b>	GPO_DIN27	<b>GPO_DIN27 from PAD SDIO_CLK</b>  1: input High 0: input Low
26	<b>GPO_DIN26</b>	GPO_DIN26	<b>GPO_DIN26 from PAD CLK_REQ_N</b>  1: input High 0: input Low
25	<b>GPO_DIN25</b>	GPO_DIN25	<b>GPO_DIN25 from PAD WAKE_N</b>  1: input High

Bit(s)	Mnemonic	Name	Description
			0: input Low
24	<b>GPO_DIN24</b>	GPO_DIN24	<b>GPO_DIN24 from PAD PERST_N</b> 1: input High 0: input Low
23	<b>GPO_DIN23</b>	GPO_DIN23	<b>GPO_DIN23 from PAD IN_UART0_TXD</b> 1: input High 0: input Low
22	<b>GPO_DIN22</b>	GPO_DIN22	<b>GPO_DIN22 from PAD IN_GPIO22</b> 1: input High 0: input Low
21	<b>GPO_DIN21</b>	GPO_DIN21	<b>GPO_DIN21 from PAD IN_GPIO21</b> 1: input High 0: input Low
20	<b>GPO_DIN20</b>	GPO_DIN20	<b>GPO_DIN20 from PAD IN_GPIO20</b> 1: input High 0: input Low
19	<b>GPO_DIN19</b>	GPO_DIN19	<b>GPO_DIN19 from PAD IN_GPIO19</b> 1: input High 0: input Low
18	<b>GPO_DIN18</b>	GPO_DIN18	<b>GPO_DIN18 from PAD IN_GPIO18</b> 1: input High 0: input Low
17	<b>GPO_DIN17</b>	GPO_DIN17	<b>GPO_DIN17 from PAD IN_GPIO17</b> 1: input High 0: input Low
16	<b>GPO_DIN16</b>	GPO_DIN16	<b>GPO_DIN16 from PAD IN_GPIO16</b> 1: input High 0: input Low
15	<b>GPO_DIN15</b>	GPO_DIN15	<b>GPO_DIN15 from PAD IN_GPIO15</b> 1: input High 0: input Low

Bit(s)	Mnemonic	Name	Description
14	<b>GPO_DIN14</b>	GPO_DIN14	<b>GPO_DIN14 from PAD IN_GPIO14</b>  1: input High 0: input Low
13	<b>GPO_DIN13</b>	GPO_DIN13	<b>GPO_DIN13 from PAD IN_GPIO13</b>  1: input High 0: input Low
12	<b>GPO_DIN12</b>	GPO_DIN12	<b>GPO_DIN12 from PAD IN_GPIO12</b>  1: input High 0: input Low
11	<b>GPO_DIN11</b>	GPO_DIN11	<b>GPO_DIN11 from PAD IN_GPIO11</b>  1: input High 0: input Low
10	<b>GPO_DIN10</b>	GPO_DIN10	<b>GPO_DIN10 from PAD IN_GPIO10</b>  1: input High 0: input Low
9	<b>GPO_DIN9</b>	GPO_DIN9	<b>GPO_DIN9 from PAD IN_GPIO9</b>  1: input High 0: input Low
8	<b>GPO_DIN8</b>	GPO_DIN8	<b>GPO_DIN8 from PAD IN_GPIO8</b>  1: input High 0: input Low
7	<b>GPO_DIN7</b>	GPO_DIN7	<b>GPO_DIN7 from PAD ANTSEL7</b>  1: input High 0: input Low
6	<b>GPO_DIN6</b>	GPO_DIN6	<b>GPO_DIN6 from PAD ANTSEL6</b>  1: input High 0: input Low
5	<b>GPO_DIN5</b>	GPO_DIN5	<b>GPO_DIN5 from PAD ANTSEL5</b>  1: input High 0: input Low
4	<b>GPO_DIN4</b>	GPO_DIN4	<b>GPO_DIN4 from PAD ANTSEL4</b>

Bit(s)	Mnemonic	Name	Description
			1: input High 0: input Low
3	<b>GPO_DIN3</b>	GPO_DIN3	<b>GPO_DIN3 from PAD ANTSEL3</b> 1: input High 0: input Low
2	<b>GPO_DIN2</b>	GPO_DIN2	<b>GPO_DIN2 from PAD ANTSEL2</b> 1: input High 0: input Low
1	<b>GPO_DIN1</b>	GPO_DIN1	<b>GPO_DIN1 from PAD ANTSEL1</b> 1: input High 0: input Low
0	<b>GPO_DIN0</b>	GPO_DIN0	<b>GPO_DIN0 from PAD ANTSEL0</b> 1: input High 0: input Low

8300B0C4		GPIO_DIN2					PAD GPI Input Data Control Register 2								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GP O_ DI N6 3	GP O_ DI N6 2	GP O_ DI N6 1	GP O_ DI N6 0	GP O_ DI N5 9	GP O_ DI N5 8	GP O_ DI N5 7	GP O_ DI N5 6	GP O_ DI N5 5	GP O_ DI N5 4	GP O_ DI N5 3	GP O_ DI N5 2	GP O_ DI N51	GP O_ DI N5 0	GP O_ DI N4 9	GP O_ DI N4 8
<b>Type</b>	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GP O_ DI N4 7	GP O_ DI N4 6	GP O_ DI N4 5	GP O_ DI N4 4	GP O_ DI N4 3	GP O_ DI N4 2	GP O_ DI N4 1	GP O_ DI N4 0	GP O_ DI N3 9	GP O_ DI N3 8	GP O_ DI N3 7	GP O_ DI N3 6	GP O_ DI N3 5	GP O_ DI N3 4	GP O_ DI N3 3	GP O_ DI N3 2
<b>Type</b>	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	<b>GPO_DIN63</b>	GPO_DIN63	<b>GPO_DIN63 from PAD IN_ADC6</b> 1: input High 0: input Low
30	<b>GPO_DIN62</b>	GPO_DIN62	<b>GPO_DIN62 from PAD IN_ADC5</b>

Bit(s)	Mnemonic	Name	Description
			1: input High 0: input Low
29	<b>GPO_DIN61</b>	GPO_DIN61	<b>GPO_DIN61 from PAD IN_ADC4</b> 1: input High 0: input Low
28	<b>GPO_DIN60</b>	GPO_DIN60	<b>GPO_DIN60 from PAD BT_LED_B</b> 1: input High 0: input Low
27	<b>GPO_DIN59</b>	GPO_DIN59	<b>GPO_DIN59 from PAD WF_LED_B</b> 1: input High 0: input Low
26	<b>GPO_DIN58</b>	GPO_DIN58	<b>GPO_DIN58 from PAD BT_RF_DIS_B</b> 1: input High 0: input Low
25	<b>GPO_DIN57</b>	GPO_DIN57	<b>GPO_DIN57 from PAD WF_RF_DIS_B</b> 1: input High 0: input Low
24	<b>GPO_DIN56</b>	GPO_DIN56	<b>GPO_DIN56 from PAD IN_PWM7</b> 1: input High 0: input Low
23	<b>GPO_DIN55</b>	GPO_DIN55	<b>GPO_DIN55 from PAD IN_PWM6</b> 1: input High 0: input Low
22	<b>GPO_DIN54</b>	GPO_DIN54	<b>GPO_DIN54 from PAD IN_PWM5</b> 1: input High 0: input Low
21	<b>GPO_DIN53</b>	GPO_DIN53	<b>GPO_DIN53 from PAD IN_PWM4</b> 1: input High 0: input Low
20	<b>GPO_DIN52</b>	GPO_DIN52	<b>GPO_DIN52 from PAD IN_PWM3</b> 1: input High

Bit(s)	Mnemonic	Name	Description
19	<b>GPO_DIN51</b>	GPO_DIN51	<b>GPO_DIN51 from PAD IN_PWM2</b> 0: input Low 1: input High
18	<b>GPO_DIN50</b>	GPO_DIN50	<b>GPO_DIN50 from PAD IN_GPIO54</b> 0: input Low 1: input High
17	<b>GPO_DIN49</b>	GPO_DIN49	<b>GPO_DIN49 from PAD IN_GPIO53</b> 0: input Low 1: input High
16	<b>GPO_DIN48</b>	GPO_DIN48	<b>GPO_DIN48 from PAD IN_GPIO52</b> 0: input Low 1: input High
15	<b>GPO_DIN47</b>	GPO_DIN47	<b>GPO_DIN47 from PAD IN_GPIO51</b> 0: input Low 1: input High
14	<b>GPO_DIN46</b>	GPO_DIN46	<b>GPO_DIN46 from PAD IN_GPIO50</b> 0: input Low 1: input High
13	<b>GPO_DIN45</b>	GPO_DIN45	<b>GPO_DIN45 from PAD IN_GPIO49</b> 0: input Low 1: input High
12	<b>GPO_DIN44</b>	GPO_DIN44	<b>GPO_DIN44 from PAD IN_GPIO48</b> 0: input Low 1: input High
11	<b>GPO_DIN43</b>	GPO_DIN43	<b>GPO_DIN43 from PAD IN_GPIO47</b> 0: input Low 1: input High
10	<b>GPO_DIN42</b>	GPO_DIN42	<b>GPO_DIN42 from PAD IN_GPIO46</b> 0: input Low 1: input High

Bit(s)	Mnemonic	Name	Description
9	<b>GPO_DIN41</b>	GPO_DIN41	<b>GPO_DIN41 from PAD IN_GPIO45</b>  1: input High 0: input Low
8	<b>GPO_DIN40</b>	GPO_DIN40	<b>GPO_DIN40 from PAD IN_GPIO44</b>  1: input High 0: input Low
7	<b>GPO_DIN39</b>	GPO_DIN39	<b>GPO_DIN39 from PAD UART_CTS</b>  1: input High 0: input Low
6	<b>GPO_DIN38</b>	GPO_DIN38	<b>GPO_DIN38 from PAD UART_RTS</b>  1: input High 0: input Low
5	<b>GPO_DIN37</b>	GPO_DIN37	<b>GPO_DIN37 from PAD UART_TX</b>  1: input High 0: input Low
4	<b>GPO_DIN36</b>	GPO_DIN36	<b>GPO_DIN36 from PAD UART_RX</b>  1: input High 0: input Low
3	<b>GPO_DIN35</b>	GPO_DIN35	<b>GPO_DIN35 from PAD UART_DBG</b>  1: input High 0: input Low
2	<b>GPO_DIN34</b>	GPO_DIN34	<b>GPO_DIN34 from PAD GPIO1</b>  1: input High 0: input Low
1	<b>GPO_DIN33</b>	GPO_DIN33	<b>GPO_DIN33 from PAD GPIO0</b>  1: input High 0: input Low
0	<b>GPO_DIN32</b>	GPO_DIN32	<b>GPO_DIN32 from PAD SDIO_DAT0</b>  1: input High 0: input Low

8300B0C8		GPIO_DIN3					PAD GPI Input Data Control Register 3							00000000		
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>								<b>GP O_ DI N7 2</b>	<b>GP O_ DI N71</b>	<b>GP O_ DI N7 0</b>	<b>GP O_ DI N6 9</b>	<b>GP O_ DI N6 8</b>	<b>GP O_ DI N6 7</b>	<b>GP O_ DI N6 6</b>	<b>GP O_ DI N6 5</b>	<b>GP O_ DI N6 4</b>
<b>Type</b>								RO	RO	RO	RO	RO	RO	RO	RO	RO
<b>Reset</b>								0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
8	<b>GPO_DIN72</b>	GPO_DIN72	<b>GPO_DIN72 from PAD IN_ADC15</b>  1: input High 0: input Low
7	<b>GPO_DIN71</b>	GPO_DIN71	<b>GPO_DIN71 from PAD IN_ADC14</b>  1: input High 0: input Low
6	<b>GPO_DIN70</b>	GPO_DIN70	<b>GPO_DIN70 from PAD IN_ADC13</b>  1: input High 0: input Low
5	<b>GPO_DIN69</b>	GPO_DIN69	<b>GPO_DIN69 from PAD IN_ADC12</b>  1: input High 0: input Low
4	<b>GPO_DIN68</b>	GPO_DIN68	<b>GPO_DIN68 from PAD IN_ADC11</b>  1: input High 0: input Low
3	<b>GPO_DIN67</b>	GPO_DIN67	<b>GPO_DIN67 from PAD IN_ADC10</b>  1: input High 0: input Low
2	<b>GPO_DIN66</b>	GPO_DIN66	<b>GPO_DIN66 from PAD IN_ADC9</b>  1: input High 0: input Low



Bit(s)	Mnemonic	Name	Description
1	<b>GPO_DIN65</b>	GPO_DIN65	<b>GPO_DIN65 from PAD IN_ADC8</b>  1: input High 0: input Low
0	<b>GPO_DIN64</b>	GPO_DIN64	<b>GPO_DIN64 from PAD IN_ADC7</b>  1: input High 0: input Low

8300B0D0		PADDRV1					PAD Driving Control Register1										00000000	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	IN_GPIO15_DRV	IN_GPIO14_DRV	IN_GPIO13_DRV	IN_GPIO12_DRV	IN_GPIO11_DRV	IN_GPIO10_DRV	IN_GPIO9_DRV	IN_GPIO8_DRV	IN_GPIO7_DRV	IN_GPIO6_DRV	IN_GPIO5_DRV	IN_GPIO4_DRV	IN_GPIO3_DRV	IN_GPIO2_DRV	IN_GPIO1_DRV	IN_GPIO0_DRV		
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW		
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	ANTSEL7_DRV	ANTSEL6_DRV	ANTSEL5_DRV	ANTSEL4_DRV	ANTSEL3_DRV	ANTSEL2_DRV	ANTSEL1_DRV	ANTSEL0_DRV	ANTSEL7_DRV	ANTSEL6_DRV	ANTSEL5_DRV	ANTSEL4_DRV	ANTSEL3_DRV	ANTSEL2_DRV	ANTSEL1_DRV	ANTSEL0_DRV		
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW		
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
31:30	<b>IN_GPIO15_DRV</b>	IN_GPIO15_DRV	<b>IN_GPIO15 driving setting</b>  The same as ANTSEL0_DRV
29:28	<b>IN_GPIO14_DRV</b>	IN_GPIO14_DRV	<b>IN_GPIO14 driving setting</b>  The same as ANTSEL0_DRV
27:26	<b>IN_GPIO13_DRV</b>	IN_GPIO13_DRV	<b>IN_GPIO13 driving setting</b>  The same as ANTSEL0_DRV
25:24	<b>IN_GPIO12_DRV</b>	IN_GPIO12_DRV	<b>IN_GPIO12 driving setting</b>  The same as ANTSEL0_DRV
23:22	<b>IN_GPIO11_DRV</b>	IN_GPIO11_DRV	<b>IN_GPIO11 driving setting</b>  The same as ANTSEL0_DRV
21:20	<b>IN_GPIO10_DRV</b>	IN_GPIO10_DRV	<b>IN_GPIO10 driving setting</b>  The same as ANTSEL0_DRV
19:18	<b>IN_GPIO9_DRV</b>	IN_GPIO9_DRV	<b>IN_GPIO9 driving setting</b>  The same as ANTSEL0_DRV

Bit(s)	Mnemonic	Name	Description
17:16	IN_GPIO8_DRV	IN_GPIO8_DRV	<b>IN_GPIO8 driving setting</b>  The same as ANTSELO_DRV
15:14	ANTSEL7_DRV	ANTSEL7_DRV	<b>ANTSEL7 driving setting</b>  The same as ANTSELO_DRV
13:12	ANTSEL6_DRV	ANTSEL6_DRV	<b>ANTSEL6 driving setting</b>  The same as ANTSELO_DRV
11:10	ANTSEL5_DRV	ANTSEL5_DRV	<b>ANTSEL5 driving setting</b>  The same as ANTSELO_DRV
9:8	ANTSEL4_DRV	ANTSEL4_DRV	<b>ANTSEL4 driving setting</b>  The same as ANTSELO_DRV
7:6	ANTSEL3_DRV	ANTSEL3_DRV	<b>ANTSEL3 driving setting</b>  The same as ANTSELO_DRV
5:4	ANTSEL2_DRV	ANTSEL2_DRV	<b>ANTSEL2 driving setting</b>  The same as ANTSELO_DRV
3:2	ANTSEL1_DRV	ANTSEL1_DRV	<b>ANTSEL1 driving setting</b>  The same as ANTSELO_DRV
1:0	ANTSELO_DRV	ANTSELO_DRV	<b>ANTSELO driving setting</b>  00:4mA  01:8mA  10:12mA  11:16mA

8300B0D4		PADDRV2				PAD Driving Control Register2								00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>											CLK_REQ_N_DRV		WAKE_N_DRV		PERST_N_DRV	
<b>Type</b>											RW		RW		RW	
<b>Reset</b>											0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IN_UART0_TXD_DRV		IN_GPIO22_DRV		IN_GPIO21_DRV		IN_GPIO20_DRV		IN_GPIO19_DRV		IN_GPIO18_DRV		IN_GPIO17_DRV		IN_GPIO16_DRV	
<b>Type</b>	RW		RW		RW		RW		RW		RW		RW		RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
21:20	<b>CLK_REQ_N_DRV</b>	CLK_REQ_N_DRV	<b>CLK_REQ_N driving setting</b>  The same as ANTSELO_DRV
19:18	<b>WAKE_N_DRV</b>	WAKE_N_DRV	<b>WAKE_N driving setting</b>  The same as ANTSELO_DRV
17:16	<b>PERST_N_DRV</b>	PERST_N_DRV	<b>PERST_N driving setting</b>  The same as ANTSELO_DRV
15:14	<b>IN_UART0_TXD_DRV</b>	IN_UART0_TXD_DRV	<b>IN_UART0_TXD driving setting</b>  The same as ANTSELO_DRV
13:12	<b>IN_GPIO22_DRV</b>	IN_GPIO22_DRV	<b>IN_GPIO22 driving setting</b>  The same as ANTSELO_DRV
11:10	<b>IN_GPIO21_DRV</b>	IN_GPIO21_DRV	<b>IN_GPIO21 driving setting</b>  The same as ANTSELO_DRV
9:8	<b>IN_GPIO20_DRV</b>	IN_GPIO20_DRV	<b>IN_GPIO20 driving setting</b>  The same as ANTSELO_DRV
7:6	<b>IN_GPIO19_DRV</b>	IN_GPIO19_DRV	<b>IN_GPIO19 driving setting</b>  The same as ANTSELO_DRV
5:4	<b>IN_GPIO18_DRV</b>	IN_GPIO18_DRV	<b>IN_GPIO18 driving setting</b>  The same as ANTSELO_DRV
3:2	<b>IN_GPIO17_DRV</b>	IN_GPIO17_DRV	<b>IN_GPIO17 driving setting</b>  The same as ANTSELO_DRV
1:0	<b>IN_GPIO16_DRV</b>	IN_GPIO16_DRV	<b>IN_GPIO16 driving setting</b>  The same as ANTSELO_DRV

8300B0D8		PADDRV3				PAD Driving Control Register3								00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IN_GPIO51_DRV		IN_GPIO50_DRV		IN_GPIO49_DRV		IN_GPIO48_DRV		IN_GPIO47_DRV		IN_GPIO46_DRV		IN_GPIO45_DRV		IN_GPIO44_DRV	
<b>Type</b>	RW		RW		RW		RW		RW		RW		RW		RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	UART_CTS_DRV		UART_RTS_DRV		UART_TX_DRV		UART_RX_DRV		UART_DBG_DRV		GPIO1_DRV		GPIO0_DRV			
<b>Type</b>	RW		RW		RW		RW		RW		RW		RW			
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
31:30	<b>IN_GPIO51_DRV</b>	IN_GPIO51_DRV	<b>IN_GPIO51 driving setting</b> The same as ANTSELO_DRV
29:28	<b>IN_GPIO50_DRV</b>	IN_GPIO50_DRV	<b>IN_GPIO50 driving setting</b> The same as ANTSELO_DRV
27:26	<b>IN_GPIO49_DRV</b>	IN_GPIO49_DRV	<b>IN_GPIO49 driving setting</b> The same as ANTSELO_DRV
25:24	<b>IN_GPIO48_DRV</b>	IN_GPIO48_DRV	<b>IN_GPIO48 driving setting</b> The same as ANTSELO_DRV
23:22	<b>IN_GPIO47_DRV</b>	IN_GPIO47_DRV	<b>IN_GPIO47 driving setting</b> The same as ANTSELO_DRV
21:20	<b>IN_GPIO46_DRV</b>	IN_GPIO46_DRV	<b>IN_GPIO46 driving setting</b> The same as ANTSELO_DRV
19:18	<b>IN_GPIO45_DRV</b>	IN_GPIO45_DRV	<b>IN_GPIO45 driving setting</b> The same as ANTSELO_DRV
17:16	<b>IN_GPIO44_DRV</b>	IN_GPIO44_DRV	<b>IN_GPIO44 driving setting</b> The same as ANTSELO_DRV
15:14	<b>UART_CTS_DRV</b>	UART_CTS_DRV	<b>UART_CTS driving setting</b> The same as ANTSELO_DRV
13:12	<b>UART_RTS_DRV</b>	UART_RTS_DRV	<b>UART_RTS driving setting</b> The same as ANTSELO_DRV
11:10	<b>UART_TX_DRV</b>	UART_TX_DRV	<b>UART_TX driving setting</b> The same as ANTSELO_DRV
9:8	<b>UART_RX_DRV</b>	UART_RX_DRV	<b>UART_RX driving setting</b> The same as ANTSELO_DRV
7:6	<b>UART_DBG_DRV</b>	UART_DBG_DRV	<b>UART_DBG driving setting</b> The same as ANTSELO_DRV
5:4	<b>GPIO1_DRV</b>	GPIO1_DRV	<b>GPIO1 driving setting</b> The same as ANTSELO_DRV
3:2	<b>GPIO0_DRV</b>	GPIO0_DRV	<b>GPIO0 driving setting</b> The same as ANTSELO_DRV

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

8300B0DC		PADDRV4					PAD Driving Control Register4						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IN_ADC6_DRV		IN_ADC5_DRV		IN_ADC4_DRV		BT_LED_B_DRV		WF_LED_B_DRV		BT_RF_DIS_B_DRV		WF_RF_DIS_B_DRV		IN_PWM7_DRV	
<b>Type</b>	RW		RW		RW		RW		RW		RW		RW		RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IN_PWM6_DRV		IN_PWM5_DRV		IN_PWM4_DRV		IN_PWM3_DRV		IN_PWM2_DRV		IN_GPIO54_DRV		IN_GPIO53_DRV		IN_GPIO52_DRV	
<b>Type</b>	RW		RW		RW		RW		RW		RW		RW		RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:30	IN_ADC6_DRV	IN_ADC6_DRV	<b>IN_ADC6 driving setting</b> The same as ANTSELO_DRV
29:28	IN_ADC5_DRV	IN_ADC5_DRV	<b>IN_ADC5 driving setting</b> The same as ANTSELO_DRV
27:26	IN_ADC4_DRV	IN_ADC4_DRV	<b>IN_ADC4 driving setting</b> The same as ANTSELO_DRV
25:24	BT_LED_B_DRV	BT_LED_B_DRV	<b>BT_LED_B driving setting</b> The same as ANTSELO_DRV
23:22	WF_LED_B_DRV	WF_LED_B_DRV	<b>WF_LED_B driving setting</b> The same as ANTSELO_DRV
21:20	BT_RF_DIS_B_DRV	BT_RF_DIS_B_DRV	<b>BT_RF_DIS_B driving setting</b> The same as ANTSELO_DRV
19:18	WF_RF_DIS_B_DRV	WF_RF_DIS_B_DRV	<b>WF_RF_DIS_B driving setting</b> The same as ANTSELO_DRV
17:16	IN_PWM7_DRV	IN_PWM7_DRV	<b>IN_PWM7 driving setting</b> The same as ANTSELO_DRV
15:14	IN_PWM6_DRV	IN_PWM6_DRV	<b>IN_PWM6 driving setting</b> The same as ANTSELO_DRV
13:12	IN_PWM5_DRV	IN_PWM5_DRV	<b>IN_PWM5 driving setting</b> The same as ANTSELO_DRV

Bit(s)	Mnemonic	Name	Description
11:10	<b>IN_PWM4_DRV</b>	IN_PWM4_DRV	<b>IN_PWM4 driving setting</b> The same as ANTSELO_DRV
9:8	<b>IN_PWM3_DRV</b>	IN_PWM3_DRV	<b>IN_PWM3 driving setting</b> The same as ANTSELO_DRV
7:6	<b>IN_PWM2_DRV</b>	IN_PWM2_DRV	<b>IN_PWM2 driving setting</b> The same as ANTSELO_DRV
5:4	<b>IN_GPIO54_DRV</b>	IN_GPIO54_DRV	<b>IN_GPIO54 driving setting</b> The same as ANTSELO_DRV
3:2	<b>IN_GPIO53_DRV</b>	IN_GPIO53_DRV	<b>IN_GPIO53 driving setting</b> The same as ANTSELO_DRV
1:0	<b>IN_GPIO52_DRV</b>	IN_GPIO52_DRV	<b>IN_GPIO52 driving setting</b> The same as ANTSELO_DRV

8300B0E0		PADDRV5					PAD Driving Control Register5						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>IN_HSPI_N_DRV</b>		<b>SIP_D3_DRV</b>		<b>SIP_D2_DRV</b>		<b>SIP_D1_DRV</b>		<b>SIP_D0_DRV</b>		<b>SIP_CS_DRV</b>		<b>SIP_CK_DRV</b>		<b>IN_ADC15_DRV</b>	
<b>Type</b>	RW		RW		RW		RW		RW		RW		RW		RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>IN_ADC14_DRV</b>		<b>IN_ADC13_DRV</b>		<b>IN_ADC12_DRV</b>		<b>IN_ADC11_DRV</b>		<b>IN_ADC10_DRV</b>		<b>IN_ADC9_DRV</b>		<b>IN_ADC8_DRV</b>		<b>IN_ADC7_DRV</b>	
<b>Type</b>	RW		RW		RW		RW		RW		RW		RW		RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:30	<b>IN_HSPIN_DRV</b>	IN_HSPIN_DRV	<b>IN_HSPIN driving setting</b> The same as ANTSELO_DRV
29:28	<b>SIP_D3_DRV</b>	SIP_D3_DRV	<b>SIP_D3 driving setting</b> The same as ANTSELO_DRV
27:26	<b>SIP_D2_DRV</b>	SIP_D2_DRV	<b>SIP_D2 driving setting</b> The same as ANTSELO_DRV
25:24	<b>SIP_D1_DRV</b>	SIP_D1_DRV	<b>SIP_D1 driving setting</b> The same as ANTSELO_DRV

Bit(s)	Mnemonic	Name	Description
23:22	<b>SIP_D0_DRV</b>	SIP_D0_DRV	<b>SIP_D0 driving setting</b> The same as ANTSELO_DRV
21:20	<b>SIP_CS_DRV</b>	SIP_CS_DRV	<b>SIP_CS driving setting</b> The same as ANTSELO_DRV
19:18	<b>SIP_CK_DRV</b>	SIP_CK_DRV	<b>SIP_CK driving setting</b> The same as ANTSELO_DRV
17:16	<b>IN_ADC15_DRV</b>	IN_ADC15_DRV	<b>IN_ADC15 driving setting</b> The same as ANTSELO_DRV
15:14	<b>IN_ADC14_DRV</b>	IN_ADC14_DRV	<b>IN_ADC14 driving setting</b> The same as ANTSELO_DRV
13:12	<b>IN_ADC13_DRV</b>	IN_ADC13_DRV	<b>IN_ADC13 driving setting</b> The same as ANTSELO_DRV
11:10	<b>IN_ADC12_DRV</b>	IN_ADC12_DRV	<b>IN_ADC12 driving setting</b> The same as ANTSELO_DRV
9:8	<b>IN_ADC11_DRV</b>	IN_ADC11_DRV	<b>IN_ADC11 driving setting</b> The same as ANTSELO_DRV
7:6	<b>IN_ADC10_DRV</b>	IN_ADC10_DRV	<b>IN_ADC10 driving setting</b> The same as ANTSELO_DRV
5:4	<b>IN_ADC9_DRV</b>	IN_ADC9_DRV	<b>IN_ADC9 driving setting</b> The same as ANTSELO_DRV
3:2	<b>IN_ADC8_DRV</b>	IN_ADC8_DRV	<b>IN_ADC8 driving setting</b> The same as ANTSELO_DRV
1:0	<b>IN_ADC7_DRV</b>	IN_ADC7_DRV	<b>IN_ADC7 driving setting</b> The same as ANTSELO_DRV

8300B0F0		PADCTRL1						PAD Control Register1								00000010	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>																	
<b>Type</b>																	
<b>Reset</b>																	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>										<b>GPI</b>	<b>TDSEL</b>				<b>RDSEL</b>		





<b>Reset</b>						1	1	1	1	1	1	1	1	1	1	1
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IN_G_PIO15_IES	IN_G_PIO14_IES	IN_G_PIO13_IES	IN_G_PIO12_IES	IN_G_PIO11_IES	IN_G_PIO10_IES	IN_G_PIO9_IES	IN_G_PIO8_IES	AN_TS_EL7_IE_S	AN_TS_EL6_I_ES	AN_TS_EL5_I_ES	AN_TS_EL4_I_ES	AN_TS_EL3_I_ES	AN_TS_EL2_I_ES	AN_TS_EL1_IE_S	AN_TS_EL0_I_ES
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
<b>Reset</b>	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
26	CLK_REQ_N_IES	CLK_REQ_N_IES	<b>PAD CLK_REQ_N input enable signal control register</b>  1: Enable  0: Disable
25	WAKE_N_IES	WAKE_N_IES	<b>PAD WAKE_N input enable signal control register</b>  1: Enable  0: Disable
24	PERST_N_IES	PERST_N_IES	<b>PAD PERST_N input enable signal control register</b>  1: Enable  0: Disable
23	IN_UART0_TXD_IE S	IN_UART0_TXD_IES	<b>PAD IN_UART0_TXD input enable signal control register</b>  1: Enable  0: Disable
22	IN_GPIO22_IES	IN_GPIO22_IES	<b>PAD IN_GPIO22 input enable signal control register</b>  1: Enable  0: Disable
21	IN_GPIO21_IES	IN_GPIO21_IES	<b>PAD IN_GPIO21 input enable signal control register</b>  1: Enable  0: Disable
20	IN_GPIO20_IES	IN_GPIO20_IES	<b>PAD IN_GPIO20 input enable signal control register</b>  1: Enable  0: Disable

Bit(s)	Mnemonic	Name	Description
19	<b>IN_GPIO19_IES</b>	IN_GPIO19_IES	<b>PAD IN_GPIO19 input enable signal control register</b>  1: Enable  0: Disable
18	<b>IN_GPIO18_IES</b>	IN_GPIO18_IES	<b>PAD IN_GPIO18 input enable signal control register</b>  1: Enable  0: Disable
17	<b>IN_GPIO17_IES</b>	IN_GPIO17_IES	<b>PAD IN_GPIO17 input enable signal control register</b>  1: Enable  0: Disable
16	<b>IN_GPIO16_IES</b>	IN_GPIO16_IES	<b>PAD IN_GPIO16 input enable signal control register</b>  1: Enable  0: Disable
15	<b>IN_GPIO15_IES</b>	IN_GPIO15_IES	<b>PAD IN_GPIO15 input enable signal control register</b>  1: Enable  0: Disable
14	<b>IN_GPIO14_IES</b>	IN_GPIO14_IES	<b>PAD IN_GPIO14 input enable signal control register</b>  1: Enable  0: Disable
13	<b>IN_GPIO13_IES</b>	IN_GPIO13_IES	<b>PAD IN_GPIO13 input enable signal control register</b>  1: Enable  0: Disable
12	<b>IN_GPIO12_IES</b>	IN_GPIO12_IES	<b>PAD IN_GPIO12 input enable signal control register</b>  1: Enable  0: Disable
11	<b>IN_GPIO11_IES</b>	IN_GPIO11_IES	<b>PAD IN_GPIO11 input enable signal control register</b>  1: Enable

Bit(s)	Mnemonic	Name	Description
			0: Disable
10	IN_GPIO10_IES	IN_GPIO10_IES	<b>PAD IN_GPIO10 input enable signal control register</b>  1: Enable  0: Disable
9	IN_GPIO9_IES	IN_GPIO9_IES	<b>PAD IN_GPIO9 input enable signal control register</b>  1: Enable  0: Disable
8	IN_GPIO8_IES	IN_GPIO8_IES	<b>PAD IN_GPIO8 input enable signal control register</b>  1: Enable  0: Disable
7	ANTSEL7_IES	ANTSEL7_IES	<b>PAD ANTSEL7 input enable signal control register</b>  1: Enable  0: Disable
6	ANTSEL6_IES	ANTSEL6_IES	<b>PAD ANTSEL6 input enable signal control register</b>  1: Enable  0: Disable
5	ANTSEL5_IES	ANTSEL5_IES	<b>PAD ANTSEL5 input enable signal control register</b>  1: Enable  0: Disable
4	ANTSEL4_IES	ANTSEL4_IES	<b>PAD ANTSEL4 input enable signal control register</b>  1: Enable  0: Disable
3	ANTSEL3_IES	ANTSEL3_IES	<b>PAD ANTSEL3 input enable signal control register</b>  1: Enable  0: Disable
2	ANTSEL2_IES	ANTSEL2_IES	<b>PAD ANTSEL2 input enable signal control register</b>

Bit(s)	Mnemonic	Name	Description
			1: Enable 0: Disable
1	ANTSEL1_IES	ANTSEL1_IES	<b>PAD ANTSEL1 input enable signal control register</b> 1: Enable 0: Disable
0	ANTSELO_IES	ANTSELO_IES	<b>PAD ANTSELO input enable signal control register</b> 1: Enable 0: Disable

8300B104	PAD GPIO IES1						GPIO PAD IES Control Register 1						FFFFFFFE			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	IN_ADC6_IES	IN_ADC5_IES	IN_ADC4_IES	BT_LED_BIE_S	WF_LED_BIE_S	BT_RF_DIS_BIE_S	WF_RF_DIS_BIE_S	IN_PWM7_IES	IN_PWM6_IES	IN_PWM5_IES	IN_PWM4_IES	IN_PWM3_IES	IN_PWM2_IES	IN_GPIO54_IES	IN_GPIO53_IES	IN_GPIO52_IES
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IN_GPIO51_IES	IN_GPIO50_IES	IN_GPIO49_IES	IN_GPIO48_IES	IN_GPIO47_IES	IN_GPIO46_IES	IN_GPIO45_IES	IN_GPIO44_IES	UART_CTS_IES	UART_RTS_IES	UART_TXES	UART_RXES	UART_DBG_IES	GPIO1_IES	GPIO0_IES	
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

Bit(s)	Mnemonic	Name	Description
31	IN_ADC6_IES	IN_ADC6_IES	<b>PAD IN_ADC6 input enable signal control register</b> 1: Enable 0: Disable
30	IN_ADC5_IES	IN_ADC5_IES	<b>PAD IN_ADC5 input enable signal control register</b> 1: Enable 0: Disable

Bit(s)	Mnemonic	Name	Description
29	<b>IN_ADC4_IES</b>	IN_ADC4_IES	<b>PAD IN_ADC4 input enable signal control register</b>  1: Enable  0: Disable
28	<b>BT_LED_B_IES</b>	BT_LED_B_IES	<b>PAD BT_LED_B input enable signal control register</b>  1: Enable  0: Disable
27	<b>WF_LED_B_IES</b>	WF_LED_B_IES	<b>PAD WF_LED_B input enable signal control register</b>  1: Enable  0: Disable
26	<b>BT_RF_DIS_B_IES</b>	BT_RF_DIS_B_IES	<b>PAD BT_RF_DIS_B input enable signal control register</b>  1: Enable  0: Disable
25	<b>WF_RF_DIS_B_IES</b>	WF_RF_DIS_B_IES	<b>PAD WF_RF_DIS_B input enable signal control register</b>  1: Enable  0: Disable
24	<b>IN_PWM7_IES</b>	IN_PWM7_IES	<b>PAD IN_PWM7 input enable signal control register</b>  1: Enable  0: Disable
23	<b>IN_PWM6_IES</b>	IN_PWM6_IES	<b>PAD IN_PWM6 input enable signal control register</b>  1: Enable  0: Disable
22	<b>IN_PWM5_IES</b>	IN_PWM5_IES	<b>PAD IN_PWM5 input enable signal control register</b>  1: Enable  0: Disable
21	<b>IN_PWM4_IES</b>	IN_PWM4_IES	<b>PAD IN_PWM4 input enable signal control register</b>  1: Enable

Bit(s)	Mnemonic	Name	Description
			0: Disable
20	<b>IN_PWM3_IES</b>	IN_PWM3_IES	<b>PAD IN_PWM3 input enable signal control register</b>  1: Enable
			0: Disable
19	<b>IN_PWM2_IES</b>	IN_PWM2_IES	<b>PAD IN_PWM2 input enable signal control register</b>  1: Enable
			0: Disable
18	<b>IN_GPIO54_IES</b>	IN_GPIO54_IES	<b>PAD IN_GPIO54 input enable signal control register</b>  1: Enable
			0: Disable
17	<b>IN_GPIO53_IES</b>	IN_GPIO53_IES	<b>PAD IN_GPIO53 input enable signal control register</b>  1: Enable
			0: Disable
16	<b>IN_GPIO52_IES</b>	IN_GPIO52_IES	<b>PAD IN_GPIO52 input enable signal control register</b>  1: Enable
			0: Disable
15	<b>IN_GPIO51_IES</b>	IN_GPIO51_IES	<b>PAD IN_GPIO51 input enable signal control register</b>  1: Enable
			0: Disable
14	<b>IN_GPIO50_IES</b>	IN_GPIO50_IES	<b>PAD IN_GPIO50 input enable signal control register</b>  1: Enable
			0: Disable
13	<b>IN_GPIO49_IES</b>	IN_GPIO49_IES	<b>PAD IN_GPIO49 input enable signal control register</b>  1: Enable
			0: Disable
12	<b>IN_GPIO48_IES</b>	IN_GPIO48_IES	<b>PAD IN_GPIO48 input enable signal control register</b>

Bit(s)	Mnemonic	Name	Description
			1: Enable 0: Disable
11	<b>IN_GPIO47_IES</b>	IN_GPIO47_IES	<b>PAD IN_GPIO47 input enable signal control register</b>
			1: Enable 0: Disable
10	<b>IN_GPIO46_IES</b>	IN_GPIO46_IES	<b>PAD IN_GPIO46 input enable signal control register</b>
			1: Enable 0: Disable
9	<b>IN_GPIO45_IES</b>	IN_GPIO45_IES	<b>PAD IN_GPIO45 input enable signal control register</b>
			1: Enable 0: Disable
8	<b>IN_GPIO44_IES</b>	IN_GPIO44_IES	<b>PAD IN_GPIO44 input enable signal control register</b>
			1: Enable 0: Disable
7	<b>UART_CTS_IES</b>	UART_CTS_IES	<b>PAD UART_CTS input enable signal control register</b>
			1: Enable 0: Disable
6	<b>UART_RTS_IES</b>	UART_RTS_IES	<b>PAD UART_RTS input enable signal control register</b>
			1: Enable 0: Disable
5	<b>UART_TX_IES</b>	UART_TX_IES	<b>PAD UART_TX input enable signal control register</b>
			1: Enable 0: Disable
4	<b>UART_RX_IES</b>	UART_RX_IES	<b>PAD UART_RX input enable signal control register</b>
			1: Enable 0: Disable
3	<b>UART_DBG_IES</b>	UART_DBG_IES	<b>PAD UART_DBG input enable signal control</b>

Bit(s)	Mnemonic	Name	Description
			<b>register</b>
			1: Enable
			0: Disable
2	<b>GPIO1_IES</b>	GPIO1_IES	<b>PAD GPIO1 input enable signal control register</b>
			1: Enable
			0: Disable
1	<b>GPIO0_IES</b>	GPIO0_IES	<b>PAD GPIO0 input enable signal control register</b>
			1: Enable
			0: Disable

8300B108	PAD GPIO IES2						GPIO PAD IES Control Register 2						0000FFFF			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IN_HSPI_N_IES	SIP_D3_IES	SIP_D2_IES	SIP_D1_IES	SIP_D0_IES	SIP_C2_IES	SIP_C1_IES	IN_A15_DC_IES	IN_A14_DC_IES	IN_A13_DC_IES	IN_A12_DC_IES	IN_A11_DC_IES	IN_A10_DC_IES	IN_A9_IES	IN_A8_IES	IN_A7_IES
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
<b>Reset</b>	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
15	<b>IN_HSPIN_IES</b>	IN_HSPIN_IES	<b>PAD IN_HSPIN input enable signal control register</b>
			1: Enable
			0: Disable
14	<b>SIP_D3_IES</b>	SIP_D3_IES	<b>PAD SIP_D3 input enable signal control register</b>
			1: Enable
			0: Disable
13	<b>SIP_D2_IES</b>	SIP_D2_IES	<b>PAD SIP_D2 input enable signal control register</b>
			1: Enable



Bit(s)	Mnemonic	Name	Description
			0: Disable
12	<b>SIP_D1_IES</b>	SIP_D1_IES	<b>PAD SIP_D1 input enable signal control register</b>  1: Enable  0: Disable
11	<b>SIP_D0_IES</b>	SIP_D0_IES	<b>PAD SIP_D0 input enable signal control register</b>  1: Enable  0: Disable
10	<b>SIP_CS_IES</b>	SIP_CS_IES	<b>PAD SIP_CS input enable signal control register</b>  1: Enable  0: Disable
9	<b>SIP_CK_IES</b>	SIP_CK_IES	<b>PAD SIP_CK input enable signal control register</b>  1: Enable  0: Disable
8	<b>IN_ADC15_IES</b>	IN_ADC15_IES	<b>PAD IN_ADC15 input enable signal control register</b>  1: Enable  0: Disable
7	<b>IN_ADC14_IES</b>	IN_ADC14_IES	<b>PAD IN_ADC14 input enable signal control register</b>  1: Enable  0: Disable
6	<b>IN_ADC13_IES</b>	IN_ADC13_IES	<b>PAD IN_ADC13 input enable signal control register</b>  1: Enable  0: Disable
5	<b>IN_ADC12_IES</b>	IN_ADC12_IES	<b>PAD IN_ADC12 input enable signal control register</b>  1: Enable  0: Disable
4	<b>IN_ADC11_IES</b>	IN_ADC11_IES	<b>PAD IN_ADC11 input enable signal control register</b>

Bit(s)	Mnemonic	Name	Description
			1: Enable 0: Disable
3	<b>IN_ADC10_IES</b>	IN_ADC10_IES	<b>PAD IN_ADC10 input enable signal control register</b> 1: Enable 0: Disable
2	<b>IN_ADC9_IES</b>	IN_ADC9_IES	<b>PAD IN_ADC9 input enable signal control register</b> 1: Enable 0: Disable
1	<b>IN_ADC8_IES</b>	IN_ADC8_IES	<b>PAD IN_ADC8 input enable signal control register</b> 1: Enable 0: Disable
0	<b>IN_ADC7_IES</b>	IN_ADC7_IES	<b>PAD IN_ADC7 input enable signal control register</b> 1: Enable 0: Disable

## 2.5.2. UART interface

MT76x7 has two UART interfaces. The UART has M16C450 and M16550A modes of operation, which are compatible with a range of standard software drivers. MT76X7 supports UART with configurable BAUD rates from 9.6kbps, 19.2kbps, 38.4kbps, 115.2kbps, 921.6kbps, 3Mbps.

### 2.5.2.1. General description

The UARTs provide full duplex serial communication channels between bluetooth chip and external devices. The UART has M16C450 and M16550A modes of operation, which are compatible with a range of standard software drivers. The extensions have been designed to be broadly software compatible with 16550A variants, but certain areas offer no consensus.

In compliance with the UART standard M16550A, the UART supports word lengths from five to eight bits, an optional parity bit and one or two stop bits, and is fully programmable by an 8-bit CPU interface. A 16-bit programmable baud rate generator and an 8-bit scratch register are included, together with separate transmit and receive FIFOs. Eight modem control lines and a diagnostic loop-back mode are provided. The UART also includes two DMA handshake lines, used to indicate when the FIFOs are ready to transfer data to the CPU. Interrupts can be generated from any of the 10 sources.

After a hardware reset, the UART is in M16C450 mode. Its FIFOs can be enabled and the UART can then enter M16550A mode. The UART adds further functionality beyond M16550A mode. Each of the extended functions can be selected individually under software control.

The UART provides more powerful enhancements than the industry-standard 16550:

- Hardware flow control:** Use two dedicated signals, clear to send(CTS) and request to send(RTS) signals, to indicate ready to get data or send data. When CTS is low, UART can start to transmit data. As long as CTS is active, UART is not allowed to send data. RTS goes low means UART FIFO in received circuit is sufficient to receive data. UART is not allowed to receive data when RTS is high. As This feature is very useful when the ISR latency is hard to predict and control in the embedded applications. The MCU is relieved of having to fetch the received data within a fixed amount of time.
- Software flow control:** Use special character Xon/Xoff to do software flow control. The special character Xon/Xoff is software programmable. When Xoff is received, UART transmission is halted. When Xon is received, transmission is resumed.

The supported maximal baud rate is up to 4Mbps when UART crystal clock is operated in 26MHz.

To enable any of the enhancements, the Enhanced Mode bit, EFR[4], must be set. If EFR[4] is not set, IER[7:5], FCR[5:4], ISR[5:4] and MCR[7:6] cannot be written. The Enhanced Mode bit ensures that the UART is backward compatible with software that has been written for 16C450 and 16550A devices. Refer to Figure 2-41 below.

When the oversampling ratio between UART clock and baud rate is less than 8, it is necessary to enable guard time function in customer's UART TX device to make our UART RX work properly. Otherwise, it a frame error could and corrupt the received data.

The UART IP is controlled by APB interface. Through APB interface, we can set the baud rate by baud rate generator which is divided by crystal clock frequency. The Tx data is pushed into the TX FIFO, and waits for sending by TX machine. The Rx data is received by RX machine and pushed into RX FIFO. The UART IP can be controlled by DMA or MCU directly.




Figure 2-41. UART block diagram

### 2.5.2.2. Programming guide

The following is the example of UART 1 programming sequence. It can support dynamically calculated CR settings for different xtal frequency and baud rate.

```

DRV_WriteReg32(0x83030024, 0x00000003); //high speed mode 3
DRV_WriteReg32(0x83030028, 0x000000ac); // = xtal freq/ baud rate-1
DRV_WriteReg32(0x8303002C, 0x00000056); // = xtal freq/2/ baud rate
DRV_WriteReg32(0x8303003C, 0x00000012); //set only when guard time
is required
DRV_WriteReg32(0x8303004C, 0x00000001); //set only when DMA enable
DRV_WriteReg32(0x83030054, 0x00000000); //baud rate adjust
DRV_WriteReg32(0x83030058, 0x00000001); //baud rate adjust
DRV_WriteReg32(0x8303000C, 0x000000BF); //switch CR meaning
DRV_WriteReg32(0x83030000, 0x00000001); //baud rate setting
DRV_WriteReg32(0x83030008, 0x00000010); //enable enhancement feature
DRV_WriteReg32(0x8303000C, 0x00000003); //switch CR meaning back
DRV_WriteReg32(0x83030008, 0x00000031); //enable FIFO and TX
threshold=14
    
```

### 2.5.2.3. Register map

In the UART register map, certain CRs are shared with multiple meanings. These CRs with multiple meanings are switched by LCR register. The orange blocks are set by LCR[7], and the blue blocks are controlled by LCR value(UART\_BASE+0xC).

**Table 2-41. Register map with conditional CR (LCR)**

Address	Condition 1	Condition 2
	LCR[7]==0	LCR[7]==1
UART_BASE+0x00	Tx holding register/rx buffer register	Divisor Latch (LS)
UART_BASE+0x04	Interrupt Enable Register	Divisor Latch (MS)
	<b>LCR != 0xBF</b>	<b>LCR == 0xBF</b>
UART_BASE+0x08	FIFO Control Register/ Interrupt Identification Register	Enhanced Feature Register
UART_BASE+0x0C	Line Control Register	
UART_BASE+0x10	Modem Control Register	XON1
UART_BASE+0x14	Line Status Register	XON2
UART_BASE+0x18	Modem Status Register	XOFF1
UART_BASE+0x1C	Scratch Register	XOFF2
UART_BASE+0x24	HIGH SPEED UART	
UART_BASE+0x28	SAMPLE_COUNT	
UART_BASE+0x2C	SAMPLE_POINT	
UART_BASE+0x34	Rate Fix Address	
UART_BASE+0x3C	Guard time added register	
UART_BASE+0x40	Escape character register	
UART_BASE+0x44	Escape enable register	
UART_BASE+0x48	Sleep enable register	
UART_BASE+0x4C	Virtual FIFO enable register	

Address	Condition 1	Condition 2
UART_BASE+0x50	Rx Trigger Address	
UART_BASE+0x54	Fractional Divider LSB Address	
UART_BASE+0x58	Fractional Divider MSB Address	
UART_BASE+0x5C	FIFO Control Register	
UART_BASE+0x60	TX Active Enable Address	

#### 2.5.2.4. Register definitions

##### 1) UART0

**Module name: uart0 Base address: (+83030000h)**

Address	Name	Width	Register Function
83030000	<u>RBR</u>	32	<b>RX Buffer Register</b>
83030000	<u>THR</u>	32	<b>TX Holding Register</b>
83030004	<u>IER</u>	32	<b>Interrupt Enable Register</b>
83030008	<u>IIR</u>	32	<b>Interrupt Identification Register</b>
83030008	<u>FCR</u>	32	<b>FIFO Control Register</b>
8303000C	<u>LCR</u>	32	<b>Line Control Register.</b>
83030010	<u>MCR</u>	32	<b>Modem Control Register.</b>
83030014	<u>LSR</u>	32	<b>Line Status Register.</b>
83030018	<u>MSR</u>	32	<b>Modem status register.</b>
8303001C	<u>SCR</u>	32	<b>Scratch Register</b>
83030000	<u>DLL</u>	32	<b>Divisor Latch (LS)</b>
83030004	<u>DLM</u>	32	<b>Divisor Latch (MS)</b>
83030008	<u>EFR</u>	32	<b>Enhanced Feature Register</b>
83030010	<u>XON1</u>	32	<b>software flow control on 1</b>
83030014	<u>XON2</u>	32	<b>software flow control on 2</b>
83030018	<u>XOFF1</u>	32	<b>software flow control off 1</b>
8303001C	<u>XOFF2</u>	32	<b>software flow control off 2</b>
83030024	<u>HIGHSPEED</u>	32	<b>HIGH SPEED UART</b>
83030028	<u>SAMPLE COUNT</u>	32	<b>sample count</b>
8303002C	<u>SAMPLE POINT</u>	32	<b>sample point</b>
83030034	<u>rate fix</u>	32	<b>Rate Fix Address</b>
8303003C	<u>GUARD</u>	32	<b>Guard time added register</b>
83030040	<u>ESCAPE DAT</u>	32	<b>Escape character register</b>
83030044	<u>ESCAPE EN</u>	32	<b>Escape enable register</b>
83030048	<u>SLEEP EN</u>	32	<b>Sleep enable register</b>
8303004C	<u>VFIFO EN</u>	32	<b>Virtual FIFO enable register</b>
83030050	<u>RXTRIG</u>	32	<b>Rx Trigger Address</b>
83030054	<u>FRACDIV_L</u>	32	<b>Fractional Divider LSB Address</b>
83030058	<u>FRACDIV_M</u>	32	<b>Fractional Divider MSB Address</b>
8303005C	<u>FCR_RD</u>	32	<b>FIFO Control Register</b>
83030060	<u>tx active en</u>	32	<b>TX Active Enable Address</b>
83030068	<u>RX OFFSET</u>	32	<b>RX OFFSET</b>

Address	Name	Width	Register Function
8303006C	<b>TX_OFFSET</b>	32	TX_OFFSET

83030000	<b>RBR</b>							<b>RX Buffer Register</b>							00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									<b>RBR</b>									
<b>Type</b>									RU									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	RBR	<b>RX Buffer Register. Read-only register. The received data can be read by accessing this register.</b>  Modified when LCR[7] = 0.

83030000	<b>THR</b>							<b>TX Holding Register</b>							00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									<b>THR</b>									
<b>Type</b>									WO									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	THR	<b>TX Holding Register. Write-only register. The data to be transmitted is written to this register, and then sent to the PC via serial communication.</b>  Modified when LCR[7] = 0.

83030004	<b>IER</b>							<b>Interrupt Enable Register</b>							00000000	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>CTSI</b>	<b>RTSI</b>	<b>XOFFI</b>		<b>EDSSI</b>	<b>ELSI</b>	<b>ETBEI</b>	<b>ERBFI</b>
<b>Type</b>									RW	RW	RW		RW	RW	RW	RW
<b>Reset</b>									0	0	0		0	0	0	0

Bit(s)	Name	Description
7	CTSI	<p><b>By storing a '1' to a specific bit position, the interrupt associated with that bit is enabled. Otherwise, the interrupt is disabled.</b></p> <p>IER[3:0] are modified when LCR[7] = 0.</p> <p>IER[7:4] are modified when LCR[7] = 0 &amp; EFR[4] = 1</p> <p>Masks an interrupt that is generated when a rising edge is detected on the CTS modem control line.</p> <p>Note: This interrupt is only enabled when hardware flow control is enabled.</p> <p>0 Unmask an interrupt that is generated when a rising edge is detected on the CTS modem control line.</p> <p>1 Mask an interrupt that is generated when a rising edge is detected on the CTS modem control line.</p>
6	RTSI	<p><b>Masks an interrupt that is generated when a rising edge is detected on the RTS modem control line.</b></p> <p>Note: This interrupt is only enabled when hardware flow control is enabled.</p> <p>0 Unmask an interrupt that is generated when a rising edge is detected on the RTS modem control line.</p> <p>1 Mask an interrupt that is generated when a rising edge is detected on the RTS modem control line.</p>
5	XOFFI	<p><b>Masks an interrupt that is generated when an XOFF character is received.</b></p> <p>Note: This interrupt is only enabled when software flow control is enabled.</p> <p>0 Unmask an interrupt that is generated when an XOFF character is received.</p> <p>1 Mask an interrupt that is generated when an XOFF character is received.</p>
3	EDSSI	<p><b>When set ("1"), an interrupt is generated if DDCD, TERI, DDSR or DCTS (MSR[4:1]) becomes set.</b></p> <p>0 No interrupt is generated if DDCD, TERI, DDSR or DCTS</p>

Bit(s)	Name	Description
		(MSR[4:1]) becomes set.
2	ELSI	<p>1 An interrupt is generated if DDCCD, TERI, DDSR or DCTS (MSR[4:1]) becomes set.</p> <p><b>When set ("1"), an interrupt is generated if BI, FE, PE or OE (LSR[4:1]) becomes set.</b></p> <p>0 No interrupt is generated if BI, FE, PE or OE (LSR[4:1]) becomes set.</p> <p>1 An interrupt is generated if BI, FE, PE or OE (LSR[4:1]) becomes set.</p>
1	ETBEI	<p><b>When set ("1"), an interrupt is generated if the TX Holding Register is empty or the contents of the TX FIFO</b></p> <p>have been reduced to its Trigger Level.</p> <p>0 No interrupt is generated if the TX Holding Register is empty or the contents of the TX FIFO have been reduced to its Trigger Level.</p> <p>1 An interrupt is generated if the TX Holding Register is empty or the contents of the TX FIFO have been reduced to its Trigger Level</p>
0	ERBFI	<p><b>When set ("1"), an interrupt is generated if the RX Buffer contains data.</b></p> <p>0 No interrupt is generated if the RX Buffer contains data.</p> <p>1 An interrupt is generated if the RX Buffer contains data.</p>

83030008		IIR						Interrupt Identification Register								00000001	
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										FIFOE		IIR_ID					
Type										RO		RO					
Reset										0	0	0	0	0	0	0	1

Bit(s)	Name	Description
7:6	FIFOE	<b>fifo enable</b>
5:0	IIR_ID	<p><b>Identify if there are pending interrupts; ID4 and ID3 are presented only when EFR[4] = 1.</b></p> <p>The following table gives the IIR[5:0] codes associated with the possible interrupts:</p>



Bit(s)	Name	Description	Source
IIR[5:0]	Priority Level	Interrupt	Source
000001	-	No interrupt pending	
000110	1	Line Status Interrupt	BI, FE, PE or OE set in LSR
000100	2	RX Data Received	RX Data
		received or RX Trigger Level reached.	
001100	2	RX Data Timeout	Timeout on character in RX FIFO.
000010	3	TX Holding Register Empty	TX Holding Register empty or TX FIFO Trigger Level reached.
000000	4	Modem Status change	DDCD, TERI, DDSR or DCTS set in MSR
010000	5	Software Flow Control	XOFF
		Character received	
100000	6	Hardware Flow Control	CTS or RTS
		Rising Edge	

Table 1 The IIR[5:0] codes associated with the possible interrupts

**Line Status Interrupt:** A RX Line Status Interrupt (IIR[5:0] == 000110b) is generated if ELSI (IER[2]) is set and any of BI, FE, PE or OE (LSR[4:1]) becomes set. The interrupt is cleared by reading the Line Status Register.

**RX Data Received Interrupt:** A RX Received interrupt (IER[5:0] == 000100b) is generated if EFRBI (IER[0]) is set and either RX Data is placed in the RX Buffer Register or the RX Trigger Level is reached. The interrupt is cleared by reading the RX Buffer Register or the RX FIFO (if enabled).

**RX Data Timeout Interrupt:**

When virtual FIFO mode is disabled, RX Data Timeout Interrupt is generated if all of the following apply:

1. FIFO contains at least one character;
2. The most recent character was received longer than four character periods ago (including all start, parity and stop bits);
3. The most recent CPU read of the FIFO was longer than four character periods ago.

The timeout timer is restarted on receipt of a new byte from the RX Shift Register, or on a CPU read from the RX FIFO.

The RX Data Timeout Interrupt is enabled by setting EFRBI (IER[0]) to 1, and is cleared by reading RX FIFO.

When virtual FIFO mode is enabled, RX Data Timeout Interrupt is generated if all of the following apply:

1. FIFO is non-empty;

Bit(s)	Name	Description
		<p>2. The most recent character was received longer than SCR * symbol periods ago;</p> <p>3. The most recent CPU read of the FIFO was longer than SCR * symbol periods ago.</p> <p>The timeout timer is restarted on receipt of a new byte from the RX Shift Register.</p> <p>RX Holding Register Empty Interrupt: A TX Holding Register Empty Interrupt (IIR[5:0] = 000010b) is generated if ETRBI (IER[1]) is set and either the TX Holding Register or, if FIFOs are enabled, the TX FIFO becomes empty. The interrupt is cleared by writing to the TX Holding Register or TX FIFO if FIFO enabled.</p> <p>Modem Status Change Interrupt: A Modem Status Change Interrupt (IIR[5:0] = 000000b) is generated if EDSSI (IER[3]) is set and either DDCD, TERI, DDSR or DCTS (MSR[3:0]) becomes set. The interrupt is cleared by reading the Modem Status Register.</p> <p>Software Flow Control Interrupt: A Software Flow Control Interrupt (IIR[5:0] = 010000b) is generated if Software Flow Control is enabled and XOFFI (IER[5]) becomes set, indicating that an XOFF character has been received. The interrupt is cleared by reading the Interrupt Identification Register.</p> <p>Hardware Flow Control Interrupt: A Hardware Flow Control Interrupt (IER[5:0] = 100000b) is generated if Hardware Flow Control is enabled and either RTSI (IER[6]) or CTSI (IER[7]) becomes set indicating that a rising edge has been detected on either the RTS/CTS Modem Control line. The interrupt is cleared by reading the Interrupt Identification Register.</p>

83030008		FCR					FIFO Control Register								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RFTL		TFTL		DM A1	CL RT	CL RR	FIF OE
Type									WO		WO		WO	WO	WO	WO
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:6	RFTL	<b>RX FIFO trigger threshold</b>
0	1	
1	6	

Bit(s)	Name	Description
		2 12
		3 RXTRIG
5:4	TFTL	<b>TX FIFO trigger threshold</b>
		0 1
		1 4
		2 8
		3 14 (FIFOSIZE - 2)
3	DMA1	<p><b>This bit determines the DMA mode, which the TXRDY and RXRDY pins support. TXRDY and RXRDY act to support single-byte transfers between the UART and memory (DMA mode 0) or multiple byte transfers (DMA mode1). Note that this bit has no effect unless the FIFOE bit is set as well.</b></p> <p>0 The device operates in DMA Mode 0.</p> <p>1 The device operates in DMA Mode 1. (not used)</p> <p>TXRDY - mode0: Goes active (low) when TX FIFO is not full. Becomes inactive when the TX FIFO is full.</p> <p>TXRDY - mode1: Goes active (low) when the TX FIFO or the TX Holding Register is empty. Becomes inactive when a byte is written to the Transmit channel.</p> <p>RXRDY - mode0: Becomes active (low) when at least one character is in the RX FIFO or the RX Buffer Register is full. Becomes inactive when there are no more characters in the RX FIFO or RX Buffer register.</p> <p>RXRDY - mode1: Becomes active (low) when the RX FIFO Trigger Level is reached or an RX FIFO Character Timeout occurs. Goes inactive when the RX FIFO is empty.</p>
2	CLRT	<p><b>Clear Transmit FIFO. This bit is self-clearing.</b></p> <p>0 Leave TX FIFO intact.</p> <p>1 Clear all the bytes in the TX FIFO.</p>
1	CLRR	<p><b>Clear Receive FIFO. This bit is self-clearing.</b></p> <p>0 Leave RX FIFO intact.</p> <p>1 Clear all the bytes in the RX FIFO.</p>
0	FIFOE	<p><b>FIFO Enabled. This bit must be set to 1 for any of the other bits in the registers to have any effect.</b></p> <p>0 Disable both the RX and TX FIFOs.</p> <p>1 Enable both the RX and TX FIFOs.</p> <p>FCR is used to control the trigger levels of the FIFOs, or flush the</p>

Bit(s)	Name	Description
		FIFOs.
		FCR[7:6] is modified when LCR != BFh
		FCR[5:4] is modified when LCR != BFh & EFR[4] = 1
		FCR[4:0] is modified when LCR != BFh

8303000C	LCR										Line Control Register.					00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>																	
<b>Type</b>																	
<b>Reset</b>																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>									<b>DL AB</b>	<b>SB</b>	<b>SP</b>	<b>EP S</b>	<b>PE N</b>	<b>ST B</b>	<b>WLS</b>		
<b>Type</b>									RW	RW	RW	RW	RW	RW	RW		
<b>Reset</b>									0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7	DLAB	<p><b>Divisor Latch Access Bit.</b></p> <p>0 The RX and TX Registers are read/written at Address 0 and the IER register is read/written at Address 4.</p> <p>1 The Divisor Latch LS is read/written at Address 0 and the Divisor Latch MS is read/written at Address 4.</p>
6	SB	<p><b>Set Break</b></p> <p>0 No effect</p> <p>1 SOUT signal is forced into the "0" state.</p>
5	SP	<p><b>Stick Parity</b></p> <p>0 No effect.</p> <p>1 The Parity bit is forced into a defined state, depending on the states of EPS and PEN:</p> <p style="padding-left: 40px;">If EPS=1 &amp; PEN=1, the Parity bit is set and checked = 0.</p> <p style="padding-left: 40px;">If EPS=0 &amp; PEN=1, the Parity bit is set and checked = 1.</p>
4	EPS	<p><b>Even Parity Select</b></p> <p>0 When EPS=0, an odd number of ones is sent and checked.</p> <p>1 When EPS=1, an even number of ones is sent and checked.</p>

Bit(s)	Name	Description
3	PEN	<p><b>Parity Enable</b></p> <p>0 The Parity is neither transmitted nor checked.</p> <p>1 The Parity is transmitted and checked.</p>
2	STB	<p><b>Number of STOP bits</b></p> <p>0 One STOP bit is always added.</p> <p>1 Two STOP bits are added after each character is sent; unless the character length is 5 when 1 STOP bit is added.</p>
1:0	WLS	<p><b>Word Length Select.</b></p> <p>0 5 bits</p> <p>1 6 bits</p> <p>2 7 bits</p> <p>3 8 bits</p> <p>Determines characteristics of serial communication signals.</p> <p style="text-align: center;">Modified when LCR[7] = 0.</p>

83030010	MCR						Modem Control Register.						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									XOFF_Status			DCM_EN	OUT2	OUT1	RTS	DTR
<b>Type</b>									RU			RW	RW	RW	RW	RW
<b>Reset</b>									0			0	0	0	0	0

Bit(s)	Name	Description
7	XOFF_Status	<p><b>This is a read-only bit.</b></p> <p>0 When an XON character is received.</p> <p>1 When an XOFF character is received.</p>
4	DCM_EN	<p><b>UART DCM function enable bit</b></p> <p>0 UART DCM is disabled.</p>

Bit(s)	Name	Description
		1 UART DCM is enabled.
3	OUT2	<b>Controls the state of the output NOUT2, even in loop mode.</b>  0 NOUT2=1. 1 NOUT2=0.
2	OUT1	<b>Controls the state of the output NOUT1, even in loop mode.</b>  0 NOUT1=1. 1 NOUT1=0.
1	RTS	<b>Controls the state of the output NRTS, even in loop mode.</b>  0 NRTS=1. 1 NRTS=0.
0	DTR	<b>Control the state of the output NDTR, even in loop mode.</b>  0 NDTR=1. 1 NDTR=0.  Control interface signals of the UART.  MCR[4:0] are modified when LCR[7] = 0,  MCR[7:6] are modified when LCR[7] = 0 & EFR[4] = 1.

83030014		LSR										Line Status Register.				00000040	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									FIF OE RR	TE MT	TH RE	BI	FE	PE	OE	DR	
Type									RU	RU	RU	RU	RU	RU	RU	RU	
Reset									0	1	0	0	0	0	0	0	

Bit(s)	Name	Description
7	FIFOERR	<b>RX FIFO Error Indicator.</b>  0 No PE, FE, BI set in the RX FIFO.  1 Set to 1 when there is at least one PE, FE or BI in the RX FIFO.

Bit(s)	Name	Description
6	TEMT	<p><b>TX Holding Register (or TX FIFO) and the TX Shift Register are empty.</b></p> <p>0 Empty conditions below are not met.</p> <p>1 If FIFOs are enabled, the bit is set whenever the TX FIFO and the TX Shift Register are empty. If FIFOs are disabled, the bit is set whenever TX Holding Register and TX Shift Register are empty.</p>
5	THRE	<p><b>Indicates if there is room for TX Holding Register or TX FIFO is reduced to its Trigger Level.</b></p> <p>0 Reset whenever the contents of the TX FIFO are more than its Trigger Level (FIFOs are enabled), or whenever TX Holding Register is not empty (FIFOs are disabled).</p> <p>1 Set whenever the contents of the TX FIFO are reduced to its Trigger Level (FIFOs are enabled), or whenever TX Holding Register is empty and ready to accept new data (FIFOs are disabled).</p>
4	BI	<p><b>Break Interrupt.</b></p> <p>0 Reset by the CPU reading this register</p> <p>1 If the FIFOs are disabled, this bit is set whenever the SIN is held in the 0 state for more than one transmission time (START bit + DATA bits + PARITY + STOP bits).</p> <p>If the FIFOs are enabled, this error is associated with a corresponding character in the FIFO and is flagged when this byte is at the top of the FIFO. When a break occurs, only one zero character is loaded into the FIFO: the next character transfer is enabled when SIN goes into the marking state and receives the next valid start bit.</p>
3	FE	<p><b>Framing Error.</b></p> <p>0 Reset by the CPU reading this register</p> <p>1 If the FIFOs are disabled, this bit is set if the received data did not have a valid STOP bit. If the FIFOs are enabled, the state of this bit is revealed when the byte it refers to is the next to be read.</p>
2	PE	<p><b>Parity Error</b></p> <p>0 Reset by the CPU reading this register</p> <p>1 If the FIFOs are disabled, this bit is set if the received data did not have a valid parity bit. If the FIFOs are enabled, the state of this bit is revealed when the referred byte is the next to be read.</p>
1	OE	<p><b>Overrun Error.</b></p> <p>0 Reset by the CPU reading this register.</p> <p>1 If the FIFOs are disabled, this bit is set if the RX Buffer was not read by the CPU before new data from the RX Shift Register overwrote the previous contents.</p> <p>If the FIFOs are enabled, an overrun error occurs when the RX FIFO is full and the RX Shift Register becomes full. OE is set as</p>

Bit(s)	Name	Description
0	DR	<p>soon as this happens. The character in the Shift Register is then overwritten, but not transferred to the FIFO.</p> <p><b>Data Ready.</b></p> <p>0 Cleared by the CPU reading the RX Buffer or by reading all the FIFO bytes.</p> <p>1 Set by the RX Buffer becoming full or by a byte being transferred into the FIFO.</p> <p>Modified when LCR[7] = 0.</p>

83030018		MSR						Modem status register.								00000000	
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																	
<b>Type</b>																	
<b>Reset</b>																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>										<b>DC D</b>	<b>RI</b>	<b>DS R</b>	<b>CT S</b>	<b>DD CD</b>	<b>TE RI</b>	<b>DD SR</b>	<b>DC TS</b>
<b>Type</b>										RU	RU	RU	RU	RU	RU	RU	RU
<b>Reset</b>										0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	DCD	<p><b>Data Carry Detect.</b></p> <p>When Loop = "0", this value is the complement of the NDCD input signal.</p> <p>When Loop = "1", this value is equal to the OUT2 bit in the Modem Control Register.</p>
6	RI	<p><b>Ring Indicator.</b></p> <p>When Loop = "0", this value is the complement of the NRI input signal.</p> <p>When Loop = "1", this value is equal to the OUT1 bit in the Modem Control Register.</p>
5	DSR	<p><b>Data Set Ready</b></p> <p>When Loop = "0", this value is the complement of the NDSR input signal.</p> <p>When Loop = "1", this value is equal to the DTR bit in the Modem Control Register.</p>
4	CTS	<p><b>Clear To Send.</b></p> <p>When Loop = "0", this value is the complement of the NCTS</p>



Bit(s)	Name	Description
		input signal.
3	DDCD	<p>When Loop = "1", this value is equal to the RTS bit in the Modem Control Register.</p> <p><b>Delta Data Carry Detect.</b></p> <p>0 The state of DCD has not changed since the Modem Status Register was last read</p> <p>1 Set if the state of DCD has changed since the Modem Status Register was last read.</p>
2	TERI	<p><b>Trailing Edge Ring Indicator</b></p> <p>0 The NRI input does not change since this register was last read.</p> <p>1 Set if the NRI input changes from "0" to "1" since this register was last read.</p>
1	DDSR	<p><b>Delta Data Set Ready</b></p> <p>0 Cleared if the state of DSR has not changed since this register was last read.</p> <p>1 Set if the state of DSR has changed since this register was last read.</p>
0	DCTS	<p><b>Delta Clear To Send</b></p> <p>0 Cleared if the state of CTS has not changed since this register was last read.</p> <p>1 Set if the state of CTS has changed since this register was last read.</p> <p>Note: After a reset, D4-D7 are inputs. A modem status interrupt can be cleared by writing '0' or set by writing '1' to this register. D0-D3 can be written to.</p> <p>Modified when LCR[7] = 0.</p>

8303001C	SCR							Scratch Register							00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
<b>Name</b>																			
<b>Type</b>																			
<b>Reset</b>																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
<b>Name</b>									SCR										
<b>Type</b>									RW										
<b>Reset</b>									0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
7:0	SCR	<p><b>A register to store the counter limit for rx timeout. After reset, its value is 40.</b></p> <p>Modified when LCR[7] = 0.</p>

<b>83030000</b>	<b>DLL</b>							<b>Divisor Latch (LS)</b>							<b>00000001</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									<b>DLL</b>									
<b>Type</b>									<b>RW</b>									
<b>Reset</b>									0	0	0	0	0	0	0	1		

Bit(s)	Name	Description
7:0	DLL	<p><b>Note: DLL &amp; DLM can only be updated if DLAB is set ("1").. Note too that division by 1 generates a BAUD signal that is constantly high.</b></p>

<b>83030004</b>	<b>DLM</b>							<b>Divisor Latch (MS)</b>							<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									<b>DLM</b>									
<b>Type</b>									<b>RW</b>									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	DLM	<p><b>Note: DLL &amp; DLM can only be updated if DLAB is set ("1").. Note too that division by 1 generates a BAUD signal that is constantly high.</b></p> <p>Modified when LCR[7] = 1.</p>

The table below shows the divisor needed to generate a given baud rate from CLK inputs of 13, 26 MHz and 52 MHz. The effective

Bit(s)	Name	Description
		clock enable generated is 16 x the required baud rate.
		BAUD 13MHz 26MHz 52MHz
110	7386 14773 29545	
300	2708 5417 10833	
1200	677 1354 2708	
2400	338 677 1354	
4800	169 339 677	
9600	85 169 339	
19200	42 85 169	
38400	21 42 85	
57600	14 28 56	
115200	6 14 28	

Table 2 Divisor needed to generate a given baud rate

83030008		EFR					Enhanced Feature Register							00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									Auto_CTS	Auto_RTS		Enable_E	SW_FLOW_CONT				
Type									RW	RW		RW	RW				
Reset									0	0		0	0	0	0	0	

Bit(s)	Name	Description
7	Auto_CTS	<b>Enables hardware transmission flow control</b>  0 Disabled.  1 Enabled.
6	Auto_RTS	<b>Enables hardware reception flow control</b>  0 Disabled.  1 Enabled.

Bit(s)	Name	Description
4	Enable_E	<p><b>Enable enhancement features.</b></p> <p>0 Disabled.</p> <p>1 Enabled.</p>
3:0	SW_FLOW_CONT	<p><b>Software flow control bits.</b></p> <p>00xx No TX Flow Control</p> <p>10xx Transmit XON1/XOFF1 as flow control bytes</p> <p>01xx Transmit XON2/XOFF2 as flow control bytes</p> <p>11xx Transmit XON1 &amp; XON2 and XOFF1 &amp; XOFF2 as flow control words</p> <p>xx00 No RX Flow Control</p> <p>xx10 Receive XON1/XOFF1 as flow control bytes</p> <p>xx01 Receive XON2/XOFF2 as flow control bytes</p> <p>xx11 Receive XON1 &amp; XON2 and XOFF1 &amp; XOFF2 as flow control words</p> <p>NOTE: Only when LCR=BF'h</p>

83030010	XON1								software flow control on 1								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									XON1									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	XON1	<b>valid only when LCR=BFh.</b>

83030014	XON2								software flow control on 2								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		

<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>XON2</b>															
<b>Type</b>	RW															
<b>Reset</b>									0	0	0	0	0	0	0	0

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

7:0	XON2	valid only when LCR=BFh.
-----	------	--------------------------

<b>83030018</b>	<b>XOFF1</b>						<b>software flow control off 1</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>XOFF1</b>															
<b>Type</b>	RW															
<b>Reset</b>									0	0	0	0	0	0	0	0

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

7:0	XOFF1	valid only when LCR=BFh.
-----	-------	--------------------------

<b>8303001C</b>	<b>XOFF2</b>						<b>software flow control off 2</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>XOFF2</b>															
<b>Type</b>	RW															
<b>Reset</b>									0	0	0	0	0	0	0	0

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

7:0	XOFF2	valid only when LCR=BFh.
-----	-------	--------------------------

Bit(s)	Name	Description
--------	------	-------------

83030024	HIGHSPEED						HIGH SPEED UART						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															SPEED	
Type															RW	
Reset															0	0

Bit(s)	Name	Description
--------	------	-------------

1:0 SPEED

**SPEED UART sample counter base**

0 based on  $16 * \text{baud\_pulse}$ ,  $\text{baud\_rate} = \text{system clock frequency} / 16 / \{\text{DLM}, \text{DLL}\}$

1 based on  $8 * \text{baud\_pulse}$ ,  $\text{baud\_rate} = \text{system clock frequency} / 8 / \{\text{DLM}, \text{DLL}\}$

2 based on  $4 * \text{baud\_pulse}$ ,  $\text{baud\_rate} = \text{system clock frequency} / 4 / \{\text{DLM}, \text{DLL}\}$

3 based on  $\text{sampe\_count} * \text{baud\_pulse}$ ,  $\text{baud\_rate} = \text{system clock frequency} / \text{sampe\_count}$

When HIGHSPEED=3, the value (A \* B) means  $(\{\text{DLM}, \text{DLL}\} * \text{SAMPLE\_COUNT})$ .

When the Baudrate is more than 115200, it will be more accurate if we set HIGHSPEED=3.

The table below shows the divisor needed to generate a given baud rate from CLK inputs of 13M Hz based on different HIGHSPEED value.

BAUD HIGHSPEED = 0 HIGHSPEED = 1 HIGHSPEED = 2  
HIGHSPEED = 3

110	7386	14773	29545	7386 * 16
300	2708	7386	14773	2708 * 16
1200	677	2708	7386	677 * 16
2400	338	677	2708	338 * 16
4800	169	338	677	169 * 16
9600	85	169	338	85 * 16

Bit(s)	Name	Description			
19200	42	85	169	9 * 75	
38400	21	42	85	13 * 26	
57600	14	21	42	8 * 28	
115200	7	14	21	4 * 28	
230400	*	7	14	2 * 28	
460800	*	*	7	1 * 28	
921600	*	*	*	1 * 14	

Table 3 Divisor needed to generate a given baud rate from 13MHz based on different HIGHSPEED value

The table below shows the divisor needed to generate a given baud rate from CLK inputs of 26 MHz based on different HIGHSPEED value.

BAUD HIGHSPEED = 0 HIGHSPEED = 1 HIGHSPEED = 2  
HIGHSPEED = 3

110	14773	29545	59091	7386 * 32
300	5417	14773	29545	2708 * 32
1200	1354	5417	14773	677 * 32
2400	677	1354	5417	338 * 32
4800	339	677	1354	169 * 32
9600	169	339	667	85 * 32
19200	85	169	339	18 * 75
38400	42	85	169	26 * 26
57600	28	42	85	16 * 28
115200	14	28	42	8 * 28
230400	7	14	28	4 * 28
460800	*	7	14	2 * 28
921600	*	*	7	1 * 28

Table 4 Divisor needed to generate a given baud rate from 26 MHz based on different HIGHSPEED value

The table below shows the divisor needed to generate a given baud rate from CLK inputs of 52MHz based on different HIGHSPEED value.

BAUD HIGHSPEED = 0 HIGHSPEED = 1 HIGHSPEED = 2  
HIGHSPEED = 3

110	29545	59091	118182	14773 * 32
-----	-------	-------	--------	------------

Bit(s)	Name	Description				
300	10833	29545	59091	5417 * 32		
1200	2708	10833	29545	1354 * 32		
2400	1354	2708	10833	667 * 32		
4800	677	1354	2708	339 * 32		
9600	339	677	1354	169 * 32		
19200	169	339	677	36 * 75		
38400	85	169	339	52 * 26		
57600	56	85	169	32 * 28		
115200	28	56	85	16 * 28		
230400	14	28	56	8 * 28		
460800	7	14	28	4 * 28		
921600	*	7	14	2 * 28		

Table 5 Divisor needed to generate a given baud rate from 52 MHz based on different HIGHSPEED value

83030028	SAMPLE_COUNT						sample count						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									SAMPLE_COUNT							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	SAMPLE_COUNT	<p><b>When HIGHSPEED=3, the sample_count is the threshold value for UART sample counter (sample_num).</b></p> <p>Count from 0 to sample_count.</p>

8303002C	SAMPLE_POINT						sample point						000000FF			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																



Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									SAMPLE_POINT									
Type									RW									
Reset									1	1	1	1	1	1	1	1		

Bit(s)	Name	Description
7:0	SAMPLE_POINT	<p><b>When HIGHSPEED=3, UART gets the input data when sample_count=sample_num.</b></p> <p>e.g. system clock = 13MHz, 921600 = 13000000 / 14</p> <p>sample_count = 14-1=13 and sample point = 14/2-2 (sample the central point to decrease the inaccuracy)</p> <p>The SAMPLE_POINT is usually <math>(=(SAMPLE\_COUNT+1)/2-2)</math>.</p> <p>The -2 comes from 1 cycle: IDLE-&gt;START state and the other cycle: counter start from 0.</p>

<b>83030034</b>	<b>rate_fix</b>							<b>Rate Fix Address</b>								<b>00000000</b>
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																rate_fix
Type																RW
Reset																0

Bit(s)	Name	Description
0	rate_fix	<p><b>When you set "rate_fix"(34H[0]), you can transmit and receive data only if the input fl6m_en is enable.</b></p>

<b>8303003C</b>	<b>GUARD</b>							<b>Guard time added register</b>								<b>0000000F</b>
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												GUARD_EN	GUARD_CNT			
Type												RW	RW			
Reset												0	1	1	1	1

Bit(s)	Name	Description
4	GUARD_EN	Guard interval count value. Guard interval = (1/(system clock / div_step / div )) * GUARD_CNT.
3:0	GUARD_CNT	Guard interval add enable signal. 0 No guard interval added. 1 Add guard interval after stop bit.

<b>83030040</b>	<b>ESCAPE_DAT</b>						<b>Escape character register</b>						<b>000000FF</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									ESCAPE_DAT							
Type									WO							
Reset									1	1	1	1	1	1	1	1

Bit(s)	Name	Description
7:0	ESCAPE_DAT	Escape character added before software flow control data and escape character, i.e. if tx data is xon (31h), with esc_en =1, uart transmits data as esc + CEh (~xon).

<b>83030044</b>	<b>ESCAPE_EN</b>						<b>Escape enable register</b>						<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																ESC_EN
Type																RW





Bit(s)	Name	Description
7:0	FRACDIV_L	Add sampling count (+1) from state data7 to state data0, in order to contribute fractional divisor.

83030058	FRACDIV_M						Fractional Divider MSB Address						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																FRACDIV_M
<b>Type</b>																RW
<b>Reset</b>															0	0

Bit(s)	Name	Description
1:0	FRACDIV_M	Add sampling count in state stop and state parity, in order to contribute fractional divisor.

8303005C	FCR_RD						FIFO Control Register						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																FIFOE
<b>Type</b>																RO
<b>Reset</b>																0

Bit(s)	Name	Description
7:6	RFTL	Read out UARTn_FCR register.
5:4	TFTL	Read out UARTn_FCR register.
3	DMA1	Read out UARTn_FCR register.
0	FIFOE	Read out UARTn_FCR register.

83030060	tx active_en						TX Active Enable Address						00000003			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>															TX_OE_EN	TX_PU_EN
<b>Type</b>															RW	RW
<b>Reset</b>															1	1

Bit(s)	Name	Description
1	TX_OE_EN	Enable UART_TX_OE switching function. TX_OE is to control UART_TX output enable.
0	TX_PU_EN	Enable UART_TX_PU switching function. TX_PU is to control UART_TX pull up enable.

83030068	RX_OFFSET						RX OFFSET						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>											RX_OFFSET					
<b>Type</b>											RU					
<b>Reset</b>											0	0	0	0	0	0

Bit(s)	Name	Description
5:0	RX_OFFSET	Data length in RX FIFO

8303006C	TX_OFFSET						TX OFFSET						00000000				
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>																	
<b>Type</b>																	
<b>Reset</b>																	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>												TX_OFFSET					



Address	Name	Width	Register Function
8304006C	<u>TX_OFFSET</u>	32	TX_OFFSET

83040000	<u>RBR</u>							RX Buffer Register							00000000	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>RBR</b>							
<b>Type</b>									RU							
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	RBR	<b>RX Buffer Register. Read-only register. The received data can be read by accessing this register.</b>  Modified when LCR[7] = 0.

83040000	<u>THR</u>							TX Holding Register							00000000	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>THR</b>							
<b>Type</b>									WO							
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	THR	<b>TX Holding Register. Write-only register. The data to be transmitted is written to this register, and then sent to the PC via serial communication.</b>  Modified when LCR[7] = 0.

83040004	<u>IER</u>							Interrupt Enable Register							00000000	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16



<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>CTSI</b>	<b>RTSI</b>	<b>XOFFFI</b>		<b>EDSSI</b>	<b>ELSI</b>	<b>ETBEI</b>	<b>ERBFI</b>
<b>Type</b>									RW	RW	RW		RW	RW	RW	RW
<b>Reset</b>									0	0	0		0	0	0	0

Bit(s)	Name	Description
7	CTSI	<p><b>By storing a '1' to a specific bit position, the interrupt associated with that bit is enabled. Otherwise, the interrupt is disabled.</b></p> <p>IER[3:0] are modified when LCR[7] = 0.</p> <p>IER[7:4] are modified when LCR[7] = 0 &amp; EFR[4] = 1</p> <p>Masks an interrupt that is generated when a rising edge is detected on the CTS modem control line.</p> <p>Note: This interrupt is only enabled when hardware flow control is enabled.</p> <p>0 Unmask an interrupt that is generated when a rising edge is detected on the CTS modem control line.</p> <p>1 Mask an interrupt that is generated when a rising edge is detected on the CTS modem control line.</p>
6	RTSI	<p><b>Masks an interrupt that is generated when a rising edge is detected on the RTS modem control line.</b></p> <p>Note: This interrupt is only enabled when hardware flow control is enabled.</p> <p>0 Unmask an interrupt that is generated when a rising edge is detected on the RTS modem control line.</p> <p>1 Mask an interrupt that is generated when a rising edge is detected on the RTS modem control line.</p>
5	XOFFFI	<p><b>Masks an interrupt that is generated when an XOFF character is received.</b></p> <p>Note: This interrupt is only enabled when software flow control is enabled.</p> <p>0 Unmask an interrupt that is generated when an XOFF character is received.</p> <p>1 Mask an interrupt that is generated when an XOFF character is received.</p>
3	EDSSI	<p><b>When set ("1"), an interrupt is generated if DDCCD, TERI, DDSR or DCTS (MSR[4:1]) becomes set.</b></p> <p>0 No interrupt is generated if DDCCD, TERI, DDSR or DCTS</p>

Bit(s)	Name	Description
		(MSR[4:1]) becomes set.
2	ELSI	<p>1 An interrupt is generated if DDCCD, TERI, DDSR or DCTS (MSR[4:1]) becomes set.</p> <p><b>When set ("1"), an interrupt is generated if BI, FE, PE or OE (LSR[4:1]) becomes set.</b></p> <p>0 No interrupt is generated if BI, FE, PE or OE (LSR[4:1]) becomes set.</p> <p>1 An interrupt is generated if BI, FE, PE or OE (LSR[4:1]) becomes set.</p>
1	ETBEI	<p><b>When set ("1"), an interrupt is generated if the TX Holding Register is empty or the contents of the TX FIFO</b></p> <p>have been reduced to its Trigger Level.</p> <p>0 No interrupt is generated if the TX Holding Register is empty or the contents of the TX FIFO have been reduced to its Trigger Level.</p> <p>1 An interrupt is generated if the TX Holding Register is empty or the contents of the TX FIFO have been reduced to its Trigger Level</p>
0	ERBFI	<p><b>When set ("1"), an interrupt is generated if the RX Buffer contains data.</b></p> <p>0 No interrupt is generated if the RX Buffer contains data.</p> <p>1 An interrupt is generated if the RX Buffer contains data.</p>

83040008		IIR						Interrupt Identification Register								00000001	
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										FIFOE		IIR_ID					
Type										RO		RO					
Reset										0	0	0	0	0	0	0	1

Bit(s)	Name	Description
7:6	FIFOE	<b>fifo enable</b>
5:0	IIR_ID	<p><b>Identify if there are pending interrupts; ID4 and ID3 are presented only when EFR[4] = 1.</b></p> <p>The following table gives the IIR[5:0] codes associated with the possible interrupts:</p>

Bit(s)	Name	Description	Source
IIR[5:0]	Priority Level	Interrupt	Source
000001	-	No interrupt pending	
000110	1	Line Status Interrupt	BI, FE, PE or OE set in LSR
000100	2	RX Data Received received or RX Trigger Level reached.	RX Data
001100	2	RX Data Timeout character in RX FIFO.	Timeout on
000010	3	TX Holding Register Empty Register empty or TX FIFO Trigger Level reached.	TX Holding
000000	4	Modem Status change	DDCD, TERI, DDSR or DCTS set in MSR
010000	5	Software Flow Control Character received	XOFF
100000	6	Hardware Flow Control Rising Edge	CTS or RTS

Table 1 The IIR[5:0] codes associated with the possible interrupts

**Line Status Interrupt:** A RX Line Status Interrupt (IIR[5:0] == 000110b) is generated if ELSI (IER[2]) is set and any of BI, FE, PE or OE (LSR[4:1]) becomes set. The interrupt is cleared by reading the Line Status Register.

**RX Data Received Interrupt:** A RX Received interrupt (IER[5:0] == 000100b) is generated if EFRBI (IER[0]) is set and either RX Data is placed in the RX Buffer Register or the RX Trigger Level is reached. The interrupt is cleared by reading the RX Buffer Register or the RX FIFO (if enabled).

**RX Data Timeout Interrupt:**

When virtual FIFO mode is disabled, RX Data Timeout Interrupt is generated if all of the following apply:

1. FIFO contains at least one character;
2. The most recent character was received longer than four character periods ago (including all start, parity and stop bits);
3. The most recent CPU read of the FIFO was longer than four character periods ago.

The timeout timer is restarted on receipt of a new byte from the RX Shift Register, or on a CPU read from the RX FIFO.

The RX Data Timeout Interrupt is enabled by setting EFRBI (IER[0]) to 1, and is cleared by reading RX FIFO.

When virtual FIFO mode is enabled, RX Data Timeout Interrupt is generated if all of the following apply:

1. FIFO is non-empty;

Bit(s)	Name	Description
		<p>2. The most recent character was received longer than SCR * symbol periods ago;</p> <p>3. The most recent CPU read of the FIFO was longer than SCR * symbol periods ago.</p> <p>The timeout timer is restarted on receipt of a new byte from the RX Shift Register.</p> <p>RX Holding Register Empty Interrupt: A TX Holding Register Empty Interrupt (IIR[5:0] = 000010b) is generated if ETRBI (IER[1]) is set and either the TX Holding Register or, if FIFOs are enabled, the TX FIFO becomes empty. The interrupt is cleared by writing to the TX Holding Register or TX FIFO if FIFO enabled.</p> <p>Modem Status Change Interrupt: A Modem Status Change Interrupt (IIR[5:0] = 000000b) is generated if EDSSI (IER[3]) is set and either DDCD, TERI, DDSR or DCTS (MSR[3:0]) becomes set. The interrupt is cleared by reading the Modem Status Register.</p> <p>Software Flow Control Interrupt: A Software Flow Control Interrupt (IIR[5:0] = 010000b) is generated if Software Flow Control is enabled and XOFFI (IER[5]) becomes set, indicating that an XOFF character has been received. The interrupt is cleared by reading the Interrupt Identification Register.</p> <p>Hardware Flow Control Interrupt: A Hardware Flow Control Interrupt (IER[5:0] = 100000b) is generated if Hardware Flow Control is enabled and either RTSI (IER[6]) or CTSI (IER[7]) becomes set indicating that a rising edge has been detected on either the RTS/CTS Modem Control line. The interrupt is cleared by reading the Interrupt Identification Register.</p>

83040008		FCR					FIFO Control Register								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RFTL		TFTL		DM A1	CL RT	CL RR	FIF OE
Type									WO		WO		WO	WO	WO	WO
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:6	RFTL	<b>RX FIFO trigger threshold</b>
0	1	
1	6	

Bit(s)	Name	Description
		2 12
		3 RXTRIG
5:4	TFTL	<b>TX FIFO trigger threshold</b>
		0 1
		1 4
		2 8
		3 14 (FIFOSIZE - 2)
3	DMA1	<p><b>This bit determines the DMA mode, which the TXRDY and RXRDY pins support. TXRDY and RXRDY act to support single-byte transfers between the UART and memory (DMA mode 0) or multiple byte transfers (DMA mode1). Note that this bit has no effect unless the FIFOE bit is set as well.</b></p> <p>0 The device operates in DMA Mode 0.</p> <p>1 The device operates in DMA Mode 1.</p> <p>TXRDY - mode0: Goes active (low) when TX FIFO is not full. Becomes inactive when the TX FIFO is full.</p> <p>TXRDY - mode1: Goes active (low) when the TX FIFO or the TX Holding Register is empty. Becomes inactive when a byte is written to the Transmit channel.</p> <p>RXRDY - mode0: Becomes active (low) when at least one character is in the RX FIFO or the RX Buffer Register is full. Becomes inactive when there are no more characters in the RX FIFO or RX Buffer register.</p> <p>RXRDY - mode1: Becomes active (low) when the RX FIFO Trigger Level is reached or an RX FIFO Character Timeout occurs. Goes inactive when the RX FIFO is empty.</p>
2	CLRT	<p><b>Clear Transmit FIFO. This bit is self-clearing.</b></p> <p>0 Leave TX FIFO intact.</p> <p>1 Clear all the bytes in the TX FIFO.</p>
1	CLRR	<p><b>Clear Receive FIFO. This bit is self-clearing.</b></p> <p>0 Leave RX FIFO intact.</p> <p>1 Clear all the bytes in the RX FIFO.</p>
0	FIFOE	<p><b>FIFO Enabled. This bit must be set to 1 for any of the other bits in the registers to have any effect.</b></p> <p>0 Disable both the RX and TX FIFOs.</p> <p>1 Enable both the RX and TX FIFOs.</p> <p>FCR is used to control the trigger levels of the FIFOs, or flush the</p>

Bit(s)	Name	Description
FIFOs.		
		FCR[7:6] is modified when LCR != BFh
		FCR[5:4] is modified when LCR != BFh & EFR[4] = 1
		FCR[4:0] is modified when LCR != BFh

<b>830400C</b>	<b>LCR</b>						<b>Line Control Register.</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>DL AB</b>	<b>SB</b>	<b>SP</b>	<b>EP S</b>	<b>PE N</b>	<b>ST B</b>	<b>WLS</b>	
<b>Type</b>									RW	RW	RW	RW	RW	RW	RW	
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	DLAB	<p><b>Divisor Latch Access Bit.</b></p> <p>0 The RX and TX Registers are read/written at Address 0 and the IER register is read/written at Address 4.</p> <p>1 The Divisor Latch LS is read/written at Address 0 and the Divisor Latch MS is read/written at Address 4.</p>
6	SB	<p><b>Set Break</b></p> <p>0 No effect</p> <p>1 SOUT signal is forced into the "0" state.</p>
5	SP	<p><b>Stick Parity</b></p> <p>0 No effect.</p> <p>1 The Parity bit is forced into a defined state, depending on the states of EPS and PEN:</p> <p style="padding-left: 40px;">If EPS=1 &amp; PEN=1, the Parity bit is set and checked = 0.</p> <p style="padding-left: 40px;">If EPS=0 &amp; PEN=1, the Parity bit is set and checked = 1.</p>
4	EPS	<p><b>Even Parity Select</b></p> <p>0 When EPS=0, an odd number of ones is sent and checked.</p> <p>1 When EPS=1, an even number of ones is sent and checked.</p>

Bit(s)	Name	Description
3	PEN	<p><b>Parity Enable</b></p> <p>0 The Parity is neither transmitted nor checked.</p> <p>1 The Parity is transmitted and checked.</p>
2	STB	<p><b>Number of STOP bits</b></p> <p>0 One STOP bit is always added.</p> <p>1 Two STOP bits are added after each character is sent; unless the character length is 5 when 1 STOP bit is added.</p>
1:0	WLS	<p><b>Word Length Select.</b></p> <p>0 5 bits</p> <p>1 6 bits</p> <p>2 7 bits</p> <p>3 8 bits</p> <p>Determines characteristics of serial communication signals.</p> <p style="text-align: center;">Modified when LCR[7] = 0.</p>

83040010	MCR						Modem Control Register.						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									XOFF Status			DCM_EN	OUT2	OUT1	RTS	DT R
<b>Type</b>									RO			RW	RW	RW	RW	RW
<b>Reset</b>									0			0	0	0	0	0

Bit(s)	Name	Description
7	XOFF Status	<p><b>This is a read-only bit.</b></p> <p>0 When an XON character is received.</p> <p>1 When an XOFF character is received.</p>
4	DCM_EN	<p><b>UART DCM function enable bit</b></p> <p>0 UART DCM is disabled.</p> <p>1 UART DCM is enabled.</p>

Bit(s)	Name	Description
3	OUT2	<p><b>Controls the state of the output NOUT2, even in loop mode.</b></p> <p>0 NOUT2=1. 1 NOUT2=0.</p>
2	OUT1	<p><b>Controls the state of the output NOUT1, even in loop mode.</b></p> <p>0 NOUT1=1. 1 NOUT1=0.</p>
1	RTS	<p><b>Controls the state of the output NRTS, even in loop mode.</b></p> <p>0 NRTS=1. 1 NRTS=0.</p>
0	DTR	<p><b>Control the state of the output NDTR, even in loop mode.</b></p> <p>0 NDTR=1. 1 NDTR=0.</p> <p>Control interface signals of the UART.</p> <p>MCR[4:0] are modified when LCR[7] = 0, MCR[7:6] are modified when LCR[7] = 0 &amp; EFR[4] = 1.</p>

83040014		LSR						Line Status Register.								00000000	
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										FIF OE RR	TE MT	TH RE	BI	FE	PE	OE	DR
Type										RW	RW	RW	RW	RW	RW	RW	RW
Reset										0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	FIFOERR	<p><b>RX FIFO Error Indicator.</b></p> <p>0 No PE, FE, BI set in the RX FIFO. 1 Set to 1 when there is at least one PE, FE or BI in the RX FIFO.</p>



Bit(s)	Name	Description
6	TEMT	<p><b>TX Holding Register (or TX FIFO) and the TX Shift Register are empty.</b></p> <p>0 Empty conditions below are not met.</p> <p>1 If FIFOs are enabled, the bit is set whenever the TX FIFO and the TX Shift Register are empty. If FIFOs are disabled, the bit is set whenever TX Holding Register and TX Shift Register are empty.</p>
5	THRE	<p><b>Indicates if there is room for TX Holding Register or TX FIFO is reduced to its Trigger Level.</b></p> <p>0 Reset whenever the contents of the TX FIFO are more than its Trigger Level (FIFOs are enabled), or whenever TX Holding Register is not empty (FIFOs are disabled).</p> <p>1 Set whenever the contents of the TX FIFO are reduced to its Trigger Level (FIFOs are enabled), or whenever TX Holding Register is empty and ready to accept new data (FIFOs are disabled).</p>
4	BI	<p><b>Break Interrupt.</b></p> <p>0 Reset by the CPU reading this register</p> <p>1 If the FIFOs are disabled, this bit is set whenever the SIN is held in the 0 state for more than one transmission time (START bit + DATA bits + PARITY + STOP bits).</p> <p>If the FIFOs are enabled, this error is associated with a corresponding character in the FIFO and is flagged when this byte is at the top of the FIFO. When a break occurs, only one zero character is loaded into the FIFO: the next character transfer is enabled when SIN goes into the marking state and receives the next valid start bit.</p>
3	FE	<p><b>Framing Error.</b></p> <p>0 Reset by the CPU reading this register</p> <p>1 If the FIFOs are disabled, this bit is set if the received data did not have a valid STOP bit. If the FIFOs are enabled, the state of this bit is revealed when the byte it refers to is the next to be read.</p>
2	PE	<p><b>Parity Error</b></p> <p>0 Reset by the CPU reading this register</p> <p>1 If the FIFOs are disabled, this bit is set if the received data did not have a valid parity bit. If the FIFOs are enabled, the state of this bit is revealed when the referred byte is the next to be read.</p>
1	OE	<p><b>Overrun Error.</b></p> <p>0 Reset by the CPU reading this register.</p> <p>1 If the FIFOs are disabled, this bit is set if the RX Buffer was not read by the CPU before new data from the RX Shift Register overwrote the previous contents.</p> <p>If the FIFOs are enabled, an overrun error occurs when the RX FIFO is full and the RX Shift Register becomes full. OE is set as</p>

Bit(s)	Name	Description
0	DR	<p>soon as this happens. The character in the Shift Register is then overwritten, but not transferred to the FIFO.</p> <p><b>Data Ready.</b></p> <p>0 Cleared by the CPU reading the RX Buffer or by reading all the FIFO bytes.</p> <p>1 Set by the RX Buffer becoming full or by a byte being transferred into the FIFO.</p> <p>Modified when LCR[7] = 0.</p>

83040018		MSR						Modem status register.								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									DC D	RI	DS R	CT S	DD CD	TE RI	DD SR	DC TS	
Type									RW	RW	RW	RW	RW	RW	RW	RW	
Reset									0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7	DCD	<p><b>Data Carry Detect.</b></p> <p>When Loop = "0", this value is the complement of the NDCD input signal.</p> <p>When Loop = "1", this value is equal to the OUT2 bit in the Modem Control Register.</p>
6	RI	<p><b>Ring Indicator.</b></p> <p>When Loop = "0", this value is the complement of the NRI input signal.</p> <p>When Loop = "1", this value is equal to the OUT1 bit in the Modem Control Register.</p>
5	DSR	<p><b>Data Set Ready</b></p> <p>When Loop = "0", this value is the complement of the NDSR input signal.</p> <p>When Loop = "1", this value is equal to the DTR bit in the Modem Control Register.</p>
4	CTS	<p><b>Clear To Send.</b></p> <p>When Loop = "0", this value is the complement of the NCTS</p>

Bit(s)	Name	Description
		input signal.
3	DDCD	<p>When Loop = "1", this value is equal to the RTS bit in the Modem Control Register.</p> <p><b>Delta Data Carry Detect.</b></p> <p>0 The state of DCD has not changed since the Modem Status Register was last read</p> <p>1 Set if the state of DCD has changed since the Modem Status Register was last read.</p>
2	TERI	<p><b>Trailing Edge Ring Indicator</b></p> <p>0 The NRI input does not change since this register was last read.</p> <p>1 Set if the NRI input changes from "0" to "1" since this register was last read.</p>
1	DDSR	<p><b>Delta Data Set Ready</b></p> <p>0 Cleared if the state of DSR has not changed since this register was last read.</p> <p>1 Set if the state of DSR has changed since this register was last read.</p>
0	DCTS	<p><b>Delta Clear To Send</b></p> <p>0 Cleared if the state of CTS has not changed since this register was last read.</p> <p>1 Set if the state of CTS has changed since this register was last read.</p> <p>Note: After a reset, D4-D7 are inputs. A modem status interrupt can be cleared by writing '0' or set by writing '1' to this register. D0-D3 can be written to.</p> <p>Modified when LCR[7] = 0.</p>

8304001C		SCR					Scratch Register										00000028	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									SCR									
Type									RW									
Reset									0	0	1	0	1	0	0	0		

Bit(s)	Name	Description
7:0	SCR	<p><b>A register to store the counter limit for rx timeout. After reset, its value is 40.</b></p> <p>Modified when LCR[7] = 0.</p>

83040000		DLL						Divisor Latch (LS)						00000001			
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										DLL							
Type										RW							
Reset										0	0	0	0	0	0	0	1

Bit(s)	Name	Description
7:0	DLL	<p><b>Note: DLL &amp; DLM can only be updated if DLAB is set ("1").. Note too that division by 1 generates a BAUD signal that is constantly high.</b></p>

83040004		DLM						Divisor Latch (MS)						00000000			
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										DLM							
Type										RW							
Reset										0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	DLM	<p><b>Note: DLL &amp; DLM can only be updated if DLAB is set ("1").. Note too that division by 1 generates a BAUD signal that is constantly high.</b></p> <p>Modified when LCR[7] = 1.</p>

The table below shows the divisor needed to generate a given baud rate from CLK inputs of 13, 26 MHz and 52 MHz. The effective

Bit(s)	Name	Description
		clock enable generated is 16 x the required baud rate.
		BAUD 13MHz 26MHz 52MHz
110	7386 14773 29545	
300	2708 5417 10833	
1200	677 1354 2708	
2400	338 677 1354	
4800	169 339 677	
9600	85 169 339	
19200	42 85 169	
38400	21 42 85	
57600	14 28 56	
115200	6 14 28	

Table 2 Divisor needed to generate a given baud rate

83040008		EFR					Enhanced Feature Register							00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									Aut o C T S	Aut o R T S		En abl e-E	SW FLOW CONT				
Type									RW	RW		RW	RW				
Reset									0	0		0	0	0	0	0	

Bit(s)	Name	Description
7	Auto CTS	<b>Enables hardware transmission flow control</b>  0 Disabled.  1 Enabled.
6	Auto RTS	<b>Enables hardware reception flow control</b>  0 Disabled.  1 Enabled.

Bit(s)	Name	Description
4	Enable-E	<p><b>Enable enhancement features.</b></p> <p>0 Disabled.</p> <p>1 Enabled.</p>
3:0	SW FLOW CONT	<p><b>Software flow control bits.</b></p> <p>00xx No TX Flow Control</p> <p>10xx Transmit XON1/XOFF1 as flow control bytes</p> <p>01xx Transmit XON2/XOFF2 as flow control bytes</p> <p>11xx Transmit XON1 &amp; XON2 and XOFF1 &amp; XOFF2 as flow control words</p> <p>xx00 No RX Flow Control</p> <p>xx10 Receive XON1/XOFF1 as flow control bytes</p> <p>xx01 Receive XON2/XOFF2 as flow control bytes</p> <p>xx11 Receive XON1 &amp; XON2 and XOFF1 &amp; XOFF2 as flow control words</p> <p>NOTE: Only when LCR=BF'h</p>

83040010	XON1								software flow control on 1								00000000							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16								
<b>Name</b>																								
<b>Type</b>																								
<b>Reset</b>																								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
<b>Name</b>									XON1															
<b>Type</b>									RW															
<b>Reset</b>									0	0	0	0	0	0	0	0								

Bit(s)	Name	Description
7:0	XON1	<b>valid only when LCR=BFh.</b>

83040014	XON2								software flow control on 2								00000000							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16								
<b>Name</b>																								
<b>Type</b>																								

<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>XON2</b>															
<b>Type</b>	RW															
<b>Reset</b>									0	0	0	0	0	0	0	0

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

7:0	XON2	valid only when LCR=BFh.
-----	------	--------------------------

<b>83040018</b>	<b>XOFF1</b>						<b>software flow control off 1</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>XOFF1</b>															
<b>Type</b>	RW															
<b>Reset</b>									0	0	0	0	0	0	0	0

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

7:0	XOFF1	valid only when LCR=BFh.
-----	-------	--------------------------

<b>8304001C</b>	<b>XOFF2</b>						<b>software flow control off 2</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>XOFF2</b>															
<b>Type</b>	RW															
<b>Reset</b>									0	0	0	0	0	0	0	0

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

7:0	XOFF2	valid only when LCR=BFh.
-----	-------	--------------------------

Bit(s)	Name	Description
--------	------	-------------

83040024	HIGHSPEED						HIGH SPEED UART						0000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																<b>SPEED</b>
<b>Type</b>																RW
<b>Reset</b>															0	0

Bit(s)	Name	Description
--------	------	-------------

1:0 SPEED

**SPEED UART sample counter base**

0 based on  $16 * \text{baud\_pulse}$ ,  $\text{baud\_rate} = \text{system clock frequency} / 16 / \{\text{DLH}, \text{DLL}\}$

1 based on  $8 * \text{baud\_pulse}$ ,  $\text{baud\_rate} = \text{system clock frequency} / 8 / \{\text{DLH}, \text{DLL}\}$

2 based on  $4 * \text{baud\_pulse}$ ,  $\text{baud\_rate} = \text{system clock frequency} / 4 / \{\text{DLH}, \text{DLL}\}$

3 based on  $\text{sampe\_count} * \text{baud\_pulse}$ ,  $\text{baud\_rate} = \text{system clock frequency} / \text{sampe\_count}$

When HIGHSPEED=3, the value (A \* B) means  $(\{\text{DLM}, \text{DLL}\} * \text{SAMPLE\_COUNT})$ .

When the Baudrate is more than 115200, it will be more accurate if we set HIGHSPEED=3.

The table below shows the divisor needed to generate a given baud rate from CLK inputs of 13M Hz based on different HIGHSPEED value.

BAUD HIGHSPEED = 0 HIGHSPEED = 1 HIGHSPEED = 2  
HIGHSPEED = 3

110 7386 14773 29545 7386 \* 16

300 2708 7386 14773 2708 \* 16

1200 677 2708 7386 677 \* 16

2400 338 677 2708 338 \* 16

4800 169 338 677 169 \* 16

9600 85 169 338 85 \* 16



Bit(s)	Name	Description
		19200 42 85 169 9 * 75
		38400 21 42 85 13 * 26
		57600 14 21 42 8 * 28
		115200 7 14 21 4 * 28
		230400 * 7 14 2 * 28
		460800 * * 7 1 * 28
		921600 * * * 1 * 14

Table 3 Divisor needed to generate a given baud rate from 13MHz based on different HIGHSPEED value

The table below shows the divisor needed to generate a given baud rate from CLK inputs of 26 MHz based on different HIGHSPEED value.

BAUD HIGHSPEED = 0 HIGHSPEED = 1 HIGHSPEED = 2  
HIGHSPEED = 3

110	14773	29545	59091	7386 * 32
300	5417	14773	29545	2708 * 32
1200	1354	5417	14773	677 * 32
2400	677	1354	5417	338 * 32
4800	339	677	1354	169 * 32
9600	169	339	667	85 * 32
19200	85	169	339	18 * 75
38400	42	85	169	26 * 26
57600	28	42	85	16 * 28
115200	14	28	42	8 * 28
230400	7	14	28	4 * 28
460800 *		7	14	2 * 28
921600 *		*	7	1 * 28

Table 4 Divisor needed to generate a given baud rate from 26 MHz based on different HIGHSPEED value

The table below shows the divisor needed to generate a given baud rate from CLK inputs of 52MHz based on different HIGHSPEED value.

BAUD HIGHSPEED = 0 HIGHSPEED = 1 HIGHSPEED = 2  
HIGHSPEED = 3

110	29545	59091	118182	14773 * 32
-----	-------	-------	--------	------------

Bit(s)	Name	Description
		300 10833 29545 59091 5417 * 32
		1200 2708 10833 29545 1354 * 32
		2400 1354 2708 10833 667 * 32
		4800 677 1354 2708 339 * 32
		9600 339 677 1354 169 * 32
		19200 169 339 677 36 * 75
		38400 85 169 339 52 * 26
		57600 56 85 169 32 * 28
		115200 28 56 85 16 * 28
		230400 14 28 56 8 * 28
		460800 7 14 28 4 * 28
		921600 * 7 14 2 * 28

Table 5 Divisor needed to generate a given baud rate from 52 MHz based on different HIGHSPEED value

83040028	SAMPLE_COUNT						sample count						0000000					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									SAMPLE_COUNT									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	SAMPLE_COUNT	<p><b>When HIGHSPEED=3, the sample_count is the threshold value for UART sample counter (sample_num).</b></p> <p>Count from 0 to sample_count.</p>

8304002C	SAMPLE_POINT						sample point						0000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									SAMPLE_POINT									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	SAMPLE_POINT	<p><b>When HIGHSPEED=3, UART gets the input data when sample_count=sample_num.</b></p> <p>e.g. system clock = 13MHz, 921600 = 13000000 / 14</p> <p>sample_count = 14-1=13 and sample point = 14/2-2 (sample the central point to decrease the inaccuracy)</p> <p>The SAMPLE_POINT is usually <math>(=(SAMPLE\_COUNT+1)/2-2)</math>.</p> <p>The -2 comes from 1 cycle: IDLE-&gt;START state and the other cycle: counter start from 0.</p>

<b>83040034</b>	<b>rate_fix</b>							<b>Rate Fix Address</b>								<b>00000000</b>
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																rate_fix
Type																RW
Reset																0

Bit(s)	Name	Description
0	rate_fix	<b>When you set "rate_fix"(34H[0]), you can transmit and receive data only if the input fl6m_en is enable.</b>

<b>8304003C</b>	<b>GUARD</b>							<b>Guard time added register</b>								<b>00000000</b>
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												GUARD_EN	GUARD_CNT			
Type												RW	RW			
Reset												0	0	0	0	0

Bit(s)	Name	Description
4	GUARD_EN	Guard interval count value. Guard interval = (1/(system clock / div_step / div )) * GUARD_CNT.
3:0	GUARD_CNT	Guard interval add enable signal. 0 No guard interval added. 1 Add guard interval after stop bit.

83040040	ESCAPE_DAT						Escape character register						000000FF			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									ESCAPE_DAT							
Type									WO							
Reset									1	1	1	1	1	1	1	1

Bit(s)	Name	Description
7:0	ESCAPE_DAT	Escape character added before software flow control data and escape character, i.e. if tx data is xon (31h), with esc_en =1, uart transmits data as esc + CEh (~xon).

83040044	ESCAPE_EN						Escape enable register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																ESC_EN
Type																RW







Bit(s)	Name	Description
--------	------	-------------

83040060	tx_active_en						TX Active Enable Address										00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name															TX_OE_EN	TX_PU_EN		
Type															RW	RW		
Reset															0	0		

Bit(s)	Name	Description
1	TX_OE_EN	Enable UART_TX_OE switching function. TX_OE is to control UART_TX output enable.
0	TX_PU_EN	Enable UART_TX_PU switching function. TX_PU is to control UART_TX pull up enable.

83040068	RX_OFFSET						RX OFFSET										00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name											RX_OFFSET							
Type											RO							
Reset											0	0	0	0	0	0		

Bit(s)	Name	Description
5:0	RX_OFFSET	Data length in RX FIFO

8304006C	TX_OFFSET						TX OFFSET										00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		



<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>												<b>TX_OFFSET</b>				
<b>Type</b>												RO				
<b>Reset</b>												0	0	0	0	0

Bit(s)	Name	Description
4:0	TX_OFFSET	Data length in TX FIFO

### 2.5.3. I2C serial interface

#### 2.5.3.1. General description

MT76x7 features two I2C serial interface master controllers. The two signals of I2C channel 0 are I2C0\_CLK and I2C0\_DATA.

- I2C0\_CLK is a clock signal that is driven by the master.
- I2C0\_DATA is a bi-directional data signal that can be driven by either the master or the slave. It supports the clock rates of 50, 100, 200, and 400 KHz.
- I2C channel 1 supports the same feature as channel 0.

#### 2.5.3.2. Functions

The I2C module operates with XTAL clock and can support up to 400 kHz I2C protocol. This module can be used as I2C master, not slave, and has two different modes, which are Normal and General mode.

There is a FIFO for both TX and RX direction in this I2C module. During the TX transaction, data is pushed into the TX FIFO; and during the RX transaction, data is popped from the RX FIFO. The block diagram of the I2C module is shown in Figure 2-42.

In Normal mode, I2C transfer consists of one packet only. For TX, there is no need to specify the length of transfer. I2C ends when TX FIFO is empty. For RX, it is required to specify the length of transfer in advance.

In General mode, I2C transfer can support up to 3 consecutive packet transfers. The length and the direction of each packet can be specified separately. Such behavior can be used to perform I2C combined format transfer.

The data transfer between TX/RX FIFO and the memory can be performed by CM4 or GDMA. It is defined as Direct mode if CM4 is used for the data transfer, and is defined as DMA mode if GDMA is used instead. In Direct mode, CM4 keeps pushing/popping the data into/from the TX/RX FIFO during the I2C transaction. While in DMA mode, GDMA will handle the work after CM4 enables both I2C and GDMA properly.

It is worth noticing that the depth of both TX and RX FIFO is 8, and overflow/underflow is not allowed during the transaction. If DMA mode is used, a hardware handshaking between I2C and GDMA is applied to ensure the correctness. However, if Direct mode is used, the software program is responsible to manage the usage of TX/RX FIFO.




Figure 2-42 The block diagram of I2C module.

### 2.5.3.3. I2C programming sequence

The programming sequence can be divided into two parts, initialization and TX/RX sequence. The TX/RX sequence can be further divided into four due to the different combinations of Normal/General mode and Direct/DMA mode.

### 2.5.3.4. Initialization

The initialization of I2C module includes setting the synchronizing circuit, the de-glitch circuit, and the operating frequency of I2C. As shown in Table 2-42.

In the initial sequence, the I2C counting value of the four phases are determined by the XTAL frequency, the I2C frequency required, and the ratio of each phase in a SCL clock cycle. The I2C frequency can vary from 50 to 400 kHz. By dividing the XTAL frequency by the I2C frequency required, a ratio  $r$  can be calculated.

Each SCL clock cycle is composed of four phases, as shown in Figure 2-43. By distributing the ratio  $r$  into the four phases, the counting value is thus calculated.

Table 2-42 The initialization of I2C

Initialization Sequence						
Description	R/W	Address	Bit	MACRO	Value	Note
Set I2C PAD Control	W	I2C_BASE + 0x240	[7:0]	MM_PAD_CON0	16'h0000	Disable SYNC_EN and De-glitch counter
Set I2C Counting Value	W	I2C_BASE + 0x244	[15:0]	MM_CNT_VAL_PHL	USER_DEFINED	Set the counting value of phase 1 & phase 0
Set I2C Counting Value	W	I2C_BASE + 0x248	[15:0]	MM_CNT_VAL_PHH	USER_DEFINED	Set the counting value of phase 3 & phase 2




Figure 2-43 SCL clock phases

2.5.3.5. TX/RX Sequence

The four modes of I2C operation

As previously described in Section, I2C in MT76x7 has two different operating mode, Normal mode and General mode. Moreover, I2C can be controlled by either CM4 or GDMA, defined as Direct mode and DMA mode respectively. This leads to a fact that I2C has up to four operating modes. The programming sequence of each mode is shown in the following tables.

1) Direct Normal Mode

Table 2-43 The TX sequence of I2C Direct Normal Mode

Direct Normal Mode TX Sequence						
Description	R/W	Address	Bit	MACRO	Value	Note
Set I2C slave ID	W	I2C_BASE + 0x260	[6:0]	MM_SLAVE_ID	USER_DEFINED	Set the ID of I2C slave
Set I2C transfer direction	W	I2C_BASE + 0x268	[3:0]	MM_PACK_RW	4'b0000	Set 0 for I2C TX
Push data into TX FIFO	W	I2C_BASE + 0x27C	[7:0]	MM_DATA_W_REG	USER_DEFINED	Repeat this step for multiple bytes Up to 8 bytes can be pushed before start
Enable I2C transfer	W	I2C_BASE + 0x270	[15]	MASTER_EN	1'b1	Set 1 to enable master mode
			[14]	MM_GMODE	1'b0	Set 0 to disable general mode (normal mode)
			[0]	MM_START_EN	1'b1	Set 1 to start I2C transfer
Calculate TX FIFO empty space Push the remaining data into TX FIFO	R	I2C_BASE + 0x284	[15:8]	MM_TX_FIFO_WPTR/RPTR		Repeat this step until the end of transfer SW has to ensure TX FIFO won't under/overflow
	W	I2C_BASE + 0x27C	[7:0]	MM_DATA_W_REG	USER_DEFINED	

Table 2-44 The RX sequence of I2C Direct Normal Mode

Direct Normal Mode RX Sequence						
Description	R/	Address	Bit	MACRO	Value	Note

Direct Normal Mode RX Sequence						
	W					
Set I2C slave ID	W	I2C_BASE + 0x260	[6:0]	MM_SLAVE_ID	USER_DEFINED	Set the ID of I2C slave
Set I2C transfer direction	W	I2C_BASE + 0x268	[3:0]	MM_PACK_RW	4'b0001	Set 1 for I2C RX
Set I2C RX length	W	I2C_BASE + 0x254	[15:0]	MM_CNT_BYTE_VAL_PKO	USER_DEFINED	Unit is byte
Enable I2C transfer	W	I2C_BASE + 0x270	[15]	MASTER_EN	1'b1	Set 1 to enable master mode
			[14]	MM_GMODE	1'b0	Set 0 to disable general mode (normal mode)
			[0]	MM_START_EN	1'b1	Set 1 to start I2C transfer
Calculate RX FIFO byte count Pop the received data from RX FIFO	R	I2C_BASE + 0x284	[7:0]	MM_RX_FIFO_WPTR/RPTR		Repeat this step until the end of transfer SW has to ensure RX FIFO won't under/overflow
	R	I2C_BASE + 0x27C	[7:0]	MM_DATA_R_REG		

2) Direct General Mode

**Table 2-45 The TX sequence of I2C Direct General Mode**

Direct General Mode TX Sequence						
Description	R/W	Address	Bit	MACRO	Value	Note
Set I2C slave ID	W	I2C_BASE + 0x260	[6:0]	MM_SLAVE_ID	USER_DEFINED	Set the ID of I2C slave
Set I2C TX length	W	I2C_BASE + 0x254	[15:0]	MM_CNT_BYTE_VAL_PKO	USER_DEFINED + 1	Set the data length to be transferred (Add 1 byte for word address)
Set I2C packet count and direction	W	I2C_BASE + 0x268	[5:4]	MM_PACK_VAL	2'd0	Set 0 for 1 packet
			[3:0]	MM_PACK_RW	4'b0000	Set 0 for I2C TX
Set I2C word address	W	I2C_BASE + 0x27C	[7:0]	MM_DATA_W_REG	USER_DEFINED	Set the word address in I2C slave
Push data into TX FIFO	W	I2C_BASE + 0x27C	[7:0]	MM_DATA_W_REG	USER_DEFINED	Repeat this step for multiple bytes Up to 7 bytes can be pushed before start
Enable I2C transfer	W	I2C_BASE + 0x270	[15]	MASTER_EN	1'b1	Set 1 to enable master mode
			[14]	MM_GMODE	1'b1	Set 1 to enable general mode
			[0]	MM_START_EN	1'b1	Set 1 to start I2C transfer
Calculate TX FIFO empty space Push the remaining data into TX FIFO	R	I2C_BASE + 0x284	[15:8]	MM_TX_FIFO_WPTR/RPTR		Repeat this step until the end of transfer SW has to ensure TX FIFO won't under/overflow
	W	I2C_BASE + 0x27C	[7:0]	MM_DATA_W_REG	USER_DEFINED	

**Table 2-46 The RX sequence of I2C Direct General Mode**

Direct General Mode RX Sequence						
Description	R/W	Address	Bit	MACRO	Value	Note
Set I2C slave ID	W	I2C_BASE + 0x260	[6:0]	MM_SLAVE_ID	USER_DEFINED	Set the ID of I2C slave
Set I2C RX length	W	I2C_BASE + 0x254	[15:0]	MM_CNT_BYTE_VAL_PK0	16'd1	1 byte for word address
	W	I2C_BASE + 0x258	[15:0]	MM_CNT_BYTE_VAL_PK1	USER_DEFINED	Set the data length to be transferred
Set I2C packet count and direction	W	I2C_BASE + 0x268	[5:4]	MM_PACK_VAL	2'd1	Set 1 for 2 packets
			[3:0]	MM_PACK_RW	4'b0010	Set 1 for I2C RX
Set I2C word address	W	I2C_BASE + 0x27C	[7:0]	MM_DATA_W_REG	USER_DEFINED	Set the word address in I2C slave
Enable I2C transfer	W	I2C_BASE + 0x270	[15]	MASTER_EN	1'b1	Set 1 to enable master mode
			[14]	MM_GMODE	1'b1	Set 1 to enable general mode
			[0]	MM_START_EN	1'b1	Set 1 to start I2C transfer
Calculate RX FIFO byte count Pop the received data from RX FIFO	R	I2C_BASE + 0x284	[7:0]	MM_RX_FIFO_WPTR/RPTR		Repeat this step until the end of transfer SW has to ensure RX FIFO won't under/overflow
	R	I2C_BASE + 0x27C	[7:0]	MM_DATA_R_REG		

3) DMA Normal Mode

**Table 2-47 The TX sequence of I2C DMA Normal Mode**

DMA Normal Mode TX Sequence						
Description	R/W	Address	Bit	MACRO	Value	Note
Set GDMA transfer count	W	GDMA_B ASE + 0x0N10	[15:0]	LEN	USER_DEFINED	Unit is byte
Set GDMA source address	W	GDMA_B ASE + 0x0N2C	[31:0]	PGMADDR	USER_DEFINED	The address in memory
Set GDMA configurations	W	GDMA_B ASE + 0x0N14	[25:20]	MAS	6'd2 or 6'd4	Set 6'd2/6'd4 for I2C-1/2 TX respectively
			[18]	DIR	1'b0	Set 0 for Read (RAM to I2C)
			[17]	WPEN	1'b0	Set 0 to disable wrapping
			[15]	ITEN	1'b0	Set 0 to disable interrupt
			[10:8]	BURST	3'b000	Set 0 for single-byte burst
			[5]	B2W	1'b0	Set 0 to disable
			[4]	DREQ	1'b1	Set 1 to enable HW handshake

DMA Normal Mode TX Sequence						
			[3]	DINC	1'b0	Set 0 to disable incremental address
			[2]	SINC	1'b1	Set 1 to enable incremental address
			[1:0]	SIZE	2'b00	Set 0 for single-byte transfer
Enable GDMA	W	GDMA_B ASE + 0x0N18	[15]	STR	1'b0	Set 0 to reset DMA transfer
	W	GDMA_B ASE + 0x0N18	[15]	STR	1'b1	Set 1 to start DMA transfer
Set I2C slave ID	W	I2C_BASE + 0x260	[6:0]	MM_SLAVE_ID	USER_DEF INED	Set the ID of I2C slave
Set I2C transfer direction	W	I2C_BASE + 0x268	[3:0]	MM_PACK_RW	4'b0000	Set 0 for I2C TX
Enable I2C transfer	W	I2C_BASE + 0x270	[15]	MASTER_EN	1'b1	Set 1 to enable master mode
			[14]	MM_GMODE	1'b0	Set 0 to disable general mode (normal mode)
			[0]	MM_START_EN	1'b1	Set 1 to start I2C transfer

**Table 2-48 The RX sequence of I2C DMA Normal Mode**

DMA Normal Mode RX Sequence						
Description	R/W	Address	Bit	MACRO	Value	Note
Set GDMA transfer count	W	GDMA_BA SE + 0x0N10	[15:0]	LEN	USER_DEF INED	Unit is byte
Set GDMA destination address	W	GDMA_BA SE + 0x0N2C	[31:0]	PGMADDR	USER_DEF INED	The address in memory
Set GDMA configurations	W	GDMA_BA SE + 0x0N14	[25:20]	MAS	6'd3 or 6'd5	Set 6'd3/6'd5 for I2C-1/2 RX respectively
			[18]	DIR	1'b1	Set 1 for Write (I2C to RAM)
			[17]	WPEN	1'b0	Set 0 to disable wrapping
			[15]	ITEN	1'b0	Set 0 to disable interrupt
			[10:8]	BURST	3'b000	Set 0 for single-byte burst
			[5]	B2W	1'b0	Set 0 to disable
			[4]	DREQ	1'b1	Set 1 to enable HW handshake
			[3]	DINC	1'b1	Set 1 to enable incremental address
			[2]	SINC	1'b0	Set 0 to disable incremental address
[1:0]	SIZE	2'b00	Set 0 for single-byte transfer			

DMA Normal Mode RX Sequence						
Enable GDMA	W	GDMA_BASE + 0x0N18	[15]	STR	1'b0	Set 0 to reset DMA transfer
	W	GDMA_BASE + 0x0N18	[15]	STR	1'b1	Set 1 to start DMA transfer
Set I2C slave ID	W	I2C_BASE + 0x260	[6:0]	MM_SLAVE_ID	USER_DEFINED	Set the ID of I2C slave
Set I2C transfer direction	W	I2C_BASE + 0x268	[3:0]	MM_PACK_RW	4'b0001	Set 1 for I2C RX
Set I2C RX length	W	I2C_BASE + 0x254	[15:0]	MM_CNT_BYTE_VAL_PK0	USER_DEFINED	Unit is byte
Enable I2C transfer	W	I2C_BASE + 0x270	[15]	MASTER_EN	1'b1	Set 1 to enable master mode
			[14]	MM_GMODE	1'b0	Set 0 to disable general mode (normal mode)
			[0]	MM_START_EN	1'b1	Set 1 to start I2C transfer

#### 4) DMA General Mode

**Table 2-49 The TX sequence of I2C DMA General Mode**

DMA General Mode TX Sequence						
Description	R/W	Address	Bit	MACRO	Value	Note
Set I2C word address	W	I2C_BASE + 0x27C	[7:0]	MM_DATA_W_REG	USER_DEFINED	Set the word address in I2C slave
Set GDMA transfer count	W	GDMA_BASE + 0x0N10	[15:0]	LEN	USER_DEFINED	Unit is byte
Set GDMA source address	W	GDMA_BASE + 0x0N2C	[31:0]	PGMADDR	USER_DEFINED	The address in memory
Set GDMA configurations	W	GDMA_BASE + 0x0N14	[25:20]	MAS	6'd2 or 6'd4	Set 6'd2/6'd4 for I2C-1/2 TX respectively
			[18]	DIR	1'b0	Set 0 for Read (RAM to I2C)
			[17]	WPEN	1'b0	Set 0 to disable wrapping
			[15]	ITEN	1'b0	Set 0 to disable interrupt
			[10:8]	BURST	3'b000	Set 0 for single-byte burst
			[5]	B2W	1'b0	Set 0 to disable
			[4]	DREQ	1'b1	Set 1 to enable HW handshake
			[3]	DINC	1'b0	Set 0 to disable incremental address
[2]	SINC	1'b1	Set 1 to enable incremental address			

DMA General Mode TX Sequence						
			[1:0]	SIZE	2'b00	Set 0 for single-byte transfer
Enable GDMA	W	GDMA_BASE + 0x0N18	[15]	STR	1'b0	Set 0 to reset DMA transfer
	W	GDMA_BASE + 0x0N18	[15]	STR	1'b1	Set 1 to start DMA transfer
Set I2C slave ID	W	I2C_BASE + 0x260	[6:0]	MM_SLAVE_ID	USER_DEFINED	Set the ID of I2C slave
Set I2C TX length	W	I2C_BASE + 0x254	[15:0]	MM_CNT_BYTE_VAL_PK0	USER_DEFINED + 1	Set the data length to be transferred (Add 1 byte for word address)
Set I2C packet count and direction	W	I2C_BASE + 0x268	[5:4]	MM_PACK_VAL	2'd0	Set 0 for 1 packets
			[3:0]	MM_PACK_RW	4'b0000	Set 0 for I2C TX
Enable I2C transfer	W	I2C_BASE + 0x270	[15]	MASTER_EN	1'b1	Set 1 to enable master mode
			[14]	MM_GMODE	1'b1	Set 1 to enable general mode
			[0]	MM_START_EN	1'b1	Set 1 to start I2C transfer

**Table 2-50 The RX sequence of I2C DMA General Mode**

DMA General Mode RX Sequence						
Description	R/W	Address	Bit	MACRO	Value	Note
Set I2C word address	W	I2C_BASE + 0x27C	[7:0]	MM_DATA_W_REG	USER_DEFINED	Set the word address in I2C slave
Set GDMA transfer count	W	GDMA_BASE + 0x0N10	[15:0]	LEN	USER_DEFINED	Unit is byte
Set GDMA destination address	W	GDMA_BASE + 0x0N2C	[31:0]	PGMADDR	USER_DEFINED	The address in memory
Set GDMA configurations	W	GDMA_BASE + 0x0N14	[25:20]	MAS	6'd3 or 6'd5	Set 6'd3/6'd5 for I2C-1/2 RX respectively
			[18]	DIR	1'b0	Set 0 for Read (RAM to I2C)
			[17]	WPEN	1'b0	Set 0 to disable wrapping
			[15]	ITEN	1'b0	Set 0 to disable interrupt
			[10:8]	BURST	3'b000	Set 0 for single-byte burst
			[5]	B2W	1'b0	Set 0 to disable
			[4]	DREQ	1'b1	Set 1 to enable HW handshake



**DMA General Mode RX Sequence**

			[3]	DINC	1'b1	Set 1 to enable incremental address
			[2]	SINC	1'b0	Set 0 to disable incremental address
			[1:0]	SIZE	2'b00	Set 0 for single-byte transfer
Enable GDMA	W	GDMA_BASE + 0x0N18	[15]	STR	1'b0	Set 0 to reset DMA transfer
	W	GDMA_BASE + 0x0N18	[15]	STR	1'b1	Set 1 to start DMA transfer
Set I2C slave ID	W	I2C_BASE + 0x260	[6:0]	MM_SLAVE_ID	USER_DEFINED	Set the ID of I2C slave
Set I2C RX length	W	I2C_BASE + 0x254	[15:0]	MM_CNT_BYTE_VAL_PK0	16'd1	1 byte for word address
	W	I2C_BASE + 0x258	[15:0]	MM_CNT_BYTE_VAL_PK1	USER_DEFINED	Set the data length to be transferred
Set I2C packet count and direction	W	I2C_BASE + 0x268	[5:4]	MM_PACK_VAL	2'd1	Set 1 for 2 packets
			[3:0]	MM_PACK_RW	4'b0010	Set 1 for I2C RX
Enable I2C transfer	W	I2C_BASE + 0x270	[15]	MASTER_EN	1'b1	Set 1 to enable master mode
			[14]	MM_GMODE	1'b1	Set 1 to enable general mode
			[0]	MM_START_EN	1'b1	Set 1 to start I2C transfer

**2.5.3.6. Registers definitions**

1) I2C-1

**Module name: I2C-1 Base address: (+83090000h)**

Address	Name	Width	Register Function
83090240	<u>MM_PAD_CON0</u>	16	<b>Pad Control</b>
83090244	<u>MM_CNT_VAL_PHL</u>	16	<b>Counting Value Phase Low</b>
83090248	<u>MM_CNT_VAL_PHH</u>	16	<b>Counting Value Phase High</b>
8309024C	<u>MM_CNT_VAL_HS_PHL</u>	16	<b>Counting Value High-Speed Phase Low</b>
83090250	<u>MM_CNT_VAL_HS_PHH</u>	16	<b>Counting Value High-Speed Phase High</b>
83090254	<u>MM_CNT_BYTE_VAL_PK0</u>	16	<b>Byte value of packet 0</b>
83090258	<u>MM_CNT_BYTE_VAL_PK1</u>	16	<b>Byte value of packet 1</b>
8309025C	<u>MM_CNT_BYTE_VAL_PK2</u>	16	<b>Byte value of packet 2</b>
83090260	<u>MM_ID_CON0</u>	16	<b>ID Control 0</b>
83090264	<u>MM_ID_CON1</u>	16	<b>ID Control 1</b>

Address	Name	Width	Register Function
83090268	<u>MM_PACK_CON0</u>	16	Packet Control
8309026C	<u>MM_ACK_VAL</u>	16	Ack Value
83090270	<u>MM_CON0</u>	16	I2C Control
83090274	<u>MM_STATUS</u>	16	I2C Status
83090278	<u>MM_FIFO_CON0</u>	16	FIFO Control
8309027C	<u>MM_FIFO_DATA</u>	16	FIFO Data Write/Read
83090280	<u>MM_FIFO_STATUS</u>	16	FIFO Status
83090284	<u>MM_FIFO_PTR</u>	16	FIFO Pointer
830902C0	<u>DMA_CON0</u>	16	DMA Control
830902FC	<u>RESERVED0</u>	16	Reserved CR

83090240		<u>MM_PAD_CON0</u>						Pad Control						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									SY NC _E N	SD A_ DR VH _E N	SC L_ DR VH _E N	DE_CNT					
Type									RW	RW	RW	RW					
Reset									0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7	SYNC_EN	Set 1 to enable the I2C internal synchronization functions on sda_i and scl_i, inducing 2 cycles of latency.
6	SDA_DRVH_EN	Set 1 to enable SDA pad driving high. Default is pull high.
5	SCL_DRVH_EN	Set 1 to enable SCL pad driving high. Default is pull high.
4:0	DE_CNT	Deglitch counting number. Set 0 to disable the deglitch circuit.

83090244		<u>MM_CNT_VAL_PHL</u>						Counting Value Phase Low						0000FFFF			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	<u>MM_CNT_PHASE_VAL1</u>								<u>MM_CNT_PHASE_VAL0</u>								

e																
Type	RW								RW							
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
15:8	MM_CNT_PHASE_VAL1	<b>Phase 1 counting value. SCL rising edge to SDA timing. The STOP condition period.</b>  Unit: Depends on XTAL frequency (1/XTAL_FREQ)
7:0	MM_CNT_PHASE_VAL0	<b>Phase 0 counting value. SDA to SCL rising edge timing. The data setup time.</b>  Unit: Depends on XTAL frequency (1/XTAL_FREQ)

<b>83090248</b>	<b>MM_CNT_VAL_PHH</b>								<b>Counting Value Phase High</b>								<b>0000FFFF</b>	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	MM_CNT_PHASE_VAL3								MM_CNT_PHASE_VAL2									
Type	RW								RW									
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		

Bit(s)	Name	Description
15:8	MM_CNT_PHASE_VAL3	<b>Phase 3 counting value. SCL falling edge to SDA timing. The data hold time.</b>  Unit: Depends on XTAL frequency (1/XTAL_FREQ)
7:0	MM_CNT_PHASE_VAL2	<b>Phase 2 counting value. SDA to SCL falling edge timing. The START condition period.</b>  Unit: Depends on XTAL frequency (1/XTAL_FREQ)

<b>8309024C</b>	<b>MM_CNT_VAL_HS_P</b>								<b>Counting Value High-Speed Phase Low</b>								<b>0000FFFF</b>	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

Name																
Type																
Reset																

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

<b>83090250</b>	<b>MM CNT VAL HS P HH</b>	<b>Counting Value High-Speed Phase High</b>	<b>0000FFFF</b>
-----------------	-------------------------------	---	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

<b>83090254</b>	<b>MM CNT BYTE VAL PK0</b>	<b>Byte value of packet 0</b>	<b>00000000</b>
-----------------	--------------------------------	-------------------------------	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	MM_CNT_BYTE_VAL_PK0															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

15:0	MM_CNT_BYTE_VAL_PK0	<b>The first packet length for general case. But in normal read mode, it need to set the read data length.</b>
------	---------------------	--

<b>83090258</b>	<b>MM CNT BYTE VAL PK1</b>	<b>Byte value of packet 1</b>	<b>00000000</b>
-----------------	--------------------------------	-------------------------------	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>MM_CNT_BYTE_VAL_PK1</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	MM_CNT_BYTE_VAL_PK1	The second packet length for general case.

<b>8309025C</b>	<b>MM_CNT_BYTE_VAL_PK2</b>	<b>Byte value of packet 2</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>MM_CNT_BYTE_VAL_PK2</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	MM_CNT_BYTE_VAL_PK2	The third packet length for general case.

<b>83090260</b>	<b>MM_ID_CON0</b>	<b>ID Control 0</b>	<b>00000038</b>														
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>																	
<b>Type</b>																	
<b>Reset</b>																	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>												<b>MM_SLAVE_ID</b>					
<b>Type</b>												RW					
<b>Reset</b>											0	1	1	1	0	0	0

Bit(s)	Name	Description
6:0	MM_SLAVE_ID	The slave address.

83090264	MM ID CON1						ID Control 1						0000000F			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

83090268	MM PACK CON0						Packet Control						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											MM_PAC K_VAL		M M_ PA CK _R W[ 3]	M M_ PA CK _R W[ 2]	M M_ PA CK _R W[ 1]	M M_ PA CK _R W[ 0]
Type											RW		RW	RW	RW	RW
Reset											0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

- |     |               |  |
|-----|---------------|--|
| 5:4 | MM_PACK_VAL   | <p><b>Number of packet in general case.</b></p> <p>2'h0: means 1 packet</p> <p>2'h1: means 2 packet</p> <p>2'h2: means 3 packet</p> <p>2'h3: Reserved.</p> |
| 3   | MM_PACK_RW[3] | <b>Read/write signal for each packet in general case. Only</b>   |

Bit(s)	Name	Description
		<b>MM_PACK_RW[0] is used when not in general case.</b>
		0: write 1: read
2	MM_PACK_RW[2]	<b>Read/write signal for each packet in general case. Only MM_PACK_RW[0] is used when not in general case.</b>
		0: write 1: read
1	MM_PACK_RW[1]	<b>Read/write signal for each packet in general case. Only MM_PACK_RW[0] is used when not in general case.</b>
		0: write 1: read
0	MM_PACK_RW[0]	<b>Read/write signal for each packet in general case. Only MM_PACK_RW[0] is used when not in general case.</b>
		0: write 1: read

8309026C	MM_ACK_VAL						Ack Value						0000FFF				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name					MM_ACK_ID				MM_ACK_DATA								
Type					RO				RO								
Reset					1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
11:8	MM_ACK_ID	<b>The received ACK data bits after ID data in each packet.</b>
7:0	MM_ACK_DATA	<b>The last 8 received ACK data bits.</b>

83090270	MM_CON0						I2C Control						0000800			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MASTER_EN	MM_GMODE														MM_START_EN
Type	RW	RW														RW
Reset	0	0														0

Bit(s)	Name	Description
15	MASTER_EN	<b>Master enable</b>
14	MM_GMODE	<b>Master general mode enable.</b>  0: Normal mode. BYTE_VAL_PK0/1/2 is disabled for TX, I2C stops as TX FIFO is empty. BYTE_VAL_PK1/2 is disabled for RX, while BYTE_VAL_PK0 is used to indicate the byte count to be read.  1: General mode. This mode supports up to 3 packet transfer, which the length is defined by BYTE_VAL_PK0/1/2 respectively.
0	MM_START_EN	<b>Master starts transfer trigger. When DSP write 1 to this bit, the hardware initiates to transfer data until BUS_BUSY equals 0. When data starts to transfer, this bit will go to low immediately.</b>

<b>83090274</b>	<b>MM STATUS</b>						<b>I2C Status</b>						<b>00000004</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														MM_START_READY	MM_START_READY	BUS_BUSY
Type														RO	RO	RO
Reset														1	0	0

Bit(s)	Name	Description
2	MM_START_READY	<b>The master is ready for start trigger when read 1. When DSP set MM_START_EN to 1, this will go to low immediately. When data transfers finished, this signal will go to high. DSP can read this bit to decide the next</b>



Bit(s)	Name	Description
<b>data packet transfer.</b>		
1	MM_ARB_HAD_LOSE	The master had an arbitration lose when read 1. DSP writes 1 to clear this bit.
0	BUS_BUSY	The SDA and SCL are active when read 1. When the START signal was detected on I2C, the BUS_BUSY will set to high. When the STOP signal is detected on the bus, the BUS_BUSY will set to low.

83090278	MM_FIFO_CON0						FIFO Control										00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name															MM_TX_FIFO_CLR	MM_RX_FIFO_CLR		
Type															W1C	W1C		
Reset															0	0		

Bit(s)	Name	Description
1	MM_TX_FIFO_CLR	Clear the master TX FIFO when write 1.
0	MM_RX_FIFO_CLR	Clear the master RX FIFO when write 1.

8309027C	MM_FIFO_DATA						FIFO Data Write/Read										00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									MM_DATA_W/R_REG									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	MM_DATA_W/R_REG	Write/Read to push/pop data into/from TX/RX FIFO. (FIFO Depth: 8 bytes)

83090280		MM_FIFO_STATUS						FIFO Status								00000011	
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										M M_ TX _FI FO _O _VF	M M_ TX _FI FO _U ND R	M M_ TX _FI FO _F UL L	M M_ TX _FI FO _E MP	M M_ RX _FI FO _O _VF	M M_ RX _FI FO _U ND R	M M_ RX _FI FO _F UL L	M M_ RX _FI FO _E MP
Type										RO	RO	RO	RO	RO	RO	RO	RO
Reset										0	0	0	1	0	0	0	1

Bit(s)	Name	Description
7	MM_TX_FIFO_OVF	Master TX FIFO overflow. It can only be cleared when write MM_TX_FIFO_CLR 1.
6	MM_TX_FIFO_UNDR	Master TX FIFO underflow. It can only be cleared when write MM_TX_FIFO_CLR 1.
5	MM_TX_FIFO_FULL	Master TX FIFO full.
4	MM_TX_FIFO_EMP	Master TX FIFO empty.
3	MM_RX_FIFO_OVF	Master RX FIFO overflow. It can only be cleared when write MM_RX_FIFO_CLR 1.
2	MM_RX_FIFO_UNDR	Master RX FIFO underflow. It can only be cleared when write MM_RX_FIFO_CLR 1.
1	MM_RX_FIFO_FULL	Master RX FIFO full.
0	MM_RX_FIFO_EMP	Master RX FIFO empty.

83090284		MM_FIFO_PTR						FIFO Pointer								00000000	
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MM_TX_FIFO_WPTR				MM_TX_FIFO_RPTR				MM_RX_FIFO_WPTR				MM_RX_FIFO_RPTR			
Type	RO				RO				RO				RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:12	MM_TX_FIFO_WPTR	Master TX FIFO write pointer
11:8	MM_TX_FIFO_RPTR	Master TX FIFO read pointer
7:4	MM_RX_FIFO_WPTR	Master RX FIFO write pointer
3:0	MM_RX_FIFO_RPTR	Master RX FIFO read pointer

830902C0	DMA_CON0						DMA Control										00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name																				
Type																				
Reset																				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name																				
Type																				
Reset																				

Bit(s)	Name	Description
--------	------	-------------

830902FC	RESERVED0						Reserved CR										00000002			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name																				
Type																				
Reset																				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name																				
Type																				
Reset																				

Bit(s)	Name	Description
--------	------	-------------

2) I2C-2

**Module name: I2C-2 Base address: (+830a0000h)**

Address	Name	Width	Register Function
830A0240	<u>MM PAD CON0</u>	16	Pad Control
830A0244	<u>MM CNT VAL PHL</u>	16	Counting Value Phase Low
830A0248	<u>MM CNT VAL PHH</u>	16	Counting Value Phase High
830A024C	<u>MM CNT VAL HS PHL</u>	16	Counting Value High-Speed Phase Low
830A0250	<u>MM CNT VAL HS PHH</u>	16	Counting Value High-Speed Phase High
830A0254	<u>MM CNT BYTE VAL PK0</u>	16	Byte value of packet 0
830A0258	<u>MM CNT BYTE VAL PK1</u>	16	Byte value of packet 1
830A025C	<u>MM CNT BYTE VAL PK2</u>	16	Byte value of packet 2
830A0260	<u>MM ID CON0</u>	16	ID Control 0
830A0264	<u>MM ID CON1</u>	16	ID Control 1
830A0268	<u>MM PACK CON0</u>	16	Packet Control
830A026C	<u>MM ACK VAL</u>	16	Ack Value
830A0270	<u>MM CON0</u>	16	I2C Control
830A0274	<u>MM STATUS</u>	16	I2C Status
830A0278	<u>MM FIFO CON0</u>	16	FIFO Control
830A027C	<u>MM FIFO DATA</u>	16	FIFO Data Write/Read
830A0280	<u>MM FIFO STATUS</u>	16	FIFO Status
830A0284	<u>MM FIFO PTR</u>	16	FIFO Pointer
830A02C0	<u>DMA CON0</u>	16	DMA Control
830A02FC	<u>RESERVED0</u>	16	Reserved CR

830A0240		<u>MM PAD CON0</u>						Pad Control						00000000			
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											SDA_N	SCDR_VH_E_N	SCDR_VH_E_N	DE_CNT			
Type											RW	RW	RW	RW			
Reset											0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
7	SYNC_EN	Set 1 to enable the I2C internal synchronization functions on sda_i and scl_i, inducing 2 cycles of latency.
6	SDA_DRVH_EN	Set 1 to enable SDA pad driving high. Default is pull high.
5	SCL_DRVH_EN	Set 1 to enable SCL pad driving high. Default is pull high.
4:0	DE_CNT	Debounce counting number. Set 0 to disable the debounce circuit.

830A0244	MM_CNT_VAL_PHL						Counting Value Phase Low						0000FFFF			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MM_CNT_PHASE_VAL1						MM_CNT_PHASE_VAL0									
Type	RW						RW									
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
15:8	MM_CNT_PHASE_VAL1	Phase 1 counting value. SCL rising edge to SDA timing. The STOP condition period.  Unit: Depends on XTAL frequency (1/XTAL_FREQ)
7:0	MM_CNT_PHASE_VAL0	Phase 0 counting value. SDA to SCL rising edge timing. The data setup time.  Unit: Depends on XTAL frequency (1/XTAL_FREQ)

830A0248	MM_CNT_VAL_PHL						Counting Value Phase High						0000FFFF			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MM_CNT_PHASE_VAL3						MM_CNT_PHASE_VAL2									
Type	RW						RW									
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
15:8	MM_CNT_PHASE_VAL3	<b>Phase 3 counting value. SCL falling edge to SDA timing. The data hold time.</b>  Unit: Depends on XTAL frequency (1/XTAL_FREQ)
7:0	MM_CNT_PHASE_VAL2	<b>Phase 2 counting value. SDA to SCL falling edge timing. The START condition period.</b>  Unit: Depends on XTAL frequency (1/XTAL_FREQ)

<b>830A024C</b>	<b>MM_CNT_VAL_HS_P</b>						<b>Counting Value High-Speed Phase Low</b>						<b>0000FFFF</b>			
	<b>HL</b>															
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																

Bit(s)	Name	Description
--------	------	-------------

<b>830A0250</b>	<b>MM_CNT_VAL_HS_P</b>						<b>Counting Value High-Speed Phase High</b>						<b>0000FFFF</b>			
	<b>HH</b>															
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																

Bit(s)	Name	Description
--------	------	-------------

<b>830A0254</b>	<b>MM_CNT_BYTE_VAL</b>						<b>Byte value of packet 0</b>						<b>00000000</b>			
-----------------	------------------------	--	--	--	--	--	-------------------------------	--	--	--	--	--	-----------------	--	--	--

<b>PK0</b>																
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	MM_CNT_BYTE_VAL_PK0															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	MM_CNT_BYTE_VAL_PK0	The first packet length for general case. But in normal read mode, it need to set the read data length.

<b>830A0258</b>	<b>MM_CNT_BYTE_VAL</b>	<b>Byte value of packet 1</b>	<b>00000000</b>													
	<b>PK1</b>															
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	MM_CNT_BYTE_VAL_PK1															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	MM_CNT_BYTE_VAL_PK1	The second packet length for general case.

<b>830A025C</b>	<b>MM_CNT_BYTE_VAL</b>	<b>Byte value of packet 2</b>	<b>00000000</b>													
	<b>PK2</b>															
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	MM_CNT_BYTE_VAL_PK2															
<b>Type</b>	RW															

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
15:0	MM_CNT_BYTE_VAL_PK2	The third packet length for general case.

830A0260	MM_ID_CON0						ID Control 0						00000038			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>										MM_SLAVE_ID						
<b>Type</b>										RW						
<b>Reset</b>										0	1	1	1	0	0	0

Bit(s)	Name	Description
6:0	MM_SLAVE_ID	The slave address.

830A0264	MM_ID_CON1						ID Control 1						0000000F			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																

Bit(s)	Name	Description
--------	------	-------------

830A0268	MM_PACK_CON0						Packet Control						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																



Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Bit																	
Name											MM_PACK_VAL		MM_PACK_RW[3]	MM_PACK_RW[2]	MM_PACK_RW[1]	MM_PACK_RW[0]	
Type											RW		RW	RW	RW	RW	
Reset											0	0	0	0	0	0	0

Bit(s)	Name	Description
5:4	MM_PACK_VAL	<p><b>Number of packet in general case.</b></p> <p>2'h0: means 1 packet</p> <p>2'h1: means 2 packet</p> <p>2'h2: means 3 packet</p> <p>2'h3: Reserved.</p>
3	MM_PACK_RW[3]	<p><b>Read/write signal for each packet in general case. Only MM_PACK_RW[0] is used when not in general case.</b></p> <p>0: write</p> <p>1: read</p>
2	MM_PACK_RW[2]	<p><b>Read/write signal for each packet in general case. Only MM_PACK_RW[0] is used when not in general case.</b></p> <p>0: write</p> <p>1: read</p>
1	MM_PACK_RW[1]	<p><b>Read/write signal for each packet in general case. Only MM_PACK_RW[0] is used when not in general case.</b></p> <p>0: write</p> <p>1: read</p>
0	MM_PACK_RW[0]	<p><b>Read/write signal for each packet in general case. Only MM_PACK_RW[0] is used when not in general case.</b></p> <p>0: write</p> <p>1: read</p>

830A026C	MM_ACK_VAL						Ack Value						0000FFF			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>					MM_ACK_ID				MM_ACK_DATA							
<b>Type</b>					RO				RO							
<b>Reset</b>					1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
11:8	MM_ACK_ID	The received ACK data bits after ID data in each packet.
7:0	MM_ACK_DATA	The last 8 received ACK data bits.

<b>830A0270</b>	<b>MM_CON0</b>						<b>I2C Control</b>								<b>00000800</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	MA ST ER _E N	M M_ GM OD E														M M_ ST AR T_ EN
<b>Type</b>	RW	RW														RW
<b>Reset</b>	0	0														0

Bit(s)	Name	Description
15	MASTER_EN	Master enable
14	MM_GMODE	Master general mode enable.  0: Normal mode. BYTE_VAL_PK0/1/2 is disabled for TX, I2C stops as TX FIFO is empty. BYTE_VAL_PK1/2 is disabled for RX, while BYTE_VAL_PK0 is used to indicate the byte count to be read.  1: General mode. This mode supports up to 3 packet transfer, which the length is defined by BYTE_VAL_PK0/1/2 respectively.
0	MM_START_EN	Master starts transfer trigger. When DSP write 1 to this bit, the hardware initiates to transfer data until BUS_BUSY equals 0. When data starts to transfer, this bit will go to low immediately.

<b>830A0274</b>	<b>MM_STATUS</b>						<b>I2C Status</b>								<b>00000004</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														MM_START_READY	MM_ARB_HAD_LOSE	BUS_BUSY
<b>Type</b>														RO	RO	RO
<b>Reset</b>														1	0	0

Bit(s)	Name	Description
2	MM_START_READY	The master is ready for start trigger when read 1. When DSP set MM_START_EN to 1, this will go to low immediately. When data transfers finished, this signal will go to high. DSP can read this bit to decide the next data packet transfer.
1	MM_ARB_HAD_LOSE	The master had an arbitration lose when read 1. DSP writes 1 to clear this bit.
0	BUS_BUSY	The SDA and SCL are active when read 1. When the START signal was detected on I2C, the BUS_BUSY will set to high. When the STOP signal is detected on the bus, the BUS_BUSY will set to low.

<b>830A0278</b>	<b>MM_FIFO_CON0</b>						<b>FIFO Control</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>															MM_TX_FIFO_CLR	MM_RX_FIFO_CLR
<b>Type</b>															W1C	W1C
<b>Reset</b>															0	0

Bit(s)	Name	Description
1	MM_TX_FIFO_CLR	Clear the master TX FIFO when write 1.

Bit(s)	Name	Description
0	MM_RX_FIFO_CLR	Clear the master RX FIFO when write 1.

830A027C		MM_FIFO_DATA						FIFO Data Write/Read								00000000	
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										MM_DATA_W/R_REG							
Type										RW							
Reset										0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	MM_DATA_W/R_REG	Write/Read to push/pop data into/from TX/RX FIFO. (FIFO Depth: 8 bytes)

830A0280		MM_FIFO_STATUS						FIFO Status								00000011	
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																	
Type																	
Reset																	
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										M M_ TX _FI FO _O VF	M M_ TX _FI FO _U NDR	M M_ TX _FI FO _F UL	M M_ TX _FI FO _E MP	M M_ RX _FI FO _O VF	M M_ RX _FI FO _U NDR	M M_ RX _FI FO _F UL	M M_ RX _FI FO _E MP
Type										RO	RO	RO	RO	RO	RO	RO	RO
Reset										0	0	0	1	0	0	0	1

Bit(s)	Name	Description
7	MM_TX_FIFO_OVF	Master TX FIFO overflow. It can only be cleared when write MM_TX_FIFO_CLR 1.
6	MM_TX_FIFO_UNDR	Master TX FIFO underflow. It can only be cleared when write MM_TX_FIFO_CLR 1.
5	MM_TX_FIFO_FULL	Master TX FIFO full.

Bit(s)	Name	Description
4	MM_TX_FIFO_EMP	Master TX FIFO empty.
3	MM_RX_FIFO_OVF	Master RX FIFO overflow. It can only be cleared when write MM_RX_FIFO_CLR 1.
2	MM_RX_FIFO_UNDR	Master RX FIFO underflow. It can only be cleared when write MM_RX_FIFO_CLR 1.
1	MM_RX_FIFO_FULL	Master RX FIFO full.
0	MM_RX_FIFO_EMP	Master RX FIFO empty.

830A0284		MM_FIFO_PTR				FIFO Pointer								00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MM_TX_FIFO_WPTR				MM_TX_FIFO_RPTR				MM_RX_FIFO_WPTR				MM_RX_FIFO_RPTR			
Type	RO				RO				RO				RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:12	MM_TX_FIFO_WPTR	Master TX FIFO write pointer
11:8	MM_TX_FIFO_RPTR	Master TX FIFO read pointer
7:4	MM_RX_FIFO_WPTR	Master RX FIFO write pointer
3:0	MM_RX_FIFO_RPTR	Master RX FIFO read pointer

830A02C0		DMA_CON0				DMA Control								00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

830A02FC		RESERVED0					Reserved CR							0000002		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

## 2.5.4. Auxiliary ADC

### 2.5.4.1. General description

MT76x7 features one auxiliary ADC function. The ADC function contains a 4-channel analog switch, a single-end input asynchronous 12-bit SAR (Successive Approximation Register) ADC, and a digital averaging function. The digital averaging function can perform on-the-fly averaging function of 1/2/4/8/16/32/64 points. The ADC features the dithering function to enhance the DNL performance.

### 2.5.4.2. Function




Figure 2-44. Auxiliary ADC block diagram (Analog Part)




Figure 2-45. Auxiliary ADC block diagram




Figure 2-46. Auxiliary ADC Clock Timing Diagram

2.5.4.3. Auxiliary ADC features:

- Input channel number: 4 channels
- Sampling and output data rate: 2MS/s
- DNL without dithering and averaging:  $<\pm 2\text{LSB}$
- DNL with dithering and averaging:  $<\pm 1\text{LSB}$
- Dithering function: 16 levels with step size of 4LSB.

2.5.4.4. Auxiliary ADC digital averaging FSM




Figure 2-47. Auxiliary ADC digital averaging FSM

1) FSM operation example

- State=S\_IDLE, set REG\_CH\_MAP[15:0] =16'b1000\_0100\_1111\_1010 , then set ADC\_FSM\_EN=1(a) to enable FSM, then change to next state.
- State=S\_WAIT\_INIT, ADC\_EN=1 to enable ADC hardware, C\_t count from 0 to C\_t=reg\_t\_init(100)-1 (b) for ADC initial stable time, then change to next state



- c) State=S\_WAIT\_CH, CH update as CH1(init)( REG\_CH\_MAP[15:0] =16'b1000\_0100\_1111\_1010),C\_t count from 0 to C\_t=reg\_t\_ch(8)-1 (c) for CH stable time , then change to next state
- d) State=S\_AVG, C\_t count from 0 to C\_t=reg\_avg\_num(32)-1 (d) for sample average number, The averaged sample will also be written to FIFO at this moment, then change to next state.
- e) State=S\_WAIT\_CH, CH update as CH3(16'b1000\_0100\_1111\_1010), then repeat step (c) and (d) .
- f) State=S\_AVG, if CH=CH15(last channel for REG\_CH\_MAP[15:0] =16'b1000\_0100\_1111\_1010) and C\_t=32-1 (e) , because PMODE\_EN=1, the state will be changed to S\_IDLE\_PERIOD.
- g) State=S\_IDLE\_PERIOD, FSM HW keep ADC\_FSM\_EN as 1, but change ADC\_EN=0 to disable ADC Hardware for power saving, when C\_peroid count to reg\_period (8000)-1 (g) , the state will be changed to S\_WAIT\_INIT.
- h) Repeat step (b) to (g) for 8ms non-stop periodic operation.

If the PMODE\_EN=0 and CH equals the last CH number of the CH bit map register, the state will go back to S\_IDLE state and ADC\_EN will be set as 1'b0 by FSM. User should set ADC\_FSM\_EN=0 before enable the next run (Re-start from (a)).

2) Format of each average sample:

Each 12 bit averaged sample data will be combined with CH number information(4bits) to composite an 16 bits and write to fifo

(In REG\_CH\_MAP[15:0] =16'b1000\_0100\_1111\_1010 case, CH sequence is 1,3,4,...15)

FIFO[0]= {sample0[15:0], CH1[3:0]}

FIFO[1]= {sample1[15:0], CH3[3:0]}

FIFO[2]= {sample2[15:0], CH4[3:0]}

...

FIFO[7]= {sample7[15:0], CH15[3:0]}



- Need additional maintain a GPT interrupt to CPU. GPT time should be SW control and guarantee longer than ADC conversion time.
- CPU read RX\_PTR and calculate RX data length  $n$
- CPU read data port  $n$  times

Note: In this mode, ADC\_IER[0] (RXFEN) should be set 0 to disable ADC\_FIFO interrupt.

#### **2.5.4.6. Programming sequence**

All channels, 32 samples average, 125Hz(8ms) operation frequency for example.

Steps:

- 1) Start up setting before enable AUXADC.
  - Set RG\_PMU\_03[22]=1 and RG\_PMU\_03[14]=1
  - Set ADC\_CTL4[29:28]=2'b10, ADC\_CTL4[31]=1, ADC\_CTL3[17:16]=2'b11
  - ADC\_CTL3[31:0]=32'h70F3AA15
  - Set RG\_PMU\_14[1]=1 (RG\_ALDO\_EN\_ADC), then wait 200us for 2.5V output ready.
- 2) ADC\_EN will be set to 1 when user set ADC\_FSM\_EN to enable ADC control FSM.
- 3) wait 100 clock cycles for ADC reference generator settled
- 4) AUXADC\_MUX will change to the target channel depends on the REG\_CH\_MAP setting.
- 5) Wait 8 clock cycles for channel switches settled & ADC latency (2 clock cycles)
- 6) 32 clock cycles for averaging
- 7) Repeat step 3~5 for all channels
- 8) ADC\_EN will be set to 0 when ADC control FSM goes to IDLE state.
- 9) User can disable ALDO after disable AUXADC for power saving.
  - Set RG\_PMU\_14[1]=0 (RG\_ALDO\_EN\_ADC)
  - Note: If the ALDO on/off period smaller than 200ms, we suggest let ALDO keep on to reduce power consumption.
  - $I_{avg} = \Delta Q / \Delta T = (2.1\mu F * 2.5V) / 200ms = 26.25\mu A \approx$  quiescent current 26 $\mu A$

#### **2.5.4.7. Auxiliary ADC clock source**

By below diagram, the adc\_clk\_clk\_mux can select three difference clock sources for AUXADC Contrl/Macro.

- From AUXADC clock divider
- From 8-1 multiplexer output of PMU buck input clock delay chain
- From PMU buck output clock

The default setting/path is marked as red color to get a better AUXADC SNR performance.




Figure 2-49. Auxiliary ADC clock source diagram

2.5.4.8. Register definitions

1) Configure Control

Module name: top\_cfg\_aon\_cm4 Base address: (+83008000h)

Address	Name	Width	Register Function
83008180	<b>ADC_CTL0</b>	32	<b>AUXADC control register 0</b>
83008184	<b>ADC_CTL1</b>	32	<b>AUXADC control register 1</b>
83008188	<b>ADC_CTL2</b>	32	<b>AUXADC control register 2</b>
8300818C	<b>ADC_CTL3</b>	32	<b>AUXADC control register 3</b>
83008190	<b>ADC_CTL4</b>	32	<b>AUXADC control register 4</b>

83008180	ADC_CTL0					AUXADC control register 0						03FFC98A				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	REG_CH_MAP															

<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	REG_T_INIT							PM OD E_ EN	REG_T_CH				REG_AVG_MODE			AD C_ FS M_ EN
<b>Type</b>	RW							RW	RW				RW			RW
<b>Reset</b>	1	1	0	0	1	0	0	1	1	0	0	0	1	0	1	0

Bit(s)	Name	Description
31:16	REG_CH_MAP	<p><b>ADC Channel bit map register, you can enable random CH by setting each corresponding bit</b></p> <p>EX: REG_CH_MAP[15:0] =16'b1000_0100_1111_1010 =&gt; Channel # 1,3,4,5,6,7,10 and 15 is enable.</p> <p>Note: User should set the adc_fifo register "RX_TRI_LVL" according to the channel number. For above example is 8 channels enable, so the "RX_TRI_LVL" should set to 4'd8.</p>
15:9	REG_T_INIT	<b>ADC initial stable time value</b>
8	PMODE_EN	<p><b>Periodic mode enable</b></p> <p>1'b0: FSM will run one time then back to IDLE state</p> <p>1'b1: FSM will run periodically (non-stop)</p>
7:4	REG_T_CH	<b>ADC Channel stable time value</b>
3:1	REG_AVG_MODE	<p><b>Select ADC sample average number</b></p> <p>3'd0: avg 1 sample (REG_AVG_NUMBER=1)</p> <p>3'd1: avg 2 samples (REG_AVG_NUMBER=2)</p> <p>3'd2: avg 4 samples (REG_AVG_NUMBER=4)</p> <p>3'd3: avg 8 samples (REG_AVG_NUMBER=8)</p> <p>3'd4: avg 16 samples (REG_AVG_NUMBER=16)</p> <p>3'd5: avg 32 samples (REG_AVG_NUMBER=32)</p> <p>3'd6: avg 64 samples (REG_AVG_NUMBER=64)</p> <p>3'd7: avg 64 samples (REG_AVG_NUMBER=64)</p>
0	ADC_FSM_EN	<p><b>ADC FSM enable</b></p> <p>1'b0: Force ADC FSM in IDLE state</p> <p>1'b1: ADC FSM start to run</p>

<b>83008184</b>	<b>ADC_CTL1</b>	<b>AUXADC control register 1</b>	<b>00001F40</b>
-----------------	-----------------	----------------------------------	-----------------

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	<b>REG_PERIOD</b>															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>REG_PERIOD</b>															
Type	RW															
Reset	0	0	0	1	1	1	1	1	0	1	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	REG_PERIOD	The clock cycle count period in periodic mode

83008188	ADC_CTL2	AUXADC control register 2	0000FFFO														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	RESERVED											REG_ADC_TIMESTAMP_EN	REG_ADC_DATA_SYNC_MODE	RO_ADC_COMP_FLAG			
Type	RO											RW	RW	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	REG_COMP_THRESHOLD												REG_COMP_IRQ_EN				
Type	RW												RW				
Reset	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	

Bit(s)	Name	Description
31:22	RESERVED	Reserved
21	REG_ADC_TIMESTAMP_EN	Free-run counter enable for timestamp.
20	REG_ADC_DATA_SYNC_MODE	AUXADC_DOUT is sampled by ADC_CLK_OUT. 1'b0: positive edge sample. 1'b1: negative edge sample.
19:16	RO_ADC_COMP_FLAG	Indicate which channel trigger the adc_comp_irq_b. Bit0~3 means CH0~3.
15:4	REG_COMP_THRESHOLD	Comparator mode threshold value. When ADC result is larger than this value, the interrupt (adc_comp_irq_b)

Bit(s)	Name	Description
<b>will be assert.</b>		
3:0	REG_COMP_IRQ_EN	<b>Comparator mode IRQ enable.</b>  Bit0~3 means CH0~3.

8300818C	ADC_CTL3						AUXADC control register 3						FOFOAA55			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	REG_AUXADC															
<b>Type</b>	RW															
<b>Reset</b>	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	REG_AUXADC															
<b>Type</b>	RW															
<b>Reset</b>	1	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1

Bit(s)	Name	Description
31:0	REG_AUXADC	<p><b>AUXADC analog macro settings.</b></p> <p>RG_AUXADC[31]:AUXADC VCM generator setting</p> <p>1'd 0:When VREF=2.5V(default for MT76x7)</p> <p>1'd 1:When VREF=1.8V</p> <p>RG_AUXADC[30:18]: reserved register</p> <p>RG_AUXADC[17]: Register to select the clock source of ADC macro.</p> <p>1'd0: The same as ADC controller</p> <p>1'd1: PMU buck output clock</p> <p>RG_AUXADC[16]: Register to invert PMU buck output clock for ADC macro clock source.</p> <p>1'd0: Keep original clock</p> <p>1'd1: Invert original clock</p> <p>RG_AUXADC[15]: AUXADC clock generator enable to generate difference clock phase for ADC , ex clk1, clk1b, clk2, clk2b</p> <p>1'd 0:disable</p> <p>1'd 1:enable(default)</p> <p>RG_AUXADC[14]: reserved register</p> <p>RG_AUXADC[13]: enable VCM(common-mode voltage) generator</p>

Bit(s)	Name	Description
1'd 0:		
1'd 1:		enable(default)
	RG_AUXADC[12]:	reserved register
	RG_AUXADC[11]:	AUXADC input MUX enable
1'd 0:		disable
1'd 1:		enable(default)
	RG_AUXADC[10]:	reserved register
	RG_AUXADC[9:8]:	Dithering function step size
2'd 0:		2 steps
2'd 1:		4 steps
2'd 2:		8 steps (default)
2'd 3:		16 steps
	RG_AUXADC[7]:	reserved register
	RG_AUXADC[6]:	Dithering function enable.
1'd 0:		disable
1'd 1:		enable
	RG_AUXADC[5]:	reserved register
	RG_AUXADC[4]:	comparator pre-amplifier enable.
1'd 0:		disable
1'd 1:		enable
	RG_AUXADC[3:2]:	comparator pre-amplifier current
2'd 0:		40uA(typical corner)
2'd 1:		80uA (typical corner)
2'd 2:		160uA(typical corner)
2'd 3:		160uA (typical corner)
	RG_AUXADC[1:0]:	comparator timing loop delay time
2'd 0:		3ns(typical corner)
2'd 1:		6ns(typical corner)
2'd 2:		9ns(typical corner)
2'd 3:		12ns(typical corner)



<b>83008190</b>	<b>ADC_CTL4</b>					<b>AUXADC control register 4</b>							<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	adc_clk_ctl_inv_en	RESERVED	adc_clk_ctl_mux		RESERVED	adc_buck_clk_dly_sel			RESERVED							
<b>Type</b>	RW	RO	RW		RO	RW			RO							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RESERVED														cr_adc_en_sw	cr_adc_en_sw_sel
<b>Type</b>	RO														RW	RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	adc_clk_ctl_inv_en	<p><b>Register to invert 3-1 multiplexer output clock for ADC controller clock source</b></p> <p>1'b0: Keep original clock</p> <p>1'b1: Invert original clock</p>
30	RESERVED	<b>Reserved</b>
29:28	adc_clk_ctl_mux	<p><b>Register to select 3-1 multiplexer output as the clock source of ADC controller</b></p> <p>2'b00: Clock source is from ADC clock divider</p> <p>2'b01: Clock source is from 8 to 1 multiplexer output of PMU buck input clock delay chain</p> <p>2'b10: Clock source is from PMU buck output clock</p>
27	RESERVED	<b>Reserved</b>
26:24	adc_buck_clk_dly_sel	<p><b>Register to select 8-1 multiplexer output of PMU buck input clock delay chain as ADC controller clock source</b></p> <p>3'b000: No delay of PMU buck input clock</p> <p>3'b001: 1 Xtal clock delay of PMU buck input clock</p> <p>....</p> <p>3'b111: 7 Xtal clock delay of PMU buck input clock</p>
23:2	RESERVED	<b>Reserved</b>
1	cr_adc_en_sw	<b>adc_en software control</b>
0	cr_adc_en_sw_sel	<b>adc_en software mode select or not</b>

Bit(s)	Name	Description
		1'b0: adc_en control by hardware fsm
		1'b1: adc_en control by "cr_adc_en_sw"

### 1. FIFO Control

**Module name: adc\_fifo Base address: (+830d0000h)**

Address	Name	Width	Register Function
830D0000	<u>ADC_RBR</u>	32	<b>RX Buffer Register</b>
830D0004	<u>ADC_IER</u>	32	<b>Interrupt Enable Register</b>
830D0008	<u>ADC_IIR</u>	32	<b>Interrupt Identification Register</b>
830D0008	<u>ADC_FIFOCTRL</u>	32	<b>FIFO Control Register</b>
830D000C	<u>ADC_FAKELCR</u>	32	<b>Fake Control Register</b>
830D0014	<u>ADC_LSR</u>	32	<b>Line Status Register</b>
830D0048	<u>ADC_SLEEP_EN</u>	32	<b>Sleep Enable Register</b>
830D004C	<u>ADC_DMA_EN</u>	32	<b>DMA Enable Register</b>
830D0054	<u>ADC_RTOCNT</u>	32	<b>RX Timeout Count</b>
830D0060	<u>ADC_TRI_LVL</u>	32	<b>TRX FIFO Trigger Level Register</b>
830D0064	<u>ADC_WAK</u>	32	<b>Wakeup Register</b>
830D0068	<u>ADC_WAT_TIME</u>	32	<b>Asynchronous Timer Register</b>
830D006C	<u>ADC_HANDSHAKE</u>	32	<b>New Handshake Control Register</b>
830D0070	<u>ADC_DEBUG_RX_FIFO_0</u>	32	<b>RX FIFO Address 0 Debug Register</b>
830D0074	<u>ADC_DEBUG_RX_FIFO_1</u>	32	<b>RX FIFO Address 1 Debug Register</b>
830D0078	<u>ADC_DEBUG_RX_FIFO_2</u>	32	<b>RX FIFO Address 2 Debug Register</b>
830D007C	<u>ADC_DEBUG_RX_FIFO_3</u>	32	<b>RX FIFO Address 3 Debug Register</b>
830D0080	<u>ADC_DEBUG_RX_FIFO_4</u>	32	<b>RX FIFO Address 4 Debug Register</b>
830D0084	<u>ADC_DEBUG_RX_FIFO_5</u>	32	<b>RX FIFO Address 5 Debug Register</b>
830D0058	<u>ADC_DEBUG_RX_FIFO_6</u>	32	<b>RX FIFO Address 6 Debug Register</b>
830D008C	<u>ADC_DEBUG_RX_FIFO_7</u>	32	<b>RX FIFO Address 7 Debug Register</b>
830D0090	<u>ADC_DEBUG_RX_FIFO_8</u>	32	<b>RX FIFO Address 8 Debug Register</b>
830D0094	<u>ADC_DEBUG_RX_FIFO_9</u>	32	<b>RX FIFO Address 9 Debug Register</b>
830D0098	<u>ADC_DEBUG_RX_FIFO_a</u>	32	<b>RX FIFO Address 10 Debug Register</b>
830D009C	<u>ADC_DEBUG_RX_FIFO_b</u>	32	<b>RX FIFO Address 11 Debug Register</b>
830D00A0	<u>ADC_DEBUG_RX_FIFO_c</u>	32	<b>RX FIFO Address 12 Debug Register</b>
830D00A4	<u>ADC_DEBUG_RX_FIFO</u>	32	<b>RX FIFO Address 13 Debug Register</b>

Address	Name	Width	Register Function
830D00A8	<u>O</u> <u>d</u> <b>ADC DEBUG RX FIFO</b>	32	<b>RX FIFO Address 14 Debug Register</b>
830D00AC	<u>O</u> <u>e</u> <b>ADC DEBUG RX FIFO</b>	32	<b>RX FIFO Address 15 Debug Register</b>
830D00D4	<u>O</u> <u>f</u> <b>ADC DEBUG RX PT</b> <b>R</b>	32	<b>RX FIFO Pointer Debug Register</b>

830D0000	ADC_RBR						RX Buffer Register						00000000					
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	ADC_RBR																	
<b>Type</b>	RO																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	ADC_RBR																	
<b>Type</b>	RO																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
31:0	ADC_RBR	ADC_RBR	<b>The received data can be read by accessing this register.</b>

This register is valid only when ADC\_FAKELCR[7] (0x0C) is equal to 0.

830D0004	ADC_IER						Interrupt Enable Register						00000000					
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>																<b>RX FEN</b>		
<b>Type</b>																RU		
<b>Reset</b>																0		

Bit(s)	Mnemonic	Name	Description
0	RXFEN	RXFEN	<b>Enables RX full and time-out interrupt</b>

This register is valid only when ADC\_FAKELCR[7] is equal to 0.

Bit(s)	Mnemonic	Name	Description
			0 :No interrupt will be generated if the RX buffer contains data or timed out.  1: An interrupt will be generated if the RX Buffer contains data or timed out.

830D0008		ADC_IIR						Interrupt Identification Register								00000001			
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																			
Type																			
Reset																			
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name														ADC_IIR					
Type														RU					
Reset														0	0	0	1		

Bit(s)	Mnemonic	Name	Description
3:0	ADC_IIR	ADC_IIR	<b>Interrupt identification</b>  This register is valid only when ADC_FAKELCR (0x0C) is not equal to 0xBF.  4'h1: No interrupt pending  4'h4: RX data Received  4'hc: RX data Timeout  4'h2 :Not used

830D0008		ADC_FIFOCTRL						FIFO Control Register								00000000			
Bit		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																			
Type																			
Reset																			
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name																CL	RR		
Type																WO			
Reset																0			

Bit(s)	Mnemonic	Name	Description
1	CLRR	CLRR	<p><b>Clears receive FIFO</b></p> <p>This register is valid only when ADC_FAKELCR (0x0C) is not equal to 0xBF.</p> <p>0: Leave RX FIFO intact</p> <p>1: Clear all bytes in RX FIFO</p>

830D000C		ADC_FAKELCR					Fake Control Register								00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									ADC_FAKELCR									
Type									RU									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0	ADC_FAKELCR	ADC_FAKELCR	<p><b>Synchronizes SW control method of UART</b></p> <p>When FAKELCR[7] is equal to 1, RBR(0x00), and IER(0x04) will not be readable/writable. When FAKELCR is equal to 0xBF, RBR(0x00), IER(0x04), IIR(0x08) and LSR(0x14) will not be readable/writable.</p>

830D0014		ADC_LSR					Line Status Register								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DR
Type																RU
Reset																0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
0	<b>DR</b>	DR	<b>Data ready</b>  Readable when LCR != 0xBF.  0: Cleared by reading RX buffer  1: Set by RX buffer becoming full

830D0048		ADC_SLEEP_EN						Sleep Enable Register						00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																ADC_SLEEP_EN
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	<b>ADC_SLEEP_EN</b>	ADC_SLEEP_EN	<b>For sleep mode issue</b>  0: Does not deal with sleep mode indication signal  1: Activate flow control according to software initial setting when chip enters sleep mode. Release hardware flow when chip wakes up.

830D004C		ADC_DMA_EN						DMA Enable Register						00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														TOCNT_A UTORST		RX_DMA_EN

Type																		RW			RW
Reset																			0		0

Bit(s)	Mnemonic	Name	Description
2	TO_CNT_AUTORST	TO_CNT_AUTORST	<p><b>Time-out counter auto reset register</b></p> <p>0: After RX time-out happens, SW shall reset the interrupt by reading ADC 0x4C.</p> <p>1: The timeout counter will be auto reset.</p>
0	RX_DMA_EN	RX_DMA_EN	<p><b>RX_DMA mechanism enabling signal</b></p> <p>0 :Does not use DMA in RX</p> <p>1: Use DMA in RX. When this register is enabled, the flow control is based on the DMA threshold and generates a time-out interrupt.</p>

<b>830D0054</b>	<b>ADC_RTOCNT</b>						<b>RX Timeout Count</b>						<b>00000040</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>							<b>ADC_RTOCNT</b>									
<b>Type</b>							RW									
<b>Reset</b>							0	1	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	ADC_RTOCNT	ADC_RTOCNT	<p><b>Used for RX time-out interrupt</b></p> <p>The RX time-out interrupt will be generated when:</p> <ol style="list-style-type: none"> <li>RXRTOEN (0x04[0]) is set to 1.</li> <li>RX buffer is empty.</li> <li>The most recent character is received longer than (RTOCNT*blk period*4).</li> </ol>

<b>830D0060</b>	<b>ADC_TRI_LVL</b>						<b>TRX FIFO Trigger Level Register</b>						<b>00000028</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									ADC_LOOP	RX_TRI_LVL						
Type									RW	RW						
Reset									0	0	1	0	1			

Bit(s)	Mnemonic	Name	Description
7	ADC_LOOP	ADC_LOOP	<b>Used to enable ADC loop back mode</b>  The data output from TX will be received by RX.
6:3	RX_TRI_LVL	RX_TRI_LVL	<b>Used for RX FIFO trigger threshold</b>  A RX trigger interrupt (IIR(0x08)) = 4) will be set if the data in RXFIFO is more than RX_TRI_LVL. The output flow control signal will also be set if the data in RXFIFO is more than RX_TRI_LVL.

<b>830D0064</b>	<b>ADC_WAK</b>				<b>Wakeup Register</b>											<b>00000001</b>
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																ADC_WAK
Type																RW
Reset																1

Bit(s)	Mnemonic	Name	Description
0	ADC_WAK	ADC_WAK	<b>Wakeup ADC module</b>

<b>830D0068</b>	<b>ADC_WAT_TIME</b>				<b>Asynchronous Timer Register</b>											<b>00000012</b>
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>											WAT_TIME_2			WAT_TIME_1		
<b>Type</b>											RW			RW		
<b>Reset</b>											0	1	0	0	1	0

Bit(s)	Mnemonic	Name	Description
5:3	WAT_TIME_2	WAT_TIME_2	<b>The second level of wait time</b>  WAT_TIME_2 cannot be less than 0x2.
2:0	WAT_TIME_1	WAT_TIME_1	<b>The first level of wait time</b>  WAT_TIME_1 cannot be less than 0x2.

830D006C	ADC_HANDSHAKE						New Handshake Control Register						00000003			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														RTO_EXT	HIGH_SPEED_EN	HANDSHAKE_EN
<b>Type</b>														RW	RW	RW
<b>Reset</b>														0	1	1

Bit(s)	Mnemonic	Name	Description
2	RTO_EXT	RTO_EXT	<b>Extends the value of RX time-out counter (16*rto_time)</b>
1	HIGH_SPEED_EN	HIGH_SPEED_EN	<b>Enables high speed mode</b>
0	HANDSHAKE_EN	HANDSHAKE_EN	<b>Enables handshake mode</b>

830D0070	ADC_DEBUG_RX_FIFO_0						RX FIFO Address 0 Debug Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ADC_DEBUG_RX_FIFO_0															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_0															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

31:0	ADC_DEBUG_RX_FIADC_DEBUG_RX_FIF FO_0	ADC_DEBUG_RX_FIF O_0	Debugging RX FIFO address 0
------	---	-------------------------	-----------------------------

<b>830D0074</b>	<b>ADC_DEBUG_RX_FIF O_1</b>	<b>RX FIFO Address 1 Debug Register</b>	<b>00000000</b>
-----------------	---------------------------------	---	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ADC_DEBUG_RX_FIFO_1															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_1															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

31:0	ADC_DEBUG_RX_FIADC_DEBUG_RX_FIF FO_1	ADC_DEBUG_RX_FIF O_1	Debugging RX FIFO address 1
------	---	-------------------------	-----------------------------

<b>830D0078</b>	<b>ADC_DEBUG_RX_FIF O_2</b>	<b>RX FIFO Address 2 Debug Register</b>	<b>00000000</b>
-----------------	---------------------------------	---	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ADC_DEBUG_RX_FIFO_2															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_2															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

31:0	ADC_DEBUG_RX_FIADC_DEBUG_RX_FIF	ADC_DEBUG_RX_FIF	Debugging RX FIFO address 2
------	---------------------------------	------------------	-----------------------------

Bit(s)	Mnemonic	Name	Description
	FO_2	O_2	

<b>830D007C</b>	<b>ADC_DEBUG_RX_FIF</b>	<b>RX FIFO Address 3 Debug Register</b>	<b>00000000</b>													
	<b>O_3</b>															
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ADC_DEBUG_RX_FIFO_3															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_3															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ADC_DEBUG_RX_FIF FO_3	ADC_DEBUG_RX_FIF O_3	Debugging RX FIFO address 3

<b>830D0080</b>	<b>ADC_DEBUG_RX_FIF</b>	<b>RX FIFO Address 4 Debug Register</b>	<b>00000000</b>													
	<b>O_4</b>															
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ADC_DEBUG_RX_FIFO_4															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_4															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ADC_DEBUG_RX_FIF FO_4	ADC_DEBUG_RX_FIF O_4	Debugging RX FIFO address 4

<b>830D0084</b>	<b>ADC_DEBUG_RX_FIF</b>	<b>RX FIFO Address 5 Debug Register</b>	<b>00000000</b>													
	<b>O_5</b>															
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ADC_DEBUG_RX_FIFO_5															

e																
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ADC_DEBUG_RX_FIFO_5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

31:0	ADC_DEBUG_RX_FO_5	ADC_DEBUG_RX_FIFO_5	Debugging RX FIFO address 5
------	-------------------	---------------------	-----------------------------

<b>830D0058</b>	<b>ADC_DEBUG_RX_FIFO_6</b>	<b>RX FIFO Address 6 Debug Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ADC_DEBUG_RX_FIFO_6															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_6															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

31:0	ADC_DEBUG_RX_FO_6	ADC_DEBUG_RX_FIFO_6	Debugging RX FIFO address 6
------	-------------------	---------------------	-----------------------------

<b>830D008C</b>	<b>ADC_DEBUG_RX_FIFO_7</b>	<b>RX FIFO Address 7 Debug Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ADC_DEBUG_RX_FIFO_7															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_7															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ADC_DEBUG_RX_FIADC_DEBUG_RX_FIF FO_7	ADC_DEBUG_RX_FIFO_7	Debugging RX FIFO address 7

<b>830D0090</b>	<b>ADC_DEBUG_RX_FIF</b>	<b>RX FIFO Address 8 Debug Register</b>	<b>00000000</b>													
<b>O_8</b>																
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ADC_DEBUG_RX_FIFO_8															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_8															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ADC_DEBUG_RX_FIADC_DEBUG_RX_FIF FO_8	ADC_DEBUG_RX_FIFO_8	Debugging RX FIFO address 8

<b>830D0094</b>	<b>ADC_DEBUG_RX_FIF</b>	<b>RX FIFO Address 9 Debug Register</b>	<b>00000000</b>													
<b>O_9</b>																
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ADC_DEBUG_RX_FIFO_9															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_9															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ADC_DEBUG_RX_FIADC_DEBUG_RX_FIF FO_9	ADC_DEBUG_RX_FIFO_9	Debugging RX FIFO address 9

<b>830D0098</b>	<b>ADC_DEBUG_RX_FIF</b>	<b>RX FIFO Address 10 Debug Register</b>	<b>00000000</b>													
<b>O_a</b>																
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

<b>Name</b>	ADC_DEBUG_RX_FIFO_a															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_a															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

31:0	ADC_DEBUG_RX_FIO_a	ADC_DEBUG_RX_FIFO_a	Debugging RX FIFO address 10
------	--------------------	---------------------	------------------------------

<b>830D009C</b>	<b>ADC_DEBUG_RX_FIFO_b</b>	<b>RX FIFO Address 11 Debug Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ADC_DEBUG_RX_FIFO_b															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_b															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

31:0	ADC_DEBUG_RX_FIO_b	ADC_DEBUG_RX_FIFO_b	Debugging RX FIFO address 11
------	--------------------	---------------------	------------------------------

<b>830D00A0</b>	<b>ADC_DEBUG_RX_FIFO_c</b>	<b>RX FIFO Address 12 Debug Register</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ADC_DEBUG_RX_FIFO_c															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_c															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ADC_DEBUG_RX_FIADC_DEBUG_RX_FIF FO_c	ADC_DEBUG_RX_FIFO_c	Debugging RX FIFO address 12

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>830D00A4</b>																
<b>ADC_DEBUG_RX_FIFO_d</b>																
<b>RX FIFO Address 13 Debug Register</b>																
<b>00000000</b>																
<b>Name</b>	ADC_DEBUG_RX_FIFO_d															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_d															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ADC_DEBUG_RX_FIADC_DEBUG_RX_FIF FO_d	ADC_DEBUG_RX_FIFO_d	Debugging RX FIFO address 13

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>830D00A8</b>																
<b>ADC_DEBUG_RX_FIFO_e</b>																
<b>RX FIFO Address 14 Debug Register</b>																
<b>00000000</b>																
<b>Name</b>	ADC_DEBUG_RX_FIFO_e															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_e															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ADC_DEBUG_RX_FIADC_DEBUG_RX_FIF FO_e	ADC_DEBUG_RX_FIFO_e	Debugging RX FIFO address 14

<b>830D00AC</b>	<b>ADC_DEBUG_RX_FIFO_f</b>	<b>RX FIFO Address 15 Debug Register</b>	<b>00000000</b>
-----------------	----------------------------	--	-----------------

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	ADC_DEBUG_RX_FIFO_f															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ADC_DEBUG_RX_FIFO_f															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ADC_DEBUG_RX_FIADC_DEBUG_RX_FIF FO_f	O_f	Debugging RX FIFO address 15

<b>830D00D4</b>	<b>ADC_DEBUG_RX_PTR</b>											<b>RX FIFO Pointer Debug Register</b>				<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>																	
<b>Type</b>																	
<b>Reset</b>																	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>									ADC_DEBUG_RX_PTR								
<b>Type</b>									RU								
<b>Reset</b>									0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
7:0	ADC_DEBUG_RX_P TR	ADC_DEBUG_RX_PTR	Debugging RX FIFO pointer Bit 0~3 are read pointers; bit 4~7 are writer pointers.

## 2.5.5. SPI master interface

### 2.5.5.1. Introduction

MT76x7 features one SPI master controller used as an extension interface to control the peripheral device on expansion port. The SPI master controller supports the clock rates of 0.25, 0.5, 1, 2, 4, 6, 8, 10 and 12MHz. It supports two options of clock polarity (CPOL) and two options of initial clock phase (CPHA). SPI pins are multiplexed with I2S pins.

*Table 2-51. SPI pin description*



Signal Name	Signal Description	Direction
CS	Chip select	Output
SCK	Serial clock	Output
MISO	Master in, Slave out	Input
MOSI	Master out, Slave in	Output

The SPI master controller supports two modes of operation: `more_buf_mode=0`, and `more_buf_mode=1`.


When `more_buf_mode = 0`, the SPI master controller is compatible with Winbond SPI flash.

When `more_buf_mode = 1`, the SPI master controller can support configurable length of opcode/address and data. In this mode, it can also support data operation in both directions simultaneously (`both_directional_data_mode`) (command stage is in half duplex mode and data stage is in full duplex mode). The term `both_directional_data_mode` is applied for the rest of the section.


### 2.5.5.2. SPI timing diagram

#### 1) `more_buf_mode = 0` mode

SPI transfer data buffer size is 8 bytes. In this mode, SPI DI/DO data #0 register and SPI opcode/address register are used as a the data buffer for SPI transaction. The length of the transaction is controlled by `mosi_byte_cnt` and `miso_byte_cnt`.



**Figure 2-50. SPI TX transaction, `more_buf_mode=0`**




**Figure 2-51. SPI RX transaction, `more_buf_mode=0`**

#### 2) `more_buf_mode = 1` mode


SPI transfer data buffer size is 32 bytes. In this mode, SPI opcode/address register are the data buffer for the command phase of SPI transaction and the length of command is controlled by `cmd_bit_cnt`. SPI DI/DO data #0~#7 register are the data buffer for the data phase of SPI transaction and the length of data of output and input is controlled by `mosi_bit_cnt` and `miso_bit_cnt`, respectively.

In half duplex mode, transmitted data are loaded from SPI opcode/address register and SPI DI/DO data #0~#7 registers. And, the received data will overwrite the SPI DI/DO data #0~#7 registers.


In both `_directional_data_mode`, SPI DI/DO data #0~#3 registers are used for transmission and SPI DI/DO #4~#7 registers are used for receive operations.



**Figure 2-52. SPI TX transaction, `more_buf_mode=1` and `both_directional_data_mode=0`**



**Figure 2-53. SPI RX transaction, `more_buf_mode=1` and `both_directional_data_mode=0`**



**Figure 2-54. SPI TX/RX transaction, `more_buf_mode=1` and `both_directional_data_mode=1`**

### 2.5.5.3. Programming guide

#### CPU Direct Access Mode

- 1) SPI Write:
  - a) CPU direct configure the SPI-M register space, include opcode, address, data and other settings.
  - b) Program the “`spi_master_start`” to 1 in “SPI transaction control/status register” to kick the spi transaction.
  - c) CPU polling the “`spi_busy`” in “SPI transaction control/status register” to indicate the spi transactions done or not.
- 2) SPI Read:

- a) CPU direct configure the SPI-M register space, include opcode, address and other settings.
- b) Program the “spi\_master\_start” to 1 in “SPI transaction control/status register” to kick the spi transaction.
- c) CPU polling the “spi\_busy” in “SPI transaction control/status register” to indicate the spi transactions done or not.
- d) CPU can get the read data in “SPI DI/DO data #0~#7 register”.

#### 2.5.5.4. Registers definitions

**Module name: MT7637\_SPIM\_TOP Base address: (+24000000h)**

Address	Name	Width	Register Function
24000000	<u>STCSR</u>	32	<b>SPI transaction control/status register</b>
24000004	<u>SOAR</u>	32	<b>SPI opcode/address register</b>
24000008	<u>SDIDOR0</u>	32	<b>SPI DI/DO data #0 register</b>
2400000C	<u>SDIDOR1</u>	32	<b>SPI DI/DO data #1 register</b>
24000010	<u>SDIDOR2</u>	32	<b>SPI DI/DO data #2 register</b>
24000014	<u>SDIDOR3</u>	32	<b>SPI DI/DO data #3 register</b>
24000018	<u>SDIDOR4</u>	32	<b>SPI DI/DO data #4 register</b>
2400001C	<u>SDIDOR5</u>	32	<b>SPI DI/DO data #5 register</b>
24000020	<u>SDIDOR6</u>	32	<b>SPI DI/DO data #6 register</b>
24000024	<u>SDIDOR7</u>	32	<b>SPI DI/DO data #7 register</b>
24000028	<u>SMMR</u>	32	<b>SPI master mode register</b>
2400002C	<u>SMBCR</u>	32	<b>SPI more buf control register</b>
24000030	<u>RSV</u>	32	<b>Reserved</b>
24000034	<u>SCSR</u>	32	<b>SPI controller status register</b>
24000038	<u>CSPOL</u>	32	<b>SPI controller control register</b>

24000000		STCSR						SPI transaction control/status register						00160001			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	spi_addr_ext						-						spi_addr_size	-		spi_master_busy	
<b>Type</b>	RW						RO						RW	RO		RO	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	-						spi_master_start	miso_byte_cnt						mosi_byte_cnt			
<b>Type</b>	RO						WO	RW						RW			
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	

Bit(s)	Name	Description

Bit(s)	Name	Description
31:24	spi_addr_ext	<p><b>Spi address extension for 32-bit SPI address size. Usually this field specifies the first byte of the address phase to transmit to SPI device when more_buf_mode = 0 and spi_addr_size = 3. And spi_addr[31:24], spi_addr[23:16], and spi_addr[15:0] are respectively the second, third and fourth byte of the address phase</b></p> <p>Note: When more_buf_mode = 1, The spi_addr_ext and SPI opcode/address register(SOAR) are treated as a command register: cmd_reg[39:0] = {spi_addr_ext[7:0], SOAR[31:0]} The transmitted data bits is based on cmd_bit_cnt and the transmission sequence is as follows:</p> <p>lsb_first = 0: cmd_reg[cmd_bit_cnt - 1], cmd_reg[cmd_bit_cnt - 2], ~, cmd_reg[0]</p> <p>lsb_first = 1: cmd_reg[0], cmd_reg[1], ~, cmd_reg[cmd_bit_cnt - 1]</p>
23:21	-	<b>Reserved.</b>
20:19	spi_addr_size	<p><b>SPI address size.</b></p> <p>2'h0: reserved.</p> <p>2'h1: spi_addr[15:0] of SPI DI data register are valid (16-bit size).</p> <p>2'h2: spi_addr[23:0] of SPI DI data register are valid (24-bit size).</p> <p>2'h3: {spi_addr_ext[7:0], spi_addr[23:0]} of SPI DI data register are valid (32-bit size).</p> <p>Note: The spi_addr_size is valid only when more_buf_mode = 0.</p>
18:17	-	<b>Reserved.</b>
16	spi_master_busy	<p><b>Transaction busy indication.</b></p> <p>1'b0: No SPI transaction is ongoing. Software may start a new SPI transaction by writing to the SPI transaction start bit within this register.</p> <p>1'b1: An SPI transaction presently is underway. Software must not try to start a new SPI transaction. Software may not alter the value of any field of the SPI master control registers.</p>
15:9	-	<b>Reserved.</b>
8	spi_master_start	<p><b>SPI transaction start. Only writes to this field are meaningful, reads always return 0.</b></p> <p>1'b0: No effect</p> <p>1'b1: Starts SPI transaction.</p>
7:4	miso_byte_cnt	<p><b>SPI MISO (rx) byte count. Determines the number of bytes received from the SPI device from the SPI opcode/address register and the SPI DI/DO data #0 register. Values of 0 ~ 8 are valid, other values are illegal.</b></p> <p>Note: The miso_byte_cnt is valid only when more_buf_mode = 0.</p>

Bit(s)	Name	Description
3:0	mosi_byte_cnt	<p><b>SPI MOSI (tx) byte count. Determines the number of bytes transmitted from the SPI opcode/address register and the SPI DI/DO data #0 register to the SPI device. Values of 1 ~ 8 are valid, other values are illegal.</b></p> <p>Note: The mosi_byte_cnt is valid only when more_buf_mode = 0. The transmitted data sequence is as follows: spi_opcode, spi_addr (conditional) and d0_byte ~ d3_byte (conditional).</p>

24000004		SOAR					SPI opcode/address register								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	spi_addr															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	spi_addr								spi_opcode							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:8	spi_addr	<p><b>SPI address. Usually this field specifies the 24-bits address to transmit to the SPI device when more_buf_mode = 0.</b></p> <p>modeI: (16-bits SPI address size), spi_addr[23:16] is the 1st byte of the address phase and spi_addr[15:8] is the 2nd byte of the address phase.</p> <p>modeII: (24-bits SPI address size), spi_addr[31:24] is the 1st byte of the address phase and spi_addr[23:16] is the 2nd byte of the address phase and spi_addr[15:8] is the 3rd byte of the address phase.</p> <p>modeIII: (32-bits SPI address size), spi_addr[31:24] is the 2nd byte of the address phase and spi_addr[23:16] is the 3rd byte of the address phase and spi_addr[15:8] is the 4th byte of the address phase.</p> <p>Note: For SPI read transaction and more_buf_mode = 0</p> <p>Field [15:8] is also used to store the 6-th byte of data read phase.</p> <p>Field [23:16] is also used to store the 7-th byte of data read phase.</p> <p>Field [31:24] is also used to store the 8-th byte of data read phase.</p>
7:0	spi_opcode	<p><b>SPI opcode. Usually this field specifies the 8-bits opcode (instruction) to transmit to the SPI device as the first byte of a SPI transaction when more_buf_mode = 0.</b></p> <p>Note: For SPI read transaction and more_buf_mode = 0, this byte</p>

Bit(s)	Name	Description
--------	------	-------------

is also used to store the 5-th byte of data read phase according to the rx byte count miso\_byte\_cnt.

24000008	SDIDOR0						SPI DI/DO data #0 register										00000000
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	d0_byte								d1_byte								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	d2_byte								d3_byte								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
--------	------	-------------

- |       |         |  |
|-------|---------|--|
| 31:24 | d0_byte | <b>The 1 data byte of data read/write phase.</b> |
| 23:16 | d1_byte | <b>The 2 data byte of data read/write phase.</b> |
| 15:8  | d2_byte | <b>The 3 data byte of data read/write phase.</b> |
| 7:0   | d3_byte | <b>The 4 data byte of data read/write phase.</b> |

2400000C	SDIDOR1						SPI DI/DO data #1 register										00000000
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	d4_byte								d5_byte								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	d6_byte								d7_byte								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
--------	------	-------------

- |       |         |  |
|-------|---------|--|
| 31:24 | d4_byte | <b>The 5 data byte of data read/write phase.</b> |
| 23:16 | d5_byte | <b>The 6 data byte of data read/write phase.</b> |
| 15:8  | d6_byte | <b>The 7 data byte of data read/write phase.</b> |
| 7:0   | d7_byte | <b>The 8 data byte of data read/write phase.</b> |

Bit(s)	Name	Description
--------	------	-------------

24000010	SDIDOR2						SPI DI/DO data #2 register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	d8_byte						d9_byte									
<b>Type</b>	RW						RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	d10_byte						d11_byte									
<b>Type</b>	RW						RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	d8_byte	The 9 data byte of data read/write phase.
23:16	d9_byte	The 10 data byte of data read/write phase.
15:8	d10_byte	The 11 data byte of data read/write phase.
7:0	d11_byte	The 12 data byte of data read/write phase.

24000014	SDIDOR3						SPI DI/DO data #3 register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	d12_byte						d13_byte									
<b>Type</b>	RW						RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	d14_byte						d15_byte									
<b>Type</b>	RW						RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	d12_byte	The 13 data byte of data read/write phase.
23:16	d13_byte	The 14 data byte of data read/write phase.
15:8	d14_byte	The 15 data byte of data read/write phase.
7:0	d15_byte	The 16 data byte of data read/write phase.

<b>24000018</b>	<b>SDIDOR4</b>							<b>SPI DI/DO data #4 register</b>							<b>00000000</b>		
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>d16_byte</b>							<b>d17_byte</b>									
<b>Type</b>	RW							RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>d18_byte</b>							<b>d19_byte</b>									
<b>Type</b>	RW							RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:24	d16_byte	The 17 data byte of data read/write phase (half duplex mode) or the 1 data byte of data read phase (both directional data mode).
23:16	d17_byte	The 18 data byte of data read/write phase (half duplex mode) or the 2 data byte of data read phase (both directional data mode).
15:8	d18_byte	The 19 data byte of data read/write phase (half duplex mode) or the 3 data byte of data read phase (both directional data mode).
7:0	d19_byte	The 20 data byte of data read/write phase (half duplex mode) or the 4 data byte of data read phase (both directional data mode).

<b>2400001C</b>	<b>SDIDOR5</b>							<b>SPI DI/DO data #5 register</b>							<b>00000000</b>		
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>d20_byte</b>							<b>d21_byte</b>									
<b>Type</b>	RW							RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>d22_byte</b>							<b>d23_byte</b>									
<b>Type</b>	RW							RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:24	d20_byte	The 21 data byte of data read/write phase (half duplex mode) or the 5 data byte of data read phase (both directional data mode).
23:16	d21_byte	The 22 data byte of data read/write phase (half duplex mode) or the 6 data byte of data read phase (both directional data mode).



Bit(s)	Name	Description
<b>directional data mode).</b>		
15:8	d22_byte	<b>The 23 data byte of data read/write phase (half duplex mode) or the 7 data byte of data read phase (both directional data mode).</b>
7:0	d23_byte	<b>The 24 data byte of data read/write phase (half duplex mode) or the 8 data byte of data read phase (both directional data mode).</b>

24000020		SDIDOR6						SPI DI/DO data #6 register						00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	d24_byte						d25_byte									
<b>Type</b>	RW						RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	d26_byte						d27_byte									
<b>Type</b>	RW						RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	d24_byte	<b>The 25 data byte of data read/write phase (half duplex mode) or the 9 data byte of data read phase (both directional data mode).</b>
23:16	d25_byte	<b>The 26 data byte of data read/write phase (half duplex mode) or the 10 data byte of data read phase (both directional data mode).</b>
15:8	d26_byte	<b>The 27 data byte of data read/write phase (half duplex mode) or the 11 data byte of data read phase (both directional data mode).</b>
7:0	d27_byte	<b>The 28 data byte of data read/write phase (half duplex mode) or the 12 data byte of data read phase (both directional data mode).</b>

24000024		SDIDOR7						SPI DI/DO data #7 register						00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	d28_byte						d29_byte									
<b>Type</b>	RW						RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	d30_byte						d31_byte									

e																
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	d28_byte	The 29 data byte of data read/write phase (half duplex mode) or the 13 data byte of data read phase (both directional data mode).
23:16	d29_byte	The 30 data byte of data read/write phase (half duplex mode) or the 14 data byte of data read phase (both directional data mode).
15:8	d30_byte	The 31 data byte of data read/write phase (half duplex mode) or the 15 data byte of data read phase (both directional data mode).
7:0	d31_byte	The 32 data byte of data read/write phase (half duplex mode) or the 16 data byte of data read phase (both directional data mode).

<b>24000028</b>	<b>SMMR</b>						<b>SPI master mode register</b>						<b>00018880</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	rs_slave_sel			clk_mode	rs_clk_sel											
<b>Type</b>	RW			RW	RW											
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	cs_dsel_cnt					both_directional_data_mode	int_en	spi_start_sel	pftch_en	-	CPHA	CPOL	lsb_first	more_buf_mode	-	
<b>Type</b>	RW					RW	RW	RW	RW	RO	RW	RW	RW	RW	RO	
<b>Reset</b>	1	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:29	rs_slave_sel	rs_slave_sel.  3'h0: select SPI device #0. (default is flash)  3'h1: select SPI device #1.

Bit(s)	Name	Description
		3'h7: select SPI device #7.
28	clk_mode	<p><b>This register is used to specify that period of SCLK HIGH is longer or period of SCLK LOW is longer when clock divisor(rs_clk_sel) is odd.</b></p> <p>1'b0: period of SCLK LOW is longer.</p> <p>1'b1: period of SCLK HIGH is longer.</p>
27:16	rs_clk_sel	<p><b>Register Space SPI clock frequency select.</b></p> <p>12'h0: SPI clock frequency is hclk/2. (50% duty cycle, duty cycle is the ratio of the output high time to the total cycle time)</p> <p>12'h1: SPI clock frequency is hclk/3. (33.33% or 66.67% duty cycle)</p> <p>12'h2: SPI clock frequency is hclk/4. (50% duty cycle)</p> <p>12'h3: SPI clock frequency is hclk/5. (40% or 60% duty cycle)</p> <p>~</p> <p>12'h4095: SPI clock frequency is hclk/4097.</p>
15:11	cs_dsel_cnt	<p><b>Internal delay the de-select time of SPI chip select is configured to occupy the number of cycles of spim_clk clock.</b></p>
10	both_directional_data_mode	<p><b>Both_directional_data_mode or half duplex mode.</b></p> <p>1'b0: half duplex mode.</p> <p>1'b1: both_directional_data_mode.</p> <p>Note: The both_directional_data_mode is valid only when more_buf_mode = 1. The transmission is always as half duplex when more_buf_mode = 0;</p>
9	int_en	<p><b>Interrupt enable.</b></p> <p>1'b0: disable SPI interrupt.</p> <p>1'b1: enable SPI interrupt.</p>
8	spi_start_sel	<p><b>The interval between spi_cs_n and spi_sclk.</b></p> <p>1'b0: 3 spim_clk</p> <p>1'b1: 6 spim_clk</p>
7	pfetch_en	<p><b>SPI pre-fetch buffer enable</b></p> <p>1'b0: disable pre-fetch buffer.</p> <p>1'b1: enable pre-fetch buffer.</p>
6	-	<b>Reserved.</b>
5	CPHA	<p><b>Initial SPI clock phase for SPI transaction.</b></p> <p>There are four SPI modes used to latch data. These SPI modes latch</p>

Bit(s)	Name	Description
		<p>data in one of four ways, and are defined by the logic state combinations of the CLK Polarity (CPOL) in relation to the CLK Phase (CPHA). The valid logic combinations identify and determine the SPI modes supported by the SPI device.</p> <p>At CPOL=0 the base value of the clock is zero</p> <p>For CPHA=0 (mode 0), data is read on the clock's rising edge and data is changed on a falling edge.</p> <p>For CPHA=1 (mode 1), data is read on the clock's falling edge and data is changed on a rising edge.</p> <p>At CPOL=1 the base value of the clock is one (inversion of CPOL=0)</p> <p>For CPHA=0 (mode 2), data is read on clock's falling edge and data is changed on a rising edge.</p> <p>For CPHA=1 (mode 3), data is read on clock's rising edge and data is changed on a falling edge.</p>
4	CPOL	<b>Initial SPI clock polarity for SPI transaction.</b>
3	lsb_first	<p><b>lsb_first.</b></p> <p>1'b0: MSB(most significant bit) is transferred first for SPI transaction.</p> <p>1'b1: LSB(least significant bit) is transferred first for SPI transaction.</p>
2	more_buf_mode	<p><b>Select 2 words buffer or 8 words buffer for SPI transaction.</b></p> <p>1'b0: SPI transfer data buffer size is only 2 words. In this mode, SPI DI/DO data #0 register and SPI opcode/address register are the data buffer for SPI transaction. And, SPI master follows mosi_byte_cnt and miso_byte_cnt to complete the transmission and reception, respectively. This kind of transaction must operate in half duplex mode.</p> <p>1'b1: SPI transfer data buffer size is 8 words. In this mode, SPI opcode/address register are the data buffer for SPI transaction and follows cmd_bit_cnt to complete the transaction. SPI DI/DO data #0~#7 register are the data buffer for SPI transaction and follows do_bit_cnt and di_bit_cnt to complete the transmission and reception, respectively. In half duplex mode, transmitted data are loaded from SPI opcode/address register and SPI DI/DO data #0~#7 registers. And, the received data will overwrite the SPI DI/DO data #0~#7 registers. In both_directional_data_mode, SPI DI/DO data #0~#3 registers are used for transmission and SPI DI/DO #4~#7 registers are used for receipt.</p>
1:0	-	<b>Reserved.</b>

2400002C	SMBCR						SPI more buf control register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Nam	-		cmd_bit_cnt				-		miso_bit_cnt							

e																
Type	RO		RW						RO			RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	miso_bit_cnt				-				mosi_bit_cnt							
Type	RW				RO				RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:30	-	<b>Reserved.</b>
29:24	cmd_bit_cnt	<p><b>SPI command phase MOSI (tx) bit count. Determines the number of command bits transmitted from the SPI opcode/address register to the SPI device. Values of 0 ~ 32 are valid in half-duplex mode, Values of 1 ~ 32 are valid in both_directional_data_mode. Other values are illegal.</b></p> <p>Note: The cmd_bit_cnt is valid only when more_buf_mode = 1 and the SPI opcode/address register is treated as a command register.</p>
23:21	-	<b>Reserved.</b>
20:12	miso_bit_cnt	<p><b>SPI data phase MISO (rx) bit count. Determines the number of bits received from the SPI device into the SPI DI/DO data #0~#7 register. Values of 0 ~ 256 are valid, but other values are illegal. Maximum value is 256 for half duplex mode and 128 for both_directional_data_mode. Please note that mosi_bit_cnt must be equal to miso_bit_cnt in both_directional_data_mode.</b></p> <p>Note: The miso_bit_cnt is valid only when more_buf_mode = 1</p>
11:9	-	<b>Reserved.</b>
8:0	mosi_bit_cnt	<p><b>SPI data phase MOSI (tx) bit count. Determines the number of data bits transmitted from the SPI DI/DO data #0~#7 register to the SPI device. Values of 0 ~ 256 are valid, but other values are illegal. Maximum value is 256 for half duplex mode and 128 for both_directional_data_mode.</b></p> <p>Note: The mosi_bit_cnt is valid only when more_buf_mode = 1.</p>

24000030	RSV						Reserved						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	-															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	-															
Type	RO															

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
31:0	-	<b>Reserved.</b>

24000034	SCSR						SPI controller status register										00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	-																	
<b>Type</b>	RO																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	-															<b>spi_ok</b>		
<b>Type</b>	RO															RC		
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:1	-	<b>Reserved.</b>
0	spi_ok	<b>When SPI transaction complete, SPI master controller will set this bit and assert SPI interrupt to notify software. Reading this register will clear this bit and de-assert SPI interrupt.</b>

24000038	CSPOL						SPI controller control register										00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	-																	
<b>Type</b>	RO																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	-							<b>cs_polar</b>										
<b>Type</b>	RO							RW										
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:8	-	<b>Reserved.</b>
7:0	cs_polar	<b>cs polarity for device #0~#7. Initial SPI chip select polarity for SPI transaction.</b>

Bit(s)	Name	Description
1'b0:	cs operate low active	
1'b1:	cs operate high active	

### 2.5.6. SPI slave interface

#### 2.5.6.1. General description

The simple SPI slave module translates 16bits SPI serial protocol to create AHB master transaction for accessing SYSRAM or configuration registers.

#### 2.5.6.2. Block diagram

The block diagram shows SPI slave controller, spis\_top, was integrated in the Cortex-M4 system. SPI Host can write data into Cortex-M4 SYSRAM by controlling slave controller.

SPI slave controller supports interrupt to Cortex-M4 system. SPI host can configure register in slave controller to interrupt CM4 MCU. When CM4 MCU gets the interrupt, it can read status from SPI slave controller and clear the interrupt. Also, it can read data from SYSRAM.




Figure 2-55. SPI Slave block diagram

2.5.6.3. SPI Slave CR Read/Write protocol




Figure 2-56. SPI Slave CR Read/Write Protocol

MT7687 SPI slave use SPI2AHB protocol. In AHB write transaction, it should write AHB 32bits data and 32bits address into spi controller register first, and then kick the AHB\_cmd to start AHB write transaction. After start AHB\_cmd, 32bits data will be written into specified 32bits address. In AHB read transaction, it should write 32bits address into spi controller register first, and then kick the AHB\_cmd to start AHB read transaction. After start AHB\_cmd, 32 bits data will be read from specified 32bits address and stored in spi slave controller.

There are five registers in this slave controller. Reg00 is the read data from AHB. Reg01 is the write data that programmer want to write to AHB. Reg02 is the address that programmer want to write/read to/from AHB, the configured value must be a physical address in the CM4 system. Reg03 is the command that applies to AHB protocol. Reg04 is the status for polling to make sure AHB bus is idle or busy.

MT7687 SPI slave use SPI2AHB protocol. In AHB write transaction, it should write AHB 32bits data and 32bits address into spi controller register first, and then kick the AHB\_cmd to start AHB write transaction. After start AHB\_cmd, 32bits data will be written into specified 32bits address. In AHB read transaction, it should write 32bits address into spi controller register first, and then kick the AHB\_cmd to start AHB read transaction. After start AHB\_cmd, 32 bits data will be read from specified 32bits address and stored in spi slave controller.



Before programming AHB/APB registers, the programmer should check reg04 bit0 to check if AHB is idle. The programmer can set reg03 (cmd register) to kick SPI slave2AHB module to write/read one byte/halfword/word/dword to/from AHB/APB.

Before SPI master write/read to/from AHB, programmer should guarantee AHB bus is non-busy by check spitoahb\_spi.reg04[0] if equal to 1'b0.

#### 2.5.6.4. Programming sequence

##### 1) Standard mode

Example 1: Write 0x0123\_4567 data to the register at address 0x1013\_0004

Step 1.

- Check SPI slave is idle, SPI master asserts following data on SPI\_MOSI
- {8'h00, 8'h10, 16'hxx} // Read SPI slave status reg04
- Wait until the SPI\_MISO returned data bit[0] = 0, which indicates the AHB interface of SPI slave is idle and ready to execute a new access command.

Step 2

- Prepare command for bus accessing, SPI master asserts following data on SPI\_MOSI respectively.
- {8'h80, 8'h04, 16'h4567} // put bus write data [15:0] into SPI slave reg01[15:0]
- {8'h80, 8'h06, 16'h0123} // put bus write data [31:16] into SPI slave reg01[31:16]
- {8'h80, 8'h08, 16'h0004} // put bus address [15:0] into SPI slave reg02[15:0]
- {8'h80, 8'h0A, 16'h1013} // put bus address [31:16] into SPI slave reg02[31:16]
- {8'h80, 8'h0C, {13'b0, 2'b10, 1'b1}} // Start the bus write access via AHB master interface

Step 3

- Wait bus accessing done, SPI master asserts following data on SPI\_MOSI
- {8'h00, 8'h10, 16'hxx} // Read SPI slave bus interface status
- Wait until the SPI\_MISO returned data bit[0] = 0, make sure that either AHB finish the bus access

Example 2: Read 0x0123\_4567 data from the register at address 0x1013\_0004

Step 1

- Check SPI slave is idle, SPI master asserts following data on SPI\_MOSI
- {8'h00, 8'h10, 16'hxx} // Read SPI slave status reg04
- Wait until the SPI\_MISO returned data bit[0] = 0, which indicates the AHB interface of SPI slave is idle and ready to execute a new access command.

Step 2

- Prepare command for bus accessing, SPI master asserts following data on SPI\_MOSI respectively
- {8'h80, 8'h08, 16'h0004} // put bus address [15:0] into SPI slave reg02[15:0]

- {8'h80, 8'h0A, 16'h1013} // put bus address [31:16] into SPI slave reg02[31:16]
- {8'h80, 8'h0C, {13'b0, 2'b10, 1'b0}} // Start the bus read access via AHB master interface

Step 3

- Wait bus accessing done, SPI master asserts following data on SPI\_MOSI
- {8'h00, 8'h10, 16'hxx} // Read SPI slave bus interface status
- Wait until the SPI\_MISO returned data bit[0] = 0, make sure that either AHB finish the bus access

Step 4

- Get read data, SPI master asserts following data on SPI\_MOSI respectively
- {8'h00, 8'h00, 16'hxx} // get bus read data [15:0] from SPI slave reg00[15:0]
- SPI slave\_MISO return data 16'h4567
- {8'h00, 8'h02, 16'hxx} // get bus read data [31:16] from SPI slave reg00[31:16]
- SPI slave\_MISO return data 16'h0123

2) Fast Mode (Address Auto Increment)

Address auto increment mode can reduce bus address write time when SPI Slave access CM4 SYSRAM. Fast write example:

- Write 0x0123\_4567 data to the register at address 0x1013\_0004
- Write 0x89ab\_cdef data to the register at address 0x1013\_0008
- Note: User doesn't need to check busy status during write transaction.

Step 1

- Prepare command for bus accessing, SPI master asserts following data on SPI\_MOSI respectively.
- {8'h80, 8'h04, 16'h4567} // put bus write data [15:0] into SPI slave reg01[15:0]
- {8'h80, 8'h06, 16'h0123} // put bus write data [31:16] into SPI slave reg01[31:16]
- {8'h80, 8'h08, 16'h0004} // put bus address [15:0] into SPI slave reg02[15:0]
- {8'h80, 8'h0A, 16'h1013} // put bus address [31:16] into SPI slave reg02[31:16]
- {8'h80, 8'h0C, {13'b0, 2'b10, 1'b1}} // Start the bus write access via AHB master interface

Step 2

- // Address will auto increment by 4 after last AHB master transaction
- Prepare command for bus accessing, SPI master asserts following data on SPI\_MOSI respectively.
- {8'h80, 8'h04, 16'hcdef} // put bus write data [15:0] into SPI slave reg01[15:0]
- {8'h80, 8'h06, 16'h89ab} // put bus write data [31:16] into SPI slave reg01[31:16]
- // User doesn't need to write bus address

- {8'h80, 8'h0C, {13'b0, 2'b10, 1'b1}} // Start the bus write access via AHB master interface

3) Fast read example:

Read 0x0123\_4567 data from the register at address 0x1013\_0004

Read 0x89ab\_cdef data from the register at address 0x1013\_0008

Note: User needs to check busy status before read bus data from SPIS controller. Step 1

- Prepare command for bus accessing, SPI master asserts following data on SPI\_MOSI respectively
- {8'h80, 8'h08, 16'h0004} // put bus address [15:0] into SPI slave reg02[15:0]
- {8'h80, 8'h0A, 16'h1013} // put bus address [31:16] into SPI slave reg02[31:16]
- 
- {8'h80, 8'h0C, {13'b0, 2'b10, 1'b0}} // Start the bus read access via AHB master interface

Step 2

- Wait bus accessing done, SPI master asserts following data on SPI\_MOSI
- {8'h00, 8'h10, 16'hxx} // Read SPI slave status
- Wait until the SPI\_MISO returned data bit[0] = 0, make sure that either AHB finish the bus access

Step 3

- Get read data, SPI master asserts following data on SPI\_MOSI respectively
- {8'h00, 8'h00, 16'hxx} // get bus read data [15:0] from SPI slave reg00[15:0]
- SPI slave\_MISO return data 16'h4567
- {8'h00, 8'h02, 16'hxx} // get bus read data [31:16] from SPI slave reg00[31:16]
- SPI slave\_MISO return data 16'h0123

Step 4

- // User doesn't need to write AHB address into reg02
- // User can start AHB bus read immediately.
- {8'h80, 8'h0C, {13'b0, 2'b10, 1'b0}} // Start the bus read access via AHB master interface

Step 5

- Wait bus accessing done, SPI master asserts following data on SPI\_MOSI
- {8'h00, 8'h10, 16'hxx} // Read SPI slave status
- Wait until the SPI\_MISO returned data bit[0] = 0, make sure that either AHB finish the bus access

Step 6

- Get read data at address 0x1013\_0008, SPI master asserts following data on SPI\_MOSI respectively
- {8'h00, 8'h00, 16'hxx} // get bus read data [15:0] from SPI slave reg00[15:0]
- SPI slave\_MISO return data 16'hcdef
- {8'h00, 8'h02, 16'hxx} // get bus read data [31:16] from SPI slave reg00[31:16]
- SPI slave\_MISO return data 16'h89ab

2.5.6.5. SPI slave protocol timing

Limitation: Max clock frequency : 20MHz






Figure 2-57. SPI Slave protocol

- CPOL=0, CPHA=0

SPIS Write Mode CPOL=0/CPHA=0




SPIS Read Mode CPOL=0/CPHA=0




- CPOL=0, CPHA=1

SPIS Write Mode CPOL=0/CPHA=1




SPIS Read Mode CPOL=0/CPHA=1




- CPOL=1, CPHA=0

SPIS Write Mode CPOL=1/CPHA=0




SPIS Read Mode CPOL=1/CPHA=0




- CPOL=1, CPHA=1

SPIS Write Mode CPOL=1/CPHA=1



SPIS Read Mode CPOL=1/CPHA=1



### 2.5.6.6. Interrupt

SPI slave doesn't have a dedicated hardware interrupt indication signal. SPI master could configure "spi\_sw\_irq" in REG05 to interrupt MCU. When MCU gets the software interrupt, MCU could clear the IRQ interrupt by setting SPI slave\_REG05.

### 2.5.6.7. SPI driver domain registers

Register of SPI Slave Interface

**Module name: cm4\_spi\_slave (driver) Base address: (+0h)**

Address	Name	Width	Register Function
00000000	<b>REG00</b>	32	<b>SPI SLAVE Register 00</b>
00000004	<b>REG01</b>	32	<b>SPI SLAVE Register 01</b>
00000008	<b>REG02</b>	32	<b>SPI SLAVE Register 02</b>
0000000C	<b>REG03</b>	32	<b>SPI SLAVE Register 03</b>
00000010	<b>REG04</b>	32	<b>SPI SLAVE Register 04</b>
00000014	<b>REG05</b>	32	<b>SPI SLAVE Register 05 (SPI Slave IRQ)</b>
00000018	<b>REG06</b>	32	<b>SPI SLAVE Register 06 (Device to Host received Mail Box)</b>
0000001C	<b>REG07</b>	32	<b>SPI SLAVE Register 07 (Host to Device send Mail Box)</b>

00000000		<b>REG00</b>														00000000	
		<b>SPI SLAVE Register 00</b>															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	bus_read_data																
<b>Type</b>	RO																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	bus_read_data																
<b>Type</b>	RO																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:0	bus_read_data	SPI Slave Register 00 for bus read data

00000004		<b>REG01</b>														00000000	
		<b>SPI SLAVE Register 01</b>															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	bus_write_data																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	bus_write_data																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	





<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	reserved															<b>bus_busy</b>
<b>Type</b>	RO															RO
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:1	reserved	<b>reserved</b>
0	bus_busy	<b>Bus interface status</b> 0: SPIS bus interface is idle for next access command 1: SPIS bus interface is busy

**00000014 REG05 SPI SLAVE Register 05 (SPI Slave IRQ) 00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	reserved															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	reserved															<b>spi_sw_irq</b>
<b>Type</b>	RO															W1S
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:1	reserved	<b>reserved</b>
0	spi_sw_irq	<b>SPI host can set this bit to enable interrupt. This bit was used to inform MCU that Tx data ready. Write 1 to activate software IRQ interrupt, Write 0 is meaningless.</b>  SPI host read software IRQ status 0: SPI slave IRQ is inactive 1: SPI slave IRQ is active.

**00000018 REG06 SPI SLAVE Register 06 (Device to Host received Mail Box) 00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	reserved															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	reserved							<b>D2HRMB5_0</b>								
<b>Type</b>	RO							W1C								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Address	Name	Width	Register Function
2100071C	<b>SPIS_AHB_REG07</b>	32	Mail Box) SPI AHB Register 07 (Host to Device received Mail Box)
21000740	<b>SPIS_AHB_REG08</b>	32	SPI AHB Configuration

**21000700 SPIS\_AHB\_REG00 SPI AHB Register 00 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	bus_read_data															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	bus_read_data															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	bus_read_data	Read SPI Slave REG00 SPI Slave Register 00 for bus read data

**21000704 SPIS\_AHB\_REG01 SPI AHB Register 01 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	bus_write_data															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	bus_write_data															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	bus_write_data	Read SPI Slave REG01 SPI Slave Register 01 for bus write data

**21000708 SPIS\_AHB\_REG02 SPI AHB Register 02 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	bus_address															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	bus_address															

<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	bus_address	<b>Read SPI Slave REG02</b> SPI Slave Register 02 for bus address This address must be physical address

**2100070C SPIS\_AHB\_REG03 SPI AHB Register 03 00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	reserved															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	reserved													bus_size	bus_r_w	
<b>Type</b>	RO													RO	RO	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:3	reserved	<b>reserved</b>
2:1	bus_size	<b>Read SPI Slave REG03</b> Bus access size 00: reserved 01: reserved 10: word (4bytes) 11: reserved
0	bus_r_w	<b>Read SPI Slave REG03</b> Bus access type 0: read 1: write

**21000710 SPIS\_AHB\_REG04 SPI AHB Register 04 00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	reserved															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	reserved															bus_busy
<b>Type</b>	RO															RO
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:1	reserved	<b>reserved</b>
0	bus_busy	<b>Read SPI Slave REG04</b> Bus interface status

Bit(s)	Name	Description
		0: SPIS bus interface is idle for next access command 1: SPIS bus interface is busy

**21000714 SPIS\_AHB\_REG05 SPI AHB Register 05 (Interrupt Status) 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	reserved															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	reserved															spi_sw_irq
<b>Type</b>	RO															W1C
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:1	reserved	<b>reserved</b>
0	spi_sw_irq	<b>If SPI host write 1 to spi_sw_irq in REG05, this bit will be set to 1.</b> 0: SPI slave software IRQ is inactive 1: SPI slave software IRQ is active. MCU can clear this bit by write 1. Write 0 is meaningless.

**21000718 SPIS\_AHB\_REG06 SPI AHB Register 06 (Device to Host send Mail Box) 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	reserved															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	reserved									SPI_20Mhz_Option	D2HSMB5_0					
<b>Type</b>	RO									W1	W1S					
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:7	reserved	<b>reserved</b>
6	SPI_20Mhz_Option	<b>Internal option for 20Mhz SPI clock configuration.</b> This configuration is write only. Read will return 0.
5:0	D2HSMB5_0	<b>Device to Host send mailbox bit5 - bit0</b> MCU could set individual bit to inform SPI host. When MCU set this bit, SPI host can read D2HRMB5-0 in the REG06. MCU write 0 is meaningless.

Bit(s)	Name	Description
		MCU read D2HSMB6-0
		0: SPI host clear the D2HRMB6-0
		1: SPI host does not clear the D2HRMB6-0

**2100071C SPIS\_AHB\_REG07 SPI AHB Register 07 (Host to Device received Mail Box) 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	reserved															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	reserved								H2DRMB6_0							
<b>Type</b>	RO								W1C							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:7	reserved	reserved
6:0	H2DRMB6_0	<b>When SPI Host write H2DSMB6-0 in the REG07, this bit will be set to 1. MCU can write 1 to clear H2DRMB6-0 and H2DSMB6-0 in the REG07.</b>

**21000740 SPIS\_AHB\_REG08 SPI AHB Configuration 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	reserved															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	reserved											ahb_addr_inc_disable	reserved	spis_mode		
<b>Type</b>	RW											RW	RW	RW		
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:5	reserved	reserved
4	ahb_addr_inc_disable	<b>The address auto increment function for AHB Master</b> 0: The address will auto increment after AHB Master read/write done. 1: The address will disable auto increment function.
3:2	reserved	reserved
1:0	spis_mode	<b>SPI slave clock polarity and phase configuration</b> 2'b00: CPOL=0, CPHA=0 2'b01: CPOL=0, CPHA=1 2'b10: CPOL=1, CPHA=0 2'b11: CPOL=1, CPHA=1



---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

**2.5.6.9. SPI pinmux configuration**

MT76x7 needs to setup pinmux configuration to select fast-speed GPIO for SPI Slave interface. Also, it needs to setup internal option for 20Mhz SPI clock.

**Table 2-52. SPI Interface Pinmux Configuration**

PINMUX Configuration (AON_FUNC6)
Write address [0x8102302c], Bit[31:20] = 0x666
Write address [0x81023030], Bit[3:0] = 0x6

MT76x7 SPI slave needs to setup internal option for 20Mhz SPI Clock. Following table list configuration for CPOL/CPHA setting.

**Table 2-53. SPI CPOL/CPHA configuration**

SPI Slave CPOL/CPHA Configuration
<b>Mode 1 (CPOL =0 / CPHA=0)</b> Write address [0x21000718], Bit[6] = 0x1 Write address [0x21000740], Bit[1:0] = 0x0 Write address [0x81023058], Bit[5] = 0x1 Write address [0x8102305c], Bit[5] = 0x0
<b>Mode 2 (CPOL =0 / CPHA=1)</b> Write address [0x21000718], Bit[6] = 0x1 Write address [0x21000740], Bit[1:0] = 0x1 Write address [0x81023058], Bit[5] = 0x1 Write address [0x8102305c], Bit[5] = 0x1
<b>Mode 3 (CPOL =1 / CPHA=0)</b> Write address [0x21000718], Bit[6] = 0x1 Write address [0x21000740], Bit[1:0] = 0x2 Write address [0x81023058], Bit[5] = 0x1 Write address [0x8102305c], Bit[5] = 0x1
<b>Mode 4 (CPOL =1 / CPHA=1)</b> Write address [0x21000718], Bit[6] = 0x1 Write address [0x21000740], Bit[1:0] = 0x3 Write address [0x81023058], Bit[5] = 0x1 Write address [0x8102305c], Bit[5] = 0x0



### 2.5.7. I2S interface

MT76x7 features one I2S interface, which is used to connect to an external audio codec. The I2S interface can support the I2S slave mode only. The five I2S signals are shown below. The I2S\_MLK clock frequency is 16MHz.

**Table 2-54. I2S pin description**

Signal Name	Signal Description	Direction (Slave Mode)
I2S_MCLK	The base clock of the function.	Output
I2S_BCLK	The bit clock of the interface	Input
I2S_FS (LRCLK)	The left/right word select line of the interface	Input
I2S_TX	Digital audio output	Output
I2S_RX	Digital audio input	Input

MT76x7 supplies the MCLK of 16MHz. The external CODEC generates BCLK and LRCLK from MCLK. When configured as the I2S slave mode, the I2S interface can support two modes.

**Table 2-55. I2S Slave Mode**

Slave Mode	Bit Width	Input Sample (Uplink)	Output Sample (Downlink)	BCLK (Input)	FS (Input)
Mode 1	16b	16KHz, mono/stereo	16KHz, mono/stereo	512KHz	16KHz
Mode 2	16b	24KHz, mono/stereo	24KHz, mono/stereo	768KHz	24KHz
Mode 3	16b	44.1KHz, mono/stereo	44.1KHz, mono/stereo	1.4112MHz	44.1KHz
Mode 4	16b	48KHz, mono/stereo	48KHz, mono/stereo	1.536MHz	48KHz

**Table 2-56. I2S Data Format**

	Byte 3	Byte 2	Byte 1	Byte 0
Stereo(2 CH)	R[15:8]	R[7:0]	L[15:8]	L[7:0]
Mono(1 CH)	8'b0	8'b0	L[15:8]	L[7:0]

The mono data is transferred across the I2S bus as left channel information.

In all of the modes above, when the input data is mono, the data of interest is transferred across the I2S bus on the left channel.

The I2S pins are multiplexed with SPI pins.

The signal waveform of I2S is shown below.




Figure 2-58. I2S signal waveform

2.5.7.1. Registers definitions

Module name: audio\_top Base address: (+830b0000h)

Address	Name	Width	Register Function
830B0000	<u>GLOBAL CONTROL</u>	32	AUDIO TOP CONTROL REGISTER
830B0004	<u>DL CONTROL</u>	32	DL I2S CONTROL REGISTER
830B0008	<u>UL CONTROL</u>	32	UL I2S CONTROL REGISTER
830B000C	<u>SOFT RESET</u>	32	DLUL SOFT RESET REGISTER

830B0000		GLOBAL CONTROL					AUDIO TOP CONTROL REGISTER							00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	LO OP BA CK	BT _M OD E			CLK_SEL _OUT		CLK_SEL _IN					NE G_ CA P	CK _I NV	X2 6M _S EL	CO DE C_ 26 M_ EN	
Type	RW	WO			RW		RW					RW	RW	RW	WO	
Reset	0	0			0	0	0	0				0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DL _M ON O_ DU P	DL _M ON O	DL _L RS W	EX T_ LR SW	EX T	EX T_ I O_ CK	EN GE N_ EN	UL FIF O_ EN	DL FIF O_ EN	EN
Type							RW	RW	RW	RW	RW	WO	RW	RW	RW	RW
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	LOOPBACK	I2S out to I2S in loopback 0: disable

Bit(s)	Name	Description
		1: enable
30	BT_MODE	<b>external I2S is from PAD/BT</b> 0: PAD 1: BT
27:26	CLK_SEL_OUT	<b>I2S out clock source selection</b> 00 : 13M(depend on 26M_SEL) (master) 01 : 26M(depend on 26M_SEL) 10 : XPLL 16M 11 : external bclk in (slave)
25:24	CLK_SEL_IN	<b>I2S in source selection</b> 00 : 13M(depend on 26M_SEL) (master) 01 : 26M(depend on 26M_SEL) 10 : XPLL 16M 11 : external bclk in (slave)
20	NEG_CAP	<b>Negative edge capture RX data</b> 0: disable 1: enable
19	CK_INV	<b>MCLK clock inverse</b> 0: disable 1: enable
18	X26M_SEL	<b>26M clock source selection</b> 0 : XTAL Clock 1 : XPLL 26M
17	CODEC_26M_EN	<b>cg of internal codec(default on)</b>
9	DL_MONO_DUP	<b>When DL_MONO=1, if right channel send duplicate data.</b> 0: right channel send all 0. 1: right channel send the same data as the left.
8	DL_MONO	<b>DL MONO mode</b> 0: STEREO 1: MONO
7	DL_LRSW	<b>DL with LR switch</b>

Bit(s)	Name	Description
		0: LR no swap 1: LR swap
6	EXT_LRSW	<b>External codec with LR switch</b> 0: LR no swap 1: LR swap
5	EXT	<b>External codec mode(slave)</b> 0: internal codec 1: external codec
4	EXT_IO_CK	<b>Clk source of external codec mode(slave)</b> 0: from i2s_in 1: from i2s_out
3	ENGEN_EN	<b>Engen enable</b> 0: disable 1: enable
2	ULFIFO_EN	<b>UL_FIFO enable</b> 0: disable 1: enable
1	DLFIFO_EN	<b>DL_FIFO enable</b> 0: disable 1: enable
0	EN	<b>Audio top enable</b>

830B0004	DL_CONTROL							DL I2S CONTROL REGISTER							00000008	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	LR_S WAP	CH_PER_S							MSB_OFFSET							
<b>Type</b>	RW	RW							RW							
<b>Reset</b>	0	0	0						0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	WS_R SYNC	BIT_PER_S		HD EN	SR					WS INV	DI R	FM T	SR C	WL EN	EN	
<b>Type</b>	RW	RW		RO	RW					RW	RO	RW	RW	RO	RW	

<b>Reset</b>	0	0	0	0	0	0	0	0			0	0	1	0	0	0
--------------	---	---	---	---	---	---	---	---	--	--	---	---	---	---	---	---

Bit(s)	Name	Description
31	LR_SWAP	<p><b>Swap the data of Right and Left channel</b></p> <p>0: no swap</p> <p>1: swap</p>
30:29	CH_PER_S	<p><b>Number of channel in each FS cycle (just used in TDM mode)</b></p> <p>00: 2 channels</p> <p>01: 4 channels</p>
23:17	MSB_OFFSET	<p><b>Delay cycle from rising edge of FS to first channel MSB</b></p> <p>0 : 0T</p> <p>n : nT</p>
15	WS_RSYNC	<p><b>WS sync function enable for external codec, the LR I2S data will be aligned with every WS edge</b></p> <p>0: WS sync function disable</p> <p>1: WS sync function enable</p>
14:13	BIT_PER_S	<p><b>Number of bits in each FS cycle</b></p> <p>00: 32 bits</p> <p>01: 64 bits</p> <p>10: 128 bits</p>
12	HDEN	<p><b>0: ENGEN source is 26M</b></p>
11:8	SR	<p><b>Sample rate</b></p> <p>0000 : 8k</p> <p>0010 : 12k</p> <p>0100 : 16k</p> <p>0110 : 24k</p> <p>1000 : 32k</p> <p>1010 : 48k</p> <p>else : reserved</p>
5	WSINV	<p><b>WS reverse</b></p> <p>0 : no reverse</p> <p>1 : reverse</p>

Bit(s)	Name	Description
4	DIR	<b>0 : TX</b>
3	FMT	<b>Data Format</b>  1 : I2S  0 : TDM
2	SRC	<b>Master/Slave mode</b>  0 : master  1 : slave
1	WLEN	<b>Sample Size</b>  0: 16bits
0	EN	<b>I2S out enable</b>

830B0008		UL_CONTROL						UL I2S CONTROL REGISTER								00000018	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	LR_SWAP	CH_PER_S		UPDATE_WORD				MSB_OFFSET								DOWNRATE	
<b>Type</b>	RW	RW		RW				RW								RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	WS_SYNC	BIT_PER_S		HDEN	SR						WSINV	DIR	FMT	SRC	WLEN	EN	
<b>Type</b>	RW	RW		RO	RW						RW	RO	RW	RW	RO	RW	
<b>Reset</b>	0	0	0	0	0	0	0	0			0	1	1	0	0	0	

Bit(s)	Name	Description
31	LR_SWAP	<b>Swap the data of Right and Left channel</b>  0: no swap  1: swap
30:29	CH_PER_S	<b>Number of channel in each FS cycle (just used in TDM mode)</b>  00: 2 channels  01: 4 channels
28:24	UPDATE_WORD	<b>Which cycle will I2S in update FIFO</b>

Bit(s)	Name	Description
23:17	MSB_OFFSET	<b>Delay cycle from rising edge of FS to first channel MSB</b>  0 : 0T  n : nT
16	DOWN_RATE	<b>Will UL real sample rate is 1/2 of SR</b>  0: real sample rate = SR  1: drop 1 sample in each 2 input samples
15	WS_RSYNC	<b>WS sync function enable for external codec, the LR I2S data will be aligned with every WS edge</b>  0: WS sync function disable  1: WS sync function enable
14:13	BIT_PER_S	<b>Number of bits in each FS cycle</b>  00: 32 bits  01: 64 bits  10: 128 bits
12	HDEN	<b>0: ENGEN source is 26M</b>
11:8	SR	<b>Sample rate</b>  0000 : 8k  0010 : 12k  0100 : 16k  0110 : 24k  1000 : 32k  1010 : 48k  else : reserved
5	WSINV	<b>WS reverse</b>  0 : no reverse  1 : reverse
4	DIR	<b>1 : RX</b>
3	FMT	<b>Data Format</b>  1 : I2S  0 : TDM
2	SRC	<b>Master/Slave mode</b>  0 : master

Bit(s)	Name	Description
1	WLEN	1 : slave <b>Sample Size</b> 0: 16bits
0	EN	<b>I2S out enable</b>

830B00C	SOFT RESET						DLUL SOFT RESET REGISTER						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SOFT_RST
Type																RW
Reset																0

Bit(s)	Name	Description
0	SOFT_RST	<b>soft reset audio_top and codec, active high.</b>  If you want to reset ,please write this bit to 1 and then write 0.

### 2.5.8. Pulse Width Modulation (PWM)

#### 2.5.8.1. General description

MT76x7 features 28 generic PWMs to generate pulse sequences with programmable frequency and duration for LCD, vibrators, and other devices. The PMU features three configurable pattern options with three PWM clock frequency sources: 32KHz/2MHz/XTAL


Table 2-57. PWM Modes

Mode	Description	Waveform
1	Basic PWM: LED ON time (duration) and LED OFF time (duration) are configurable.	



2	Two-State PWM: There are two configurable states (S0 and S1) for PWM LED.	
3	Two-State replay mode: User can set replay mode with specified S1_Lasting_Time. PWM LED would act as [S0→S1→S0→S1→S0...] with period time of (S0_Lasting_Time + S1_Lasting_Time)	

**2.5.8.2. PWM block diagram**



**Figure 2-59. PWM block diagram**

There are total 40 PWM modules in MT76X7 which can be configured individually. All PWM-related HW modules belong to always-on power domain, including the output pinmux selection logic.


SW programmers should refer to iomux/pinmux table to enable the corresponding output multiplexer of each PWM module.

**2.5.8.3. PWM function**

The PWM function is described below.

- PWM Formula

User can set pwm\_on\_time (X)  $\approx \frac{Df}{F}$ , pwm\_off\_time (Y)  $\approx \frac{(1-D)f}{F}$  to approach the target PWM duty cycle (D) and PWM frequency (F) with tick clock frequency (f)



**Figure 2-60. PWM Cycle**

**Table 2-58. PWM parameters**

T(second)	PWM period
F (Hz)	PWM frequency = 1/T
t (second)	Tick clk period
f (Hz)	Tick clk frequency = 1/t
D (%)	Duty cycle
X (unit t)	Value of configurable register pwm_on_time[15:0], in unit t
Y (unit t)	Value of configurable register pwm_off_time[15:0], in unit t
Res (step)	PWM resolution of duty cycle on certain F, f

Below is the derivation of PWM function.

$$(X + Y) t = T$$

$$(X + Y) = \frac{T}{t} = \frac{f}{F} = \text{Res}$$

$$D = \frac{X}{(X+Y)}$$

$$X = D(X+Y) = \frac{Df}{F}$$

$$Y = \frac{f}{F} - X = \frac{f}{F} - \frac{Df}{F} = \frac{(1-D)f}{F}$$

- PWM Modes

There are three modes in this PWM IP:

- Basic mode
- 2-state PWM
- 2-state with reply mode.

1) Basic PWM

PWM\_ON duration and PWM\_OFF duration are configurable by setting

pwm\_on\_time[15:0] and pwm\_off\_time[15:0]. Once these parameters are set, PWM

would act periodically with

a) Period:  $(\text{PWM\_ON duration} + \text{PWM\_OFF duration})$

b) Duty cycle:  $\frac{\text{PWM\_ON duration}}{(\text{PWM\_ON duration} + \text{PWM\_OFF duration})}$




Figure 2-61. PWM Normal Function

2) 2-State PWM

There are two configurable states (S0 and S1) for PWM. User can set individual blink behaviors for these two states. User can also specify S0\_stay\_cycle to configure the stay cycles of S0.




Figure 2-62. 2-State PWM

3) 2-state Replay Mode

User can set replay mode with specified S0\_stay\_cycle and S1\_stay\_cycle. PWM would act as [S0→S1→S0→S1→S0...]




Figure 2-63. 2-State Replay Mode PWM


- Configurable Tick Clock

MT76x7 supports three tick clock sources for PWM

- 2MHz
- 32KHz
- XTAL clock (by customer platform, should be 40MHz/26MHz/52MHz)

2.5.8.4. Programming examples

- 1) Make PWM frequency = 200Hz, Duty cycle = 50%




```
PWM_GLO_CTRL.pwm_tick_clock_sel = 1           // tick selection =
2MHz (f = 2M)
PWM_CTRL.pwm_clock_en = 1                     // Enable PWM clock
PWM_PARAM_S0.S0_pwm_on_time = 5000           // X =  $\frac{Df}{F} = 5000$ 
PWM_PARAM_S0.S0_pwm_off_time = 5000         // Y =  $\frac{(1-D)f}{F} = 5000$ 
PWM_CTRL.S0_stay_cycle = 1                   // S0 exists, set S0 stay
cycle to non-zero value
PWM_CTRL.S1_stay_cycle = 0                   // No S1 exists, set S1 stay
cycle to zero
PWM_CTRL.kick = 1                             // Play button, PWM would
behave as setting
```

2) What's the resolution when PWM frequency (F) = 1KHz?

- a) If user chooses tick clock f = 2M
- b) Resolution =  $\frac{f}{F} = 2000$  (steps)
- c) If user chooses tick clock f = 32K
- d) Resolution =  $\frac{f}{F} = 32$  (steps)
- e) → If user wants to get bigger resolution, use faster tick clock (f)

3) Make PWM off 100ms, and then blink with 200Hz, Duty cycle 30%



```
1. PWM_GLO_CTRL .PWM_tick_clock_sel = 1 // tick selection = 2MHz (f =
2M)
2. PWM_PARAM_S0.S0_pwm_on_time = 0 // PWM always off for S0, X =  $\frac{Df}{F} = 0$ 
3.1 PWM_PARAM_S0.S0_pwm_off_time = 2000 // PWM_OFF duration = 1ms =
Yt → Y =  $\frac{1ms}{1/(2MHz)} = 2000$ 
3.2 PWM_CTRL.S0_stay_cycle = 100           // PWM_OFF duration x
stay_cycle = 1ms x 100 = 100ms
PWM_PARAM_S1.S1_pwm_on_time = 3000 // X =  $\frac{Df}{F} = 3000$ 
PWM_PARAM_S1.S1_pwm_off_time = 7000      // Y =  $\frac{(1-D)f}{F} = 7000$ 
PWM_CTRL.S1_stay_cycle = 1                // Make S1 exist
PWM_CTRL.replay_mode = 0                  // No replay
PWM_CTRL.kick = 1                          // Play button, PWM would
behave as setting
```

**2.5.8.5. Notice**

- 1) For individual PWM, if PWM\_CTRL.S1\_stay\_cycle = 0, means "S1 does not exist". PWM would repeat S0 forever.
- 2) For individual PWM, setting PWM\_CTRL.S0\_stay\_cycle = 0 is invalid. However, when user set as this, waveform would act as PWM\_OFF.
- 3) For individual PWM, setting both PWM\_PARAM\_S0.S0\_pwm\_off\_time and PWM\_PARAM\_S0.S0\_pwm\_on\_time = 0 is invalid. However, when user set as this, waveform would act as PWM\_OFF.
- 4) For individual PWM, if S1 exists, setting both PWM\_PARAM\_S1.S1\_pwm\_off\_time and PWM\_PARAM\_S1.S1\_pwm\_on\_time = 0 is invalid. However, when user set as this, waveform would act as PWM\_OFF.
- 5) Suggested switch tick clock flow
  - a) Set PWM\_GLO\_CTRL.pwm\_global\_reset = 1
  - b) Clear PWM\_GLO\_CTRL.pwm\_global\_reset = 0
  - c) Configure PWM\_GLO\_CTRL.pwm\_tick\_clock\_sel

Before switching tick clock, resetting PWM modules and parameters is suggested. After toggling global reset, all PWM modules stop and behave as PWM\_OFF.

- 1) Individual PWM kick (PWM\_CTRL.kick) operation shall synchronize on the PWM period cycle. Kick takes effect when the current cycle finishes.
- 2) Global kick (PWM\_GLO\_CTRL.global\_kick) operation shall start the cycle of all the PWM's at the same time.

**2.5.8.6. Register definitions (PWM\_NUM = 0~39)**

**Module name: pwm\_top Base address: (+8300a600h)**

Address	Name	Width	Register Function
8300A600	<b>PWM_GLO_CTRL</b>	32	<b>PWM global control</b>
8300A700 + n*(0x00000010)	<b>PWM_CTRL [n]</b> (n=0~39)	32	<b>PWM control</b>
8300A704 + n*(0x00000010)	<b>PWM_PARAM_S0 [n]</b> (n=0~39)	32	
8300A708 + n*(0x00000010)	<b>PWM_PARAM_S1 [n]</b> (n=0~39)	32	

8300A600	PWM_GLO_CTRL						PWM global control						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	-															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	-												<b>pwm_glo</b>	<b>pwm_tick_clock_sel</b>	<b>global_ki</b>	

													bal _re set				ck
Type	RO												RW	RW			WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:4	-	<b>Reserved</b>
3	pwm_global_reset	<b>Write 1 and then write 0 to reset all PWM modules and its parameters (PWM_CTRL/PWM_PARAM_S0/PWM_PARAM_S1).</b>
2:1	pwm_tick_clock_sel	<b>PWM tick clock select.</b>  2'h0: 32KHz  2'h1: 2MHz  2'h2: XTAL clock
0	global_kick	<b>All PWM modules with "pwm_global_kick_enable" would be kicked by this bit at the same time</b>

<b>8300A700</b> + <b>n*(0X0000</b> <b>0010)</b>	<b>PWM_CTRL</b> <b>[n](n=0~39)</b>				<b>PWM control</b>								<b>000000C</b>					
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	<b>S1_stay_cycle</b>											<b>S0_stay_cycle</b>						
<b>Type</b>	RW											RW						
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	<b>S0_stay_cycle</b>											-	<b>pw m_ glo bal _ki ck_ ena ble</b>	<b>pw m_ clo ck_ en</b>	<b>pw m_ io_ ctrl</b>	<b>pol arit y</b>	<b>rep lay _m ode</b>	<b>kic k</b>
<b>Type</b>	RW											RO	RW	RW	RW	RW	RW	WO
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0		

Bit(s)	Name	Description
31:20	S1_stay_cycle	<b>The stay cycles of S1 (If this field is 0, S1 does not exist)</b>
19:8	S0_stay_cycle	<b>The stay cycles of S0</b>
7:6	-	<b>Reserved</b>
5	pwm_global_kick_enable	<b>PWM would be kicked by global kick if this bit is set</b>

Bit(s)	Name	Description
4	pwm_clock_en	<b>PWM clock enable.</b>  1'h0: Gating tick clock for PWM
3	pwm_io_ctrl	<b>PWM IO control.</b>  1'h0: PIO (as output)  1'h1: open drain (as output when active low)
2	polarity	<b>PWM polarity setting.</b>  1'h0: active high  1'h1: active low
1	replay_mode	<b>Replay mode indication (Only available when S1 exists)</b>
0	kick	<b>Module load PWM parameter setting and generate waveform</b>

<b>8300A704 + n*(0X0000 0010)</b>	<b>PWM PARAM S0</b> <u>[n](n=0~39)</u>		<b>00000000</b>
-----------------------------------	---	--	-----------------

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>S0_pwm_off_time</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>S0_pwm_on_time</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	S0_pwm_off_time	<b>S0 PWM_OFF duration (unit: tick clock period)</b>
15:0	S0_pwm_on_time	<b>S0 PWM_ON duration (unit: tick clock period)</b>

<b>8300A708 + n*(0X0000 0010)</b>	<b>PWM PARAM S1</b> <u>[n](n=0~39)</u>		<b>00000000</b>
-----------------------------------	---	--	-----------------

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>S1_pwm_off_time</b>															
<b>Type</b>	RW															

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>S1_pwm_on_time</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	S1_pwm_off_time	<b>S1 PWM_OFF duration (unit: tick clock period)</b>
15:0	S1_pwm_on_time	<b>S1 PWM_ON duration (unit: tick clock period)</b>

### 2.5.8.7. Application Notes

- 1) Following Section 2.5.7.5 Note(6)
  - There is a HW limitation in MT76X7.
  - The setting below would make the next individual kick for PWM #N invalid, pwm\_global\_reset can recover it.
    - a) PWM\_PARAM\_S0. S0\_pwm\_off\_time = 1 when only S0 exists.
    - b) PWM\_PARAM\_S1. S1\_pwm\_off\_time = 1 when S1 exits and turn off replay mode.
    - c) Both PWM\_PARAM\_S0. S0\_pwm\_off\_time = 1 and PWM\_PARAM\_S1. S1\_pwm\_off\_time = 1 when both S0 and S1 exist and turn on replay mode.

Base on this HW limitation, SW is recommended not to set either PWM\_PARAM\_S0. S0\_pwm\_off\_time = 1 or PWM\_PARAM\_S1. S1\_pwm\_off\_time = 1.

### 2.5.9. IrDA

#### 2.5.9.1. General description

IrDA TX module supports consumer IR protocols including NEC, RC-5, RC-6, and the software-based pulse-width mode. IrDA RX module supports protocols including RC-5 and pulse-width detection mode.

#### 2.5.9.2. Block Diagram






Figure 2-64. IRDA block diagram

### 2.5.9.3. IRTX functions

#### 1) NEC

The NEC protocol uses pulse distance encoding of the bits. Each pulse is a 560µs long 38kHz carrier burst (about 21 cycles). A logical "1" takes 2.25ms to transmit, while a logical "0" is only half of that, being 1.125ms as shown in Figure 1-1. The recommended carrier duty-cycle is 1/4 or 1/3.




Figure 2-65. The Logic representation for NEC protocol




Figure 2-66. The Pulse Train in Transmission of NEC Protocol

The figure above shows a typical pulse train of the NEC protocol. With this protocol the LSB is transmitted first. In this case Address \$59 and Command \$16 is transmitted. A message is started by a 9ms AGC burst, which was used to set the gain of the earlier IR receivers. This AGC burst is then followed by a 4.5ms space, which is then followed by the Address and Command. Address and Command are transmitted twice. The second time all bits are inverted and can be used for verification of the received message. The total transmission time is constant because every bit is repeated with its inverted length.




Figure 2-67. Message is Started by a 9ms AGC Burst

A command is transmitted only once, even when the key on the remote control remains pressed. Every 110ms a repeat code is transmitted for as long as the key remains down. This repeat code is simply a 9ms AGC pulse followed by a 2.25ms space and a 560µs burst.




Figure 2-68. A Repeat Code is Transmitted Every 110ms

2) Features

- 8 bit address and 8 bit command length
- Address and command are transmitted twice for reliability
- Pulse distance modulation
- Carrier frequency of 38kHz
- Bit time of 1.125ms or 2.25ms

3) Philips RC-5 Protocol

The protocol uses bi-phase modulation (or so-called Manchester coding) of a 36kHz IR carrier frequency. All bits are of equal length of 1.778ms in this protocol, with half of the bit time filled with a burst of the 36kHz carrier and the other half being idle. A logical zero is represented by a burst in the first half of the bit time. A

logical one is represented by a burst in the second half of the bit time. The pulse/pause ratio of the 36kHz carrier frequency is 1/3 or 1/4 which reduces power consumption.




Figure 2-69. Coding Method for RC5 Protocol

4) Features

- 5 bit address and 6 bit command length (7 command bits for RC5X)
- Bi-phase coding (aka Manchester coding)
- Carrier frequency of 36kHz
- Constant bit time of 1.778ms (64 cycles of 36 kHz)
- Manufacturer Philips

5) Philips RC-6 Protocol

RC-6 is the successor of the RC-5 protocol. Like RC-5 the new RC-6 protocol was also defined by Philips. It is a very versatile and well defined protocol. Because of this versatility its original definition is many pages long. Here on my page I will only summarize the most important properties of this protocol. RC-6 signals are modulated on a 36 kHz Infra Red carrier. The duty cycle of this carrier has to be between 25% and 50%.

Data is modulated using Manchester coding. This means that each bit (or symbol) will have both a mark and space in the output signal. If the symbol is a "1" the first half of the bit time is a mark and the second half is a space. If the symbol is a "0" the first half of the bit time is a space and the second half is a mark.

The main timing unit is 1t, which is 16 times the carrier period ( $1/36k * 16 = 444\mu s$ ). With RC-6 a total of 5 different symbols are defined:

- The leader pulse, which has a mark time of 6t (2.666ms) and a space time of 2t (0.889ms). This leader pulse is normally used to set the gain of the IR receiver unit.




Figure 2-70. The Lead Pulse in RC6 Protocol

Normal bits, which have a mark time of 1t (0.444ms) and space time of 1t (0.444ms). A "0" and "1" are encoded by the position of the mark and space in the bit time.




Figure 2-71. Coding Method for RC6 Protocol

Trailer bits, which have a mark time of  $2t$  (0.889ms) and a space time of  $2t$  (0.889ms). Again a "0" and "1" are encoded by the position of the mark and space in the bit time.




Figure 2-72. The Trailer Pulse in RC6 Protocol

The leader and trailer symbols are only used in the header field of the messages.

6) Features

- Different modes of operation, depending on the intended use
- Dedicated Philips modes and OEM modes
- Variable command length, depending on the operation mode
- Bi-phase coding (aka Manchester coding)
- Carrier frequency of 36kHz
- Manufacturer Philips

2.5.9.4. Register definitions

Module name: IRTX Base address: (+83060000h)

Address	Name	Width	Register Function
83060000	<u>IRTXCFG</u>	32	IRTX CONFIGURATION REGISTER
83060004	<u>IRTXD0</u>	32	IRTX TRANSMISSION DATA 0 REGISTER
83060008	<u>IRTXD1</u>	32	IRTX TRANSMISSION DATA 1 REGISTER
8306000C	<u>IRTXD2</u>	32	IRTX TRANSMISSION DATA 2 REGISTER
83060010	<u>IRTX_LOH</u>	32	IRTX LOGIC 0 HIGH PERIOD REGISTER
83060014	<u>IRTX_LOL</u>	32	IRTX LOGIC 0 LOW PERIOD REGISTER
83060018	<u>IRTX_L1H</u>	32	IRTX LOGIC 1 HIGH PERIOD REGISTER
8306001C	<u>IRTX_L1L</u>	32	IRTX LOGIC 1 LOW PERIOD REGISTER
83060020	<u>IRTXSYNCH</u>	32	IRTX SYNC HIGH PERIOD REGISTER
83060024	<u>IRTXSYNCL</u>	32	IRTX SYNC LOW PERIOD REGISTER
83060028	<u>IRTXMT</u>	32	IRTX MODULATION PARAMETER REGISTER
8306002C	<u>IRTX_INT_CLR</u>	32	IRTX INTERRUPT CLEAR REGISTER

Address	Name	Width	Register Function
83060030	<u>IRTX_SWM_BP</u>	32	IRTX SOFTWARE MODE BASE PERIOD REGISTER
83060034	<u>IRTX_SWM_PW0</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 0
83060038	<u>IRTX_SWM_PW1</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 1
8306003C	<u>IRTX_SWM_PW2</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 2
83060040	<u>IRTX_SWM_PW3</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 3
83060044	<u>IRTX_SWM_PW4</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 4
83060048	<u>IRTX_SWM_PW5</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 5
8306004C	<u>IRTX_SWM_PW6</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 6
83060050	<u>IRTX_SWM_PW7</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 7
83060054	<u>IRTX_SWM_PW8</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 8
83060058	<u>IRTX_SWM_PW9</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 9
8306005C	<u>IRTX_SWM_PW10</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 10
83060060	<u>IRTX_SWM_PW11</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 11
83060064	<u>IRTX_SWM_PW12</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 12
83060068	<u>IRTX_SWM_PW13</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 13
8306006C	<u>IRTX_SWM_PW14</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 14
83060070	<u>IRTX_SWM_PW15</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 15
83060074	<u>IRTX_SWM_PW16</u>	32	IRTX SOFTWARE MODE PULSE WIDTH REGISTER 16

83060000		IRTXCFG					IRTX CONFIGURATION REGISTER							00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA_I NV	IRTX_BITNUM							IRTX_I RI NV	IRTX_I RO S	IRTX_X RO DR	IRTX_X BO DR	IRTX_MODE			IRTX_X ST RT
Type	RW	RW							RW	RW	RW	RW	RW			RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
15	DATA_INV	<b>IR N inverter</b>  Set this bit as '1' to invert IR data waveform only  (Disabled in Software Pulse-Width Mode)
14:8	IRTX_BITNUM	<b>Bit Number</b>  Number of IR bits will be transmitted  (Disabled in Software Pulse-Width Mode)
7	IRTX_IRINV	<b>IR inverter</b>  Set this bit as '1' to invert IR output
6	IRTX_IROS	<b>IR output select</b>  0: IR output is IRTX baseband signal  1: IR output is IRTX modulated signal
5	IRTX_RODR	<b>Register transmission order</b>  0: IRTX_R0 first, IRTX_R11 last (R0, R1 ~ R11)  1: IRTX_R11 first, IRTX_R0 last (R11, R10 ~ R0)
4	IRTX_BODR	<b>Bit transmission order</b>  0: MSB first, LSB last (ex. R0[7], R0[6] ~ R0[0])  1: LSB first, MSB last (ex. R0[0], R0[1] ~ R0[7])
3:1	IRTX_MODE	<b>IR output protocol</b>  3'd0: pulse-width coded protocol  3'd1: RC5 protocol  3'd2: RC6 protocol  3'd3: software mode  3'd4: software pulse-width mode
0	IRTX_STRT	<b>IR trigger bit</b>  0: IR code transfer completed  1: Start to transfer IR code  When IRTX output protocol is set to software mode, this bit is set as 0 to terminate IR transmission.

<b>83060004</b>	<b><u>IRTXD0</u></b>	<b>IRTX TRANSMISSION DATA 0 REGISTER</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

<b>Name</b>	<b>IRTX_R3</b>								<b>IRTX_R2</b>							
<b>Type</b>	RW								RW							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>IRTX_R1</b>								<b>IRTX_R0</b>							
<b>Type</b>	RW								RW							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	Bit(s)	Name	Description
	31:24	IRTX_R3	<b>IRTX byte 3</b>
	23:16	IRTX_R2	<b>IRTX byte 2</b>
	15:8	IRTX_R1	<b>IRTX byte 1</b>
	7:0	IRTX_R0	<b>IRTX byte 0</b>

<b>83060008</b>	<b>IRTXD1</b>								<b>IRTX TRANSMISSION DATA 1 REGISTER</b>								<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>IRTX_R7</b>								<b>IRTX_R6</b>								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>IRTX_R5</b>								<b>IRTX_R4</b>								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

	Bit(s)	Name	Description
	31:24	IRTX_R7	<b>IRTX byte 7</b>
	23:16	IRTX_R6	<b>IRTX byte 6</b>
	15:8	IRTX_R5	<b>IRTX byte 5</b>
	7:0	IRTX_R4	<b>IRTX byte 4</b>

<b>8306000C</b>	<b>IRTXD2</b>								<b>IRTX TRANSMISSION DATA 2 REGISTER</b>								<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>IRTX_R11</b>								<b>IRTX_R10</b>								

<b>Type</b>	RW								RW							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IRTX_R9								IRTX_R8							
<b>Type</b>	RW								RW							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	IRTX_R11	<b>IRTX byte 11</b>
23:16	IRTX_R10	<b>IRTX byte 10</b>
15:8	IRTX_R9	<b>IRTX byte 9</b>
7:0	IRTX_R8	<b>IRTX byte 8</b>

<b>83060010</b>	<b>IRTX_LOH</b>	<b>IRTX LOGIC 0 HIGH PERIOD REGISTER</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IRTX_LOH															
<b>Type</b>	RW															
<b>Reset</b>									0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IRTX_LOH															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
23:0	IRTX_LOH	<b>Logic 0 pulse high period</b>  The period is equal to LOH/2MHz.  This register is also valid in RC5/RC6 protocol.  RC5 T = 1778 (0x6F2), so T = 1778/2MHz = 0.889ms

<b>83060014</b>	<b>IRTX_LOL</b>	<b>IRTX LOGIC 0 LOW PERIOD REGISTER</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IRTX_LOL															
<b>Type</b>	RW															
<b>Reset</b>									0	0	0	0	0	0	0	0



t																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IRTX_LOL															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

23:0	IRTX_LOL	<b>Logic 0 pulse low period</b> The period is equal to LOL/2MHz.
------	----------	---

<b>83060018</b>	<b>IRTX_LIH</b>								<b>IRTX LOGIC 1 HIGH PERIOD REGISTER</b>								<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>									IRTX_LIH									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	IRTX_LIH																	
<b>Type</b>	RW																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
--------	------	-------------

23:0	IRTX_LIH	<b>Logic 1 pulse high period</b> The period is equal to LIH/2MHz.
------	----------	--

<b>8306001C</b>	<b>IRTX_LIL</b>								<b>IRTX LOGIC 1 LOW PERIOD REGISTER</b>								<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>									IRTX_LIL									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	IRTX_LIL																	
<b>Type</b>	RW																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
23:0	IRTX_L1L	<b>Logic 1 pulse low period</b>  The period is equal to L1L/2MHz.

83060020	<u>IRTXSYNCH</u>								IRTX SYNC HIGH PERIOD REGISTER								00000000	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>									IRTX_SYNCH									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	IRTX_SYNCH																	
<b>Type</b>	RW																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
23:0	IRTX_SYNCH	<b>SYNCH leading pulse high period</b>  The period is equal to SYNCH/2MHz. SYNCH will be ignored if RC5/RC6 protocol is adopted.

83060024	<u>IRTXSYNCL</u>								IRTX SYNC LOW PERIOD REGISTER								00000000	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>									IRTX_SYNCL									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	IRTX_SYNCL																	
<b>Type</b>	RW																	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
23:0	IRTX_SYNCL	<b>SYNCL leading pulse low period</b>  The period is equal to SYNCL/2MHz. SYNCL will be ignored if RC5/RC6 protocol is adopted.

<b>83060028</b>	<b>IRTXMT</b>						<b>IRTX MODULATION PARAMETER REGISTER</b>						<b>00110033</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IRTX_CDT															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IRTX_CWT															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	1

Bit(s)	Name	Description
31:16	IRTX_CDT	<b>Carrier waveform duty time</b>  Duty cycle = CDT/CWT  Default duty cycle = 17/51 =33%
15:0	IRTX_CWT	<b>Carrier waveform period</b>

<b>8306002C</b>	<b>IRTX_INT_CLR</b>						<b>IRTX INTERRUPT CLEAR REGISTER</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																<b>INT_CLR</b>
<b>Type</b>																<b>W1C</b>
<b>Reset</b>																0

Bit(s)	Name	Description
0	INT_CLR	<b>Interrupt Clear</b>

<b>83060030</b>	<b>IRTX_SWM_BP</b>						<b>IRTX SOFTWARE MODE BASE PERIOD REGISTER</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																

<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IRTX_SWM_BP															
<b>Type</b>	RW															
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	IRTX_SWM_BP	<b>Base Period in Software Pulse-Width Mode</b> Unit: 0.5 us (2 MHz operating clock)

<b>83060034</b>	<b>IRTX_SWM_PW0</b>						<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 0</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IRTX_SWM_PW3								IRTX_SWM_PW2							
<b>Type</b>	RW								RW							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IRTX_SWM_PW1								IRTX_SWM_PW0							
<b>Type</b>	RW								RW							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	IRTX_SWM_PW3	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
23:16	IRTX_SWM_PW2	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
15:8	IRTX_SWM_PW1	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
7:0	IRTX_SWM_PW0	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>

<b>83060038</b>	<b>IRTX_SWM_PW1</b>						<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 1</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IRTX_SWM_PW7								IRTX_SWM_PW6							
<b>Type</b>	RW								RW							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IRTX_SWM_PW5								IRTX_SWM_PW4							
<b>Type</b>	RW								RW							

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
31:24	IRTX_SWM_PW7	IRTX Pulse-Width in Software Pulse-Width Mode
23:16	IRTX_SWM_PW6	IRTX Pulse-Width in Software Pulse-Width Mode
15:8	IRTX_SWM_PW5	IRTX Pulse-Width in Software Pulse-Width Mode
7:0	IRTX_SWM_PW4	IRTX Pulse-Width in Software Pulse-Width Mode

<b>8306003C</b>	<b>IRTX_SWM_PW2</b>							<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 2</b>							<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IRTX_SWM_PW11							IRTX_SWM_PW10								
<b>Type</b>	RW							RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IRTX_SWM_PW9							IRTX_SWM_PW8								
<b>Type</b>	RW							RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	IRTX_SWM_PW11	IRTX Pulse-Width in Software Pulse-Width Mode
23:16	IRTX_SWM_PW10	IRTX Pulse-Width in Software Pulse-Width Mode
15:8	IRTX_SWM_PW9	IRTX Pulse-Width in Software Pulse-Width Mode
7:0	IRTX_SWM_PW8	IRTX Pulse-Width in Software Pulse-Width Mode

<b>83060040</b>	<b>IRTX_SWM_PW3</b>							<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 3</b>							<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	IRTX_SWM_PW15							IRTX_SWM_PW14								
<b>Type</b>	RW							RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	IRTX_SWM_PW13							IRTX_SWM_PW12								
<b>Type</b>	RW							RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	IRTX_SWM_PW15	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
23:16	IRTX_SWM_PW14	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
15:8	IRTX_SWM_PW13	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
7:0	IRTX_SWM_PW12	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>

<b>83060044</b>	<b>IRTX_SWM_PW4</b>								<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 4</b>								<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>IRTX_SWM_PW19</b>								<b>IRTX_SWM_PW18</b>								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>IRTX_SWM_PW17</b>								<b>IRTX_SWM_PW16</b>								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:24	IRTX_SWM_PW19	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
23:16	IRTX_SWM_PW18	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
15:8	IRTX_SWM_PW17	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
7:0	IRTX_SWM_PW16	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>

<b>83060048</b>	<b>IRTX_SWM_PW5</b>								<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 5</b>								<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>IRTX_SWM_PW23</b>								<b>IRTX_SWM_PW22</b>								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>IRTX_SWM_PW21</b>								<b>IRTX_SWM_PW20</b>								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:24	IRTX_SWM_PW23	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
23:16	IRTX_SWM_PW22	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
15:8	IRTX_SWM_PW21	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
7:0	IRTX_SWM_PW20	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>

<b>8306004C</b>	<b>IRTX_SWM_PW6</b>								<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 6</b>								<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	<b>IRTX_SWM_PW27</b>								<b>IRTX_SWM_PW26</b>									
<b>Type</b>	RW								RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	<b>IRTX_SWM_PW25</b>								<b>IRTX_SWM_PW24</b>									
<b>Type</b>	RW								RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:24	IRTX_SWM_PW27	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
23:16	IRTX_SWM_PW26	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
15:8	IRTX_SWM_PW25	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
7:0	IRTX_SWM_PW24	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>

<b>83060050</b>	<b>IRTX_SWM_PW7</b>								<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 7</b>								<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	<b>IRTX_SWM_PW31</b>								<b>IRTX_SWM_PW30</b>									
<b>Type</b>	RW								RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	<b>IRTX_SWM_PW29</b>								<b>IRTX_SWM_PW28</b>									
<b>Type</b>	RW								RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31:24	IRTX_SWM_PW31	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
23:16	IRTX_SWM_PW30	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
15:8	IRTX_SWM_PW29	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
7:0	IRTX_SWM_PW28	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>

<b>83060054</b>	<b>IRTX_SWM_PW8</b>								<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 8</b>								<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>IRTX_SWM_PW35</b>								<b>IRTX_SWM_PW34</b>								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>IRTX_SWM_PW33</b>								<b>IRTX_SWM_PW32</b>								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:24	IRTX_SWM_PW35	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
23:16	IRTX_SWM_PW34	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
15:8	IRTX_SWM_PW33	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
7:0	IRTX_SWM_PW32	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>

<b>83060058</b>	<b>IRTX_SWM_PW9</b>								<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 9</b>								<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>IRTX_SWM_PW39</b>								<b>IRTX_SWM_PW38</b>								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>IRTX_SWM_PW37</b>								<b>IRTX_SWM_PW36</b>								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
--------	------	-------------



Bit(s)	Name	Description
31:24	IRTX_SWM_PW39	IRTX Pulse-Width in Software Pulse-Width Mode
23:16	IRTX_SWM_PW38	IRTX Pulse-Width in Software Pulse-Width Mode
15:8	IRTX_SWM_PW37	IRTX Pulse-Width in Software Pulse-Width Mode
7:0	IRTX_SWM_PW36	IRTX Pulse-Width in Software Pulse-Width Mode

<b>8306005C</b>	<b>IRTX_SWM_PW10</b>								<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 10</b>								<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	IRTX_SWM_PW43								IRTX_SWM_PW42									
<b>Type</b>	RW								RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	IRTX_SWM_PW41								IRTX_SWM_PW40									
<b>Type</b>	RW								RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:24	IRTX_SWM_PW43	IRTX Pulse-Width in Software Pulse-Width Mode
23:16	IRTX_SWM_PW42	IRTX Pulse-Width in Software Pulse-Width Mode
15:8	IRTX_SWM_PW41	IRTX Pulse-Width in Software Pulse-Width Mode
7:0	IRTX_SWM_PW40	IRTX Pulse-Width in Software Pulse-Width Mode

<b>83060060</b>	<b>IRTX_SWM_PW11</b>								<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 11</b>								<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	IRTX_SWM_PW47								IRTX_SWM_PW46									
<b>Type</b>	RW								RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	IRTX_SWM_PW45								IRTX_SWM_PW44									
<b>Type</b>	RW								RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31:24	IRTX_SWM_PW47	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
23:16	IRTX_SWM_PW46	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
15:8	IRTX_SWM_PW45	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
7:0	IRTX_SWM_PW44	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>

<b>83060064</b>	<b>IRTX_SWM_PW12</b>								<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 12</b>								<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>IRTX_SWM_PW51</b>								<b>IRTX_SWM_PW50</b>								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>IRTX_SWM_PW49</b>								<b>IRTX_SWM_PW48</b>								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:24	IRTX_SWM_PW51	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
23:16	IRTX_SWM_PW50	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
15:8	IRTX_SWM_PW49	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
7:0	IRTX_SWM_PW48	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>

<b>83060068</b>	<b>IRTX_SWM_PW13</b>								<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 13</b>								<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>IRTX_SWM_PW55</b>								<b>IRTX_SWM_PW54</b>								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>IRTX_SWM_PW53</b>								<b>IRTX_SWM_PW52</b>								
<b>Type</b>	RW								RW								
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31:24	IRTX_SWM_PW55	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
23:16	IRTX_SWM_PW54	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
15:8	IRTX_SWM_PW53	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
7:0	IRTX_SWM_PW52	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>

<b>8306006C</b>	<b>IRTX_SWM_PW14</b>								<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 14</b>								<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	<b>IRTX_SWM_PW59</b>								<b>IRTX_SWM_PW58</b>									
<b>Type</b>	RW								RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	<b>IRTX_SWM_PW57</b>								<b>IRTX_SWM_PW56</b>									
<b>Type</b>	RW								RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:24	IRTX_SWM_PW59	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
23:16	IRTX_SWM_PW58	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
15:8	IRTX_SWM_PW57	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
7:0	IRTX_SWM_PW56	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>

<b>83060070</b>	<b>IRTX_SWM_PW15</b>								<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 15</b>								<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	<b>IRTX_SWM_PW63</b>								<b>IRTX_SWM_PW62</b>									
<b>Type</b>	RW								RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	<b>IRTX_SWM_PW61</b>								<b>IRTX_SWM_PW60</b>									
<b>Type</b>	RW								RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31:24	IRTX_SWM_PW63	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
23:16	IRTX_SWM_PW62	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
15:8	IRTX_SWM_PW61	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
7:0	IRTX_SWM_PW60	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>

<b>83060074</b>	<b>IRTX_SWM_PW16</b>								<b>IRTX SOFTWARE MODE PULSE WIDTH REGISTER 16</b>								<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	<b>IRTX_SWM_PW67</b>								<b>IRTX_SWM_PW66</b>									
<b>Type</b>	RW								RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	<b>IRTX_SWM_PW65</b>								<b>IRTX_SWM_PW64</b>									
<b>Type</b>	RW								RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:24	IRTX_SWM_PW67	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
23:16	IRTX_SWM_PW66	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
15:8	IRTX_SWM_PW65	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>
7:0	IRTX_SWM_PW64	<b>IRTX Pulse-Width in Software Pulse-Width Mode</b>

## 2.6. Radio MCU Subsystem

### 2.6.1. CPU

MT76X7 features 32-bit CPU N9, with the following features:

- 5-stage pipeline with extensive clock-gating
- Dynamic branch prediction with BTB
- 16/32-bit mixed instruction format
- Multiply-accumulate and multiply-subtract instructions
- Instructions optimized for audio applications
- Instruction and data local memory

- JTAG based debug interface
- Programmable data endian control

### 2.6.2. RAM/ROM

The Radio MCU subsystem features ILM (Instruction Local Memory), DLM (Data Local Memory), and the SYSRAM. The ROM code is in ILM.

### 2.6.3. Memory map

The table below describes how the peripherals are mapped to the memory space in Radio MCU subsystem.

When the MCU performs a read transaction to an undefined address, the bus returns 0. When the MCU performs a write transaction to an undefined address, the bus regards it as an invalid transaction and does nothing.

**Table 2-59. N9 memory map**

Start address	End address	Function	Description
0x0000_0000	0x000C_FFFF	ILM ROM	Instruction local memory ROM for N9
0x000D_0000	0x0011_FFFF	ILM RAM	Instruction local memory RAM for N9
0x0200_0000	0x0200_021C	Patch & CR	N9 ROM patch engine
0x0209_0000	0x020C_1FFF	DLM RAM	Data local memory for N9
0x0040_0000	0x0040_CFFF	SYSRAM N9	System RAM for N9
0x2000_0000	0x2003_FFFF	SYSRAM CM4	System RAM for CM4 (256KB)
0x2100_0000	0x2100_FFFF	SPI-S	SPI slave
0x2200_0000	0x2200_FFFF	I2S/Audio	I2S
0x2400_0000	0x2400_FFFF	(Reserved)	
0x3000_0000	0x3FFF_FFFF	Serial Flash CM4	Serial flash controller of CM4
0x5000_0000	0x501F_FFFF	HIF_device	Host interface device controller
0x5020_0000	0x502F_FFFF	HIF_host_CM4	Host interface host controller of Wi-Fi radio
0x6000_0000	0x6FFF_FFFF	WIFISYS	Wi-Fi subsystem
0x7000_0000	0x70FF_FFFF	PDA DMA port	Patch Decryption Accelerator DMA slave
0x7800_0000	0x7800_0000	VFF access port0	Virtual FIFO access port 0 of N9 DMA
0x7800_0100	0x7800_0100	VFF access port1	Virtual FIFO access port 1 of N9 DMA
0x7900_0000	0x7900_FFFF	VFF_CM4 access port	Virtual FIFO access ports of CM4 DMA
0x8000_0000	0x800C_FFFF	APB0	APB bridge 0 (synchronous to N9)
0x8000_0000	0x8000_FFFF	CONFG	N9 subsystem configuration

Start address	End address	Function	Description
0x8001_0000	0x8001_FFFF	DMA	Generic DMA engine for N9
0x8002_0000	0x8002_FFFF	TOP_CFG_OFF	TOP_OFF(N9) power domain chip level configuration (GPIO, PINMUX, RF, PLL, CLK control)
0x8003_0000	0x8003_FFFF	UART/BTIF	UART or Bluetooth host interface for N9
0x8005_0000	0x8005_FFFF	UART_PTA	Inter-chip communication for PTA
0x8008_0000	0x8008_FFFF	AHB_MON	AHB bus monitor
0x8009_0000	0x8009_FFFF	ACCLR	Bluetooth audio Packet Loss Concealment accelerator
0x800A_0000	0x800A_FFFF	UART_DSN	UART for N9 debug
0x800B_0000	0x800B_FFFF	SEC	Security boot configuration
0x800C_0000	0x800C_FFFF	HIF	Host interface configuration
0x8100_0000	0x810C_FFFF	APB1	APB bridge 1 (synchronous to N9)
0x8100_0000	0x8100_FFFF	BTSYS	Bluetooth subsystem
0x8102_0000	0x8102_FFFF	TOP_CFG_AON	TOP_AON power domain chip level configuration (RGU, PINMUX, PMU, XTAL, CLK control)
0x8103_0000	0x8103_FFFF	DBG_CIRQ	Debug interrupt controller for N9
0x8104_0000	0x8104_FFFF	CIRQ	Interrupt controller for N9
0x8105_8000	0x8105_FFFF	GPT	General Purpose Timer for N9
0x8106_0000	0x8106_FFFF	PTA	Packet Traffic Arbitrator for Wi-Fi/Bluetooth coexistence
0x8107_0000	0x8107_FFFF	EFUSE	Efuse controller
0x8108_0000	0x8108_FFFF	WDT	Watchdog Timer for N9
0x8109_0000	0x8109_FFFF	PDA	Patch Decryption Accelerator
0x810A_0000	0x810A_FFFF	RDD	Wi-Fi debug
0x810B_0000	0x810B_FFFF	BTSBC	Bluetooth SBC accelerator
0x810C_0000	0x810C_FFFF	RBIST	RF BIST configuration
0x8300_0000	0x810C_FFFF	APB2	APB bridge 1 (synchronous to CM4)
0x8300_0000	0x8300_FFFF	CONFIG_CM4	System configuration for CM4
0x8301_0000	0x8301_FFFF	DMA_CM4	Generic DMA engine for CM4
0x8302_0000	0x8302_FFFF	UART_DSN	UART for CM4 debug

Start address	End address	Function	Description
0x8303_0000	0x8303_FFFF	UART1	UART 1 for CM4
0x8304_0000	0x8304_FFFF	UART2	UART 2 for CM4
0x8305_0000	0x8305_FFFF	GPT_CM4	General Purpose Timer for CM4
0x8306_0000	0x8306_FFFF	IrDA	IrDA
0x8307_0000	0x8307_FFFF	Serial flash	Serial flash macro access
0x8308_0000	0x8308_FFFF	WDT_CM4	Watchdog Timer for CM4
0x8309_0000	0x8309_FFFF	I2C_1	I2C 1
0x830A_0000	0x830A_FFFF	I2C_2	I2C 2
0x830B_0000	0x830B_FFFF	I2S	I2S configuration
0x830D_0000	0x830D_FFFF	AUXADC	Auxiliary ADC configuration
0x830E_0000	0x830E_FFFF	BTIF	Host Interface for Bluetooth radio
0x830F_0000	0x830F_FFFF	Crypto	Crypto engine
0xA000_0000	0xAFFF_FFFF	PSE	Packet switch engine memory

2.6.4. N9 bus fabric




Figure 2-73. N9 bus fabric

Functional description:

- Command batch: Used to save/restore the critical CR and memory data when entering and leaving the low power mode.
- Wi-Fi HIF: The host control and data interface from N9 to Wi-Fi subsystem.
- Wi-Fi PSE: The Packet switch engine used to transfer packet from N9 to Wi-Fi MAC/Radio or from CM4 to Wi-Fi MAC/Radio, and vice versa.
- PDA: Packet Decryption Agent, used to download firmware and decipher the firmware which is encrypted to avoid eavesdrop.
- PTA: Packet Traffic Arbitration, used to do the traffic arbitration of Wi-Fi and Bluetooth when the two radios are transmitting and receiving at the same time.
- RDD: The Wi-Fi debug function.
- BT\_SBC: The hardware accelerating engine for Bluetooth audio codec.
- EFUSE: The Efuse macro used for the configuration of Wi-Fi/Bluetooth MAC and Radio.
- ACCLR: The hardware accelerating engine for Bluetooth Packet Loss Concealment.

## 2.6.5. CIRQ

### 2.6.5.1. General description

N9 subsystem uses the interrupt controller CIRQ to control the source selection, mask, edge/level sensitivity, and software enabling for internal interrupts, as well as the mask and the edge/level sensitivity for external interrupts.

CIRQ also integrates the de-bounce circuit for external interrupts.




Figure 2-74. N9 interrupt controller

### 2.6.5.2. Functions

Figure 2-75 presents the major functionality of the MCU Interrupt Controller. The interrupt controller processes all interrupt sources coming from external lines and internal MCU peripherals. This controller generates two request signals: FIQ for fast, low latency interrupt request and IRQ for more general interrupts



with lower priority. FIQ connects to N903s input port int\_req[0] with highest priority, which IRQ connects to int\_req[1].




Figure 2-75 Interrupt Controller Block Diagram

One and only one of the interrupt sources can be assigned to FIQ Controller and have the highest priority in requesting timing critical service. All the others share the same IRQ signal by connecting them to IRQ Controller. The IRQ Controller manages up to 18 interrupt lines of IRQ0 to IRQ11 with fixed priority in descending order.

The interrupt controller provides a simple software interface by means of registers to manipulate the interrupt request shared system. IRQ Selection Registers and FIQ Selection Register determine the source priority and connecting relation among sources and interrupt lines. IRQ Source Status Register allows software program to identify the source of interrupt that generates the interrupt request. IRQ Mask Register provides software to mask out undesired sources some time. End of Interrupt Register permits software program to indicate to the controller that a certain interrupt service routine has been finished.

Binary coded version of IRQ Source Status Register is also made available for software program to helpfully identify the interrupt source. While taking advantage of this feature, it should also take the binary coded version of End of Interrupt Register coincidentally.

### 2.6.5.3. Interrupt sources

The tables below lists the interrupt sources of internal and external interrupts.

There are totally 23 interrupts and 14 external interrupts.

The power domain/subsystem lists the power domain and the subsystem from which the interrupt is generated.

IRQ No.	Interrupt source	Power domain /subsystem	External interrupt	Wake-up capability (1)	De-bounce	Description
INT0	UART	TOP_OFF(N9)/MCUSY				UART/BTIF module

		S				
INT1	DMA	TOP_OFF(N9)/MCUSYS				Generic DMA in N9 subsystem
INT2	HIFSYS	TOP_AON/HIF				WIFI_HIF(SDIO)
INT3	BT_TIMCON	TOP_AON/BTSYS				Bluetooth TIMCON module
INT4	THERM	TOP_OFF(N9)				Thermometer
INT5	(Reserved)					
INT6	WIFI	WF_OFF				Wi-Fi subsystem
INT7	ICAP	TOP_OFF(N9)/MCUSYS				Internal capture in RBIST module
INT8	EINT	TOP_AON/MCUSYS				External interrupt
INT9	(Reserved)					
INT10	WDT_N9	TOP_AON/MCUSYS				Watch dog timer in N9 subsystem
INT11	AHB_MONITOR	TOP_OFF(N9)/MCUSYS				AHB monitor
INT12	(Reserved)					
INT13	PLC_ACCLR	TOP_OFF(N9)/MCUSYS				Packet Loss Concealment accelerator
INT14	(Reserved)					
INT15	PSE	WF_OFF/PSE				Packet switch engine
INT16	MSBC	TOP_OFF(N9)/MCUSYS				Bluetooth SBC CODEC accelerator
INT17	HIFSYS	TOP_OFF(N9)/HIFSYS				HIF subsystem
INT18	UART_PTA *	TOP_OFF(N9)/MCUSYS				UART_PTA module
INT19	PTA *	TOP_OFF(N9)/MCUSYS				PTA module
INT20	CMBT	TOP_OFF(N9)				Command batch module
INT21	GPT3	TOP_AON/MCUSYS				General purpose timer module
INT22	WDT_CM4	TOP_AON/MCUSYS_CM4				CM4 WDT interrupt N9
EINT0	UART_RX	TOP_AON	V	V	Available	Wake up from UART
EINT1	(Reserved)		V	V	Available	
EINT2	HIFSYS	TOP_AON/HIF	V	V	Available	WIFI_HIF (SDIO)
EINT3	CM4_TO_N9_SW	TOP_AON/MCUSYS_CM4	V	V	Available	CM4 SW interrupt N9 83080080[31:30] SW_INT
EINT4	Bluetooth	TOP_AON/BTSYS	V	V	Available	Wake up from Bluetooth
EINT5	PCIE *	TOP_OFF(N9)/HIFSYS	V	V	Available	Wake up from PCIe
EINT6	GPT	TOP_AON/MCUSYS	V	V	Available	General purpose timer module (GPT0 timer and GPT1 timer)
EINT7	External interrupt	TOP_AON	V	V	Available	External interrupt Pin: GPIO58
EINT8	External interrupt	TOP_AON	V	V	Available	External interrupt Pin: GPIO57
EINT9	External interrupt	TOP_AON	V	V	Available	External interrupt Pin: GPIO30
EINT10	(Reserved)		V	V	Available	
EINT11	External interrupt	TOP_AON	V	V	Available	External interrupt Pin: GPIO38
EINT12	External interrupt	TOP_AON	V	V	Available	External interrupt Pin: GPIO39
EINT13	CM4_TO_N9_BTIF_WAKEUP	TOP_AON	V	V	Available	CM4 to N9 BTIF wake-up 830E0064[0] BTIF_WAK

\*: Not used for MT7697D

Note 1; Capable to wake up N9 when N9 is in sleep mode.

#### 2.6.5.4. Interrupt Source Masking

The Interrupt Controller provides the function of Interrupt Source Masking by the way of programming MASK register. Any of them can be masked individually.

However, because of the bus latency, the masking takes effect no earlier than three clock cycles later. In this time, the to-be-masked interrupts could come in and generate an IRQ pulse to MCU, and then disappear immediately. This IRQ forces MCU going to Interrupt Service Routine and polling Status Register (IRQ\_STA2), but the register shows there is no interrupt. This might cause MCU malfunction.

There are two ways for programmers to protect their software.

- 1) Return from ISR (Interrupt Service Routine) immediately while the Status register shows no interrupt.
- 2) Set I bit of MCU before doing Interrupt Masking, and then clear it after Interrupt Masking done.

Both avoid the problem, but the first item is recommended in the ISR.

#### 2.6.5.5. External Interrupt

This interrupt controller also integrates an External Interrupt Controller that can support up to 11 interrupt requests coming from external sources, the EINT0~A, WakeUp interrupt requests.

The external interrupts can be used for different kind of applications, mainly for event detections: detection of hand free connection, detection of hood opening, detection of battery charger connection.

Since the external event may be unstable in a certain period, a de-bounce mechanism is introduced to ensure the functionality. The circuitry is mainly used to verify that the input signal remains stable for a programmable number of periods of the clock. When this condition is satisfied, for the appearance or the disappearance of the input, the output of the de-bounce logic changes to the desired state. Note that, because it uses the 32768Hz slow clock for performing the de-bounce process, the parameter of de-bounce period and de-bounce enable takes effect no sooner than one 32768Hz clock cycle (~30.52us) after the software program sets them. When the sources of External Interrupt Controller are used to resume the system clock in sleep mode, the de-bounce mechanism must be enabled. However, the polarities of EINTs are clocked with the system clock. Any changes to them take effect immediately.




Figure 2-76. External Interrupt Controller Block Diagram

If you have to change the debounce setting of some EINT, please follow the steps:

- 1) mask the EINT which you want to change the debounce setting
- 2) disable debounce (EN=0)
- 3) delay at least 5 32K cycles

- 4) Enable the debounce (EN=1) and change the debounce setting
- 5) unmask the EINT

### 2.6.5.6. Programming guide

The interrupt sources are listed as the following table.

**Table 2-60. Internal interrupt source**

	SUBSYS	Source Pin	Description / Note
INT0	MCUSYS_OFF	uart0_irq_b	from uart0 or btif module
INT1	MCUSYS_OFF	dma_irq_b	from dma module
INT2	HIFSYS_AON / OFF	hif_irq_b_wrapper	HIF_AON SDIO
INT3	BTSYS_AON	bt_timcon_irq_b	
INT4	TOP_OFF	therm_irq_b	from u_top_therm_ctl module
INT5			NA
INT6	WF_OFF	wifi_irq_b	from u_wifi_on_top module
INT7	MCUSYS_OFF	icap_irq_b	from u_rbist_top module
INT8	MCUSYS_AON	eint_irq_b	EINT interrupt
INT9			NA
INT10	MCUSYS_AON	wdt_irq_b[0]	N9 wdt interrupt mode
INT11	MCUSYS_OFF	ahb_mon_irq_b	from mdahbmon_top module
INT12			NA
INT13	MCUSYS_OFF	plc_acclr_irq_b	from acclr module
INT14	TOP_OFF	adc_irq_b	from u_top_sadc_ctl
INT15	WF_PSE_OFF	pse_irq_b	
INT16	MCUSYS_OFF	msbc_irq_b	from bt_sbc module
INT17	HIFSYS_OFF	client_irq_b	
INT18	MCUSYS_OFF	uart_pta_irq_b	from uart_pta module
INT19	MCUSYS_OFF	lte_chg_frm_int	from pta module
INT20	TOP_OFF	cmdbt_irq_b	from u_top_cmdbt module
INT21	MCUSYS_AON	gpt3_irq_b	N9 gpt3 timer timeout
INT22	MCUSYS_CM4_AON	cm4_n9_wdt_irq_b	CM4 reset self and interrupt N9

**Table 2-61. External interrupt source**

	SUBSYS	Source Pin	Note
EINT0	PAD_UART_RX		
EINT1			NA
EINT2	HIFSYS_AON / OFF	hif_mcu_int_b	HIF_AON SDIO
EINT3	MCUSYS_CM4_AON	cm4_n9_sw_irq_b	CM4 software interrupt N9
EINT4	BTSYS_AON	bt_ext_irq	
EINT5	HIFSYS_OFF	hifsys_pcie_int_b	pcie_wake
EINT6	MCUSYS_AON	gpt_int_b	N9 gpt0 timer or gpt1 timer interrupt
EINT7	PAD_BT_RF_DIS_B	host_eint_b[0]	
EINT8	PAD_WF_RF_DIS_B	host_eint_b[1]	
EINT9	PAD_SDIO_DAT2	host_eint_b[2]	
EINT10	TOP_AON	dslp_irq_b	from u_top_cfg_aon
EINT11	PAD_UART_RTS		
EINT12	PAD_UART_CTS		
EINT13	MCUSYS_CM4_OFF	cm4ton9_btif_wakeup_irq_b	CM4 btif wakeup N9

### 2.6.5.7. Register definitions

**Module name: cirq Base address: (+81040000h)**

Address	Name	Width	Register Function
81040000	<b><u>IRQ_SELO</u></b>	32	<b>IRQ Selection 0 Register</b>
81040004	<b><u>IRQ_SEL1</u></b>	32	<b>IRQ Selection 1 Register</b>
81040008	<b><u>IRQ_SEL2</u></b>	32	<b>IRQ Selection 2 Register</b>
8104000C	<b><u>IRQ_SEL3</u></b>	32	<b>IRQ Selection 3 Register</b>
81040010	<b><u>IRQ_SEL4</u></b>	32	<b>IRQ Selection 4 Register</b>
81040014	<b><u>IRQ_SEL5</u></b>	32	<b>IRQ Selection 5 Register</b>
8104006C	<b><u>FIQ_SEL</u></b>	32	<b>FIQ Selection Register</b>
81040070	<b><u>IRQ_MASK</u></b>	32	<b>IRQ Mask Register</b>
81040080	<b><u>IRQ_MASK_CLR</u></b>	32	<b>IRQ Mask Clear Register</b>
81040090	<b><u>IRQ_MASK_SET</u></b>	32	<b>IRQ Mask Set Register</b>
810400A0	<b><u>IRQ_EOI</u></b>	32	<b>IRQ End of Interrupt Register</b>
810400B0	<b><u>IRQ_SENS</u></b>	32	<b>IRQ Sensitive Register</b>
810400C0	<b><u>IRQ_SOFT</u></b>	32	<b>IRQ Software Interrupt Register</b>
810400D0	<b><u>FIQ_CON</u></b>	32	<b>FIQ Control Register</b>
810400D4	<b><u>FIQ_EOI</u></b>	32	<b>FIQ End of Interrupt Register</b>
810400D8	<b><u>IRQ_STA2</u></b>	32	<b>Binary Coded Value of IRQ_STATUS</b>
810400DC	<b><u>IRQ_EOI2</u></b>	32	<b>Binary Coded Value of IRQ_EOI</b>
810400E0	<b><u>IRQ_ASTA</u></b>	32	<b>Binary Value of IRQ Source Status</b>

Address	Name	Width	Register Function
810400F0	<u>IRQ_EEVT</u>	32	Binary Value of EINT Event
81040100	<u>EINT_STA</u>	32	EINT Status Register
81040104	<u>EINT_MASK</u>	32	EINT Mask Register
81040108	<u>EINT_MASK_CLR</u>	32	EINT Mask Clear Register
8104010C	<u>EINT_MASK_SET</u>	32	EINT Mask Set Register
81040110	<u>EINT_INTACK</u>	32	EINT Interrupt Acknowledge Register
81040114	<u>EINT_SENS</u>	32	EINT Sensitive Register
81040118	<u>EINT_SOFT</u>	32	EINT Software Interrupt Register
81040120	<u>EINT0_CON</u>	32	EINT 0 De-bounce Control Register
81040130	<u>EINT1_CON</u>	32	EINT 1 De-bounce Control Register
81040140	<u>EINT2_CON</u>	32	EINT 2 De-bounce Control Register
81040150	<u>EINT3_CON</u>	32	EINT 3 De-bounce Control Register
81040160	<u>EINT4_CON</u>	32	EINT 4 De-bounce Control Register
81040170	<u>EINT5_CON</u>	32	EINT 5 De-bounce Control Register
81040180	<u>EINT6_CON</u>	32	EINT 6 De-bounce Control Register
81040190	<u>EINT7_CON</u>	32	EINT 7 De-bounce Control Register
810401A0	<u>EINT8_CON</u>	32	EINT 8 De-bounce Control Register
810401B0	<u>EINT9_CON</u>	32	EINT 9 De-bounce Control Register
810401C0	<u>EINTA_CON</u>	32	EINT A De-bounce Control Register
810401D0	<u>EINTB_CON</u>	32	EINT A De-bounce Control Register
810401E0	<u>EINTC_CON</u>	32	EINT A De-bounce Control Register
810401F0	<u>EINTD_CON</u>	32	EINT A De-bounce Control Register

81040000		IRQ_SELO					IRQ Selection 0 Register					03020100				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>				IRQ3_SEL								IRQ2_SEL				
<b>Type</b>				RW								RW				
<b>Reset</b>				0	0	0	1	1				0	0	0	1	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>				IRQ1_SEL								IRQ0_SEL				
<b>Type</b>				RW								RW				
<b>Reset</b>				0	0	0	0	1				0	0	0	0	0

Bit(s)	Name	Description
28:24	IRQ3_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
20:16	IRQ2_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
12:8	IRQ1_SEL	<b>Interrupt source selector</b>

Bit(s)	Name	Description
		5'h0~5'h17: Please reference to interrupt source table
4:0	IRQ0_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table

81040004		IRQ_SEL1					IRQ Selection 1 Register					07060504				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>				IRQ7_SEL								IRQ6_SEL				
<b>Type</b>				RW								RW				
<b>Reset</b>				0	0	1	1	1				0	0	1	1	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>				IRQ5_SEL								IRQ4_SEL				
<b>Type</b>				RW								RW				
<b>Reset</b>				0	0	1	0	1				0	0	1	0	0

Bit(s)	Name	Description
28:24	IRQ7_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
20:16	IRQ6_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
12:8	IRQ5_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
4:0	IRQ4_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table

81040008		IRQ_SEL2					IRQ Selection 2 Register					0B0A0908				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>				IRQB_SEL								IRQA_SEL				
<b>Type</b>				RW								RW				
<b>Reset</b>				0	1	0	1	1				0	1	0	1	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>				IRQ9_SEL								IRQ8_SEL				
<b>Type</b>				RW								RW				
<b>Reset</b>				0	1	0	0	1				0	1	0	0	0



Bit(s)	Name	Description
28:24	IRQB_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
20:16	IRQA_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
12:8	IRQ9_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
4:0	IRQ8_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table

8104000C	IRQ_SEL3							IRQ Selection 3 Register							0F0E0DOC	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>				<b>IRQF_SEL</b>							<b>IRQE_SEL</b>					
<b>Type</b>				RW							RW					
<b>Reset</b>				0	1	1	1	1				0	1	1	1	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>				<b>IRQD_SEL</b>							<b>IRQC_SEL</b>					
<b>Type</b>				RW							RW					
<b>Reset</b>				0	1	1	0	1				0	1	1	0	0

Bit(s)	Name	Description
28:24	IRQF_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
20:16	IRQE_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
12:8	IRQD_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
4:0	IRQC_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table

81040010	IRQ_SEL4	IRQ Selection 4 Register	13121110
----------	----------	--------------------------	----------



<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>				<b>IRQ13_SEL</b>								<b>IRQ12_SEL</b>				
<b>Type</b>				RW								RW				
<b>Reset</b>				1	0	0	1	1				1	0	0	1	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>				<b>IRQ11_SEL</b>								<b>IRQ10_SEL</b>				
<b>Type</b>				RW								RW				
<b>Reset</b>				1	0	0	0	1				1	0	0	0	0

Bit(s)	Name	Description
28:24	IRQ13_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
20:16	IRQ12_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
12:8	IRQ11_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
4:0	IRQ10_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table

<b>81040014</b>	<b>IRQ_SEL5</b>					<b>IRQ Selection 5 Register</b>						<b>17161514</b>				
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>				<b>IRQ17_SEL</b>								<b>IRQ16_SEL</b>				
<b>Type</b>				RW								RW				
<b>Reset</b>				1	0	1	1	1				1	0	1	1	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>				<b>IRQ15_SEL</b>								<b>IRQ14_SEL</b>				
<b>Type</b>				RW								RW				
<b>Reset</b>				1	0	1	0	1				1	0	1	0	0

Bit(s)	Name	Description
28:24	IRQ17_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table
20:16	IRQ16_SEL	<b>Interrupt source selector</b> 5'h0~5'h17: Please reference to interrupt source table

Bit(s)	Name	Description
12:8	IRQ15_SEL	<b>Interrupt source selector</b>  5'h0~5'h17: Please reference to interrupt source table
4:0	IRQ14_SEL	<b>Interrupt source selector</b>  5'h0~5'h17: Please reference to interrupt source table

8104006C	FIQ_SEL					FIQ Selection Register										00000000
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>												FIQ_SEL				
<b>Type</b>												RW				
<b>Reset</b>												0	0	0	0	0

Bit(s)	Name	Description
4:0	FIQ_SEL	<b>Interrupt source selector</b>  5'h0~5'h17: Please reference to interrupt source table

81040070	IRQ_MASK								IRQ Mask Register								00FFFFFF
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>									IR_Q17_M_SK	IR_Q16_M_SK	IR_Q15_M_SK	IR_Q14_M_SK	IR_Q13_M_SK	IR_Q12_M_SK	IR_Q11_M_SK	IR_Q10_M_SK	
<b>Type</b>									RW	RW	RW	RW	RW	RW	RW	RW	
<b>Reset</b>									1	1	1	1	1	1	1	1	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	IR_QF_M_SK	IR_QE_M_SK	IR_QD_M_SK	IR_QC_M_SK	IR_QB_M_SK	IR_QA_M_SK	IR_Q9_M_SK	IR_Q8_M_SK	IR_Q7_M_SK	IR_Q6_M_SK	IR_Q5_M_SK	IR_Q4_M_SK	IR_Q3_M_SK	IR_Q2_M_SK	IR_Q1_M_SK	IR_Q0_M_SK	
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
<b>Reset</b>	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

Bit(s)	Name	Description
23	IRQ17_MSK	<b>Mask control for the associated interrupt source in the</b>

Bit(s)	Name	Description
		<b>IRQ controller</b>
		0: Interrupt is enabled
		1: Interrupt is disabled
22	IRQ16_MSK	<b>Mask control for the associated interrupt source in the IRQ controller</b>
		0: Interrupt is enabled
		1: Interrupt is disabled
21	IRQ15_MSK	<b>Mask control for the associated interrupt source in the IRQ controller</b>
		0: Interrupt is enabled
		1: Interrupt is disabled
20	IRQ14_MSK	<b>Mask control for the associated interrupt source in the IRQ controller</b>
		0: Interrupt is enabled
		1: Interrupt is disabled
19	IRQ13_MSK	<b>Mask control for the associated interrupt source in the IRQ controller</b>
		0: Interrupt is enabled
		1: Interrupt is disabled
18	IRQ12_MSK	<b>Mask control for the associated interrupt source in the IRQ controller</b>
		0: Interrupt is enabled
		1: Interrupt is disabled
17	IRQ11_MSK	<b>Mask control for the associated interrupt source in the IRQ controller</b>
		0: Interrupt is enabled
		1: Interrupt is disabled
16	IRQ10_MSK	<b>Mask control for the associated interrupt source in the IRQ controller</b>
		0: Interrupt is enabled
		1: Interrupt is disabled
15	IRQF_MSK	<b>Mask control for the associated interrupt source in the IRQ controller</b>
		0: Interrupt is enabled
		1: Interrupt is disabled

Bit(s)	Name	Description
14	IRQE_MSK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled 1: Interrupt is disabled</p>
13	IRQD_MSK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled 1: Interrupt is disabled</p>
12	IRQC_MSK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled 1: Interrupt is disabled</p>
11	IRQB_MSK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled 1: Interrupt is disabled</p>
10	IRQA_MSK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled 1: Interrupt is disabled</p>
9	IRQ9_MSK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled 1: Interrupt is disabled</p>
8	IRQ8_MSK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled 1: Interrupt is disabled</p>
7	IRQ7_MSK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled 1: Interrupt is disabled</p>
6	IRQ6_MSK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p>

Bit(s)	Name	Description
		1: Interrupt is disabled
5	IRQ5_MSK	<b>Mask control for the associated interrupt source in the IRQ controller</b>  0: Interrupt is enabled  1: Interrupt is disabled
4	IRQ4_MSK	<b>Mask control for the associated interrupt source in the IRQ controller</b>  0: Interrupt is enabled  1: Interrupt is disabled
3	IRQ3_MSK	<b>Mask control for the associated interrupt source in the IRQ controller</b>  0: Interrupt is enabled  1: Interrupt is disabled
2	IRQ2_MSK	<b>Mask control for the associated interrupt source in the IRQ controller</b>  0: Interrupt is enabled  1: Interrupt is disabled
1	IRQ1_MSK	<b>Mask control for the associated interrupt source in the IRQ controller</b>  0: Interrupt is enabled  1: Interrupt is disabled
0	IRQ0_MSK	<b>Mask control for the associated interrupt source in the IRQ controller</b>  0: Interrupt is enabled  1: Interrupt is disabled

81040080	IRQ_MASK_CLR							IRQ Mask Clear Register							00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									IR_Q17_M_CLR	IR_Q16_M_CLR	IR_Q15_M_CLR	IR_Q14_M_CLR	IR_Q13_M_CLR	IR_Q12_M_CLR	IR_Q11_M_CLR	IR_Q10_M_CLR
Type									WO	WO	WO	WO	WO	WO	WO	WO
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IR_QF_M	IR_QE_M	IR_QD_M	IR_QC_M	IR_QB_M	IR_QA_M	IR_Q9_M	IR_Q8_M	IR_Q7_M	IR_Q6_M	IR_Q5_M	IR_Q4_M	IR_Q3_M	IR_Q2_M	IR_Q1_M	IR_Q0_M

	CL R	CL R	CL R	CL R	CL R	CL R	CL R	CL R	CL R	CL R	CL R	CL R	CL R	CL R	CL R	CL R
<b>Type</b>	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
23	IRQ17_MCLR	<p><b>Clear corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p> <p>1: Disable the corresponding MASK bit</p>
22	IRQ16_MCLR	<p><b>Clear corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p> <p>1: Disable the corresponding MASK bit</p>
21	IRQ15_MCLR	<p><b>Clear corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p> <p>1: Disable the corresponding MASK bit</p>
20	IRQ14_MCLR	<p><b>Clear corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p> <p>1: Disable the corresponding MASK bit</p>
19	IRQ13_MCLR	<p><b>Clear corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p> <p>1: Disable the corresponding MASK bit</p>
18	IRQ12_MCLR	<p><b>Clear corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p> <p>1: Disable the corresponding MASK bit</p>
17	IRQ11_MCLR	<p><b>Clear corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p> <p>1: Disable the corresponding MASK bit</p>
16	IRQ10_MCLR	<p><b>Clear corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p> <p>1: Disable the corresponding MASK bit</p>
15	IRQF_MCLR	<p><b>Clear corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p> <p>1: Disable the corresponding MASK bit</p>
14	IRQE_MCLR	<p><b>Clear corresponding bits in IRQ Mask Register.</b></p>

Bit(s)	Name	Description
		0: No effect
13	IRQD_MCLR	1: Disable the corresponding MASK bit <b>Clear corresponding bits in IRQ Mask Register.</b>
		0: No effect
12	IRQC_MCLR	1: Disable the corresponding MASK bit <b>Clear corresponding bits in IRQ Mask Register.</b>
		0: No effect
11	IRQB_MCLR	1: Disable the corresponding MASK bit <b>Clear corresponding bits in IRQ Mask Register.</b>
		0: No effect
10	IRQA_MCLR	1: Disable the corresponding MASK bit <b>Clear corresponding bits in IRQ Mask Register.</b>
		0: No effect
9	IRQ9_MCLR	1: Disable the corresponding MASK bit <b>Clear corresponding bits in IRQ Mask Register.</b>
		0: No effect
8	IRQ8_MCLR	1: Disable the corresponding MASK bit <b>Clear corresponding bits in IRQ Mask Register.</b>
		0: No effect
7	IRQ7_MCLR	1: Disable the corresponding MASK bit <b>Clear corresponding bits in IRQ Mask Register.</b>
		0: No effect
6	IRQ6_MCLR	1: Disable the corresponding MASK bit <b>Clear corresponding bits in IRQ Mask Register.</b>
		0: No effect
5	IRQ5_MCLR	1: Disable the corresponding MASK bit <b>Clear corresponding bits in IRQ Mask Register.</b>
		0: No effect
4	IRQ4_MCLR	1: Disable the corresponding MASK bit <b>Clear corresponding bits in IRQ Mask Register.</b>
		0: No effect

Bit(s)	Name	Description
3	IRQ3_MCLR	<p>1: Disable the corresponding MASK bit</p> <p><b>Clear corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p>
2	IRQ2_MCLR	<p>1: Disable the corresponding MASK bit</p> <p><b>Clear corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p>
1	IRQ1_MCLR	<p>1: Disable the corresponding MASK bit</p> <p><b>Clear corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p>
0	IRQ0_MCLR	<p>1: Disable the corresponding MASK bit</p> <p><b>Clear corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p> <p>1: Disable the corresponding MASK bit</p>

81040090		IRQ_MASK_SET						IRQ Mask Set Register								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name									IR_Q17_MSET	IR_Q16_MSET	IR_Q15_MSET	IR_Q14_MSET	IR_Q13_MSET	IR_Q12_MSET	IR_Q11_MSET	IR_Q10_MSET	
Type									WO	WO	WO	WO	WO	WO	WO	WO	
Reset									0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	IR_QF_MSET	IR_QE_MSET	IR_QD_MSET	IR_QC_MSET	IR_QB_MSET	IR_QA_MSET	IR_Q9_MSET	IR_Q8_MSET	IR_Q7_MSET	IR_Q6_MSET	IR_Q5_MSET	IR_Q4_MSET	IR_Q3_MSET	IR_Q2_MSET	IR_Q1_MSET	IR_Q0_MSET	
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
23	IRQ17_MSET	<p><b>Set corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p> <p>1: Enable corresponding MASK bit</p>
22	IRQ16_MSET	<p><b>Set corresponding bits in IRQ Mask Register.</b></p>



Bit(s)	Name	Description
		0: No effect 1: Enable corresponding MASK bit
21	IRQ15_MSET	<b>Set corresponding bits in IRQ Mask Register.</b>
		0: No effect 1: Enable corresponding MASK bit
20	IRQ14_MSET	<b>Set corresponding bits in IRQ Mask Register.</b>
		0: No effect 1: Enable corresponding MASK bit
19	IRQ13_MSET	<b>Set corresponding bits in IRQ Mask Register.</b>
		0: No effect 1: Enable corresponding MASK bit
18	IRQ12_MSET	<b>Set corresponding bits in IRQ Mask Register.</b>
		0: No effect 1: Enable corresponding MASK bit
17	IRQ11_MSET	<b>Set corresponding bits in IRQ Mask Register.</b>
		0: No effect 1: Enable corresponding MASK bit
16	IRQ10_MSET	<b>Set corresponding bits in IRQ Mask Register.</b>
		0: No effect 1: Enable corresponding MASK bit
15	IRQF_MSET	<b>Set corresponding bits in IRQ Mask Register.</b>
		0: No effect 1: Enable corresponding MASK bit
14	IRQE_MSET	<b>Set corresponding bits in IRQ Mask Register.</b>
		0: No effect 1: Enable corresponding MASK bit
13	IRQD_MSET	<b>Set corresponding bits in IRQ Mask Register.</b>
		0: No effect 1: Enable corresponding MASK bit
12	IRQC_MSET	<b>Set corresponding bits in IRQ Mask Register.</b>
		0: No effect

Bit(s)	Name	Description
11	IRQB_MSET	<p>1: Enable corresponding MASK bit</p> <p><b>Set corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p>
10	IRQA_MSET	<p>1: Enable corresponding MASK bit</p> <p><b>Set corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p>
9	IRQ9_MSET	<p>1: Enable corresponding MASK bit</p> <p><b>Set corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p>
8	IRQ8_MSET	<p>1: Enable corresponding MASK bit</p> <p><b>Set corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p>
7	IRQ7_MSET	<p>1: Enable corresponding MASK bit</p> <p><b>Set corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p>
6	IRQ6_MSET	<p>1: Enable corresponding MASK bit</p> <p><b>Set corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p>
5	IRQ5_MSET	<p>1: Enable corresponding MASK bit</p> <p><b>Set corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p>
4	IRQ4_MSET	<p>1: Enable corresponding MASK bit</p> <p><b>Set corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p>
3	IRQ3_MSET	<p>1: Enable corresponding MASK bit</p> <p><b>Set corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p>
2	IRQ2_MSET	<p>1: Enable corresponding MASK bit</p> <p><b>Set corresponding bits in IRQ Mask Register.</b></p> <p>0: No effect</p>
		<p>1: Enable corresponding MASK bit</p>

Bit(s)	Name	Description
1	IRQ1_MSET	<b>Set corresponding bits in IRQ Mask Register.</b>  0: No effect  1: Enable corresponding MASK bit
0	IRQ0_MSET	<b>Set corresponding bits in IRQ Mask Register.</b>  0: No effect  1: Enable corresponding MASK bit

810400A0	IRQ_EOI						IRQ End of Interrupt Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>									<b>IRQ17_EOI</b>	<b>IRQ16_EOI</b>	<b>IRQ15_EOI</b>	<b>IRQ14_EOI</b>	<b>IRQ13_EOI</b>	<b>IRQ12_EOI</b>	<b>IRQ11_EOI</b>	<b>IRQ10_EOI</b>
<b>Type</b>									WO	WO	WO	WO	WO	WO	WO	WO
<b>Reset</b>									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>IRQF_EOI</b>	<b>IRQE_EOI</b>	<b>IRQD_EOI</b>	<b>IRQC_EOI</b>	<b>IRQB_EOI</b>	<b>IRQA_EOI</b>	<b>IRQ9_EOI</b>	<b>IRQ8_EOI</b>	<b>IRQ7_EOI</b>	<b>IRQ6_EOI</b>	<b>IRQ5_EOI</b>	<b>IRQ4_EOI</b>	<b>IRQ3_EOI</b>	<b>IRQ2_EOI</b>	<b>IRQ1_EOI</b>	<b>IRQ0_EOI</b>
<b>Type</b>	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
23	IRQ17_EOI	<b>End of Interrupt command for the associated interrupt line.</b>  0: No service is currently in progress or pending  1: Interrupt request is in-service
22	IRQ16_EOI	<b>End of Interrupt command for the associated interrupt line.</b>  0: No service is currently in progress or pending  1: Interrupt request is in-service
21	IRQ15_EOI	<b>End of Interrupt command for the associated interrupt line.</b>  0: No service is currently in progress or pending  1: Interrupt request is in-service
20	IRQ14_EOI	<b>End of Interrupt command for the associated interrupt line.</b>

Bit(s)	Name	Description
		0: No service is currently in progress or pending 1: Interrupt request is in-service
19	IRQ13_EOI	<b>End of Interrupt command for the associated interrupt line.</b> 0: No service is currently in progress or pending 1: Interrupt request is in-service
18	IRQ12_EOI	<b>End of Interrupt command for the associated interrupt line.</b> 0: No service is currently in progress or pending 1: Interrupt request is in-service
17	IRQ11_EOI	<b>End of Interrupt command for the associated interrupt line.</b> 0: No service is currently in progress or pending 1: Interrupt request is in-service
16	IRQ10_EOI	<b>End of Interrupt command for the associated interrupt line.</b> 0: No service is currently in progress or pending 1: Interrupt request is in-service
15	IRQF_EOI	<b>End of Interrupt command for the associated interrupt line.</b> 0: No service is currently in progress or pending 1: Interrupt request is in-service
14	IRQE_EOI	<b>End of Interrupt command for the associated interrupt line.</b> 0: No service is currently in progress or pending 1: Interrupt request is in-service
13	IRQD_EOI	<b>End of Interrupt command for the associated interrupt line.</b> 0: No service is currently in progress or pending 1: Interrupt request is in-service
12	IRQC_EOI	<b>End of Interrupt command for the associated interrupt line.</b> 0: No service is currently in progress or pending 1: Interrupt request is in-service
11	IRQB_EOI	<b>End of Interrupt command for the associated interrupt</b>

Bit(s)	Name	Description
		<b>line.</b>
		0: No service is currently in progress or pending
		1: Interrupt request is in-service
10	IRQA_EOI	<b>End of Interrupt command for the associated interrupt line.</b>
		0: No service is currently in progress or pending
		1: Interrupt request is in-service
9	IRQ9_EOI	<b>End of Interrupt command for the associated interrupt line.</b>
		0: No service is currently in progress or pending
		1: Interrupt request is in-service
8	IRQ8_EOI	<b>End of Interrupt command for the associated interrupt line.</b>
		0: No service is currently in progress or pending
		1: Interrupt request is in-service
7	IRQ7_EOI	<b>End of Interrupt command for the associated interrupt line.</b>
		0: No service is currently in progress or pending
		1: Interrupt request is in-service
6	IRQ6_EOI	<b>End of Interrupt command for the associated interrupt line.</b>
		0: No service is currently in progress or pending
		1: Interrupt request is in-service
5	IRQ5_EOI	<b>End of Interrupt command for the associated interrupt line.</b>
		0: No service is currently in progress or pending
		1: Interrupt request is in-service
4	IRQ4_EOI	<b>End of Interrupt command for the associated interrupt line.</b>
		0: No service is currently in progress or pending
		1: Interrupt request is in-service
3	IRQ3_EOI	<b>End of Interrupt command for the associated interrupt line.</b>
		0: No service is currently in progress or pending
		1: Interrupt request is in-service

Bit(s)	Name	Description
2	IRQ2_EOI	<b>End of Interrupt command for the associated interrupt line.</b>  0: No service is currently in progress or pending 1: Interrupt request is in-service
1	IRQ1_EOI	<b>End of Interrupt command for the associated interrupt line.</b>  0: No service is currently in progress or pending 1: Interrupt request is in-service
0	IRQ0_EOI	<b>End of Interrupt command for the associated interrupt line.</b>  0: No service is currently in progress or pending 1: Interrupt request is in-service

810400B0	IRQ_SENS								IRQ Sensitive Register								00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name									IR_Q17_S_EN_S	IR_Q16_S_EN_S	IR_Q15_S_EN_S	IR_Q14_S_EN_S	IR_Q13_S_EN_S	IR_Q12_S_EN_S	IR_Q11_S_EN_S	IR_Q10_SE_NS	
Type									RW	RW	RW	RW	RW	RW	RW	RW	
Reset									0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	IR_QF_S_EN_S	IR_QE_S_EN_S	IR_QD_S_EN_S	IR_QC_S_EN_S	IR_QB_S_EN_S	IR_QA_S_EN_S	IR_Q9_S_EN_S	IR_Q8_S_EN_S	IR_Q7_S_EN_S	IR_Q6_S_EN_S	IR_Q5_S_EN_S	IR_Q4_S_EN_S	IR_Q3_S_EN_S	IR_Q2_S_EN_S	IR_Q1_S_EN_S	IR_Q0_S_EN_S	
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
23	IRQ17_SENS	<b>Sensitivity type of the associated Interrupt Source</b>  0: Edge sensitivity with active LOW 1: Level sensitivity with active LOW
22	IRQ16_SENS	<b>Sensitivity type of the associated Interrupt Source</b>  0: Edge sensitivity with active LOW 1: Level sensitivity with active LOW
21	IRQ15_SENS	<b>Sensitivity type of the associated Interrupt Source</b>

Bit(s)	Name	Description
		0: Edge sensitivity with active LOW 1: Level sensitivity with active LOW
20	IRQ14_SENS	<b>Sensitivity type of the associated Interrupt Source</b> 0: Edge sensitivity with active LOW 1: Level sensitivity with active LOW
19	IRQ13_SENS	<b>Sensitivity type of the associated Interrupt Source</b> 0: Edge sensitivity with active LOW 1: Level sensitivity with active LOW
18	IRQ12_SENS	<b>Sensitivity type of the associated Interrupt Source</b> 0: Edge sensitivity with active LOW 1: Level sensitivity with active LOW
17	IRQ11_SENS	<b>Sensitivity type of the associated Interrupt Source</b> 0: Edge sensitivity with active LOW 1: Level sensitivity with active LOW
16	IRQ10_SENS	<b>Sensitivity type of the associated Interrupt Source</b> 0: Edge sensitivity with active LOW 1: Level sensitivity with active LOW
15	IRQF_SENS	<b>Sensitivity type of the associated Interrupt Source</b> 0: Edge sensitivity with active LOW 1: Level sensitivity with active LOW
14	IRQE_SENS	<b>Sensitivity type of the associated Interrupt Source</b> 0: Edge sensitivity with active LOW 1: Level sensitivity with active LOW
13	IRQD_SENS	<b>Sensitivity type of the associated Interrupt Source</b> 0: Edge sensitivity with active LOW 1: Level sensitivity with active LOW
12	IRQC_SENS	<b>Sensitivity type of the associated Interrupt Source</b> 0: Edge sensitivity with active LOW 1: Level sensitivity with active LOW
11	IRQB_SENS	<b>Sensitivity type of the associated Interrupt Source</b> 0: Edge sensitivity with active LOW

Bit(s)	Name	Description
10	IRQA_SENS	<p>1: Level sensitivity with active LOW</p> <p><b>Sensitivity type of the associated Interrupt Source</b></p> <p>0: Edge sensitivity with active LOW</p>
9	IRQ9_SENS	<p>1: Level sensitivity with active LOW</p> <p><b>Sensitivity type of the associated Interrupt Source</b></p> <p>0: Edge sensitivity with active LOW</p>
8	IRQ8_SENS	<p>1: Level sensitivity with active LOW</p> <p><b>Sensitivity type of the associated Interrupt Source</b></p> <p>0: Edge sensitivity with active LOW</p>
7	IRQ7_SENS	<p>1: Level sensitivity with active LOW</p> <p><b>Sensitivity type of the associated Interrupt Source</b></p> <p>0: Edge sensitivity with active LOW</p>
6	IRQ6_SENS	<p>1: Level sensitivity with active LOW</p> <p><b>Sensitivity type of the associated Interrupt Source</b></p> <p>0: Edge sensitivity with active LOW</p>
5	IRQ5_SENS	<p>1: Level sensitivity with active LOW</p> <p><b>Sensitivity type of the associated Interrupt Source</b></p> <p>0: Edge sensitivity with active LOW</p>
4	IRQ4_SENS	<p>1: Level sensitivity with active LOW</p> <p><b>Sensitivity type of the associated Interrupt Source</b></p> <p>0: Edge sensitivity with active LOW</p>
3	IRQ3_SENS	<p>1: Level sensitivity with active LOW</p> <p><b>Sensitivity type of the associated Interrupt Source</b></p> <p>0: Edge sensitivity with active LOW</p>
2	IRQ2_SENS	<p>1: Level sensitivity with active LOW</p> <p><b>Sensitivity type of the associated Interrupt Source</b></p> <p>0: Edge sensitivity with active LOW</p>
1	IRQ1_SENS	<p>1: Level sensitivity with active LOW</p> <p><b>Sensitivity type of the associated Interrupt Source</b></p> <p>0: Edge sensitivity with active LOW</p>



Bit(s)	Name	Description
0	IRQ0_SENS	<b>Sensitivity type of the associated Interrupt Source</b>  0: Edge sensitivity with active LOW  1: Level sensitivity with active LOW

810400C0		IRQ_SOFT						IRQ Software Interrupt Register								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>									<b>IRQ17</b>	<b>IRQ16</b>	<b>IRQ15</b>	<b>IRQ14</b>	<b>IRQ13</b>	<b>IRQ12</b>	<b>IRQ11</b>	<b>IRQ10</b>	
									<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	
									<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	
									<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	
<b>Type</b>									RW	RW	RW	RW	RW	RW	RW	RW	
<b>Reset</b>									0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>IRQF</b>	<b>IRQE</b>	<b>IRQD</b>	<b>IRQC</b>	<b>IRQB</b>	<b>IRQA</b>	<b>Q9</b>	<b>Q8</b>	<b>Q7</b>	<b>Q6</b>	<b>Q5</b>	<b>Q4</b>	<b>Q3</b>	<b>Q2</b>	<b>Q1</b>	<b>Q0</b>	
	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	<b>_S</b>	
	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	<b>OF</b>	
	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	<b>T</b>	
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
23	IRQ17_SOFT	<b>Software Interrupt</b>
22	IRQ16_SOFT	<b>Software Interrupt</b>
21	IRQ15_SOFT	<b>Software Interrupt</b>
20	IRQ14_SOFT	<b>Software Interrupt</b>
19	IRQ13_SOFT	<b>Software Interrupt</b>
18	IRQ12_SOFT	<b>Software Interrupt</b>
17	IRQ11_SOFT	<b>Software Interrupt</b>
16	IRQ10_SOFT	<b>Software Interrupt</b>
15	IRQF_SOFT	<b>Software Interrupt</b>
14	IRQE_SOFT	<b>Software Interrupt</b>
13	IRQD_SOFT	<b>Software Interrupt</b>
12	IRQC_SOFT	<b>Software Interrupt</b>
11	IRQB_SOFT	<b>Software Interrupt</b>
10	IRQA_SOFT	<b>Software Interrupt</b>

Bit(s)	Name	Description
9	IRQ9_SOFT	Software Interrupt
8	IRQ8_SOFT	Software Interrupt
7	IRQ7_SOFT	Software Interrupt
6	IRQ6_SOFT	Software Interrupt
5	IRQ5_SOFT	Software Interrupt
4	IRQ4_SOFT	Software Interrupt
3	IRQ3_SOFT	Software Interrupt
2	IRQ2_SOFT	Software Interrupt
1	IRQ1_SOFT	Software Interrupt
0	IRQ0_SOFT	Software Interrupt

810400D0		FIQ_CON					FIQ Control Register										00000001	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name															FIQ_SENS	FIQ_MASK		
Type															RW	RW		
Reset															0	1		

Bit(s)	Name	Description
1	FIQ_SENS	<b>Sensitivity type of the FIQ Interrupt Source</b> 0: Edge sensitivity with active LOW 1: Level sensitivity with active LOW
0	FIQ_MASK	<b>Mask control for the FIQ Interrupt Source</b> 0: Interrupt is enabled 1: Interrupt is disabled

810400D4		FIQ_EOI					FIQ End of Interrupt Register										00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		

<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																<b>FIQ_EOI</b>
<b>Type</b>																WO
<b>Reset</b>																0

Bit(s)	Name	Description
0	FIQ_EOI	<b>End of Interrupt command</b>  0: No interrupt request is generated  1: Interrupt request is in-service

<b>810400D8</b>	<b>IRQ_STA2</b>						<b>Binary Coded Value of IRQ_STATUS</b>						<b>00000100</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>								<b>NO_IRQ</b>				<b>IRQ_STA2</b>				
<b>Type</b>								RC				RC				
<b>Reset</b>								1				0	0	0	0	0

Bit(s)	Name	Description
8	NOIRQ	<b>Indicating if there is an IRQ or not. If there is no IRQ, this bit is HIGH</b>
4:0	IRQ_STA2	<b>Binary coded value of IRQ_STA</b>

<b>810400DC</b>	<b>IRQ_EOI2</b>						<b>Binary Coded Value of IRQ_EOI</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Nam</b>												<b>IRQ_EOI</b>				

e																
Type																RW
Reset																0 0 0 0 0

Bit(s)	Name	Description
4:0	IRQ_EOI	Binary coded value of IRQ_EOI

810400E0	IRQ_ASTA								Binary Value of IRQ Source Status								00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name									IR_Q17_A_STA	IR_Q16_A_STA	IR_Q15_A_STA	IR_Q14_A_STA	IR_Q13_A_STA	IR_Q12_A_STA	IR_Q11_A_STA	IR_Q10_A_STA	
Type									RO	RO	RO	RO	RO	RO	RO	RO	
Reset									0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	IR_QF_A_STA	IR_QE_A_STA	IR_QD_A_STA	IR_QC_A_STA	IR_QB_A_STA	IR_QA_A_STA	IR_Q9_A_STA	IR_Q8_A_STA	IR_Q7_A_STA	IR_Q6_A_STA	IR_Q5_A_STA	IR_Q4_A_STA	IR_Q3_A_STA	IR_Q2_A_STA	IR_Q1_A_STA	IR_Q0_A_STA	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
23	IRQ17_ASTA	<p><b>Status of interrupt source</b></p> <p>0: no interrupt.</p> <p>1: interrupt occurs</p>
22	IRQ16_ASTA	<p><b>Status of interrupt source</b></p> <p>0: no interrupt.</p> <p>1: interrupt occurs</p>
21	IRQ15_ASTA	<p><b>Status of interrupt source</b></p> <p>0: no interrupt.</p> <p>1: interrupt occurs</p>
20	IRQ14_ASTA	<p><b>Status of interrupt source</b></p> <p>0: no interrupt.</p> <p>1: interrupt occurs</p>
19	IRQ13_ASTA	<p><b>Status of interrupt source</b></p> <p>0: no interrupt.</p>

Bit(s)	Name	Description
		1: interrupt occurs
18	IRQ12_ASTA	<b>Status of interrupt source</b> 0: no interrupt. 1: interrupt occurs
17	IRQ11_ASTA	<b>Status of interrupt source</b> 0: no interrupt. 1: interrupt occurs
16	IRQ10_ASTA	<b>Status of interrupt source</b> 0: no interrupt. 1: interrupt occurs
15	IRQF_ASTA	<b>Status of interrupt source</b> 0: no interrupt. 1: interrupt occurs
14	IRQE_ASTA	<b>Status of interrupt source</b> 0: no interrupt. 1: interrupt occurs
13	IRQD_ASTA	<b>Status of interrupt source</b> 0: no interrupt. 1: interrupt occurs
12	IRQC_ASTA	<b>Status of interrupt source</b> 0: no interrupt. 1: interrupt occurs
11	IRQB_ASTA	<b>Status of interrupt source</b> 0: no interrupt. 1: interrupt occurs
10	IRQA_ASTA	<b>Status of interrupt source</b> 0: no interrupt. 1: interrupt occurs
9	IRQ9_ASTA	<b>Status of interrupt source</b> 0: no interrupt. 1: interrupt occurs

Bit(s)	Name	Description
8	IRQ8_ASTA	<p><b>Status of interrupt source</b></p> <p>0: no interrupt.</p> <p>1: interrupt occurs</p>
7	IRQ7_ASTA	<p><b>Status of interrupt source</b></p> <p>0: no interrupt.</p> <p>1: interrupt occurs</p>
6	IRQ6_ASTA	<p><b>Status of interrupt source</b></p> <p>0: no interrupt.</p> <p>1: interrupt occurs</p>
5	IRQ5_ASTA	<p><b>Status of interrupt source</b></p> <p>0: no interrupt.</p> <p>1: interrupt occurs</p>
4	IRQ4_ASTA	<p><b>Status of interrupt source</b></p> <p>0: no interrupt.</p> <p>1: interrupt occurs</p>
3	IRQ3_ASTA	<p><b>Status of interrupt source</b></p> <p>0: no interrupt.</p> <p>1: interrupt occurs</p>
2	IRQ2_ASTA	<p><b>Status of interrupt source</b></p> <p>0: no interrupt.</p> <p>1: interrupt occurs</p>
1	IRQ1_ASTA	<p><b>Status of interrupt source</b></p> <p>0: no interrupt.</p> <p>1: interrupt occurs</p>
0	IRQ0_ASTA	<p><b>Status of interrupt source</b></p> <p>0: no interrupt.</p> <p>1: interrupt occurs</p>

810400F0	IRQ_EEVT						Binary Value of EINT Event						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT															

	<b>_S YN C_ MO DE</b>															
<b>Type</b>	RW															
<b>Reset</b>	0															
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																<b>EINT_EVENT</b>
<b>Type</b>																RO
<b>Reset</b>																0

Bit(s)	Name	Description
31	EINT_SYNC_MODE	<b>EINT event sync mode enable</b>  0: EINT event no sync by 32k clock 1: EINT event sync by 32k clock
0	EINT_EVENT	<b>EINT event status</b>  0: no EINT event. 1: EINT event occurs.

81040100	EINT_STA						EINT Status Register						0000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>			<b>EINT_D_STA</b>	<b>EINT_C_STA</b>	<b>EINT_B_STA</b>	<b>EINT_A_STA</b>	<b>EINT_9_STA</b>	<b>EINT_8_STA</b>	<b>EINT_7_STA</b>	<b>EINT_6_STA</b>	<b>EINT_5_STA</b>	<b>EINT_4_STA</b>	<b>EINT_3_STA</b>	<b>EINT_2_STA</b>	<b>EINT_1_STA</b>	<b>EINT_0_STA</b>
<b>Type</b>			RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
<b>Reset</b>			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13	EINTD_STA	<b>Interrupt Status</b>  0: No interrupt request is generated 1: Interrupt request is pending

Bit(s)	Name	Description
12	EINTC_STA	<p><b>Interrupt Status</b></p> <p>0: No interrupt request is generated</p> <p>1: Interrupt request is pending</p>
11	EINTB_STA	<p><b>Interrupt Status</b></p> <p>0: No interrupt request is generated</p> <p>1: Interrupt request is pending</p>
10	EINTA_STA	<p><b>Interrupt Status</b></p> <p>0: No interrupt request is generated</p> <p>1: Interrupt request is pending</p>
9	EINT9_STA	<p><b>Interrupt Status</b></p> <p>0: No interrupt request is generated</p> <p>1: Interrupt request is pending</p>
8	EINT8_STA	<p><b>Interrupt Status</b></p> <p>0: No interrupt request is generated</p> <p>1: Interrupt request is pending</p>
7	EINT7_STA	<p><b>Interrupt Status</b></p> <p>0: No interrupt request is generated</p> <p>1: Interrupt request is pending</p>
6	EINT6_STA	<p><b>Interrupt Status</b></p> <p>0: No interrupt request is generated</p> <p>1: Interrupt request is pending</p>
5	EINT5_STA	<p><b>Interrupt Status</b></p> <p>0: No interrupt request is generated</p> <p>1: Interrupt request is pending</p>
4	EINT4_STA	<p><b>Interrupt Status</b></p> <p>0: No interrupt request is generated</p> <p>1: Interrupt request is pending</p>
3	EINT3_STA	<p><b>Interrupt Status</b></p> <p>0: No interrupt request is generated</p> <p>1: Interrupt request is pending</p>
2	EINT2_STA	<p><b>Interrupt Status</b></p>



Bit(s)	Name	Description
1	EINT1_STA	<p>0: No interrupt request is generated</p> <p>1: Interrupt request is pending</p> <p><b>Interrupt Status</b></p> <p>0: No interrupt request is generated</p> <p>1: Interrupt request is pending</p>
0	EINT0_STA	<p>0: No interrupt request is generated</p> <p>1: Interrupt request is pending</p> <p><b>Interrupt Status</b></p> <p>0: No interrupt request is generated</p> <p>1: Interrupt request is pending</p>

81040104	EINT_MASK						EINT Mask Register										00003FFF
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			EI NT D_ MA SK	EI NT C_ MA SK	EI NT B_ MA SK	EI NT A_ MA SK	EI NT 9_ MA SK	EI NT 8_ MA SK	EI NT 7_ MA SK	EI NT 6_ MA SK	EI NT 5_ MA SK	EI NT 4_ MA SK	EI NT 3_ MA SK	EI NT 2_ MA SK	EI NT 1_ MA SK	EI NT 0_ MA SK	
Type			RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
Reset			1	1	1	1	1	1	1	1	1	1	1	1	1	1	

Bit(s)	Name	Description
13	EINTD_MASK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p> <p>1: Interrupt is disabled</p>
12	EINTC_MASK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p> <p>1: Interrupt is disabled</p>
11	EINTB_MASK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p> <p>1: Interrupt is disabled</p>

Bit(s)	Name	Description
10	EINTA_MASK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p> <p>1: Interrupt is disabled</p>
9	EINT9_MASK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p> <p>1: Interrupt is disabled</p>
8	EINT8_MASK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p> <p>1: Interrupt is disabled</p>
7	EINT7_MASK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p> <p>1: Interrupt is disabled</p>
6	EINT6_MASK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p> <p>1: Interrupt is disabled</p>
5	EINT5_MASK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p> <p>1: Interrupt is disabled</p>
4	EINT4_MASK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p> <p>1: Interrupt is disabled</p>
3	EINT3_MASK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p> <p>1: Interrupt is disabled</p>
2	EINT2_MASK	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p>

Bit(s)	Name	Description
1	EINTI_MASK	<p>1: Interrupt is disabled</p> <p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p>
0	EINTO_MASK	<p>1: Interrupt is disabled</p> <p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p> <p>1: Interrupt is disabled</p>

81040108	EINT_MASK_CLR						EINT Mask Clear Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			EI NT D_ MC LR	EI NT C_ MC LR	EI NT B_ MC LR	EI NT A_ MC LR	EI NT 9_ MC LR	EI NT 8_ MC LR	EI NT 7_ MC LR	EI NT 6_ MC LR	EI NT 5_ MC LR	EI NT 4_ MC LR	EI NT 3_ MC LR	EI NT 2_ MC LR	EI NT 1_ MC LR	EI NT 0_ MC LR
Type			WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13	EINTD_MCLR	<p><b>Mask control for the associated interrupt source in the IRQ controller</b></p> <p>0: Interrupt is enabled</p> <p>1: Interrupt is disabled</p>
12	EINTC_MCLR	<p><b>Disable mask for the associated external interrupt source</b></p> <p>0: No effect.</p> <p>1: Disable the corresponding MASK bit.</p>
11	EINTB_MCLR	<p><b>Disable mask for the associated external interrupt source</b></p> <p>0: No effect.</p> <p>1: Disable the corresponding MASK bit.</p>
10	EINTA_MCLR	<p><b>Disable mask for the associated external interrupt source</b></p>

Bit(s)	Name	Description
		0: No effect. 1: Disable the corresponding MASK bit.
9	EINT9_MCLR	<b>Disable mask for the associated external interrupt source</b> 0: No effect. 1: Disable the corresponding MASK bit.
8	EINT8_MCLR	<b>Disable mask for the associated external interrupt source</b> 0: No effect. 1: Disable the corresponding MASK bit.
7	EINT7_MCLR	<b>Disable mask for the associated external interrupt source</b> 0: No effect. 1: Disable the corresponding MASK bit.
6	EINT6_MCLR	<b>Disable mask for the associated external interrupt source</b> 0: No effect. 1: Disable the corresponding MASK bit.
5	EINT5_MCLR	<b>Disable mask for the associated external interrupt source</b> 0: No effect. 1: Disable the corresponding MASK bit.
4	EINT4_MCLR	<b>Disable mask for the associated external interrupt source</b> 0: No effect. 1: Disable the corresponding MASK bit.
3	EINT3_MCLR	<b>Disable mask for the associated external interrupt source</b> 0: No effect. 1: Disable the corresponding MASK bit.
2	EINT2_MCLR	<b>Disable mask for the associated external interrupt source</b> 0: No effect. 1: Disable the corresponding MASK bit.
1	EINT1_MCLR	<b>Disable mask for the associated external interrupt source</b> 0: No effect. 1: Disable the corresponding MASK bit.
0	EINT0_MCLR	<b>Disable mask for the associated external interrupt source</b> 0: No effect.

Bit(s)	Name	Description
		1: Disable the corresponding MASK bit.

8104010C	EINT_MASK_SET						EINT Mask Set Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>			EI NT D_ MS ET	EI NT C_ MS ET	EI NT B_ MS ET	EI NT A_ MS ET	EI NT 9_ MS ET	EI NT 8_ MS ET	EI NT 7_ MS ET	EI NT 6_ MS ET	EI NT 5_ MS ET	EI NT 4_ MS ET	EI NT 3_ MS ET	EI NT 2_ MS ET	EI NT 1_ MS ET	EI NT 0_ MS ET
<b>Type</b>			WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
<b>Reset</b>			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13	EINTD_MSET	<b>Enable mask for the associated external interrupt source.</b>  0: No effect.  1: Enable corresponding MASK bit.
12	EINTC_MSET	<b>Enable mask for the associated external interrupt source.</b>  0: No effect.  1: Enable corresponding MASK bit.
11	EINTB_MSET	<b>Enable mask for the associated external interrupt source.</b>  0: No effect.  1: Enable corresponding MASK bit.
10	EINTA_MSET	<b>Enable mask for the associated external interrupt source.</b>  0: No effect.  1: Enable corresponding MASK bit.
9	EINT9_MSET	<b>Enable mask for the associated external interrupt source.</b>  0: No effect.  1: Enable corresponding MASK bit.
8	EINT8_MSET	<b>Enable mask for the associated external interrupt source.</b>  0: No effect.  1: Enable corresponding MASK bit.

Bit(s)	Name	Description
7	EINT7_MSET	<b>Enable mask for the associated external interrupt source.</b>  0: No effect.  1: Enable corresponding MASK bit.
6	EINT6_MSET	<b>Enable mask for the associated external interrupt source.</b>  0: No effect.  1: Enable corresponding MASK bit.
5	EINT5_MSET	<b>Enable mask for the associated external interrupt source.</b>  0: No effect.  1: Enable corresponding MASK bit.
4	EINT4_MSET	<b>Enable mask for the associated external interrupt source.</b>  0: No effect.  1: Enable corresponding MASK bit.
3	EINT3_MSET	<b>Enable mask for the associated external interrupt source.</b>  0: No effect.  1: Enable corresponding MASK bit.
2	EINT2_MSET	<b>Enable mask for the associated external interrupt source.</b>  0: No effect.  1: Enable corresponding MASK bit.
1	EINT1_MSET	<b>Enable mask for the associated external interrupt source.</b>  0: No effect.  1: Enable corresponding MASK bit.
0	EINT0_MSET	<b>Enable mask for the associated external interrupt source.</b>  0: No effect.  1: Enable corresponding MASK bit.

81040110	EINT_INTACK						EINT Interrupt Acknowledge Register								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			EI NT	EI NT	EI NT	EI NT	EI NT	EI NT	EI NT	EI NT	EI NT	EI NT	EI NT	EI NT	EI NT	EI NT

e			D_	C_	B_	A_	9_	8_	7_	6_	5_	4_	3_	2_	1_A	0_
			ACK	ACK	ACK	ACK	ACK	ACK	ACK	ACK	ACK	ACK	ACK	ACK	ACK	ACK
Type			WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13	EINTD_ACK	<b>Interrupt acknowledgement</b> 0: No effect. 1: Interrupt Request is acknowledged.
12	EINTC_ACK	<b>Interrupt acknowledgement</b> 0: No effect. 1: Interrupt Request is acknowledged.
11	EINTB_ACK	<b>Interrupt acknowledgement</b> 0: No effect. 1: Interrupt Request is acknowledged.
10	EINTA_ACK	<b>Interrupt acknowledgement</b> 0: No effect. 1: Interrupt Request is acknowledged.
9	EINT9_ACK	<b>Interrupt acknowledgement</b> 0: No effect. 1: Interrupt Request is acknowledged.
8	EINT8_ACK	<b>Interrupt acknowledgement</b> 0: No effect. 1: Interrupt Request is acknowledged.
7	EINT7_ACK	<b>Interrupt acknowledgement</b> 0: No effect. 1: Interrupt Request is acknowledged.
6	EINT6_ACK	<b>Interrupt acknowledgement</b> 0: No effect. 1: Interrupt Request is acknowledged.
5	EINT5_ACK	<b>Interrupt acknowledgement</b> 0: No effect. 1: Interrupt Request is acknowledged.

Bit(s)	Name	Description
4	EINT4_ACK	<b>Interrupt acknowledgement</b>  0: No effect.  1: Interrupt Request is acknowledged.
3	EINT3_ACK	<b>Interrupt acknowledgement</b>  0: No effect.  1: Interrupt Request is acknowledged.
2	EINT2_ACK	<b>Interrupt acknowledgement</b>  0: No effect.  1: Interrupt Request is acknowledged.
1	EINT1_ACK	<b>Interrupt acknowledgement</b>  0: No effect.  1: Interrupt Request is acknowledged.
0	EINT0_ACK	<b>Interrupt acknowledgement</b>  0: No effect.  1: Interrupt Request is acknowledged.

81040114	EINT_SENS						EINT Sensitive Register						00003FFF			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			EI NT D_ SE NS	EI NT C_ SE NS	EI NT B_ SE NS	EI NT A_ SE NS	EI NT 9_ SE NS	EI NT 8_ SE NS	EI NT 7_ S EN S	EI NT 6_ SE NS	EI NT 5_ S EN S	EI NT 4_ SE NS	EI NT 3_ SE NS	EI NT 2_ SE NS	EI NT 1_ S EN S	EI NT 0_ SE NS
Type			RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset			1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
13	EINTD_SENS	<b>Sensitive type of the associated external interrupt source</b>  0: Edge sensitivity.  1: Level sensitivity.
12	EINTC_SENS	<b>Sensitive type of the associated external interrupt source</b>



Bit(s)	Name	Description
		0: Edge sensitivity. 1: Level sensitivity.
11	EINTB_SENS	<b>Sensitive type of the associated external interrupt source</b> 0: Edge sensitivity. 1: Level sensitivity.
10	EINTA_SENS	<b>Sensitive type of the associated external interrupt source</b> 0: Edge sensitivity. 1: Level sensitivity.
9	EINT9_SENS	<b>Sensitive type of the associated external interrupt source</b> 0: Edge sensitivity. 1: Level sensitivity.
8	EINT8_SENS	<b>Sensitive type of the associated external interrupt source</b> 0: Edge sensitivity. 1: Level sensitivity.
7	EINT7_SENS	<b>Sensitive type of the associated external interrupt source</b> 0: Edge sensitivity. 1: Level sensitivity.
6	EINT6_SENS	<b>Sensitive type of the associated external interrupt source</b> 0: Edge sensitivity. 1: Level sensitivity.
5	EINT5_SENS	<b>Sensitive type of the associated external interrupt source</b> 0: Edge sensitivity. 1: Level sensitivity.
4	EINT4_SENS	<b>Sensitive type of the associated external interrupt source</b> 0: Edge sensitivity. 1: Level sensitivity.
3	EINT3_SENS	<b>Sensitive type of the associated external interrupt source</b> 0: Edge sensitivity. 1: Level sensitivity.
2	EINT2_SENS	<b>Sensitive type of the associated external interrupt source</b> 0: Edge sensitivity.

Bit(s)	Name	Description
1	EINT1_SENS	<p>1: Level sensitivity.</p> <p><b>Sensitive type of the associated external interrupt source</b></p> <p>0: Edge sensitivity.</p>
0	EINT0_SENS	<p>1: Level sensitivity.</p> <p><b>Sensitive type of the associated external interrupt source</b></p> <p>0: Edge sensitivity.</p> <p>1: Level sensitivity.</p>

81040118	EINT_SOFT						EINT Software Interrupt Register						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			EI NT D_ SO FT	EI NT C_ SO FT	EI NT B_ SO FT	EI NT A_ SO FT	EI NT 9_ SO FT	EI NT 8_ SO FT	EI NT 7_ S OF T	EI NT 6_ SO FT	EI NT 5_ S OF T	EI NT 4_ SO FT	EI NT 3_ SO FT	EI NT 2_ SO FT	EI NT 1_ S OF T	EI NT 0_ SO FT
Type			RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13	EINTD_SOFT	<b>Software Interrupt</b>
12	EINTC_SOFT	<b>Software Interrupt</b>
11	EINTB_SOFT	<b>Software Interrupt</b>
10	EINTA_SOFT	<b>Software Interrupt</b>
9	EINT9_SOFT	<b>Software Interrupt</b>
8	EINT8_SOFT	<b>Software Interrupt</b>
7	EINT7_SOFT	<b>Software Interrupt</b>
6	EINT6_SOFT	<b>Software Interrupt</b>
5	EINT5_SOFT	<b>Software Interrupt</b>
4	EINT4_SOFT	<b>Software Interrupt</b>
3	EINT3_SOFT	<b>Software Interrupt</b>
2	EINT2_SOFT	<b>Software Interrupt</b>

Bit(s)	Name	Description
1	EINT1_SOFT	<b>Software Interrupt</b>
0	EINT0_SOFT	<b>Software Interrupt</b>

81040120		EINT0_CON					EINT 0 De-bounce Control Register										00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
<b>Name</b>																				
<b>Type</b>																				
<b>Reset</b>																				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
<b>Name</b>	EINT0_EN	EINT0_PRESCALER			EINT0_POL	EINT0_CNT														
<b>Type</b>	RW	RW			RW	RW														
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				

Bit(s)	Name	Description
15	EINT0_EN	<b>De-bounce control circuit</b>  0: Disable  1: Enable
14:12	EINT0_PRESCALER	<b>Determine the clock cycle period for debounce count.</b>  3'b000: 32768Hz, max  3'b001: 16384Hz  3'b010: 8192Hz  3'b011: 4096Hz  3'b100: 2048Hz, max  3'b101: 1024Hz  3'b110: 512Hz  3'b111: 256Hz, max
11	EINT0_POL	<b>Activation type of the EINT source</b>  0: Negative polarity  1: Positive polarity
10:0	EINT0_CNT	<b>De-bounce duration in terms of numbers of 32768Hz clock cycles. The cycle length is determined by PRESCALER</b>

Bit(s)	Name	Description
--------	------	-------------

81040130		EINT1_CON					EINT 1 De-bounce Control Register										00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	EINT1_EN	EINT1_PRESCALER			EINT1_POL	EINT1_CNT												
Type	RW	RW			RW	RW												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
--------	------	-------------

15	EINT1_EN	<p><b>De-bounce control circuit</b></p> <p>0: Disable</p> <p>1: Enable</p>
14:12	EINT1_PRESCALER	<p><b>Determine the clock cycle period for debounce count.</b></p> <p>3'b000: 32768Hz, max</p> <p>3'b001: 16384Hz</p> <p>3'b010: 8192Hz</p> <p>3'b011: 4096Hz</p> <p>3'b100: 2048Hz, max</p> <p>3'b101: 1024Hz</p> <p>3'b110: 512Hz</p> <p>3'b111: 256Hz, max</p>
11	EINT1_POL	<p><b>Activation type of the EINT source</b></p> <p>0: Negative polarity</p> <p>1: Positive polarity</p>
10:0	EINT1_CNT	<p><b>De-bounce duration in terms of numbers of 32768Hz clock cycles. The cycle length is determined by PRESCALER</b></p>

81040140		EINT2_CON					EINT 2 De-bounce Control Register										00000000	
----------	--	-----------	--	--	--	--	-----------------------------------	--	--	--	--	--	--	--	--	--	----------	--

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT2_EN	EINT2_PRESCALER			EINT2_POL	EINT2_CNT										
Type	RW	RW			RW	RW										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	EINT2_EN	<p><b>De-bounce control circuit</b></p> <p>0: Disable</p> <p>1: Enable</p>
14:12	EINT2_PRESCALER	<p><b>Determine the clock cycle period for debounce count.</b></p> <p>3'b000: 32768Hz, max</p> <p>3'b001: 16384Hz</p> <p>3'b010: 8192Hz</p> <p>3'b011: 4096Hz</p> <p>3'b100: 2048Hz, max</p> <p>3'b101: 1024Hz</p> <p>3'b110: 512Hz</p> <p>3'b111: 256Hz, max</p>
11	EINT2_POL	<p><b>Activation type of the EINT source</b></p> <p>0: Negative polarity</p> <p>1: Positive polarity</p>
10:0	EINT2_CNT	<p><b>De-bounce duration in terms of numbers of 32768Hz clock cycles. The cycle length is determined by PRESCALER</b></p>

81040150	EINT3_CON					EINT 3 De-bounce Control Register											00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
Name																					
Type																					
Reset																					

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	EINT3_EN	EINT3_PRESCALER			EINT3_POL	EINT3_CNT										
<b>Type</b>	RW	RW			RW	RW										
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	EINT3_EN	<p><b>De-bounce control circuit</b></p> <p>0: Disable</p> <p>1: Enable</p>
14:12	EINT3_PRESCALER	<p><b>Determine the clock cycle period for debounce count.</b></p> <p>3'b000: 32768Hz, max</p> <p>3'b001: 16384Hz</p> <p>3'b010: 8192Hz</p> <p>3'b011: 4096Hz</p> <p>3'b100: 2048Hz, max</p> <p>3'b101: 1024Hz</p> <p>3'b110: 512Hz</p> <p>3'b111: 256Hz, max</p>
11	EINT3_POL	<p><b>Activation type of the EINT source</b></p> <p>0: Negative polarity</p> <p>1: Positive polarity</p>
10:0	EINT3_CNT	<p><b>De-bounce duration in terms of numbers of 32768Hz clock cycles. The cycle length is determined by PRESCALER</b></p>

81040160	EINT4_CON				EINT 4 De-bounce Control Register												00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>																	
<b>Type</b>																	
<b>Reset</b>																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	EINT4_EN	EINT4_PRESCALER			EINT4_POL	EINT4_CNT											

<b>Type</b>	RW	RW				<b>L</b>	RW									
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	EINT4_EN	<b>De-bounce control circuit</b>  0: Disable 1: Enable
14:12	EINT4_PRESCALER	<b>Determine the clock cycle period for debounce count.</b>  3'b000: 32768Hz, max 3'b001: 16384Hz 3'b010: 8192Hz 3'b011: 4096Hz 3'b100: 2048Hz, max 3'b101: 1024Hz 3'b110: 512Hz 3'b111: 256Hz, max
11	EINT4_POL	<b>Activation type of the EINT source</b>  0: Negative polarity 1: Positive polarity
10:0	EINT4_CNT	<b>De-bounce duration in terms of numbers of 32768Hz clock cycles. The cycle length is determined by PRESCALER</b>

<b>81040170</b>	<b>EINT5_CON</b>					<b>EINT 5 De-bounce Control Register</b>										<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	EINT5_EN	EINT5_PRESCALER			EINT5_POL	EINT5_CNT										
<b>Type</b>	RW	RW			RW	RW										
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	EINT5_EN	<b>De-bounce control circuit</b>  0: Disable  1: Enable
14:12	EINT5_PRESCALER	<b>Determine the clock cycle period for debounce count.</b>  3'b000: 32768Hz, max  3'b001: 16384Hz  3'b010: 8192Hz  3'b011: 4096Hz  3'b100: 2048Hz, max  3'b101: 1024Hz  3'b110: 512Hz  3'b111: 256Hz, max
11	EINT5_POL	<b>Activation type of the EINT source</b>  0: Negative polarity  1: Positive polarity
10:0	EINT5_CNT	<b>De-bounce duration in terms of numbers of 32768Hz clock cycles. The cycle length is determined by PRESCALER</b>

81040180		EINT6_CON					EINT 6 De-bounce Control Register							00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT6_EN	EINT6_PRESCALER			EINT6_POL	EINT6_CNT										
Type	RW	RW			RW	RW										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	EINT6_EN	<b>De-bounce control circuit</b>  0: Disable



Bit(s)	Name	Description
		1: Enable
14:12	EINT6_PRESCALER	<p><b>Determine the clock cycle period for debounce count.</b></p> <p>3'b000: 32768Hz, max</p> <p>3'b001: 16384Hz</p> <p>3'b010: 8192Hz</p> <p>3'b011: 4096Hz</p> <p>3'b100: 2048Hz, max</p> <p>3'b101: 1024Hz</p> <p>3'b110: 512Hz</p> <p>3'b111: 256Hz, max</p>
11	EINT6_POL	<p><b>Activation type of the EINT source</b></p> <p>0: Negative polarity</p> <p>1: Positive polarity</p>
10:0	EINT6_CNT	<p><b>De-bounce duration in terms of numbers of 32768Hz clock cycles. The cycle length is determined by PRESCALER</b></p>

81040190		EINT7_CON					EINT 7 De-bounce Control Register							00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT7_EN	EINT7_PRESCALER			EINT7_POL	EINT7_CNT										
Type	RW	RW			RW	RW										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	EINT7_EN	<p><b>De-bounce control circuit</b></p> <p>0: Disable</p> <p>1: Enable</p>
14:12	EINT7_PRESCALER	<p><b>Determine the clock cycle period for debounce count.</b></p>

Bit(s)	Name	Description
		3'b000: 32768Hz, max
		3'b001: 16384Hz
		3'b010: 8192Hz
		3'b011: 4096Hz
		3'b100: 2048Hz, max
		3'b101: 1024Hz
		3'b110: 512Hz
		3'b111: 256Hz, max
11	EINT7_POL	<b>Activation type of the EINT source</b>  0: Negative polarity 1: Positive polarity
10:0	EINT7_CNT	<b>De-bounce duration in terms of numbers of 32768Hz clock cycles. The cycle length is determined by PRESCALER</b>

810401A0		EINT8_CON					EINT 8 De-bounce Control Register										00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	EINT8_EN	EINT8_PRESCALER			EINT8_POL	EINT8_CNT												
Type	RW	RW			RW	RW												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
15	EINT8_EN	<b>De-bounce control circuit</b>  0: Disable 1: Enable
14:12	EINT8_PRESCALER	<b>Determine the clock cycle period for debounce count.</b>  3'b000: 32768Hz, max 3'b001: 16384Hz

Bit(s)	Name	Description
		3'b010: 8192Hz
		3'b011: 4096Hz
		3'b100: 2048Hz, max
		3'b101: 1024Hz
		3'b110: 512Hz
		3'b111: 256Hz, max
11	EINT8_POL	<b>Activation type of the EINT source</b>  0: Negative polarity  1: Positive polarity
10:0	EINT8_CNT	<b>De-bounce duration in terms of numbers of 32768Hz clock cycles. The cycle length is determined by PRESCALER</b>

810401B0		EINT9_CON					EINT 9 De-bounce Control Register										00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	EINT9_EN	EINT9_PRESCALER			EINT9_POL	EINT9_CNT												
Type	RW	RW			RW	RW												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
15	EINT9_EN	<b>De-bounce control circuit</b>  0: Disable  1: Enable
14:12	EINT9_PRESCALER	<b>Determine the clock cycle period for debounce count.</b>  3'b000: 32768Hz, max  3'b001: 16384Hz  3'b010: 8192Hz  3'b011: 4096Hz

Bit(s)	Name	Description
		3'b100: 2048Hz, max
		3'b101: 1024Hz
		3'b110: 512Hz
		3'b111: 256Hz, max
11	EINT9_POL	<b>Activation type of the EINT source</b> 0: Negative polarity 1: Positive polarity
10:0	EINT9_CNT	<b>De-bounce duration in terms of numbers of 32768Hz clock cycles. The cycle length is determined by PRESCALER</b>

810401C0	EINTA_CON					EINT A De-bounce Control Register										00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINTA_EN	EINTA_PRESCALER			EINTA_POL	EINTA_CNT										
Type	RW	RW			RW	RW										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	EINTA_EN	<b>De-bounce control circuit</b> 0: Disable 1: Enable
14:12	EINTA_PRESCALER	<b>Determine the clock cycle period for debounce count.</b> 3'b000: 32768Hz, max 3'b001: 16384Hz 3'b010: 8192Hz 3'b011: 4096Hz 3'b100: 2048Hz, max 3'b101: 1024Hz

Bit(s)	Name	Description
		3'b110: 512Hz
		3'b111: 256Hz, max
11	EINTA_POL	<b>Activation type of the EINT source</b>  0: Negative polarity  1: Positive polarity
10:0	EINTA_CNT	<b>De-bounce duration in terms of numbers of 32768Hz clock cycles. The cycle length is determined by PRESCALER</b>

810401D0		EINTB_CON					EINT A De-bounce Control Register										00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name																				
Type																				
Reset																				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	EINTB_EN	EINTB_PRESCALER				EINTB_POL	EINTB_CNT													
Type	RW	RW				RW	RW													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				

Bit(s)	Name	Description
15	EINTB_EN	<b>De-bounce control circuit</b>  0: Disable  1: Enable
14:12	EINTB_PRESCALER	<b>Determine the clock cycle period for debounce count.</b>  3'b000: 32768Hz, max  3'b001: 16384Hz  3'b010: 8192Hz  3'b011: 4096Hz  3'b100: 2048Hz, max  3'b101: 1024Hz  3'b110: 512Hz  3'b111: 256Hz, max

Bit(s)	Name	Description
11	EINTB_POL	<b>Activation type of the EINT source</b>  0: Negative polarity  1: Positive polarity
10:0	EINTB_CNT	<b>De-bounce duration in terms of numbers of 32768Hz clock cycles. The cycle length is determined by PRESCALER</b>

810401E0		EINTC_CON					EINT A De-bounce Control Register										00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name																				
Type																				
Reset																				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	EINTC_EN	EINTC_PRESCALER			EINTC_POL	EINTC_CNT														
Type	RW	RW			RW	RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				

Bit(s)	Name	Description
15	EINTC_EN	<b>De-bounce control circuit</b>  0: Disable  1: Enable
14:12	EINTC_PRESCALER	<b>Determine the clock cycle period for debounce count.</b>  3'b000: 32768Hz, max  3'b001: 16384Hz  3'b010: 8192Hz  3'b011: 4096Hz  3'b100: 2048Hz, max  3'b101: 1024Hz  3'b110: 512Hz  3'b111: 256Hz, max
11	EINTC_POL	<b>Activation type of the EINT source</b>  0: Negative polarity

Bit(s)	Name	Description
10:0	EINTC_CNT	<p>1: Positive polarity</p> <p><b>De-bounce duration in terms of numbers of 32768Hz clock cycles. The cycle length is determined by PRESCALER</b></p>

810401F0		EINTD_CON					EINT A De-bounce Control Register							00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINTD_EN	EINTD_PRESCALER			EINTD_POL	EINTD_CNT										
Type	RW	RW			RW	RW										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	EINTD_EN	<p><b>De-bounce control circuit</b></p> <p>0: Disable</p> <p>1: Enable</p>
14:12	EINTD_PRESCALER	<p><b>Determine the clock cycle period for debounce count.</b></p> <p>3'b000: 32768Hz, max</p> <p>3'b001: 16384Hz</p> <p>3'b010: 8192Hz</p> <p>3'b011: 4096Hz</p> <p>3'b100: 2048Hz, max</p> <p>3'b101: 1024Hz</p> <p>3'b110: 512Hz</p> <p>3'b111: 256Hz, max</p>
11	EINTD_POL	<p><b>Activation type of the EINT source</b></p> <p>0: Negative polarity</p> <p>1: Positive polarity</p>
10:0	EINTD_CNT	<p><b>De-bounce duration in terms of numbers of 32768Hz clock cycles. The cycle length is determined by</b></p>

Bit(s)	Name	Description
<b>PRESCALER</b>		

## 2.7. Wi-Fi subsystem

### 2.7.1. Wi-Fi MAC

MT76x7 MAC supports the following features:

- Supports all data rates of 802.11a (MT7697, MT7697D), 802.11g including 6, 9, 12, 18, 24, 36, 48, and 54Mbps
- Supports short GI and all data rates of 802.11n including MCS0 to MCS7
- 802.11 to 802.3 header translation offload
- RX TCP/UDP/IP checksum offload
- Supports multiple concurrent clients as an access point
- Supports multiple concurrent clients as a repeater
- Aggregate MPDU RX (de-aggregation) and TX (aggregation) support
- Transmits beamforming as a beamformee
- Transmits rate adaptation
- Transmits power control
- Security
- 64-bit WEP (WEP-40) and 128-bit WEP (WEP-104) encryption with hardware TKIP and CKIP processing
- AES-CCMP hardware processing
- SMS4-WPI (WAPI) hardware processing

### 2.7.2. WLAN baseband

MT76x7 baseband supports the following features:

- 20 and 40MHz channels
- MCS0-7 (BPSK, r=1/2 through 64QAM, r=5/6)
- Short Guard Interval
- STBC support
- Low Density Parity check (LDPC) coding
- Support digital pre-distortion to enhance PA performance
- Smoothing (channel estimation) extension to MIMO case



### 2.7.3. WLAN RF

MT7697D RF supports the following features:

- Integrated 2.4GHz/5GHz PA and LNA, and T/R switch
- Integrated 5GHz Balun
- Support frequency band
  - 2400-2497MHz
  - 5150-5350MHz
  - 5470-5725MHz
  - 5725-5850MHz
  - 5850-5925MHz
- Support RX antenna diversity for both 2.4GHz/5GHz band to eliminate the requirement of an external SPDT

MT7697 and MT7687F RF support the following features:

- Integrated 2.4GHzPA and LNA, and T/R switch
- Support frequency band
  - 2400-2497MHz
- Support RX antenna diversity for both 2.4GHz band to eliminate the requirement of an external SPDT

## 2.8. Bluetooth subsystem

MT7697 and MT7697D Bluetooth supports the following features:

- Bluetooth v4.2 + LE compliance
- Bluetooth and Bluetooth low energy dual mode
- Single-ended, RF port with integrated Balun and T/R switch
- Integrated high efficiency PA
- Baseband and radio BDR packet type: 1Mbps (GFSK).
- Fully functional Bluetooth baseband: AFH, forward error correction, header error control, access code correlation, CRC, whitening.
- Standard pairing, authentication, link key, and encryption operation.
- Standard power saving mechanisms: sniff mode and sniff-subrating.
- Interlaced scan for faster connection setup
- Full master and slave piconet support
- Up to seven simultaneous active ACL connections with background inquiry and page scan
- Scatternet support
- Channel quality driven data rate control

## 2.9. RTC


MT76X7 features one RTC (Real Time Clock) module. The clock source is the 32.768 KHz Crystal or an external clock source. RTC has built in an accurate timer to wake up the system when it expires.

RTC uses a different power rail from PMU. In the hibernate mode, the PMU is turned off while the RTC module is remained powered on. The RTC module only consumes 3uA in hibernate mode.

RTC has a dedicated PMU control pin PMU\_EN\_RTC (pin 23) used to turn on the power to the chip when the RTC timer expires and turn off the power to the chip when it intends to enter the hibernate mode.

### 2.9.1. Main functions:

- Real-Time Clock
  - Year, month, day, hour, minute, second
- Alarm
  - Year, month, day, hour, minute, second, each with an enable bit
  - Alarm time can be over 100 years with all options enabled
- Timer
  - With 1/32 sec (31.25ms) precision
  - Down count value can be up to 2048 seconds
- Independent power supply
  - RTC domain uses its own 3.3V source



- Protecting mechanism is applied when core is powered down
- External PMU\_EN signal control
  - Can power core down as SW sets specific CR
  - Can also power core up when specific criteria is met

### 2.9.2. Power Up/Down Flow

- RTC power up –
  - XTAL clock starts oscillating
  - De-bounce circuit is stabilized

- RTC is ready to be accessed
- MCU needs to set all the protection CRs to the correct value, otherwise all the RTC functions are disabled
- RTC starts functioning
- Core power down –
  - MCU sets the alarm/timer to a proper value
  - MCU sets the PMU-disabling CR to de-assert PMU\_EN
  - Core is then powered down while RTC will be still functioning
- Core power up –
  - The wake up criteria is triggered (alarm/timer/external event)
  - RTC asserts PMU\_EN
  - Core is then powered up

### 2.9.3. Register definitions

**Module name: MT7637\_RTC Base address: (+830c0000h)**

Address	Name	Width	Register Function
830C0004	<u>RTC_PWRCHK1</u>	8	RTC power ready check1
830C0008	<u>RTC_PWRCHK2</u>	8	RTC power ready check2
830C000C	<u>RTC_KEY</u>	8	RTC security-check protection key
830C0010	<u>RTC_PROT1</u>	8	RTC security-check protection write test 1
830C0014	<u>RTC_PROT2</u>	8	RTC security-check protection write test 2
830C0018	<u>RTC_PROT3</u>	8	RTC security-check protection write test 3
830C001C	<u>RTC_PROT4</u>	8	RTC security-check protection write test 4
830C0020	<u>RTC_CTL</u>	8	RTC internal control registers
830C0024	<u>RTC_LPD_CTL</u>	8	RTC low power detection
830C0028	<u>RTC_XOSC_CFG</u>	8	RTC XOSC control registers
830C002C	<u>RTC_DEBNCE</u>	8	RTC de-bounce control
830C0030	<u>RTC_PMU_EN</u>	8	RTC PMU_EN control
830C003C	<u>RTC_WAVEOUT</u>	8	RTC waveout for internal test
830C0040	<u>RTC_TC_YEA</u>	8	RTC time counter year
830C0044	<u>RTC_TC_MON</u>	8	RTC time counter month
830C0048	<u>RTC_TC_DOM</u>	8	RTC time counter day of month
830C004C	<u>RTC_TC_DOW</u>	8	RTC time counter day of week
830C0050	<u>RTC_TC_HOU</u>	8	RTC time counter hour
830C0054	<u>RTC_TC_MIN</u>	8	RTC time counter minute
830C0058	<u>RTC_TC_SEC</u>	8	RTC time counter second
830C0060	<u>RTC_AL_YEAR</u>	8	RTC alarm year
830C0064	<u>RTC_AL_MON</u>	8	RTC alarm month
830C0068	<u>RTC_AL_DOM</u>	8	RTC alarm day of month
830C006C	<u>RTC_AL_DOW</u>	8	RTC alarm day of week
830C0070	<u>RTC_AL_HOUR</u>	8	RTC alarm hour
830C0074	<u>RTC_AL_MIN</u>	8	RTC alarm minute
830C0078	<u>RTC_AL_SEC</u>	8	RTC alarm second

Address	Name	Width	Register Function
830C007C	<u>RTC_AL_CTL</u>	8	RTC alarm control
830C0080	<u>RTC_RIP_CTL</u>	8	RTC ripple counter read control
830C0084	<u>RTC_RIP_CNTH</u>	8	RTC ripple counter bits [14:8]
830C0088	<u>RTC_RIP_CNTL</u>	8	RTC ripple counter bits [7:0]
830C0090	<u>RTC_TIMER_CTL</u>	8	RTC timer function control
830C0094	<u>RTC_TIMER_CNTH</u>	8	RTC timer count bits [15:8]
830C0098	<u>RTC_TIMER_CNTL</u>	8	RTC timer count bits [7:0]
830C00C0	<u>RTC_SPARE0</u>	8	RTC spare registers 0
830C00C4	<u>RTC_SPARE1</u>	8	RTC spare registers 1
830C00C8	<u>RTC_SPARE2</u>	8	RTC spare registers 2
830C00CC	<u>RTC_SPARE3</u>	8	RTC spare registers 3
830C00D0	<u>RTC_SPARE4</u>	8	RTC spare registers 4
830C00D4	<u>RTC_SPARE5</u>	8	RTC spare registers 5
830C00D8	<u>RTC_SPARE6</u>	8	RTC spare registers 6
830C00DC	<u>RTC_SPARE7</u>	8	RTC spare registers 7
830C00E0	<u>RTC_SPARE8</u>	8	RTC spare registers 8
830C00E4	<u>RTC_SPARE9</u>	8	RTC spare registers 9
830C00E8	<u>RTC_SPARE10</u>	8	RTC spare registers 10
830C00EC	<u>RTC_SPARE11</u>	8	RTC spare registers 11
830C00F0	<u>RTC_SPARE12</u>	8	RTC spare registers 12
830C00F4	<u>RTC_SPARE13</u>	8	RTC spare registers 13
830C00F8	<u>RTC_SPARE14</u>	8	RTC spare registers 14
830C00FC	<u>RTC_SPARE15</u>	8	RTC spare registers 15
830C0100	<u>RTC_COREPDN</u>	8	Core domain power down indicator
830C0104	<u>MSTIME3</u>	8	Correlator MS counter bit[31:24]
830C0108	<u>MSTIME2</u>	8	Correlator MS counter bit[23:16]
830C010C	<u>MSTIME1</u>	8	Correlator MS counter bit[15:8]
830C0110	<u>MSTIME0</u>	8	Correlator MS counter bit[7:0]
830C0114	<u>SUBMSTIME1</u>	8	Correlator SUBMS counter bit[14:8]
830C0118	<u>SUBMSTIME0</u>	8	Correlator SUBMS counter bit[7:0]
830C011C	<u>MSDIFF3</u>	8	MS counter difference bit[31:24]
830C0120	<u>MSDIFF2</u>	8	MS counter difference bit[23:16]
830C0124	<u>MSDIFF1</u>	8	MS counter difference bit[15:8]
830C0128	<u>MSDIFF0</u>	8	MS counter difference bit[7:0]
830C012C	<u>SUBMSDIFF1</u>	8	SUBMS counter difference bit[14:8]
830C0130	<u>SUBMSDIFF0</u>	8	SUBMS counter difference bit[7:0]
830C0134	<u>MSTIMEMOD</u>	8	Correlator ms time modification control
830C0140	<u>RTC_BACKUP00</u>	32	RTC backup memory 00
830C0144	<u>RTC_BACKUP01</u>	32	RTC backup memory 01
830C0148	<u>RTC_BACKUP02</u>	32	RTC backup memory 02
830C014C	<u>RTC_BACKUP03</u>	32	RTC backup memory 03
830C0150	<u>RTC_BACKUP04</u>	32	RTC backup memory 04
830C0154	<u>RTC_BACKUP05</u>	32	RTC backup memory 05
830C0158	<u>RTC_BACKUP06</u>	32	RTC backup memory 06

Address	Name	Width	Register Function
830C015C	<u>RTC_BACKUP07</u>	32	RTC backup memory 07
830C0160	<u>RTC_BACKUP08</u>	32	RTC backup memory 08
830C0164	<u>RTC_BACKUP09</u>	32	RTC backup memory 09
830C0168	<u>RTC_BACKUP10</u>	32	RTC backup memory 10
830C016C	<u>RTC_BACKUP11</u>	32	RTC backup memory 11
830C0170	<u>RTC_BACKUP12</u>	32	RTC backup memory 12
830C0174	<u>RTC_BACKUP13</u>	32	RTC backup memory 13
830C0178	<u>RTC_BACKUP14</u>	32	RTC backup memory 14
830C017C	<u>RTC_BACKUP15</u>	32	RTC backup memory 15
830C0180	<u>RTC_BACKUP16</u>	32	RTC backup memory 16
830C0184	<u>RTC_BACKUP17</u>	32	RTC backup memory 17
830C0188	<u>RTC_BACKUP18</u>	32	RTC backup memory 18
830C018C	<u>RTC_BACKUP19</u>	32	RTC backup memory 19
830C0190	<u>RTC_BACKUP20</u>	32	RTC backup memory 20
830C0194	<u>RTC_BACKUP21</u>	32	RTC backup memory 21
830C0198	<u>RTC_BACKUP22</u>	32	RTC backup memory 22
830C019C	<u>RTC_BACKUP23</u>	32	RTC backup memory 23
830C01A0	<u>RTC_BACKUP24</u>	32	RTC backup memory 24
830C01A4	<u>RTC_BACKUP25</u>	32	RTC backup memory 25
830C01A8	<u>RTC_BACKUP26</u>	32	RTC backup memory 26
830C01AC	<u>RTC_BACKUP27</u>	32	RTC backup memory 27
830C01B0	<u>RTC_BACKUP28</u>	32	RTC backup memory 28
830C01B4	<u>RTC_BACKUP29</u>	32	RTC backup memory 29
830C01B8	<u>RTC_BACKUP30</u>	32	RTC backup memory 30
830C01BC	<u>RTC_BACKUP31</u>	32	RTC backup memory 31
830C01C0	<u>RTC_BACKUP32</u>	32	RTC backup memory 32
830C01C4	<u>RTC_BACKUP33</u>	32	RTC backup memory 33
830C01C8	<u>RTC_BACKUP34</u>	32	RTC backup memory 34
830C01CC	<u>RTC_BACKUP35</u>	32	RTC backup memory 35

830C0004	RTC_PWRCHK1				RTC power ready check1								00000000					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									PWRCHK1									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
7:0	PWRCHK1	RTC power ready check 1 (0xC6)

830C0008	<u>RTC_PWRCHK2</u>						RTC power ready check2						00000000							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name																				
Type																				
Reset																				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name									PWRCHK2											
Type									RW											
Reset									0	0	0	0	0	0	0	0				

Bit(s)	Name	Description
7:0	PWRCHK2	RTC power ready check 2 (0x9A)

830C000C	<u>RTC_KEY</u>						RTC security-check protection key						00000000							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name																				
Type																				
Reset																				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name									RTCKEY											
Type									RW											
Reset									0	0	0	0	0	0	0	0				

Bit(s)	Name	Description
7:0	RTCKEY	RTC write protection KEY (0x59)

830C0010	<u>RTC_PROT1</u>						RTC security-check protection write test 1						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>RTCPROT1</b>							
<b>Type</b>									RW							
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	RTCPROT1	RTC security-check protection write test 1 (0xA3)

<b>830C0014</b>	<b>RTC_PROT2</b>							<b>RTC security-check protection write test 2</b>							<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>RTCPROT2</b>							
<b>Type</b>									RW							
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	RTCPROT2	RTC security-check protection write test 2 (0x57)

<b>830C0018</b>	<b>RTC_PROT3</b>							<b>RTC security-check protection write test 3</b>							<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>RTCPROT3</b>							
<b>Type</b>									RW							
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
7:0	RTCPROT3	RTC security-check protection write test 3 (0x67)

830C001C	RTC_PROT4							RTC security-check protection write test 4							00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									RTCPROT4									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	RTCROT4	RTC security-check protection write test 4 (0xD2)

830C0020	RTC_CTL							RTC internal control registers							00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DE BN CE _O K	IN HI BIT		PR OT _P AS S	KE Y_ PA SS	PW R_ PA SS	SI M_ RT C	RC _S TO P
Type									RU	RU		RU	RU	RU	RW	RW
Reset									0	0		0	0	0	0	0

Bit(s)	Name	Description
7	DEBNCE_OK	<p><b>De-bounce period finish indicator</b></p> <p>0: RTC is still de-bouncing.</p> <p>1: RTC de-bounce ready.</p>
6	INHIBIT	<p><b>Inhibit status indicator.</b></p> <p>Before reading the registers of YEAR, MONTH, WEEK, DAY, HOUR, MIN, and SEC, read this bit first. If timer is enabled, this bit</p>



Bit(s)	Name	Description
		must also be checked before writing or reading the registers of TIMERCTL, TIMERH, and TIMERL.
		0: UP is OK to read/write RTC
		1: RTC is updating RTC clock, inhibit UP write timer related registers and read following command YEAR, MONTH, WEEK, DAY, HOUR, MIN, SEC, TIMERCTL, TIMERH, and TIMERL.
4	PROT_PASS	<b>RTC security-check protection</b> 0: Fail to pass RTC security-check protection. 1: Pass RTC security check protection.
3	KEY_PASS	<b>RTC write protection key check</b> 0: Fail to pass RTC write protection. 1: Pass RTC write protection.
2	PWR_PASS	<b>RTC power stable check</b> 0: Fail to pass RTC power stable check. 1: Pass RTC power stable check.
1	SIM_RTC	<b>For RTC simulation</b> 0: Normal operation, divided clock = 1Hz 1: Simulation, divided clock = 39.0625Hz
0	RC_STOP	<b>Stop the ripple counter</b> 0: normal operation. 1: stop and reset ripple counter.

830C0024	RTC LPD_CTL						RTC low power detection						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
--------	------	-------------

830C0028	RTC_XOSC_CFG						RTC_XOSC control registers						00000007			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									OS CP DN		AM PC TL _E N	AM P_ GS EL	OSCCALI			
<b>Type</b>									RW		RW	RW	RW			
<b>Reset</b>									0		0	0	0	1	1	1

Bit(s)	Name	Description
--------	------	-------------

7	OSCPDN	<p><b>Clock 32K Power down control</b></p> <p>0: Normal operation</p> <p>1: Power down 32k clock</p>
5	AMPCTL_EN	<b>Amplitude control function enable</b>
4	AMP_GSEL	<b>Amplitude control loop gain select</b>
3:0	OSCCALI	<p><b>Clock 32K PAD drive control</b></p> <p>0000:</p> <p>0001:</p> <p>0010:</p> <p>0011:</p> <p>0100:</p> <p>0101:</p> <p>0110:</p> <p>0111:</p> <p>1000:</p> <p>1001:</p> <p>1010:</p> <p>1011:</p> <p>1100:</p>

Bit(s)	Name	Description
		1101:
		1110:
		1111:

830C002C		RTC_DEBNCE					RTC de-bounce control							00000003		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RTC_DMY				DEBOUNCE			
Type									RW				RW			
Reset									0	0	0	0	0	0	1	1

Bit(s)	Name	Description
7:3	RTC_DMY	<b>Dummy registers for ECO purpose</b>
2:0	DEBOUNCE	<p><b>RTC de-bounce time setting</b></p> <p>This duration prevent abnormal write during losing core power</p> <p>000: Wait <math>2^{5-1} \sim 2^5</math> cycle of RTC clock</p> <p>001: Wait <math>2^{6-4} \sim 2^6</math> cycle of RTC clock</p> <p>010: Wait <math>2^{8-2^4} \sim 2^8</math> cycle of RTC clock</p> <p>011: Wait <math>2^{10-2^6} \sim 2^{10}</math> cycle of RTC clock</p> <p>100: Wait <math>2^{12-2^8} \sim 2^{12}</math> cycle of RTC clock</p> <p>101: Wait <math>2^{13-2^9} \sim 2^{13}</math> cycle of RTC clock</p> <p>110: Wait <math>2^{14-2^{10}} \sim 2^{14}</math> cycle of RTC clock</p> <p>111: Wait <math>2^{15-2^{11}} \sim 2^{15}</math> cycle of RTC clock</p> <p>Default value of DEBOUNCE[2:0] before passing RTC security check is 3'b011. This register must be setup after passing RTC security check.</p>

830C0030		RTC_PMU_EN					RTC_PMU_EN control							0000000F		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											TIMER_STA	ALARM_STA	PMU_EN_STATE		PMU_EN_EXT	PMU_EN
Type											W1C	W1C	RO		RO	RW
Reset											0	0	1	1	1	1

Bit(s)	Name	Description
5	TIMER_STA	<b>Interrupt Status of timer, asserted with timer_hit</b>  Write 1 to clear this bit
4	ALARM_STA	<b>Interrupt Status of alarm, asserted with alarm_hit</b>  Write 1 to clear this bit
3:2	PMU_EN_STATE	<b>State Machine controlling PMU Enable signals</b>  11: PMU is enabled  10: PMU is about to be disabled  00: PMU is disabled
1	PMU_EN_EXT	<b>PMU Enable signal sent to external power switch</b>  1: rtc_pmu_en_ext is high  0: rtc_pmu_en_ext is low
0	PMU_EN	<b>PMU Enable signal sent to PMU</b>  Write 0 to disable PMU_EN, and PMU_EN_EXT will be disabled afterwards  Write 1 to enable both PMU_EN and PMU_EN_EXT at the same time  1: rtc_pmu_en is high  0: rtc_pmu_en is low

830C003C	RTC WAVEOUT						RTC waveout for internal test						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												WA	WAVEOUT_SEL			



e																
Type																RW
Reset																0 0 0 0 0 0 0

Bit(s)	Name	Description
--------	------	-------------

6:0 YEAR

**Year.**

Value: 0x0 ~ 0x63 ( 0 ~ 99 )

<b>830C0044</b>	<b>RTC TC MON</b>	<b>RTC time counter month</b>	<b>00000001</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>															<b>MONTH</b>	
<b>Type</b>															RW	
<b>Reset</b>														0	0	0 1

Bit(s)	Name	Description
--------	------	-------------

3:0 MONTH

**Month.**

Value: 0x1 ~ 0xc ( 1 ~ 12 )

<b>830C0048</b>	<b>RTC TC DOM</b>	<b>RTC time counter day of month</b>	<b>00000001</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>															<b>DOM</b>	
<b>Type</b>															RW	
<b>Reset</b>													0	0	0 0 1	1

Bit(s)	Name	Description
--------	------	-------------

4:0 DOM

**Day of month.**

Value: 0x1 ~ 0x1f ( 1 ~ 31 )

Bit(s)	Name	Description
--------	------	-------------

830C004C	RTC TC DOW						RTC time counter day of week						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														<b>DOW</b>		
<b>Type</b>														RW		
<b>Reset</b>														0	0	0

Bit(s)	Name	Description
2:0	DOW	<b>Day of week.</b>  Value: 0~6

830C0050	RTC TC HOU						RTC time counter hour						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>												<b>HOUR</b>				
<b>Type</b>												RW				
<b>Reset</b>												0	0	0	0	0

Bit(s)	Name	Description
4:0	HOUR	<b>Hour.</b>  Value: 0x0 ~ 0x17 (0 ~ 23)

830C0054	RTC TC MIN						RTC time counter minute						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																

<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>											MIN					
<b>Type</b>											RW					
<b>Reset</b>											0	0	0	0	0	0

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

5:0	MIN	<b>Minute.</b>  Value: 0x0 ~ 0x3b (0 ~ 59)
-----	-----	--

<b>830C0058</b>	<b>RTC TC SEC</b>						<b>RTC time counter second</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>											SEC					
<b>Type</b>											RW					
<b>Reset</b>											0	0	0	0	0	0

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---

5:0	SEC	<b>Second.</b>  Value: 0x0 ~ 0x3b (0 ~ 59)
-----	-----	--

<b>830C0060</b>	<b>RTC AL YEAR</b>						<b>RTC alarm year</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>											AYEAR					
<b>Type</b>											RW					
<b>Reset</b>											0	0	0	0	0	0

---

<b>Bit(s)</b>	<b>Name</b>	<b>Description</b>
---------------	-------------	--------------------

---



Bit(s)	Name	Description
6:0	AYEAR	Alarm year  Value: 0x0 ~ 0x63 (0 ~ 99)

830C0064	RTC AL MON						RTC alarm month						00000001			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>													AMONTH			
<b>Type</b>													RW			
<b>Reset</b>													0	0	0	1

Bit(s)	Name	Description
3:0	AMONTH	Alarm month  Value: 0x1 ~ 0xc (1 ~ 12)

830C0068	RTC AL DOM						RTC alarm day of month						00000001			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>													ADOM			
<b>Type</b>													RW			
<b>Reset</b>													0	0	0	1

Bit(s)	Name	Description
4:0	ADOM	Alarm day of month  Value: 0x1 ~ 0x1f (1 ~ 31)

830C006C	RTC AL DOW						RTC alarm day of week						00000000			
----------	------------	--	--	--	--	--	-----------------------	--	--	--	--	--	----------	--	--	--

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														<b>ADOW</b>		
<b>Type</b>														RW		
<b>Reset</b>														0	0	0

Bit(s)	Name	Description
2:0	ADOW	Alarm day of week. Value: 0~6

<b>830C0070</b>	<b>RTC AL HOUR</b>						<b>RTC alarm hour</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>												<b>AHOUR</b>				
<b>Type</b>												RW				
<b>Reset</b>												0	0	0	0	0

Bit(s)	Name	Description
4:0	AHOUR	Alarm hour. Value: 0x0 ~ 0x17 (0 ~ 23)

<b>830C0074</b>	<b>RTC AL MIN</b>						<b>RTC alarm minute</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>											<b>AMIN</b>					
<b>Type</b>											RW					



Bit(s)	Name	Description
6	ALMMON	<p>1: Alarm compares year.</p> <p><b>Alarm month enable</b></p> <p>0: Alarm does not compare month.</p>
5	ALMDOM	<p>1: Alarm compares month.</p> <p><b>Alarm day of month enable</b></p> <p>0: Alarm does not compare day of month.</p>
4	ALMDOW	<p>1: Alarm compares day of month.</p> <p><b>Alarm day of week enable</b></p> <p>0: Alarm does not compare day of week.</p>
3	ALMHR	<p>1: Alarm compares day of week.</p> <p><b>Alarm hour enable</b></p> <p>0: Alarm does not compare hour.</p>
2	ALMMIN	<p>1: Alarm compares hour.</p> <p><b>Alarm minute enable</b></p> <p>0: Alarm does not compare minute.</p>
1	ALMSEC	<p>1: Alarm compares minute.</p> <p><b>Alarm second enable</b></p> <p>0: Alarm does not compare second.</p>
0	ALMEN	<p>1: Alarm compares second.</p> <p><b>Alarm enable</b></p> <p>0: Disable alarm.</p> <p>1: Enable alarm.</p>

830C0080	RTC RIP_CTL						RTC ripple counter read control						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															RIP _R D_ OK	RIP _T RG _R D
Type															RU	RW



Bit(s)	Name	Description
7:0	RIP_CNT[7:0]	<b>RTC ripple counter bit[7:0]</b>

830C0090	RTC_TIMER_CTL						RTC timer function control						00000D0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>															TR_INTEN	
<b>Type</b>															RW	
<b>Reset</b>															0	

Bit(s)	Name	Description
1	TR_INTEN	<b>Enable timer to generate internal interrupt</b>  0: Disable timer interrupt.  1: Start to count down TIMER_CNT.

830C0094	RTC_TIMER_CNTH						RTC timer count bits [15:8]						00000FF					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									TIMER_CNT[15:8]									
<b>Type</b>									RW									
<b>Reset</b>									1	1	1	1	1	1	1	1		

Bit(s)	Name	Description
7:0	TIMER_CNT[15:8]	<b>Timer count control bit[15:8]</b>  Count down every 1/32 sec. When TIMER_CNT equals to 0, assert internal interrupt or external pull down pad.  Modify TIMER_CNT during TR_INTEN = 0 and TR_EXTEN = 0 in RTC_TIMER_CTL bit 1 and bit 0.

Bit(s)	Name	Description
--------	------	-------------

If TR\_INTEN = 1 or/and TR\_EXTEN = 1, TIMER\_CNT can read to show the countdown status.

830C0098	RTC_TIMER_CNTL						RTC timer count bits [7:0]								000000FF	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									TIMER_CNT[7:0]							
<b>Type</b>									RW							
<b>Reset</b>									1	1	1	1	1	1	1	1

Bit(s)	Name	Description
--------	------	-------------

7:0 TIMER\_CNT[7:0]

**Timer count control bit[7:0]**

Count down every 1/32 sec. When TIMER\_CNT equals to 0, assert internal interrupt or external pull down pad.

Modify TIMER\_CNT during TR\_INTEN = 0 and TR\_EXTEN = 0 in RTC\_TIMER\_CTL bit 1 and bit 0.

If TR\_INTEN = 1 or/and TR\_EXTEN = 1, TIMER\_CNT can read to show the countdown status.

830C00C0	RTC_SPARE0						RTC spare registers 0								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									RTC_SPARE0							
<b>Type</b>									RW							
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

7:0 RTC\_SPARE0

**RTC spare registers**

830C00C4	RTC_SPARE1						RTC spare registers 1						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>							RTC_SPARE1									
<b>Type</b>							RW									
<b>Reset</b>							0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

7:0 RTC_SPARE1	RTC spare registers
----------------	---------------------

830C00C8	RTC_SPARE2						RTC spare registers 2						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>							RTC_SPARE2									
<b>Type</b>							RW									
<b>Reset</b>							0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

7:0 RTC_SPARE2	RTC spare registers
----------------	---------------------

830C00CC	RTC_SPARE3						RTC spare registers 3						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>							RTC_SPARE3									
<b>Type</b>							RW									
<b>Reset</b>							0	0	0	0	0	0	0	0	0	0



Bit(s)	Name	Description
7:0	RTC_SPARE3	RTC spare registers

830C00D0	RTC_SPARE4							RTC spare registers 4							00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									RTC_SPARE4									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	RTC_SPARE4	RTC spare registers

830C00D4	RTC_SPARE5							RTC spare registers 5							00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									RTC_SPARE5									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	RTC_SPARE5	RTC spare registers

830C00D8	RTC_SPARE6							RTC spare registers 6							00000000	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																

<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_SPARE6</b>															
<b>Type</b>	RW															
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	RTC_SPARE6	RTC spare registers

<b>830C00DC</b>	<b>RTC_SPARE7</b>						<b>RTC spare registers 7</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_SPARE7</b>															
<b>Type</b>	RW															
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	RTC_SPARE7	RTC spare registers

<b>830C00E0</b>	<b>RTC_SPARE8</b>						<b>RTC spare registers 8</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_SPARE8</b>															
<b>Type</b>	RW															
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	RTC_SPARE8	RTC spare registers

Bit(s)	Name	Description
--------	------	-------------

830C00E4	RTC_SPARE9						RTC spare registers 9						00000000					
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									RTC_SPARE9									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	RTC_SPARE9	RTC spare registers

830C00E8	RTC_SPARE10						RTC spare registers 10						00000000					
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									RTC_SPARE10									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	RTC_SPARE10	RTC spare registers

830C00EC	RTC_SPARE11						RTC spare registers 11						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

<b>Name</b>								<b>RTC_SPARE11</b>							
<b>Type</b>								RW							
<b>Reset</b>								0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	RTC_SPARE11	RTC spare registers

<b>830C00F0</b>	<b>RTC_SPARE12</b>							<b>RTC spare registers 12</b>							<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>RTC_SPARE12</b>							
<b>Type</b>									RW							
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	RTC_SPARE12	RTC spare registers

<b>830C00F4</b>	<b>RTC_SPARE13</b>							<b>RTC spare registers 13</b>							<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>RTC_SPARE13</b>							
<b>Type</b>									RW							
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	RTC_SPARE13	RTC spare registers

<b>830C00F8</b>	<b>RTC_SPARE14</b>							<b>RTC spare registers 14</b>							<b>00000000</b>	
-----------------	--------------------	--	--	--	--	--	--	-------------------------------	--	--	--	--	--	--	-----------------	--

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									<b>RTC_SPARE14</b>									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	RTC_SPARE14	RTC spare registers

<b>830C00FC</b>	<b>RTC_SPARE15</b>							<b>RTC spare registers 15</b>							<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>																		
<b>Type</b>																		
<b>Reset</b>																		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>									<b>RTC_SPARE15</b>									
<b>Type</b>									RW									
<b>Reset</b>									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	RTC_SPARE15	RTC spare registers

<b>830C0100</b>	<b>RTC_COREPDN</b>							<b>Core domain power down indicator</b>							<b>00000000</b>	
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>															<b>G_</b> <b>EN</b> <b>AB</b> <b>LE</b>	<b>CO</b> <b>RE</b> <b>_S</b> <b>HU</b> <b>TD</b> <b>OW</b> <b>N</b>
<b>Type</b>															RU	RW



Bit(s) Name	Description
-------------	-------------

830C010C	MSTIME1						Correlator MS counter bit[15:8]						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
-------------	-------------

830C0110	MSTIME0						Correlator MS counter bit[7:0]						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
-------------	-------------

830C0114	SUBMSTIME1						Correlator SUBMS counter bit[14:8]						00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																





Type																
Reset																

---

**Bit(s) Name** **Description**

---

<b>830C0124</b>	<b>MSDIFF1</b>						<b>MS counter difference bit[15:8]</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																

---

**Bit(s) Name** **Description**

---

<b>830C0128</b>	<b>MSDIFF0</b>						<b>MS counter difference bit[7:0]</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																

---

**Bit(s) Name** **Description**

---

<b>830C012C</b>	<b>SUBMSDIFF1</b>						<b>SUBMS counter difference bit[14:8]</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																

<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																

---

**Bit(s) Name** **Description**

---

<b>830C0130</b>	<b>SUBMSDIFF0</b>						<b>SUBMS counter difference bit[7:0]</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																

---

**Bit(s) Name** **Description**

---

<b>830C0134</b>	<b>MSTIMEMOD</b>						<b>Correlator ms time modification control</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																

---

**Bit(s) Name** **Description**

---

<b>830C0140</b>	<b>RTC_BACKUP00</b>						<b>RTC backup memory 00</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP00</b>															
<b>Type</b>	RW															

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP00</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP00	RTC backup memory

<b>830C0144</b>	<b>RTC_BACKUP01</b>						<b>RTC backup memory 01</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP01</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP01</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP01	RTC backup memory

<b>830C0148</b>	<b>RTC_BACKUP02</b>						<b>RTC backup memory 02</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP02</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP02</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP02	RTC backup memory

<b>830C014C</b>	<b>RTC_BACKUP03</b>						<b>RTC backup memory 03</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP03															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RTC_BACKUP03															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP03	RTC backup memory

<b>830C0150</b>	<b>RTC_BACKUP04</b>						<b>RTC backup memory 04</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP04															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RTC_BACKUP04															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP04	RTC backup memory

<b>830C0154</b>	<b>RTC_BACKUP05</b>						<b>RTC backup memory 05</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP05															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RTC_BACKUP05															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP05	RTC backup memory

830C0158	RTC_BACKUP06						RTC backup memory 06						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP06															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RTC_BACKUP06															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP06	RTC backup memory

830C015C	RTC_BACKUP07						RTC backup memory 07						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP07															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RTC_BACKUP07															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP07	RTC backup memory

830C0160	RTC_BACKUP08						RTC backup memory 08						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP08															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

<b>Name</b>	<b>RTC_BACKUP08</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	RTC_BACKUP08	RTC backup memory
------	--------------	-------------------

<b>830C0164</b>	<b>RTC_BACKUP09</b>	<b>RTC backup memory 09</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP09</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP09</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	RTC_BACKUP09	RTC backup memory
------	--------------	-------------------

<b>830C0168</b>	<b>RTC_BACKUP10</b>	<b>RTC backup memory 10</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP10</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP10</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	RTC_BACKUP10	RTC backup memory
------	--------------	-------------------

<b>830C016C</b>	<b>RTC_BACKUP11</b>	<b>RTC backup memory 11</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

<b>Name</b>	<b>RTC_BACKUP11</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP11</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP11	RTC backup memory

<b>830C0170</b>	<b>RTC_BACKUP12</b>						<b>RTC backup memory 12</b>						<b>00000000</b>				
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>RTC_BACKUP12</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>RTC_BACKUP12</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:0	RTC_BACKUP12	RTC backup memory

<b>830C0174</b>	<b>RTC_BACKUP13</b>						<b>RTC backup memory 13</b>						<b>00000000</b>				
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>	<b>RTC_BACKUP13</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>RTC_BACKUP13</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31:0	RTC_BACKUP13	RTC backup memory

830C0178	RTC_BACKUP14						RTC backup memory 14						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP14															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RTC_BACKUP14															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP14	RTC backup memory

830C017C	RTC_BACKUP15						RTC backup memory 15						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP15															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RTC_BACKUP15															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP15	RTC backup memory

830C0180	RTC_BACKUP16						RTC backup memory 16						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP16															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



<b>Name</b>	<b>RTC_BACKUP16</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	RTC_BACKUP16	RTC backup memory
------	--------------	-------------------

<b>830C0184</b>	<b>RTC_BACKUP17</b>						<b>RTC backup memory 17</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP17</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP17</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	RTC_BACKUP17	RTC backup memory
------	--------------	-------------------

<b>830C0188</b>	<b>RTC_BACKUP18</b>						<b>RTC backup memory 18</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP18</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP18</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	RTC_BACKUP18	RTC backup memory
------	--------------	-------------------

<b>830C018C</b>	<b>RTC_BACKUP19</b>						<b>RTC backup memory 19</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

<b>Name</b>	<b>RTC_BACKUP19</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP19</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP19	RTC backup memory

<b>830C0190</b>	<b>RTC_BACKUP20</b>	<b>RTC backup memory 20</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP20</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP20</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP20	RTC backup memory

<b>830C0194</b>	<b>RTC_BACKUP21</b>	<b>RTC backup memory 21</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP21</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP21</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31:0	RTC_BACKUP21	RTC backup memory

830C0198	RTC_BACKUP22						RTC backup memory 22						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP22															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RTC_BACKUP22															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP22	RTC backup memory

830C019C	RTC_BACKUP23						RTC backup memory 23						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP23															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RTC_BACKUP23															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP23	RTC backup memory

830C01A0	RTC_BACKUP24						RTC backup memory 24						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP24															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

<b>Name</b>	<b>RTC_BACKUP24</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	RTC_BACKUP24	RTC backup memory
------	--------------	-------------------

<b>830C01A4</b>	<b>RTC_BACKUP25</b>						<b>RTC backup memory 25</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP25</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP25</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	RTC_BACKUP25	RTC backup memory
------	--------------	-------------------

<b>830C01A8</b>	<b>RTC_BACKUP26</b>						<b>RTC backup memory 26</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP26</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP26</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	RTC_BACKUP26	RTC backup memory
------	--------------	-------------------

<b>830C01AC</b>	<b>RTC_BACKUP27</b>						<b>RTC backup memory 27</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

<b>Name</b>	<b>RTC_BACKUP27</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP27</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP27	RTC backup memory

<b>830C01B0</b>	<b>RTC_BACKUP28</b>	<b>RTC backup memory 28</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP28</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP28</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP28	RTC backup memory

<b>830C01B4</b>	<b>RTC_BACKUP29</b>	<b>RTC backup memory 29</b>	<b>00000000</b>													
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP29</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP29</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31:0	RTC_BACKUP29	RTC backup memory

830C01B8	RTC_BACKUP30						RTC backup memory 30						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP30															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RTC_BACKUP30															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP30	RTC backup memory

830C01BC	RTC_BACKUP31						RTC backup memory 31						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP31															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RTC_BACKUP31															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP31	RTC backup memory

830C01C0	RTC_BACKUP32						RTC backup memory 32						00000000			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	RTC_BACKUP32															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

<b>Name</b>	<b>RTC_BACKUP32</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	RTC_BACKUP32	RTC backup memory
------	--------------	-------------------

<b>830C01C4</b>	<b>RTC_BACKUP33</b>						<b>RTC backup memory 33</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP33</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP33</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	RTC_BACKUP33	RTC backup memory
------	--------------	-------------------

<b>830C01C8</b>	<b>RTC_BACKUP34</b>						<b>RTC backup memory 34</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>RTC_BACKUP34</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP34</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:0	RTC_BACKUP34	RTC backup memory
------	--------------	-------------------

<b>830C01CC</b>	<b>RTC_BACKUP35</b>						<b>RTC backup memory 35</b>						<b>00000000</b>			
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

<b>Name</b>	<b>RTC_BACKUP35</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RTC_BACKUP35</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RTC_BACKUP35	RTC backup memory




### 3. Radio Characteristics

#### 3.1. Wi-Fi radio characteristics

##### 3.1.1. Wi-Fi RF block diagram

Front-end loss with external Balun (2.4GHz band) and diplexer: 2.4GHz band insertion loss is 2dB, and 5GHz band insertion loss 1.6dB.



Note: **M** is matching circuits for 50Ω impedance tuning.

Figure 3-1. 2.4/5GHz RF block diagram

Note, that dual band Wi-Fi is only supported for MT7697D.

##### 3.1.2. Wi-Fi 2.4GHz band RF receiver specifications

The specifications noted in the table below is measured at the antenna port, which includes the front-end loss.

**Table 3-1. 2.4GHz RF Receiver Specification**

Parameter	Description	Performance			
		MIN	TYP	MAX	Unit
Frequency range	Center channel frequency	2412		2484	MHz
RX sensitivity	1 Mbps CCK	-	-96.4	-	dBm
	2 Mbps CCK	-	-93.4	-	dBm
	5.5 Mbps CCK	-	-91.4	-	dBm
	11 Mbps CCK	-	-88.4	-	dBm
RX sensitivity	BPSK rate 1/2, 6 Mbps OFDM	-	-93.4	-	dBm
	BPSK rate 3/4, 9 Mbps OFDM	-	-91.1	-	dBm
	QPSK rate 1/2, 12 Mbps OFDM	-	-90.3	-	dBm
	QPSK rate 3/4, 18 Mbps OFDM	-	-87.9	-	dBm
	16QAM rate 1/2, 24 Mbps OFDM	-	-84.6	-	dBm
	16QAM rate 3/4, 36 Mbps OFDM	-	-81.2	-	dBm
	64QAM rate 1/2, 48 Mbps OFDM	-	-77.0	-	dBm
	64QAM rate 3/4, 54 Mbps OFDM	-	-75.7	-	dBm
RX Sensitivity BW=20MHz Mixed mode 800ns Guard Interval Non-STBC	MCS 0, BPSK rate 1/2	-	-92.7	-	dBm
	MCS 1, QPSK rate 1/2	-	-89.5	-	dBm
	MCS 2, QPSK rate 3/4	-	-87.1	-	dBm
	MCS 3, 16QAM rate 1/2	-	-84.1	-	dBm
	MCS 4, 16QAM rate 3/4	-	-80.6	-	dBm
	MCS 5, 64QAM rate 2/3	-	-76.2	-	dBm
	MCS 6, 64QAM rate 3/4	-	-74.8	-	dBm
	MCS 7, 64QAM rate 5/6	-	-73.6	-	dBm
RX Sensitivity BW=40MHz Mixed mode 800ns Guard Interval Non-STBC	MCS 0, BPSK rate 1/2	-	-89.6	-	dBm
	MCS 1, QPSK rate 1/2	-	-86.8	-	dBm
	MCS 2, QPSK rate 3/4	-	-84.3	-	dBm
	MCS 3, 16QAM rate 1/2	-	-80.8	-	dBm
	MCS 4, 16QAM rate 3/4	-	-77.7	-	dBm
	MCS 5, 64QAM rate 2/3	-	-73.1	-	dBm
	MCS 6, 64QAM rate 3/4	-	-71.8	-	dBm
	MCS 7, 64QAM rate 5/6	-	-70.6	-	dBm
Maximum Receive Level	6 Mbps OFDM	-	-10	-	dBm
	54 Mbps OFDM	-	-10	-	dBm
	MCS0	-	-10	-	dBm
	MCS7	-	-20	-	dBm
Receive Adjacent	1 Mbps CCK	-	40	-	dBm

Parameter	Description	Performance			
		MIN	TYP	MAX	Unit
Channel Rejection	11 Mbps CCK	-	40	-	dBm
	BPSK rate 1/2, 6 Mbps OFDM	-	34	-	dBm
	64QAM rate 3/4, 54 Mbps OFDM	-	22	-	dBm
	HT20, MCS 0, BPSK rate 1/2	-	33	-	dBm
	HT20, MCS 7, 64QAM rate 5/6	-	15	-	dBm
	HT40, MCS 0, BPSK rate 1/2	-	29	-	dBm
	HT40, MCS 7, 64QAM rate 5/6	-	9	-	dBm

### 3.1.3. Wi-Fi 2.4GHz band RF transmitter specifications

The specifications in table are measured at the antenna port, which includes the front-end loss.

**Table 3-2. 2.4GHz RF Transmitter Specifications**

Parameter	Description	Performance			
		MIN	TYP	MAX	Unit
Frequency range		2412	-	2484	MHz
Output power with spectral mask and EVM compliance	1 Mbps CCK	-	21	-	dBm
	11 Mbps CCK	-	21	-	dBm
	6 Mbps OFDM	-	19	-	dBm
	54 Mbps OFDM	-	18	-	dBm
	HT20, MCS 0	-	18	-	dBm
	HT20, MCS 7	-	17.5	-	dBm
	HT40, MCS 0	-	17	-	dBm
HT40, MCS 7	-	16.5	-	dBm	
TX EVM	6 Mbps OFDM	-	-	-5	dB
	54 Mbps OFDM	-	-	-25	dB
	HT20, MCS 0	-	-	-5	dB
	HT20, MCS 7	-	-	-28	dB
	HT40, MCS 0	-	-	-5	dB
	HT40, MCS 7	-	-	-28	dB
Output power variation <sup>(1)</sup>	TSSI closed-loop control across all temperature range and channels and VSWR $\leq$ 1.5:1.	-1.5	-	1.5	dB
Carrier suppression		-	-	-30	dBc
Harmonic Output Power	2nd Harmonic	-	-45	-43	dBm/MHz
	3rd Harmonic	-	-45	-43	dBm/MHz

**Note 1:** VDD33 voltage is within  $\pm 5\%$  of typical value.

### 3.1.4. Wi-Fi 5GHz band RF receiver specifications

The specifications in table below are measured at the antenna port, which includes the front-end loss.

**Table 3-3. 5GHz RF receiver specifications**

Parameter	Description	Performance			
		MIN	TYP	MAX	Unit
Frequency range	Center channel frequency	5180	-	5825	MHz
RX sensitivity	BPSK rate 1/2, 6 Mbps OFDM	-	-92.8	-	dBm
	BPSK rate 3/4, 9 Mbps OFDM	-	-90.5	-	dBm
	QPSK rate 1/2, 12 Mbps OFDM	-	-89.8	-	dBm
	QPSK rate 3/4, 18 Mbps OFDM	-	-87.3	-	dBm
	16QAM rate 1/2, 24 Mbps OFDM	-	-84.1	-	dBm
	16QAM rate 3/4, 36 Mbps OFDM	-	-80.8	-	dBm
	64QAM rate 1/2, 48 Mbps OFDM	-	-76.4	-	dBm
	64QAM rate 3/4, 54 Mbps OFDM	-	-75.0	-	dBm
RX Sensitivity BW=20MHz HT Mixed mode 800ns Guard Interval Non-STBC	MCS 0, BPSK rate 1/2	-	-92.1	-	dBm
	MCS 1, QPSK rate 1/2	-	-89.1	-	dBm
	MCS 2, QPSK rate 3/4	-	-86.6	-	dBm
	MCS 3, 16QAM rate 1/2	-	-83.6	-	dBm
	MCS 4, 16QAM rate 3/4	-	-80.1	-	dBm
	MCS 5, 64QAM rate 2/3	-	-75.6	-	dBm
	MCS 6, 64QAM rate 3/4	-	-74.2	-	dBm
	MCS 7, 64QAM rate 5/6	-	-73.0	-	dBm
RX Sensitivity BW=40MHz HT Mixed mode 800ns Guard Interval Non-STBC	MCS 0, BPSK rate 1/2	-	-89.1	-	dBm
	MCS 1, QPSK rate 1/2	-	-85.9	-	dBm
	MCS 2, QPSK rate 3/4	-	-83.5	-	dBm
	MCS 3, 16QAM rate 1/2	-	-80.2	-	dBm
	MCS 4, 16QAM rate 3/4	-	-76.9	-	dBm
	MCS 5, 64QAM rate 2/3	-	-72.6	-	dBm
	MCS 6, 64QAM rate 3/4	-	-71.2	-	dBm
	MCS 7, 64QAM rate 5/6	-	-70.1	-	dBm
Maximum Receive Level	6 Mbps OFDM	-	-10	-	dBm
	54 Mbps OFDM	-	-20	-	dBm
	MCS0	-	-15	-	dBm
	MCS7	-	-20	-	dBm
Receive Adjacent Channel Rejection	BPSK rate 1/2, 6 Mbps OFDM	-	25	-	dBm
	64QAM rate 3/4, 54 Mbps OFDM	-	7	-	dBm
	HT20, MCS 0, BPSK rate 1/2	-	24	-	dBm
	HT20, MCS 7, 64QAM rate 5/6	-	3	-	dBm
	HT40, MCS 0, BPSK rate 1/2	-	24	-	dBm
	HT40, MCS 7, 64QAM rate 5/6	-	3	-	dBm



### 3.1.5. Wi-Fi 5GHz band RF transmitter specifications

The specifications in table below are measured at the antenna port, which includes the front-end loss.

**Table 3-4. 5GHz RF Transmitter Specifications**

Parameter	Description	Performance			
		MIN	TYP	MAX	Unit
Frequency range		5180	-	5825	MHz
Output power with spectral mask and EVM compliance	6 Mbps OFDM	-	16.9	-	dBm
	54 Mbps OFDM	-	16.9	-	dBm
	HT20, MCS 0	-	16.9	-	dBm
	HT20, MCS 7	-	15.9	-	dBm
	HT40, MCS 0	-	15.9	-	dBm
	HT40, MCS 7	-	15.9	-	dBm
TX EVM	6 Mbps OFDM	-	-	-5	dB
	54 Mbps OFDM	-	-	-25	dB
	HT20, MCS 0	-	-	-5	dB
	HT20, MCS 7	-	-	-28	dB
	HT40, MCS 0	-	-	-5	dB
	HT40, MCS 7	-	-	-28	dB
Output power variation <sup>(1)</sup>	TSSI closed-loop control across all temperature range and channels and VSWR $\leq$ 1.5:1.	-1.5	-	1.5	dB
Carrier suppression		-	-	-30	dBc
Harmonic Output Power	2nd Harmonic	-	-45	-43	dBm/MHz
	3rd Harmonic	-	-45	-43	dBm/MHz


**Note 1:** VDD33 voltage is within  $\pm 5\%$  of typical value.

## 3.2. Bluetooth radio characteristics

MT7697 and MT7697D support Bluetooth system.

### 3.2.1. Bluetooth RF block diagram

Front-end loss with external Balun and diplexer: 2.4GHz insertion loss 2dB.



Note: **M** is matching circuits for 50ohm impedance tuning.

Figure 3-2. Wi-Fi/Bluetooth RF block diagram

### 3.2.2. Basic Rate receiver specifications

The specifications in table below are measured at the antenna port, which includes the front-end loss.

Figure 3-3. Basic Rate receiver specifications

Parameter	Description	Performance			
		MIN	TYP	MAX	Unit
Frequency range		2402	-	2480	MHz
Receiver sensitivity <sup>1</sup>	BER<0.1%	-	-92	-	dBm
Maximum usable signal	BER<0.1%	-	-5	-	dBm
C/I co-channel (BER<0.1%)	Co channel selectivity	-	6	11	dB
C/I 1MHz (BER<0.1%)	Adjacent channel selectivity	-	-7	0	dB
C/I 2MHz (BER<0.1%)	2 <sup>nd</sup> adjacent channel selectivity	-	-40	-30	dB
C/I≥3MHz (BER<0.1%)	3 <sup>rd</sup> adjacent channel selectivity	-	-43	-40	dB
C/I Image channel (BER<0.1%)	Image channel selectivity	-	-20	-9	dB
C/I Image 1MHz (BER<0.1%)	1MHz adjacent to image channel selectivity	-	-35	-20	dB
Inter-modulation		-39	-30	-	dBm
Out-of-band blocking	30MHz to 2000MHz	-10	-	-	dBm
	2000MHz to 2399MHz	-27	-	-	dBm
	2498MHz to 3000MHz	-27	-	-	dBm
	3000MHz to 12.75GHz	-10	-	-	dBm

Note 1: The receiver sensitivity is measured at the antenna port.

### 3.2.3. Basic Rate transmitter specifications

The specifications in table below are measured at the antenna port, which includes the front-end loss.

**Table 3-5. Basic Rate transmitter specifications**

Parameter	Description	Performance			
		MIN	TYP	MAX	Unit
Frequency range		2402	-	2480	MHz
Maximum transmit power <sup>1</sup>	At maximum power output level	-	10	-	dBm
Gain step		2	4	8	dB
Modulation characteristics	$\Delta f_{1avg}$	140	157	175	KHz
	$\Delta f_{2max}$ (For at least 99.9% of all $\Delta f_{2max}$ )	115	121	-	KHz
	$\Delta f_{1avg} / \Delta f_{2avg}$	0.8	0.85	-	KHz
ICFT	Initial carrier frequency tolerance	-75	$\pm 20$	+75	KHz
Carrier frequency drift	One slot packet (DH1)	-25	$\pm 15$	+25	KHz
	Two slot packet (DH3)	-40	$\pm 15$	+40	KHz
	Five slot packet (DH5)	-40	$\pm 15$	+40	KHz
	Max drift rate	-20	$\pm 15$	20	KHz/50 $\mu$ s
TX output spectrum	20dB bandwidth	-	-	1000	KHz
In-Band spurious emission	$\pm 2$ MHz offset	-	-40	-20	dBm
	$\pm 3$ MHz offset	-	-45	-40	dBm
	$> \pm 3$ MHz offset	-	-45	-40	dBm

**Note 1:** The output power is measured at the antenna port.

### 3.2.4. Bluetooth LE receiver specifications

The specifications in table below are measured at the antenna port, which includes the front-end loss.

**Table 3-6. Bluetooth LE receiver specifications**

Parameter	Description	Min.	Typ.	Max.	Unit
Frequency Range		2402	-	2480	MHz
Receiver Sensitivity (*)	PER < 30.8%	-	-95	-	dBm
Max. Usable Signal	PER < 30.8%	-10	-5	-	dBm
C/I Co-channel	Co-channel selectivity (PER < 30.8%)	-	6	21	dB
C/I 1MHz	Adjacent channel selectivity (PER < 30.8%)	-	-7	15	dB
C/I 2MHz	2nd adjacent channel selectivity (PER < 30.8%)	-	-30	-17	dB
C/I $\cong$ 3MHz	3rd adjacent channel selectivity (PER < 30.8%)	-	-33	-27	dB
C/I Image channel	Image channel selectivity (PER < 30.8%)	-	-20	-9	dB



Parameter	Description	Min.	Typ.	Max.	Unit
C/I Image 1MHz	1MHz adjacent to image channel selectivity (PER < 30.8%)	-	-30	-15	dB
Inter-modulation		-50	-35		dBm
Out-of-band Blocking	30MHz to 2000MHz	-30	-	-	dBm
	2001MHz to 2339MHz	-35	-	-	dBm
	2501MHz to 3000MHz	-35	-	-	dBm
	3001MHz to 12.75GHz	-30	-	-	dBm

### 3.2.5. Bluetooth LE transmitter specifications

The specifications in table below are measured at the antenna port, which includes the front-end loss.

**Table 3-7. Bluetooth LE transmitter specifications**

Parameter	Description	Min.	Typ.	Max.	Unit
Frequency Range		2402	-	2480	MHz
Output Power (*)	At max power output level	-20	6	10	dBm
Carrier Frequency Offset and Drift	Frequency offset	-150	-	150	kHz
	Frequency drift	-50	-	50	kHz
	Max. drift rate	-20	-	20	Hz/us
Modulation Characteristic	$\Delta f_{1\_avg}$	225	-	275	kHz
	$\Delta f_{2\_max}$ (For at least 99% of all $\Delta f_{2\_max}$ )	185	-	-	kHz
	$\Delta f_{2\_avg}/\Delta f_{1\_avg}$	0.8	0.94	-	Hz/Hz
In-band Spurious Emission	$\pm 2M$ offset	-	-	-20	dBm
	$>\pm 3MHz$ offset	-	-	-30	dBm

**Note 1: The output power is measured at the antenna port.**

## 4. Electrical Characteristics

### 4.1. Absolute Maximum Rating

*Table 4-1 Absolute maximum rating*

Symbol	Parameters	Maximum rating	Unit
VDD33	3.3V Supply Voltage	-0.3 to 3.63	V
T <sub>STG</sub>	Storage Temperature	-40 to +125	°C
VESD	ESD protection (HBM)	2000	V

### 4.2. Recommended operating range

*Table 4-2. Recommended operating range*

Symbol	Supply Voltage	Source	Min	Typ	Max	Unit
AVDD45	AVDD45_BUCK, AVDD45_MISC	To be connected to external 3.3V supply	2.97	3.3	3.63	V
RTC_3V3	RTC_3V3	To be connected to external supply	1.6		3.63	V
AVDD33	AVDD33_WF0_A_PA, AVDD33_WF0_G_PA, AVDD33_WF0_A_TX, AVDD33_WF0_G_TX, AVDD33_BT	To be connected to external 3.3V supply	2.97	3.3	3.63	V
DVDDIO	DVDDIO_D, DVDDIO_L, DVDDIO_R	To be connected to PMU_DIO33_OUT	2.97	3.3	3.63	
AVDD25	AVDD25_AUXADC	To be connected to PMU ALDO output	2.3	2.5	2.7	V
AVDD16	AVDD16_CLDO, AVDD16_BT, AVDD16_XO, AVDD16_WF0_AFE	To be connected to PMU BUCK output	1.6	1.7	1.8	V
DVDD11	DVDD11	To be connected to PMU CLDO output	0.86	1.15	1.3	V
T <sub>a</sub>	Operating Ambient Temperature	MT76X7N	0		70	C
		MT76x7IDN	-40		85	C
T <sub>j</sub>	Operating Junction Temperature	MT76X7N	0		125	C
		MT76x7IDN	-40		125	C

### 4.3. DC characteristics

*Table 4-3. DC characteristics*

Symbol	Parameter	Conditions	MIN	MAX	Unit
V <sub>IL</sub>	Input Low Voltage	LVTTL	-0.28	0.8	V
V <sub>IH</sub>	Input High Voltage		2	3.63	V

Symbol	Parameter	Conditions	MIN	MAX	Unit
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub>   = 4~16 mA	-0.28	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub>   = 4~16 mA	2.4	VDD33+0.33	V
R <sub>PU</sub>	Input Pull-Up Resistance	PU=high, PD=low	40	190	KΩ
R <sub>PD</sub>	Input Pull-Down Resistance	PU=low, PD=high	40	190	KΩ

#### 4.4. XTAL oscillator

The table below lists the XTAL requirements for the XTAL.

**Table 4-4. XTAL Oscillator requirements and performance**

Parameter	Condition/Notes	Min	Typ	Max	Units
Frequency	2.4G and 5G bands, IEEE 802.11n operation	26	40	52	MHz
Frequency tolerance	All Normal temperature	-10	-	+10	ppm
Frequency stability over temperature	Over temperature	-15	-	+15	ppm
Crystal load capacitance (CL)		9.5	-	11.5	pF
Equivalent Series Resistance (ESR)		-	-	30	Ω

**Table 4-5. 32k XTAL Oscillator functional specifications**

Symbol	Parameter	Min	Typ	Max	Units
Tosc	Start-up time			1	Sec
Dcyc	Duty cycle	35			%
	Current consumption		25		μA

**Table 4-6. Recommended parameters of 32k XTAL Crystal**

Symbol	Parameter	Min	Typ	Max	Units
F	Frequency range		32768		Hz
GL	Drive level			1	uW
ESR	Series Resistance		70	90	K Ω
C0	Static capacitance		1.2		pF
CL	Load capacitance		18		pF

#### 4.5. PMU characteristics

**Table 4-7. PMU electrical characteristics**

Parameter	Reference	Conditions	Min	Typ	Max	Unit
<b>Switching regulator (BUCK)</b>						
Vin	Input Voltage	AVDD45_BUCK	2.97	3.3	3.63	V
Vout	Output Voltage	LXBK	1.55	1.7	1.86	V
Iout	Output Current				800	mA
					10	mA
			960	1600	4000	mA
Iq	Quiescent Current	Iload < 1mA		150		uA
DC/DC	Line Regulation				1	%
	Load regulation				0.05	mV/mA
	Efficiency		80	85		%
<b>Core LDO (CLDO)</b>						
Vin	Input	AVDD16_CLDO	1.55	1.7	1.86	V
Vout	Output Voltage	AVDD12_VCORE	0.8	1.15	1.25	V
Iout	Output Current				420	mA
					10	mA
Iq	Quiescent Current			40	50	uA
<b>Analog LDO (ALDO)</b>						
Vin	Input Voltage		2.97	3.3	3.63	V
Vout	Output Voltage		2.3	2.5	2.7	V
				0		V
Iout	Output Current				50	mA
Iq	Quiescent Current			25	50	uA
<b>PMU</b>						
Vin	Input Voltage	AVDD45, AVDD33 and DVDDIO	2.97	3.3	3.63	V
Iq	Quiescent Current				50	uA

**Table 4-8. PMU UVLO & PMU\_EN\_WF characteristics**

Parameter	Condition/Notes	Min	Typ	Max	Unit
UVLO	On Threshold	2.2	2.25	2.3	V
	Off Threshold	2.1	2.15	2.2	V
	Hysteresis		100		mV
PMU_EN_WF	High Voltage	1.6			V
	Low Voltage			0.6	V

## 4.6. Auxiliary ADC characteristics

This section specifies the electrical characteristics of the auxiliary ADC.

**Table 4-9. Auxiliary ADC specifications**

Symbol	Parameter	Min	Typical	Max	Unit
N	Resolution	-	12	-	Bit
FS	Sampling Rate @ N-Bit(1)	-	2	-	MSPS
VPP	Input Swing(2)	-	-	AVDD25 (2.45~2.55V)	V
VIN	Input voltage(3)	0	-	AVDD25 (2.45~2.55V)	V
RIN	Input Impedance: Unselected channel Selected channel	400M -	- 10K	- -	Ω
DNL	Differential Nonlinearity without dithering and averaging	-	± 1	± 2	LSB
INL	Integral Nonlinearity without dithering and averaging	-	± 2	± 4	LSB
DNLdither+average	Differential Nonlinearity with dithering and averaging	-	± 0.5	± 1	LSB
INLdither+average	Integral Nonlinearity with dithering and averaging	-	-	± 2	LSB
OE	Offset Error	-	-	± 10	mV
FSE	Full Swing Error	-	-	± 50	mV
SNR	Signal to Noise Ratio(2)	60	63	66	dB
	Current Consumption	-	-	400	μA
	Power-Down Current	-	-	1	μA

*Note 1: Given that FS=2MHz*

*Note 2: At 1K Hz Input Frequency*

*Note 3: The voltage level is lowered by 0.04V when dithering is on.*

## 4.7. Thermal characteristics

$\Theta_{JC}$  assumes that all the heat is dissipated through the top of the package, while  $\Psi_{jt}$  assumes that the heat is dissipated through the top, sides, and the bottom of the package. Thus it is suggested to use  $\Psi_{jt}$  to estimate the junction temperature.

**Table 4-10. Thermal characteristics**

Symbol	Description	Performance	
		Typical	Unit
$T_J$	Maximum Junction Temperature (Plastic Package)	125	°C
$\Theta_{JA}$	Junction to ambient temperature thermal resistance <sup>[1]</sup>	19.21	°C/W
$\Theta_{JC}$	Junction to case temperature thermal resistance	7.33	°C/W
$\Psi_{jt}$	Junction to the package thermal resistance <sup>[2]</sup>	1.65	°C/W

Note 1: JEDEC 51-7 system FR4 PCB size: 76.2mm x 114.3mm

Note 2: 8mm x 8mm QFN-68 package

## 5. Package Specifications

### 5.1. Pin layout

MT76X7 uses 8mm x 8mm QFN package of 68-pin with 0.4mm pitch.

**Table 5-1. Pin Map**

		68	67	66	65	64	63	62	61	60	59	58	57	56	55	54	53	52		
		WF0_A_RFIO	AVDD33_WF0_A_TX	WF0_RXA_AUX_IN	AVDD33_WF0_G_TX	WF0_G_RFIO	WF0_G_RFION	AVDD33_WF0_G_PA	WF0_RXG_AUX_IN	AVDD16_BT	AVDD33_BT	BT_RFIP	GPIO33	GPIO34	GPIO35	GPIO36	GPIO37	GPIO38		
1	AVDD33_WF0_A_PA	VSS																SYSRST_B	51	
2	AVDD16_WF0_AFE																	GPIO39	50	
3	AVDD16_XO																	DVDD11	49	
4	XO																	DVDDIO_L	48	
5	GPIO0																	GPIO57	47	
6	GPIO1																	GPIO58	46	
7	GPIO2																	GPIO59	45	
8	GPIO3																	GPIO60	44	
9	GPIO4																	AVDD25_AUXADC	43	
10	GPIO5																	AVSS25_AUXADC	42	
11	GPIO6																	AVSS45_BUCK	41	
12	GPIO7																	LXBK	40	
13	DVDDIO_R																	AVDD45_BUCK	39	
14	DVDD11																	AVDD15_V2P5NA	38	
15	GPIO24																	AVDD16_CLDO	37	
16	DVDDIO_D																	AVDD12_VCORE	36	
17	DVDD11																	PMU_TEST	35	
		GPIO25	GPIO26	RTC_3V3	RTC_32K_XO	RTC_32K_XI	PMU_EN_RTC	GPIO32	GPIO31	GPIO27	GPIO30	GPIO28	GPIO29	PMU_DIO33_OUT	AVDD25_ALDO_OUT	PMU_EN_WF	ISO_INT_PMU_EN	AVDD45_MISC		
		18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34		

### 5.2. Pin description

The section describes the pin functionality of MT76x7 chip.

**Table 5-2. Pin descriptions**

QFN	Pin Name	Pin description	PU/PD	I/O	Supply domain
<b>Reset and Clocks</b>					
51	SYSRST_B	External system reset active low	PU	Input	DVDDIO
4	XO	Crystal input or external clock input	N/A	Input	AVDD16_XO
3	AVDD16_XO	RF 1.6V power supply	N/A	Power	
<b>Programmable I/O</b>					
5	GPIO0	Programmable input/output	PU/PD	In/out	DVDDIO
6	GPIO1	Programmable input/output	PU/PD	In/out	DVDDIO
7	GPIO2	Programmable input/output	PU/PD	In/out	DVDDIO
8	GPIO3	Programmable input/output	PU/PD	In/out	DVDDIO
9	GPIO4	Programmable input/output	PU/PD	In/out	DVDDIO
10	GPIO5	Programmable input/output	PU/PD	In/out	DVDDIO
11	GPIO6	Programmable input/output	PU/PD	In/out	DVDDIO
12	GPIO7	Programmable input/output	PU/PD	In/out	DVDDIO
15	GPIO24	Programmable input/output	PU/PD	In/out	DVDDIO
18	GPIO25	Programmable input/output	PU/PD	In/out	DVDDIO
19	GPIO26	Programmable input/output	PU/PD	In/out	DVDDIO
26	GPIO27	Programmable input/output	PU/PD	In/out	DVDDIO
28	GPIO28	Programmable input/output	PU/PD	In/out	DVDDIO
29	GPIO29	Programmable input/output	PU/PD	In/out	DVDDIO
27	GPIO30	Programmable input/output	PU/PD	In/out	DVDDIO
25	GPIO31	Programmable input/output	PU/PD	In/out	DVDDIO
24	GPIO32	Programmable input/output	PU/PD	In/out	DVDDIO
57	GPIO33	Programmable input/output	PU/PD	In/out	DVDDIO
56	GPIO34	Programmable input/output	PU/PD	In/out	DVDDIO
55	GPIO35	Programmable input/output	PU/PD	In/out	DVDDIO
54	GPIO36	Programmable input/output	PU/PD	In/out	DVDDIO
53	GPIO37	Programmable input/output	PU/PD	In/out	DVDDIO
52	GPIO38	Programmable input/output	PU/PD	In/out	DVDDIO
50	GPIO39	Programmable input/output	PU/PD	In/out	DVDDIO
47	GPIO57	Programmable input/output	PU/PD	In/out	DVDDIO
46	GPIO58	Programmable input/output	PU/PD	In/out	DVDDIO



QFN	Pin Name	Pin description	PU/PD	I/O	Supply domain
45	GPIO59	Programmable input/output	PU/PD	In/out	DVDDIO
44	GPIO60	Programmable input/output	PU/PD	In/out	DVDDIO
<b>RTC</b>					
20	RTC_3V3	RTC domain power supply	N/A	Power	
21	RTC_32K_XO	32KHz crystal	N/A	Analog	RTC_3V3
22	RTC_32K_XI	32KHz crystal	N/A	Analog	RTC_3V3
23	PMU_EN_RTC	PMU enable	N/A	Output	RTC_3V3
<b>WiFi Radio Interface</b>					
1	AVDD33_WF0_A_PA	RF 3.3v power supply	N/A	Power	
62	AVDD33_WF0_G_PA	RF 3.3v power supply	N/A	Power	
67	AVDD33_WF0_A_TX	RF 3.3v power supply	N/A	Power	
65	AVDD33_WF0_G_TX	RF 3.3v power supply	N/A	Power	
2	AVDD16_WF0_AFE	RF 1.6v power supply	N/A	Power	
68	WF0_A_RFIO	RF a-band RF port	N/A	Input	AVDD33_WF0_A
66	WF0_RXA_AUX_IN	RF a-band auxiliary RF LNA port	N/A	Input	AVDD33_WF0_A
61	WF0_RXG_AUX_IN	RF g-band auxiliary RF LNA port	N/A	Input	AVDD33_WF0_G
64	WF0_G_RFIO	RF g-band RF port	N/A	In/out	AVDD33_WF0_G
63	WF0_G_RFION	RF g-band RF port	N/A	In/out	AVDD33_WF0_G
<b>Bluetooth Radio Interface</b>					
59	AVDD33_BT	RF 3.3v power supply	N/A	Power	
60	AVDD16_BT	RF 1.6v power supply	N/A	Power	
58	BT_RFIO	RF Bluetooth port	N/A	In/out	AVDD33_BT
<b>PMU/BUCK</b>					
41	AVSS45_BUCK	BUCK ground	N/A	Ground	
40	LXBK	BUCK output	N/A	Output	
39	AVDD45_BUCK	BUCK power supply	N/A	Input	
38	AVDD15_V2P5NA	BUCK internal circuit output cap	N/A	Output	
37	AVDD16_CLDO	CLDO supply	N/A	Input	
36	AVDD12_VCORE	CLDO output	N/A	Output	
34	AVDD45_MISC	PMU supply	N/A	Input	
31	AVDD25_ALDO_OUT	2.5V ALDO output with external cap.	N/A	Output	
30	PMU_DIO33_OUT	This pin output is to provide 3.3V for all DVDDIO.	N/A	Output	

QFN	Pin Name	Pin description	PU/PD	I/O	Supply domain
		And in OFF mode, this pin is 0V.			
35	PMU_TEST	PMU test pin	N/A	Output	
33	ISO_INT_PMU_EN	Input 0V for non-RTC platform. Input 3.3V for RTC platform.	N/A	Input	
32	PMU_EN_WF	External PMU enable	N/A	Input	
<b>Power Supplies</b>					
43	AVDD25_AUXADC	Auxiliary ADC 2.5v power supply	N/A	Power	
42	AVSS25_AUXADC	Auxiliary ADC ground	N/A	Ground	
13	DVDDIO_R	Digital 3.3V input	N/A	Power	
16	DVDDIO_D	Digital 3.3V input	N/A	Power	
48	DVDDIO_L	Digital 3.3V input	N/A	Power	
14, 17, 30, 49	DVDD11	Digital 1.15V input	N/A	Power	
E-PAD	VSS	Common Ground	N/A	Ground	

### 5.3. Pin multiplexing

The pin multiplexing could be controlled via the configuration register A (in TOP\_AON domain) and the configuration register B (in TOP\_OFF/N9 domain). When configuration register A is set to 0, the configuration register B determines the pin function. When configuration register A is not set to 0, the configuration register A determines the pin function.

Please be notified that the “-” symbol in Table 5-3 is “don’t care”, means either TOP\_AON domain or TOP\_OFF domain doesn’t have pin multiplexing option in this entry.

The default function of each pin is highlighted with blue background.

The driving strength of all pins is programmable: 4mA, 8mA, 12mA, and 16mA. The default setting for all pins are 4mA.



## MT76x7 Internet-of-Things Wireless Connectivity Reference Manual

**Table 5-3. Pin multiplexing**

Pin	Pin Alias	APGIO/ GPIO	Name	Dir	Default Directio n	Default PU/PD	Description	Mode	Pinx_pinmux_aon_sel		Pinx_pinmux_off_sel	
									Address	Value	Address	Value
5	GPIO0	AGPIO	[Reserved]	I	I	PD	[Reserved]	0	0x8102_3020[3:0]	0	0x8002_5100[3:0] (0x8102_3020[3:0]=0)	0
			ANTSEL[0]	O			RF control	-		-		1
			UART0_RTS_CM4	O			UART0 RTS (CM4)	7		7		3
			GPIO[0]	O			General purpose input output	8		8		-
			PWM[0]	I/O			Pulse-width-modulated output	9		9		-
			EINT[0]	I			External interrupt	3		3		-
6	GPIO1	AGPIO	[Reserved]	I	I	PD	[Reserved]	0	0x8102_3020[7:4]	0	0x8002_5100[7:4] (0x8102_3020[7:4]=0)	0
			ANTSEL[1]	O			RF control	-		-		1
			UART0_CTS_CM4	I			UART0 CTS (CM4)	7		7		3
			GPIO[1]	I/O			General purpose input output	8		8		-
			PWM[1]	O			Pulse-width-modulated output	9		9		-
			EINT[1]	I			External interrupt	3		3		-
7	GPIO2	AGPIO	[Reserved]	I	I	PD	[Reserved]	0	0x8102_3020[11:8]	0	0x8002_5100[11:8] (0x8102_3020[11:8]=0)	0
			ANTSEL[2]	O			RF control	-		-		1
			UART0_RX_CM4	I			UART0 RX (CM4)	7		7		3
			SWD_CLK	O			CM4 SWD debug port	4		4		4
			GPIO[2]	I/O			General purpose input output	8		8		-
			PWM[23]	O			Pulse-width-modulated output	9		9		-
			WIC[0]	I			External interrupt	3		3		-
8	GPIO3	AGPIO	[Reserved]	I	I	PD	[Reserved]	0	0x8102_3020[15:12]	0	0x8002_5100[15:12] (0x8102_3020[15:12]=0)	0
			ANTSEL[3]	O			RF control	-		-		1
			UART0_TX_CM4	O			UART0 TX (CM4)	7		7		3
			SWD_DIO	I/O			CM4 SWD debug port	4		4		4
			GPIO[3]	I/O			General purpose input output	8		8		-
			PWM[24]	O			Pulse-width-modulated output	9		9		-
			EINT[2]	I			External interrupt	3		3		-
9	GPIO4	GPIO	[Reserved]	I	I	PD	[Reserved]	0	0x8102_3020[19:16]	0	0x8002_5100[19:16] (0x8102_3020[19:16]=0)	0
			ANTSEL[4]	O			RF control	-		-		1
			SPI_DATA0_EXT(*)	I/O			External flash interface	7		7		3
			GPIO[4]	I/O			General purpose input output	8		8		-
			PWM[2]	O			Pulse-width-modulated output	9		9		-
			EINT[3]	I			External interrupt	3		3		-
10	GPIO5	GPIO	[Reserved]	O	O (Low)		[Reserved]	0	0x8102_3020[23:20]	0	0x8002_5100[23:20] (0x8102_3020[23:20]=0)	0
			ANTSEL[5]	O			RF control	-		-		1
			SPI_DATA1_EXT(*)	O			External flash interface	7		7		3
			GPIO[5]	I/O			General purpose input output	8		8		-



## MT76x7 Internet-of-Things Wireless Connectivity Reference Manual

Pin	Pin Alias	APGPIO/ GPIO	Name	Dir	Default Directio n	Default PU/PD	Description	Mode	Pinx_pinmux_aon_sel		Pinx_pinmux_off_sel	
									Address	Value	Address	Value
11	GPIO6	GPIO	PWM[3]	O			Pulse-width-modulated output	9	0x8102_3020[27:24]	9	0x8002_5100[27:24] (0x8102_3020[27:24]=0)	-
			EINT[4]	I			External interrupt	3		3		-
			[Reserved]	O	O		[Reserved]	0		0		0
			ANTSEL[6]	O			RF control	-		-		1
			SPI_CS_1_M_CM4	O			SPI master chip select 1	7		7		3
			GPIO[6]	I/O			General purpose input output	8		8		-
			PWM[4]	O			Pulse-width-modulated output	9		9		-
			EINT[5]	I			External interrupt	3		3		-
12	GPIO7	GPIO	[Reserved]	O	O (Low)		[Reserved]	0	0x8102_3020[31:28]	0	0x8002_5100[31:28] (0x8102_3020[31:28]=0)	0
			ANTSEL[7]	O			RF control	-		-		1
			SPI_MISO_S_CM4	O			SPI slave MISO (CM4)	5		5		-
			SPI_CS_0_M_CM4	O			SPI master chip select 0	6		6		2
			SPI_CS_EXT(*)	O			External flash interface	7		7		3
			GPIO[7]				General purpose input output	8		8		-
			PWM[5]	O			Pulse-width-modulated output	9		9		-
			EINT[6]	I			External interrupt	3		3		-
15	GPIO24	GPIO	[Reserved]	I	I	PU	[Reserved]	1	0x8102_302C[3:0]	1	0x8002_510C[3:0] (0x8102_302C[2:0]=0)	-
			UART_DSN_TXD_N9	O			UART_DSN TX (N9)	-		-		1
			SPI_MOSI_S_CM4	I			SPI slave MOSI (CM4)	5		5		-
			SPI_MOSI_M_CM4	O			SPI master MOSI	6		6		2
			SPI_DATA2_EXT(*)	I/O			External flash interface	7		7		3
			I2C1_CLK	I/O			I2C1 CLK	4		4		4
			GPIO[24]	I/O			General purpose input output	8		8		-
			PWM[25]	O			Pulse width modulation	9		9		-
18	GPIO25	GPIO	[Reserved]	I/O	O	PU	Default: Low.	1	0x8102_302C[7:4]	1	0x8002_510C[7:4] (0x8102_302C[7:4]=0)	-
			SPI_SCK_S_CM4	I			SPI slave SCK (CM4)	5		5		-
			SPI_MISO_M_CM4	I			SPI master MISO	6		6		2
			SPI_DATA3_EXT(*)	I/O			External flash interface	7		7		3
			I2C1_DATA	I/O			I2C1 DATA	4		4		4
			GPIO[25]	I/O			General purpose input output	8		8		-
			PWM[26]	O			Pulse width modulation	9		9		-
			WIC[1]	I			External interrupt	3		3		-
19	GPIO26	GPIO	[Reserved]	I/O	O	PU	Default: Low.	1	0x8102_302C[11:8]	1	0x8002_510C[11:8] (0x8102_302C[11:8]=0)	-
			SPI_CS_0_S_CM4	I			SPI slave CS (CM4)	5		5		-
			SPI_SCK_M_CM4	O			SPI master SCK	6		6		2
			SPI_CLK_EXT (*)	O			External flash interface	7		7		3
			I2S_TX	O			I2S TX	4		4		4



## MT76x7 Internet-of-Things Wireless Connectivity Reference Manual

Pin	Pin Alias	APGIO/ GPIO	Name	Dir	Default Directio n	Default PU/PD	Description	Mode	Pinx_pinmux_aon_sel		Pinx_pinmux_off_sel	
									Address	Value	Address	Value
26	GPIO27	GPIO	GPIO[26]	I/O			General purpose input output	8	0x8102_302C[15:12]	8	0x8002_510C[15:12] (0x8102_302C[15:12]=0)	-
			PWM[27]	O			Pulse width modulation	9		9		-
			[Reserved]	I	I		[Reserved]	1		1		1
			SWD_DIO	I/O			CM4 SWD debug port	5		5		1
			I2C0_CLK	O			I2C0 CLK	4		4		3
			GPIO[27]	I/O			General purpose input output	8		8		-
			PWM[28]	O			Pulse width modulation	9		9		-
28	GPIO28	GPIO	WIC[2]	I			External interrupt	3	3	-	-	
			[Reserved]	I/O	I		[Reserved]	1	0x8102_302C[19:16]	1	0x8002_510C[19:16] (0x8102_302C[19:16]=0)	-
			SWD_CLK	I			CM4 SWD debug port	5	5	1		
			I2C0_DATA	O			I2C0 DATA	4	4	3		
			GPIO[28]	I/O			General purpose input output	8	8	-		
			PWM[29]	O			Pulse width modulation	9	9	-		
			29	GPIO29	GPIO	WIC[3]	I			External interrupt	3	3
[Reserved]	I/O	I					[Reserved]	1	0x8102_302C[23:20]	1	0x8002_510C[23:20] (0x8102_302C[23:20]=0)	-
SPI_MOSI_S_CM4	I						SPI slave MOSI (CM4)	6	6	1		
SPI_MOSI_M_CM4	O						SPI master MOSI	7	7	3		
I2S_MCLK_S	O						I2S MCLK slave	4	4	4		
GPIO[29]	I/O						General purpose input output	8	8	-		
PWM[30]	O						Pulse width modulation	9	9	-		
27	GPIO30	GPIO	WIC[3]	I			External interrupt	3	3	-	-	
			[Reserved]	I/O	I		[Reserved]	1	0x8102_302C[27:24]	1	0x8002_5108[27:24] (0x8102_302C[27:24]=0)	-
			SPI_MISO_S_CM4	O			SPI slave MISO (CM4)	6	6	1		
			SPI_MISO_M_CM4	I			SPI master MISO	7	7	3		
			I2S_FS	I			I2S slave FS	4	4	4		
			GPIO[30]	I/O			General purpose input output	8	8	-		
25	GPIO31	GPIO	PWM[31]	O			Pulse width modulation	9	9	-	-	
			[Reserved]	I/O	I		[Reserved]	1	0x8102_302C[31:28]	1	0x8002_510C[31:28] (0x8102_302C[31:28]=0)	-
			I2S_TX	O			I2S TX	5	5	0		
			SPI_SCK_S_CM4	I			SPI slave SCK (CM4)	6	6	1		
			SPI_SCK_M	O			SPI master SCK	7	7	3		
			I2S_RX	I			I2S slave RX	4	4	4		
			GPIO[31]	I/O			General purpose input output	8	8	-		
24	GPIO32	GPIO	PWM[32]	O			Pulse width modulation	9	9	-	-	
			[Reserved]	I/O	I		[Reserved]	1	0x8102_3030[3:0]	1	0x8002_5110 [3:0] (0x8102_3030[3:0]=0)	-
			SPI_CS_0_S_CM4	I			SPI slave CS (CM4)	6	6	1		
			SPI_CS_0_M	O			SPI master CS	7	7	3		
			I2S_BCLK	I			I2S BCLK slave	4	4	4		
GPIO[32]	I/O			General purpose input output	8	8	-					



## MT76x7 Internet-of-Things Wireless Connectivity Reference Manual

Pin	Pin Alias	APGIO/ GPIO	Name	Dir	Default Directio n	Default PU/PD	Description	Mode	Pinx_pinmux_aon_sel		Pinx_pinmux_off_sel	
									Address	Value	Address	Value
			PWM[33]	O			Pulse width modulation	9		9		-
			WIC[4]	I			External interrupt	3		3		-
57	GPIO33	AGPIO	[Reserved]	I/O	O	PU	[Reserved]	0	0x8102_3030 [7:4]	0	0x8002_5110 [7:4] (0x8102_3030 [7:4]=0)	0
			SWD_DIO	I/O			CM4 SWD debug port	6		6		2
			IR_TX	O			IrDA TX	7		7		3
			ANTSEL[5]	O			RF control	-		4		4
			GPIO[33]	I/O			General purpose input output	8		8		-
			PWM[34]	O			Pulse width modulation	9		9		-
			WIC[5]	I			External interrupt	3		3		-
56	GPIO34	AGPIO	[Reserved]	I/O	O	PU	[Reserved]	0	0x8102_3030 [11:8]	0	0x8002_5110 [11:8] (0x8102_3030 [11:8]=0)	0
			SWD_CLK	I			CM4 SWD debug port	6		6		2
			IR_RX	I			IrDA RX	7		7		3
			ANTSEL[6]	O			RF control	-		4		4
			GPIO[34]	I/O			General purpose input output	8		8		-
			PWM[35]	O			Pulse width modulation	9		9		-
			WIC[6]	I			External interrupt	3		3		-
55	GPIO35	GPIO	UART_DSN_TXD_N9	O	O	PD	UART DSN TX (N9)	0	0x8102_3030 [15:12]	0	0x8002_5110 [15:12] (0x8102_3030 [15:12]=0)	0
			I2S_TX	O			I2S TX	5		5		-
			GPIO[35]	I/O			General purpose input output	8		8		-
			PWM[18]	O			Pulse-width-modulated output	9		9		-
			EINT[19]	I			External interrupt	3		3		-
54	GPIO36	GPIO	[Reserved]	I	I	PU	[Reserved]	1	0x8102_3030 [19:16]	1	0x8002_5110 [19:16] (0x8102_3030 [19:16]=0)	-
			UART1_RX_CM4	I			UART1 RX (CM4)	7		7		3
			GPIO[36]	I/O			General purpose input output	8		8		-
			PWM[19]	O			Pulse-width-modulated output	9		9		-
			WIC[7]	I			External interrupt	3		3		-
53	GPIO37	GPIO	[Reserved]	O	O	PD	[Reserved]	0	0x8102_3030 [23:20]	0	0x8002_5110 [23:20] (0x8102_3030 [23:20]=0)	0
			UART1_TX_CM4	O			UART1 TX (CM4)	7		7		3
			GPIO[37]	I/O			General purpose input output	8		8		-
			PWM[20]	O			Pulse-width-modulated output	9		9		-
			EINT[20]	I			External interrupt	3		3		-
52	GPIO38	GPIO	[Reserved]	O	O	PD	[Reserved]	0	0x8102_3030 [27:24]	0	0x8002_5110 [27:24] (0x8102_3030 [26:24]=0)	0
			SWD_DIO	I/O			CM4 SWD debug port	6		6		-
			UART1_RTS_CM4	O			UART1 RTS (CM4)	7		7		3
			GPIO[38]	I/O			General purpose input output	8		8		-
			PWM[21]	O			Pulse-width-modulated output	9		9		-
			EINT[21]	I			External interrupt	3		3		-

Pin	Pin Alias	APGIO/ GPIO	Name	Dir	Default Directio n	Default PU/PD	Description	Mode	Pinx_pinmux_aon_sel		Pinx_pinmux_off_sel	
									Address	Value	Address	Value
50	GPIO39	GPIO	[Reserved]	I	I	PU	[Reserved]	0	0x8102_3030 [31:28]	0	0x8002_5110[31:28] (0x8102_3030 [31:28]=0)	0
			SWD_CLK	I			CM4 SWD debug port	6		6		-
			UART1_CTS_CM4	O			UART1 CTS (CM4)	7		7		3
			GPIO[39]	I/O			General purpose input output	8		8		-
			PWM[22]	O			Pulse-width-modulated output	9		9		-
			EINT[22]	I			External interrupt	3		3		-
47	GPIO57	AGPIO	[Reserved]	I	I	PU	[Reserved]	1	0x8102_303C [7:4] (0x8102_300C[6]=0)	1	0x8002_511C [7:4] (0x8102_303C [7:4]=0, 0x8102_300C[6]=0)	-
			GPIO[57]	I/O			General purpose input output	8		8		-
			PWM[36]	O			Pulse-width-modulated output	9		9		-
			PCM_CLK	I/O			PCM interface for Bluetooth	0		-		0
			WIC[8]	I			External interrupt	3		3		-
			ADC_IN0	I			Auxiliary ADC input	-		0x8102_300C[6]		1
46	GPIO58	AGPIO	[Reserved]	I	I	PU	[Reserved]	1	0x8102_303C[11:8]=0 (0x8102_300C[7]=0)	1	0x8002_511C [11:8] (0x8102_303C[11:8]=0, 0x8102_300C[7]=0)	-
			GPIO[58]	I/O			General purpose input output	8		8		-
			PWM[37]	O			Pulse-width-modulated output	9		9		-
			PCM_SYNC	I/O			PCM interface for Bluetooth	0		-		0
			WIC[9]	I			External interrupt	3		3		-
			ADC_IN1	I			Auxiliary ADC input	-		0x8102_300C[7]		1
45	GPIO59	AGPIO	PCM_OUT	O			PCM interface for Bluetooth	0	0x8102_303C [15:12] (0x8102_300C[8]=0)	-	0x8002_511C [15:12] (0x8102_303C [15:12]=0, 0x8102_300C[8]=0)	0
			UART_DSN_TXD_N9	O			UART DSN TX (N9)	1		-		1
			SWD_DIO	I/O	I		CM4 debug port	6		6		2
			GPIO[59]	I/O			General purpose input output	8		8		-
			PWM[38]	O			Pulse-width-modulated output	9		9		-
			WIC[10]	I			External interrupt	3		3		-
			ADC_IN2	I			Auxiliary ADC input	-		0x8102_300C[8]		1
44	GPIO60	AGPIO	PCM_IN	I			PCM interface for Bluetooth	0	0x8102_303C [19:16]=0 (0x8102_300C[9]=0)	-	0x8002_511C [19:16] (0x8102_303C [19:16]=0, 0x8102_300C[9]=0)	0
			SWD_CLK	I	I		CM4 SWD debug port	6		6		2
			GPIO[60]	I/O			General purpose input output	8		8		-
			PWM[39]	O			Pulse-width-modulated output	9		9		-
			WIC[11]	I			External interrupt	3		3		-
			ADC_IN3	I			Auxiliary ADC input	-		0x8102_300C[9]		1



Note: \* Function RESERVED for use in MT7697/MT7697D; NOT used in MT7697F.

## 5.4. Bootstrap

The section describes the bootstrap function.

The chip modes are sensed from the device pin during power up. After chip reset, the pull configuration are stored in a register and determine the device operation mode.

**Table 5-4. Bootstrap Option– Flash Access Mode**

Flash Access Mode	PIN53 (GPIO37)	Description
Normal mode	Pull-down <sup>(1)</sup>	Firmware jumps to flash.
Recovery mode	Pull-up	Firmware does not jump to flash and wait for UART command.
		This mode is used for the firmware to jump to SYSRAM after downloading code from UART.

Note 1: No external pull-down resistor is required because internal pull-down is active during power up.

**Table 5-5. Bootstrap Option – XTAL Clock Mode**

XTAL Clock Mode	PIN12 (GPIO7)	PIN52 (GPIO38)	Description
40MHz	Pull-down	Pull-up	Uses 40MHz XTAL.
26MHz	Pull-up	Pull-down <sup>(1)</sup>	Uses 26MHz XTAL.
52MHz	Pull-up	Pull-up	Uses 52MHz XTAL.

Note 1: No external pull-down resistor is required because internal pull-down is active during power up.

**Table 5-6. Bootstrap Option – 32KHz Clock Mode**

32kHz clock mode	PIN11 (GPIO6)	Description
Internal 32kHz clock	Pull-down	32kHz clock sources from 40/26/52MHz clock.
External 32kHz clock	Pull-up	32kHz clock sources from external pin.

**Table 5-7. Bootstrap Option – Chip Mode**

Chip mode	PIN55 (GPIO35)	PIN11 (GPIO6)	PIN12 (GPIO7)	PIN52 (GPIO38)	Description
Normal mode	Pull-down <sup>(1)</sup>	32KHz clock mode control	XTAL clock mode control		Chip operates in normal mode.
Test mode	Pull-up				Chip operates in test mode.

Note 1: No external pull-down resistor is required because internal pull-down is active during power up.



Pins 10, 11, 12, 52, 53, and 55 are used for bootstrap. The system design should follow the following guideline:

- Those pins shall not be used as input functions because the signals from another device might affect the values sensed.

### 5.5. Package information





Figure 5-1. Package Outline Drawing

### 5.6. Ordering information

Table 5-8. Ordering Information

Part number	Package	Operational temperature range
MT7687FN MT7697N MT7697DN	8mm x 8mm x 0.8 mm QFN68	0~70°C
MT7687FIN MT7697IN MT7697DIN	8mm x 8mm x 0.8 mm QFN68	-40~85°C

**5.7. Top marking**



*Figure 5-2. Top marking*