

OCTAL FORMAT		HEXADECIMAL FORMAT		CODING FORMAT		INSTRUCTION	OPERATION	SR1 BITS				
o	f	a	m	OP	a			m	C	OV	CC	
00	0	01	00	1	ICP	a	† Initiate CP Bit	Execute the CP Bit Subtest specified by $(R_n)7-0$	-	-	-	
00	0	02	00	2	SRM	† RAM BIT Sig to 78-7D	BIT Signature to CP Control Memory 78 thru 7D	-	-	-		
00	0	03	00	3	LRM	† 78-7D to RAM BIT Sig	CP Control Memory 78 thru 7D to BIT Signature	-	-	-		
00	0	04	00	4	IMP	† Initiate MP BIT	Execute maintenance panel subtest	-	-	-		
00	0	05	00	5	IDS	† Initiate/Update Deadstick	Activate/reset the deadstick timer	-	-	-		
00	0	06	00	6	RSCS	a	† Read Semi Conductor Memory Status Register	SCM SR $\rightarrow R_n$	-	-	-	
00	0	07	00	7	EEC	† Enable Error Correct Logic	1 \rightarrow SCM SR bit 2 ⁴	-	-	-		
00	0	10	00	8	DEC	† Disable Error Correct Logic	0 \rightarrow SCM SR bit 2 ⁴	-	-	-		
00	0	11	00	9	SEL	a	† Search Error Log	-	-	-		
00	0	0	00	a	-	With $m=0$ A-F Illegal	Causes CP Instruction Fault Interrupt when executed	-	-	-		
00	2	a	m	02	a	m	SPT a,y,m	Stack Put Top	$(Y) \rightarrow (R_n); (R_n) \rightarrow Y$	-	-	-
00	3	a	m	03	a	m	BL a,y,m	Byte Load	$(Y)_{byte} \rightarrow R_n$	0	0	X
01	0	a	m	04	a	m	LR a,m	Load (Register)	$(R_m) \rightarrow R_n$	0	0	X
01	1	a	m	05	a	m	LI a,m	Load (Indirect)	$(Y^*) \rightarrow R_n$	0	0	X
01	2	a	m	06	a	m	LK a,y,m	Load (Constant)	$Y \rightarrow R_n$	0	0	X
01	3	a	m	07	a	m	L a,y,m	Load	$(Y) \rightarrow R_n$	0	0	X
02	0	a	00	08	a	0	PR a	Make Positive (Register)	If $(R_n) < 0, 0 \rightarrow (R_n) - R_n$ If $(R_n) \geq 0, (R_n)$ unchanged	X	X	X
02	0	a	01	08	a	1	NR a	Make Negative (Register)	If $(R_n) \geq 0, 0 \rightarrow (R_n) - R_n$ If $(R_n) < 0, (R_n)$ unchanged	X	X	X
02	0	a	02	08	a	2	RR a	Round (Register)	$(R_n) + (R_n + 1) \rightarrow R_n$	X	X	X
02	0	a	04	08	a	4	TCR a	Two's Complement	0 - $(R_n) \rightarrow R_n$	X	X	X
02	0	a	05	08	a	5	TCDR a	Two's Complement Double (Register)	0 - $(R_n, R_n + 1) \rightarrow R_n, R_n + 1$	X	X	X
02	0	a	06	08	a	6	OCR a	One's Complement	$FFFF + (R_n) \rightarrow R_n$	0	0	X
02	0	a	10	08	a	8	IROR a	Increase by 1 (Register)	$(R_n) + 1 \rightarrow R_n$	X	X	X
02	0	a	11	08	a	9	DROR a	Decrease by 1 (Register)	$(R_n) - 1 \rightarrow R_n$	X	X	X
02	0	a	12	08	a	A	IRTR a	Increase by 2 (Register)	$(R_n) + 2 \rightarrow R_n$	X	X	X
02	0	a	13	08	a	B	DRTR a	Decrease by 2 (Register)	$(R_n) - 2 \rightarrow R_n$	X	X	X
02	1	a	m	09	a	m	LDI a,m	Load Double (Indirect)	$(Y^*, Y^* + 1) \rightarrow R_n, R_n + 1$	0	0	X
02	3	a	m	0B	a	m	LD a,y,m	Load Double (Index)	$(Y, Y + 1) \rightarrow R_n, R_n + 1$	0	0	X
03	0	a	00	0C	a	0	ER a	Executive Return (Register)	If Class II Interrupts enabled, $(P) + 1 \rightarrow R_n$	0	0	X
03	0	a	01	0C	a	1	SSOR a	Store Status Register 1 (Register)	$(SR1) \rightarrow R_n$	0	0	X
03	0	a	02	0C	a	2	SSTR a	Store Status Register 2 (Register)	$(SR2) \rightarrow R_n$	0	0	X
03	0	a	03	0C	a	3	SCR a §	Store Real Time Clock Lower (Register)	$(RTC)_{15-0} \rightarrow R_n$	0	0	X
03	0	a	04	0C	a	4	LPR a	Load P Register	$(R_n) \rightarrow P$	-	-	-
03	0	a	05	0C	a	5	LSOR a	† Load Status Register 1 (Register)	$(R_n) \rightarrow SR1$	-	-	-
03	0	a	06	0C	a	6	LSTR a	† Load Status Register 2 (Register)	$(R_n) \rightarrow SR2$	-	-	-
03	0	a	07	0C	a	7	LCR a	§† Load Real Time Clock Lower (Register)	$(R_n) \rightarrow RTC_{15-0}$	-	-	-
03	0	00	10	0C	0	8	ECR	§† Enable Real Time Clock Count and Interrupt	Enable RTC Count and Overflow Interrupt	-	-	-
03	0	00	11	0C	0	9	DCR	§† Disable Real Time Clock Count and Interrupt	Disable RTC Count and Overflow Interrupt	-	-	-
03	0	a	12	0C	a	A	LEM a	§† Load and Enable Monitor Clock and Interrupt	$(R_n) \rightarrow$ MC Register; Enable Count and Interrupt	-	-	-
03	0	00	13	0C	0	B	DM §	† Disable Monitor Clock Count	Disable MC Count and Interrupt	-	-	-
03	0	a	14	0C	a	C	LCRD a	§† Load Real Time Clock Double and Enable Count (Register)	$(R_n, R_n + 1) \rightarrow RTC$ and Enable Count	-	-	-
03	0	a	15	0C	a	D	SCRD a	§† Store Real Time Clock Double (Register)	$(RTC) \rightarrow R_n, R_n + 1$	0	0	X
03	0	00	16	0C	0	E	ECIR	§† Enable Real Time Clock Overflow Interrupt	Enable RTC Overflow Interrupt	-	-	-
03	0	00	17	0C	0	F	DCIR	§† Disable Real Time Clock Overflow Interrupt	Disable RTC Overflow Interrupt	-	-	-
03	3	a	m	0F	a	m	LM a,y,m	Load Multiple	If $m \geq a; (Y...Y+m-a) \rightarrow R_n...R_m$ If $m < a; (Y...Y+m-a+16) \rightarrow R_n...R_m$	-	-	-
04	0	a	00	10	a	0	SQR a	§ Square Root	$\sqrt{(R_n, R_n + 1)} \rightarrow R_n + 1; Res. \rightarrow R_n$	0	X	X
04	0	a	01	10	a	1	RVR a	Reverse Register (Register)	Reverse order of bits in R_n	0	0	X
04	0	a	02	10	a	2	CNT a	Count Ones (Register)	Number of binary ones in $R_n \rightarrow R_n + 1$	-	-	-
04	0	a	03	10	a	3	SFR a	Scale Factor (Register)	Shift $(R_n, R_n + 1)$ left until $(R_n)_{15} \neq (R_n)_{14}$, zero fill; shift count $\rightarrow R_n + 1 + 1^{(1)}$	-	-	-
04	0	a	04	10	a	4	SMC a	§ Store Monitor Clock	Monitor Clock $\rightarrow R_n$	-	-	-
04	0	a	05	10	a	5	SQRT a	§ Floating Point Square Root	$\sqrt{(R_n, R_n + 1)} \rightarrow R_n, R_n + 1$	0	X	X
04	0	a	06	10	a	6	LCEP a	§† Load Clock Enable Periodic	$(R_n) \rightarrow RTC_{15-0}$ and enable interrupt; upon interrupt, $(R_n + 1) \rightarrow RTC_{15-0}$	-	-	-
04	0	a	10	10	a	8	IS	† Initialize System	-	0	0	0
04	0	a	11	10	a	9	IB	† Initialize Bus	-	-	-	-
04	2	a	m	12	a	m	QPT a,y,m	Queue Put Top	$(Y) \rightarrow (R_n); (R_n) \rightarrow Y$, if $(Y) = 0$ then $(R_n) \rightarrow Y + 1$	-	-	-
04	3	a	m	13	a	m	BLX a,y,m	Byte Load and Index by 1	$(Y)_{byte} \rightarrow R_n 7-0, 0 \rightarrow R_n 15-8$ $(R_m) + 1 \rightarrow R_m$	0	0	X
05	0	a	m	14	a	m	SBR a,m	Set Bit (Register)	1 $\rightarrow (R_n)$	0	0	X
05	1	a	m	15	a	m	LXI a,m	Load and Index by 1 (Indirect)	$(Y^*) \rightarrow R_n; (R_m) + 1 \rightarrow R_m$ if a \neq m	0	0	X
05	2	a	m	16	a	m	QPB a,y,m	Queue Put Bottom	$(R_n) \rightarrow (Y + 1); (R_n) \rightarrow Y + 1, 0 \rightarrow (R_n)$	-	-	-
05	3	a	m	17	a	m	LX a,y,m	Load and Index by 1 (Index)	$(Y) \rightarrow R_n; (R_m) + 1 \rightarrow R_m$	0	0	X

(1) Count=31 for all zeros or all ones
 † Privileged Instructions
 # Math Pac Instructions
 § RTC or External clock required

CPU REPERTOIRE (CONT.)

OCTAL FORMAT	HEXADECIMAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	SR1 BITS		
					11	10	9-8 C OV CY
06	0 a m	16 a m	ZBR a,m	Zero Bit (Register)	0	-	0 0 X
06	1 a m	19 a m	LDXI a,m	Load Double Index by 2 (Indirect)	(Y*Y+1) ← Rm, Ra+1; (Rm)+2 ← Rm	0	0 0 X
06	2 a m	1A a m	SGT a,y,m	Stack Get Top	(Y) ← Ra; If (Y) ≠ 0, then (Y) ← Y (Rm)+3 ← P; If (Y) = 0, then (P)+2 ← P	-	-
06	3 a m	1B a m	LDX a,y,m	Load Double and Index by 2 (Index)	(Y*Y+1) ← Ra, Ra+1; (Rm)+2 ← Rm	0	0 0 X
07	0 a m	1C a m	CBR a,m	Compare Bit to Zero (Register)	(Ra) ₀ ← 0	0	0 0 X
07	1 00 m	1D 0 m	LPI m	† Load Program Status Words (Indirect)	(Y*Y+1, Y*Y+2) ← P, SR1, SR2	-	-
07	2 a m	1E a m	QGT a,y,m	Queue Get Top	(Y) ← Ra; If (Y) = 0, then (Rm)+3 ← P; If (Y) ≠ 0, then (P)+2 ← P; If (Y) = 0, and (Y) = 0, then Y ← Y+1	-	-
07	3 00 m	1F 0 m	LP y,m	† Load Program Status Words (Indirect)	(Y, Y+1, Y+2) ← P, SR1, SR2	-	-
10	0 a m	20 a m	LRSR a,m	Logical Right Single Shift (Register)	Shift (Ra) right (Rm)-0 places, zero fill	0	0 0 X
10	2 a m	22 a m	LRS a,y,m	Logical Right Single Shift (Constant)	Shift (Ra) right Ys-0 places, zero sign fill	0	0 0 X
10	3 a m	23 a m	BS a,y,m	Byte Store (Index)	(Ra) ← Ybyte	-	-
11	0 a m	24 a m	ARSR a,m	Algebraic Right Single Shift (Register)	Shift (Ra) right (Rm)-0 places, sign fill	0	0 0 X
11	1 a m	25 a m	SI a,m	Store (Indirect)	(Ra) ← Y*	-	-
11	2 a m	26 a m	ARS a,y,m	Algebraic Right Single Shift (Constant)	Shift (Ra) right Ys-0 places, sign fill	0	0 0 X
11	3 a m	27 a m	SM a,m	Store (Index)	(Ra) ← Y	-	-
12	0 a m	28 a m	LDR a,m	Logical Right Double Shift (Register)	Shift (Ra, Ra+1) right (Rm)-0 places, zero fill	0	0 0 X
12	1 a m	29 a m	SDI a,m	Store Double (Indirect)	(Ra, Ra+1) ← Y*, Y*+1	-	-
12	2 a m	2A a m	LRO a,y,m	Logical Right Double Shift (Constant)	Shift (Ra, Ra+1) right Ys-0 places, zero fill	0	0 0 X
12	3 a m	2B a m	SD a,y,m	Store Double (Index)	(Ra, Ra+1) ← Y, Y+1	-	-
13	0 a m	2C a m	ARDR a,m	Algebraic Right Double Shift (Register)	Shift (Ra, Ra+1) right (Rm)-0 places, sign fill	0	0 0 X
13	2 a m	2E a m	ARD a,y,m	Algebraic Right Double Shift (Constant)	Shift (Ra, Ra+1) right Ys-0 places, sign fill	0	0 0 X
13	3 a m	2F a m	SM a,y,m	Store Multiple	If m ≥ a; (Ra...Rm) ← Y...Y+m-a; If m < a; (Ra...Rm) ← Y...Y+m-a+16	-	-
14	0 a m	30 a m	ALSR a,m	Algebraic Left Single Shift (Register)	Shift (Ra) left (Rm)-0 places, zero fill	0	0 0 X
14	2 a m	32 a m	ALS a,y,m	Algebraic Left Single Shift (Constant)	Shift (Ra) left Ys-0 places, zero fill	0	0 0 X
14	3 a m	33 a m	BSX a,y,m	Byte Store and Index by 1 (Index)	(Ra) ← Ybyte; (Rm)+1 ← Rm	-	-
15	0 a m	34 a m	CLSR a,m	Circular Left Single Shift (Register)	Shift (Ra) left circularly (Rm)-0 places, zero fill	0	0 0 X
15	1 a m	35 a m	SXI a,m	Store and Index by 1 (Indirect)	(Ra) ← Y*; (Rm)+1 ← Rm	-	-
15	2 a m	36 a m	CLS a,y,m	Circular Left Single Shift (Constant)	Shift (Ra) left circularly Ys-0 places, zero fill	0	0 0 X
15	3 a m	37 a m	SX a,y,m	Store and Index by 1 (Index)	(Ra) ← Y; (Rm)+1 ← Rm	-	-
16	0 a m	38 a m	ALDR a,m	Algebraic Left Double Shift (Register)	Shift (Ra, Ra+1) left (Rm)-0 places, zero fill	0	0 0 X
16	1 a m	39 a m	SDXI a,m	Store Double and Index by 2 (Indirect)	(Ra, Ra+1) ← Y*, Y*+1; (Rm)+ 2 ← Rm	-	-
16	2 a m	3A a m	ALD a,y,m	Algebraic Left Double Shift (Constant)	Shift (Ra, Ra+1) left Ys-0 places, zero fill	0	0 0 X
16	3 a m	3B a m	SDX a,y,m	Store Double and Index by 2 (Index)	(Ra, Ra+1) ← Y*+1; (Rm)+2 → Rm	-	-
17	0 a m	3C a m	CLDR a,m	Circular Left Double Shift (Register)	Shift (Ra, Ra+1) left circularly (Rm)-0 places	0	0 0 X
17	1 00 m	3D 0 m	SZI m	Store Zero (Indirect)	0 ← Y*	-	-
17	2 a m	3E a m	CLD a,y,m	Circular Left Double Shift (Constant)	Shift (Ra, Ra+1) left circularly Ys-0 places	0	0 0 X
17	3 00 m	3F 0 m	SZ y,m	Store Zeros (Index)	0 ← Y	-	-
20	0 a m	40 a m	SUR a,m	Subtract (Register)	(Ra) ← (Rm) - Ra	X	X X
20	1 a m	41 a m	SUI a,m	Subtract (Indirect)	(Ra) ← (Y*) - Ra	X	X X
20	2 a m	42 a m	SUK a,y,m	Subtract (Constant)	(Ra) ← Y - Ra	X	X X
20	3 a m	43 a m	SU a,y,m	Subtract (Index)	(Ra) ← (Y) - Ra	X	X X
21	0 a m	44 a m	SUDR a,m	Subtract Double (Register)	(Ra, Ra+1) ← (Rm, Rm+1) - Ra, Ra+1	X	X X
21	1 a m	45 a m	SUDI a,m	Subtract Double (Indirect)	(Ra, Ra+1) ← (Y*, Y*+1) - Ra, Ra+1	X	X X
21	3 a m	47 a m	SUD a,y,m	Subtract Double (Index)	(Ra, Ra+1) ← (Y*+1) - Ra, Ra+1	X	X X
22	0 a m	48 a m	AR a,m	Add (Register)	(Ra) ← (Rm) + Ra	X	X X
22	1 a m	49 a m	ARI a,m	Add (Indirect)	(Ra) ← (Y*) + Ra	X	X X
22	2 a m	4A a m	AK a,y,m	Add (Constant)	(Ra) ← Y + Ra	X	X X
22	3 a m	4B a m	AY a,m	Add (Index)	(Ra) ← (Y) + Ra	X	X X
23	0 a m	4C a m	ADR a,m	Add Double (Register)	(Ra, Ra+1) ← (Rm, Rm+1) + Ra, Ra+1	X	X X
23	1 a m	4D a m	ADI a,m	Add Double (Indirect)	(Ra, Ra+1) ← (Y*, Y*+1) + Ra, Ra+1	X	X X
23	3 a m	4F a m	AD a,y,m	Add Double (Index)	(Ra, Ra+1) ← (Y*+1) + Ra, Ra+1	X	X X
24	0 g m	50 a m	CR a,m	Compare (Register)	(Ra) ← (Rm)	X	X X
24	1 a m	51 a m	CI a,m	Compare (Indirect)	(Ra) ← (Y*)	X	X X
24	2 a m	52 a m	CK a,y,m	Compare (Constant)	(Ra) ← Y	X	X X
24	3 a m	53 a m	CY a,y,m	Compare (Index)	(Ra) ← (Y)	X	X X
25	0 a m	54 a m	CDR a,m	Compare Double (Register)	(Ra, Ra+1) ← (Rm, Rm+1)	X	X X
25	1 a m	55 a m	CDI a,m	Compare Double (Indirect)	(Ra, Ra+1) ← (Y*, Y*+1)	X	X X
25	3 a m	57 a m	CD a,y,m	Compare Double (Index)	(Ra, Ra+1) ← (Y*+1)	X	X X
26	0 a m	58 a m	MR a,m	Multiply (Register)	(Ra+1) ← (Rm) × Ra, Ra+1	0	0 0 X
26	1 a m	59 a m	MI a,m	Multiply (Indirect)	(Ra+1) ← (Y*) × Ra, Ra+1	0	0 0 X
26	2 a m	5A a m	MK a,y,m	Multiply (Constant)	(Ra+1) ← Y × Ra, Ra+1	0	0 0 X

CPU REPERTOIRE (CONT.)

OCTAL FORMAT	HEXADECIMAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	SR1 BITS		
					11	10	9-8 C OV CY
26	3 a m	5B a m	M a,y,m	Multiply (Register)	(Ra+1) ← (Y) × Ra, Ra+1	0	0 0 X
27	0 a m	5C a m	DR a,m	Divide (Register)	(Ra, Ra+1) ← (Rm) ÷ Ra, Ra+1; Rem. →	0	0 0 X
27	1 a m	5D a m	DI a,m	Divide (Indirect)	(Ra, Ra+1) ← (Y*) ÷ Ra+1; Rem. →	0	0 0 X
27	2 a m	5E a m	DK a,y,m	Divide (Constant)	(Ra, Ra+1) ← Y ÷ Ra+1; Rem. →	0	0 0 X
27	3 a m	5F a m	D a,y,m	Divide (Index)	(Ra, Ra+1) ← (Y) ÷ Ra+1; Rem. →	0	0 0 X
30	0 a m	60 a m	ANDR a,m	AND (Register)	(Ra) ← (Rm) ∧ Ra	0	0 0 X
30	1 a m	61 a m	ANDI a,m	AND (Indirect)	(Ra) ← (Y*) ∧ Ra	0	0 0 X
30	2 a m	62 a m	ANDK a,y,m	AND (Constant)	(Ra) ← Y ∧ Ra	0	0 0 X
30	3 a m	63 a m	AND a,y,m	AND (Index)	(Ra) ← (Y) ∧ Ra	0	0 0 X
31	0 a m	64 a m	ORR a,m	OR (Register)	(Ra) ← (Rm) ∨ Ra	0	0 0 X
31	1 a m	65 a m	OR I a,m	OR (Indirect)	(Ra) ← (Y*) ∨ Ra	0	0 0 X
31	2 a m	66 a m	ORK a,y,m	OR (Constant)	(Ra) ← Y ∨ Ra	0	0 0 X
31	3 a m	67 a m	OR a,y,m	OR (Index)	(Ra) ← (Y) ∨ Ra	0	0 0 X
32	0 a m	68 a m	XORR a,m	Exclusive OR (Register)	(Ra) ← (Rm) ⊕ Ra	0	0 0 X
32	1 a m	69 a m	XORI a,m	Exclusive OR (Indirect)	(Ra) ← (Y*) ⊕ Ra	0	0 0 X
32	2 a m	6A a m	XORK a,y,m	Exclusive OR (Constant)	(Ra) ← Y ⊕ Ra	0	0 0 X
32	3 a m	6B a m	XOR a,y,m	Exclusive OR (Index)	(Ra) ← (Y) ⊕ Ra	0	0 0 X
33	1 a m	6D a m	ASR a,m	Masked Substitute (Register)	If (Ra+1)h = 1, (Rm)h ← Rm	0	0 0 X
33	2 a m	6E a m	MSI a,m	Masked Substitute (Indirect)	If (Ra+1)h = 1, (Y*)h ← Ra	0	0 0 X
33	3 a m	6E a m	MSY a,m	Masked Substitute (Constant)	If (Ra+1)h = 1, Yh ← Ra	0	0 0 X
33	3 a m	6F a m	MS a,m	Masked Substitute (Index)	If (Ra+1)h = 1, (Y)h ← Ra	0	0 0 X
34	0 a m	70 a m	CMR a,y,m	Compare Masked (Register)	(Ra) ← (Ra+1) × (Rm) ÷ (Ra+1)	0	0 0 X
34	1 a m	71 a m	CM I a,m	Compare Masked (Indirect)	(Ra) ← (Ra+1) × (Y*) ÷ (Ra+1)	0	0 0 X
34	2 a m	72 a m	CMK a,y,m	Compare Masked (Constant)	(Ra) ← (Ra+1) × Y ÷ (Ra+1)	0	0 0 X
34	3 a m	73 a m	CM a,y,m	Compare Masked (Index)	(Ra) ← (Ra+1) × (Y) ÷ (Ra+1)	0	0 0 X
35	0 00 00	74 0 0	IOC	† Input/Output Command	Execute I/O command instruction located in Rd and R+1	-	-
35	0 a m	74 a m	IOC a,y,m	† Input/Output Command	Execute I/O command instruction in location Y (and Y+1 if a 2-word instruction)	-	-
35	1 00 m	75 0 m	BFI m	Blased Fetch (Indirect)	Set CC upon (Y*), 1 ← Y*15, 14	0	0 0 X
35	2 00 m	76 0 m	REX y,m	Remote Execute	Execute (Y)	X/0	X/0 X
35	3 00 m	77 0 m	BF y,m	Blased Fetch (Index)	Set CC upon (Y), 1 ← Y15, 14	0	0 0 X
36	0 a m	78 a m	CLR a,m	Compare Logical (Register)	(Ra) < (Rm)	X	X X
36	1 a m	79 a m	CL I a,m	Compare Logical (Indirect)	(Ra) < (Y*)	X	X X
36	2 a m	7A a m	CLK a,y,m	Compare Logical (Constant)	(Ra) < Y	X	X X
36	3 a m	7B a m	CL a,y,m	Compare Logical (Index)	(Ra) < (Y)	X	X X
37	0 a 00	7C a 0	VF a	† Trigonometric Vector without correction	$\frac{\sqrt{(Ra+1)^2 + (Ra)^2}}{ADBA} \rightarrow Ra+1$ $\frac{arctan(Ra/(Ra+1)) - Ra+2}{1.1ABF} \rightarrow Ra+2$	-	-
37	0 a 01	7C a 1	RF a	† Trigonometric Rotate without correction	$\frac{(Ra+1)\cos(Ra+2) + (Ra)\sin(Ra+2)}{ADBA} \rightarrow Ra+1$ $\frac{(Ra+1)\sin(Ra+2) - (Ra)\cos(Ra+2)}{ADBA} \rightarrow Ra+1$	-	-
37	0 a 02	7C a 2	VFP a	† Trigonometric Vector	$\frac{\sqrt{(Ra+1)^2 + (Ra)^2}}{ADBA} \rightarrow Ra+1$ $\frac{arctan(Ra/(Ra+1)) - Ra+2}{1.1ABF} \rightarrow Ra+2$	-	-
37	0 a 03	7C a 3	RFP a	† Trigonometric Rotate	$\frac{(Ra+1)\cos(Ra+2) + (Ra+1)\sin(Ra+2) - Ra}{(Ra+1)\cos(Ra+2) - (Ra)\sin(Ra+2)} \rightarrow Ra+1$ $\frac{(Ra+1)\sin(Ra+2) - (Ra+1)\cos(Ra+2)}{(Ra+1)\cos(Ra+2) - (Ra)\sin(Ra+2)} \rightarrow Ra+1$	-	-
37	0 a 04	7C a 4	VH a	† Hyperbolic Vector without correction	$\frac{\sqrt{(Ra+1)^2 - (Ra)^2}}{1.1ABF} \rightarrow Ra+1$ $\frac{arctan(Ra/(Ra+1)) - Ra+2}{1.1ABF} \rightarrow Ra+2$	-	-
37	0 a 05	7C a 5	RH a	† Hyperbolic Rotate without correction	$\frac{(Ra+1)\cosh(Ra+2) + (Ra+1)\sinh(Ra+2) - Ra}{(Ra+1)\cosh(Ra+2) - (Ra)\sinh(Ra+2)} \rightarrow Ra+1$ $\frac{(Ra+1)\sinh(Ra+2) - (Ra+1)\cosh(Ra+2)}{(Ra+1)\cosh(Ra+2) - (Ra)\sinh(Ra+2)} \rightarrow Ra+1$	-	-
37	0 a 06	7C a 6	VHP a	† Hyperbolic Vector	$\frac{\sqrt{(Ra+1)^2 - (Ra)^2}}{1.1ABF} \rightarrow Ra+1$ $\frac{arctan(Ra/(Ra+1)) - Ra+2}{1.1ABF} \rightarrow Ra+2$	-	-
37	0 a 07	7C a 7	RHP a	† Hyperbolic Rotate	$\frac{(Ra+1)\cosh(Ra+2) + (Ra+1)\sinh(Ra+2) - Ra}{(Ra+1)\cosh(Ra+2) + (Ra)\sinh(Ra+2)} \rightarrow Ra+1$ $\frac{(Ra+1)\sinh(Ra+2) - (Ra+1)\cosh(Ra+2)}{(Ra+1)\cosh(Ra+2) + (Ra)\sinh(Ra+2)} \rightarrow Ra+1$	-	-
37	0 a 10	7C a 8	FC a,y	† Floating Point Compare	(Ra, Ra+1) < (Y, Y+1)	0	0 0 X
37	0 a 11	7C a 9	FXC a	† Fixed to Floating Point Conversion	(Ra) ← Exp. of (Ra+1) - Man.	X	X X
37	0 a 12	7C a A	FLC a	† Floating Point to Fixed Single Conversion	Convert (Ra, Ra+1). Exp. → Ra Man → Ra+1	0	0 0 X
37	0 a 13	7C a B	NF a	† Floating Point Normalize	(Ra, Ra+1) ← (Ra, Ra+1) × 2 ⁿ	X	X X
37	0 a 16	7C a E	QAL a,y	† Algebraic Left Quadruple Shift	Shift (Ra, Ra+1, Ra+2, Ra+3) left Ys-0 places, zero fill	0	0 0 X
37	0 a 17	7C a F	QAR a,y	† Algebraic Right Quadruple Shift	Shift (Ra, Ra+1, Ra+2, Ra+3) right Ys-0 places, sign fill	0	0 0 X
37	1 00 00	7D 0 0	0 a m	† Floating Point Sine	SIN(Ra, Ra+1) ← Ra, Ra+1	0	0 0 X
37	1 01 01	7D 1 1	0 a m	† Floating Point Cosine	COS(Ra, Ra+1) ← Ra, Ra+1	0	0 0 X
37	1 02 02	7D 2 2	0 a m	† Floating Point Tangent	TAN(Ra, Ra+1) ← Ra, Ra+1	0	0 0 X
37	1 03 03	7D 3 3	0 a m	† Floating Point Arcsine	ASIN(Ra, Ra+1) ← Ra, Ra+1	0	0 0 X
37	1 04 04	7D 4 4	0 a m	† Floating Point Arccosine	ACOS(Ra, Ra+1) ← Ra, Ra+1	0	0 0 X

(2) The command instruction address is relative to page set 0.
† IOC required

INPUT OUTPUT INSTRUCTIONS

OGTAL FORMAT	HEXADECIMAL FORMAT	CODING FORMAT	INSTRUCTION		OPERATION	SRI BITS 11 10 9-8 C OV CC
INPUT/OUTPUT INSTRUCTIONS - COMMAND/CHAIN INSTRUCTIONS						
70	0 00 00	E0 0 0	ACR 0	Channel Control	Master clear all channels	- - -
70	0 00 04	E0 0 4	ACR 4 CCR 0,4	Channel Control	Enable external interrupts, all channels; Set External Interrupt Enable (EIE) line	- - -
70	0 00 05	E0 0 5	ACR 5 CCR 0,5	Channel Control	Disable external interrupts channel a; all channels; Clear External Interrupt Enable (EIE) line	- - -
70	0 a 06	E0 a 6	CCR a,6	Enable Selected Interrupts	Enable Class III, Priority 2,3,4 Interrupts, channels 0 to a-1	- - -
70	0 a 07	E0 a 7	CCR a,7	Disable Selected Interrupts	Disable Class III, Priority 2,3,4 Interrupts, channels 0 to a-1	- - -
70	0 a 10	E0 a 8	CCR a,8	Channel Control	Master clear, channel a	- - -
70	0 a 11	E0 a 9	CCR a,9	Clear Input on Channel a		- - -
70	0 a 12	E0 a A	CCR a,A	Clear Output on Channel a		- - -
70	0 a 14	E0 a C	CCR a,C	Channel Control	Enable external interrupts, channel a; Set External Interrupt Enable (EIE) line	- - -
70	0 a 15	E0 a D	CCR a,D	Channel Control	Disable external interrupts, channel a; Clear External Interrupt Enable (EIE) line	- - -
70	0 a 16	E0 a E	CCR a,E	Channel Control	Enable Class III, Priority 2,3,4 Interrupts, channel a	- - -
70	0 a 17	E0 a F	CCR a,F	Channel Control	Disable Class III, Priority 2,3,4 Interrupts, channel a	- - -
INPUT/OUTPUT INSTRUCTIONS - COMMAND INSTRUCTIONS						
71	2 a 02	E6 a 2	ICK a,y	Initiate Input Chain	Y-IOCM ₂ , Initiate input chain	- - -
71	2 a 06	E6 a 6	OCK a,y	Initiate Output Chain	Y-IOCM ₆ , Initiate output chain	- - -
71	2 a m	E6 a m	WIMK a,y,m	Write Control Memory	Y-IOCM _m , channel a	- - -
71	2 a m	E6 a m	WCMK a,m,y	Write Control Memory	(Y)-IOCM _m , channel a	- - -
71	3 a m	E7 a m	WIM a,y,m	Write Control Memory	Channel a, (IOCM _m) - Y	- - -
72	3 a m	EB a m	RM a,y,m	Read Control Memory		- - -
72	3 a m	EB a m	RCM a,m,y	Read Control Memory		- - -
76	0 a m	F8 a m	SICR a,m	Serial Interface Control	Set or clear serial channel a discretes	- - -
76	3 a m	FB a m	SST a,y,m	Store Serial Status	Channel a status bits per m - Y	- - -
INPUT/OUTPUT INSTRUCTIONS - CHAIN INSTRUCTIONS						
70	2 a 00	E2 a 0	LMI a,y,m	Load Control Memory	(Y,Y+1) -> BCW, BAP; Initiate transfer	- - -
70	3 00 00	E3 0 0	IO 0,y	Input Data	(Y,Y+1) -> BCW, BAP; Initiate transfer	- - -
70	3 01 00	E3 1 0	IO 1,y	Output Data	(Y,Y+1) -> BCW, BAP; Initiate transfer	- - -
70	3 02 00	E3 2 0	IO 2,y	External Function	(Y,Y+1) -> BCW, BAP; Initiate transfer	- - -
70	3 03 00	E3 3 0	IO 3,y	Force External Function	(Y,Y+1) -> BCW, BAP; Initiate transfer	- - -
71	2 00 00	E6 0 0	LCMK m,y	Y-Load Control Memory	Y-IOCM _m	- - -
71	3 00 00	E7 0 0	LCM m,y	Load Control Memory	(Y)-IOCM _m	- - -
72	3 00 00	E7 0 0	SCM m,y	Store Control Memory	(IOCM _m) - Y	- - -
73	0 00 00	EC 0 0	HCR	Halt Chain	Halt chaining (chaining)	- - -
73	0 01 00	EC 1 0	IPR	Interrupt Processor	Generate chain interrupt (chaining)	- - -
73	3 00 00	EF 0 0	ZF y	Zero Flag	0-Y _{15,14}	- - -
73	3 01 00	EF 1 0	SF y	Set Flag	1-Y _{15,14}	- - -
73	3 02 00	EF 2 0	TF y	Test and Set Y	0 - Y _{15,14} set condition	- - -
73	3 04 00	EF 4 0	ZB y,m	Clear Bit	0 - Y _m	- - -
73	3 05 00	EF 5 0	SB y,m	Set Bit	1 - Y _m	- - -
73	3 07 00	EF 7 0	CB y,m	Compare Bit to Zero	Y _{m,0} set condition	- - -
74	2 00 00	F2 0 0	SJC 0,y	Serial Jump (Unconditional)	Unconditional Y -> CAP; clear flag	- - -
74	2 01 00	F2 1 0	SMJC 1,y	Serial Jump (Conditional)	Serial Jump if suppress flag not set. No Jump for MIL-STD-1397 or NAT-STD-4153 (4)	- - -
74	2 02 00	F2 2 0	SMJC 2,y	Serial Jump (Conditional)	Serial Jump if monitor flag set. No jump for MIL-STD-1397 or NAT-STD-4153 (4)	- - -
74	2 04 00	F2 4 0	SJMC 4,y	Serial Jump (Conditional)	Jump if condition bit (bit 15) in I/O status word is set.	- - -
74	2 10 00	F2 8 0	SJMC 8,y	Serial Jump (Conditional)	Y -> CAP if Input Buffer is active	- - -
74	2 11 00	F2 9 0	SJMC 9,y	Serial Jump (Conditional)	Y -> CAP if Output Buffer is active	- - -
74	2 12 00	F2 A 0	SJMC A,y	Serial Jump (Conditional)	Y -> CAP if External Function Buffer is active. No Jump for MIL-STD-188C, RS-232-C, or VCALES	- - -
75	0 00 00	F4 0 0	SFSC m	Search for sync	Perform functions per m-designator	- - -
76	0 00 00	F8 0 0	CSIR m	Serial Interface Control	Set or clear serial channel discrete function	- - -
76	3 00 00	FB 0 0	CSST y,m	Store Serial Status	Serial status bit per m - Y	- - -
77	3 a m	FF a m	IC a,y,m	Built-in Test (BIT)	Execute the IOC BIT subtest specified by (Y)	- - -

ASSIGNED MEMORY ADDRESSES

ADDRESS	ASSIGNMENT
0-3F	NDRO MEMORY
C0-13F	
48-5F	INTERRUPT PROCESSING
60-61	COMMAND CELLS, IOC 0
78-7D	BIT SIGNATURE
7F	AUTO START ENTRANCE (NORMAL)
80-BF	EXTERNAL INTERRUPT WORD STORAGE (IOC)

INSTRUCTION FORMATS

INSTRUCTION

TYPE

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP								a				m			

RL

OP	-	8-bit code specifying the operation; RL format only
a	-	General register designator
m	-	4-bit literal constant

RR

RI, TYPE 2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP								a				m			

RI, TYPE 1

OP								d							
----	--	--	--	--	--	--	--	---	--	--	--	--	--	--	--

RK, RX

OP								a				m			
y															

OP CODE	-	Code specifying the operation
a	-	General register or subfunction designator
m	-	General register or subfunction designator
(IOCM _m) - Y	-	Displacement value (two's complement)
y	-	Address or arithmetic constant

INDIRECT WORD FORMAT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
J								UNASSIGNED							
X															

IW 1

IW 2

J-VALUE	OPERAND ADDRESS
0	IW 2
1	IW 2 + (Rx)
2	IW 2 + (Rm)
3	IW 2 + (Rm+1)
J-VALUE	OPERAND ADDRESS (CASCADED)
4	IW at IW 2
5	IW at IW 2 + (Rx)
6	IW at IW 2 + (Rm)
7	IW at IW 2 + (Rm+1)
10-17	Unassigned

(4) for MIL-STD-188C and RS-232-C flag is cleared during next character time; for VCALES, flag is cleared when next character is transferred to memory.

OPERAND FORMATS

Literal Format – 4-bit unsigned integer

3	2	1	0
m			

4-bit m-field of the RL format instructions

Byte Format – 8-bit unsigned integer

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UPPER BYTE								LOWER BYTE							

Single-Length Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN BIT		VALUE													

Double-Length Format Ra,Ra+1; Rm,Rm+1; y, y+1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN BIT																VALUE															

Floating-Point Format (Ra), (Ra+1); (Rm), (Rm+1); (y), (y+1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN BIT		CHARACTERISTIC				FRACTION				MANTISSA																					

↑ RADIX POINT

STATUS REGISTER 1 FORMAT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Enable (1) or disable (0) DMA Allow (1) or lock out (0) Class III interrupts Allow (1) or lock out (0) Class II interrupts Allow (1) or lock out (0) Class I interrupts Page register set selection: 00 = Page register set 0 01 = Page register set 1 10 = Page register set 2 11 = Page register set 3 * Discard (0) or provide (1) floating point residue * Enable (0) or disable (1) floating point overflow and underflow interrupts Condition code designator ARITHMETIC COMPARE 00 Zero (R _a)=(R _m) or (Y) 01 Not zero and positive (R _a)>(R _m) or (Y) 10 Not used Not used 11 Not zero and negative (R _a)<(R _m) or (Y) * Overflow designator * Carry designator NDRO (0) or main memory (1) reference Not used General register set 0 (0) or set 1 (1) active Select executive mode (0) or task mode (1)															

* MATHPAC option only

* Bits 11 and 10 together form the floating point underflow or overflow designator, as follows:

01 = Overflow
11 = Underflow

STATUS REGISTER 2 FORMAT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IOC MEMORY RESUME/PARITY ERROR, INSTRUCTION FAULT, PROTECT FAULT I I C C C C X X CP MEMORY RESUME/PARITY ERROR, PROTECT FAULT 0 0 0 0 0 0 1 0 FLOATING POINT ERROR IR IR IR IR IR IR IR IR 11 10 9 8 7 6 5 4 INDIRECT CONTROL BITS FOR m = 8 INDIRECT CONTROL BITS FOR m = A INDIRECT CONTROL BITS FOR m = C INDIRECT CONTROL BITS FOR m = E															

X INTERPRETATION

XX = 00 – INPUT CHAIN
01 – OUTPUT CHAIN
11 – I/O COMMAND

C INTERPRETATION

CCCC – CHANNEL NUMBER

I INTERPRETATION

II – IOC NUMBER

INDIRECT CONTROL BIT INTERPRETATION

00 – NORMAL ADDRESSING
01 – NORMAL ADDRESSING
10 – INDIRECT ADDRESSING (WORD AT y)
11 – INDIRECT ADDRESSING WITH INDEXING (WORD AT y + R_m)

OR

√ 0 1
0 0 1
1 1 1

XOR

√ 0 1
0 0 1
1 1 0

AND

√ 0 1
0 0 0
1 0 1

OPERAND FORMATION

FORMAT	DESCRIPTION
√ 0 1 0 0 1 1 1 1	RR R1, TYPE 1 R1, TYPE 2
0 0 1 0 0 1 1 1 0	RK RX Word
0 0 1 0 0 1 1 0 1	RX Byte
0 0 1 0 0 0 1 0 1	RL

Operand=(R_m)
 Local Jump Address Y=(P)+d
 Operand at Y*=(R_m)
 Operand Y=y+(R_m) if m≠0
 Operand Y=y if m=0
 Operand at Y=y if m=0
 Operand at Y=y+(R_m) if m≠0
 Operand at Y upper if m=0
 Operand at Y=(R_m)/2+y if m≠0
 B=(R_m)₀
 Operand=m (an absolute literal)

MRC DISPLAY

DISPLAY CODE	INFORMATION DISPLAYED	INFORMATION DISPLAYED
000	MRC State	AXX— RUN (Program Run) —= blank XFFX PWR (Power Fault) XXFX PROG (Instruction Fault) —XXS STOP — = blank s = STOP condition s = 0 Power up or Master Clear 1 Jump-stop 1 2 Jump-stop 2 3 Unconditional jump-stop 4 Stop key depression 5 Breakpoint stop 6 Opstep stop
001	Status Register 1	
002	Status Register 2	
003	Program Address Register	
004	Instruction Register	
005	Real-Time Clock Register Lower	
006	Real-Time Clock Register Upper	
007	Monitor Clock Register	
008	Relative Memory Address	
009	Relative Memory Data	
00A	Absolute Memory Addresses 16-21	
00B	Absolute Memory Addresses 0-15	
00C	Absolute Memory Data	
00D	Breakpoint Address	0 ₂ = 0 Disable instruction breakpoint 0 ₂ = 1 Enable instruction breakpoint 1 ₂ = 0 Disable write breakpoint 1 ₂ = 1 Enable write breakpoint 2 ₂ = 0 Disable read breakpoint 2 ₂ = 1 Enable read breakpoint
00E	Breakpoint Mode	
00F	Operation Step Control	0 - CP run mode 1 - CP opstep mode 2 - IOC opstep mode
100-10F	General Register Set 0	3-0 ₂ = Register
110-11F	General Register Set 1	3-0 ₂ = Register
200-2FF	Page Registers, 00-3F	7-6 ₂ = Page register set 5-0 ₂ = Page register
300-31F	P History Address/Code	300 = Address of most recent instruction to alter P 301 = Type of instruction that changed P
A00-AFF	IOC Control Memory	4-7 ₂ = Channel
B00-BFF	IOC Channel Status	3-0 ₂ = Channel memory location 4-7 ₂ = Channel 3-0 ₂ = Channel status location
C00-C0F	IOC Output Data	3-0 ₂ = Channel
D00	IOC Command Address	
D01	IOC Command Instruction	
D02	IOC Chain Instruction	
D03	IOC Translates	
DFF	IOC Select	
E00-E59	Test Parameters	
EEE	Test in Process	
F00-F05	Fault Signature	
FFF	Fault Code	

CORDIC FUNCTIONS (OPTIONAL MATHPAC INSTRUCTIONS)

HEXADECIMAL FORMAT	OCTAL FORMAT	CODING	FUNCTION	INPUT PARAMETERS	OUTPUT PARAMETERS
OP a m	o i a m	FORMAT		R _n R _{n+1} R _{n+2}	Y -R ₀ X -R ₁₊₂ W -R ₃₊₂
7C a 0	37 0 a 00	VF a	Trigonometric vector without correction	y x 0	0 $X = \frac{R}{R} = \frac{\sqrt{x^2 + y^2}}{K}$ $W = \theta = \tan^{-1} \frac{Y}{X}$
7C a 1	37 0 a 01	RF a	Trigonometric rotate without correction	y x #	$Y = y \cos \theta + x \sin \theta$ $X = \frac{x \cos \theta - y \sin \theta}{K}$ 0
7C a 2	37 0 a 02	VFP a	Trigonometric vector	y x 0	0 $X^2 R = \sqrt{x^2 + y^2}$ $W = \theta = \tan^{-1} \frac{Y}{X}$
7C a 3	37 0 a 03	RFP a	Trigonometric rotate	y x #	$Y = y \cos \theta + x \sin \theta$ $X = x \cos \theta - y \sin \theta$ 0
7C a 4	37 0 a 04	VH a	Hyperbolic vector without correction	y x 0	0 $X = \frac{\sqrt{x^2 - y^2}}{K}$ $W = v = \tanh^{-1} \frac{Y}{X}$
7C a 5	37 0 a 05	RH a	Hyperbolic rotate without correction	y x v	$Y = y \cosh v + x \sinh v$ $X = \frac{x \cosh v - y \sinh v}{K}$ 0
7C a 6	37 0 a 06	VHP a	Hyperbolic vector	y x 0	0 $X = \sqrt{x^2 - y^2}$ $W = v = \tanh^{-1} \frac{Y}{X}$
7C a 7	37 0 a 07	RHP a	Hyperbolic rotate	y x v	$Y = y \cosh v + x \sinh v$ $X = x \cosh v - y \sinh v$ 0
7C a 1	37 0 a 01	RF a	Sin #, COS #	0 0.4DBA #	$Y = \sin \theta$ $X = \cos \theta$ 0
7C a 6	37 0 a 06	VHP a	Log _e x	x-1 x+1 0	0 $2^W X$ $W = 1/2 \log_2 x = \tanh^{-1} \frac{x-1}{x+1}$
7C a 7	37 0 a 07	RHP a	Exponential	1 1 v positive	$Y = e^v = \sinh v + \cosh v$ $X = e^v = \sinh v + \cosh v$ 0
7C a 1	37 0 a 01	RF a	Polar to Cartesian without correction	0 R #	$Y = \frac{R \sin \theta}{K}$ $X = \frac{R \cos \theta}{K}$ 0
7C a 3	37 0 a 03	RFP a	Polar to Cartesian	0 R #	$Y = R \sin \theta$ $X = R \cos \theta$ 0
7C a 1	37 0 a 01	RF a	Sin #; cos #	0 0 1 #	$Y = \frac{\sin \theta}{K}$ $X = \frac{\cos \theta}{K}$ 0


x, y Cartesian Coordinates
 # Angle of Rotation Trigonometric Mode
 w Angle of Rotation Hyperbolic Mode
 k 0.4DBA
 t 1.1ABF

Bit 15 of all input parameters indicates sign 0 = positive, 1 = negative
 Two's complement notation is used for negative values
 The radix point for Registers R_n and R_{n+1} must be the same
 The radix point for W = Constant in hyperbolic mode is between bit 2¹⁵ and 2¹⁴


The maximum value for positive trigonometric coordinates x and y is 365F for m = 0.1 and 5A82 for m = 2.3
 The maximum value for positive hyperbolic coordinates k and y is 35CD for m = 5 and 2D7C for m = 7

Angle # is represented in Binary Angular Measurement (BAMS). Bit 2¹⁵ represents 180°. Each successive bit equal to one represents an angle one-half as large as its adjoining higher order bit. Least significant bit = .0054931° = 10⁻⁷ yr/s.76 for m = 4, 6 and x/276A6 for m = 6.


MEMORY ADDRESS GENERATION




INTERRUPT ENTRANCE ADDRESS INDEX



Class I Interrupt Address Index



Class II Interrupt Address Index



Class III Interrupt Address Index

INTERRUPT PRIORITY

CLASS	PRIORITY	INTERRUPT	BINARY INTERRUPT CODE	NOTES
I HARDWARE	1	Power Fault	0000	1
	2	IOC Memory Resume	0010	2
	3	IOC Memory Parity	0100	2
	4	CP Memory Resume	0010	2
	5	CP Memory Parity	0100	2
II SOFTWARE	1	CP Instruction Fault	00000	1
	2	IOC Instruction Fault (74)	00010	3
	3	IOC Instruction Fault	00010	3
	4	IOC Protect Fault	11000	2
	5	Floating Point	00100	4
	6	Executive Return	00110	4
	7	Executive Mode Fault	10000	1
	8	CP Protect Fault	11000	2
	9	RTC Overflow	01000	5
	10	Monitor Clock	01010	5
III IOC AND MMIO	1	IOC Intercomputer Timeout	II CCCC 110	6
	2	IOC External Interrupt/Discrete	II CCCC 000	6,7
	3	IOC Output Chain Interrupt	II CCCC 100	6
	4	IOC Input Chain Interrupt	II CCCC 010	6
	5	MMIO Discrete Interrupt	CC CCCC 110	8
	6	MMIO External Interrupt	CC CCCC 000	8
	7	MMIO Output Data Ready	CC CCCC 100	8
	8	MMIO Input Data Ready	CC CCCC 010	8

NOTES:

- Cannot be locked out II-IOC Number
- Interrupt is lost if locked out C -Channel Number
- Interrupt action is not locked out within the IOC, but the interrupt is lost if locked out by the CP
- No operation if locked out
- One level of queuing
- One level of queuing per channel
- Discrete interrupt for MIL-STD-188C, VACALES, or RS-232-C Serial channels
- Bits 3 through 8 define the MMIO channel number

MAIN MEMORY ASSIGNMENTS FOR INTERRUPT HANDLING

FUNCTION	ADDRESS ASSIGNMENT TO CLASS		
	I	II	III
Store the contents of P at address	58	50	48
Store the contents of SR1 at address	59	51	49
Store the contents of SR2 at address	5A	52	4A
Store the contents of RTC lower at address	5B	53	4B
Store the contents of RTC upper at address	5F	57	4F
Reload P with index plus the contents of address	5C	54	4C
Reload SR1 from address	5D	55	4D
Reload SR2 from address	5E	56	4E

I/O CONTROL MEMORY

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Word 0	TM	PS	B	Buffer Transfer Count (BTC)												
Word 1	Buffer Address Pointer (BAP)															
Word 2	Chain Address Pointer (CAP)															
Word 3	Reserved															
Word 4	TM	PS	B	Buffer Transfer Count (BTC)												
Word 5	Buffer Address Pointer (BAP)															
Word 6	Chain Address Pointer (CAP)															
Word 7	Reserved															
Word 8	Monitor Register (1)															
Word 9	Suppress Register (1)															
Word A	Operating Mode Information															
Word B-F	Reserved															

- TM = 00 - Abort the transfer. For input, continue accepting the input data, but do not write it into memory.
- TM = 01 - Transfer 8-bit bytes.
- TM = 10 - Transfer 16-bit words.
- TM = 11 - Transfer 32-bit double words.
- PS = 0 - Use page register set 0.
- PS = 1 - Use page register set 2 if the channel number of the group is less than 8; otherwise use page register set 3.
- B = 0 - Most significant byte will be used when performing 8-bit transfers.
- B = 1 - Least significant byte will be used when performing 8-bit transfers. The B-bit changes state as each byte transfers.

(1) RS-232-C/MIL-STD-188C only

I/O STATUS WORD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CHANNEL NUMBER															
CHANNEL TYPE:															
0000 ₂ = RESERVED															
0001 ₂ = 1553-B															
0011 ₂ = VACALES SERIAL															
0100 ₂ = MIL-STD-1397 TYPE A, B, C															
0101 ₂ = MIL-STD-1397 TYPE D															
0110 ₂ = RS-232-C															
0111 ₂ = MIL-STD-188C															
1000 ₂ = NAT-STD-4153 (MIL-STD-1397 TYPE E)															
1001 ₂ = NAT-STD-4156															
1111 ₂ = RESERVED															
INPUT CHAIN INTERRUPT PENDING															
OUTPUT CHAIN INTERRUPT PENDING															
EXTERNAL INTERRUPT PENDING															
ERROR/TIMEOUT INTERRUPT PENDING															
CHANNEL INPUT ACTIVE															
CHANNEL OUTPUT ACTIVE															
EXTERNAL INTERRUPT ENABLED															
TEST CONDITION FOR CONDITIONAL JUMPS															

STATUS WORD INTERPRETATION

WORD BIT	MIL-STD-188C FUNCTION	RS-232-C FUNCTION	MIL-STD-188C AND RS-232-C DESCRIPTION
2 ⁰	PARITY ERROR	PARITY ERROR SERIAL CHANNEL DETECTS A PARITY ERROR ON AN INPUT WORD.	
2 ¹	OVERRUN	OVERRUN	SERIAL CHANNEL DOES NOT STORE AN INPUT WORD BEFORE ANOTHER IS TRANSMITTED.
2 ²	BREAK	BREAK	SERIAL CHANNEL DOES NOT DETECT A STOP-BIT. (USED IN ASYNCHRONOUS MODE ONLY)
2 ³	E ACTIVE	CLEAR TO SEND	LINE IS SET "ACTIVE" BY AN EXTERNAL EQUIPMENT.

MIL-STD-1397 PARALLEL OPERATING MODES

MODE REGISTER					MODE OF OPERATION	
15 - 5	4	3	2	1	0	
	0	0	0	0	0	COMPUTER TO PERIPHERAL 16-BIT
	0	0	0	0	1	
	0	0	0	1	0	
	0	0	0	1	1	
	0	0	1	0	0	
	0	0	1	0	1	
	0	0	1	1	0	
	0	0	1	1	1	
	0	1	0	0	0	COMPUTER TO PERIPHERAL - 16-BIT
	0	1	0	0	1	COMPUTER TO COMPUTER - 16-BIT
	0	1	0	1	0	UNDEFINED
	0	1	0	1	1	TEST MODE - 16-BIT
	0	1	1	0	0	COMPUTER TO PERIPHERAL - 32-BIT
	0	1	1	0	1	COMPUTER TO COMPUTER - 32-BIT
	0	1	1	1	0	EXTERNALLY SPECIFIED ADDRESSING
	0	1	1	1	1	UNDEFINED TEST MODE - 32-BIT
	1	1	0	0	0	PERIPHERAL INPUT CHANNEL (PIC) - 16-BIT
	1	1	1	0	0	PERIPHERAL INPUT CHANNEL (PIC) - 32-BIT
RESERVED						

MIL-STD-188C AND RS-232-C OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	REGISTER BITS INTERPRETED
																IF BIT 3 = 0 (NO PARITY) 00 = 5-BIT CHARACTER 01 = 6-BIT CHARACTER 10 = 7-BIT CHARACTER 11 = 8-BIT CHARACTER
																IF BIT 3 = 1 (INCLUDES PARITY) 00 = 6-BIT CHARACTER 01 = 7-BIT CHARACTER 10 = 8-BIT CHARACTER 11 = 9-BIT CHARACTER
																0 = SELECT ODD PARITY 1 = SELECT EVEN PARITY
																0 = DISABLE PARITY CHECKING 1 = ENABLE PARITY CHECKING
																0 = ONE STOP-BIT ASYNCHRONOUS 1 = TWO STOP-BITS OUTPUT
																0 = SYNCHRONOUS CHANNEL OPERATION ⁽¹⁾ 1 = ASYNCHRONOUS CHANNEL OPERATION ⁽¹⁾
																0 = RS-232-C OPERATION ⁽¹⁾ 1 = MIL-STD-188C OPERATION ⁽¹⁾
																ASYNCHRONOUS CLOCK SPEED SELECTION
																00 RESERVED 10 _g 9600 BAUD
																01 RESERVED 11 _g 4800 BAUD
																02 50 BAUD 12 _g 1800 BAUD
																03 75 BAUD 13 _g 1200 BAUD
																04 134.5 BAUD 14 _g 2400 BAUD
																05 200 BAUD 15 _g 300 BAUD
																06 600 BAUD 16 _g 150 BAUD
																07 2400 BAUD 17 _g 110 BAUD
																MUST BE ZERO
RESERVED																

RESERVED

⁽¹⁾ Set by hardware

VACALES OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
																NOT USED
																0 = SELECT ODD PARITY 1 = SELECT EVEN PARITY
																0 = DISABLE PARITY CHECKING 1 = ENABLE PARITY CHECKING
																RESERVED
																1 = VACALES 0 = NOT VACALES
																0000 = 1-BIT CHARACTER 1111 = 16-BIT CHARACTER

MIL-STD-1397 TYPE D AND NAT-STD-4153
(MIL-STD-1397 TYPE E) AND OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											0	0	0	0	16-Bit Interrupt Mode
											1	0	0	1	
											1	0	1	0	Not Used
											1	0	1	1	16-Bit Interrupt Loop Test Mode
											1	1	0	0	32-Bit Interrupt Mode
											1	1	0	1	Not Used
											1	1	1	0	Not Used
											1	1	1	1	32-Bit Interrupt Loop Test Mode
											0				Non Overlap Mode
											1				Overlap Mode
											0				No Parity on Input
											1				Detect Odd Parity on Input
											0				No Parity on Output
											1				Odd Parity on Output
											0				Disable Source T/O
											1				Enable Source T/O
											0				Disable Sink T/O
											1				Enable Sink T/O
											0				Disable Sink Timing Detection
											1				Enable Sink Timing Detection
											0				Disable SOS Start (Sink T/O)
											1				Enable SOS Start (Sink T/O)
											0				No Parity on Output
											1				Even Parity on Output
											0				Enable SOS/SIS Transmission
											1				Disable SOS/SIS Transmission
											0				Disable Illegal Condition
											1				Enable Illegal Condition

NOTE: All information transfers contain a 32-bit information field. For I/O and External Function transfers the number of valid data bits within this 32-bit field may be 8, 16 or 32. Selection is made by the Transfer Mode (TM) field in the Buffer Control Word (BCW) of the Initiate Transfer Instruction.

NOTE: For External Interrupt Transfers the 32-bit field may contain either 16 or 32 valid data bits. Selection is made by bits 0 through 3 (Mode Bits) of I/O Control Memory location 12₈ of the associated I/O channel.

NATO-STD-4156 SERIAL-OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															1 = CONTROL MODULE LOOPBACK
															RESERVED
															1 = DISABLE LONG TIME-OUT INTERRUPT
															1 = SELECT UPPER BANK (TEST ONLY)
															1 = MINIMUM INTER-WORD GAP (TEST ONLY)
															1 = EXTERNAL SHIFT CLOCK (TEST ONLY)
															1 = >50 MICROSECOND T16 TIMER (RESTRICTED APPLICATION)
															1 = LOOPBACK TEST THROUGH ADAPTER (1 WORD BUFFER)
															1 = T16 FAILURE INT. EN. (TERMINAL MODE ONLY)
															1 = EVEN PARITY GENERATE (TEST ONLY)
															1 = BURST MODE (NO 1.5 MILLISEC WAIT FOR OUT BUFFER)
															1 = INITIATE DISABLE (VALID-A PROTOCOL ONLY)
															1 = SLOW SHIFT CLOCK 1.25 MHz (TERMINAL MODE)
															1 = B PROTOCOL
															1 = TERMINAL MODE

MIL-STD-1553B SERIAL-OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															BC/RT-1 = RT/BC MODE ENABLE
															BC-1 = INHIBIT PROGRAMMABLE INT.
															1 = PAGE BIT 0
															1 = PAGE BIT 1
															RT-1 = INHIBIT SYNC INTERRUPT
															BC-1 = INHIBIT ERROR INTERRUPT
															RT-1 = INHIBIT RESET INTERRUPT
															BC-1 = INHIBIT BC TIME-OUT INTERRUPT
															BC-1 = INHIBIT STATUS EXCEPTION INTERRUPT
															BIT- BIT-1 = BIT READ/O = BIT WRITE
															RT-1 = SET SUBSYSTEM FLAG
															RT-1 = ENABLE DYNAMIC BUS CONTROL
															RT-1 = SET SERVICE REQUEST
															RT-1 = SET CHANNEL BUSY
															RT/BC-1 = MAE ADDRESS ENABLE
															BIT-1 = SELF-TEST
															BIT-1 = BIT ENABLE

MEMORY MAPPED INPUT/OUTPUT CONTROL AND STATUS REGISTER

SET BY CP/IOC, CLEARED BY MMIO WHEN BUS INITIALIZATION SIGNAL OCCURS

SET AND CLEARED BY MMIO WHEN CONDITION OCCURS; CLEARED BY MMIO WHEN BUS INITIALIZATION SIGNAL OCCURS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															(2) UNDEFINED
															(1) DISCRETE INTERRUPT INDICATOR: 1 = EXTERNAL EQUIPMENT DISCRETE INTERRUPT CONDITION 0 = NO EXTERNAL EQUIPMENT DISCRETE INTERRUPT CONDITION
															(1X2) OUTPUT DATA READY: 0 = DATA TRANSFERRED TO EXTERNAL EQUIPMENT 1 = DATA WRITTEN IN OUTPUT DATA REGISTER BY CP/IOC
															(1X2) INPUT DATA READY: 1 = DATA TRANSFERRED FROM EXTERNAL EQUIPMENT TO INPUT DATA REGISTER 0 = DATA TRANSFERRED FROM INPUT DATA REGISTER TO CP/IOC
															(1X2) EXTERNAL INTERRUPT DATA READY 1 = DATA TRANSFERRED FROM EXTERNAL EQUIPMENT TO EXTERNAL INTERRUPT DATA REGISTER 0 = DATA TRANSFERRED FROM EXTERNAL INTERRUPT DATA REGISTER TO CP/IOC
															(1) RESERVED
															(1) DISCRETE INTERRUPT ENABLE: 1 = ENABLED 0 = DISABLED
															(1) OUTPUT DATA READY INTERRUPT ENABLE: 1 = ENABLED 0 = DISABLED
															(1) INPUT DATA READY INTERRUPT ENABLE: 1 = ENABLED 0 = DISABLED
															(1) EXTERNAL INTERRUPT ENABLE: 1 = ENABLED 0 = DISABLED

NOTES: (1) NOT MODIFIABLE BY EXTERNAL EQUIPMENT
(2) NOT MODIFIABLE BY CP OR IOC

MMIO MAIN MEMORY ADDRESS ASSIGNMENTS ARE LIMITED TO 0-8K. EACH MMIO CHANNEL REQUIRES FOUR CONSECUTIVE LOCATIONS. MEMORY ADDRESS ASSIGNMENTS ARE HARDWIRED PER USER DEFINITIONS. MMIO EXTERNAL/INTERRUPTS USE THE CLASS III INTERRUPT ENTRANCE ADDRESS.

MEMORY MAPPED INPUT/OUTPUT ASSIGNED ADDRESSES

ADDRESS X - EXTERNAL INTERRUPT WORD
x+1 - INPUT DATA WORD
x+2 - OUTPUT DATA WORD
x+3 - MMIO CONTROL/STATUS WORD