QM_XC7A35T SDRAM DB







The QMTech® XC7A35T SDRAM Development Kit uses Xilinx Artix®-7 devices to demonstrate the highest performance-per-watt fabric, transceiver line rates, DSP processing, and AMS integration in a cost-optimized FPGA. Featuring the MicroBlaze[™] soft processor and 1,066Mb/s DDR3 support, the family is the best value for a variety of cost and power-sensitive applications including software-defined radio, machine vision cameras, and low-end wireless backhaul.

Table of Contents

	1.	QM_XC	7A35T_SDRAM DB INTRODUCTION3
		1.1	KIT OVERVIEW
		1.2	DAUGHTER BOARD TOP VIEW
	2.	EXPERI	MENT (1): USB TO SERIAL PORT4
	3.	EXPERI	MENT (2): VGA DISPLAY7
	4.	EXPERI	MENT (3): CY7C68013A USB 2.0 SLAVE FIFO
	5.	REFERE	NCE
	6.	REVISIO	DN
			XX
			EX.
		ハ	
	$\mathbf{\Lambda}$	ろ	
	\bigotimes	う	
	X		
-K-X-			
V.			
7			



1. QM_XC7A35T_SDRAM DB Introduction

1.1 Kit Overview

QM_XC7A35T_SDRAM Daughter Board provides several user interfaces to meet different customer needs. Below section lists the detailed info of these user interfaces:

- USB to UART Serial Port, by using Silicon Labs' CP2102-GMR chip.
- 24bit(RGB888) VGA display interface, by using Analog Device's ADV7123-KSTZ140 chip;
- High speed USB 2.0 peripheral controller, by using Cypress' CY7C68013A-56LTXC chip;
- Reserved CMOS/CCD camera interface, by using 18pin female header;
- Extended 40 pin male header to provide 34 user IOs, which could be used to connect customized modules, e.g. ADC/DAC module, Ethernet module, Audio module;

1.2 Daughter Board Top View

Below figure shows the daughter board of QM_XC7A35T_SDRAM development kit. The daughter board's dimension is 81.28mm x 108.71mm. All the functional chips' power supply is injected from the 64P female connector, detailed connection refer to the hardware schematic.



Figure 1-1. Top View of QM_XC7A35T_SDRAM Daughter Board



2. Experiment (1): USB to Serial Port

The CP2102-GMR is a USB 2.0 to serial port bridge chip designed by Silicon Labs. The CP2102-GMR includes a USB 2.0 full-speed function controller, USB transceiver, oscillator, UART and eliminates the need for other external USB components are required for development. Below figure shows the hardware design of CP2102-GMR on the QM_XC7A35T_SDRAM daughter board.



Figure 2-1. CP2102 Hardware Design

Before start to test the CP2102-GMR's USB to UART serial communication function, make sure all the hardware connections of the development kit are correctly connected. Xilinx USB platform cable's VREF, GND, TDI, TMS, TCK, TDO pins shall be connected to QM_XC7A35T_SDRAM core board's JTAG interface. Then power on the development kit with 5V DC power source. Xilinx USB platform cable's indicator LED's color will turn from brown into green. At the same time, the Mini-USB cable shall also be plugged in the board, below figure shows an example hardware setup:





All the test examples are developed in the Xilinx Vivado 2016.4 environment. Open the CP2102 test project located in this release folder: /Software/Test06_project_usb_uart. Below figure shows the example project of uart_top:

In the input Image: Section input Image:
The finition ? Arginet Basper - ubject Arginet Basper - ubject Former ? = 0 d × France Basper Point Stringe Bit Basper - ubject Arginet Basper Point Stringe Arginet Basper Point Stringe <t< th=""></t<>
• Trists Tatager • Freises Tatager • F
 Arcjast Baser Arcjast
• Protein Maker
If Adapting If Adapting Status If Adapt

Figure 2-2. CP2102 UART Communication Test Example

In this example project, the default communication parameters are: 9600bps, 8 data bit, No Parity Check, 1 stop bit. If users want to test other communication parameters, change the source code accordingly.

1 'timescale lns / lps	
2 module wart zw path/	
4 input clki	
5 input uart rx i,	
7 output [7:0] uart_rx_data_o,	
8 output uart_rx_done,	
9 output baud_bps_tb //for simulation	
11	
parameter [12:0] BAUD DIV CAP = 13'd2604; $//iziharen = 100000000000000000000000000000000000$	2604
	1001
15 reg [12:0] baud div=0; //波特率设置计数器	
16 reg baud_bps=0; //数据采样点信号	
17 reg bps_start=0; //波特率启动标志	
18 always@(posedge clk_i)	
19 - begin	亚样信号
20 II (Baud_GIV=BAUD_DIV_CAP) //日政村平时就做计就剩末什点时,/ 工	
📑 uart_rx_path.v21 📑 uart_top.v23 🚼 uart_tx_path.v23	
1 'timescale ins / lps	
3 ⊟module uart tx path(
4 input $cIk_{\overline{1}}$,	
5 input [7:0] wart tx data i. // 符发送数据	
7 input uart tx en i, //发送发送使能信号	
12 parameter BAD_DIV = 13*d5206; //波特年时针,9600595, SUBAZ/9600-5205, 波特年刊间 13 parameter BADD DIV CAP = 13*d5604; //波特率时钟中间采样点, 50Ma2/9600/2=5604, 波特率可调	
14	
15 Teg [1::0] Jadu_ut=0; //放行牛以重印效約 16 Teg hand bns=0; //数据分法占信号 高着效	
10 (* MARKDEBUG = "TRUE" *) reg [9:0] send_data=10'blillilli; //待发送数据寄存器, lbit起始信号+8bit	有效信号+lbit绪束信号
18 (* MARKDEBUG = "TRUE" *) reg [3:0] bit_num=0; //发送数据个数计数器	
19 reg uart tx o r=1; //发送数据寄存器,初始状态位高	
21	

After the CP2102 communication test project correctly synthesized, implemented and generated bit file, users could use Xilinx program tool to program the generated bit file into FPGA. Below image shows the FPGA program status with program tool.



Figure 2-3. Program the FPGA

The CP2102 example test project's main functionality is performing an UART loopback communication. The FPGA program will send the received UART data back to the PC. Below figure shows user employees some PC based UART test tool to send data to FPGA: *http://www.cmsoft.cn QQ:10865600*. After a short while the PC UART test tool will receive the same data stream from FPGA, which means the CP2102 loopback test program is running correctly.

	• •	串口调试助手 (C■精装版 V3.8.1)		×
	申口设置 申口号 CDM7 波特率 3600 校验位 NONE 数据位 使此位 停止位 使比位 使比位 運動折开 - 接收控设置 - 「最小按校时向文件 - 二素按收时向文件 - 二素按收时间 - 十六社却显示 - 「皆存接收显示 - 【「自动方送時期加位 -	□ 申口数据接收 http://www.cmsoft.cn QQ:10865600		
X	 □ 发送完自动清空 □ 按十六进制发送 □ 数据流循环发送 □ 数据流循环发送 炭送间隔 1000 毫秒 文件载入 清除输入 16 就绪! 	http://www.emsoft.en QQ:10885600 发送:192	· 接收:32 / 复	发送

Figure 2-4. UART Loopback Test



3. Experiment (2): VGA Display

The ADV7123 is a triple high speed, digital-to-analog converter on a single monolithic chip. It consists of three high speed, 10-bit, video DACs with complementary outputs, a standard TTL input interface, and a high impedance, analog output current source. The QM_XC7A35T_SDRAM daughter board provides 24bit(RGB888) VGA display function by using ADV7123-KSTZ140. Below figure shows the hardware design of the ADV7123 chip, the lowest two bits of each color channel are directly connected to GND:



Figure 3-1. ADV7123 Hardware Design

Before start to test the VGA display function, make sure all the hardware connections of the development kit are correctly connected. Xilinx USB platform cable's VREF, GND, TDI, TMS, TCK, TDO pins shall be connected to QM_XC7A35T_SDRAM core board's JTAG interface. Then power on the development kit with 5V DC power source. Xilinx USB platform cable's indicator LED's color will turn from brown into green. At the same time, the VGA cable shall also be plugged in the board, below figure shows an example hardware setup:





5V DC Source

All the test examples are developed in the Xilinx Vivado 2016.4 environment. Open the VGA test project located in this release folder: /Software/Test07_project_vga_adv7123. Below figure shows the example project of VGA_test:



Figure 3-2. VGA Display Function Test

In this example project, the default VGA output resolution parameter is 1280x1024@60Hz. If users want to test other display parameters, change the source code accordingly.

	🔚 ad	dv7123_driver.v🛛 📒 adv7123_test_top.v🗵 🔚 vga_parameter.v🗙
	19 20 21	
	21 22 23 24 25 26 27 28	<pre> //`define VGA_800x600_60HZ_40MHz //`define VGA_1024x768_60HZ_65MHz '/`define VGA_1440x900_60HZ_106_5MHz `define VGA_1280x1024_60HZ_108MHz P//`define VGA_1600x1200_60HZ_175_5MHz '/`define VGA_1920x1080_60HZ_148_5MHz</pre>
	🔡 adv71	123_driver. vZ 🔚 adv7123_test_top. vZ 📄 vga_parameter. vZ
X	34 35 36 37 38 39 40 41 42 43 44 45 46 47	<pre>>;; //</pre>
	48	

Figure 3-3. VGA Display Parameters

After the VGA display test project correctly synthesized, implemented and generated bit file, users could use Xilinx program tool to program the generated bit file into FPGA. Below image shows the FPGA program status with program tool.



	🖏 🎋 👗 🥥 📇 Logic Analyzer 🔹 🕅 🖉 🕸 🐧 🕥 Dashboard *	49 1		write_bitstream Complet		
avigator 7 «	Mardware Manager - lecalhost/miling_tef/Miling/0000000000000			7		
*	Rardware ?	st_top.v × © hw_ils_1 ×		7 D 2 ×		
jeet Manager	오. 王 申 군 특) >> · · · · · · · · · · · · · · · · ·	<u>be ils 1</u> ? _ D ×	Status - brills 1	? – 🗆 ×		
S Troject Settings Add Sources Language Tamplates IP Catalog Integrator Set Set Set Set Set Set Integrator Set Set Set Set Set Set Set Set Set	B lealbart (1) Canasetel B (2 miniped (2	loše Sattings ner mola. SASIC_SULY loše Sattings ner mola. ALFATS	Core status Tale Paiting for Trigger Capture status Sinder 1 of 1 Vinder sample 0 of 1004 Tetal sample 0 of 1004	pall		
Greate Block Design Generate Block Design Generate Block Design dation Gisulation Settings Ron Simulation	Raha Tanin Trian Osensi Ta	n of rinder: n data destà, ne essitive in rinder, Program Device	Trigger Strag - <u>brille1</u> ? D X	Copress Serge - <u>in its i</u> ? D × 0, 4 5 mills the probability 0 5 mills the probability of refresh the desize 5		
Analysis Elaboration Settings Open Elaborated Design	C → Bardware Derive Properties ? = □ 2 ×	foller a kitteren progenatiog file and dealled it to your harbours derice. Too ean grinnally under a folke probe file has correspond to the folkeg cores constand in kitteren groups file. Externog file. ext-you, ab/1227/motily groups.ab/1227 man/mpl.j/704_Jout him 0 im				
 Synthesis Synthesis Settings Fam Synthesis Sub Synthesized Pesign Inglementation Suplementation Fam Septementation Sub Section Period 	Ima: st-Olit_0 Part: st-Olit_1 10 role: 040000 10 logt: 6 Statu: Programod Programsfil: (regJPA_rot.kt-) = Producting: y1_2/dolog_sort.ht) = Nort dukt sort: 4	blug pråks fil: (<u>s.ys.så/123/fest06.pr</u> ije ∑ pakle od af stærtep dædk 2	nt yng ale 722 mae fan Lyfeleg ant In 💭 🖻 Brann Cannel D			
grum und Dobug Bitstrom Settings Gezerate Bitstrom	General Properties					
Kurdrare Kanagar Opan Targot Of Tragon Device Kad Configuration Henory	Id Canada Id Canada Id Datasata) is programmed with a design that has 2 ILA co- much late the device arXxXII,0 and the probes for ins file(a) how 1. ILA envelop and 0.330 envelo- cianad probes file(a) 000 (a) with the programming file dready programming (a) with the programming file dready programming).	erid) 1. Allindarie-Madyne-BBAerithyrejer_ry.,skil220-erithyreje 9. 1. af in the deise.	۲ – D رو x در به مه (۱۵۱ - marting). (Alanga and Ins کار المالی المالی المالی المالی المالی المالی المالی المالی المالی الم		

Figure 3-4. Program FPGA

After the FPGA correctly loaded the VGA_Test bit file, the VGA monitor will display the color bar output from development kit's VGA port. Below image shows the example color bar pattern.



Figure 3-5. VGA Display Test



4. Experiment (3): CY7C68013A USB 2.0 Slave FIFO

Cypress's EZ-USB® FX2LP™ CY7C68013A is a low-power version of the EZ-USB FX2™ (CY7C68013), which is a highly integrated, low-power USB 2.0 microcontroller. By integrating the USB 2.0 transceiver, serial interface engine (SIE), enhanced 8051 microcontroller, and a programmable peripheral interface in a single chip, Cypress has created a cost-effective solution that provides superior time-to-market advantages with low power to enable bus-powered applications. The QM_XC7A35T_SDRAM daughter board provides slave FIFO interface by using CY7C68013A. Below figure shows the hardware design of the CY7C68013A chip:



Figure 4-1. CY7C68013A-56LTXC Hardware Design

Before start to test the USB slave FIFO function, make sure all the hardware connections of the development kit are correctly connected. Xilinx USB platform cable's VREF, GND, TDI, TMS, TCK, TDO pins shall be connected to QM_XC7A35T_SDRAM core board's JTAG interface. Then power on the development kit with 5V DC power source. Xilinx USB platform cable's indicator LED's color will turn from brown into green. At the same time, the Mini-USB cable shall also be plugged in the board, below figure shows an example hardware setup:





Figure 4-2. Hardware Connections

Users also need to install the PC based USB driver and test software provided by Cypress. These driver and test suite could be retrieved by installing the **CySuiteUSB_3_4_7_B204.exe**. KeilC51V9.00 is also suggested to be installed to compile the CY7C68013A firmware. All of those software packages could be found in the Release folder: /Software/Test04-CY7C68013_USB_2.0_HS.



Figure 4-3. USB 2.0 Test Software Package

The windows device manager will inform users to install USB driver, after the Mini-USB cable connected to the PC's USB host connector. The CY7C68013A USB driver could be found in below folder: cy3684kit_RC8-> Drivers->Win7->x86. The cy3684kit_RC8.iso could be downloaded from Cypress official site.



🔾 🗢 📕 « Release	 cy3684kit_RC8 → Drivers 	• Win7	· 搜索 x86	م
文件(E) 编辑(E) 查看(V)	工具(工) 帮助(仕)			
组织 ▼ 包含到库中 ▼	共享 ▼ 刻录 新建3	文件夹		= • 🔟 🔞
☆ 收藏夹	名称	修改日期	类型	大小
🚺 下载	🥥 cyusb3.cat	2014/9/18 星期四 下午 5:17	安全目录	12 KB
📃 桌面	🐑 cyusb3.inf	2014/9/19 星期五 上午 2:36	安装信息	14 KB
🔄 最近访问的位置	🚳 cyusb3.sys	2014/9/19 星期五 上午 2:36	系统文件	53 KB
	🚳 WdfCoinstaller01011.dll	2014/9/19 星期五 上午 2:36	应用程序扩展	1,591 KB
► ▼				

Figure 4-4. CY7C68013 USB Driver

After the CY7C68013 USB driver is correctly installed, the device manager will display the enumerated USB device: "Cypress FX2LP No EEPROM Device".

		×
文件(E) 操作(A) 查看(V) 帮助(H)		
▷ - 2		-
▲ - ● 通用串行总线控制器		
Cypress FX2LP No EEPROM Device		
Generic USB Hub		=
🚽 🚽 Generic USB Hub		
🚽 🖣 Intel(R) 5 Series/3400 Series Chipset Family USB Enhanced Host Controller - 3B34		
🚽 🖣 Intel(R) 5 Series/3400 Series Chipset Family USB Enhanced Host Controller - 3B3C		
🚽 🖣 Realtek USB 2.0 Card Reader		
USB Composite Device		
		-

Figure 4-5. Cypress FX2LP No EEPROM Device

Use Vivado 2016.4 to open the Slave FIFO test project located in Release folder: /Software/Test04-CY7C68013_USB_ 2.0_HS/Test04-project_CY7C68013. Below figure shows the example project of USB_FPGA:





After the Slave FIFO test project correctly synthesized, implemented and generated bit file, users could use Xilinx program tool to program the generated bit file into FPGA. Below image shows the FPGA program status with program tool.



Figure 4-6. FPGA Program

Then, users need to download Slave FIFO firmware into CY7C68013A's internal RAM or external EEPROM. First step: Windows Start->Cypress->Cypress Suite USB 3.4.7->CyConsole:







Click menu Options, select EZ-USB Interface:

Image: Show EZ UI on Startup Show EZ UI on Startup Yerbose Output Name in Windows Device Mgr (from .inf) Cypress FX2LP No EEFROM Device evice Properties Control Endpt Xfers Other Endpt Xfers Manufacturer ProductID 0x8613 Subclass 0x97 ProductID Serial Number evice Configurations (1) Value Attributes Max Power Dx01 0x80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Le <u>Uptions</u> <u>H</u> el	-p				
Name in Windows Device Mgr (from .inf) Cypress PX2LP No EEPROM Device evice Properties Control Endpt Xfers Other Endpt Xfers Misc. VendorID 0x04B4 Class 0xFF ProductD 0x04B13 Subclass 0xFF Manufacturer Protocol 0xFF Product bcdDevice 0xA001 Serial Number bcdDevice 0xA001 Serial Number Max Power 0x32 (100 mA) Configuration Interfaces (4) Intfc Alt Setting Class 0 0 0xFF (Vendor) 0xFF 0xFF 0 1 0xFF (Vendor) 0xFF 0xFF 0 2 0x	I EZ-USB In Show EZ U	terface I on Startup	t	X 🕀	€ 7	
Cypress FX2LP No EEPROM Device avice Properties Control Endpt Xfers Other Endpt Xfers Misc. VendorID 0x0484 Class 0xFF ProductD 0x6613 Subclass 0xFF Product Dx6613 Subclass 0xFF Product bcdDevice 0xA001 Serial Number . evice Configurations (1) Value Attributes Max Power Dx01 0x80 0x32 (100 mA) onfiguration Interfaces (4) Intfe Alt Setting Class Subclass Protocol 0 0 0xFF (Vendor) 0xFF 0xFF 0 1 0xFF (Vendor) 0xFF 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF Verface Endpoints (0) Address Attributes Max Pkt Size Interval	SB verbose U	utput oo mamo	Name in Wind	lows Device Mgr (fron	n .inf)	
evice Propetties Control Endpt Xfers Dther Endpt Xfers Misc. VendorID 0x0484 Class 0xFF ProductID 0x8613 Subclass 0xFF Manufacturer Protocol 0xFF Product bcdDevice 0xA001 Serial Number evice Configurations (1) Value Attributes Max Power 0x01 0x80 0x32 (100 mA) onfiguration Interfaces (4) Intto Alt Setting Class Subclass Protocol 0 0 0xFF (Vendor) 0xFF 0xFF 0 1 0xFF (Vendor) 0xFF 0xFF 0 1 0xFF (Vendor) 0xFF 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF 0 xFF 0xFF ▼	1,4		Cypress FX2L	P No EEPROM Devic	ce	
evice Properties Control Endpt Xfers Other Endpt Xfers Misc. VendorID 0x0484 Class 0xFF ProductID 0x8613 Subclass 0xFF Manufacturer Protocol 0xFF Product bcdDevice 0xA001 Serial Number bcdDevice 0xA001 Serial Number wisc 0 evice Configurations (1) Value Attributes Max Power 0x01 0x80 0x32 (100 mA) 0 onfiguration Interfaces (4) Inter Alk Setting Class Subclass 0 0 0xFF (Vendor) 0xFF 0xFF 0 0 0xFF (Vendor) 0xFF 0xFF 1 0xFF (Vendor) 0xFF 0xFF 1 0xFF (Vendor) 0xFF 0xFF 2 0xFF (
evice Properties Control Endpt Xfers Other Endpt Xfers Misc. VendorID 0x04B4 Class 0xFF ProductID 0x8613 Subclass 0xFF Manufacturer Protocol 0xFF Product bcdDevice 0x4001 evice Configurations (1) Value Attributes Max Power 0x01 0x80 0x32 (100 mA) onfiguration Interfaces (4) Intfc Alt Setting 0 0 0 0xFF 0 1 0 0 0 0xFF 0 1 0 0xFF (Vendor) 0 0xFF (Vendor) 0 0xFF 0 2 0 0xFF (Vendor) 0 0xFF (V						
VendorID 0x04B4 Class 0xFF ProductID 0x8613 Subclass 0xFF Manufacturer Protocol 0xFF Product bcdDevice 0xA001 Serial Number bcdDevice 0xA001 Serial Number bcdDevice 0xA001 Serial Number bcdDevice 0xA001 Serial Number 0x32 (100 mA) 0x32 (100 mA) onfiguration Interfaces (4) Intro Alt Setting Class Intro Alt Setting Class Subclass Protocol 0 0 0xFF (Vendor) 0xFF 0xFF 0 1 0xFF (Vendor) 0xFF 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF	evice Properties	ontrol Endpt Xfers	Other Endpt Xfers Mis	c.		
VendorID 0x0484 Class 0xFF ProductID 0x8613 Subclass 0xFF Manufacturer Protocol 0xFF Product bcdDevice 0xA001 Serial Number Max Power 0 Dx01 0x80 0x32 (100 mA) onfiguration Interfaces (4) Intro Intro Intro Alt Setting Class Subclass 0 0 0xFF (Vendor) 0xFF 0 1 0xFF (Vendor) 0xFF 0 2 0xFF (Vendor) 0xFF						
ProductID 0x86613 Subclass 0xFF Manufacturer Protocol 0xFF Product. bcdDevice 0xA001 Serial Number bcdDevice 0xA001 Value Attributes Max Power 0x01 0x80 0x32 (100 mA) configuration Interfaces (4) Intfc Alt Setting 0 0 0xFF (Vendor) 0xFF 0 1 0xFF (Vendor) 0xFF 0 2 0xFF (Vendor) 0xFF	VendorID 0	0x04B4	Class .	0xFF		
Manufacturer Protocol 0xFF Product bcdDevice 0xA001 Serial Number scdDevice 0xA001 Value Attributes Max Power 0x01 0x80 0x32 (100 mA) ionfiguration Interfaces (4) interfaces (4) Intfc Alt Setting Class 0 0 0xFF (Vendor) 0xFF 0 1 0xFF (Vendor) 0xFF 0 2 0xFF (Vendor) 0xFF	ProductID (0x8613	Subcla	ss OxFF		
Product bcdDevice 0x4001 Serial Number bcdDevice 0x4001 Value Attributes Max Power 0x01 0x80 0x32 (100 mA) configuration Interfaces (4) Intfc Alt Setting Intfc Alt Setting Class 0 0 0xFF (Vendor) 0xFF 0 1 0xFF (Vendor) 0xFF 0 2 0xFF (Vendor) 0xFF	Manufacturer		Protoco	ol., OxFF		
Serial Number evice Configurations (1) Value Attributes Max Power 0x01 0x80 0x02 (100 mA) onfiguration Interfaces (4) Intfc Alt Setting Class Subclass 0 0 0 0xFF (Vendor) 0xFF 0xFF 0 1 0xFF (Vendor) 0xFF 0xFF 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF 0xFF 0 2 0 0xFF 0 Attributes Max Pkt Size Interval	Product		bodDev	vice 0xA001		
evice Configurations (1) Value Attributes Max Power 0x01 0x80 0x32 (100 mA) onfiguration Interfaces (4) Intro Alt Setting Class 1 0xFF (Vendor) 0xFF 0xFF 0 0 0xFF (Vendor) 0xFF 0xFF 0 1 0xFF (Vendor) 0xFF 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF Address Attributes Max Pkt Size Interval	Serial Number					
Value Attributes Max Power 0x01 0x80 0x32 (100 mÅ) ionfiguration Interfaces (4) Intfc Alt Setting Class Subclass 0 0 0 0xFF (Vendor) 0xFF 0xFF 0 1 0xFF (Vendor) 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF 0xFF 0 2 0 0xFF (Vendor) 0xFF 0xFF 0 4ddress Address Attributes	ouion Configuration	a (1)				
Value Particulares India Forder 0x01 0x80 0x32 (100 mÅ) onfiguration Interfaces (4) Intfc Alt Setting Class Subclass 0 0 0 0xFF (Vendor) 0xFF 0xFF 0 1 0xFF (Vendor) 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF 0xFF 0 2 xFF (Vendor) 0xFF 0 2 Address Attributes	Value	Attributes	May Power			
Solid Onder (roo mm) Configuration Interfaces (4) Intfo Alt Setting 0 0 0 0xFF (Vendor) 0xFF 0xFF 0 1 0xFF (Vendor) 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF (Vendor) 0xFF 0xFF 0xFF 0xFF (Vendor) 0xFF 0xFF 0xFF	Y aluc		0v32 (100 mÅ)			
Configuration Interfaces (4) Intfc Alt Setting Class Subclass 0 0 0 0 0 0 0 0 0 0 0 0 0 0xFF (Vendor) 0xFF 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF	0v01	LIV8U.	0106 [100 [10]			
Intfc Alt Setting Class Subclass Protocol 0 0 0xFF (Vendor) 0xFF 0xFF 0 1 0xFF (Vendor) 0xFF 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF otaria 0xFF (Vendor) 0xFF 0xFF 0 2 0xFF (Vendor) 0xFF	0x01	0x80				
0 0 0xFF (Vendor) 0xFF 0xFF 0 1 0xFF (Vendor) 0xFF 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF ■ eterface Endpoints (0) Address Attributes Max Pkt Size Interval	0x01 onfiguration Interfac	0x80				
0 1 0xFF (Vendor) 0xFF 0xFF 0 2 0xFF (Vendor) 0xFF 0xFF ✓ nterface Endpoints (0) Address Attributes Max Pkt Size Interval	0x01 onfiguration Interfac Intfc Alt Setting	ces (4)	Subclass	Protocol		-
U 2 UxFF (Vendor) UxFF UxFF ⊻ terface Endpoints (0) Address Attributes Max Pkt Size Interval	0x01 onfiguration Interfac Intfc Alt Setting 0 0	uxeo ces (4) Class 0xFF (Vendor)	Subclass 0xFF	Protocol 0xFF		
Address Attributes Max Pkt Size Interval	0x01 onfiguration Interfac Intfc Alt Setting D 0 1	ces (4) Class 0xFF (Vendor) 0xFF (Vendor)	Subclass 0xFF 0xFF	Protocol 0xFF 0xFF		-
Address Attributes Max Pkt Size Interval	0x01 onfiguration Interfac Intfc Alt Setting 0 0 1 0 1 0 2	uxeu Class 0xFF (Vendor) 0xFF (Vendor) 0xFF (Vendor)	Subclass 0xFF 0xFF 0xFF	Protocol 0xFF 0xFF 0xFF 0xFF		
The second	0x01 Intfc Alt Setting 0 0 1 0 1 0 2 terface Endpoints	uxeu ces (4) Class 0xFF (Vendor) 0xFF (Vendor) 0xFF (Vendor) 0xFF (Vendor)	Subclass OxFF OxFF OxFF OxFF	Protocol 0xFF 0xFF 0xFF 0xFF		
	0x01 onfiguration Interfac Intfc Alt Setting 0 0 1 0 1 0 2 nterface Endpoints Address	UX80 es (4) Class DxFF (Vendor) DxFF (Vendor) DxFF (Vendor) (0) Attributes	Subclass 0xFF 0xFF 0xFF 0xFF	Protocol 0xFF 0xFF 0xFF 0xFF		
	0x01 onfiguration Interfac Intfc Alt Setting 0 0 1 0 1 0 2 terface Endpoints Address	UK80 Liss OxFF (Vendor) OxFF (Vendor) OxFF (Vendor) (0) Attributes	Subclass OxFF OxFF OxFF Max Pkt Size	Protocol 0xFF 0xFF 0xFF 0xFF		
	0x01 onfiguration Interfac Intfc Alt Setting 0 0 1 0 1 0 2 terface Endpoints Address	UK80 ices (4) Class 0xFF (Vendor) 0xFF (Vendor) 0xFF (Vendor) (0) Attributes	Subclass 0xFF 0xFF 0xFF 0xFF	Protocol OxFF OxFF OxFF Interval		
	0x01 onfiguration Interfac Intfc Alt Setting 0 0 1 0 1 0 2 terface Endpoints Address	UK80 Exes (4) Class 0xFF (Vendor) 0xFF (Vendor) 0xFF (Vendor) 0xFF (Vendor) 0xFF (Vendor)	Subclass 0xFF 0xFF 0xFF 0xFF	Protocol 0xFF 0xFF 0xFF		

Figure 4-8. Choose EZ-USB Interface

The EZ-USB Interface displays the Device information: Cypress FX2LP No EEPROM Device:





Click **Download** button and select **Slave.hex**. The Slave.hex is located in Release folder: \software\ Test04-CY7C68013_USB_FIRMWARE\USB_SLAVE_FIFO\USB_FIRMWARE\slave_sync. Notice: if users want to download firmware into external EEPROM, click **Lg EEPROM** and select **Slave.iic**.

查找范围(I)	: 🔁 slave_synd	:	+ 🗈 💣 📰	•	
00	slave, hex				
Recent					
桌面					
我的文档					
我的电脑					V
网上领民					
		8 m			
	文件名(图):	slave. hex		打开(0)	
	文件类型(E):	Intel Hex Files (*. hex)	•	取消	
		「 以只读方式打开 (B)			

Figure 4-9. Program Slave.hex

After the Slave FIFO firmware successfully downloaded, the EZ-USB Interface will display new enumerated device: **QinMou-X16**. And then users could send 512 bytes of hex value 0x55 into USB **Endpoint 2 OUT** by clicking **Bulk Trans button**:

🐨 B	Z-USB Interface
Dev	ice QinMou-X16 Clear Load Mon S EEPROM Select Mon
Ge	t Dev Get Conf Get Pipes Get Strings Download Re-Load Lg EEPROM URB Stat HOLD RUN
Ven	d Reg Reg 0x00 Value 0x0000 Index 0x0000 Length 0 Dir 0 OUT V Hex Bytes C0 B4 04 81 00 01 00 V
fso	Trans PipeLeooth 128 Packet Size Packets
Bulk	Trans: Pipe D: Endpoint 2 OUT - Length 512 Hex Bytes 55
Res	et Pipe Acontimue Tara Dias O. Endpoint 2 001 V
Set	Interface V AltSetting U
0110) 55 55 55 55 55 55 55 55 55 55 55 55 55
0120) 55 55 55 55 55 55 55 55 55 55 55 55 55
0130) 55 55 55 55 55 55 55 55 55 55 55 55 55
0140) 55 55 55 55 55 55 55 55 55 55 55 55 55
0150	35 55 55 55 55 55 55 55 55 55 55 55 55 5
0160	
01.00	
0100	
0120	
0180	
0100	55 55 55 55 55 55 55 55 55 55 55 55 55
01DC	55 55 55 55 55 55 55 55 55 55 55 55 55
OIEC	5 55 55 55 55 55 55 55 55 55 55 55 55 5
OIFC	3 55 55 55 55 55 55 55 55 55 55 55 55 55
	~

Figure 4-10. New QinMou-X16 Device and Send Test Datas



Then, change the **Pipe** selection into **Endpoint 6 IN**. After click the **Bulk Trans** button, the log window will display all the received data from USB Endpoint 6 IN. From below image, users could see all the 512 bytes of hex value 0x55 are correctly read back from Slave FIFO.





Reference 5.

- [1] ug380-Configuration.pdf
 [2] ug385-Package.pdf
 [3] ug394-Power Managment.pdf
 [4] M25P80.pdf
 [5] LPC-Link-II_Rev_C.pdf
 [6] Xc7a35t-sdram-v02.pdf



6. Revision

Doc. Rev.	Date	Comments
0.1	11/07/2017	Initial Version.
1.0	11/18/2017	V1.0 Formal Release.

