

# GUI User Manual


Revision 0.0.2

\*Technology by



## 1. Purpose

Graphic User Interface (GUI) is a software program that verifies and tests the function of the Silicon Mitus product. This document is based on SMA6101 GUI.



The Silicon Mitus evaluation system has an I2C port, so the user can control the action via the GUI program. The diagram below describes the connection for the Silicon Mitus evaluation system using the GUI Program with test equipment, USB to I2C Board, PC, USB cable and Silicon Mitus Evaluation Board (EVB) Kit.






Figure 2. Connection Diagram

## 2. Installation

Unzip SMA6101\_Control\_Panel.zip to a local PC. To install the program, run "Setup.exe" file.





#### Installation Path

- 1. Windows Start → Click " SMA6101 " SMA6101
- 2. C:\Program Files (x86)\Iron Device Corporation\SMA6101 folder. Run with SMA6101.exe

## 3. Device Configuration

Connect 'USB to I2C Board' to the Evaluation Board Kit.

- 1. Run SMA6101 GUI Program
- 2. If the USB to I2C Board is not connected normally, an error message pop-up window will appear.




Figure 3. Error Message Pop-up

## 4. Board Manual

#### 4.1 Introduction

The SMA6101 Evaluation (EV) Board is a demonstration and evaluation board that shows the capabilities and features of SMA6101 chipset designed by Silicon Mitus (Iron Device). This board has a digital class-D audio amplifier with an integrated boost converter. From input voltage or a single cell Li-ion battery power supply, the boost converter converts boosted output voltage into full digital amplifier to make large signal of outputs stable for the piezo speaker drive. Maximum output voltage level is 40 Vpp.

#### 4.2 Board Package Content

The SMA6101 EV Board package includes the following:

- 1. SMA6101 EV Board
- USB to I2C Control Board
- Cable set to connect the board in lab conditions.
- Control S/W (Released by e-mail. Please contact Silicon Mitus separately.)

#### 4.3 EV Board Overview




Figure 4. SMA6101 EV Board Placement




Figure 5. SMA6101 EV Board



Figure 6. USB to High Speed I2C Control Board

Type: 2.54 mm Pitch Pin Header for J6		
Pin	Description	Value
1	3.3 V LDO Output	+3.3 V
2 IOVDD IOVDD		
Connect Pin 1 and Pin 2 for SMA6101 if IO voltage is +3.3 V		

Type: 2.54 mm Pitch Pin Header for J7		
Pin	Description	Value
1	IOVDD	IOVDD (+3.3 V)
2	GND	GND
3	SCL	0 V to +3.3 V
4	SDA	0 V to +3.3 V

#### 4.4 Board Schematic




Figure 7. SMA6101 EV Board Schematic

## 4.5 Connectors

#### J1: Power Stage and Analog Power Supply

Type: 2.54 mm Pitch Pin Header		
Pin	Description	Value
1	VBAT	+4V / 2 A
2	GND	GND

#### J7: DVDD Power Supply

Type: 2.54 mm Pitch Pin Header		
Pin	Description	Value
1	DVDD	+1.8V / 200 mA
2	GND	GND

#### J3: Piezo Output

Type: Micro-Fit 3.0™ Right Angle Header (43650-0200, Molex)		
Pin	Description	Value
1	Piezo Output P	Maximum +42 Vpp
2	Piezo Output N	Maximum +42 Vpp

#### J2: I2C Control Pin

Type: 2.54 mm Pitch Pin Header		
Pin	Description	Value
1	IOVDD	0 V to +3.3 V
2	GND	GND
3	SCL	0 V to +3.3 V
4	SDA	0 V to +3.3 V

#### J4: I2S Input Port

Type: 2.54 mm Pitch Pin Header		
Pin	Description	Value
2, 4, 6, 8	GND	GND
1	SDO (output data from chipset)	0 V to +3.3 V
3	SDI (input data from source)	0 V to +3.3 V
5	SCK	0 V to +3.3 V
7	LRCK	0 V to +3.3 V

#### J5: MCLK input (If external clock is providing using SCK, MCLK input does not need)

Type: 2.54 mm Pitch Pin Header		
Pin	Description	Value
1	GND	GND
2	MCLK	19.2 or 24.576 MHz

## 4.6 Measurement Set Up (APX525)

This set up is for the evaluation of SMA6101. Reference equipment is APX-525 from Audio Precision.

#### 4.6.1 Connection




Figure 8. Measurement Connection (I2S input)

#### 4.6.2 Control S/W (GUI) - Quick Start (Register File Download)

This is a quick start initiated by downloading the device register file. Test steps are as the following:

- 1. Setup the H/W connection, and use the register file for device operation
- 2. Install SMA6101 Control Panel, and run SMA6101.exe
- 3. Click on "Load Registers" from "File"
- 4. Select the provided register file (.dat) for device operation
- 5. The device on the EVB will run
- You can control other functionalities as desired




Figure 9. Loading Register File




Figure 10. Selecting Register File

## 5. Direct Register Control Panel and EQ parameters

### **5.1 Direct Register Control Panel**

You can check all register values of SMA6101 from Direct Register Control Panel

1. Open "Direct Register Control Panel." Menu bar "Tool > Direct Register Control Panel"




Figure 11. Menu Bar (Tool > Direct Register Control Panel)



Figure 12. Direct Register Control Panel

### 5.2 EQ parameters

You can check register values of EQ.




Figure 13. Menu Bar (Tool > EQ Parameters)




Figure 14. EQ Parameters Control Panel

## 6. Detail Controls

## **6.1 Control Panel Overview (Main Panel)**




Figure 15. SMA6101 Register Control Panel

No.	Item	Description
1	Power On/Off with Sequence	Power On: Power-up → Speaker Output On → De-mute Power Off: Mute → Speaker Output Off → Power Off
2	Mute Control	Mute and De-mute Control
3	Volume Control	Digital Volume Control
4	Read from Device	Read I2C from DUT and Set Panel
5	Write to Device	Read Set Value from Panels and Write to DUT
6	DSP On/Off	DSP block (EQ, BassBoost and DRC) on/off
7	Status Monitoring	Click on "Status Monitoring" Reads status register and updates display every 0.2 seconds Stops monitoring when clicked again
8	Menu Bar – File	Load Register: Register Load from .dat file Save Register: Register Save to .dat file
9	Menu Bar – Tool	Direct Register Control Panel – Open Direct Register Control Panel EQ Parameters – Open EQ Parameters Panel
10	I2C Address	00 : ADDR is connected to GND 01 : ADDR is connected to IOVDD

#### 6.2 BassBoost




Figure 16. BassBoost Control Panel

No.	Item	Description
1	HPF Frequency	1st Order High Pass Filter Frequency Setting. "0" is off
2	Boost Frequency	Boost Frequency Setting: 20 Hz to 1 kHz
3	B.Boost Input	Select input of Bass Boost Block (Pre or Post HPF)
4	Filter Type	Band Pass Filter or Low Pass Filter Type
(5)	B.Boost Gain	Bass Boost Gain Setting
6	B.BoostTHRES (Boost Trigger)	Set the starting limit of Bass Boost
7	Attack Release Time (Boost Trigger)	Set the attack/release time limit of Bass Boost
8	Low Pass Frequency (Boost Trigger)	Low pass filter of the signal that controls the attack release function Should be set above boost frequency

## 6.3 EQ Control




Figure 17. Parametric EQ Panel

No.	Item	Description
1	EQ	EQ graphic (5 bands can be adjusted)
2	EQ Band	Q Factor Biquad Filter Type PEQ 2nd BW (Butter Worth) HPF 2nd BW (Butter Worth) LPF LSF (Low Shelf Filter) HSF (High Shelf Filter) Piezo Tune Gain -20 dB to +20 dB Frequency 20 Hz to 22 kHz Check Box Checked: EQ band enable

## 6.4 DRC (Comp/Limit)




Figure 18. Compressor/Limiter Control Panel

No.	Item	Description
①	Threshold	Compressor Threshold Maximum high level: - 0.1 dB Compressor off: 0.0 dB Limiter Threshold Maximum high level: - 0.3 dB Limiter off: 0.0 dB
2	Hard Limiter	Clip the signal when it exceeds the threshold
3	Compressor	Compressor Ratio Amount of compression
4	Attack / Release Time for Compressor	Attack / Release Time
(5)	Attack / Release Time for Limiter	Attack / Release Time

#### 6.5 SDO/TDM




Figure 19. SDO/TDM Control Panel for SDO Format

#### 1. TDM RX Setting

- When TDM format is used with SCK 6.144MHz (128bit, 8channel), TDM MODE EN RX setting is required.
- Select the position of left signal (TDM Rx Left Position) and right signal (TDM Rx Right Position) as TDM slot. (It is standard when using two chip solution, and only one slot is valid in one chip solution)

#### 2. TDM TX Setting

- SDA pin should be set to SDM format TDM in order to output at the location corresponding to TDM mode. (When using 8 channel 16bit, set SCK RATE 32fs and SDO LENGTH 16bit)
- TX is designed to allow both short and long sync, but only short sync is currently supported on RX (TDM 8ch). If you want to use RTX at the same time, set it to short sync.
- Considering the settings based on RTX, one channel (TDM Slot1 Position) is selected for Mono, and two channels (TDM Slot1 Position) for Stereo.

(For example, when using 8 channel mode, short sync, Mono, 16bit, Rising Edge, 8 slots)

#### 3. AP Test environment

- Create a test bench using LRCK 192kHz I2S 64fs signal
- LRCK 192kHz is divided by 1/4 to make 48kHz and PCM (DSP) format
- SCK is divided into 8 channels (16bit / channel) with 6.144MHz 128bit
- I2C settings are used to set RX valid data, and TX can be used as well
- Related I2C register is 0x21(TDM RX), 0xA5/A6(TDM TX) and 0xA4(TDM SOUT)

### TDM, 128 SCK, Short Sync




Figure 20. TDM Format

## 7. Other Control Panels

## 7.1 System Setting




Figure 21. System Setting for Other Control Panel

No.	Item	Description	
1	System CLK	Ext. CLK 19.2 MHz Ext. CLK 24.576 MHz	
2	Power Up	Analog Block Power On	
3	L/R data swap for two chips	It basically handles Left data, but change it to handle Right data.	
4	MONO MIX	When setting mono mix, add Left and Right and divide 2 (Left Signal + Right signal) / 2 See below figure for more details	




Figure 22. MONO MIX Block Diagram

## 7.2 Digital IO Control

#### 7.2.1 Digital IO Control Panel

- 1. Digital input format setting
- 2. It is recommended to use the default in case of I2S signal




Figure 23. Input Receiver Control Panel

No.	Item	Description
1	Input1 CTRL 1	I2S input format settings
2	Input1 CTRL 2	PCM input format settings
3	Input1 CTRL 3,4	PCM slot setting
4	Output Control	Output port config/Select/Format settings
(5)	Input Gain Apply input gain to left and right in I2S receiver	

## 7.3 PLL Setting




Figure 24. PLL Setting Control Panel

No.	Item	Description
1	PLL Power Down	PLL Power Down on/off

#### **Recommended Setting for PLL**

Data format	Sample rate	Input Frequency	Output Frequency	PLL_POST_N	PLL_N	PLL_F1	PLL_F2	PLL_F3,P,CP
16bit	8KHz	3.072MHz	24.576MHz	0x07	0x70	0x00	0x00	0x02
16bit	16KHz	3.072MHz	24.576MHz	0x07	0x70	0x00	0x00	0x02
16bit	48KHz	1.536MHz	24.576MHz	0x07	0xE0	0x00	0x00	0x03
16bit	96KHz	3.072MHz	24.576MHz	0x07	0x70	0x00	0x00	0x02
16bit	192KHz	6.144MHz	24.576MHz	0x07	0x70	0x00	0x00	0x06
32bit	48KHz	3.072MHz	24.576MHz	0x07	0x70	0x00	0x00	0x02
32bit	96KHz	6.144MHz	24.576MHz	0x07	0x70	0x00	0x00	0x06
32bit	192KHz	12.288MHz	24.576MHz	0x07	0x70	0x00	0x00	0x0A

When using PLL clock with bit clock, Input Frequency = Data format X Sample rate X 2(Channel)
For normal operation, the PLL input frequency should be greater than 1MHz. Therefore, when the data format is 16bit and sample rate is 8kHz or 16kHz, an external clock of 3.072MHz should be used by using MCLK.

## 7.4 TOP Manager




Figure 25. TOP Manager Panel

No.	Item	Description	
1	PLL_PD	PLL On/Off	
2	PLL_LOCK_SKIP	PLL Lock monitoring Enable/Disable (Monitor the PLL clock to lock)	
3	PLL_REF_CLK1	Select Internal OSC or External CLK as the PLL reference clock	
4	PLL_REF_CLK2	Select SCK or PLL_REF_CLK1 as the PLL reference clock	
5	Clock Sel	Determines the clock to be used as the internal system clock of the chip (External clock or PLL clock)	
6	DAC Down Conversion	For 192 kHz input signal	
7	SDO PAD OUT	Determines the state value of the SDO PAD	
8	SDO Data Out	Select the valid data when output DAC data with SDO	
9	Top Manage2	Monitoring the clock used inside the chip clock (The chip designer will deliver the tuning value)	
10	Top Manage3	Monitoring the clock used inside the chip clock (The chip designer will deliver the tuning value)	
(1)	Top Manage4	Determine generation of interrupt pin in case of TSD, OCP, UVLO and clock fault	

## 7.5 Volume Control




Figure 26. Volume Control Panel

No.	Item	Description
1	SPK Volume Control Speaker Volume (- 60 dB ~ + 24 dB)	
2	Volume/Mute Slope	Volume and Mute Slope Control Fade in / Fade out effect Volume slope is ramping up/down every 20 dB as per datasheet
3	Fine Volume (- 3.375 dB ~ + 3 dB)	

## 7.6 Boost & Output Control

#### 7.6.1 Boost & Class D control




Figure 27. Boost & Class D Control Panel

No.	Item	Description
1	SPK Mode	Speaker Output selection mode after DSP
2	Class D Amp Control	FDPEC & Feedback Gain
3	Class H & Boost	SMA6101 can be supporting 5 steps of Class-H
	Voltage Control	Each boost level will be operating when input signal touch ATTACK_LVL




Figure 28. Class-H Boost Control Operation Concept

#### 7.6.2 Boost & Output Trimming control




Figure 29. Boost & Output trimming Control Panel

No.	Item	Description
1	Class D Amp Trimming	Class D amp tuning parameter (The chip designer will deliver the tuning value)
2	Boost Trimming	Boost amp tuning parameter (The chip designer will deliver the tuning value)
3	Boost Trimming	Boost amp tuning parameter (The chip designer will deliver the tuning value)

## 7.7 Tone Generator Control




Figure 30. Tone Generator Control Panel

No.	Item	Description
1	Tone generator	Tone generator On/Off
2	Class H Input	Audio Only or Tone+Audio mix is selected
3	Bypass Tone Gen & Fine Vol	Bypass tone Generator and fine volume
4	Tone Audio Mixing	Select Audio+Tone or Tone only by applying fine volume
(5)	Tone Frequency	15 different frequencies can be selected for the tone
6	Tone Volume	Adjust the tone volume




Figure 31. Tone Generator Block Diagram

## 7.8 Brown Output Protection & VBAT Sensing Control




Figure 32. Brown Output Protection & VBAT Sensing Control Panel

No.	Item	Description
1	Brown Out Protection	The Digital Block controls the audio output and the BST output using the result of digitizing the VBAT power.  Digitize result in seven stages of BOP (Brown Out Protection) state
2	VIN Sensing	The VBAT power is detected by using the SAR ADC and the result is transmitted to the digital block

## 7.9 Protection Control




Figure 33. Brown Output Protection & VBAT Sensing Control Panel

No.	Item	Description
1	Protection Control	TSD (Thermal Shutdown) Threshold and OCP (Over Current Protection) tuning parameter (The chip designer will deliver the tuning value)
2	SDM Control	Sigma Delta Modulation tuning parameter (The chip designer will deliver the tuning value)
3	SPK OCP	OCP (Over Current Protection) tuning parameter (The chip designer will deliver the tuning value)

**Revision History** 

11011011				
Rev	DATE	CHANGES	Issued by	Notes
0.0.0	05/02/2018	Initial Release. Reviewed with GH and SM	Gyuhwa Park	
0.0.1	10/10/2018	Apply the latest GUI(Ver. 1.1.6) update	Gyuhwa Park	
0.0.2	10/12/2018	Updating of EVB schematic and layout	Brian Pyun	

Silicon Mitus cannot assume any responsibility for the consequence of use of information furnished nor for any infringement of patents or other rights of third parties which may result from its use. No circuit patent licenses are implied. Silicon Mitus reserves the right to change the circuitry and specifications without notice at any time. This publication supersedes and replaces all information previously supplied. Silicon Mitus products are not authorized for use as critical components in life support devices or systems without the express written approval of Silicon Mitus.

© 2018 Silicon Mitus, Inc. - Printed in Korea - All Rights Reserved