Troubleshooting Manual

C905

ABOUT

General information

The purpose of this document is to provide enhanced technical information for Sony Ericsson repair technicians in order to assist during service, repair and troubleshooting operations on Sony Ericsson mobile phones. It should be used as a complement to other repair instructions and tools as notified by the local Sony Ericsson representative.

To search for components throughout the entire document use the “search” function in Adobe Acrobat Reader 7.0 (or later version) and enter the component name or other word. Use zoom to enlarge.

For easier navigation of the document you can use the bookmarks that appear in the Bookmarks tab on the left side of the Adobe Acrobat Reader window. Each bookmark jumps to a page in the document.

Disclaimer

Revision History

Rev.	Date	Changes / Comments
1	12/05/2008	Initital revision.

C905 Equipment List

Note! *Additional information about the equipment used for TRS can be found in the following locations:*

Location 1: *CSPN – Repair Instructions – Additional Soldering Process – C905, C905a or C905c – Equipment List.*

Location 2: *CSPN – Repair Instructions – Mechanical – Tool Catalogue – RepairToolsCatalogue.pdf or matris.xls – C Model Tab.*

Troubleshooting Fixture

Location: CSPN – Repair Instructions – Additional Soldering Process – C905, C905a or C905c – Equipment List.
Part number: 1218-4986

Note! *Additional information about the TRS Fixture Kit can be found in the Trouble Shooting Fixtures Setup Instructions document which is included in the appendix of this manual.*

Dummy Battery

Location: CSPN – Repair Instructions – Additional Soldering Process – C905, C905a or C905c – Equipment List.
Part number: 1208-5627

Note! *The resistance between GND and BDATA should be approximately 27K Ohm.*

Instruments

Power Supply Channel 1 (VBATT)
Agilent 6632B or similar
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – RepairToolsCatalogue.pdf

Instrument Settings:
Voltage: **3.8 Volt**
Limiter: **2.0 A**

Note! *Maximal cable length between the Power Supply Channel 1 VBATT and the dummy battery cannot be more than 1 meter. The cable must be able to handle at least 16A.*

Power Supply Channel 2 (DCIO/SEPI)
Agilent 6632B or similar
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – RepairToolsCatalogue.pdf

Instrument Settings:
Voltage: **5.0 Volt**
Limiter: **2.0 A**

Oscilloscope
Agilent DSO7052A or similar
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – RepairToolsCatalogue.pdf

Digital Multimeter (DMM)
Fluke 83 or similar
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – RepairToolsCatalogue.pdf

Note! *The 0, 64 mm Test Probes is recommended by Sony Ericsson when DMM is in use see Picture 1.*

Picture 1

Spectrum Analyzer
R&S FSL 9 kHz – 3 GHz or similar
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – RepairToolsCatalogue.pdf

RF probe
HP 85024A or similar
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – RepairToolsCatalogue.pdf

Mobile Phone Tester
Yokogawa VC200 or similar
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – RepairToolsCatalogue.pdf

FM Signal Generator
R&S SMC100A or similar
Location: -

RF Adaptor

Adaptor 33 N-BNC-50-1
Adaptor to Signal Generator RF Output
See Picture 2
Location: -

Picture 2

PC Package & PC Software

PC Package (Computer)
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – RepairToolsCatalogue.pdf

Urquell Fault Trace SW with project file
Location: CSPN – Repair Instructions - Electrical – *C905, C905a or C905c* – Trouble Shooting Application
Project File: *C905, C905a, C905c* Project_R1A

Drivers
SEPI BOX Drivers
Location: http://emma.extranet.sonyericsson.com – Drivers – DSS / SEPI / SEMUTS

SE Communication Interface SEPI BOX
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – RepairToolsCatalogue.pdf
Part number: LTN 214 1484
See Picture 3.

Picture 3

Cables

USB Computer Cable
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – Re
See Picture 4.

Picture 4

DSU-60/USB Cable
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – Re
Part number: KRY 101 1413

RF Test Cable Flexible
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – Re
Part number: RPM 119 885
See Picture 5.

Picture 5

SEPI Interface Cable – A1
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – Re
Part number: KRY 101 1119/1
See Picture 6.

Picture 6

Power Cable RED to Power Supply Channel 1 (VBATT)
Maximum Length: 1m
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – RepairToolsCatalogue.pdf

Power Cable BLACK to Power Supply Channel 1 (VBATT)
Maximum Length: 1m
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – RepairToolsCatalogue.pdf

Customized Power Supply Channel 2 Cable (DCIO/SEPI)
Customize the cable according to following instructions below:
(*Step 1, Step 2, Step 3 and Step 4)*

Step 1:
Take the CST-75 battery charger and cut of the charger according to Picture 7.

Picture 7

Note! *The Cable length must be exactly 1.3 meters.*

Step 2:
Connect the CST-75 charger Red or White wire to the Plus Output and the Black wire to the Minus (GND) Output at backside of the Power Supply Channel 2 (DCIO/SEPI) according to Picture 8.

Picture 8

Step 3:
Cut off insulating material from the inside of the charger plug according to Picture 9.

Picture 9

Step 4:
Connect DCIO Cable and SEPI Interface Cable – A1 according to Picture 10.

Picture 10



Picture 11

Note! *The setup example presented in the Picture 11 is wrong!*

Connection Instructions for the Dummy Battery

This is the correct setup when using the Dummy Battery.
See Pictures 12 and 13.

Picture 12

Picture 13

Customized FM Radio Cable

Step 1:
Use the Test lead BNC-4mm 1,5m Cable, see Picture 14.

Picture 14

Product Name: Test lead BNC-4mm 1,5m
Product Description: Test lead with 4 mm lab plugs at one end and a BNC plug at the other.
Manufacturer: PMK Germany

Location: http://www.elfa.se/en/ or other supplier.
Part number: 46-310-40
Note! *This is the ELFA part number.*

Step 2:
Cut the Red Lab Plug connector according to Picture 15.

Picture 15



Step 3:
Use any Hands-Free (PHF) Cable and cut it according to Picture 16.

Picture 16

Note! *Cable length should be at least 40 cm.*

Step 4:
Only use the Wire that is connected to PIN2 and cut out all others according to Picture 17.

Picture 17



Note! *Use DMM instrument to ensure which of the wires are connected to PIN2 at Hands-Free (PHF) system connector plug.*

Step 5:
Connect the Cable from the Picture 15 and Cable from the Picture 17 according to Picture 18.
Note! *Use a soldering iron for this action and then use insulating material to protect the contact point.*

Picture 18

Test Cards

Local SIM
Any functional Local SIM Card
See Picture 19.

Picture 19

Test SIM GSM/UMTS
One Test SIM GSM/UMTS is needed to perform Current Consumption Test, see Picture 20.
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – RepairToolsCatalogue.pdf

Note! *To buy a Test SIM GSM/UMTS, please contact your supplier of test equipment.*

Picture 20

Sony Memory Stick M2
Any functional Memory Stick Micro M2 Card
See Picture 21.

Picture 21

SMK RF Probe
Location: CSPN – Repair Instructions – Mechanical – Tool Catalogue – Re
Part number: SXA 109 6356
See Picture 22.

Picture 22

Power On/Off Problems



USB and Software Flash Problems



Dead Phone Problems part 1



Dead Phone Problems part 2



Dead Phone Problems part 3

START

NOTE !
Before following this guide the
Dead Phone Problems part 2 TRS guide
must be finished

Is the VCORE12 Voltage Ok
- No → 1.1V – 1.2V DC at MP 115 (V2201_Cathode)
  - No → 3.8 Volt DC at MP 114 (L2201)
    - No → Replace L2201
    - Yes → SL 5 Replace V2201 or N2000 SL 4 Escalate
  - Yes → Is MP 116 (ST2209) Short circuit to the PBA GND (Shield Can Fence)
    - Yes → SL 5 Replace N2000 or N2010 SL 4 Escalate
    - No → Replace L2200
- Yes → Is the VCORE18/VMEM18 Voltage Ok
  - No → 1.8 Volt DC at MP 40 (ST2225)
    - Yes → SL 5 Replace N2010 SL 4 Escalate
    - No → Is MP 40 (ST2225) Short circuit to the PBA GND (Shield Can Fence)
      - Yes → SL 4 Replace N2200 SL 5 Replace N2010
      - No → SL 4 Replace N2200 SL 5 Replace L2202
  - Yes → **Step 1:** Disconnect: VBATT and DCIO/SEPI
    Step 2: Connect: Key Flex Assy and Slider FPC Assy to the PBA
    Connect: VBATT Only
    Step 3: Use EMMA SW
    Press the "C" key and Connect USB Cable from the PC to the PBA
    Flash the Phone with ITP SW
    → Is the ITP SW Flash Successful
    - Yes → SL 5 Replace N2020 SL 4 Escalate
    - No → Go to USB and Software Flash Problems TRS guide

Display Problems

START

Step 1:
Flash the Phone with EMMA SUCR SW
If successful claim SW Flash
If not go to step 2.

Step 2:
Load ITP SW into the Phone
Use TRS Fixture
Connect:
PBA Key Flex Flip, Slider FPC Assy and Display to the PBA
Connect: VBATT and DCIO/SEPI
Use Fault Trace SW and go to:
MMI
Misc
Init Screen Testing
Display Pattern
Activate:
TV Test Pattern
If Display is working on the TRS Fixture then Replace
Display, PBA Key Flex Flip or Slider FPC Assy
If not then continue with
Display illumination Problems TRS guide

Is the Display Backlights Ok
- No → Go to Dispaly illumination Problems TRS guide
- Yes → Is the picture too dark or too light
  - Yes → Go to Opto Sensor Problems TRS guide
  - No → Disconnect: VBATT and DCIO/SEPI and Remove PBA from the TRS Fixture
    Use Digital Multimeter instrument (DMM) and perform:
    Z4200, Z4201 and Z4202
    Display Filter Test 1 and 2

    NOTE !
    Be very careful when you're cutting the Shield Can Fence to avoid component damage

    → **It is recommended to use microscope for these measurements**

    Z4200, Z4201 and Z4202
    Display Filter Test
    Test 1:
    Check if Pins: 1,2,3,4,5,6,7,8 are NOT short circuit to GND
    Test 2:
    Max 2 Ohm between the following pins:
    Pin 1 and 5
    Pin 2 and 6
    Pin 3 and 7
    Pin 4 and 8
    NOTE !
    Test 1 and 2 must be made on all filters

    → Are all Display Filters Ok
    - No → Replace Z4200, Z4201 or Z4202
    - Yes → Replace X4200 → Is the Display Problem solved
      - Yes → Claim Component X4200
      - No → SL 5 Replace N2010 SL 4 Escalate

Display Illumination Problems



Opto Sensor Problems



On-Off Key Problems



Numeric Keypad and Camera Snap Button Problems



Navigation Keypad and Game A and B Button Problems



Volume Up and Down Button Problems



Camera Play and Mode (REC) Button Problems



Numeric Keypad LED Problems



Navigation Keypad LED Problems



Auto Focus LED Problems



Back-Side LED Problems



Tally LED Problems



Camera Snap Button LED Problems



Camera Navigation LED Problems



Trickle Charge LED Problems



Xenon Flash Problems



Multimedia Combo Chip Problems



Camera Problems



Camera Cover Detect Problems



TV OUT Problems



Charging Problems



USB/VBUS Charging Problems



SIM Problems



Memory Stick Problems



Primary and Secondary Mic Problems



Ear Speaker Problems



Loudspeaker Problems



Hands-Free (PHF) Problems



FM Radio Problems



FM Radio Antenna Problems



Bluetooth Problems



WLAN Problems



GSM Network Problems



WCDMA BAND I,II,V Network Problems



WCDMA BAND VIII Network Problems



A-GPS Problems



Accelerometer Problems



Vibrator Problems



Real Time Clock Problems



Slide Sensor Problems



System Connector Protection Test

Perform Diode and Ohm measurements, use the DMM instrument.
Note! *The Battery must be removed from the Phone during this test.*
Note! *Connect the Black probe to X2405_PIN 9 (GND).*



System Conn. X2405 *(PIN Position)*	Diode Measurements *(Volt)*	Ohm Measurements *(Ohm)*	SL 4 *(Repair Action)*	SL 5 *(Repair Action)*
1	0L	1M - 0L	X2405 L2407 N2421 if lower	C2439 if lower
2	0	0	X2405 if higher L2406 if higher	No Action
3	2.6 – 2.8	12K	X2405 if higher L2401 if higher N3101 if lower or higher	C2443 if lower
4	0.7 - 1.2	1.0K – 1.1K	L2402 if higher N3101 if lower or higher X2405 if higher	C2442 if lower
5	1.8 – 2.0	2.0K – 2.2K	X2405 if higher L2403 if higher N3101 if lower or higher	C2448 if lower
6	1.8 – 2.0	2.0K – 2.2K	X2405 if higher L2404 if higher N3101 if lower or higher	C2447 if lower
7	0	75	X2405 if higher V2414 if lower R2443 if higher N2700 if lower or higher	C2445 if lower L2405 if higher C2444 if lower R2453 if higher
8	2.0 - 2.6	500K – 700K	X2405 if higher R2448 if higher V2417 if lower N2422 if lower or higher	R2478 if higher R2434 if higher
9	**GND**	**GND**	X2405 if higher	L2449 if higher
10	0.7 – 0L	50K – 0L	X2405 Z2400 V2415 if lower N2420 if lower	R2445
11	0.7 – 0L	50K – 360K	X2405 if higher Z2400 if higher V2416 if lower N2420 if lower or higher	R2446 if higher
12	0L	75K – 0L	V2412 if lower V2202 if lower	C2440 if lower C2441 if lower

Current Consumption Test

Step 1:

Insert a Local SIM Card and use the phone with the Normal SW (SSW).
Use Dummy Battery connected to Power Supply Channel 1 (VBATT).
Instrument settings: Voltage: 3.8 Volt, Limiter 3A.

Note: (Dummy Battery)
The resistance between GND and BDATA should be approximately 27KOhm.

Measure the current consumption when Phone is turned off.
Take a note of the current consumption at Power Supply Channel 1 (VBATT).

The Current consumption in off mode should be less than 1mA.
If more than 1mA go to **Dead Phone Problems part 1 TRS guide.**

Step 2:

Turn the Phone On:

Measure the deep sleep current max 6mA typical between **0-3mA.** Make sure that the operator is running with deep sleep mode.

Note: *This operation can be switched off by operator if network is busy or heavily-loaded.*

If phone using more than 6mA, then go to EMMA and run Software Update Contents Refresh (SUCR SW).

Step 3 with Fault Trace SW application:

- Flash the phone with ITP SW
- Use Dummy Battery connected to the Power Supply Channel 1 (VBATT)
- Use Fault Trace SW

Connect the:
- Dummy Battery connected to the Power Supply Channel 1 (VBATT):
  Instrument settings: Voltage: 3.8 Volt, Limiter 3 A

- Connect DCIO/SEPI to the phone:
  Instrument settings: Voltage: 5 Volt, Limiter 2 A

Perform the following tests:

- **Max TX Power GSM 850 MHz**

  Fault Trace SW settings:
  TX and RX GSM
  GSM Mode Settings:
  TX Switched
  GSM Radio Settings:
  Select Band: GSM 850
  Channel: 128
  Power Level: 5

Limits GSM 850 MHz
- Transmitter current: **325mA**
- **Tolerance: ±30%**
- **Max TX Power GSM 900 MHz**

Fault Trace SW settings:
TX and RX GSM
GSM Mode Settings:
TX Switched
GSM Radio Settings:
Select Band: GSM 900
Channel: 1
Power Level: 5

Limits GSM 900 MHz
- Transmitter current: **250mA**
- **Tolerance: ±30%**

- **Max TX Power DCS 1800 MHz**

Fault Trace SW settings:
TX and RX GSM
GSM Mode Settings:
TX Switched
GSM Radio Settings:
Select Band: DCS 1800
Channel: 512
Power Level: 0

Limits DCS 1800 MHz
- Transmitter current: **220mA**
- **Tolerance: ±30%**

- **Max TX Power PCS 1900 MHz**

Fault Trace SW settings:
TX and RX GSM
GSM Mode Settings:
TX Switched
GSM Radio Settings:
Select Band: PCS 1900
Channel: 512
Power Level: 0

Limits PCS 1900 MHz
- Transmitter current: **180mA**
- **Tolerance: ±30%**

- **Max TX Power WCDMA BAND I**
(**Note:** *Valid only for C905 and C905a*)

Fault Trace SW settings:
TX and RX WCDMA
Radio Settings:
Select Band: BAND I
Fast Select Channels: Ch LOW
Modes: Max Pwr 23dBm

Limits WCDMA BAND I
- Transmitter current: **550mA**
- **Tolerance: ±25%**

- **Max TX Power WCDMA BAND II**
(**Note:** *Valid only for C905a*)

Fault Trace SW settings:
TX and RX WCDMA
Radio Settings:
Select Band: BAND I
Fast Select Channels: Ch LOW
Modes: Max Pwr 23dBm

Limits WCDMA BAND I
- Transmitter current: **470mA**
- **Tolerance: ±20%**

- **Max TX Power WCDMA BAND V**
(**Note:** *Valid only for C905a*)

Fault Trace SW settings:
TX and RX WCDMA
Radio Settings:
Select Band: BAND I
Fast Select Channels: Ch LOW
Modes: Max Pwr 23dBm

Limits WCDMA BAND I
- Transmitter current: **590mA**
- **Tolerance: ±10%**

- **Max TX Power WCDMA BAND VIII**
(**Note:** *Valid only for C905 if WCDMA BAND VIII is supported*)

Fault Trace SW settings:
TX and RX WCDMA
Radio Settings:
Select Band: BAND I
Fast Select Channels: Ch LOW
Modes: Max Pwr 23dBm

Limits WCDMA BAND I
- Transmitter current: **700mA**
- **Tolerance: ±10%**

If current consumption is out of the test limits, try to solve the problem by running SERP Calibration. If still problem with current consumption then go to:
GSM and WCDMA Network problems TRS guides.

If the current consumption is equal to the test limits then go to:
Charging Test.

Backup Capacitor Test

To perform this test use:

- Phone with ITP SW
- Power Supply Channel 1 VBATT: Instrument settings: Voltage: 3.8V, Limiter: 2A
- Power Supply Channel 2 DCIO/SEPI: Instrument settings Voltage: 5V, Limiter: 2A

This test should be performed in 3 steps:

Step1:

Measure the voltage at the Backup capacitor by using **Fault Trace SW- Logic** - **ADC Values – Read ADC Value** (Reading 1).

Step2:

This step should be done **30 seconds** after Step 1. Measure the voltage at the Backup capacitor by using **Fault Trace SW - Logic – ADC Values - ADC Channels – Read ADC Value** (Reading 2).

Step3:

Compare the difference between Reading 1 and Reading 2 with the reference table below. If the Reading 1 value is between 50 and 680 go to Interval 1, if between 681 and 800 go to Interval 2, if between 801 and 880 go to Interval 3 and compare with the Reading 2 – Reading 1 Min and Max Limits.

Reference Table:

	Min	Max	Unit
Absolute readout Reading 1	50	880	Dec

Reading 1 (Dec)	**Reading 2 – Reading 1 (Dec)**	
	Min	Max
Interval 1 (50 – 680)	20	210
Interval 2 (681 – 800)	5	30
Interval 3 (801 – 880)	0	10

Note: The upper table contains the absolute limits for the readouts. The lower table contains the allowed delta between the first and the second readout, separated in time with 30 seconds.

If the readings are out of limits replace **C2214** Backup capacitor.

If the problem is not solved then SL 5 Replace N2000 SL 4 Escalate.

Charging Test

To perform this test use:

- Phone with the Normal SW (SSW)
- Dummy Battery connected to Power Supply Channel 1 (VBATT)
  Note! *The Dummy Battery should have approximately 27 KOhm resistance between GND and BDATA.*
- Power Supply Channel 1 (VBATT)
  Instrument settings:
  Voltage: from 3.0 Volt to 4.2 Volt, according to VBATT row in the Reference Table.
  Limiter: 2A
- Power Supply Channel 2 (DCIO/SEPI)
  Instrument settings:
  Voltage: 5V
  Limiter: 2A

Test instructions:

- Disconnect the DCIO/SEPI Cable between each measurement and wait for the phone to shut down when changing VBATT voltage.
- Take a note of Current measurements at Power Supply Channel 2 DCIO/SEPI and Display charging indicator X seconds after DCIO/SEPI cable has been inserted according to Test Time row in the reference table below.
- Compare test results with reference table below, tolerance +/-20%.

Reference Table

VBATT x Volt	3.0	3.1	3.2	3.3	3.4	3.5	3.6	3.7	3.8	3.9	4.0	4.1	4.2
Test Time x sec.	15s	15s	15s	25s	25s	25s	25s	30s	30s	30s	30s	30s	45s
DCIO/SEPI Current mA	250	250	250-500	500	500	500	500	800-1000	800-1000	800-1000	800-1000	500-750	0
Display indicate charging	Nothing	Nothing	Yes or Nothing	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Fully Charged

Note! *The Power Supply Channel 1 (VBATT) must allow reverse current.*

If the charging current is NOT equal to the reference table then go to:
Charging Problems TRS Guide.

If the charging current is equal to the reference table value then insert the normal battery and test the charging current to verify that the phone battery is working properly.

Measure the voltage at the battery to define the current level.
If the battery is receiving the right current, then the phone and the battery are working properly.

ASIC Revision Test

Note:
The Keypad Scan Test may not be activated when performing this test.

Purpose:

- To verify that the ASIC is correctly mounted, that the communication works and that the revision is correct.

The tested ASICs are:

- D2010 (Kajsa)
- N2000 (Vera)
- N1300 (Bluetooth and FM Radio ASIC)
- N2411 (Accelerometer)
- N1400 (A-GPS Module)

To perform this test use:

- Phone with ITP SW
- TRS Fixture
- Power Supply Channel 1 VBATT (Voltage: 3.8V, Limiter: 2A)
- Power supply Channel 2 DCIO/SEPI (Voltage: 5V, Limiter: 2A)
- Fault Trace SW, go to: General – Asic Revisions – Read All

Reference Table:

ASIC	Part number	Description	Return value (hex)
N2010	1208-3871	CPU (Kajsa)	0xE8
N2000	1202-0639	Power Management (Vera)	0xC8
N1300	1200-6182	Bluetooth	
		Firmware Revision	Ox5,0x3
		Chip ID	0x0,0x0,0x0,0x0,0x0 Will always return 0 on STLC because Chip ID is not supported.
N2411	1202-1676	Accelerometer	0x3b
N1400	1200-0700	A-GPS Module	254,0,253,192,0,242,113,9,16,252 **NOTE!** The Key Flip Flex Assy must be connected to the PBA during this test.
N1300	1200-6182	FM Radio	When FM Radio is **On:** Ox1253 When FM Radio is **Off:** Ox1200



MP 1, MP 30 (C3137 and C3148)



MP 2 (ST1404) Shortly after the phone is powered on

Note: This is an example! The shape of the signal can be different.



MP 14 (L2405 TV_OUT)



MP 19 (ST2108 TV_CLK)



MP 20 (ST2109 VIDCC_CLK)



MP 22 (ST2106 BT_CLK)



MP 24 (ST2105 WLAN_CLK)



MP 27 (W1300_Pin 4)



MP 28 (W1300_Pin 3)



MP 32 (ST1403) Shortly after the phone is powered on



MP 34 (SP2410)



MP 37 (ST2110 CAMSYSCLK)



MP 38 (R2102_MCLK)



MP 47 (N1500)



MP 48 (C1502 BT_ANT)



MP 55 (ST2107 AGPS_CLK)



MP 59 (TP2203 VOPTO30)



MP 100, MP 101 (L3126, L3125)

Note: This is an example! The shape of the signal can be different.



MP 99, MP 102 (C3125, C3124)

Note: This is an example! The shape of the signal can be different.



MP 103 (C3146)



MP 107 (ST2410)



MP 108, MP 109 (L2403, L2404)

Note: This is an example! The shape of the signal can be different.



MP 117 (V4200_Pin 3)



MP 98, MP 121 (C3156, C3155)

Note: This is an example! The shape of the signal can be different.



MP 122 (C3145)



MP 123 (R3151 1 kHz)



MP 123 (R3151) Handsfree (PHF) Problems TRS-Guide

Note: This is an example! The shape of the signal can be different.



MP 135 (ST2104 RTCCLK)



MP 136 (C2100 32 kHz)



MP 138 (C2101 32 kHz)



MP Vibrator + on TRS Fixture



WLAN TX Output Power



Blt MacPwr MOD 0



Blt MaxPwr MOD 1


12 11 10 9 8 7 6 5 4 3 2 1
MP X2405 Pin 1-12
MP Z4202 Pin 1-8
MP Z4201 Pin 1-8
MP Z4200 Pin 1-8
MP 1
MP 2
MP 3
MP 4
MP 5
MP 6
MP 7
MP 8
MP 9
MP 10
MP 11
MP 12
MP 13
MP 14
MP 15
MP 16
MP 17
MP 18
MP 19
MP 20
MP 21
MP 22
MP 23
MP 24
MP 25
MP 26
MP 27
MP 28
MP 29
MP 30
MP 31
MP 32
MP 33
MP 34
MP 35
MP 36
MP 37
MP 38
MP 39
MP 40
MP 41
MP 42
MP 43
MP 44
MP 45
MP 46
MP 47
MP 48
MP 49
MP 50
MP 51
MP 52
MP 53
MP 54
MP 55
MP 56
MP 57
MP 58
MP 59
MP 60
MP 61
MP 62
MP 63
MP 64
MP 65
MP 66
MP 67
MP 68
MP 69
MP 70
MP 71
MP 72
MP 73
MP 74
MP 75
MP 76
MP 77
MP 78
MP 79
MP 80
MP 81
MP 82
MP 83
MP 84
MP 85
MP 86
MP 87
MP 88
MP 89
MP 90
MP 91
MP 92
MP 93
MP 94
MP 95
MP 96
MP 97
X2405
N2010
E1001
N2420
N2700
N1510
N1300
X4200
E1000
cut-out
LABEL
C2214


MP 98
MP 99
MP 100
MP 101
MP 102
MP 103
MP 104
MP 105
MP 106
MP 107
MP 108
MP 109
MP 110
MP 111
MP 112
MP 113
MP 114
MP 115
MP 116
MP 117
MP 118
MP 119
MP 120
MP 121
MP 122
MP 123
MP 124
MP 125
MP 126
MP 127
MP 128
MP 129
MP 130
MP 131
MP132
MP 133
MP 134
MP 135
MP 136
MP 137
MP138
MP 139
MP 140
MP 141
MP 142
MP 143
MP 144
MP 145
MP 146
MP 147
MP 148
MP 149
MP 150
MP 151
MP 152
MP 153
MP 154
MP 155
MP 156
MP 157
MP 158
MP 159
MP 160
MP 161
MP 162
MP 163
MP 164
MP 165
MP 166
MP 167
MP 168
X2401
X2402
X2201
X2410
X4400
X4410
N2000
N1200
E1002
E1004
L2202
Cutout







Access side GPIO mapping		
Port	Usage	Page
AccGPIO00	USB_HSSTP	B14
AccGPIO01	USB_HSDR	B14
AccGPIO02	CTMS	B14
AccGPIO03	CFMS	B14
AccGPIO04	USB_HSINCLK	B14
AccGPIO05	USB_HSNXT	B14
AccGPIO06	USB_HSDATA4	B14
AccGPIO07	USB_HSDATA5	B14
AccGPIO08	USB_HSDATA6	B14
AccGPIO09	USB_HSDATA7	B14
AccGPIO10	UART3_RX	R04
AccGPIO11	UART3_TX	R04
AccGPIO12	UART3_CTS	R04
AccGPIO13	UART3_RTS	R04
AccGPIO14	CH_DET_DP	B14
AccGPIO15	CH_DET_DM	B14
AccGPIO16	USB_HSCHIP_SEL	B14
AccGPIO17	AGPS_SYNC	R04
AccGPIO18	USB_HSDATA3	B14
AccGPIO19	WLAN_SPI_CSn	R05
AccGPIO20	ACC_SPI_DI	R03
AccGPIO21	ACC_SPI_DO	R03
AccGPIO22	ACC_SPI_CLK	R03
AccGPIO23	OVP_FLAG	B14
AccGPIO24	not used	T01
AccGPIO25	WLAN_SPI_IRQ	R05
AccGPIO26	BT_SPI_CSn	R03
AccGPIO27	BT_SPI_INT	R03

BT-chip GPIO mapping		
Port	Usage	Page
BTGPIO0	WLAN_CONFIRMn	R03
BTGPIO8	WLAN_BT_STATE	R03
BTGPIO9	not used	R03
BTGPIO10	not used	R03
BTGPIO11	WLAN_BT_PRIORITY	R03
BTGPIO16	not used	R03

Application side GPIO mapping		
Port	Usage	Page
AppGPIO00	FM_INT	A04
AppGPIO01	APP_LOG	B14
AppGPIO02	CAMIRQ	I03
AppGPIO03	COVER_OPEN	I03
AppGPIO04	SLIDE_SENSE	B15
AppGPIO05	VIDCC_SPI_CS	B16
AppGPIO06	VTV15_EN	B08
AppGPIO07	VIDCC_SPI_DI	B16
AppGPIO08	VIDCC_SPI_DO	B16
AppGPIO09	VIDCC_SPI_CLK	B16
AppGPIO10	AGPS_CLK_EN	B03
AppGPIO11	X_CHARGE_RDY	I04
AppGPIO12	MSDETECT	B13
AppGPIO13	AFLED_EN	I04
AppGPIO14	TV_CS	I02
AppGPIO15	DCON	xxx
AppGPIO16	VIDCC_INT	B16
AppGPIO17	FM_SELECT	A02
AppGPIO18	VIDCC_RESn	B16
AppGPIO19	TV_RESn	I02

MP202 GPO mapping		
Port	Usage	Page
GPO_P0	not used	B16
GPO_P1	not used	B16
GPO_P2	not used	B16
GPO_P3	not used	B16
PO0	CAM_LDO_EN	B16
PO1	not used	B16
PO2	VCAMSD_EN	B16
PO3	CAMRESn	B16
PO4	VIDCC_L1DET	B16
PO5	VIDCC_L1_EN	B16
PO6	VIDCC_SDR_EN	B16
PO7	VIDCC_CLKREQn	B16

GPIO expander mapping		
Port	Usage	Page
GPIO_O0	not used	T01
GPIO_O1	AGPS_LDO_EN	R04
GPIO_O6	AMPCTRL	A02
GPIO_O7	AGPS_PWRON	R04
GPIO_O8	LED_TALLY	I04
GPIO_O9	WLAN_RSTn_PDn	R05
GPIO_O10	WLAN_PDn	B10
GPIO_O11	XEFL_CHARGE_EN	I03
GPIO_O12	XEFL_FCD	I04
GPIO_O13	XEFL_SB	I04
GPIO_O14	XEFL_SPD1	I04
GPIO_O15	XEFL_SPD0	I04
GPIO_P2	AGPS_CLKREQn	B03
GPIO_P3	TV_CLKREQn	B03
GPIO_P4	not used	T01
GPIO_P5	not used	T01

Made for	
Top Schematic	
Document Nr	Revision
1210-8302 Page 1	**5**







Made for	
Audio **Audio Top**	
Document Nr	Revision
1210-8302 Page A1	**5**



Made for	
Audio **Audio Analog**	
Document Nr	Revision
1210-8302 Page A2	5



Made for	
Audio **Audio Digital**	
Document Nr	Revision
1210-8302 Page A3	5





Made for	
Audio **FM Radio**	
Document Nr	Revision
1210-8302 Page A4	**5**



Made for	
Application & System Performance Top	
Document Nr	Revision
1210-8302 Page B1	**5**





Made for	
Application & System Performance **System Top**	
Document Nr	Revision
1210-8302 Page B2	**5**



Made for	
Application & System Performance System Control - Clocks & Resets	
Document Nr	Revision
1210-8302 Page B3	5





Kajsa PoP MCP Memory



This symbol is placed here to include MCP memory in BOM
Electrical interface can be seen on page B05

Made for	
Application & System Performance **System Memories**	
Document Nr	Revision
1210-8302 Page B4	**5**





Made for	
Application & System Performance System PoP IF	
Document Nr	Revision
1210-8302 Page B5	**5**



Made for	
Application & System Performance Power Top	
Document Nr	Revision
1210-8302 Page B6	**5**



Made for	
Application & System Performance **Power - Regulators & Charging**	
Document Nr	Revision
1210-8302 Page B7	5

Camera Power



TV_Out Power



MP202 Power









Made for	
Application & System Performance **Power - Imaging**	
Document Nr	Revision
1210-8302 Page B8	**5**



Made for	
Application & System Performance Power ASICs	
Document Nr	Revision
1210-8302 Page B9	5





Made for	
Application & System Performance **Power - WLAN**	
Document Nr	Revision
1210-8302 Page B10	**5**

Made for	
Application & System Performance Connectivity Top	
Document Nr	Revision
1210-8302 Page B11	**5**



Made for	
Application & System Performance Connectivity - I2C & ADC	
Document Nr	Revision
1210-8302 Page B12	**5**


M2 IF
VMC18
C2422 2.2uF
C2410 2.2uF
C2421 100nF
X2401
M2 CONNECTOR
N2010
KAJSA_BOTTOM MEMORY_CARD_A_19_24
KAJSA_BOTTOM_CONNECTIVITY
MMC/SD/MSPRO_IF
MCCLK AA23
MCCMD AB24
MCDAT0 AA22
MCDAT1 AC24
MCDAT2 AD24
MCDAT3 AC23
MCCMDDIR AC25
MCDATADIR AB22
NC
SP2411
SP2412
DB3210ADT/7POPHF
1208-3871
R2417 100Kohms
R2418 100Kohms
R2419 100Kohms
R2420 100Kohms
R2421 100Kohms
MCCLK
MCCMD
MCDAT0
MCDAT1
MCDAT2
MCDAT3
MSDETECT
C2411 33pF <NM>
NC
NC
1200-9764 2
VDDE18
R2422 470Kohms
N2010
APPLICATION GPIO_12
U16
MP 35
DB3210ADT/7POPHF
1208-3871


SIM IF
VDDE18
VBAT
MP 34
SP2410
R2415 10Kohms
C2412 100nF
N2010
KAJSA_BOTTOM_SIM_A_20_24
KAJSA_BOTTOM_CONNECTIVITY
SIM_INTERFACE
SDAT V11
SCLK AE7
SRSTn V12
DB3210ADT/7POPHF
1208-3871
MP 106
NC
C2413 100pF
N2000
ERICSSON AB 3100 OP AND SERVICES
SIM IF
VBAT_I M3
SIMOFF_N P2
SDAT N3
SCLK M1
SRST_N M2
SIMLDO_OUT L1
SIMDAT P1
SIMCLK N2
SIMRST_N N1
AB3100
1202-0639 2
C2414 1uF
R2416 10Kohms
V2400 <NM>
ST2410
MP 107
ST2411
MP 105
MP 152
MP 156
SIMVCC
SIMRSTn
SIMCLK
NC
SIMDAT
MP 155
MP 153
MP 151
MP 154
MP 150
X2402
SIMVCC
SIMCONRST
SIMCONCLK
GND
NC
SIMCONDAT
SIMHOLDER-SHIHO
1202-0528
C2415 33pF <NM>
C2416 33pF <NM>
C2417 33pF <NM>
C2418 33pF <NM>
C2419 10nF
C2420 1uF


VMC18
VDDE18
VBAT
VMC18
VDDE18
VBAT



Made for	
Application & System Performance Connectivity	
Document Nr	Revision
1210-8302 Page B14	5





Made for	
Application & System Performance Connectivity - Keypad	
Document Nr	Revision
1210-8302 Page B15	5



Made for	
Application & System Performance Connectivity - Video Companion Chip	
Document Nr	Revision
1210-8302 Page B16	**5**





Made for	
Imaging Top	
Document Nr	Revision
1210-8302 Page I1	**5**



Made for	
Imaging **Display**	
Document Nr	Revision
1210-8302 Page I2	**5**





Made for	
Imaging Camera	
Document Nr	Revision
1210-8302 Page I3	**5**





Made for	
Imaging **LMU & Flash**	
Document Nr	Revision
1210-8302 Page I4	**5**



Made for	
Access Top	
Document Nr	Revision
1210-8302 Page R1	**5**



Made for	
Access GSM & UMTS	
Document Nr	Revision
1210-8302 Page R2	**5**



Made for	
Access Bluetotth	
Document Nr	Revision
1210-8302 Page R3	**5**





Made for	
Access AGPS	
Document Nr	Revision
1210-8302 Page R4	**5**



Made for	
Access WLAN	
Document Nr	Revision
1210-8302 Page R5	5











Made for	
Test	
Document Nr	Revision
1210-8302 Page T1	**5**



C1207	1000-6901	D2	C1525	1000-0048	B4	C2271	1000-6901	D2	C2314	1000-0048	C2	C2350	1000-0048	C2	C3101	1000-0056	D1	C4404	1000-0061	D3	N2201	1000-8623	D3	R1509	1000-0376	B4	R2214	1000-0231	B3	R2502	1000-4063	D2	R4406	1000-0179	D3	X4200	1204-5252	C3
C1217	1000-6901	D2	C1526	1000-0048	B4	C2274	1000-0051	D2	C2320	1000-0051	C2	C2351	1000-0048	C2	C3104	1000-0340	B2	C4405	1200-0286	D3	N2208	1000-8623	B3	R1510	1000-0376	B4	R2215	1000-0231	D2	R3100	1000-0181	C3	R4410	1000-0048	C2	X4300	1200-1733	B5
C1300	1000-0048	B4	C1527	1000-0051	B4	C2277	1000-6901	D2	C2321	1000-0048	C3	C2352	1000-0048	C2	C3106	1000-0061	B2	C4406	1000-0075	D3	N2209	1001-0062	B3	R1511	1000-0230	C3	R2217	1000-0231	D3	R3102	1000-0388	B2	R5101	1000-0231	B2	X4311	1204-9353	C4
C1302	1000-0048	B3	C1528	1000-0048	B4	C2278	1000-6901	D2	C2322	1000-0048	B2	C2353	1000-0068	C2	C3107	1000-6080	B2	C4407	1000-0048	D3	N2210	1201-9681	D2	R1512	1000-0230	C3	R2223	1000-0231	D2	R3106	1000-0249	B2	R5102	1000-0175	B2	X4312	1204-9353	C5
C1303	1000-0048	B4	C1530	1000-5956	B3	C2279	1000-0048	B3	C2323	1000-0048	B2	C2354	1000-0068	C2	C3108	1000-6080	B2	C4410	1000-0048	C3	N2212	1200-1974	D2	R1514	1000-0241	B3	R2228	1000-0231	C2	R3128	1000-0181	B2	S2415	1204-1127	D3	X4313	1204-9353	D5
C1502	1000-0066	C3	C2105	1000-0039	C3	C2280	1000-0048	B3	C2324	1000-0048	C2	C2371	1000-0061	B4	C3137	1000-0340	B2	L1500	1203-5872	B4	N2214	1212-7867	D2	R1515	1000-4134	B4	R2313	1000-0231	D3	R3153	1000-0231	D3	S2424	1204-1127	D4	X4314	1204-9353	D5
C1503	1000-0053	C4	C2214	1000-0335	D4	C2281	1000-0048	B3	C2325	1000-0048	C2	C2372	1000-0061	B4	C3304	1000-0075	B3	L1501	1203-5872	B4	N2300	1203-2790	B4	R1517	1000-0376	C4	R2407	1000-0243	C3	R3204	1000-0231	D2	S2453	1204-1127	D5	X4315	1204-9353	D4
C1504	1000-0066	B4	C2251	1000-6901	D2	C2282	1000-0048	B2	C2326	1000-0048	C2	C2373	1000-0048	B4	C3305	1000-0048	B3	L1503	1000-0113	C3	N2410	1200-1951	D3	R1518	1000-4133	C4	R2408	1000-0243	C3	R3302	1000-0243	B3	S2454	1204-1127	D5	Z2400	1201-6833	B2
C1505	1000-0066	B4	C2252	1000-0048	D2	C2283	1000-6901	B3	C2327	1000-0048	C2	C2374	1000-0061	B4	C3306	1000-0161	B4	L2213	1200-0317	D2	N2411	1202-1676	D2	R1519	1000-4133	C4	R2422	1000-4063	C2	R4205	1000-0175	C3	W1300	1200-5169	B3	Z4200	1000-7455	C3
C1506	1000-0066	C3	C2253	1000-0048	D2	C2284	1000-6901	B3	C2328	1000-0048	C2	C2376	1000-0061	B4	C4213	1000-0048	C3	L2310	1000-0118	B4	N2420	1200-1694	B2	R1521	1000-0376	C4	R2431	1000-0231	B2	R4216	1000-0231	B3	V2100	1000-8463	B4	Z4201	1000-7455	C3
C1507	1000-0066	C3	C2254	1000-0048	D2	C2285	1000-6901	B3	C2329	1000-0048	C2	C2377	1000-0061	B4	C4214	1000-0048	C3	L2311	1200-0119	B4	N2421	1200-6309	B3	R1522	1000-0376	C4	R2441	1000-4147	B2	R4217	1000-0181	C3	V2101	1000-0391	C3	Z4202	1000-7455	C3
C1508	1000-0066	C3	C2255	1000-0048	D2	C2286	1000-6901	B3	C2330	1000-0048	C3	C2379	1000-0061	B4	C4218	1000-0051	D3	L2313	1200-2028	B4	N2500	1200-1414	D2	R1525	1000-0376	B4	R2442	1000-0240	B2	R4218	1000-0181	C3	V2414	1201-8440	B3			
C1509	1000-0066	B3	C2256	1000-0048	D2	C2288	1000-6901	D3	C2331	1000-0048	C3	C2403	1000-0048	C3	C4229	1000-0048	D3	L2405	1000-1156	B2	N2700	1200-0362	B3	R1527	1000-0376	B2	R2443	1000-0179	B2	R4219	1000-0181	C3	V2415	1201-8440	B2			
C1510	1000-0061	B3	C2257	1000-0051	D2	C2289	1000-6901	D3	C2336	1000-0051	C2	C2404	1000-0061	D2	C4301	1000-0048	B5	L2407	1000-2617	B3	N3100	1200-9978	B2	R1532	1000-0181	B3	R2444	1000-0231	B3	R4220	1000-4034	C3	V2416	1201-8440	B2			
C1512	1000-5938	B3	C2258	1000-0048	D2	C2301	1000-0051	B2	C2337	1000-0048	C2	C2405	1000-0048	D2	C4302	1000-0048	B5	L3110	1203-8594	D1	N4400	1200-1922	D3	R2101	1000-0231	C3	R2445	1000-0234	B2	R4221	1000-0181	C3	V2470	1000-0391	D3			
C1513	1000-0051	B4	C2259	1000-0048	D2	C2302	1000-0048	B2	C2338	1000-0048	C2	C2406	1000-0048	D2	C4303	1000-0048	B5	L3111	1203-8594	D1	R1101	1000-0231	C2	R2104	1000-0231	C3	R2446	1203-6621	B2	R4222	1000-4034	C3	V2474	1207-3081	D5			
C1514	1000-0048	C4	C2260	1000-0048	D2	C2303	1000-0048	B2	C2339	1000-0048	C2	C2431	1000-0061	B2	C4304	1000-0048	B5	L3300	1000-1899	B4	R1102	1000-0231	B2	R2108	1000-0231	C3	R2447	1000-0231	B3	R4300	1000-0181	C3	V2475	1207-3081	D3			
C1515	1000-0053	C4	C2261	1000-0048	D2	C2304	1000-0048	B2	C2340	1000-0048	C2	C2432	1000-0048	B2	C4308	1000-0049	B5	L4400	1201-6416	D2	R1103	1000-0231	C2	R2111	1000-0378	C3	R2451	1000-0380	B2	R4301	1000-0181	B3	V2476	1207-3081	D3			
C1516	1000-0066	C4	C2262	1000-0048	D2	C2305	1000-0048	C2	C2341	1000-0048	C2	C2433	1000-0051	B2	C4320	1000-0048	B5	L4401	1000-2617	D3	R1401	1000-0231	D3	R2113	1000-0388	C3	R2452	1000-4128	B2	R4303	1000-0231	D3	V2477	1207-3081	D5			
C1517	1000-0066	C4	C2263	1000-0048	D2	C2306	1000-0048	C2	C2342	1000-0048	C2	C2434	1000-0048	B2	C4321	1000-6901	B5	N1211	1204-5903	D2	R1403	1000-0231	D3	R2115	1000-0230	C2	R2453	1000-4099	B2	R4321	1000-4034	B5	V2481	1000-0087	D3			
C1518	1000-0048	B4	C2264	1000-0048	D2	C2307	1000-0048	C2	C2343	1000-0048	C2	C2435	1000-0039	B2	C4322	1000-6901	B5	N1300	1200-9840	B3	R1404	1000-0231	C3	R2116	1000-0231	C3	R2470	1000-0175	B2	R4323	1000-4034	B5	V2482	1000-0087	C2			
C1519	1000-0053	B4	C2265	1000-0048	D2	C2308	1000-0048	C2	C2344	1000-0048	B2	C2436	1000-0048	B2	C4323	1000-6901	B5	N1500	1200-0932	B4	R1407	1000-0181	D3	R2117	1000-0231	C3	R2471	1000-0175	B2	R4324	1000-4034	B5	V4203	1200-0320	C3			
C1520	1000-0066	B4	C2266	1000-0048	D2	C2309	1000-0048	C2	C2345	1000-6901	C2	C2437	1000-0039	B2	C4324	1000-6901	B5	N1510	1200-6173	B3	R1408	1000-0181	D3	R2122	1000-4034	C2	R2472	1000-0175	C2	R4400	1000-0231	D3	V4208	1201-0746	D3			
C1521	1000-0053	B4	C2267	1000-0048	D2	C2310	1000-0048	C3	C2346	1000-0048	B2	C2439	1000-0076	B3	N2010	1208-3871	C2	R1502	1201-1031	B4	R2123	1000-4034	C2	R2473	1000-0175	C2	R4402	1000-0181	D3	X1200	1203-9688	D2					
C1522	1000-0066	B4	C2268	1000-0048	D2	C2311	1000-0048	C3	C2347	1000-0048	C2	C2444	1000-0338	B2	C4400	1000-0048	D3	N2020	1205-5912	C2	R1505	1000-0376	B4	R2125	1000-0231	C3	R2474	1000-0175	C3	R4403	1000-0179	D3	X1500	1203-9688	B3			
C1523	1000-0048	B4	C2269	1000-0048	D2	C2312	1000-0048	C3	C2348	1000-0048	B2	C2445	1000-6884	B2	C4401	1000-0061	D2	N2100	1200-0425	C3	R1506	1000-4158	B4	R2210	1000-0231	D2	R2475	1000-0175	B2	R4404	1000-0179	D3	X1530	1001-0637	B3			
C1524	1000-0051	B4	C2270	1000-0048	D2	C2313	1000-0048	C3	C2349	1000-0048	C2	C2446	1000-0056	B2	C4403	1000-0061	D3	N2102	1204-8667	C3	R1508	1000-0376	B4	R2213	1000-0231	B3	R2501	1000-0231	D2	R4405	1000-0179	D3	X2405	1202-1195	A2			

R - Replaceable
See Appendix for more information.



B2100	1000-0036	C4	C2210	1000-6901	C4	C2242	1000-6901	C3	C2441	1000-0057	B4	C3152	1000-0048	B4	L2212	1201-5637	D2	N2213	1208-4678	D3	R2402	1000-0226	B4
C1201	1000-0061	C5	C2211	1000-6901	C4	C2243	1000-6901	C3	C2442	1000-0045	B4	C3154	1000-6840	C4	L2401	1200-0317	A4	N2422	1201-4120	B4	R2403	1000-0226	B4
C1204	1000-0048	C5	C2212	1000-6901	C4	C2244	1000-6901	C3	C2443	1000-0045	B4	C3155	1000-0340	C4	L2402	1200-0317	A4	N3101	1000-0198	B4	R2404	1000-0226	B4
C1205	1000-0048	C5	C2213	1000-0051	C4	C2248	1000-6901	D3	C2447	1000-6838	B4	C3156	1000-0340	B4	L2403	1200-0317	A4	N3103	1213-5382	B4	R2405	1000-0243	C4
C1206	1000-0039	C5	C2215	1000-0048	B4	C2249	1000-6901	D2	C2448	1000-6838	B4	C3157	1000-0056	B4	L2404	1200-0317	A4	N4300	1000-8704	C3	R2406	1000-0243	C4
C1208	1000-0048	C4	C2216	1000-0048	B4	C2250	1000-6901	C3	C2449	1000-0048	B4	C3158	1000-0061	B4	L2406	1209-2182	B4	R1202	1215-5115	D5	R2415	1000-0175	B4
C1211	1200-4295	D5	C2217	1000-0061	B4	C2272	1000-0068	C3	C3100	1000-6900	B4	C3165	1000-0056	C4	L2408	1203-0723	A4	R1203	1000-0231	C4	R2416	1000-0175	B4
C1213	1000-6900	C4	C2218	1000-0061	B4	C2287	1000-0068	C2	C3112	1000-6900	B4	C3166	1000-0061	C4	L2449	1000-0257	A4	R1209	1000-0231	C4	R2417	1000-0231	B3
C1214	1000-0048	C4	C2219	1000-0061	B4	C2290	1000-6900	C2	C3121	1000-6900	C4	C3167	1000-0048	B4	L3108	1201-0706	C5	R1210	1000-0231	C4	R2418	1000-0231	B3
C1215	1000-0048	C4	C2220	1000-0048	B4	C2292	1000-0048	C2	C3124	1000-0048	B4	C4200	1000-0059	B4	L3109	1201-0706	C5	R2200	1214-4223	C5	R2419	1000-0231	B3
C1218	1000-6901	C4	C2222	1000-0076	B4	C2402	1000-0048	B4	C3125	1000-0048	B4	C4202	1200-0286	B5	L3125	1000-3366	B4	R2201	1000-0252	B4	R2420	1000-0231	B3
C2100	1000-6078	C4	C2223	1000-0048	B4	C2410	1000-6901	B3	C3131	1000-6900	C4	C4203	1000-0076	B4	L3126	1000-3366	B4	R2203	1000-0376	C4	R2421	1000-0231	B3
C2101	1000-6078	C4	C2224	1000-0051	B4	C2412	1000-0048	B4	C3133	1000-6900	B4	C4206	1000-0048	B4	L4200	1200-6306	B4	R2204	1000-0249	C4	R2434	1000-0230	B4
C2202	1000-0049	C5	C2225	1000-0067	C4	C2413	1000-0338	B4	C3135	1000-0048	C4	C4208	1000-6901	C1	L4201	1000-0360	C1	R2207	1212-1178	B5	R2448	1000-0179	A4
C2203	1000-0064	C5	C2226	1000-0051	C4	C2414	1000-0051	B4	C3136	1000-0056	B4	C4209	1000-0048	C4	L4202	1000-0360	C1	R2208	1000-4169	B5	R2450	1000-0231	B4
C2204	1000-0061	C4	C2227	1000-0048	C4	C2419	1000-0045	D3	C3138	1000-0069	C4	C4416	1000-0061	D2	N1200	1210-9905	D4	R2211	1000-0249	C2	R2476	1000-4034	D4
C2205	1000-0061	C4	C2228	1000-0061	B5	C2420	1000-0051	D3	C3145	1000-6900	C4	L1200	1200-2028	C5	N1210	1203-5870	C5	R2212	1000-0231	C2	R2478	1000-0254	B4
C2206	1000-0039	C4	C2231	1000-0061	B5	C2421	1000-0048	B3	C3146	1000-6900	C4	L1202	1200-4295	D5	N2000	1202-0639	B4	R2220	1000-0388	C2	R3118	1000-0181	D2
C2207	1000-6901	C4	C2232	1000-0049	B5	C2422	1000-6901	B3	C3149	1200-4608	B4	L2200	1201-2245	B4	N2200	1204-4655	B5	R2221	1000-0231	C2	R3147	1000-0388	B4
C2208	1000-0051	C4	C2240	1000-6901	C3	C2430	1000-0048	B4	C3150	1200-4608	B4	L2201	1000-0118	B4	N2205	1001-5573	C3	R2226	1000-0245	C2	R3148	1000-0388	B4
C2209	1000-6901	C4	C2241	1000-6901	C3	C2440	1000-0076	B4	C3151	1000-0051	B4	L2202	1204-4910	B5	N2206	1201-6517	C2	R2400	1000-5865	C5	R3149	1000-0231	B4

R3150	1000-0254	C4	V2471	1207-3081	D4	X2411	1208-2932	D4
R3154	1000-4152	C4	V2472	1207-3081	D4	X3102	1200-2144	D5
R3155	1000-0388	C4	V2473	1207-3081	D4	X3103	1200-2144	D5
R3156	1000-0254	B4	V2478	1207-3081	D3	X4400	1201-5197	D2
R3160	1000-0179	C4	V2479	1207-3081	D3	X4410	1208-0925	D2
R4200	1000-0378	B4	V2480	1207-3081	D3	Z1200	1212-1502	D5
R4202	1000-0264	B4	V2484	1207-3081	D4			
R4203	1200-1061	B4	V2486	1207-3081	D4			
R4204	1000-4160	B4	V2487	1207-3081	D4			
R4302	1000-0175	C2	V3101	1001-0730	C5			
R4304	1000-0231	D2	V4200	1000-0293	B4			
R4409	1000-0172	D2	V4201	1000-0087	B4			
R4411	1000-0231	D2	V4206	1000-0407	B5			
R4413	1000-0181	D2	V4400	1000-8408	D2			
V2200	1000-0282	B5	X1210	1200-2144	D5			
V2201	1000-0087	B4	X1211	1200-2144	D5			
V2202	1200-0145	B4	X1540	1211-1063	B3			
V2212	1204-1592	C2	X2201	1201-0774	B5			
V2412	1000-0272	B4	X2401	1200-9764	B3			
V2413	1201-2253	A4	X2402	1202-0528	D3			
V2417	1000-0272	B4	X2410	1208-3264	D4			

R - Replaceable
See Appendix for more information.

C905 Function Overview

General Information

Size
104 X 49 X 18 mm

Weight
136 grams

Colors
Ice Silver
Copper Gold
Night Black

Screen
262,144 color TFT, Resolution 240 x 320 pixels, Size: 2.4 inches

Phone memory
Up to 160 MB
Memory Stick Micro™ (M2™) support

Talk time
GSM/GPRS: Up to 9 hrs
UMTS: Up to 4 hrs

Standby time
GSM/GPRS: Up to 380 hrs
UMTS: Up to 360 hrs

Networks
C905: GSM/GPRS/EDGE 850/900/1800/1900, UMTS/HSDPA 2100
C905a: GSM/GPRS/EDGE 850/900/1800/1900, UMTS/HSDPA 850/1900/2100
C905c: GSM/GPRS/EDGE 850/900/1800/1900

Features

Camera
8.1 megapixel camera
Up to 16x digital zoom
Auto focus, Face detection
Smart contrast
BestPic™, Photo fix
Photo feeds, x-Pict Story™
Xenon flash
Video light
Red-eye reduction
PictBridge printing
Image stabilizer
Video stabilizer
Picture blogging
Video blogging
Video recording

Music
Media player, Bluetooth™ stereo (A2DP), Album art,
Music tones (MP3/AAC), PlayNow™, TrackID™

Internet
Access NetFront™, Web browser, Web feeds

Communication
Video calling, Speaker phone, Polyphonic ringtones, Vibrating alert

Messaging
Email, Exchange ActiveSync®, Text messaging (SMS), Picture messaging (MMS),
Instant messaging, Predictive text input, Sound recorder

Design
Navigation key, Auto rotate, Picture wallpaper, Wallpaper animation

Entertainment
3D games, FM radio, Java, Video streaming, Video viewing

Organiser
Calendar, Phone book, Tasks, Notes, Alarm clock, Timer, Calculator, Stopwatch, Flight mode

Location-based services
aGPS, Pre-installed maps, Geo tagging of photos

Connectivity
DLNA Certified™, Bluetooth™ technology, Modem, Synchronization, USB mass storage,
USB, support, Wi-Fi™
Note! *Wi-Fi (WLAN) is only supported by C905 and C905a.*

Hardware Overview

Platform Information

The C905 is using the U365 platform provided by Ericsson Mobile Platform (EMP)

U365 Platform Block Diagram:



Hardware Overview

Baseband Part
Analog Baseband Controller N2000 (Vera)

This component is not replaceable on SL 4 because Baseband calibration is required. The analog baseband controller is the main power management circuit. It has converters and regulators that generate a number of supply voltages, each optimized for its load.

The analog baseband controller is a mixed digital and analog device that supports the following circuitry:
- Power management circuitry
- Voltage regulation circuitry
- Eight Low Dropout (LDO) regulators and low power regulator
- 600 mA integrated Buck regulator
- Boost step-up DC/DC converter for White Light Emitting Diode (WLED) driving
- Battery charging and communication circuitry
- Battery fuel gauging circuitry
- Analog-to-Digital Converter (ADC)
- Digital-to-Analog Converter (DAC)
- SIM interface
- Six programmable LED drivers
- Accurate band gap reference
- Vibrator driver
- Real Time Clock (RTC)
- 8-byte One-Time Programmable (OTP) memory
- Pulse Code Modulation (PCM) voice coder/decoder
- PCM audio coder/decoder
- Microphone interface
- Stereo line input
- Earphone driver
- Earpiece driver
- 8-Ω speaker driver / Stereo line output

The analog baseband controller is controlled by an I2C™ interface. It also comprises the main power management circuits, equipped with a number of converters and regulators for generating the required supply voltages.
The analog baseband controller supports the following features:

- Lithium battery
- Full audio CODEC functionality
- Supports stereo audio sampling rates of 8/16 kHz voice coding/decoding and 44.1/48 kHz for high quality audio recording/playback (for example MIDI and MP3 applications)
- Double CODEC I2S/PCM interfaces
- Flexible microphone interface
- Integrated headphone amplifiers
- Integrated earpiece amplifiers
- Integrated speaker amplifier
- Integrated flexible audio mixing functionality
- Boost driver capable of driving up to four WLEDs in series, supplying 50 mA
- Designed to meet power management demands of GSM and WCDMA
- Automated power management ADC to relieve CPU
- Battery identification and communication
- Single-terminal charger and accessory power interface for compact connector design
- Integrated USB charging
- OTP memory
- Integrated hardware fuel gauge to accurately monitor battery capacity
- Reduced number of external components as a result of integrated programmable LED and vibrator drivers
- 32 kHz real time clock with alarm wake up capability
- Designed to support two host controllers.

Functional Blocks of the Analog Baseband Controller:



Connection Diagram:



Charger Control

A programmable charger is used for battery charging. Limits can be set for the output voltage at CHSENSE- and the output current from DCIO through the sense resistor to CHSENSE-. The programmable charger is enabled or disabled by the assertion/negation of the external signal DCIO. Parts of the programmable charger are activated and deactivated depending on the level of VBAT. The rest of the programmable charger is activated and deactivated through I2C.

The programmable charger supports the following functions:

- Constant current charging
- Constant voltage charging
- Trickle charging
- PWM controlled charging
- Over-voltage and over current detection
- Watchdog termination
- DCIO assertion/removal detection
- Voltage and current measure functions
- Low resistive path (reverse mode)

The programmable charger is able to control the voltage and limit the current to a load seen at CHSENSE-. The programmable charger can also be run in PWM mode to turn the charging on and off in accordance with the particular period and duty cycle. When the charging is on, it is set to the current and voltage selected by I2C.
A low resistive path from VBAT to DCIO can be formed when DCIO is not detected. When this setting is done in the appropriate registers, a lowering of CHREG to 0 V turns on the external pass device. The pass device is automatically turned off when an external source is detected on DCIO, or when the watchdog termination block times out. The watchdog termination block must be active when the external switch is enabled, both in normal
charging mode and in the low resistive path mode. The watchdog is set through the serial interface, and if it has not been set again before timeout, the watchdog turns off the external switch. The watchdog is disregarded during trickle charging. When no battery is present, the system can be booted and supplied from DCIO by
applying the correct voltage on DCIO.

USB Charger

The analog baseband controller contains a standalone USB charger.
The USB charger has a separate input and incorporates full functionality during low VBAT.

The programmable charger supports the following functions:
- Trickle charging
- Constant current charging
- Watchdog termination
- Trickle LED indication
- VBUS assertion/removal detection

Resistance Identification and Temperature Measurement

The resistance identification mode utilizes the constant current source to feed the battery data output while monitoring the voltage at the battery data node with general purpose ADC the conversion is started through I2C.

Resistance Identification (A) and Temperature Measurement (B):



SIM Interface

The SIM interface supplies level is shifting between the digital baseband controller and the SIM/USIM card. Moreover, hard-wired SIM deactivation functionality manages removal of a SIM card that has not been powered down.

Block Diagram of the SIM Interface:



CODEC Overview

The CODEC is encoding analog audio signals and analog voice signals into digital signals using Analog to Digital converters (ADCs). This is done in the coder section of the CODEC, also named the TX path (transfer section). The CODEC is also decoding digital audio signals and digital voice signals into analog signals using DACs. This is done in the decoder section of the CODEC, also named the RX path (receiver section).

CODEC Block Schematic:



CODEC CCO Voltage Source

There is an internal voltage source CCO that provides the necessary drive current for electret microphones. The voltage source is I²C programmable to 2.2 V or 2.4 V. The source can be disabled during standby. A typical use case with a microphone connected to MIC1 and the CCO is shown in picture below.



Earphone Amplifier

The earphone amplifiers (BEARP and BEARN) are mainly intended to be differentially configured and drive a low impedance dynamic transducer (earpiece) but they can also be single ended configured. The BEARP and BEARN amplifiers can be powered down by the I2C. The amplifiers can exhibit high impedance to 1.4V or low impedance to ground when powered-down. Fifty-one gains are available for BEARP and BEARN: from +15dB down to –60dB in 1.5dB steps. When the BEARP and BEARN outputs are operating in differential mode, an I²C selectable bit must invert one of the inputs.

Speaker Amplifier

The speaker amplifiers, SPKRP and SPKRN, are intended to drive a low impedance (8Ω) speaker in a differential mode or to be used as a stereo configured line output amplifier supporting external high power amplifiers. The output buffer shall exhibit low impedance to ground when powered-down and the current consumption shall be minimal. When the SPKRP and SPKRN outputs are operating in differential mode, an I²C selectable bit must invert one of the inputs.

Digital Baseband Controller (CPU) N2010 (Kajsa)

This component is not replaceable on SL 4 because Baseband calibration is required.
The Digital Baseband Controller is divided in two subsystems: Access and Application

Access Subsystem

All modem functionality in the digital baseband controller resides in the Access subsystem. This includes EDGE/GPRS/GSM interface, WCDMA interface, USB, IrDA, and other peripheral modules. The control CPU is an ARM926 and a DSP is used for signal processing and layer one control code.
The main communication between the blocks in the Access subsystem is done through the Advanced High-performance Bus (AHB) matrix, which is a set of control buses connecting the different parts together. A block called Syscon is responsible for distributing clocks and resets to all parts of the Access subsystem. This block is under SW control. The Access subsystem is connected to the Shared EMIF, an interface for communication with an external SDRAM. The Shared EMIF is shared between the Access subsystem and the Application subsystem.

Access Subsystem:



Application Subsystem

The Application subsystem contains functionality related to functions such as MMI, graphics, audio and memory media. The control CPU is an ARM926 with three external memory interfaces, one shared with the Access subsystem and two dedicated for the Application subsystem. The Application subsystem contains several blocks. The main communication between the blocks is done through the Advanced High performance bus (AHB) matrix, which is a set of control buses connecting the different parts. A block called Syscon is responsible for distributing clocks and resets to all parts of the Application subsystem. This block is under SW control. The Application subsystem is connected to the Shared EMIF that is used for code execution or data storage. In addition, a dedicated EMIF that support SDRAM or static memory like NOR, PsRAM or NAND are also available. The Application EMIF is a general interface for communication with, for example external SDRAM, PSRAM, NOR flash, NAND flash and companion chips

Application Subsystem:



The functional blocks of the digital baseband controller:



Keypad

The keypad interface block supports up to 30 keys with 65 columns and 6 rows and operates in both scan and idle mode. The keypad scan is performed by software. Any transition in the state of the column inputs is written directly to the register. The keypad interface differentiates between single key presses, simultaneous presses of any keys with a function key, and any key releases. The period between successive scans is programmable over the range 5 ms to 80 ms, in 5 ms steps. During scan mode, the keypad generates an interrupt whenever a valid keypad state change occurs (including a release of any pressed keys). The scan function is disabled during system power-up. The keypad is able to detect at least four simultaneous key presses. Not all combinations are supported.

Radio Part

Antenna

The mobile system antenna interface connects the Wideband Code Division Multiple Access (WCDMA) and Global System for Mobile Communication (GSM) input/output to the antenna of the Mobile Phone. It is a bi-directional RF interface containing signals in the range 800 MHz to 2.2 GHz. The mobile system antenna interface is the interface between the Mobile Phone Radio Frequency (RF) input/output and the mobile system antenna. The interface handles the GSM 850, EGSM 900, GSM 1800, GSM 1900 and WCDMA Band I, II and V, RF inputs/outputs.

Mobile System Antenna Interface:



Radio Module N1200 (Tiger)

Front End

The Front End block connects the proper block in the radio system to the antenna. The Front End has two inputs for EDGE/GSM/GPRS, one for low band (850/900 MHz) and one for high band (1800/1900 MHz). The EDGE/GSM/GPRS power amplifier output is filtered by the low pass filter in the Front End and then connected to the antenna through a switch. In receive mode, the EDGE/GSM/GPRS signal from the antenna passes through the switch to one of the four receive SAW filters. The SAW filter provides receive band selectivity. In GSM/GRPS/EDGE systems, transmit and receive operations are divided in time and the switch connects the proper block in accordance with the mode of operation (that is, transmit or receive; one at a time).

In WCDMA the transmit outputs from the WCDMA transceiver are filtered by an external SAW filter that cleans up the spectrum. The SAW filter output is connected to the power amplifier, one for each band. For power control, a sample of the transmit output is taken by a directional coupler and converted to a DC level by the power detection circuit. This signal is used to control the transmitter output power. The transmit signal passes through an isolator and then a duplexer. The duplexer output is selected by the switch in the Front End for connection to the antenna. In WCDMA receive mode the signal from the antenna is switched by the Front End to the correct duplexer. The output from the duplexer is connected to the LNA input in the WCDMA receiver.

Transceiver

The transceiver is a multi-mode transceiver for WCDMA/EGDE/GPRS/GSM. The EDGE/GPRS/GSM part of the transceiver use a digital baseband interface that is shared between received and transmitted data. The receive interface is based on I and Q data and the transmitter interface is based on envelope and frequency data. The WCDMA part of the transceiver use differential analog in-phase and quadrature-phase interfaces, which is an IQ-interface, in the receiver and the transmitter data paths.

Frequency Generation

The 26 MHz reference signal is used as the reference for the on-chip synthesizers. To cover the required frequency range, the integrated Voltage Controlled Oscillator (VCO) operates at twice the frequency for band 1800/1900/2100, and at four times the desired frequency for band 800/900. The two synthesizers are controlled through the serial bus from the access side of the digital baseband controller.

EDGE/GPRS/GSM Transmitter Part

Polar modulation transmitter architecture based on the direct phase/frequency modulation/synthesizer architecture is implemented for GSM, GPRS and EDGE. This architecture has the capability of generating both the GSM/GPRS constant envelope GMSK modulation and the linear EDGE 8-PSK modulation in a very cost efficient way. The motivation for a polar modulation transmitter architecture compared to traditionally linear architectures is to reduce the output noise (thus eliminating the need for off-chip filters) reduce the power consumption by utilizing non-linear switching analog signal processing blocks, and to eliminate the need for an RF isolator.

In brief, the phase/frequency modulator in this polar modulation architecture is a sigma-delta controlled fractional-N frequency synthesizer with an additional frequency insertion point after the loop filter at the input of the VCO. The Phase-locked Loop (PLL) has two information inputs: the divider ratio in the feedback path and a direct path to the VCO. The phase locked loop generates the radio frequency carrier including the phase modulation information at the desired channel frequency.

WCDMA Transmitter Part

The WCDMA transmitter architecture is an on frequency linear direct up-conversion IQ-modulator. The in-phase and quadrature-phase reconstruction filters are fully integrated and a programmable gain amplifier implements the gain control. An external SAW filter between the WCDMA circuit and the power amplifier is used to improve noise performance. After the power amplifier, the signal is sent through an isolator and through the duplex filter, which directs the transmit signal to the antenna connector through the antenna switch. The supply voltage and bias of the power amplifier are adapted depending on the output power to achieve high efficiency at every transmitter power level. A high efficiency DC/DC converter regulates the supply voltage and the bias operation point is controlled by a D/A-converter in the WCDMA radio circuit.

Receiver Part

The receiver architecture is a direct down-conversion zero-IF receiver with integrated low-pass filters. The complete receiver with seven Low Noise Amplifiers (LNAs), one for each supported band, is integrated on chip. After the down-conversion, the in-phase and quadrature-phase components are low pass filtered and if the receiver is in EDGE/GPRS/GSM mode the signals are fed to the integrated high dynamic range sigma-delta A/D-converters.

Ericsson RF 3300 Block Diagram:



RF System Control

The access side of the digital baseband controller controls the overall radio system.
In both EDGE/GSM/GPRS and WCDMA air interface mode, the digital baseband controller controls the radio system through a three-wire serial bus. The digital baseband controller also manages PA band control and the antenna switch mechanism in the front end module. The 26 MHz VCXO clock residing in the transceiver is turned on only when required and initiated by the digital baseband controller.

The control flow for the RF system:



EDGE / GPRS / GSM
TX Frequency, Channel and Power Level Range:

GSM 850:
TX Frequency Range: 824,2 MHZ – 848,8 MHZ
Channel Range TX: 128 – 251
Power Level: Min 19 – Max 5

GSM 900:
TX Frequency Range: 890,2 MHZ – 914,8 MHZ
Channel Range TX: 1 - 124
Power Level: Min 19 – Max 5

EGSM 900:
TX Frequency Range: 880,2 MHZ – 889,8 MHZ
Channel Range TX: 975 - 1023
Power Level: Min 19 – Max 5

DCS 1800:
TX Frequency Range: 1710,2 MHZ – 1784,8 MHZ
Channel Range TX: 512 – 885
Power Level: Min 15 – Max 0

PCS 1900:
TX Frequency Range: 1850,2 MHZ – 1909,8 MHZ
Channel Range TX: 512 - 810
Power Level: Min 15 – Max 0

RX Frequency and Channel Range:

GSM 850:
RX Frequency Range: 869,2 MHZ – 893,8 MHZ
Channel Range RX: 128 – 251

GSM 900:
Frequency Range: 935,2 MHZ – 959,8 MHZ
Channel Range RX: 1 - 124

EGSM 900:
RX Frequency Range: 925,2 MHZ – 934,8 MHZ
Channel Range RX: 975 – 1023

DCS 1800:
RX Frequency Range: 1805,2 MHZ – 1879,8 MHZ
Channel Range RX: 512 – 885

PCS 1900:
RX Frequency Range: 1930,2 MHZ – 1989,8 MHZ
Channel Range RX: 512 - 810

WCDMA
TX and RX Frequency and Channel Range

Band I:
Channel Range TX: 9612 - 9888
TX Frequency Range: 1920 – 1980 MHz
Channel Range RX: 10562 - 10838
RX Frequency Range: 2110 – 2170 MHz

Band II:
Channel Range TX: 9262 - 9538
TX Frequency Range: 1850 – 1910 MHz
Channel Range RX: 9662 - 9938
RX Frequency Range: 1930 – 1990 MHz

Band V:
Channel Range TX: 4132 – 4233
TX Frequency Range: 824 –849 MHz
Channel Range RX: 4357 – 4458
RX Frequency Range: 869 –894 MHz

Band VIII:
Channel Range TX: 2712 – 2863
TX Frequency Range: 880 –915 MHz
Channel Range RX: 2937 – 3088
RX Frequency Range: 925 – 960 MHz

Bluetooth and FM Radio

The Bluetooth/FM Radio circuit combines Bluetooth and FM tuner functionality into one.

Bluetooth

The Bluetooth implementation is compliant with Bluetooth specification 2.1 + EDR.
The Bluetooth™ transceiver has frequency channels with 1 MHz separation from 2402 to 2480 MHz. The same band is used for both transmission and reception. This gives 79 frequency channels.

Receiver

The Bluetooth section implements a low-IF receiver for Bluetooth modulated input signals. The radio signal is taken from a balanced RF input and amplified by an LNA. The mixers are driven by two quadrature LO signals, which are locally generated from a VCO signal running at twice the frequency. The I and Q mixer output signals are band pass filtered by a poly-phase filter for channel filtering and image rejection. The output of the band pass filter is amplified by a VGA to the optimal input range for the A/D converter. Further channel filtering is done in the digital part. The digital part demodulates the GFSK, π/4-DQPSK or 8-DPSK coded bit stream by evaluating the phase information. RSSI data is extracted. Overall automatic gain amplification in the receive path is controlled digitally. The RC time constants for the analog filters are automatically calibrated on chip.

Transmitter

The transmitter uses the serial transmit data from the Bluetooth Controller. The transmitter modulator converts this data into GFSK, π/4-DQPSK or 8-DPSK modulated I and Q digital signals for respectively 1, 2 and 3 Mbps transmission speed. These signals are then converted to analog signals that are low pass filtered before up-conversion. The carrier frequency drift is limited by a closed loop PLL.

FM Radio

FM Receiver

The receiver uses a digital low-IF architecture. The receive (RX) section integrates a low noise amplifier (LNA) supporting the worldwide FM broadcast band (76 to 108 MHz). An automatic gain control (AGC) circuit controls the gain of the LNA to optimize sensitivity and rejection of strong interferers. An image-reject mixer down converts the RF signal to low-IF. The quadrature mixer output is amplified, filtered and digitized with high resolution analog-to-digital converters (ADCs). This advanced architecture allows the use of digital signal processing (DSP) to perform channel selection, FM demodulation and stereo audio processing.

Tuning

The receiver uses frequency synthesizer technology including a completely integrated VCO. The frequency synthesizer generates the quadrature local oscillator signal used to downconvert the RF input to a low intermediate frequency. The VCO frequency is locked to the reference clock and adjusted with an automatic frequency control (AFC) servo loop during reception. The tuning frequency is defined as: Freq (MHz) = Spacing (kHz) × Channel + Bottom of Band (MHz)

External Connectors

External units are connected to the transceiver by means of a 12-pin connector on the bottom of the phone.

System connector pin input/output overview:



Clocks

Clock Distribution

The clocking for the access and application subsystems is separated. This means that the subsystems can wake up or go to sleep mode independently. The access subsystem is clocked by the 26 MHz Voltage Controlled Crystal Oscillator (VCXO) located in the GSM/EDGE circuit. When the access subsystem has a job to do, the Master Clock (MCLK) signal is requested from the RF part. Most other clocks needed within the access subsystem are generated from the MCLK. Some minor parts like sleep timer and cable detect use the 32 kHz real-time clock. The 32 kHz real-time clock clocks the application subsystem, and all other internal clocks needed within the application subsystem are generated from this clock. However, when audio is transferred between the application and the access subsystems, the MCLK is used.

Master Clock (26 MHz)

The 26.00 MHz VCXO-based MCLK is distributed as a square wave signal from the GSM/EDGE circuit. In order to have full control over the load on the MCLK, only the access side of the digital baseband controller is allowed to request the MCLK. However, by indirect means also the application side CPU can issue the request. A VCXO-based square wave is also distributed to the WCDMA circuit, but is turned on only upon a command from the digital baseband controller.

Real-time Clock (32. 768 KHz)

A 32.768 kHz crystal oscillator provides a low frequency clock whenever the platform has power. This clock is used to keep the Real-Time Clock (RTC) block functioning, so that the platform can keep track of the time and date. The low frequency clock is generated in the analog baseband controller and distributed to the digital baseband controller, and if necessary to external devices like Bluetooth, FM radio and A-GPS.

A-GPS

The Assisted GPS functionality in the phone is realized with the Global Locate Hammerhead GPS module. The Global Locate Hammerhead belongs to the Type 2 GPS solutions. The PMB 2525 Hammerhead II GPS IC is a GPS single chip device containing a complete radio frequency front-end as well as the signal processing functionality in a single die. The device allows the usage of assistance data by supporting A-GPS (assisted GPS) standards (RRLP, RRC, OMA SUPL). One of three serial interfaces, UART, I²C or SPI, is used for communication with the host system.

Clock Reference Frequency

The platform provides two reference frequencies, a 32.768 kHz clock (RTCCLK) from the Analog Baseband Controller, and a 26 MHz reference clock (SYSCLK) from the Digital Baseband Controller. The RTCCLK is used by the phone real time clock function. The RTCCLK is distributed to the A-GPS module as a logical square wave. SYSCLK is derived from the reference modulation clock MCLK to the platform access system and is distributed from the Digital Baseband Controller to the A-GPS module. This 26 MHz clock is synchronized with the cellular network to an accuracy of ±0.1 ppm. Automatic frequency updates can also cause large frequency corrections, with associated phase discontinuities. In order to isolate the A-GPS module for the unstable effects of SYSCLK, an external reference clock is required. This external reference frequency provided by a TCXO is required to provide a clock with very high short term stability. The frequency of the TCXO is calibrated against the cellular reference clock by the A-GPS module enabling the use of a more economical less accurate TCXO.

Interface and Control

The Interface and control consists of system timing and control. The control interface includes a communication link where both data and control information are transferred between platform and the A-GPS module. Data and command information is transferred using a full-duplex Universal Asynchronous Receiver Transmitter (UART) interface.

Other control signals include the following:
- A GPIO or platform reset used as a reset signal (nRESET) to the GPS module.
- A Transmission On signal (TXON/ RX_HOLD), is used to indicate to the A-GPS module when the ME is transmitting. The A-GPS modules receiver is disabled whilst the ME is transmitting.
- A hardware timing pulse (GPSSTART/SYNC) providing the A-GPS module with a highly accurate timing reference. The A-GPS is able to accurately synchronize its GPS time to this reference pulse.
- A GPIO used as an enable (POWERON) signal to the GPS module.
- A GPIO used for power control for the GPS module.

A-GPS Block Diagram:



WLAN (Wi-Fi)

This WLAN module is based on the new Marvell 88W8686 chipset. WLAN module is designed to support IEEE 802.11a or 802.11g payload data rates of 6, 9, 12, 18, 24, 36, 48 and 54 Mbps, as well as 802.11b data rates of 1, 2, 5.5 and 11 Mbps. For security the WLAN module supports the IEEE 802.11i security standard through implementation of the Advanced Encryption Standard (AES)/Counter Mode CBC-MAC Protocol (CCMP), and Wired Equivalent Privacy (WEP) with Temporal Key Integrity Protocol (TKIP) security mechanism. For video, voice and multimedia applications the WLAN module supports 802.11e Quality of Service (QoS). The 3-wire Bluetooth / WiFi co-existence interface is also supported. The WLAN module has a fully integrated RF to baseband transceiver that operates in both the 2.4 GHz ISM radio band for 802.11g/b WLAN applications and 5 GHz UNII radio band for 802.11a WLAN applications. It contains all the circuitry to support both transmit and receive operations. The integrated LNA and AGC on the receive path is seamlessly controlled by baseband functions. Integrated transmitters up-convert the quadrature baseband signal and the deliver the RF signals to external power amplifiers for 2.4 GHz and 5 GHz radio band transmission. Local oscillator frequencies are generated by a fully integrated programmable frequency synthesizer. The loop bandwith is optimized for phase noise and dynamic performance and quadrature signals are generated on-chip.

BT / WLAN Co-existence

Standards bodies did not fully anticipate the range of scenarios in which WLAN and Bluetooth would compete for the same spectrum therefore IEEE 802.11 (WLAN) and Bluetooth use the same 2.4 GHz ISM frequency band (although they use different access mechanisms). They also did not include comprehensive, robust, and cooperative mechanisms in their respective standards to mitigate interference. Since no mechanism for exchanging signal status information has been built into the two standards, the task of minimizing interference must be accomplished by other means. Co-location refers to the situation where both Bluetooth and WLAN are in functional mode, that is, they are both fully radio operational, performing either transmission or reception activities (or ready to do so immediately). They also either share an antenna or each module has its

own antenna, on the same device. Because both Bluetooth and WLAN operate in the same unlicensed ISM band (2.4GHz), steps are required to avoid disturbances and allow coexistence. The HW solution is a single antenna controlled by an Antenna Switch with 3-wired lines between WLAN Device and BT Device. The used algorithm to decision whether WLAN device or BT device gets the antenna is Packet Traffic Arbitration (PTA). WLAN LD configures the PTA during startup of the WLAN device. All PTA parameters are stored in GDFS. The PTA is configured to prioritize BT traffic if it is a BT high request. All WLAN traffic should have priority before any BT traffic that is categorized as BT low requests.

WLAN Driver sends status events to BT Driver to inform about:
- WLAN startup and shutdown
- WLAN association and disassociation
- The current WLAN channel in use

In the cases of WLAN startup and shutdown the BT Logical Driver configures the BT Device to request the antenna from PTA or not. BT LD also monitors if WLAN have any connection running. In that case, BT avoids the BT frequencies mapping to the WLAN channel. WLAN monitors if BT has started any BT Inquiry or page. If this happens any link loss mechanisms should be temporary turned off for the BT Inquiry or page period.

Bluetooth and WLAN PTA Mechanism:



Bluetooth and WLAN Chip 3-wire Interface:




External to Platform
Internal to Platform
RF 3300 WCDMA RX (other functions unused)
RF 3300 WCDMA/GSM/GPRS/EDGE TRX
RX Diversity for WCDMA
GSM/EDGE PA + Ant Sw.
UL: 1920 – 1980 MHz
DL: 2110 – 2170 MHz
Band 1
UL: 1850 – 1910 MHz
DL: 1930 – 1990 MHz
Band 2
UL: 824 – 849 MHz
DL: 869 – 894 MHz
Band 5
1930 – 1990 MHz
1805 – 1880 MHz
925 – 960 MHz
869 – 894 MHz
824 – 915 MHz
1710 – 1910 MHz
Digital Baseband Controller DB 3210
ARM9 Sub system
ARM926
ARM9EJ-S
AHB BUS IF
WCDMA SUB System
EGG Sub System
DSP Sub System
Power Management AB 3100
Audio Part AB 3100
Boot ROM 8k x 32 bit
Boot ROM 8k x 32 bit
SUB-LCD
LCD
Camera 1
Camera 2
Data Card MS Pro MMC/SD
Bluetooth Baseband
Bluetooth Radio
WLAN
IRDA
HS-USB Transceiver with ULPI, ISP 1508
SIM card
Microphone
BATTERY
Debug Interface
FUNCTIONAL OVERVIEW


AB 3100
DCIO
DAC1
DAC2
CHREG
LDOa 2.8V/150mA
VBAT_A
LDOg 2.85V/100mA
VBAT_B
LDOd 2.65V/200mA
VDD_ADC
GPADC
LDO LP 2.2V/7mA
VBAT_C
Buck 1.2V (1.05)/600mA
Control
VBAT_D
VBAT_E
LDOf 2.50V/30mA
LDOe 1.80V/200mA
VDD_IO
I/O
VBAT_F
LDOh 2.75V/100mA
Fuel gauge Block
LDOk 2.75V/200mA
VBAT_G
LDOc 2.65V/200mA
VDD_AUDIO
VDD_BEAR
VDD_AUXO
VDD_SPKR
CODEC
VBAT_H
VBUS
VBUS Charger
VBAT_K
SIM LDO 1.8/2.85V
VBAT_L
Vibrator driver
VBAT_M
BOOST W-LED driver
LED1n
LED2n
LED3n
LED5n
LED4n
TRICKLE
DCIO
Charge resistor
100 mOhm
VBAT
Battery
Fuel gauge resistor
VDDE_1V8
VDDC_2V65
VBUS
VBAT_C
VBAT_C
VBAT_C
VDDE_1V8
VRADA_2V8
VDDG_2V85
VDDD_2V65
VccB VccA
Memory Card Level Shifter
Memory Card
Vcc
4.7k
Back-up capacitor
VCORE
VDDF_2V5
VDDE_1V8_a
VDDH_2V75
VDDK_2V75
VDDC_2V65
IrDA
VCC1
VLED
VCC_IO
(U)SIM CARD
Vibrator
Main Camera
VANA
VACT
VDIG
Keyboard
VBOOST
KEY_LED_CATHODE
VBOOST
LCD
VDD2V7
ANODE
CATHODE
TRICKLE
VDD1V8
USB Transceiver
VCC I/O
VBAT
VBUS
VDIGRAD_1V8
VGA Camera
AVDD
DVDD
VBAT_ACT
DB 3210 Baseband Controller
Digital
VDDCO
VDDANA
1.2 V
VDDIO
1.8 V
Analog
VDDIO
VDDIO_PLL
VDDCO_PLL
VCCAD
VCCDA
VCCGPAD
VDDAD
VDDA_AF
2.5 V
NAND-FLASH & LP-SDRAM
D-VDDQ
F-VDD
VCC_N
PoP
VBT18
Bluetooth Subsystem
VCC OEn
BT CLK Buffer
Bluetooth
VDD_IO_A
VDD_IO_B
VDD_CLD
VDD_HV_A
CLK_REQ_OUT2
VDD_HV_D
CLK_REQ_OUT1
DB 3210-SYSCLKREQ
Regulator 2.75V
ON/OFF
IN
OUT
ECO/Low Pow
VBAT
RF Subsystem
VDD
PVIN
REF
DC/DC
SW
FB
VCC_WPA
WCDMA Linear PA Module
VCC
VCONTROL
WCDMA Linear PA Module
VCC
VCONTROL
WCDMA Linear PA Module
VCC
VCONTROL
GSM/ EDGE FEM
VBAT
RF 3300 (Div)
VccA1
VccA2
VccD
VBAT
2.8V LDO
EN
RF 3300
VccA1
VccA2
VccD
WLAN Subsystem
VBAT
PMU
Switching Reg 3 3.3V/250mA
V33A
PVIN
LDO3 3V/300mA
V3A
LDO2 1.8V/300mA
V18A
LDO1 1.8V/300mA
V18D
WLAN FEM
VCCPA
WLAN
VDD30
VDD18A
VDD18_LDO
VIO_X1
VIO_X2


WCDMA RX
SERCON
WCDMA
GSM/GPRS/EDGE RF
SERCON
CLKREQ
SERCON
Register
MCLK2
26MHz
MCLK
26MHz
26MHz
SYSCLKREQ
32kHz
BT
xxRAM
EMIF
UART
PCM
Access Subsystem
Note:
Logical view
AccSleep_int
SW
SYSCON
Control
APLL
Acc_48MHz
Acc_60MHz
APLL
208MHz
Acc_208MHz
Acc_104MHz
Acc_52MHz
Acc_32kHz
Stabilty
counter
Acc_32kHz
Acc_60MHz
UART
USB
Irda
I2C
SYSCLK2
60MHz
PLL
HS USB
Transceiver
26MHz
AccSleep
Power 2.75V
MSL
MSL
Application Subsystem
xxRAM
NAND
Flash
card
EMIF
NAND
Card if
APLL
208MHz
APLL
13MHz
App_32kHz
Correction
value
Current
time reg
Next
event reg
Comp
SYS-
CON
App_208MHz
App_104MHz
App_52MHz
App_13PLL
Control
Keyb if
Key
board
LCD if
LCD
Cam if
Camera
I2C
PI_RTCCLK
MCLK
App_13PLL
App_208MHz
Acc_48MHz
Acc_60MHz
Acc_208MHz
N=1-16
PI_RTCCLK
I2S
SYSCLK1
SYSCLK0
26MHz
AppSleep
32768 Hz
I2S
Analog
Baseband
Controller
Power
LDO
PLL
CODEC
D/A
A/D
SERCON
OSC
32.768
kHz
Current
time reg
Next
event reg
Comp
Alarm
Always powered

Part List Main Board

Contains only components that are possible to replace on the main board.
Pos. number refers to the components position number on the board.

Some components are noted as MSL X. These components are moisture-sensitive and are rated at various levels (MSL):

Level 1: Unlimited floor life; does not require dry pack or re-baking.
Level 2: 1 year floor life; </=30 C; 60%rh; shipped in dry pack; must be re-baked after being opened if floor life is exceeded.
Level 2A: 4 week floor life; </=30 C; 60%rh; shipped in dry pack; must be re-baked after being opened if floor life is exceeded.
Level 3: 168 hours floor life; </=30 C; 60%rh; shipped in dry pack; must be re-baked after being opened if floor life is exceeded.
Level 4: 72 hours floor life; </=30 C; 60%rh; shipped in dry pack; must be re-baked after being opened if floor life is exceeded.
Level 5: 48 hours floor life; </=30 C; 60%rh; shipped in dry pack; must be re-baked after being opened if floor life is exceeded.
Level 5A: 24 hours floor life; </=30 C; 60%rh; shipped in dry pack; must be re-baked after being opened if floor life is exceeded.
Level 6: 6 hours floor life; </=30 C; 60%rh; shipped in dry pack; must be re-baked after being opened if floor life is exceeded.

NOTE! RF Calibration by using SERP can only be done by authorized repair centers.
Fence modification according to Working Instruction Electrical.

F = Front Side, B = Back Side.

Side	Pos.	Description	Part Number	Comments	Page
F	**C2214**	0,07 F 3.3 V Capacitor	RJE3551335/7		
B	**L2200**	Ind WW 4,7 uH +-20% 2,95x2,95x0,9	1201-2245		103
B	**L2201**	120ohm 0603 2A 50mohm Bead	REG70605/15		
B	**L2401**	Filter 0.0Hz 0402	REG70618/20		103
B	**L2402**	Filter 0.0Hz 0402	REG70618/20		103
B	**L2403**	Filter 0.0Hz 0402	REG70618/20		103
B	**L2404**	Filter 0.0Hz 0402	REG70618/20		103
B	**L2406**	Filter	1209-2182		103
F	**L2407**	Filter 1.0 GHz 0402	REG70618/18		
B	**L2408**	Transformer	REG70609/06		
B	**L4200**	Inductor Chip	1200-6306		103
B	**N1210**	IC Linear	1203-5870		104
F	**N1211**	LDO Regulator 300mA low noise	1204-5903		104
F	**N1300**	Bluetooth and RDS FM radio tuner	1200-9840		105
F	**N1510**	Mod Radio WLAN R041D	1200-6173	Not on EDGE variant, C905c	104
B	**N2200**	IC Vreg SON 6-Pin 2x2x0.8mm	1204-4655		104
F	**N2201**	LDO, 3.0V, 150mA, CS-4	RYT113955/7		
B	**N2205**	LDO regulator 500mA	RYT1137807/1		
B	**N2206**	LDO Dual 2.8 V & 1.8 V	1201-6517		105
F	**N2208**	LDO, 3.0V, 150mA, CS-4	RYT113955/7		
F	**N2209**	LDO regulator 150mA low noise	RYT113955/4		
F	**N2212**	LDO regulator 150mA	1200-1974		105
B	**N2213**	Step Down Converter 500mA	1208-4678		105
F	**N2300**	ASIC Power Management	1203-2790		106
F	**N2410**	IC IF 3.5x3.5x0.8 thin QFN	1200-1951		106
F	**N2411**	ASIC Accelerometer	1202-1676		106
F	**N2420**	IC IF ISP1508 ES3 (3.5*3.5*0.8)	1200-1694		107
F	**N2421**	IC ESD Prot UDFN 6 2x2 mm	1200-6309		107
B	**N2422**	ASIC Baseband	1201-4120		107
F	**N2500**	Companion chip MP202	1200-1414		108
F	**N2700**	TV Out Graphics Engine	1200-0362		108
F	**N3100**	IC CS-9	1200-9978		108
B	**N3101**	ASIC Tjatte3 CSP20	ROP1013074/1		109
F	**N4400**	IC Dri MAX8830 ES3 4x4 UCSP	1200-1922		109
F	**R2443**	Resistor 0.0 Ohm +/-5% NA mW K0402	REP622001/0		
B	**R2448**	Resistor 0.0 Ohm +/-5% NA mW K0402	REP622001/0		
F	**S2415**	Input Switch	1204-1127		109
F	**S2424**	Input Switch	1204-1127		109
F	**S2453**	Input Switch	1204-1127		109
F	**S2454**	Input Switch	1204-1127		109
B	**V2200**	Zener diode	RKZ223911/1		109
B	**V2202**	Trans P-ch FET	RYN122910/1		109
B	**V2412**	Zener Diode voltage regulator 15V 5%	RKZ223905/2		109
F	**V2414**	Diode Protection 5, V SOD-923	1201-8440		110
F	**V2415**	Diode Protection 5, V SOD-923	1201-8440		110
F	**V2416**	Diode Protection 5, V SOD-923	1201-8440		110
B	**V2417**	Zener Diode voltage regulator 15V 5%	RKZ223905/2		109
F	**V2470**	Schottky Barrier Diodes 2PIN	RKZ123905/1		110
B	**V3101**	Dual ESD protection diode 6V	RKZ223914/2		
B	**V4200**	Transistor, Mosfet, N-Channel	RYN123915/1		
B	**V4201**	Diode Schottky 0, SOD523	RKZ123905/2		110
F	**V4203**	Trans Array	1200-0320		110
B	**V4206**	LED Red	RKZ433924/1		110
F	**X1200**	RF probe contact 6 Pin	1203-9688		110
B	**X1210**	Conn Leaf Spring	1200-2144		110
B	**X1211**	Conn Leaf Spring	1200-2144		110
F	**X1500**	RF probe contact 6 Pin	1203-9688		110
F	**X1530**	Conn other	RNT79925		
B	**X1540**	Clip BT antenna	1211-1063		111
B	**X2201**	Battery Leaf Connector	1201-0774		111
B	**X2401**	Memory Card Reader	RNK87147/3	***Replaceable on EDGE variant only***	111
B	**X2402**	SIM Card Reader	1202-0528		111
F	**X2405**	System Connector	1202-1195		
B	**X2410**	BtB Receptacle 24pin	1208-3264		112
B	**X2411**	Clip Camera switch	1208-2932		
B	**X3102**	Conn Leaf Spring	1200-2144		110
B	**X3103**	Conn Leaf Spring	1200-2144		110
F	**X4200**	100 pin FPC connector	1204-5252		112
F	**X4300**	Conn BtB 30 pin	1200-1733		112
F	**X4311**	Ground Spring Finger 1 pin	1204-9353		112
F	**X4312**	Ground Spring Finger 1 pin	1204-9353		112
F	**X4313**	Ground Spring Finger 1 pin	1204-9353		112
F	**X4314**	Ground Spring Finger 1 pin	1204-9353		112
F	**X4315**	Ground Spring Finger 1 pin	1204-9353		112
B	**X4400**	Conn BtB 24 pin	1201-5197		112
B	**X4410**	Pogopin Plug 1pin	1208-0925		113
F	**Z2400**	Filter 100, MHz K1210	1201-6833		113
F	**Z4200**	LC Filter	REV50148/1		113
F	**Z4201**	LC Filter	REV50148/1		113
F	**Z4202**	LC Filter	REV50148/1		113

L2200 Ind WW 4,7 uH +-20% 1201-2245



* Dimensions are of the case not including the termination. For maximum overall dimensions including the termination, add 0.005 in / 0,13 mm.

L2401-04 Filter 0.0 Hz 0402 REG70618/20

■ Dimension



■ Equivalent Circuit



L2406 Filter 1209-2182



L4200 Inductor Chip 1200-6306



* Dimensions are of the case not including the termination. For maximum overall dimensions including the termination, add 0.005 in / 0,13 mm.

N1210 IC Linear 1203-5870

Pin Configuration

TOP VIEW



(BUMP IN BOTTOM)
16-Bump, 2mm ×2mm WLP

Typical Operating Circuit



Pin Description

PIN	NAME	FUNCTION
A1	REFBP	Reference Noise Bypass. Bypass REFBP to AGND with a 0.22µF ceramic capacitor to reduce noise on the LDO outputs. REFBP is internally pulled down through a 1k Ω resistor during shutdown.
A2	AGND	Low-Noise Analog Ground
A3	REFIN	DAC-Controlled Input. The output of the PA step-down converter is regulated to 2 x V REFIN . When V REFIN reaches 0.465 x V IN2, bypass mode is enabled.
A4	PGND	Power Ground for PA Step-Down Converter
B1	LDO2	200mA LDO Regulator 2 Output. Bypass LDO2 with a 1µF ceramic capacitor as close as possible to LDO2 and AGND. LDO2 is internally pulled down through a 1k Ω resistor when this regulator is disabled.
B2	PA_EN	PA Step-Down Converter Enable Input. Connect to IN_ or logic-high for normal operation. Connect to GND or logic-low for shutdown mode.
B3	EN2	LDO2 Enable Input. Connect to IN2 or logic-high for normal operation. Connect to AGND or logic-low for shutdown mode.
B4	LX	Inductor Connection. Connect an inductor from LX to the output of the PA step-down converter.
C1	IN2	Supply Voltage Input for LDO1, LDO2, and Internal Reference. Connect IN2 to a battery or supply voltage from 2.7V to 5.5V. Bypass IN2 with a 2.2µF ceramic capacitor as close as possible to IN2 and AGND. Connect IN2 to the same source as IN1A and IN1B.
C2	HP	High-Power Mode Set Input. Drive HP high to invoke forced bypass mode. Bypass mode connects the input of the PA step-down converter directly to its output through the internal bypass MOSFET. Drive HP low to disable the forced bypass mode.
C3, C4	IN1B, IN1A	Supply Voltage Input for PA Step-Down Converter. Connect IN1_ to a battery or supply voltage from 2.7V to 5.5V. Bypass the connection of IN1_ with a 2.2µF ceramic capacitor as close as possible to IN1_, and PGND. IN1A and IN1B are internally connected together. Connect IN1_ to the same source as IN2.
D1	LDO1	200mA LDO Regulator 1 Output. Bypass LDO1 with a 1µF ceramic capacitor as close as possible to LDO1 and AGND. LDO1 is internally pulled down through a 1k Ω resistor when this regulator is disabled.
D2	EN1	LDO1 Enable Input. Connect to IN2 or logic-high for normal operation. Connect to AGND or logic-low for shutdown mode.
D3, D4	PAB, PAA	PA Connection for Bypass Mode. Internally connected to IN1_ using the internal bypass MOSFET during bypass mode. PA_ is connected to the internal feedback network. Bypass PA_ with a 2.2 µF ceramic capacitor as close as possible to PA_ and PGND.

N1211 LDO Regulator 300mA Low Noise 1204-5903

PIN CONFIGURATIONS

• PLP1820-6



• PLP1820-6*

Pin No.	Symbol	Description
1	VOUT	Output Pin
2	VOUT	Output Pin
3	GND	Ground Pin
4	CE	Chip Enable Pin
5	VDD	Input Pin
6	VDD	Input Pin

* Tab in the ◌ parts have GND level.
(They are connected to the back side of this IC.)
Do not connect to other wires or land patterns.

N1510 Mod Radio WLAN R041D 1200-6173

Pin configuration

Pin assignment:

1 - GND
2 - Bluetooth
3 - Vc1 (switch control)
4 - Vc2 (switch control)
5 - Vc3 (switch control)
6 - Power detector output
7 - RXb (balanced)
8 - RXa (balanced)
9 - Vref PA
10 - GND
11 - TX
12 - GND
13 - GND
14 - GND
15 - GND
16 - Vcc PA
17 - ANT
18 - GND
19 - GND (center ground pad)

N2200 IC Vreg SON 6-pin 1204-4655

PIN ASSIGNMENTS

DRV PACKAGE
(TOP VIEW)



TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
V_{IN}	5	PWR	VIN power supply pin.
GND	6	PWR	GND supply pin
EN	4	I	This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode. Pulling this pin to high enables the device. This pin must be terminated.
SW	1	OUT	This is the switch pin and is connected to the internal MOSFET switches. Connect the external inductor between this terminal and the output capacitor.
FB	3	I	Feedback Pin for the internal regulation loop. Connect the external resistor divider to this pin. In case of fixed output voltage option, connect this pin directly to the output capacitor
MODE	2	I	MODE pin = high forces the device to operate in fixed-frequency PWM mode. Mode pin = low enables the Power Save Mode with automatic transition from PFM mode to fixed-frequency PWM mode.

N1300 Bluetooth and RDS FM Radio Tuner 1200-9840

Pinout Top View



Pin Description and Assignment

The table shows the pin list of the STLC2593.

In columns “Reset” and “Default after reset”, the “PD/PU” shows the pads implementing an internal pull-down/up for the internal Bluetooth section.

The column “Reset” shows the state of the pins during hardware reset; the column “Default after reset” shows the state of the pins after the hardware reset state is left, but before any software parameter down-load.

The column “Type” describes the pin directions:

- I for Input (All inputs have a Schmitt trigger function.)
- O for Output
- I/O for Input/Output
- O/t for tri-state output

For the output pin the default drive capability is 2 mA, except for pin K3 (BT_GPIO_11) and pin L3 (BT_GPIO_8) where it is 8 mA such that when used for Class 1, these 2 pins can be used for a switch control in a cheaper way.

The STLC2593 Pin List (Functional and Supply)

Bluetooth Section					
Name	**Pin #**	**Description**	**Type**	**Reset[1]**	**Default[2] after reset**
Clock and Reset Pins					
BT_RESETN	K7	Global reset - active low	I	Input	Input
BT_REF_CLK_IN	F6	Reference clock input[3]			
BT_LP_CLK	K9	Low power clock input			
SW Initiated Low Power mode					
BT_CLK_REQ_OUT_1	J7	Wake-up signal to Host (Active high or Active low, depending on configuration pins)	I/O[4]	Input PD/PU, depends on config	Output depends on config
BT_CLK_REQ_OUT_2	J8	Wake-up signal to Host. Active low (SPI mode only)		Input PU	I/O depends on config
BT_CLK_REQ_IN_1	E7	Clock request input (Active high)		Input PD	Input PD
BT_CLK_REQ_IN_2	F9	Clock request input (Active low)		Input PU	Input PU
BT_HOST_WAKEUP/ BT_SPI_INT	E8	Wake-up signal to Host or SPI interrupt		Input PD	Output
BT_WAKEUP	L9	Wake-up signal to Bluetooth (Active high)	I/O	Input [5]	Input
UART Interface					
BT_UART_RXD/ BT_SPI_DI	H9	UART receive data	I/O[4]	Input PD	Input PD
		SPI data in			Input PD
BT_UART_TXD/ BT_SPI_DO	G7	UART transmit data			Output high
		SPI data out			Input PD
BT_UART_CTS/ BT_SPI_CLK	K6	UART clear to send		Input PU	Input PU
		SPI clock			Input PU
BT_UART_RTS/ BT_SPI_CSN	J6	UART request to send			Output low
		SPI chip select			Input PU
PCM Interface					

Bluetooth Section					
Name	**Pin #**	**Description**	**Type**	**Reset[1]**	**Default[2] after reset**
BT_PCM_SYNC	N4	PCM frame signal	I/O[4]	Input PD	Input PD
BT_PCM_CLK	M4	PCM clock signal			
BT_PCM_A	K5	PCM data			
BT_PCM_B	M5	PCM data			
JTAG Interface					
BT_GPIO_9	M3	JTAG_TDI or GPIO	I/O[4]	Input PU[6]	Input PU[6]
BT_GPIO_11	K3	JTAG_TDO or GPIO		Input PD[6]	Input PD[6]
BT_GPIO_10	K4	JTAG_TMS or GPIO		Input PU[6]	Input PU[6]
BT_GPIO_16	J3	JTAG_NTRST (Active low) or Alternate function		Input PD[6]	Input PD[6]
BT_GPIO_8	L3	JTAG_TCK or GPIO		Input PD[6]	Input PD[6]
General Purpose Input/Output Pins					
BT_GPIO_0	G9	General purpose I/O	I/O[4]	Input PD	Input PD
Configuration Pins					
BT_CONFIG_1	L7	Configuration signal	I	Input	Input
BT_CONFIG_2	M7				
BT_CONFIG_3	N6				
RF Signals					
BT_RFP	K1	Differential RF port	I/O		
BT_RFN	J1				
Power Supply					
BT_HVA	L2	Power supply (Connect to 2.75 V)			
	D3				
	E1				
	E2				
	E4				
BT_HVD	N7				
BT_VIO_A	M6	1.65 V to 2.85 V I/Os supply[7]			
BT_VIO_C	N3				
BT_VIO_D	N5				
BT_VIO_E	G8				
BT_VIO_B	J9	1.17 V to 2.85 V I/Os supply[7]			
BT_VDD_CLD	E6	System clock supply 1.65 V to 2.85 V (Connect to BT_VIO_A in case of a digital reference clock input, to BT_VSSANA in case of an analog reference clock input.)			

Bluetooth Section					
Name	**Pin #**	**Description**	**Type**	**Reset[1]**	**Default[2] after reset**
BT_VSSDIG	H6	Digital ground			
	H7				
	H8				
	K8				
	L8				
BT_VSSANA	D1	Analog ground			
	D2				
	E3				
	F1				
	F2				
	F3				
	F4				
	G1				
	G3				
	G4				
	H3				
	H4				
BT_VSSRF	H1	RF ground			
	L1				
	J2	RF regulator ground			
	K2				
BT_TEST1	H2	Test pin	I/O	Input [8]	Input [8]
BT_TEST2	G2				
BT_AF_PRG	G6	Test pin (Leave unconnected)[9]	I/O	Open	Open
FM Radio Section					
FM_GND	A3	FM ground (connect to ground plane on PCB)			
	B4				
	B6				
	B7				
	C4				
	C6				
	C7				
	D5				
FM_VA	A4	Analog supply voltage (may be connected directly to battery)			
FM_VD	B3	Digital supply voltage (may be connected directly to battery)			
FM_GPIO1	A7	General purpose FM input/output	I/O	Input/Output	Input/Output
FM_GPIO2	A6				
FM_GPIO3	A5				
FM_FMIP	B8	FM RF input			
FM_ROUT	C5	FM right audio output			
FM_LOUT	B5	FM left audio output			
FM_RFGND	C8	FM RF ground (connect to ground plane on PCB)			
FM_RSTB	C9	FM reset (Active low) input	I	Input low	Input high
FM_VIO	D6	FM I/O supply voltage			
FM_RCLK	D7	FM External reference oscillator input	I	Input	Input
FM_SDIO	D8	FM Serial data input / output	I/O	Input/Output	Input/Output
FM_SENB	D9	FM Serial enable input (active low)	I	Input	Input
FM_SCLK	E9	FM Serial clock input	I	Input	Input
Other Pins					
BT_RSRV_CL	B2	Test pin (Leave unconnected)[9]			
	C3				
BT_RSRV_D	M8				
BT_RSRV_DSM	C1				
BT_RSRV_N	C2				
BT_RSRV_RF	M2				
BT_REG_CTRL	J4	Regulator control pin[10]	I/O	Input PD	Output high
NC	D4	Any use[11]			
	F7				
	F8				
	L4				
	L5				
	L6				

1. Pin behaviour during HW reset (BT_RESETN low).
2. Pin behaviour immediately after HW reset and internal chip initialization, but before SW parameter download.
3. See also pin BT_VDD_CLD.
4. Reconfigurable I/O pin.The functionality of these I/Os can be configured through software parameter download
5. Should be strapped to BT_VSSDIG if not used.
6. JTAG mode.
7. Described in section 4.3.
8. To be strapped to BT_VSSANA.
9. Pin is ST - reserved for test function and it must be soldered to an isolated pad (not connected to anything, just floating)
10. Described in section 5.8.
11. Pin is not connected internally in the package; any connection can be done on board, in order to ease the board layout.

N2206 LDO Dual 2.8V & 1.8V 1201-6517

Top View



Bottom View



Pin No.	Symbol	Description
1	V_{OUT2}	Output Pin 2
2	V_{DD}	Input Pin
3	V_{OUT1}	Output Pin 1
4	GND	Ground Pin
5	CE1	Chip Enable Pin 1
6	CE2	Chip Enable Pin 2

* Tab in the ○ parts have GND level.
(They are connected to the reverse side of this IC.)
Do not connect to other wires or land patterns.

N2212 LDO Regulator 150mA 1200-1974

PIN CONFIGURATION

Mark Side



Bump Side



PIN DESCRIPTIONS

Pin No.	Symbol	Description
1	V_{DD}	Input Pin
2	NC	No Connection
3	GND	Ground Pin
4	V_{OUT}	Output Pin

NN2213 Step Down Converter 500mA 1208-4678

Pin Configuration

TOP VIEW



µDFN
1.5mm x 1.0mm

N2300 ASIC Power Management 1203-2790

Top View



N2410 IC IF 3.5x3.5x0.8 thin QFN 1200-1951

Pin Configurations



N2411 ASIC Accelerometer 1202-1676

Pin connection



Pin description

Pin#	Name	Function
1	Vdd_IO	Power supply for I/O pins
2	NC	Not Connected
3	NC	Not Connected
4	SCL SPC	I^2C Serial Clock (SCL) SPI Serial Port Clock (SPC)
5	GND	0V supply
6	SDA SDI SDO	I^2C Serial Data (SDA) SPI Serial Data Input (SDI) 3-wire Interface Serial Data Output (SDO)
7	SDO	SPI Serial Data Output I^2C less significant bit of the device address
8	CS	SPI enable I^2C/SPI mode selection (1: I ^{2}C mode; 0: SPI enabled)
9	INT 2	Inertial interrupt 2
10	Reserved	Connect to Gnd
11	INT 1	Inertial interrupt 1
12	GND	0V supply
13	GND	0V supply
14	Vdd	Power supply
15	Reserved	Connect to Vdd
16	GND	0V supply

N2420 IC IF ISP1508 ES3 1200-1694

Pin Diagram



ISP1508 TFBGA36 pinout (top view)

Pin Description

Symbol[1]	Ball No	Type[2]	Description
RREF	C2	AI/O	Resistor reference. Connect through 12kΩ ±1% to GND.
DM	C1	AI/O	Connect to D- pin of the USB connector • USB mode: D- input/output • UART mode: TXD output
DP	D1	AI/O	Connect to D+ pin of the USB connector • USB mode: D+ input/output • UART mode: RXD input
FAULT	E2	I	Input for Vbus digital over-current or fault detector signal. If this pin is not in use, connect it to GND Plain input, 5V tolerant
ID	D3	I	identification (ID) pin of the mini-USB cable. If this pin is not in use, leave this pin open(there's internal pull-up). Plain input, TTL
VBUS	F4	AI/O	Connect to VBUS pin of the USB connector.
VCC	F3	P	Input supply voltage or battery source. Nominally 3.0V to 4.5V. Note: Below 3.0V, USB FS and LS transactions are not guaranteed to work though some devices may work with ISP1508 at these voltages.
PSW_N	D4	OD	Controls an external, active low VBUS power switch or charge pump. An external pull up resistor is required. Open drain,output, 5V tolerant.
REG3V3	E3	P	3.3V regulator output for USB mode or 2.7V regulator output for UART mode; requiring parallel 0.1 uF and 4.7 uF capacitors. Internally powers ATX and other analog circuits. Should not be used to power external circuits.
XTAL1	F5	AI/O	Crystal/clock input. 1.8V peak input allowed. Frequency depends on status on CFG1 and CFG2 pins.
XTAL2	F6	AI/O	Crystal output. If crystal is not in use, leave this pin open
CHIP_SEL	C3	I	Active HIGH chip select input. • When this pin is none-active, ULPI pins will be in 3-state and the chip

[1] Symbol names ending with underscore N (for example, NAME_N) indicate active low signals
[2] I=input; O=output; I/O = Digital Input/Output; OD = Open Drain Output; AI/O = Analog Input/Output; P = Power or Ground pin

N2421 IC ESD Prot UDFN 6 2x2mm 1200-6309

PIN CONNECTIONS



PIN FUNCTION DESCRIPTION

Pin No.	Name	Type	Description
1	$\overline{EN}$	INPUT	Enable Pin. The device enters in shutdown mode when this pin is tied to a high level. In this case the output is disconnected from the input. To allow normal functionality, the $\overline{EN}$ pin shall be connected to GND to a pull down or to a I/O pin. This pin does not have an impact on the fault detection.
2	GND	POWER	Ground
3	IN	POWER	Input Voltage Pin. This pin is connected to the VBUS. A 1 μF low ESR ceramic capacitor, or larger, must be connected between this pin and GND.
4, 5	OUT	OUTPUT	Output Voltage Pin. The output is disconnected from the VBUS power supply when the input voltage is above OVLO threshold or below UVLO threshold. A 1 μF capacitor must be connected to these pins. The two OUT pins must be hardwired to common supply.
6	$\overline{FLAG}$	OUTPUT	Fault Indication Pin. This pin allows an external system to detect a fault on VBUS pin. The $\overline{FLAG}$ pin goes low when input voltage exceeds OVLO threshold. Since the $\overline{FLAG}$ pin is open drain functionality, an external pull up resistor to V_{CC} must be added.

N2422 ASIC Baseband 1201-4120

Pin-out, top view; bumps down.



N2500 Companion Chip MP202 1200-4120



Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Name
A1	GND	D5	I.C	H2	PLLVDD	L14	U70_SOUT
A2	GND	D6	SDRVDD	H3	I.C	M1	GND
A3	GND	D7	GND	H4	GND	M2	PM0_SI
A4	PO7	D8	GND	H5	GND	M3	I.C
A5	IOVDD	D9	SDRVDD	H10	GND	M4	PM1_SEN
A6	SPI0_SK	D10	I.C	H11	GND	M5	L1VDD
A7	SPI0_CSZ	D11	L0VDD	H12	I.C	M6	YUV_VS
A8	SPI1_SK	D12	I.C	H13	GIO_P3	M7	YUV_DATA5
A9	SPI1_CSZ	D13	PO1	H14	GIO_P2	M8	YUV_DATA2
A10	IOVDD	D14	PO0	J1	GND	M9	SDRVDD
A11	INT_B	E1	IOVDD	J2	TCLKO	M10	L1VDD
A12	GND	E2	IOVDD	J3	I.C	M11	I.C
A13	GND	E3	L1VDD	J4	SDRVDD	M12	I.C
A14	GND	E4	I.C	J5	I.C	M13	I.C
B1	GND	E5	I.C	J10	I.C	M14	GND
B2	GND	E6	I.C	J11	SDRVDD	N1	GND
B3	L0_DET	E7	GND	J12	I.C	N2	GND
B4	PO6	E8	GND	J13	GIO_P1	N3	PM1_SI
B5	IOVDD	E9	I.C	J14	GIO_P0	N4	PM1_SO
B6	SPI0_SO	E10	I.C	K1	IOVDD	N5	IOVDD
B7	SPI0_SI	E11	L1VDD	K2	IOVDD	N6	YUV_HS
B8	SPI1_SO	E12	L1VDD	K3	L1VDD	N7	YUV_DATA6
B9	SPI1_SI	E13	IOVDD	K4	I.C	N8	YUV_DATA3
B10	IOVDD	E14	IOVDD	K5	I.C	N9	YUV_DATA0
B11	PLLMODE	F1	GND	K6	I.C	N10	IOVDD
B12	I.C	F2	GND	K7	GND	N11	PO2
B13	GND	F3	I.C	K8	GND	N12	I.C
B14	GND	F4	SDRVDD	K9	I.C	N13	GND
C1	GND	F5	I.C	K10	I.C	N14	GND
C2	RESETZ	F6	I.C	K11	L1VDD	P1	GND
C3	L1_DET	F10	I.C	K12	L1VDD	P2	GND
C4	I.C	F11	SDRVDD	K13	IOVDD	P3	GND
C5	L1VDD	F12	I.C	K14	IOVDD	P4	PM1_CLK

N2700 TV Out Graphics Engine 1200-0362

S1D13771 Pinout Diagram



S1D13771 W-CSP 64-pin Pinout Diagram (Top View)

S1D13771 W-CSP 64-pin Pinout (Top View)

	1	2	3	4	5	6	7	8	
A	NC	GPIO3	TE	COREVDD	D/C#	MD2	MD4	NC	A
B	TESTEN	VSS	GPIO_INT	CS#	IOVDD	VSS	MD5	SCANEN	B
C	Reserved	GPIO2	RESET#	VSS	WE#	IOVDD	MD6	MD7	C
D	VSS	GPIO1	IOVDD	CS#SEL	RD#	MD3	IOVDD	COREVDD	D
E	COREVDD	GPIO0	VSS	LCDCS#	MD0	Reserved	COREVDD	VSS	E
F	DACVCC	DACVCC	DACVEE	VSS	MD1	VSS	PLLVSS	PLLVDD	F
G	DACVEE	DACVEE	VREF	IOVDD	COREVDD	IOVDD	VSS	VCP	G
H	NC	AOUT	VADJ	TEST0	TEST1	VSS	CLKI	NC	H
	1	2	3	4	5	6	7	8	

Note

Pins marked as NC are not used and must be left unconnected. Pins marked as Reserved must be left unconnected, unless otherwise specified.

N3100 IC CS-9 1200-9978

PIN CONNECTIONS

9−Pin Flip−Chip CSP



(Top View)

PIN DESCRIPTION

Pin	Type	Symbol	Description
A1	I	INM	Negative input of the first amplifier, receives the audio input signal. Connected to the feedback resistor R_f and to the input resistor R_{in}.
A2	O	OUTA	Negative output of the NCP2990. Connected to the load and to the feedback resistor Rf.
A3	I	INP	Positive input of the first amplifier, receives the common mode voltage.
B1	I	VM_P	Power Analog Ground.
B2	I	VM	Core Analog Ground.
B3	I	V_p	Positive analog supply of the cell. Range: 2.2 V−5.5 V.
C1	I	BYPASS	Bypass capacitor pin which provides the common mode voltage (Vp/2).
C2	O	OUTB	Positive output of the NCP2990. Connected to the load.
C3	I	$\overline{\text{SHUTDOWN}}$	The device enters in shutdown mode when a low level is applied on this pin.

N3101 ASIC Tjatte3 CSP20 1200-9978

Pin configuration (Bump side)



Electrical diagram



N4400 IC Dri MAX8830 ES3 4x4 UCSP

Pin configuration
(Top View, Bump Side down)

16-pin 2.5 x 2.5mm UCSP

Pin	NAME	FUNCTION
B4	IN	Analog Supply Voltage Input. The input voltage range is 2.7V to 5.5V. Bypass IN to AGND and PGND with a 10µF ceramic capacitor as close to the IC as possible. IN is high impedance during shutdown.
D2	GND	Analog Ground. Connect AGND to PGND
A2	PGND	Power Ground. Connect PGND toAGND and to the input capacitor ground. Also, connect PGND to the PCB ground plane.
C4	COMP	Compensation Input. Connect a **TBD**kohm resistor and **TBD**µF ceramic capacitor in series from COMP toAGND for regulator stability.
B3	MVON	Movie On Logic Input. Connect to VDD or drive with logic 1 to enable the Movie Mode. The FLED movie current is set in I²C registers. Connect toAGND or drive with logic 0 to turn off the Movie Mode. The Movie Mode may also be enabled via the I²C registers.
C2	FLEN	Flash Enable Logic Input. A transition from logic 0 to logic 1 on FLEN starts the Flash Mode. The flash duration and FLED flash current are set in I²C registers. The Flash Mode ends when either FLEN transitions back to logic 0 or after the flash duration timer expires (in case FLEN gets stuck high).
C3	SCL	I²C Clock Input. Data is read on the rising edge of SCL.
D3	SDA	I²C Data Input. Data is read on the rising edge of SCL.
D4	VDD	Logic Input Supply Voltage. Connect VDD to the logic supply driving SCL, SDA, MVON, and FLEN. Bypass VDD to AGND with a 0.1µF ceramic capacitor.
B2 B1 C1 D1	LED3 LED2 LED1 LED4	LED Current Sink Regulators. Current flowing into these pins is based on the internal I²C registers. Connect LED_ to the Cathodes of external LED's. LED_ is high impedance during shutdown. If unused, LED_ may be shorted to ground or left floating.
A1	FLED	Flash LED Current Sink Regulator. Current flowing into these pins is based on the internal I²C registers. Connect FLED to the Cathode of an external Flash LED or LED Module. FLED is high impedance during shutdown. If unused, FLED may be shorted to ground or left floating.
A4	OUT	Regulator Output. Connect OUT to the anodes of the external LED's. Bypass OUT to PGND with a 10µF or larger ceramic capacitor. During shutdown, OUT is one body-diode drop below the input voltage.
A3	LX	Inductor Connection. Connect LX to the switched side of the inductor. LX is internally connected to the drains of the internal MOSFETs. Both MOSFETs are off during shutdown.

S2415, S2424, S2453, S2454 Input Switch 1204-1127







V2200 Zener Diode RKZ223911/1

Unit in mm



Marking



Equivalent Circuit (Top View)



V2202 Trans P-ch FET RYN122910/1



MicroFET





V2412, V2417 Zener Diode Voltage Regulator 15V 5% RKZ223905/2



The marking bar indicates the cathode.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode

V2414, V2415, V2416 Diode Protection 5, V SOD-923 1201-8440

MARKING DIAGRAM

D = Specific Device Code
M = Date Code

SOD-923
CASE 514AB

V2470, V4201 Schottky Barrier Diodes 2PIN RKZ123905/1

●**External dimensions** (Units : mm)



JEDEC : SOD-523

V4203 Trans Array 1200-0320

MARKING DIAGRAMS



1x = Device Code
x = G or M
M = Date Code
▪ = Pb−Free Package
(Note: Microdot may be in either location)

SOT−563
CASE 463A
PLASTIC



BC847CDXV6T1

X1200, X1500 RF Probe Contact 6 Pin 1203-9688



X1210, X1211, X3102, X3103 Conn Leaf Spring 1200-2144



X1540 Clip BT Antenna 1211-1063

NOTE 1. This 2D-Drawing does not include the drawing of an embossed carrier tape and reel packaging.
2 There is not partially the plating is on this side surface because this area is for the side cutting from the carrier.
(The material is partially exposed at this side surface)



X2201 Battery Leaf Connector 1201-0774

X2401 Memory Card Reader RNK87147/3



X2402 SIM Card Reader 1202-0528



SPECIFICATIONS :
1. ELECTRICAL CHARACTERISTICS :
   1.1 RATED VOLTAGE : 5 VRMS AT SEA LEVEL.
   1.2 RATED CURRENT : 10mA MAX.
   1.3 CONTACT RESISTANCE(PER CONTACT) : 100 MILLIOHMS MAX.
   1.4 INSULATION RESISTANCE : 100 MEGAOHMS MIN.
2. MECHANICAL CHARACTERISTICS :
   2.1 CONTACT FORCE :
   0.30–0.80N/PER PIN (WHEN CONTACT COMPRESSING NOMINAL TRAVELING DISTANCE 0.40mm)
   2.2 COPLANARITY : 0.08mm MAX.
   2.3 PART MUST MEET ALL CONSTRAINTS AFTER THAT A SIM CARD HAVE BEEN INSERTED AND REMOVED 3000 TIMES.
3. ENVIRONMENTAL CHARACTERISTICS :
   3.1 OPERATING TEMPERATURE RANGE : –40°C TO +85°C
   3.2 STORAGE TEMPERATURE RANGE : –40°C TO +85°C
4. CRITICAL DIMENSIONS MARKED WITH"▽" .
5. PACKAGE : TAPE & REEL

X2410 BtB Receptable 24pin 1208-3264



PART NO.	B	C	D	E	F
DF37B-20DS-0.5V(51)	6.22	3.6	1.6	5.7	6.46
DF37B-24DS-0.5V(51)	7.02	4.4	2.0	6.5	7.26
DF37B-30DS-0.5V(51)	8.22	5.6	2.0	7.7	8.46
DF37B-40DS-0.5V(51)	10.22	7.6	2.4	9.7	10.46
DF37B-50DS-0.5V(51)	12.22	9.6	2.8	11.7	12.46
DF37B-60DS-0.5V(51)	14.22	11.6	3.2	13.7	14.46

X4200 100 pin FPC Connector 1204-5252



X4300 Conn BtB 30 pin 1200-1733



8-1747769-0	38.4	32.4	0.0606	15.6	17.2	19.6	19.9	16.9	14.2	28.4	32	8-2013134-0	80
7-1747769-0	30.4	24.4	0.0546	13.6	15.2	17.6	17.9	14.9	11.5	–	24	7-2013134-0	70
4-1747769-0	30.4	24.4	0.0366	7.6	9.2	11.6	11.9	8.9	11.5	–	24	4-2013134-0	40
3-1747769-0	30.4	24.4	0.0306	5.6	7.2	9.6	9.9	6.9	11.5	–	24	3-2013134-0	30
2-1747769-8	30.4	24.4	0.0294	5.2	6.8	9.2	9.5	6.5	7.5	–	16	2-2013134-8	28
2-1747769-4	22.4	16.4	0.0270	4.4	6.0	8.4	8.7	5.7	7.5	–	16	2-2013134-4	24
2-1747769-2	22.4	16.4	0.0258	4.0	5.6	8.0	8.3	5.3	7.5	–	16	2-2013134-2	22
2-1747769-0	22.4	16.4	0.0246	3.6	5.2	7.6	7.9	4.9	7.5	–	16	2-2013134-0	20
1-1747769-6	22.4	16.4	0.0222	3.6	4.4	6.8	7.1	4.1	7.5	–	16	1-2013134-6	16
REFERENCE W/O BAR CODE P/N	W2	W1	WEIGHT(g)	H	G	F	E	D	C	B	A	QTY/REEL	TAPING P/N	POS

X4311, 12, 13, 14, 15 Ground Spring Finger 1 pin 1204-9353





NOTES:

1.0 MATERIAL REQUIREMENTS:

1.1 CONTACT

1.1.1 CONTACT MATERIAL: Ti-Cu

1.1.2 NICKEL UNDER PLATE 2um ALL OVER.
MATING AREA : 0.38um Au MIN.
SOLDER AREA : GOLD FLASH

1.2 PACKAGE : TAPE&REEL

2.0 MECHANICAL REQUIREMENTS:

△1 CONTACT SPRING FORECE: 1.4-1.8N

3.0 COSMETIC QUALITY:
MAXIMUM BURR AND FLASHES: 0.03mm

4.0 FOXLINK PART NUMBER: 819M-1501-SH80

X4400 Conn BtB 24 pin 1201-5197



8-1747769-0	38.4	32.4	0.0606	15.6	17.2	19.6	19.9	16.9	14.2	28.4	32	8-2013134-0	80
7-1747769-0	30.4	24.4	0.0546	13.6	15.2	17.6	17.9	14.9	11.5	–	24	7-2013134-0	70
4-1747769-0	30.4	24.4	0.0366	7.6	9.2	11.6	11.9	8.9	11.5	–	24	4-2013134-0	40
3-1747769-0	30.4	24.4	0.0306	5.6	7.2	9.6	9.9	6.9	11.5	–	24	3-2013134-0	30
2-1747769-8	30.4	24.4	0.0294	5.2	6.8	9.2	9.5	6.5	7.5	–	16	2-2013134-8	28
2-1747769-4	22.4	16.4	0.0270	4.4	6.0	8.4	8.7	5.7	7.5	–	16	2-2013134-4	24
2-1747769-2	22.4	16.4	0.0258	4.0	5.6	8.0	8.3	5.3	7.5	–	16	2-2013134-2	22
2-1747769-0	22.4	16.4	0.0246	3.6	5.2	7.6	7.9	4.9	7.5	–	16	2-2013134-0	20
1-1747769-6	22.4	16.4	0.0222	3.6	4.4	6.8	7.1	4.1	7.5	–	16	1-2013134-6	16
REFERENCE W/O BAR CODE P/N	W2	W1	WEIGHT(g)	H	G	F	E	D	C	B	A	QTY/REEL	TAPING P/N	POS

X4410 Pogopin Plug 1pin 1208-0925



NOTES:

1. PLATING
   CONTACT AREA: 0,15 µm AU MIN. over 2,0 µm Ni-P MIN.
   REMAINDER: 0,10 µm AU MIN. over 1,2 µm Ni-P MIN.
2. CONTACT FORCE: see table
3. Dimensions used for PSA and SPVR studies to be determined.
4. PACKAGING: see sheet 2

CONTACT FORCE vs. DEFLECTION (STROKE)			
	LENGTH (mm)	STROKE (mm)	F (N)
INITIAL	2,9	0	-
MIN.	2,75	0,15	0,2
NOMINAL	2,45	0,45	0,6
MAX.	2,35	0,55	0,8
FULL	2,2	0,7	2 MAX.

Z2400 Filter 100 Mhz K1210 1201-6833



Dimensions in mm

Equivalent circuit



Z4200, Z4201, Z4202 LC Filter REV50148/1





Dimensions [mm]							
L	W	T	a	b	c	d	e
1.6±0.10	0.8±0.10	0.5±0.10	0.175±0.05	0.225±0.05	0.4±0.05	0.175±0.05	0.10+0.10 −0.05


X1000
KEYFLEX CONNECTOR
VDDE18
B8
A6
A5
A4
A3
KEYOUT0
KEYOUT1
KEYOUT2
KEYOUT3
S1000
S1001
S1002
Cam AF
-
Game A
Green
Game B
-
CLR
S1014
Cam Rec
S1020
S1021
Soft Left
S1023
Cam Play
S1025
L1000 L1001
MMZ1005A152ET
S1031
S1032
S1034
S1035
Active Menu
Cam Snap
L1002 L1003
L1004 L1005
Rock Down
Rock Left
Rock Up
Rock Push
Rock Right
Soft Right
Red On/Off
Vol+
Vol-
MR Sensor
VDDE18
B1000
VCC
GND
OUT
NC
SLUG
C1000 10nF
MRUS61C 1207-0781
SLIDE_SENSE
B9
V1113 <NM>
PESD15VS1UL 1201-0746
KEYIN0
KEYIN1
KEYIN2
KEYIN3_1
KEYIN4_1
KEYIN5
A2
B4
B2
B3
B5
B6
Camera key
S1003
OUT1
OUT2
OUT3
IN1
IN2
GND
EVPAHAA6A 1200-2072 3
A1
A7
A11
A12
B1
B7
B10
B11
B12
Z1
Z2
1208-3267 24-pin
A10
A9
A8
LED_CAM1
STEPUP50
LED_KEYPAD
R1100 22ohms
R1101 22ohms
V1103
1200-8900 2
V1100
1211-7646
V1101
1211-7646
V1110
V1111
V1112
PESD15VS1UL 1201-0746

Troubleshooting Software Documentation

Introduction

Using this software you can control most parts and functions of all Sony Ericsson mobile phones. It is a GUI (**G**raphical **U**ser **I**nterface) for the commands implemented in the ITP (**I**ntegrated **T**est **P**rogram). The software communicates with the phone through standard serial communication over a USB/RS232 interface (SEPI).

Note: *The Troubleshooting Software application is to be used with the Troubleshooting Manual and the Troubleshooting fixture kit.*

The functions in the Troubleshooting Software application are divided into three main sections: **Communication Settings**, **Radio Control** and **Base Band Controls**. These main sections are presented under six different tabs.



All settings and functions are collected under these six main tabs.

Communication Settings

All settings for the communication between the Troubleshooting Software application and the phone are presented under the Communication Settings Tab.

Radio Controls

Note: *Some parts of Radio Control functions may not be implemented since they are not supported by the ITP SW.*

Note: *There are some differences in the user interface depending on the phone project file loaded. Some functions may not be available on all products.*

All Radio Control Functions implemented in the Troubleshooting Software are presented under the **Tx and Rx** tab. The main radio functions of the mobile phone presented in this tab are:

- GSM radio part
- WCDMA radio part
- Bluetooth radio part

In the GSM and the WCDMA radio control part the following radio functions can be controlled: Transmitter (TX) and Receiver (RX)

In the Bluetooth radio control part only the Transmitter (TX) function is supported.

Base Band Controls

Note: *Some parts of Base Band Control functions may not be implemented since they are not supported by the ITP SW.*

Note: *There are some differences in the user interface depending on the phone project file loaded. Some functions may not be available for all products.*

The functions for Base Band Control are presented under the following four different tabs:

Audio and FM Radio
Used for setting Audio Loop mode and test the functionality of the FM Radio.

Logic
Used to:

- Read out of the ADC channels
- Control or Test of SIM and Memory Stick Card
- Perform of Battery and Current Calibration
- Check Radio and Display temperature
- Etc.

GPIO Manager

Used to control GPIO ports at the Access and Application CPU.

Note: *It is very important to follow the GPIO activation sequence according to the Troubleshooting Guide instructions when the GPIO manager is used to avoid Hardware or SW function interruption.*

MMI
Used for:

- Main and VGA Camera Tests
- Camera Door Test
- Keyboard Scan Test
- Vibrator Test
- LED and Backlight Tests
- Xenon Flash Test
- Display Test
- Etc.

General

Used to:

- Read out Software and Product Data Information flashed into the phone
- Perform ASIC Revision test
- Perform available Self tests

Equipment Setup

Note: *During calibration the accurate voltage from VBATT must be within ±0.015 V. If this is not fulfilled it will cause a faulty calibration. For more information about recommended power supply units, see the Repair Tool Catalogue in CSPN under the Mechanical level. The Power Supply Channel 1 VBATT must allow reverse current.*

Note: Before starting calibration test, the *phone must be flashed with ITP Software.*

Instructions for Customization of Power Supply Channel 2 DCIO/SEPI Cable

To perform Current Calibration the phone must be powered directly through the system connector. Customize the cable according to following instructions: Take the CST-75 battery charger and cut off the charger according to picture 1. **Length of the cable must be exact 1.3m**. Connect the CST-75 charger **Red** or **White** cable to the **Positive (+) Output** at Power Supply and the **Black** cable to the **Negative (GND) Output** at the Power Supply according to picture 2. Cut off isolation material from inside of the charger plug according to picture 3.

Picture 1

Picture 2

Picture 3

Power Supply Channel 2 DCIO/SEPI Cable Connection Setup

Note: *The Power Supply Channel 1 (VBATT) must allow reverse current.*

Note: *The maximal cable length between the Power Supply Channel 1 VBATT and the dummy battery must not exceed 1m. The cable must have a capacity for at least 16A.*

Picture 4



Correct DCIO and SEPI A1 Cable setup when the Troubleshooting Fixture is used.

Picture 5

Correct DCIO and SEPI A1 Cable setup when a Dummy Battery is used.

Picture 6

This setup between DCIO and SEPI A1 Cable is WRONG!

Note: *Voltage and Current settings for the Power Supply Channel 1 VBATT and 2 DCIO/SEPI can be found in the Equipment List included in the Product Specific Troubleshooting Manual.*

Note: *Instructions about the Troubleshooting fixture connections with the External RF connector, Display, SIM Card, Memory Stick Card, Keyboard etc. can be found in Troubleshooting Fixture Connection Instruction included in the Product Specific Troubleshooting Manual.*

System Requirements

Note: *Before start using the Troubleshooting Software, the phone must be flashed with ITP SW.*

The system requirements for running the application are:

- At least a Pentium III 500 MHz, with 128 MB of RAM
- Win2000 or Win XP
- One free USB connector
- USB Computer Cable
- At least 1024x768 display resolution. (1152x864 is recommended.)
- SEPI Drivers must be installed
- SEPI BOX
- SEPI A1 Cable
- Phone Specific Dummy Battery
- Phone Specific TRS Fixture
- CST-75 Charger cable
- One Dual or Two Single Channel Power Supplies

TX and RX - Tab

Communication Functions

Note: *Some parts of the Communications functions may not be implemented since they are not supported by ITP Software.*

Note: *There are some differences in the user interface depending on the phone project file loaded. Some functions may not be available on all products.*

GSM

GSM Mode Settings

Used for selecting of the GSM radio mode. The following Radio Modes are available:

- TX and RX Switched
- TX and RX Static

Note: *In the TX Switched mode all parameters are available (Band, Channel and Power Level). In the TX Static mode the control of Power Level is hidden and the transmitter works with a predefined DAC value. This is done to protect the power amplifier against overheating.*

GSM Radio Settings

Used for Channel and Power Level control of the selected GSM Band. The TX and RX frequency value for selected band and channel will be presented in the TX and RX frequency box.

1. Select the desired GSM band. Available options are **GSM 850** (Ch 128…251), **GSM 900** (Ch 1…124), **EGSM 900** (Ch 975…1023), **DCS 1800** (Ch 512…885) and **PCS 1900** (Ch 512…810).
2. Use default value or select desired channel.
3. Use default value or select desired power level.

Note: *Any GSM band not used by the Mobile Phone will be unavailable in the GSM Radio Settings.*

GSM RSSI measurements

This measurement is only possible to perform when RX Switched mode is selected. Use the Mobile Phone Tester instrument for feeding a signal to the mobile phone's receiver. For Instrument and Phone's settings go to Troubleshooting Manual – GSM Network problems.

1. Select RX Switched Mode.
2. Select desired GSM band and Channel.
3. Go to GSM RSSI Measurements and Start RSSI Test.

Note: *The RSSI Test can be performed differently from product to product due to the limited ITP Software support.*

WCDMA

Note: *Unused WCDMA Bands will not be available in the WCDMA Radio Settings.*

Note: *For some products the TX and RX WCDMA Channels range can be reduced due to the limited product functionality or Test Instrument limitation. This is done to avoid wrong and incorrect measurement results.*

Radio Settings

Used for TX and RX Channels control of the selected WCDMA Band. The TX and RX Channels frequency for selected band will be presented in the TX and RX frequency box.

1. Select the desired WCDMA band. Available options are **Band I** (TX Ch 9612…9888, RX Ch 10562…10838), **BAND II** (TX Ch 9262…9538, RX Ch 9662…9938), **BAND IV** (TX Ch 1312…1513, RX Ch 1537…1738), **BAND V** (TX Ch 4132…4233, RX Ch 4357…4458) and **BAND VIII** (TX Ch 2712…2863, RX Ch 2937…3088)
2. Use default value or select desired TX or RX channel.

Fast select channels

Set High Channel: The High Channel for selected WCDMA Band will be set by the Troubleshooting SW.

Set Mid Channel: The Mid Channel for selected WCDMA Band will be set by the Troubleshooting SW.

Set Low Channel: The Low Channel for selected WCDMA Band will be set by the Troubleshooting SW.

Modes

Max Pwr 23dBm set the Phone to transmit with maximum power at the selected Band and TX Channel. The limit is 23dBm.

Min Pwr Max -50dBm set the Phone to transmit with minimum power at the selected Band and TX Channel. The limit is -50dBm.

Read RSSI set the Phone in RX mode at the selected Band and RX Channel.

Out Pwr level x dBm set the Phone in TX mode at the desired power level value at the selected Band and TX Channel (Power level range to choose is: from -50dBm to 23dBm).

INP/OUT Pwr check set the Phone to transmit with maximum power and switch the receiver On at the selected Band and TX/RX Channel

Reset output set the Phone in WCDMA Off mode.

Rx on

Read measurement read the RSSI and report the result at Phone reported power. This function can only be used when the Receiver is On.

Note: *The RSSI Measurement can be performed differently from product to product due to the limited ITP Software support.*

VCO and VCXO Functions

Note: *These calibrations are only possible to perform when RX static mode is selected.*

Note: *These calibrations may not be possible to implement for all products due to limitations in ITP Software.*

VCO Calibration (TX)

Uses the default values in the TP to adjust the varactor diode to a pre-determined operating point, so that the loop voltage of the TXVCO (measured with an ADC) is within the valid range and the optimal value is chosen. The optimal value is defined as: The CVCO value that gives loop voltages within the limits for both high and low channel and that has the lowest maximum loop voltage.

The optimum value is stored in GDFS.

VCXO Control

Used to fine tune the VCXO to **MCLK** frequency by calibrating the DAC that sets the VCXO control voltage. It is also used to verify the VCXO tuning range. When transmission is in Switched TX mode you are allowed to calibrate the VCXO oscillator controlling the DAC value on the AFC pin.

1. Switch the GSM tester to GSM900, Ch1.
2. Read the stored VCXO value from the GDFS by clicking the "**Read from GD**" button.
3. Start transmitting by clicking the "**TX Switched**" mode button.
4. To apply the VCXO DAC value you set, click the "**Set VCXO**" button.
5. Check your GSM tester.
6. Set the frequency error as close to 0 Hz as possible by using the up/down arrows and then click the "**Set VCXO**" button again.
7. The button "**Mean Value**" sets the value to 1024.
8. When the procedure is finished, click on "**Save VCXO**" button to store the calibrated value in GDFS.

VCO Calibration (RX)

Uses the default values in the TP to adjust the varactor diode to a pre-determined operating point, so that the loop voltage of the RXVCO (measured with an ADC) is within the valid range, and the optimal value is chosen. The optimal value is defined as: The CVCO value that gives loop voltages within the limits for both high and low channel and that has the lowest maximum loop voltage.

The optimum value is stored in GDFS.

Audio and FM Radio - Tab

Audio & Radio Functions

Note: *Some parts of Audio and FM Radio may not be possible to implement for all products due to limitations in ITP Software.*

Note: *There are some differences in the user interface depending on the phone project file loaded. Some functions may not be available on all products.*

Audio Loop Test

1. Select desired Audio Loop Test
2. Click "**Apply Audio Loop**" to start the test.
3. To switch off the loop, select **OFF** from **Audio Output** and click "**Apply Audio Loop**".

Audio input:

- **Mic1** is the internal microphone.
- **Aux1** is the input from the system connector.

Loop mode:

- **Analogue**, where the loop is set before and after the AD/DA conversions.
- **Digital/DSP** loop, where the DSP signal processing also affects to the audio signal.
- **CPU/PCM** loop, where the loop is set between the PCM audio signals.
- **Dictaphone** loop.

Audio output:

- **Earphone** is the internal Earpiece speaker of the unit.
- **AUX earphone** connected to the system connector.
- **Loudspeaker** is the internal loudspeaker of the unit.
- **OFF** is used to switch off the currently used Audio Loop.

Examples of different Audio Loop Test setups in Fault Trace SW.

Picture 9

K800 Project Setup

Picture 10

K850 Project Setup

Note: *Audio output and input pins can be used by disconnecting the blue SEPI connector from the phone after the audio loop has been applied. Now the Portable Handsfree can be connected to the System Connector. After function test operation, disconnect the PHF or external audio device from the System Connector and connect the SEPI cable to proceed with other Audio Loop Tests.*

FM Radio

- To activate the FM radio, click at the **Set FM Radio** button.
- To turn off the FM radio, click at the **Turn OFF FM Radio** button.

Audio output
Used for selecting Audio Output from the FM Radio. Most common Audio Outputs for all projects are AUX Stereo (Portable Handsfree, PHF) or Loudspeaker.

Frequency in MHz
Frequency range box for the FM Radio. The frequency value can be selected in two different ways:

- The first one is with up/down spin buttons
- The second one is to type it directly into the Frequency field.

When typing directly into the Frequency field, the Frequency Span should be 100 KHz when changing from one frequency to another. The Frequency Range used in the Troubleshooting Software is from 87.50 MHz to 108.00 MHz.

Examples of different FM Radio Test setups in the Troubleshooting Software

Picture 11

K850 Project FM Radio Setup

Picture 12

K800 Project FM Radio Setup

Logic – Tab

Logic Functions

Note: *Some of the Logic functions may not be possible to implement for all products due to limitations in the ITP Software.*

Note: *There are some differences in the user interface depending on the phone project file loaded. Some functions may not be available on all products.*

Battery Calibration

Note: *To perform this test only Power Supply channel 1 is needed. Make sure that the correct voltage values are set for each test step, otherwise the test will fail.*

The Battery Calibration test is similar to the Battery Calibration test performed in the factory environment.

1. Click **1. Battery Calibration**.
2. Click **SET VBATT to 3.2 Volt**.
3. Adjust Power Supply channel 1 (the dummy battery) to 3.2 V.
4. Click **VBAT1**.
5. Click **SET VBATT to 4.1 Volt**.
6. Adjust Power Supply channel 1 to 4.1 V and click **VBAT2.**
7. Adjust Power Supply channel 1 to 3.8 V and click **SET VBATT to 3.8 Volt**.
8. The test result (**Passed** or **Failed**) will now be displayed.

When the measured values are within the limits the calibration will be passed otherwise the test will be failed. The compensation factor will be calculated and stored in the GDFS.

More information about the test limits can be found in the product specific Troubleshooting Manual and in the **Read Limits Table** in the **Battery and Current Calibration Test** document.

Current Calibration

The Current Calibration test is similar to the Current Test for the charging algorithm in the factory environment.

Note: *For a correct and accurate result, perform the* **Battery Calibration Test** *before current calibration. To perform this test you will need both channel 1 and 2 from the Power Supply.*

1. Click **2. Current Calibration.**
2. Adjust channel 1 (the dummy battery) to 3.8 V.
3. Click button **SET VBATT to 3.8 Volt**.
4. Note the measured current for channel 2 (the customized charger with SEPI).
5. Type in the measured current (in mA) in the text box.



In this example the current is measured to 114 mA.

6. Press **Enter**.
7. The phone will switch to charging with 800mA. Note the measured current value result at Power Supply Channel 2 DCIO/SEPI.
8. Type the new value in the text box.
9. Press **Enter**.
10. The test result (**Passed** or **Failed**) will now be displayed.

When the measured values are within the limits the calibration will be passed otherwise the test will be failed. The compensation factor will be calculated and stored in the GDFS.

More information about the test limits can be found in the product specific Troubleshooting Manual and in the **Read Limits Table** in the **Battery and Current Calibration Test** document.

ADC Values

1. Select the desired ADC Channel.
2. Click **Read ADC value**.

- The measured value will be presented in both hex and decimal info boxes.
- N/A means that the General Purpose port is not used by this phone or this port is not supported by ITP.
- If a port is missing in the Troubleshooting SW that port is not supported by the ITP SW.

SIM Card Control

This section controls the SIM interface in the phone.

SIM VCC: Voltage for the SIM Card will be activated.
SIM RESET, **SIM DATA** and **SIM CLOCK**: Activate the Reset, Data and Clock signals for the SIM Card.
SIM Com Test: Checks the communication with the SIM Card.

The test result (**Passed** or **Failed**) will be displayed in the info box.

Note: *A SIM card must be inserted and a card reader connected to run this test.*

Memory stick test checks the communication with the Memory stick card.

The test result (**Passed** or **Failed**) will be displayed in the info box.

Note: *A Memory stick card must be inserted and a Memory card reader connected to run this test.*

End Calibration

Ends the calibration and no data will be stored.

Go Idle for 2 sec

The unit will be set to IDLE mode for 2 seconds.

Reboot Phone

IPT command **KILL** will be send and the phone will restart.

Radio Temperature

The value of the Radio Temperature will be displayed in the info box.

Display Temperature

The value of the Display Temperature will be displayed in the info box.

GPIO Manager Functions

Set GPIO port at Access and/or Application CPU to High or Low and Read Out status of the port.

MMI – Tab

Functions

Note: *Some parts of MMI functions may not be possible to implement for all products due to limitations in the ITP Software.*

Note: *There are some differences in the user interface depending on the phone project file loaded. Some functions may not be available on all products.*

Display Pattern

Activate different test patterns on the display.

LED and Backlight

Activate/Deactivate LEDs and Backlights on the phone.

Misc

Activate/Deactivate tests such as:

- Main Camera Test
- VGA Camera Test

- Camera Door Test
- Vibrator Test
- Keyboard Scan Test
- Etc.

Note: *When one test has been deactivated the phone will be restarted.*

General – Tab

Functions

Note: *Some parts of General functions may not be possible to implement for all products due to limitations in ITP Software.*

Note: *There are some differences in the user interface depending on the phone project file loaded. Some functions may not be available on all products.*

Software Information

This function is used to display the following information stored into the phone:

- ITP version
- IMEI number
- OTP number
- CID number
- PAF status
- Lock Status
- Etc.

Note: *The OTP number must match the IMEI number otherwise the IMEI has been changed.*

Note: *Some of these functions may not be available for all products due to security reasons.*

Product Data

This function displays production data stored in the phone, such as:

- First Identification (Serial Nr.)
- PBA Nr.
- PBA Rev.
- DPY Nr. (Sales Unit)
- Etc.

ASIC Revisions

This function displays the types and revisions of the different ASICs. To find out more information about which components are included in this test go to the **ASIC Revision Test** document **included in** the product specific **Troubleshooting Manual**.

Self Test

This function runs available self tests on the Phone.

Fault Trace SW Error Messages

1.

...timeout when reading

Check the following items:

- Connection between Power Supply Channel 2 (DCIO) and SEPI A1 cable (Se picture 4, 5 and 6).
- If the SEPI BOX works properly (The Green LED at the SEPI BOX must be on).
- If the USB cable between SEPI BOX and PC is connected properly.
- If the phone has been flashed with the correct ITP version.
- If VBATT and DCIO Power Supply instruments are on.

2.

...timeout when writing
...timeout when reading

Check if the correct COM Port is selected in Troubleshooting Software - Communication Settings Tab

3.

...Port has not been succesfully opened timeout

- Check if COM Port is connected
- Check if the correct Phone Project File is loaded
- Restart the Troubleshootinge Software application and try again

4.

Command failed due to:

.... Error_NotValidParameter, ERR

or

CERR: Error_CommandDoesNotExist, ERR

- Check if the correct Phone Project File is loaded
- Check if the phone has been flashed with the correct ITP version.

Troubleshooting Fixture Setup Instructions

Top part overview of the TRS Fixture, see picture 1.

Picture 1

Bottom part overview of the TRS Fixture, see picture 2.

Picture 2



Connect Camera 8MP directly to the PBA if needed, according to picture 3.

Picture 3



Insert Memory Card if needed, according to picture 4.

Picture 4



Insert SIM Card if needed, according to picture 5.

Picture 5



Open the Top part of the TRS Fixture, according to picture 6.

Picture 6



Place the PBA by using the Guide Pin mounted inside the TRS Fixture, according to picture 7.

Picture 7



Connect the Numeric Key Foil with the Keyboard directly to the PBA if needed, according to picture 8.

Picture 8



Connect the Flash Complete directly to the PBA if needed, according to picture 9.

Picture 9



Close the Top part of the TRS Fixture according to picture 10.

Picture 10



Open the Bottom part of the TRS Fixture, according to pictures 11 and 12.

Picture 11

Picture 12

When the Display or Navigation Keyboard is in use then use the PBA Key Flex Flip, Display and Slider FPC Assy, mounted according to pictures 13 and 14.

Picture 13

Picture 14



Connect the Slider FPC Assy to the PBA, according to picture 15.

Picture 15

Place the PBA Key Flex Flip and Display by using the Guide Pin inside the Display holder, according to picture 16.

Picture 16



Close the Bottom part of the TRS Fixture, according to pictures 17 and 18.

Picture 17



Picture 18

Check that the Ear Speaker is connected properly to the PBA Key Flex Flip, see picture 19.

Picture 19



Connect Power Supply Channel 1 (VBATT) Black and Red Lab Plugs to the TRS Fixture according to picture 20.

Picture 20



Connect the Power Supply Channel 2 Cable (DCIO/SEPI), according to picture 21.

Picture 21

Secure the DCIO/SEPI Cable by using the locking screw, according to picture 22.

Picture 22

Connect SMK RF Probe to the X1200 RF Switch if needed, according to picture 23.

Picture 23

Secure the SMK RF Probe with the RF Probe locking device, according to picture 24.

Picture 24



Connect SMK RF Probe to the X1500 RF Switch if needed, according to picture 25.

Picture 25

Secure the SMK RF Probe with the RF Probe locking device, according to picture 26.

Picture 26

Connect the Customized FM Radio Cable, according to Step 1 and 2.

Step 1:
Connect the Black Lab Plug to the TRS Fixture GND input, according to picture 27.

Picture 27



Step 2:
Connect the Hands-Free (PHF) connector to he Phone system connector (X2405), according to picture 28.

Picture 28

Please see picture 29 for the final Customized FM Radio Cable connection setup with the TRS Fixture.

Picture 29



The PIN marked with the GND text on the Top part of the TRS Fixture can be used as MP TRS Fixture GND or grounding for the oscilloscope probe, see picture 30.

Picture 30

The PIN marked with the GND text on the Bottom part of the TRS Fixture can be used as MP TRS Fixture GND or grounding for the oscilloscope probe, see picture 31.

Picture 31