1 N

Field Engineering Maintenance Manual

For Sale Through IBM Branch Offices



We are pleased to send you this complimentary copy of a newly printed publication. Additional copies are available from the Distribution Center, Mechanicsburg.

> G.W. Goesch, Manager Department G24

Author: J.A. Wilson





For Sale Through IBM Branch Offices



Preface

This manual contains maintenance information for the following units of the IBM Data Acquisition and Control System:

IBM 1801 and 1802 Processor-Controllers IBM 1803 Core Storage Unit IBM 1826 Data Adapter Unit IBM 1828 Enclosure IBM 1851 Multiplexer Terminal IBM 1856 Analog Output Terminal

The data processing input/output units used in the 1800 system are provided with separate maintenance manuals that

contain information required to service those units. Other manuals that are used in servicing the 1800 system are listed in the *IBM Field Engineering Bibliography*, 1800 Data Acquisition and Control System (Order No. SY26-0560).*

It is assumed that the user of this manual is familiar with 1800 system programming techniques and that he understands the functional and operational aspects of all system areas. Hexadecimal numbers, if not otherwise identified, are preceded by a "slash" (e.g., /3000) to distinguish them from decimal numbers.

Service Aids included in this manual are 24, 25, 35, 44, 65, 66, 69, 129, 134, and 172.

Seventh Edition (February, 1970)

This manual (Order No. SY26-5956-6) is a complete revision of, and makes obsolete, Order No. SY26-5956-5. Changes to the text, and small changes to illustrations, are indicated by a vertical line to the left of the change; changed or added illustrations are denoted by the symbol \bullet to the left of the caption.

Significant changes or additions to the specifications contained in this publication are continually being made. When using this publication in connection with the operation of IBM equipment, check the latest FE Publications Systems Sequence Listing, Order No. SY20-0073, for revisions or contact the local IBM Branch Office.

The illustrations in this manual have a code number in the lower corner. This is a publishing control number and is not related to the subject matter.

Copies of this and other IBM publications can be obtained through IBM Branch Offices.

A form for reader's comments is provided at the back of this publication. If the form has been removed, send your comments to the address below.

This manual was prepared by the IBM Systems Development Division, Product Publications, Department G24, San Jose, California 95114.

^{*}Manuals referred to in this publication that have an Order No. with a four character prefix are identical in content to the same manual without the initial prefix character. (e.g. SY26-xxxx is the same in content as Y26-xxxx.)

Contents

Safety		vi
Abbreviatio	ons	viii
CHAPTER	1. REFERENCE DATA AND DIAGNOSTIC TECHNIQUES	1-1
Section 1.	Reference Data	1-1
1.1	LOGIC DIAGRAMS	1-28
1.1.1	ALD Logic Block Symbology	1-28
1.1.2	FEALD Logic Block Symbology	1-28
1.1.3	Machine Frame and Gate Designations	1-28
1.1.4	Logic Page Identification	1-29
1.1.5	System Paperwork Binder	1-30
1.2	MANUALLY CONTROLLED WIRING CHANGES	1-30
1.2.1	Authorization for Wiring Changes	1-32
1.2.2	Data Channel Assignment	1-32
1.2.3	Timer Interval Reassignment	1-33
1.2.4	Interrupt Assignments	1-33
1.2.5	System/360 Adapter Address Reassignment	1-34
1.2.6	Communications Adapter and Line Adapter	1-34
1.2.7	Editing Diagnostic Programs	1-35
Section 2.	Diagnostic Techniques	1-35
1.3	ON-LINE SERVICING LIMITATIONS	1-35
1.3.1	Use of Auxiliary Storage	1-35
1.3.2	Power Removal and Component Plugging	1-35
1.3.3	Channel Termination	1-36
1.3.4	System/360 Adapter	1-36
1.4	MARGINAL CHECKING	1-36
1.5	SLT MAINTENANCE	1-37
1.5.1	SLT Contact Wear	1-37
1.5.2	Wire Color Codes	1-37
1.5.3	Machine Cable Installation	1-37
1.6	CRITICAL CIRCUITS AND LEVELS	1-38
1.6.1	Sample Pulse Drivers (SPD's)	1-38
1.6.2	Singleshots (SS)	1-38
1.6.3	Phase A/B	1-38

		نشو. مسلح المراس
1.7	CORE STORAGE	1-40
1.7.1	Collection of Error Data	1-40
1.7.2	Main Storage Addressing and Selection	1-41
1.7.3	Core Storage Display Procedure	1-42
1.7.4	Scoping Techniques	1-43
1.7.5	Swapping BSM Address Assignments	1-44
1.7.6	Array Swapping (Physical)	1-44
1.7.7	Trouble Diagnosis	1-44
1.7.8	Core Storage Waveforms	1-53
1.7.9	Current Measurement	1-53
1.8	PROCESS INPUT/OUTPUT	1-53
1.8.1	Analog Input	1-53
1.8.2	Analog Input Waveforms	1-55
1.8.3	Multiplexer Troubleshooting Techniques	1-57
1.8.4	1851 Service Voltages	1-60
1.8.5	Programming Rules and Restrictions	1-60
1.8.6	Analog Input Repeatability	1-61
1.8.7	Analog Output	1-62
1.9	DATA PROCESSING INPUT/OUTPUT	1-62
1.9.1	DP I/O Trouble Diagnostic	1-62
1.9.2	1442 Card Read Punch	1-62
CHAPTER	2. CONSOLE AND MAINTENANCE FEATURES	2-1
2.1	PROGRAMMER'S CONSOLE	2-1
2.1.1	Switches and Message Lamps	2-1
2.1.2	Toggle Switches	2-4
2.1.3	Indicator Lamps	2-4
2.1.4	Register Display Lamps and Switches	2-6
2.2	INITIAL PROGRAM LOAD (IPL)	2-6
2.2.1	1442 Standard IPL Procedure	2-6
2.2.2	1054 Standard IPL Procedure	2-7
2.2.3	IPL into Any Core Location	2-7
2.3	ERROR CHECK CIRCUITS	2-7
2.4	MAINTENANCE DIAGNOSTIC PROGRAMS	2-8

1800 FEMM (2/70) iii

2.4.1	Program Tests	2-8	4.1.1	Indicator
2.4.2	Documentation	2-9	4.1.2	Message L
2.4.3	Diagnostic Approach	2-9	4.2	GATE BL
2.5	I/O MONITOR INTERFACE PANELS	2-9	4.2.1	Blower R
2.5.1	Interface Connectors	2-9	4.2.2	Filter Rep
2.5.2	Functions of Switches – 1801/1802	2.10	4.3	CENTRA
26		2-11	4.3.1	Service C
2.0	CE INTERRIPT	2-11	4.3.2	Phase A/I
2.1		2.11	4.3.3	Operation
2.0		2-11	4.4	CORE ST
2.9	CE OVOL E STEAL TEST	2-12	4.4.1	General P
2.10	CE CYCLE-STEAL TEST	2-12	4.4.2	Service C
2.11	GENERAL TEST EQUIPMENT	2-13	4.4.3	Core Stor
2.11.1	I/O Monitor Units	2-13	4.4.4	Array Re
2.11.2	Oscilloscope	2-13	4.4.5	Core Stor
2.11.3	CE Indicator Latch Card	2-13		Replacem
2.11.4	Extender Card	2-14	4.4.6	Core Stor
2.11.5	Seven-Position Binary Counter	2-14	4.5	CHANNE
2.11.6	Remote Switch Box	2-15	4.5.1	Service C
2.12	PROCESS I/O TEST EQUIPMENT	2-16	4.5.2	Service C
2.12.1	Fluke DC Differential Voltmeter	2-16	Section 2. I	Features .
2.12.2	Analog Input Calibration Facility	2-17	4.6	1816-105
2.12.3	Digital Input Test Card	2-18	4.6.1	Service C
2.12.4	Digital Output Test Cable	2-18	4.6.2	Singlesho
2.12.5	1856 DAC/PVR Extender	2-19	4.7	1054-105
2.13	CORE STORAGE TEST EQUIPMENT	2-19	4.7.1	Service C
2.13.1	Oscilloscope	2-19	4.7.2	Singlesho
2.13.2	Differential Scope Cable	2-19	4.7.3	Oscillator
2.13.3	Current Probe	2-19	4.8	1442 AD
2.13.4	Core Storage Current Probing Card	2-19	4.8.1	Service C
2.13.5	Card Offset and Four-Inch Jumpers	2-20	4.8.2	Singlesho
2.13.6	Thermometer	2-20	4.8.3	Read Em
2.13.7	Meter	2-20	4.9	1443 AD.
CHAPTER	3. PREVENTIVE MAINTENANCE	3-1	4.9.1	Service C
СНАРТЕР	A CHECKS ADDUSTMENTS AND		4.10	1627 AD.
CHAITER	REMOVALS	4-1	4.10.1	Service C
Section 1.	Basic Unit	4-1	4.10.2	Plotter Sp
4.1	PANEL LAMPS	4-1	4.11	1810 DIS

.1.1	Indicator Lamp Removal/Replacement	4-1
.1.2	Message Lamp Removal/Replacement	4-1
.2	GATE BLOWERS	4-1
.2.1	Blower Removal/Replacement	4-1
.2.2	Filter Replacement	4-1
.3	CENTRAL PROCESSING UNIT	4-1
.3.1	Service Check	4-1
.3.2	Phase A/B Adjustment	4-1
.3.3	Operations Monitor	4-2
.4	CORE STORAGE	4-3
.4.1	General Precautions	4-3
.4.2	Service Check	4-3
.4.3	Core Storage Adjustments	4-3
.4.4	Array Removal/Replacement	4-3
.4.5	Core Storage Board (BSM) Removal/ Replacement	4-3
.4.6	Core Storage Diodes Removal/Replacement	4-4
.5	CHANNEL CONTROL	4-4
.5.1	Service Check – Interval Timers	4-4
.5.2	Service Check - Interrupt	4-4
on 2. F	eatures	4-4
.6	1816-1053 ADAPTER	4-4
.6.1	Service Check	4-4
.6.2	Singleshot Adjustments	4-4
.7	1054-1055 ADAPTER	4-4
.7.1	Service Check	4-4
.7.2	Singleshot Adjustments	4-4
.7.3	Oscillator Adjustment	4-5
.8	1442 ADAPTER	4-5
.8.1	Service Check	4-5
.8.2	Singleshot Adjustments	4-5
.8.3	Read Emitter Strobe Timing	4-5
.9	1443 ADAPTER	4-5
.9.1	Service Check	4-5
.10	1627 ADAPTER	4-5
.10.1	Service Check	4-5
.10.2	Plotter Speed	4-5
.11	1810 DISK STORAGE	4-5

4.12	MAGNETIC TAPE CONTROL	4-5
4.12.1	Service Check – Tape Control Unit	4-5
4.12.2	Oscillator Timing	4-5
4.12.3	Service Check – Read Clock Timing	4-5
4.12.4	Service Check – Write Clock Timing	4-6
4.12.5	Service Check – Delay Counter Timing	4-6
4.12.6	Service Check – Signal Acceptance and Rejection Levels	4-7
4.12.7	Singleshot Adjustment	4-7
4.12.8	Final Amplifier Read/Write Adjustment	4-7
4.13	SYSTEM/360 ADAPTER	4-11
4.13.1	Service Check	4-11
4.13.2	Singleshot Adjustments	4-11
4.14	ANALOG INPUT	4-11
4.14.1	Precautions	4-11
4.14.2	Service Checks	4-12
4.14.3	Analog Input Calibration	4-12
4.14.4	Singleshot Adjustments	4-12
4.14.5	Resistance Bulb Thermometer	4-12
4.15	ANALOG OUTPUT	4-12
4.15.1	Service Check	4-12
4.15.2	Analog Output Calibration	4-12
4.15.3	1856 Blower Removal/Replacement	4-12
4.15.4	1856 Blower Filter Replacement	4-13
4.16	DIGITAL INPUT	4-14
4.16.1	Service Check – Digital Input and Process Interrupt	4-14
4.16.2	Service Check – Pulse Counter	4-14
4.17	DIGITAL OUTPUT	4-14
4.17.1	Service Check	4-14
4.17.2	Singleshot Adjustments	4-14
4.18	SELECTOR CHANNEL	4-14
4.18.1	Service Check	4-14
4.18.2	Singleshot Adjustments	4-14
4.19	COMMUNICATIONS ADAPTER	4-14
4.19.1	Service Check	4-14
4.19.2	Adjustments	4-14

•

CHAPTER 5	. POWER SUPPLIES	5-1
Section 1. B	asic Unit	5-1
5.1	PRECAUTIONS	5-1
5.2	SYSTEM POWER-ON PROCEDURE	5-1
5.3	SYSTEM POWER-OFF PROCEDURE	5-1
5.4	ADJUSTMENT AND REMOVAL PROCEDURES	5-1
5.4.1	MPS Power Supply Adjustment	5-1
5.4.2	MPS Power Supply Removal/ Replacement	5-2
5.4.3	Power Supply Filter Replacement	5-2
5.5	TROUBLESHOOTING PROCEDURES	5-3
5.5.1	Power Supply Overload	5-3
Section 2. F	eatures	5-3
5.6	POWER PAC – 1856 ANALOG OUTPUT TERMINAL	5-3
5.6.1	Power Pac Voltage Adjustment	5-3
5.7	PRECISION VOLTAGE REFERENCE	5-3
CHAPTER 6	. LOCATIONS	6-1
6.1	LOCATIONS SHOWN IN SYSTEM DIAGRAMS	6-1
6.1.1	System	6-1
6.1.2	1801 and 1802 Processor-Controller	6-1
6.1.3	1826 Data Adapter Unit	6-1
6.1.4	1828 Enclosure	6-1
6.2	FRAME NUMBERING SYSTEM	6-1
6.3	BOARD LOCATIONS	6-1
6.4	WIRED LOGIC (WL) JUMPERING	6-3
6.4.1	Interrupt, Cycle Steal, IPL	6-3
6.4.2	Other	6-3
6.5	COMPONENT LOCATIONS INDEX	6-3
6.5.1	1801 and 1802 Processor-Controller	6-3
6.5.2	1803 Core Storage Unit	6-3
6.5.3	1826 Data Adapter Unit, Models 1 and 2	6-3
6.5.4	1826-3 Data Adapter Unit	6-4
6.5.5	1828 Enclosure	6-4
6.6	LOCATIONS FIGURE LISTING	6-4
APPENDIXE	S	A-1

Safety

PERSONAL SAFETY

Personal safety cannot be overemphasized. To ensure your own safety and the safety of co-workers, make it a practice to observe safety precautions at all times. You should be familiar with the general safety practices and procedures outlined in Order No. S229-1624, which is reproduced here.

CE SAFETY PRACTICES

All Customer Engineers are expected to take every safety precaution possible and observe the following safety practices while maintaining IBM equipment:

- You should not work alone under hazardous conditions or around equipment with dangerous voltage. Always advise your manager if you MUST work alone.
- Remove all power AC and DC when removing or assembling major components, working in immediate area of power supplies, performing mechanical inspection of power supplies and installing changes in machine circuitry.
- supplies and installing changes in machine circuitry.
 Wall box power switch when turned off should be locked or tagged in off position. "Do not Operate" tags, form 229-1266, affixed when applicable. Pull power supply cord whenever possible.
- 4. When it is absolutely necessary to work on equipment having exposed operating mechanical parts or exposed live electrical circuitry anywhere in the machine, the following precautions must be followed:
 - a. Another person familiar with power off controls must be in immediate vicinity.
 - b. Rings, wrist watches, chains, bracelets, metal cuff links, shall not be worn.
 - c. Only insulated pliers and screwdrivers shall be used.
 - d. Keep one hand in pocket.
 - When using test instruments be certain controls are set correctly and proper capacity, insulated probes are used.
 - f. Avoid contacting ground potential (metal floor strips, machine frames, etc. — use suitable rubber mats purchased locally if necessary).
- 5. Safety Glasses must be worn when:
 - a. Using a hammer to drive pins, riveting, staking, etc.b. Power hand drilling, reaming, grinding, etc.
 - c. Using spring hooks, attaching springs.
 - d. Soldering, wire cutting, removing steel bands.
 - e. Parts cleaning, using solvents, sprays, cleaners, chemicals, etc.
 - f. All other conditions that may be hazardous to your eyes. REMEMBER, THEY ARE YOUR EYES.
- Special safety instructions such as handling Cathode Ray Tubes and extreme high voltages, must be followed as outlined in CEM's and Safety Section of the Maintenance Manuals.
- Do not use solvents, chemicals, greases or oils that have not been approved by IBM.
- Avoid using tools or test equipment that have not been approved by IBM.
- 9. Replace worn or broken tools and test equipment.
- 10. Lift by standing or pushing up with stronger leg muscles this takes strain off back muscles. Do not lift any equipment or parts weighing over 60 pounds.
- 11. All safety devices such as guards, shields, signs, ground wires, etc. shall be restored after maintenance.

KNOWING SAFETY RULES IS NOT ENOUGH AN UNSAFE ACT WILL INEVITABLY LEAD TO AN ACCIDENT USE GOOD JUDGMENT – ELIMINATE UNSAFE ACTS 229-1264-1

Exposure to Environmental Hazards

The 1800 Data Acquisition and Control System is linked directly to the customer's process, and voltages can be introduced into the system from a number of sources. Even with power removed from the 1800 system, hazardous voltages may be present in the customer termination

- Each Customer Engineer is responsible to be certain that no action on his part renders product unsafe or exposes hazards to customer personnel.
- Place removed machine covers in a safe out-of-the-way place where no one can trip over them.
- 14. All machine covers must be in place before machine is returned to customer.
- 15. Always place CE tool kit away from walk areas where no one can trip over it (i.e., under desk or table).
- 16. Avoid touching mechanical moving parts (i.e., when lubricating, checking for play, etc.).
- 17. When using stroboscope do not touch ANYTHING it may be moving.
- Avoid wearing loose clothing that may be caught in machinery. Shirt sleeves must be left buttoned or rolled above the elbow.
- Ties must be tucked in shirt or have a tie clasp (preferably nonconductive) approximately 3 inches from end. Tie chains are not recommended.
- 20. Before starting equipment, make certain fellow CE's and customer personnel are not in a hazardous position.
- Maintain good housekeeping in area of machines while performing and after completing maintenance.



area. All customer lines are potentially dangerous and should be regarded as live circuits.

When entering any part of the customer's process area, observe all safety precautions and regulations. Check the following items with customer safety personnel:

- 1. The need for safety glasses, hard hats, or special clothing.
- 2. Particular route that must be taken to and from installation. Escort required?
- 3. Smoking restrictions.
- Restrictions on use of electrical or other spark-4. producing tools.
- 5. Exposure to high voltages.
- Exposure to heavy machinery or other equipment. 6.
- 7. Exposure to splashing acids, molten metal, hot
- liquids, etc. 8.
- Exposure to toxic gases and vapors.
- Warning alarms and emergency exits. 9.

When servicing IBM units that are installed in customer consoles or racks, pay particular attention to nearby units or devices that can present a safety hazard.

Machine Warning Labels

Heed the warning labels placed in hazardous areas of the machines. They are placed there for your protection.

Power Supplies

Before working on any power supply, remove power from the unit and allow at least one minute for capacitors to discharge. Although all power supplies are provided with bleeder resistors to drain off capacitor charges when power is dropped, it is wise to check the dc output with a meter before attempting maintenance.

Power Cords

Check power cords periodically for safe condition and proper ground connections.

Line-Powered Equipment

Oscilloscopes and other line-powered equipment must always be grounded through the third-wire grounding conductor in the power cord.

EQUIPMENT PRECAUTIONS

Customer Interface

The 1800 system is an integral part of the customer's operation. Do not, under any circumstances, work on any part of the system without the knowledge and consent of the customer.

Be especially careful not to impulse a digital or analog output point that is connected to a process device.

Core Storage

Use extreme caution when working around core storage. Do not leave the core storage unit unattended when covers are removed.

Solid-State Components

Avoid operating the system for prolonged periods with the SLT card covers removed.

Care must be exercised when grounding signal lines, in order to prevent applying a voltage instead of a ground, or grounding the output of an emitter-follower circuit. Electrical overloads, for periods of even a few microseconds, can seriously damage or destroy transistors.

Because of the danger of shorting between adjacent cards, it is not advisable to remove or replace SLT cards with power on.

The following types of cards must never be removed with power on:

- Drivers and amplifiers Core storage cards Power supply cards
- Multiplexer cards

Relay Multiplexer Cards

Use care when removing and inserting multiplexer cards. Fingerprints, pencil marks, and other contaminants decrease the leakage resistance of these cards. Do not use cleaning solvents or card contact lubricants, and do not permit the protective coating on the card to become damaged.

Before a relay card is inserted in the card gate, it should be held upright and tapped lightly to clean the contacts of any excess mercury. Sharp blows should be avoided; do not tap the card against a hard surface or drive the card into its socket with a blow from the hand. Improper handling of relay cards can make the relay inoperable or cause it to operate outside specified limits.

If common-mode voltage in excess of 10 volts (ac or dc) is present on the customer input lines, or if there is a possibility of the occurrence of such voltage, the lines must be disconnected by the customer prior to removal or insertion of the multiplexer relay card in that channel. Mercury bridging of the relay points during removal or insertion of the card may impress the entire common-mode voltage across the flying capacitor, relay points, or amplifier, resulting in component damage.

Abbreviations

A-reg ADA	accumulator register analog driver amplifier	EA EBCDIC	effective address extended binary-coded-decimal interchange
ADC	analog-to-digital converter		code
AI	analog input	EC	engineering change
ALD	automated logic diagram	ECA	engineering change announcement
AMAR	analog multiplexer address register	ECAD	error check analysis diagram
AO	analog output	ECO	electronic "contact" operate
ASCII	American standard code for information	ENQ	enquiry
	interchange	EOC	end of conversion
AWG	American wire gauge	EOT	end of table
aux	auxiliary	EOT	end of transmission
		EPO	emergency power off
B-reg	storage buffer register	ETB	end of transmission block
BCC	block check character	ETX	end of text
bfr	buffer		
BO	branch out		
BS	block switch	F-reg	format register
BSC	hipary synchronous communications	FC	feature code
RSM	basic storage module	FEALD	Field Engineering automated logic diagram
	basic storage module	FESRR	Field Engineering Systems Reference Report
C۸	communications adapter	FFT	field_effect transistor
CAR	channel address huffer	FF	flip flop
CAE	customer assignment form	EI 1.1.	flip-hop
CAR	channel address register	TL.	Inp-laten
CAN	chain command	hav	hexadecimal
CCW	channel command word	HICE	high level single anded
	chainer command word	HEDA	high speed data acquisition
CEM	Customer Engineers Memorandum	HSDA	high-speed data acquisition
	customer Engineers Memorandum	пг	nertz (cycles per second)
	control processing unit	Lana	instruction register
CPC 16	central processing unit	I-reg	indirect addressing
CDD	Cond Double A Double (IDM 1442)		indirect addressing
	Cald Read Funch (IBM 1442)	ICAK	instrument canoration and repair
		ILSW	interrupt level status word
COLI	cycle stear acknowledge	1/0	input/output
COW	core storage unit	IUCC	input/output control command
CSW	channel status word	IPL	initial program load
D.		IIB	intermediate transmission block
D-reg	arithmetic factor register	та	1
DAC	digital-to-analog converter		line adapter
DAU	digital and analog output	LRC	longitudinal redundancy check
DAU	Data Adapter Unit (IBM 1826)	LSB	least significant bit
DC	data channel		
DCU	data control unit	M-reg	storage address register
DDC	direct digital control	MAR-2	Manufacturing Assembly Report
DET	double-emitter transistor		#2 (field use)
DI	digital input	MDM	maintenance diagram manual
DIMAL	disk maintenance library	MES	miscellaneous equipment specification
DLE	data link escape	MI	multi-input
DO	digital output	MLC	machine level control
DP	data processing	MLR	machine location report
DPC	direct program control	Mod-reg	modify register
DSW	device status word	MPS	medium power standard

MPX	multiplex(er), R-relay, S-solid-state	SLD	simplified logic diagram
MPX	Multiprogramming Executive (a program-	SLI	suppress length indicator
	ming system)	SLT	solid logic technology
		SMS	standard modular system
NAK	negative acknowledgment	SOH	start of heading
	0	SPD	sample pulse driver
Op-reg	operation code register	SRL	Systems Reference Library
	1 0	SS	singleshot (multivibrator)
Р	parity	SSC	single storage cycle
PC	pulse counter	STX	start of text
P-C	processor-controller	SYN	synchronous idle
PCI	program control interruption		
PI	process interrupt	T-reg	tag register
PID	program identification	tag	selector channel control line
PISW	process interrupt status word	TIC	transfer in channel
PO	pulse output	TSX	Time-Sharing Executive (a programming
POC	process operator's console		system)
PVR	precision voltage reference	TTD	temporary text delay
O-reg	accumulator extension register	U-reg	temporary accumulator register
		UDCD	unit data and control diagram
RBT	resistance bulb thermometer	UJT	unijunction transistor
RO	register output		
RPO	request for price quotation	VRef	reference voltage (core storage)
₹	··· 1······ F···· 1······	VRC	vertical redundancy check
		VSA	sense amplifier voltage (core storage)
SAR	storage address register		
S&H	sample-and-hold (amplifier)	WC	word counter
SC	shift counter		
SCR	silicon-controlled rectifier	XIO	execute input/output
SCRID	SCR indicator driver	XR	index register
SI	single instruction		5
SIO	start input/output	1	precedes hexadecimal numbers (base 16)

.

Chapter 1. Reference Data and Diagnostic Techniques

Section 1. Reference Data

Figures 1-1 through 1-24 contain reference data for use in servicing the IBM 1800 Data Acquisition and Control System.





* With indirect addressing. C(addr) = Contents of core location specified by address.

• Figure 1-2. Long Instruction Format



Figure 1-3. IOCC Format

Figure 1-4. Single-Precision Data Word

14151C



Figure 1-5. Double-Precision Data Word

1054 PAPE	R TAPE REA	DER													
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Channel 4	lst Channel 3	Byte Channel 2	Channel 	Channei 4	2n Channel 3	id Byte Channel 2	Channel 	Channel 4	3rd Channel 3	Byte Channel 2	Channel 	Channel 4	Channel 41 3	th Byte Channel 2	Channel
1442 CARD 0	READ PUI	NCH 2	3	4	5	6	7	8	9	10	11	12	13	14	15
^{Row} 12	Row II	Row O	Even-Numbere Row I	ed Columns (n Row 2	+ 1) Row 3	^{Row} 4	^{Row} 5	^{Row} 12	Row 	Row O	Odd-Numbere Row 	ed Columns (n) Row 2	Row 3	^{Row} 4	80 5
	•	-									A				14154A

Figure 1-6. Data Words -- IPL Mode

interret		Vector	Address	Inte	rrupt Ei	Interrupt	IN				
Level	Level Priority Hex Decimal					12	13	14	15	Poll	Bit
Internal	1	0008	8	0	0	1	0	0	0	-	-
Trace	26	0009	9	0	0	1	0	0	1		-
CE	27	000A	10	0	0	1	0	1	0	В	15
0	2	OOOB	11	0	0	1	0	1	1	A	0
1	3	000C	12	0	0	1	1	0	0	A	1
2	4	000D	13	0	0	1	1	0	1	A	2
3	5	000E	14	0	0	1	1	1	0	A	3
4	6	000F	15	0	0	1	1	1	1	A	4
5	7	0010	16	0	1	0	0	0	0	A	5
6	8	0011	17	0	1	0	0	0	1	A	6
7	9	0012	18	0	1	0	0	1	0	A	7
8	10	0013	19	0	1	0	0	1	1	A	8
9	11	0014	20	0	1	0	1	0	0	A	9
10	12	0015	21	0	1	0	1	0	1	A	10
11	13	0016	22	0	1	0	1	1	0	A	111
12	14	0017	23	0	1	0	1	1	1	A	12
13	15	0018	24	0	1	1	0	0	0	A	13
14	16	0019	25	0	1	1	0	0	1	В	0
15	17	001A	26	0	1	1	0	1	0	В	1
16	18	001B	27	0	1	1	0	1	1	В	2
17	19	001C	28	0	1	1	1	0	0	В	3
18	20	001D	29	0	1	1	1	0	1	В	4
19	21	001E	30	0	1	1	1	1	0	В	5
20	22	001F	31	0	1	1	-1	1	1	В	6
21	23	0020	32	1	0	0	0	0	0	В	7
22	24	0021	33	1	0	0	0	0	1	В	8
23	25	0022 34		1	0	0	0	1	0	В	9
*Only bi decodin 21, and	ts 11 thro g at devid 22 are de	ugh 15 are ce adapter ecoded as	e placed o rs. Note, 0, 1, and	n the there 2 at	OUI fore the c	f bus , tha adapt	for i t hex ers.	nterr add	upt le resses	vel 20,	

	Hex Address	Contents
	Address 0001 0004 0005 0006 0008 0009 000A 000B 000C 000D 000E 000F 0010 0011 0012 0013 0014 0015 0016 0017 0018 0017 0020 0021 0020 0021 0020 0021 0020 0021 0020 0021 0020 0021 0020 0021 0020 0021 0020 0021 0020 0021 0020 0021 0020 0021 0020 0021 0022	Contents CE Interrupt (Start of Program) Interval Timer A Interval Timer B Interval Timer C Internal Interrupt Trace Interrupt CE Interrupt (Return Address) Interrupt Level 0 Interrupt Level 1 Interrupt Level 2 Interrupt Level 3 Interrupt Level 4 Interrupt Level 5 Interrupt Level 5 Interrupt Level 7 Interrupt Level 7 Interrupt Level 9 Interrupt Level 9 Interrupt Level 10 Interrupt Level 11 Interrupt Level 12 Interrupt Level 13 Special Interrupt Level 14 Feature Interrupt Level 15 Group 1 Interrupt Level 17 Interrupt Level 19 Interrupt Level 20 Special Interrupt Level 20 Special Interrupt Level 20 Interrupt Level 20 Interru
l		

14186 A

Figure 1-8. Reserved Main Storage Locations

Figure 1-7. Interrupt Levels

The tables printed below are used to convert decimal numbers to hexadecimal and hexadecimal numbers to decimal. In the descriptions that follow, the explanation of each step is followed by an example in parentheses. Decimal to Hexadecimal Conversion. Locate the decimal number (0489) in the body of the table. The two high-order digits (1E) of the hexadecimal number are in the left column on the same line, and the low-order digit (9) is at the top of the column. Thus, the hexadecimal number 1E9 is equal to the decimal number 0489.

<u>Hexadecimal to Decimal Conversion</u>. Locate the first two digits (1E) of the hexadecimal number (1E9) in the left column. Follow the line of figures across the page to the column headed by the low-order digit (9). The decimal number (0489) located at the junction of the horizontal line and the vertical column is the equivalent of the hexadecimal number.

	_		_					_							-			 					_			_		_			_			
I	G	-0	1	2	3	4	5	6	7	8	9	A	В	с	D	Е	F	ç.	_0	1	2	3	4	5	6	7	8	9	۸	В	с	D	Е	F
Į	00 -	0000	0001	0002	0003	0004	0005	0006	0007	0008	0009	0010	0011	0012	0013	0014	0015	40 <u>-</u>	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039
	02 -	0032	0033	0034	0035	0036	0037	0038	0025	0040	0041	0042	0043	0044	0045	0046	0047	42 _	1056	1057	1058	1059	1060	1061	1062	1063	1040	1065	1066	1067	1068	1069	1070	1055
I	03 -	0048	0049	0050	0051	0052	0053	0054	0055	0056	0057	0058	0059	0060	0061	0062	0063	43 -	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083	1084	1085	1086	1087
	05 _	0080	0081	0082	0083	0084	0085	0086	0087	0088	0089	0090	0091	0092	0093	0094	0095	45 -	1104	1105	1106	1107	1108	1109	1110	1111	1112	1113	1114	1115	1116	1117	1118	1119
	06 - 07 -	0096 0112	0097 0113	0098 0114	0099 0115	0100 0116	0101 0117	0102 0118	0103 0119	0104 0120	0105 0121	0106	0107 0123	0108	0109	0110	0111 0127	46 _ 47 _	1120	1121	1122	1123	1124 1140	1125	1126 1142	1127	1128 1144	1129	1130 1146	1131 1147	1132 1148	1133 1149	1134 1150	1135
	08 _	0128	0129	0130	0131	0132	0133	0134	0135	0136	0137	0138	0139	0140	0141	0142	0143	48 -	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167
I	09 -	0144 0160	0145	0146	0147	0148	0149	0150	0151	0152	0153	0154	0155	0156	0157	0158	0159	49 - 4A -	1184	1185	1186	1187	1172	1173	1174	1175	1176	1193	1178	1195	1180	1197	1182	1183
l	0B -	0176	0177	0178	0179	0180	0181	0182	0183	0184	0185	0186	0187	0188	0189	0190	0191	4B	1200	1201	1202	1203	1204	1205	1206	1207	1208	1209	1210	1211	1212	1213	1214	1215
	0D-	0208	0209	0210	0211	0212	0213	0214	0215	0216	0217	0218	0219	0220	0221	0222	0223	4D-	1232	1233	1234	1235	1236	1237	1238	1239	1240	1241	1242	1243	1244	1245	1246	1247
l	OF _	0224 0240	0225	0226	0227 0243	0228	0229	0230	0231 0247	0232	0233	0234 0250	0235 0251	0236	0253	0238	0239	4E - 4F -	1248	1249	1250	1251	1252	1253	1254	1255	1256	1257 1273	1258	1259	1260	1261	1262	1263
	10_	0256	0257	0258	0259	0260	0261	0262	0263	0264	0265	0266	0267	0268	0269	0270	0271	50 -	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1292	1293	1294	1295
1	11 - 12 - 12	0272 0288	0273 0289	0274 0290	0275 0291	0276 0292	0277 0293	0278 0294	0279 0295	0280 0296	0281 0297	0282	0283	0284 0300	0285	0286	0287	51 - 52 - 52	1296	1313	1298	1299	1300	1301	1302	1303	1304	1305	1306	1307	1308	1309	1310	1311
	13 _	0304	0305	0306	0307	0308	0309	0310	0311	0312	0313	0314	0315	0316	0317	0318	0319	53 - 54	1328	1329	1330	1331	1332	1333	1334	1335	1336	1337	1338	1339	1340	1341	1342	1343
	15 _	0320	0321	0322	0323	0324	0325	0326	0327	0328	0329	0346	0347	0348	0349	0350	0351	55 -	1360	1361	1362	1363	1364	1365	1366	1367	1368	1369	1370	1371	1372	1373	1374	1375
l	16 - 17 -	0352 0368	0353 0369	0354 0370	0355 0371	0356 0372	0357 0373	0358 0374	0359 0375	0360 0376	0361 0377	0362 0378	0363 0379	0364 0380	0365 0381	0366 0382	0367	56 - 57 -	1376	1393	1378	1379	1380	1381	1382 1398	1383	1384	1385	1386	1387	1388	1389	1390	1407
ļ	18 -	0384	0385	0386	0387	0388	0389	0390	0391	0392	0393	0394	0395	0396	0397	0398	0399	58 -	1408	1409	1410	1411	1412	1413	1414	1415	1416	1417	1418	1419	1420	1421	1422	1423
	14	0400	0401	0402	0403	0404	0405	0400	0407	0408	0409	0410	0411	0412	0413	0430	0431	5A _	1440	1441	1442	1443	1444	1445	1446	1447	1448	1449	1450	1451	1452	1453	1454	1455
l	18_ 1C	0432	0433	0434	0435	0436	0437	0438 0454	0439 0455	0440 0456	0441 0457	0442 0458	0443 0459	0444	0445	0446	0447	5B - 5C -	1456	1457	1458	1459	1460	1461	1462	1463	1464	1465	1466	1467	1465	1469	1470	1471
	ID_	0464	0465	0466	0467	0468	0469	0470	0471	0472	0473	0474	0475	0476	0477	0478	0479	5D_ 5F	1488	1489	1490	1491	1492	1493	1494	1495	1496	1497	1498	1499	1500	1501	1502	1503
ĺ	iF_	0480	0481	0482	0483	0484	0485	0480	0503	0488	0489	0506	0507	0492	0509	0510	0511	5F_	1520	1521	1522	1523	1524	1525	1526	1527	1528	1529	1530	1531	1532	1533	1534	1535
I	$\frac{20}{21}$ -	0512 0528	0513 0529	0514 0530	0515 0531	0516 0532	0517 0533	0518 0534	0519 0535	0520	0521 0537	0522 0538	0523 0539	0524 0540	0525 0541	0526 0542	0527 0543	60 -	1536 1552	1537 1553	1538 1554	1539 1555	1540 1556	1541 1557	1542 1558	1543 1559	1544 1560	1545 1561	1546 1562	1547 1563	1548 1564	1549 1565	1550 1566	1551 1567
I	22 -	0544	0545	0546	0547	0548	0549	0550	0551	0552	0553	0554	0555	0556	0557	0558	0559	62 -	1568	1569	1570	1571 1587	1572	1573	1574	1575	1576 1592	1577	1578	1579 1595	1580 1596	1581	1582	1583
l	23 - 24 -	0576	0577	0578	0579	0580	0581	0582	0583	0584	0585	0586	0587	0588	0589	0590	0591	64 _	1600	1601	1602	1603	1604	1605	1606	1607	1608	1609	1610	1611	1612	1613	1614	1615
ł	25 _ 26 _	0592 0608	0593 0609	0594 0610	0595 0611	0596 0612	0597 0613	0598 0614	0599 0615	0600 0616	0601 0617	0602 0618	0603 0619	0604 0620	0605 0621	0606 0622	0607 0623	65 - 66 -	1616 1632	1617 1633	1618 1634	1619 1635	1620 1636	1621 1637	1622 1638	1623 1639	1624 1640	1625 1641	$1626 \\ 1642$	1627 1643	1628 1644	1629 1645	1630 1646	1631 1647
	27 _	0624	0625	0626	0627	0628	0629	0630	0631	0632	0633	0634	0635	0636	0637	0638	0639	67	1648	1649	1650	1651	1652	1653	1654	1655	1656	1657	1658	1659	1660	1661	1662	1663
1	28 - 29 -	0640 0656	0641 0657	0642	0643 0659	0644 0660	0645 0661	0646 0662	0647 0663	0648 0664	0649 0665	0650	0651	0652	0669	0654	0655	69 _	1680	1681	1682	1683	1684	1685	1686	1687	1688	1689	1690	1691	1692	1693	1694	1695
ł	2A - 2B -	0672 0688	0673 0689	0674 0690	0675 0691	0676 0692	0677 0693	0678 0694	0679 0695	0680 0696	0681 0697	0682 0698	0683 0699	0684 0700	0685 0701	0686 0702	0687 0703	6A _ 6B _	1696 1712	1697 1713	1698 1714	1699 1715	1700 1716	1701 1717	1702 1718	1703	1704	1705	1706	1707	1708	1709	1710	1711
I	2C-	0704	0705	0706	0707	0708	0709	0710	0711	0712	0713	0714	0715	0716	0717	0718	0719	6C-	1728	1729	1730	1731	1732	1733	1734	1735	1736	1737	1738	1739	1740	1741	1742	1743
	2D- 2E-	0720	0721	0722 0738	0723	0724 0740	0725 0741	0726	0727	0728	0729	0730	0731	0732	0733	0750	0751	6E _	1760	1761	1762	1763	1764	1765	1766	1767	1768	1769	1770	1771	1772	1773	1774	1775
1	2F _	0752	0753	0754	0755	0756	0757	0758	0759	0760	0761	0762	0763	0764	0765	0766	0767	6F -	1776	1777	1778	1779	1780	1781	1782	1783	1/84	1/85	1786	1/8/	1788	1805	1806	1807
l	30 - 31 -	0788	0769	0770	0771	0772	0773	0774	0775	0776	0777	0778	0719	0780	0781	0798	0799	$\frac{70}{71}$ =	1808	1809	1810	1811	1812	1813	1814	1815	1816	1817	1818	1819	1820	1821	1822	1823
	$\frac{32}{33}$ -	0800 0816	0801 0817	0802 0818	0803 0819	0804 0820	0805 0821	0806 0822	0807 0823	0808 0824	0809 0825	0810 0826	0811 0827	0812 0828	0813 0829	0814 0830	0815 0831	72 - 73 -	1824 1840	1825 1841	1826 1842	1827 1843	1828 1844	1829 1845	1830 1846	1831 1847	1832 1848	1833	1834 1850	1835	1836	1837	1838	1839
I	34 -	0832	0833	0834	0835	0836	0837	0838	0839	0840	0841	0842	0843	0844	0845	0846	0847	74 -	1856	1857	1858	1859	1860	1861	1862	1863	1864	1865	1866	1867	1868	1869	1870 1886	1871
ļ	35 - 36 -	0848 0864	0849	0850 0866	0851 0867	0852 0868	0853 0869	0854 0870	0855 0871	0856 0872	0857 0873	0858 0874	0859 0875	0860 0876	0861	0862	0863	76 _	1888	1889	1890	1891	1892	1893	1894	1895	1896	1897	1898	1899	1900	1901	1902	1903
	37 -	0880	0881	0882	0883	0884	0885	0886	0887	0888	0889	0890	0891	0892	0893	0894	0895	77 - 78 -	1904 1920	1905	1906 1922	1907	1908 1924	1909	1910 1926	1911	1912	1913	1914	1915	1916	1917	1918	1919
	39 -	0912	0913	0914	0915	0916	0917	0918	0919	0920	0921	0922	0923	0924	0925	0926	0927	79 -	1936	1937	1938	1939	1940	1941	1942	1943	1944	1945 1961	1946	1947	1948	1949 1965	1950 1966	1951
	3A _ 3B _	0928 0944	0929 0945	0930	0931 0947	0932 0948	0933 0949	0934 0950	0935 0951	0936 0952	0937 0953	0938 0954	0939 0955	0940	0941 0957	0942	0943	7B _	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983
1	3C -	0960	0961 0977	0962 0978	0963	0964	0965	0966	0967	0968	0969 0985	0970	0971	0972	0973 0989	0974 0990	0975 0991	7C - 7D -	1984 2000	1985 2001	1986 2002	1987 2003	1988 2004	1989 2005	1990 2006	1991 2007	1992 2008	1993 2009	1994 2010	1995 2011	1996 2012	1997 2013	1998 2014	1999 2015
	3E -	0992	0993	0994	0995	0996	0997	0998	0999	1000	1001	1002	1003	1004	1005	1006	1007	7E -	2016	2017	2018 2034	2019 2035	2020 2036	2021 2037	2022 2038	2023 2039	2024 2040	2025 2041	2026 2042	2027 2043	2028 2044	2029 2045	2030 2046	2031 2047
1	JF _	1000	1003	1010	1011	1012	1013	1014	1013	1010	101/	1010	1019	1020	10-1	102	1020																	

20290

~	-0	1	2	3	4	5	6	7	8	9	٨	в	с	D	E	F		<u> </u>	1	2	3	4	5	6	7		9		B			F	F
80 -	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060 2076	2061	2062	2063	C0-	3072	3073	3074	3075	3076	3077	3078	3079	3080	3081	3082	3083	3084	3085	3086	3087
82 - 83 -	2080 2096	2081 2097	2082 2098	2083 2099	2084 2100	2085 2101	2086 2102	2087 2103	2088 2104	2089 2105	2090 2106	2091 2107	2092 2108	2093 2109	2078 2094 2110	2075 2095 2111	C2	3104	3105	3106 3122	3107 3123	31092 3108 3124	3093 3109 3125	3094 3110 3126	3095	3096 3112 3128	3097 3113 3129	3098	3099	3100 3116 3132	3101 3117 3133	3102 3118 3134	3103
84 _ 85 _	2112	2113 2129	2114 2130	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	C4_	3136	3137	3138	3139	3140	3141	3142	3143	3144	3145	3146	3147	3148	3149	3150	3151
86 - 87 -	2144 2160	2145 2161	2146 2162	2147 2163	2148 2164	2149 2165	2150 2166	2151 2167	2152 2168	2153 2169	2154 2170	2155 2171	2156 2172	2157 2173	2158 2174	2159 2175	C6_ C7_	3168	3169 3185	3170 3186	3171 3187	3172 3188	3173 3189	3174 3190	3175 3191	3176	3177	3178 3194	3179 3195	3184 3180 3196	3185 3181 3197	3180 3182 3198	3183
88 - 89 -	2176 2192	2177 2193	2178 2194	2179 2195	2180 2196	2181 2197	2182 2198	2183 2199	2184 2200	2185 2201	2186 2202	2187 2203	2188 2204	2189 2205	2190 2206	2191 2207	C8 -	3200 3216	3201 3217	3202 3218	3203 3219	3204 3220	3205	3206 3222	3207 3223	3208	3209 3225	3210	3211	3212	3213	3214	3215
8A_ 8B_	2208 2224	2209 2225	2210 2226	2211 2227	2212 2228	2213 2229	2214 2230	2215 2231	2216 2232	2217 2233	2218 2234	2219 2235	2220 2236	2221 2237	2222 2238	2223 2239	CA CB	3232 3248	3233 3249	3234 3250	3235 3251	3236 3252	3237 3253	3238 3254	3239 3255	3240 3256	3241 3257	3242 3258	3243 3259	3244 3260	3245 3261	3246 3262	3247 3263
8C_ 8D_	2240 2256	2241 2257	2242 2258	2243 2259	2244 2260	2245 2261	2246 2262	2247 2263	2248 2264	2249 2265	2250 2266	2251 2267	$2252 \\ 2268$	2253 2269	2254 2270	2255 2271	CC_ CD_	3264 3280	3265 3281	3266 3282	3267 3283	3268 3284	3269 3285	3270 3286	3271 3287	3272 3288	3273 3289	3274 3290	3275 3291	3276 3292	3277 3293	3278 3294	3279 3295
8E _ 8F _	2272 2288	2273 2289	2274 2290	2275 2291	2276 2292	2277 2293	2278 2294	2279 2295	2280 2296	2281 2297	2282 2298	2283 2299	2284 2300	2285 2301	2286 2302	2287 2303	CE_ CF_	3296 3312	3297 3313	3298 3314	3299 3315	3300 3316	3301 3317	3302 3318	3303 3319	3304 3320	$3305 \\ 3321$	3306 3322	3307 3323	3308 3324	3309 3325	3310 3326	3311 3327
90 - 91 -	2304 2320	2305 2321	2306 2322	2307 2323	2308 2324	2309 2325	2310 2326	2311 2327	2312 2328	2313 2329	2314 2330	2315 2331	2316 2332	2317 2333	2318 2334	2319 2335	D0 - D1 -	3328 3344	3329 3345	3330 3346	3331 3347	3332 3348	3333 3349	3334 3350	3335 3351	3336 3352	3337 3353	3338 3354	3339 3355	3340 3356	3341 3357	3342 3358	3343 3359
92 - 93 -	2336	2337	2338	2339	2340	2341 2357	2342	2343 2359	2344 2360	2345 2361	2346 2362	2347 2363	2348 2364	2349 2365	2350 2366	2351 2367	D2 D3	3360	3361	3362 3378	3363 3379	3364 3380	3365 3381	3366 3382	3367 3383	3368 3384	3369 3385	3370 3386	3371 3387	3372 3388	3373 3389 _,	3374 3390	3375 3391
94 - 95 - 96	2368 2384 2400	2369 2385 2401	2370 2386 2402	2371 2387 2403	2372 2388 2404	2373 2389 2405	2374 2390 2406	2375 2391 2407	2376 2392 2408	2377 2393 2409	2378 2394 2410	2379 2395	2380 2396	2381 2397	2382 2398	2383 2399	D4_ D5_	3392 3408 3124	3393 3409 3495	3394 3410 3426	3395 3411 2497	3396 3412	3397 3413 2420	3398 3414 2420	3399 3415	3400 3416	3401 3417	3402 3418	3403 3419	3404 3420	3405 3421	3406 3422	3407 3423
97 _ 98	2416	2417	2418	2419	2420	2421	2422	2423	2400	2405	2426	2427	2412	2413	2430	2413	D7_	3440	3441	3442	3443	3444	3445	3446	3447	3448	3449	3450	3435	3436	3453	3438	3439
99 _ 9A _	2448 2464	2449 2465	2450 2466	2455 2451 2467	2452 2468	2453 2469	2454 2470	2455 2471	2456 2472	2457 2473	2442 2458 2474	2443 2459 2475	2444 2460 2476	2445 2461 2477	2440 2462 2478	2463	D9_ DA_	3472	3473 3489	3474 3490	3475 3491	3400 3476 3492	3477 3493	3478 3494	3403 3479 3495	3480 3496	3485 3481 3497	3466 3482 3498	3487 3483 3499	3468 3484 3500	3469 3485 3501	3470 3486 3502	3471 3487 3503
98 _ 9C _	2480 2496	2481 2497	2482 2498	2483 2499	2484 2500	2485 2501	2486 2502	2487 2503	2488 2504	2489 2505	2490 2506	2491 2507	2492 2508	2493 2509	2494 2510	2495 2511	DB_ DC_	3504 3520	3505 3521	3506 3522	3507 3523	3508 3524	3509 3525	3510 3526	3511 3527	3512 3528	3513 3529	3514 3530	3515 3531	3516 3532	3517 3533	3518 3534	3519
9D - 9E -	2512 2528	2513 2529	2514 2530	2515 2531	2516 2532	2517 2533	2518 2534	2519 2535	2520 2536	2521 2537	2522 2538	2523 2539	2524 2540	2525 2541	2526 2542	2527 2543	DD_ DE_	3536 3552	3537 3553	3538 3554	3539 3555	3540 3556	3541 3557	3542 3558	3543 3559	3544 3560	3545 3561	3546 3562	3547 3563	3548 3564	3549 3565	3550 3566	3551 3567
9F A0	2544 2560	2545 2561	2546 2562	2547 2563	2548 2564	2549 2565	2550 2566	2551 2567	2552 2568	2553 2569	2554 2570	2555 2571	2556 2572	2557 2573	2558 2574	2559 2575	E0_	3568 3584	3569 3585	3570 3586	3571 3587	3572 3588	3573 3589	3574 3590	3575 3591	3576 3592	3577 3593	3578 3594	3579 3595	3580 3596	3581 3597	3582 3598	3583 3599
A1 - A2 -	2576 2592 2608	2577 2593 2609	2578 2594 2610	2579 2595	2580 2596	2581 2597	2582 2598	2583 2599	2584 2600	2585 2601	2586 2602	2587 2603	2588 2604	2589 2605	2590 2606	2591 2607	E1 _ E2 _	3600 3616	3601 3617	3602 3618	3603 3619	3604 3620	3605 3621	3606 3622	3607 3623	3608 3624	3609 3625	3610 3626	3611 3627	3612 3628	3613 3629	3614 3630	3615 3631
A4 _	2624	2625	2626	2627	2628	2629	2630	2613	2632	2633	2618	2619	2620	2621	2622	2623	E4 -	3648	3649	3650	3651	3652	3653	3654	3655	3640	3657	3642	3643	3644	3645	3646	3647 3663
A6	2656 2672	2657 2673	2658 2674	2659 2675	2660 2676	2643 2661 2677	2646 2662 2678	2647 2663 2679	2646 2664 2680	2649 2665 2681	2650 2666 2682	2651 2667 2683	2652 2668 2684	2653 2669 2685	2654 2670 2686	2655	E5 _ E6 _ E7	3680	3681 3697	3682 3698	3683 3699	3668 3684 3700	3685 3701	3670 3686 3702	3671 3687 3703	3672 3688 3704	3673 3689 3705	3674 3690 3706	3675 3691 3707	3676 3692 3708	3677 3693 3709	3678 3694 3710	3679 3695 3711
A8 - A9 -	2688 2704	2689 2705	2690 2706	2691 2707	2692 2708	2693 2709	2694 2710	2695 2711	2696 2712	2697 2713	2698 2714	2699 2715	2700 2716	2701 2717	2702 2718	2703	E8 -	3712	3713 3729	3714 3730	3715 3731	3716	3717	3718 3734	3719 3735	3720 3736	3721 3737	3722	3723	3724	3725	3726	3727
AA_ AB_	2720 2736	2721 2737	2722 2738	2723 2739	2724 2740	2725 2741	2726 2742	2727 2743	2728 2744	2729 2745	2730 2746	2731 2747	2732 2748	2733 2749	2734 2750	2735 2751	EA - EB -	3744 3760	3745 3761	3746 3762	3747 3763	3748 3764	3749 3765	3750 3766	3751 3767	3752 3768	3753 3769	3754 3770	3755 3771	3756 3772	3757 3773	3758 3774	3759 3775
AC_ AD_	2752 2768	2753 2769	2754 2770	2755 2771	2756 2772	2757 2773	2758 2774	2759 2775	2760 2776	2761 2777	2762 2778	2763 2779	2764 2780	2765 2781	2766 2782	2767 2783	EC - ED -	3776 3792	3777 3793	3778 3794	3779 3795	3780 3796	3781 3797	3782 3798	3783 3799	3784 3800	3785 3801	.3786 3802	3787 3803	3788 3804	3789 3805	3790 3806	3791 3807
AE - AF -	2784 2800	2785 2801	2786 2802	2787 2803	$2788 \\ 2804$	2789 2805	2790 2806	2791 2807	2792 2808	2793 2809	$2794 \\ 2810$	$2795 \\ 2811$	2796 2812	2797 2813	2798 2814	2799 2815	EE - EF -	3808 3824	3809 3825	3810 3826	3811 3827	3812 3828	3813 3829	3814 3830	3815 3831	3816 3832	3817 3833	3818 3834	3819 3835	3820 3836	3821 3837	3822 3838	3823 3839
B0 - B1 -	2816 2832	2817 2833	2818 2834	2819 2835	2820 2836	2821 2837	$2822 \\ 2838$	2823 2839	$2824 \\ 2840$	$2825 \\ 2841$	2826 2842	2827 2843	2828 2844	2829 2845	2830 2846	2831 2847	F0 - F1 -	3840 3856	3841 3857	3842 3858	3843 3859	3844 3860	3845 3861	3846 3862	3847 3863	3848 3864	3849 3865	3850 3866	3851 3867	3852 3868	3853 3869	3854 3870	3855 3871
B2 _ B3 _	2848 2864	2849 2865	2850 2866	2851 2867	2852 2868+	2853 2869	2854 2870	2855 2871	2856 2872	2857 2873	2858 2874	2859 2875	2860 2876	2861 2877	2862 2878	2863 2879	F2 _ F3 _	3872 3888	3873 3889	3874 3890	3875 3891	3876 3892	3877 3893	3878 3894	3879 3895	3880 3896	3881 3897	3882 3898	3883 3899	3884 3900	3885 3901	3886 3902	3887 3903
B4 - B5 - B6	2880 2896 2912	2881 2897 2913	2882 2898 2914	2883 2899 2915	2884 2900 2916	2885 2901 2917	2886 2902 2918	2887 2903 2010	2888 2904 2920	2889 2905	2890 2906 2022	2891 2907 2022	2892 2908	2893 2909	2894 2910	2895 2911	F4	3904 3920	3905 3921 2027	3906 3922 2028	3907 3923 2020	3908 3924 2040	3909 3925	3910 3926 2042	3911 3927 2042	3912 3928	3913 3929	3914 3930	3915 3931	3916 3932	3917 3933 2040	3918 3934 2050	3919 3935
B7	2928	2929	2930	2931	2932	2933	2934	2935	2936	2937	2938	2939	2940	2941	2942	2943	F7 -	3952	3953	3954	3955	3956	3957	3958	3959	3960	3961	3962	3963	3964	3965	3966	3967
B9 _ BA _	2960 2976	2961 2977	2962 2978	2963 2979	2964 2980	2965 2981	2966 2982	2967 2983	2968 2984	2969 2985	2970 2986	2933 2971 2987	2972 2988	2973 2989	2958 2974 2990	2939 2975 2991	F9 _ FA _	3984 4000	3985 4001	3986 4002	3987 4003	3988 4004	3989 4005	3990 4006	3991 4007	3992 4008	3993 4009	3994 4010	3979 3995 4011	3996 4012	3997 4013	3992 3998 4014	3993 3999 4015
BB_ BC_	2992 3008	2993 3009	2994 3010	2995 3011	2996 3012	2997 3013	2998 3014	2999 3015	3000 3016	3001 3017	3002 3018	3003 3019	3004 3020	3005 3021	3006 3022	3007 3023	FB - FC -	4016 4032	4017 4033	4018 4034	4019 4035	4020 4036	4021 4037	4022 4038	4023 4039	4024 4040	4025 4041	4026 4042	4027 4043	4028 4044	4029 4045	4030 4046	4031
BD_ BE_	3024 3040	3025 3041	3026 3042	3027 3043	3028 3044	3029 3045	3030 3046	3031 3047	3032 3048	3033 3049	3034 3050	3035 3051	3036 3052	3037 3053	3038 3054	3039 3055	FD - FE -	4048 4064	4049 4065	4050 4066	4051 4067	4052 4068	4053 4069	4054 4070	4055 4071	4056 4072	4057 4073	4058 4074	4059 4075	4060 4076	4061 4077	4062 4078	4063 4079
81 -	3056	3057	3058	3059	3060	3061	3062	3063	3064	3065	3066	3067	3068	3069	3070	3071	FF_	4080	4081	4082	4083	4084	4085	4086	4087	4088	4089	4090	4091	4092	4093	4094	4095

Dec	Bin	Hex	Dec	Bin	Hex	
0	0000	0	8	1000	8	
1	0001	1	9	1001	9	
2	0010	2	10	1010	Α	
3	0011	3	11	1011	В	
4	0100	4	12	1100	С	
5	0101	5	13	1101	D	1
6	0110	6	14	1110	Е	
7	0111	7	15	1111	F	

1

The table to the left gives the decimal, binary, and hexadecimal coding for the full range of four binary bits, from zero through F_{16} and 15_{10} .

To convert a four-digit hexadecimal number to decimal, determine the decimal value of the three low-order hexadecimal digits in the main table, and add the value for the high-order digit, as shown in the

extended chart to the right.

For conversion of decimal values beyond the main table, deduct the largest number in the table at the right that will yield a positive result. The related digit is the highorder hexadecimal digit. Determine the three remaining hexadecimal digits by converting the product of the above subtraction in the main table.

Hex	Dec	Hex	Dec
1000	4096	9000	36864
2000	8192	A000	40960
3000	12288	B000	45056
4000	16384	C000	49152
5000	20480	D000	53248
6000	24576	E000	57344
7000	28672	F000	61440
8000	32768		
			20291

Hexadecimal	Load and Store Instructions	Hexadecimal
	Load Accumulator (LD)	
C0XX C1XX C2XX C3XX C400XXXX C500XXXX C600XXXX C700XXXX C480XXXX C580XXXX C680XXXX C680XXXX C780XXXX	Contents of CSL at EA (I+DISP) are loaded into A Contents of CSL at EA (XR1+DISP) are loaded into A Contents of CSL at EA (XR2+DISP) are loaded into A Contents of CSL at EA (XR3+DISP) are loaded into A Contents of CSL at EA (Addr) are loaded into A Contents of CSL at EA (Addr +XR1) are loaded into A Contents of CSL at EA (Addr +XR2) are loaded into A Contents of CSL at EA (Addr +XR3) are loaded into A Contents of CSL at EA (Addr +XR3) are loaded into A Contents of CSL at EA (Addr +XR3) are loaded into A Contents of CSL at EA (V in CSL at "Addr) are loaded into A Contents of CSL at EA (V in CSL at "Addr +XR2") are loaded into A Contents of CSL at EA (V in CSL at "Addr +XR2") are loaded into A	68XX 69XX 6AXX 68XX 6C00XXXX 6C00XXXX 6E00XXXX 6E00XXXX 6F00XXXX 6C80XXXX 6C80XXXX 6E80XXXX 6F80XXXX
	Double Load (LDD)	
C8XX C9XX CAXX CBXX CC00XXXX CD00XXXX CE00XXXX CF00XXXX CF00XXXX CC80XXXX	Contents of CSL at EA (I + DISP) and EA+1 are loaded into A and Q Contents of CSL at EA(XR1 + DISP) and EA+1 are loaded into A and Q Contents of CSL at EA (XR2 + DISP) and EA+1 are loaded into A and Q Contents of CSL at EA (XR2 + DISP) and EA+1 are loaded into A and Q Contents of CSL at EA (XR3 + DISP) and EA+1 are loaded into A and Q Contents of CSL at EA (Addr +XR1) and EA+1 are loaded into A and Q Contents of CSL at EA (Addr +XR2) and EA+1 are loaded into A and Q Contents of CSL at EA (Addr +XR3) and EA+1 are loaded into A and Q Contents of CSL at EA (Addr +XR3) and EA+1 are loaded into A and Q Contents of CSL at EA (Addr +XR3) and EA+1 are loaded into A and Q	28XX 29XX 2AXX 2BXX 2C00XXXX 2D00XXXX 2E00XXXX 2F00XXXX 2C80XXXX 2C80XXXX
CD80XXXX	Contents of CSL at EA (V in CSL at "Addr +XR1") and EA+1 are loaded	2D80XXXX 2E80XXXX
CE80XXXX	into A and Q Contents of CSL at EA (V in CSL at "ADDR +XR2") and EA+1 are loaded	2F80XXXX 2C40XXXX
CF80XXXX	into A and Q Contents of CSL at EA (V in CSL at "Addr +XR3") and EA+1 are loaded into A and Q	2C41XXXX 2D40XXXX 2D41XXXX 2F40XXXX
	Store Accumulator (STO)	2E41XXXX
D0XX D1XX D2XX D3XX D400XXXX D500XXXX D600XXXX D480XXXX D480XXXX D580XXXX	Contents of A are stored in CSL at EA (I+DISP) Contents of A are stored in CSL at EA (XRI+DISP) Contents of A are stored in CSL at EA (XR2+DISP) Contents of A are stored in CSL at EA (XR2+DISP) Contents of A are stored in CSL at EA (Addr) Contents of A are stored in CSL at EA (Addr +XR1) Contents of A are stored in CSL at EA (Addr +XR1) Contents of A are stored in CSL at EA (Addr +XR2) Contents of A are stored in CSL at EA (Addr +XR3) Contents of A are stored in CSL at EA (V in CSL at Addr) Contents of A are stored in CSL at EA (V in CSL at Addr) Contents of A are stored in CSL at EA (V in CSL at "Addr +XR1")	2F41XXXX 2CC0XXXX 2CC1XXXX 2DC0XXXX 2DC1XXXX 2EC0XXXX 2EC0XXXX 2EC1XXXX 2FC0XXXX 2FC0XXXX 2FC1XXXX
D780XXXX	Contents of A are stored in CSL at EA (V in CSL at "Addr +XR3")	2000
D8XX D9XX DAXX	Double Store (STD) Contents of A and Q are stored in CSL at EA (I+DISP) and EA+1 Contents of A and Q are stored in CSL at EA (XRI +DISP) and EA+1 Contents of A and Q are stored in CSL at EA (XR2 +DISP) and EA+1 Contents of A and Q are stored in CSL at EA (XR2 +DISP) and EA+1	2001 2002 2003
DC00XXXX DD00XXXX DE00XXXX DF00XXXX DF00XXXX DC80XXXX DD80XXXX DE80XXXX DF80XXXX	Contents of A and Q are stored in CSL at EA (Addr) and EA+1 Contents of A and Q are stored in CSL at EA (Addr) and EA+1 Contents of A and Q are stored in CSL at EA (Addr +XR1) and EA+1 Contents of A and Q are stored in CSL at EA (Addr +XR2) and EA+1 Contents of A and Q are stored in CSL at EA (Addr +XR2) and EA+1 Contents of A and Q are stored in CSL at EA (V in CSL at Addr) and EA+1 Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR1") and EA+1 Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR2") and EA+1 Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR2") Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR2")	80XX 81XX 82XX 83XX 8400XXXX 8500XXXX 8600XXXX 8480XXXX 8480XXXX
	and EA+1 Load Index (LDX)	8580XXXX 8680XXXX 8780XXXX
60XX 61XX 62XX 63XX 6400XXXX 6500XXXX 6600XXXX 6600XXXX 6480XXXX 6480XXXX 6680XXXX 6680XXXX 6780XXXX	Load expanded DISP into the Instruction Register Load expanded DISP into Index Register 1 Load expanded DISP into Index Register 2 Load expanded DISP into Index Register 3 Load Addr into the Instruction Register Load Addr into Index Register 1 Load Addr into Index Register 2 Load Addr into Index Register 3 Load contents of CSL at Addr into the Instruction Register Load contents of CSL at Addr into Index Register 1 Load contents of CSL at Addr into Index Register 2 Load contents of CSL at Addr into Index Register 2 Load contents of CSL at Addr into Index Register 3	88XX 89XX 84XX 8000XXXX 8000XXXX 8000XXXX 8000XXXX 8000XXXX 8000XXXX 8000XXXX 8000XXXX 8000XXXX 8000XXXX

Store I in CSL at EA (I+DISP) 8XX Store XR1 in CSL at EA (I+DISP) Store XR2 in CSL at EA (I+DISP) Store XR3 in CSL at EA (I+DISP) 9XX вхх Store XR3 in CSL at EA (I+DISP) Store XR1 in CSL at EA (Addr) Store XR1 in CSL at EA (Addr) Store XR2 in CSL at EA (Addr) Store XR3 in CSL at EA (Addr) Store XR3 in CSL at EA (V in CSL at Addr) Store XR1 in CSL at EA (V in CSL at Addr) Store XR2 in CSL at EA (V in CSL at Addr) COOXXXX D00XXXX E00XXXX FOOXXXX C80XXXX D80XXXX E80XXXX F80XXXX Store XR3 in CSL at EA (V in CSL at Addr) Store Status (STS) 28XX 29XX Store status of indicators in CSL at EA (I+DISP) Store status of indicators in CSL at EA (XR1+DISP) Store status of indicators in CSL at EA (XR2+DISP) AXX Store status of indicators in CSL at EA (XR2-DISP) Store status of indicators in CSL at EA (XR3+DISP) Store status of indicators in CSL at EA (Addr) Store status of indicators in CSL at EA (Addr+XR1) Store status of indicators in CSL at EA (Addr+XR1) BXX COOXXXX 2D00XXXX 2E00XXXX Store status of indicators in CSL of EA (Addr+XR3) Store status of indicators in CSL of EA (Addr+XR3) Store status of indicators in CSL of EA (V in CSL of Addr+ Store status of indicators in CSL of EA (V in CSL of "Addr+XR1") Store status of indicators in CSL of EA (V in CSL of "Addr+XR2") Store status of indicators in CSL of EA (V in CSL of "Addr+XR3") FOOXXXX C80XXXX D80XXXX F80XXXX 80XXXX Store status of indicators in CSL at EA (Addr) Clear storage protect bit in CSL at EA (Addr) Write storage protect bit in CSL at EA (Addr) Clear storage protect bit in CSL at EA (Addr +XR1) Write storage protect bit in CSL at EA (Addr +XR1) Clear storage protect bit in CSL at EA (Addr +XR1) C40XXXX C41XXXX 2D40XXXX 2D41XXXX E40XXXX E41XXXX Write storage protect bit in CSL at EA (Addr +XR2) Clear storage protect bit in CSL at EA (Addr +XR3) 40XXXX Clear storage protect bit in CSL at EA (Addr +XR3) Write storage protect bit in CSL at EA (Addr +XR3) Clear storage protect bit in CSL at EA (V in CSL at Addr) Write storage protect bit in CSL at EA (V in CSL at Addr) Clear storage protect bit in CSL at EA (V in CSL at "Addr +XR1") Write storage protect bit in CSL at EA (V in CSL at "Addr +XR1") Clear storage protect bit in CSL at EA (V in CSL at "Addr +XR2") Write storage protect bit in CSL at EA (V in CSL at "Addr +XR2") Clear storage protect bit in CSL at EA (V in CSL at "Addr +XR2") Write storage protect bit in CSL at EA (V in CSL at "Addr +XR2") Write storage protect bit in CSL at EA (V in CSL at "Addr +XR3") F41XXXX CC0XXXX CCIXXXX DCOXXXX DC1XXXX ECOXXXX ECIXXXX FC0XXXX FC1XXXX Load Status (LDS) 2000 2001 Set CARRY and OVERFLOW indicators OFF Set OVERFLOW ON and CARRY OFF 002 Set OVERFLOW OFF and CARRY ON Set CARRY and OVERFLOW indicator ON Arithmetic Instructions Add (A) Add contents of CSL at EA (I+DISP) to A Add contents of CSL at EA (XRI+DISP) to A Add contents of CSL at EA (XR3+DISP) to A Add contents of CSL at EA (XR3+DISP) to A Add contents of CSL at EA (Addr) to A Add contents of CSL at EA (Addr +XR1) to A Add contents of CSL at EA (Addr +XR2) to A Add contents of CSL at EA (Addr +XR3) to A Add contents of CSL at EA (V in CSL at Addr) to A Add contents of CSL at EA (V in CSL at "Addr+XR1") to A Add contents of CSL at EA (V in CSL at "Addr+XR1") to A Add contents of CSL at EA (V in CSL at "Addr+XR1") to A 0XX 1XX 2XX 3XX 400XXXX 500XXXX 600XXXX 700XXXX 480XXXX 580XXXX 680XXXX 780XXXX Add contents of CSL at EA (V in CSL at "Addr+XR3") to A Double Add (AD) Add contents of CSL at EA (I+DISP) and EA+1 to A and Q 8XX Add contents of CSL of EA (1+DISP) and EA+1 to A and Q Add contents of CSL of EA (XR2+DISP) and EA+1 to A and Q Add contents of CSL at EA (XR2+DISP) and EA+1 to A and Q Add contents of CSL at EA (XR3+DISP) and EA+1 to A and Q Add contents of CSL at EA (Add) and EA+1 to A and Q Add contents of CSL at EA (Add) and EA+1 to A and Q 9XX AXX вхх COOXXXX DOOXXXX Add contents of CSL at EA (Addr+XR2) and EA+1 to A and Q Add contents of CSL at EA (Addr+XR3) and EA+1 to A and Q E00XXXX FOOXXXX BC80XXXX BD80XXXX Add contents of CSL at EA (V in CSL at Addr) and EA+1 to A and Q Add contents of CSL at EA (V in CSL at "Addr+XR1") and EA+1 to A and Q FROXXXX Add contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 to A and Q

Load and Store Instructions

Store Index (STX)

See Instruction Set Section for Meaning of Symbols

17323B

Arithmetic Instructions
Add contents of CSL at EA (V in CSL at "Addr+XR3") and EA+1 to A and Q
Subtract (S)
Subtract contents of CSL at EA (I+DISP) from A Subtract contents of CSL at EA (XR1+DISP) from A Subtract contents of CSL at EA (XR2+DISP) from A Subtract contents of CSL at EA (XR3+DISP) from A Subtract contents of CSL at EA (Addr) from A Subtract contents of CSL at EA (Addr+XR1) from A Subtract contents of CSL at EA (Addr+XR3) from A Subtract contents of CSL at EA (Addr+XR3) from A Subtract contents of CSL at EA (Addr+XR3) from A Subtract contents of CSL at EA (V in CSL at "Addr+XR1") from A Subtract contents of CSL at EA (V in CSL at "Addr+XR2") from A Subtract contents of CSL at EA (V in CSL at "Addr+XR3") from A Subtract contents of CSL at EA (V in CSL at "Addr+XR3") from A Subtract contents of CSL at EA (V in CSL at "Addr+XR3") from A Subtract contents of CSL at EA (V in CSL at "Addr+XR3") from A
Subtract contents of CSL at EA (I+DISP) and EA+1 from A and Q Subtract contents of CSL at EA (XR1+DISP) and EA+1 from A and Q Subtract contents of CSL at EA (XR2+DISP) and EA+1 from A and Q Subtract contents of CSL at EA (XR3+DISP) and EA+1 from A and Q Subtract contents of CSL at EA (Addr) and EA+1 from A and Q Subtract contents of CSL at EA (Addr) and EA+1 from A and Q Subtract contents of CSL at EA (Addr+XR1) and EA+1 from A and Q Subtract contents of CSL at EA (Addr+XR2) and EA+1 from A and Q Subtract contents of CSL at EA (Addr+XR3) and EA+1 from A and Q Subtract contents of CSL at EA (Addr+XR3) and EA+1 from A and Q Subtract contents of CSL at EA (V In CSL at Addr) and EA+1 from A and Q
Subtract contents of CSL at EA (V in CSL at "Addr+XR1") and EA+1 from A and Q
Subtract contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 from A and Q Subtract contents of CSL at EA (V in CSL at "Addr+XR3") and EA+1 from A and Q
Multiply (M)
Multiply contents of CSL at EA (I+DISP) by A Multiply contents of CSL at EA (XR1+DISP) by A Multiply contents of CSL at EA (XR2+DISP) by A Multiply contents of CSL at EA (XR3+DISP) by A Multiply contents of CSL at EA (Addr) by A Multiply contents of CSL at EA (Addr+XR1) by A Multiply contents of CSL at EA (Addr+XR2) by A Multiply contents of CSL at EA (Addr+XR3) by A Multiply contents of CSL at EA (V in CSL at "Addr+XR1") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR2") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR3") by A
Divide (D)
Divide A and Q by contents of CSL at EA (I+DISP) Divide A and Q by contents of CSL at EA (XR1+DISP) Divide A and Q by contents of CSL at EA (XR2+DISP) Divide A and Q by contents of CSL at EA (XR3+DISP) Divide A and Q by contents of CSL at EA (Addr) Divide A and Q by contents of CSL at EA (Addr+XR1) Divide A and Q by contents of CSL at EA (Addr+XR2) Divide A and Q by contents of CSL at EA (Addr+XR3) Divide A and Q by contents of CSL at EA (Addr+XR3) Divide A and Q by contents of CSL at EA (Addr+XR3) Divide A and Q by contents of CSL at EA (V in CSL at Addr) Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR1") Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR1") Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR2") Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR2")
Logical And (AND)
AND contents of CSL at EA (I+DISP) with A AND contents of CSL at EA (XRI+DISP) with A AND contents of CSL at EA (XR2+DISP) with A AND contents of CSL at EA (XR2+DISP) with A AND contents of CSL at EA (Addr) with A AND contents of CSL at EA (Addr) with A AND contents of CSL at EA (Addr+XRI) with A AND contents of CSL at EA (Addr+XR2) with A AND contents of CSL at EA (Addr+XR2) with A AND contents of CSL at EA (V in CSL at Addr) with A AND contents of CSL at EA (V in CSL at "Addr+XR1") with A AND contents of CSL at EA (V in CSL at "Addr+XR2") with A AND contents of CSL at EA (V in CSL at "Addr+XR3") with A

EXX OR contents of CSL of EA (HDISP) with A EXX OR contents of CSL of EA (KR3HDISP) with A EXX OR contents of CSL of EA (KR3HDISP) with A EXX OR contents of CSL of EA (AddrXR1) with A EC00XXXX OR contents of CSL of EA (AddrXR1) with A EC00XXXX OR contents of CSL of EA (AddrXR1) with A EC00XXXX OR contents of CSL of EA (AddrXR1) with A EC00XXXX OR contents of CSL of EA (V in CSL or "AddrXR1") with A EC00XXXX OR contents of CSL of EA (V in CSL or "AddrXR1") with A EC00XXXX OR contents of CSL of EA (V in CSL or "AddrXR1") with A EC00XXXX OR contents of CSL of EA (V in CSL or "AddrXR1") with A EC00XXXX CR contents of CSL of EA (V in CSL or "AddrXR1") with A EF80XXXX EOR contents of CSL of EA (X2P-DISP) with A F7XX EOR contents of CSL of EA (AddrXR1) with A F2XX EOR contents of CSL of EA (AddrXR1) with A F2XX EOR contents of CSL of EA (AddrXR1) with A F2XX EOR contents of CSL of EA (V in CSL or "AddrXR1") with A F300XXXX EOR contents of CSL of EA (V in CSL or "AddrXR1") with A F300XXXX EOR contents of CSL or EA (AddrXR1) with A <th>Hexadecimal</th> <th>Arithmetic Instructions</th>	Hexadecimal	Arithmetic Instructions
EBX OR contents of CSL of EA (HPDISP) with A EDX OR contents of CSL of EA (KR2 DISP) with A EDX OR contents of CSL of EA (KR2 DISP) with A EDX OR contents of CSL of EA (KR2 DISP) with A EDXXXX OR contents of CSL of EA (Addr XR1) with A EDXXXXX OR contents of CSL of EA (Addr XR1) with A EDXXXXX OR contents of CSL of EA (Addr XR1) with A EDXXXXX OR contents of CSL of EA (V in CSL or "Addr XR1") with A EDXXXXX OR contents of CSL of EA (V in CSL or "Addr XR1") with A EDXXXXX OR contents of CSL of EA (V in CSL or "Addr XR1") with A EDXXXXX CR contents of CSL of EA (V in CSL or "Addr XR1") with A EDXXXXX EOR contents of CSL of EA (V in CSL or "Addr XR1") with A FXX EOR contents of CSL of EA (V in CSL or "Addr XR1") with A FXX EOR contents of CSL of EA (V in CSL or "Addr XR1") with A FXX EOR contents of CSL or EA (Addr XR1) with A FXX EOR contents of CSL or EA (Addr XR1) with A FXX EOR contents of CSL or EA (Addr XR1) with A FXX EOR contents of CSL or EA (Addr XR1) with A FXX EOR contents of CSL or EA (Addr XR1) with A		Logical Or (OR)
Logical Exclusive Or (EOR) F0XX EOR contents of CSL at EA (I+DISP) with A F1XX EOR contents of CSL at EA (XR1+DISP) with A F2XX EOR contents of CSL at EA (XR2+DISP) with A F3XX EOR contents of CSL at EA (XR2+DISP) with A F3XX EOR contents of CSL at EA (AddrXR1) with A F300XXXX EOR contents of CSL at EA (AddrXR2) with A F300XXXX EOR contents of CSL at EA (V in CSL at "AddrXR1") with A F300XXXX EOR contents of CSL at EA (V in CSL at "AddrXR2") with A F300XXXX EOR contents of CSL at EA (V in CSL at "AddrXR2") with A F300XXXX EOR contents of CSL at EA (V in CSL at "AddrXR2") with A F300XXXX EOR contents of A shift left the number of shift counts in DISP F300XXXX Contents of A shift left the number of shift counts in XR1 Contents of A add Q shift left the number of shift counts in XR1 Contents of A and Q shift left the number of shift counts in XR3 Shift Left Add Count A (SLCA) I0*X Contents of A and Q shift left the number of shift counts in XR1 I200 Contents of A and Q shift left the number of shift counts in XR3 Shift Left And Count A (SLCA) Contents of A and Q shift left the number of shift counts in XR3	E8XX E9XX EAXX EBXX EC00XXXX ED00XXXX EF00XXXX EC00XXXX EC00XXXX EC00XXXX EC00XXXX EC00XXXX EC00XXXX EC00XXXX EF00XXXX	OR contents of CSL at EA (I+DISP) with A OR contents of CSL at EA (XR1+DISP) with A OR contents of CSL at EA (XR2+DISP) with A OR contents of CSL at EA (XR3+DISP) with A OR contents of CSL at EA (Addr+XR1) with A OR contents of CSL at EA (Addr+XR2) with A OR contents of CSL at EA (Addr+XR2) with A OR contents of CSL at EA (V in CSL at "Addr+XR1") with A OR contents of CSL at EA (V in CSL at "Addr+XR1") with A OR contents of CSL at EA (V in CSL at "Addr+XR1") with A OR contents of CSL at EA (V in CSL at "Addr+XR2") with A OR contents of CSL at EA (V in CSL at "Addr+XR2") with A
FIXX EOR contents of CSL et EA (I+DISP) with A FIXX EOR contents of CSL et EA (XR101SP) with A F2XX EOR contents of CSL et EA (XR20DISP) with A F2XX EOR contents of CSL et EA (XR20DISP) with A F2XX EOR contents of CSL et EA (AddrXR1) with A F2XXXX EOR contents of CSL et EA (AddrXR2) with A F2XXXXX EOR contents of CSL et EA (V in CSL et Addr) with A F2XXXXX EOR contents of CSL et EA (V in CSL et "AddrXR1") with A F300XXXX EOR contents of CSL et EA (V in CSL et "AddrXR2") with A F300XXXX EOR contents of CSL et EA (V in CSL et "AddrXR2") with A F300XXXX EOR contents of A shift left the number of shift counts in DISP F300XXXX EOR contents of A add (File the number of shift counts in XR1 Contents of A add (File the number of shift counts in NR1 Contents of A and Q shift left the number of shift counts in DISP Contents of A and Q shift left the number of shift counts in XR1 Contents of A and Q shift left the number of shift counts in XR1 1200 Contents of A and Q shift left the number of shift counts in XR1 1200 Contents of A and Q shift left the number of shift counts in XR1 1200 Contents of A and Q shift left the number of shift counts in XR1 <tr< td=""><td></td><td>Logical Exclusive Or (EOR)</td></tr<>		Logical Exclusive Or (EOR)
Shift Instructions Shift Left Logical A (SLA) 10°X Contents of A shift left the number of shift counts in DISP 1000 Contents of A shift left the number of shift counts in XR1 1200 Contents of A shift left the number of shift counts in XR2 1300 Contents of A and Q shift left the number of shift counts in DISP 1300 Contents of A and Q shift left the number of shift counts in XR1 180 Contents of A and Q shift left the number of shift counts in XR1 180 Contents of A and Q shift left the number of shift counts in XR1 180 Contents of A and Q shift left the number of shift counts in XR2 180 Contents of A shift left the number of shift counts in XR3 1814 Contents of A shift left the number of shift counts in XR2 180 Contents of A shift left the number of shift counts in XR2 180 Contents of A and Q shift left the number of shift counts in XR2 1814 Contents of A and Q shift left the number of shift counts in XR2 1820 Contents of A and Q shift left the number of shift counts in XR2 1820 Contents of A and Q shift left the number of shift counts in XR1 1820 Contents of A and Q shift left the number of shift cou	F0XX F1XX F2XX F3XX F400XXXX F500XXX F700XXX F700XXX F580XXX F580XXX F580XXX F780XXX	EOR contents of CSL at EA (I+DISP) with A EOR contents of CSL at EA (XRI+DISP) with A EOR contents of CSL at EA (XRI+DISP) with A EOR contents of CSL at EA (XR3+DISP) with A EOR contents of CSL at EA (Addr) with A EOR contents of CSL at EA (Addr+XR1) with A EOR contents of CSL at EA (Addr+XR2) with A EOR contents of CSL at EA (Addr+XR3) with A EOR contents of CSL at EA (V in CSL at Addr) with A EOR contents of CSL at EA (V in CSL at "Addr+XR1") with A EOR contents of CSL at EA (V in CSL at "Addr+XR2") with A EOR contents of CSL at EA (V in CSL at "Addr+XR2") with A EOR contents of CSL at EA (V in CSL at "Addr+XR3") with A
Shift Left Logical A (SLA) 10*X Contents of A shift left the number of shift counts in DISP 1000 Contents of A shift left the number of shift counts in XR1 1200 Contents of A shift left the number of shift counts in XR2 1300 Contents of A and Q shift left the number of shift counts in DISP 170*X Contents of A and Q shift left the number of shift counts in DISP 170*X Contents of A and Q shift left the number of shift counts in XR1 170 Contents of A and Q shift left the number of shift counts in XR1 170 Contents of A and Q shift left the number of shift counts in XR1 170 Contents of A and Q shift left the number of shift counts in XR3 171 Contents of A shift left the number of shift counts in XR3 172 Contents of A shift left the number of shift counts in XR3 174 Contents of A shift left the number of shift counts in XR3 1740 Contents of A and Q shift left the number of shift counts in XR3 1740 Contents of A and Q shift left the number of shift counts in XR3 1740 Contents of A and Q shift left the number of shift counts in XR3 1740 Contents of A and Q shift left the number of shift counts in XR3 1740 Contents of A and Q shift left the number of shift counts in XR3 1740 Contents of A and Q shift left the number of shift counts in XR3 1740		Shift Instructions
10°X Contents of A shift left the number of shift counts in XR1 1200 Contents of A shift left the number of shift counts in XR2 1300 Contents of A shift left the number of shift counts in XR3 1300 Contents of A and Q shift left the number of shift counts in XR3 1800 Contents of A and Q shift left the number of shift counts in XR1 180 Contents of A and Q shift left the number of shift counts in XR1 180 Contents of A and Q shift left the number of shift counts in XR1 180 Contents of A and Q shift left the number of shift counts in XR2 180 Contents of A and Q shift left the number of shift counts in XR3 180 Contents of A shift left the number of shift counts in XR3 180 Contents of A shift left the number of shift counts in XR3 1810 Contents of A shift left the number of shift counts in XR3 1840 Contents of A and Q shift left the number of shift counts in XR3 1840 Contents of A and Q shift left the number of shift counts in XR3 1841 Contents of A and Q shift left the number of shift counts in XR3 1840 Contents of A and Q shift left the number of shift counts in XR3 1841 Contents of A and Q shift left the number of shift counts in XR3 1841 Contents of A		Shift Left Logical A (SLA)
Shift Left Logical A & Q (SLT) 10°X Contents of A and Q shift left the number of shift counts in DISP 1280 Contents of A and Q shift left the number of shift counts in XR1 1280 Contents of A and Q shift left the number of shift counts in XR2 1380 Contents of A shift left the number of shift counts in XR3 10°X Contents of A shift left the number of shift counts in XR3 10°X Contents of A shift left the number of shift counts in XR1 1240 Contents of A shift left the number of shift counts in XR1 1240 Contents of A shift left the number of shift counts in XR3 1340 Contents of A and Q shift left the number of shift counts in XR1 1240 Contents of A and Q shift left the number of shift counts in XR1 1240 Contents of A and Q shift left the number of shift counts in XR1 1340 Contents of A and Q shift left the number of shift counts in XR1 1250 Contents of A and Q shift left the number of shift counts in XR2 1260 Contents of A shift right the number of shift counts in XR2 1270 Contents of A shift right the number of shift counts in XR2 1280 Contents of A shift right the number of shift counts in XR2 1280 Contents of A shift right the number of shift counts in XR2 <	10*X 1100 1200 1300	Contents of A shift left the number of shift counts in DISP Contents of A shift left the number of shift counts in XR1 Contents of A shift left the number of shift counts in XR2 Contents of A shift left the number of shift counts in XR3
10*X Contents of A and Q shift left the number of shift counts in DISP 1180 Contents of A and Q shift left the number of shift counts in XR1 1280 Contents of A and Q shift left the number of shift counts in XR2 1380 Contents of A and Q shift left the number of shift counts in XR3 10*X Contents of A shift left the number of shift counts in DISP 1140 Contents of A shift left the number of shift counts in XR1 1240 Contents of A shift left the number of shift counts in XR1 1240 Contents of A shift left the number of shift counts in XR2 1340 Contents of A and Q shift left the number of shift counts in XR3 140 Contents of A and Q shift left the number of shift counts in XR2 1240 Contents of A and Q shift left the number of shift counts in XR2 1340 Contents of A and Q shift left the number of shift counts in XR3 140 Contents of A and Q shift left the number of shift counts in XR2 120 Contents of A and Q shift left the number of shift counts in XR2 120 Contents of A and Q shift left the number of shift counts in XR2 120 Contents of A and Q shift left the number of shift counts in XR2 120 Contents of A shift right the number of shift counts in XR2 1300 Conte		Shift Left Logical A & Q (SLT)
Shift Left And Count A (SLCA) 10*X Contents of A shift left the number of shift counts in DISP 1140 Contents of A shift left the number of shift counts in XR1 1240 Contents of A shift left the number of shift counts in XR2 1340 Contents of A shift left the number of shift counts in XR3 1340 Shift Left And Count A & Q (SLC) 10*X Contents of A and Q shift left the number of shift counts in DISP 11C0 Contents of A and Q shift left the number of shift counts in XR1 12C0 Contents of A and Q shift left the number of shift counts in XR1 12C0 Contents of A and Q shift left the number of shift counts in XR3 13C0 Contents of A and Q shift left the number of shift counts in XR1 12C0 Contents of A shift right the number of shift counts in DISP 13C0 Contents of A shift right the number of shift counts in XR3 18*X Contents of A shift right the number of shift counts in XR1 1A00 Contents of A and Q shift right the number of shift counts in XR3 1800 Contents of A and Q shift right the number of shift counts in XR3 1800 Contents of A and Q shift right the number of shift counts in XR3 184 Contents of A and Q shift right the number of shift counts in XR3	10*X 1180 1280 1380	Contents of A and Q shift left the number of shift counts in DISP Contents of A and Q shift left the number of shift counts in XR1 Contents of A and Q shift left the number of shift counts in XR2 Contents of A and Q shift left the number of shift counts in XR3
10*X Contents of A shift left the number of shift counts in XR1 1140 Contents of A shift left the number of shift counts in XR2 1340 Contents of A shift left the number of shift counts in XR2 1340 Contents of A shift left the number of shift counts in XR3 1340 Shift Left And Count A & Q (SLC) 10*X Contents of A and Q shift left the number of shift counts in DISP 11C0 Contents of A and Q shift left the number of shift counts in XR1 12C0 Contents of A and Q shift left the number of shift counts in XR1 13C0 Contents of A and Q shift left the number of shift counts in XR2 13C0 Contents of A and Q shift left the number of shift counts in XR1 13C0 Contents of A and Q shift left the number of shift counts in XR2 13C0 Contents of A shift right the number of shift counts in DISP 13C0 Contents of A shift right the number of shift counts in XR1 1400 Contents of A shift right the number of shift counts in XR2 18*X Contents of A and Q shift right the number of shift counts in XR3 1800 Contents of A and Q shift right the number of shift counts in XR1 1800 Contents of A and Q shift right the number of shift counts in XR3 18*X Contents of A and Q shift right the nu		Shift Left And Count A (SLCA)
Shift Left And Count A & Q (SLC) 10*X Contents of A and Q shift left the number of shift counts in DISP 11C0 Contents of A and Q shift left the number of shift counts in XR1 12C0 Contents of A and Q shift left the number of shift counts in XR2 13C0 Contents of A and Q shift left the number of shift counts in XR3 13C0 Shift Right LogIcal A (SRA) 18*X Contents of A shift right the number of shift counts in XR2 1800 Contents of A shift right the number of shift counts in XR3 1800 Contents of A shift right the number of shift counts in XR3 1800 Contents of A shift right the number of shift counts in XR3 1800 Contents of A and Q shift right the number of shift counts in XR3 1800 Contents of A and Q shift right the number of shift counts in XR3 18*X Contents of A and Q shift right the number of shift counts in XR3 18*X Contents of A and Q shift right the number of shift counts in XR3 18*X Contents of A and Q shift right the number of shift counts in XR3 1880 Contents of A and Q shift right the number of shift counts in XR3 1880 Contents of A and Q rotate right the number of counts in XR3 1840 Contents of A and Q rotate right the number of counts in XR3	10*X 1140 1240 1340	Contents of A shift left the number of shift counts in DISP Contents of A shift left the number of shift counts in XR1 Contents of A shift left the number of shift counts in XR2 Contents of A shift left the number of shift counts in XR3
10*X Contents of A and Q shift left the number of shift counts in DISP 11C0 Contents of A and Q shift left the number of shift counts in XR1 12C0 Contents of A and Q shift left the number of shift counts in XR2 13C0 Contents of A and Q shift left the number of shift counts in XR3 18*X Contents of A shift right the number of shift counts in DISP 1900 Contents of A shift right the number of shift counts in XR1 1A00 Contents of A shift right the number of shift counts in XR2 1B00 Contents of A shift right the number of shift counts in XR2 1B00 Contents of A shift right the number of shift counts in XR2 1B00 Contents of A and Q shift right the number of shift counts in XR3 Shift Right A & Q (SRT) Contents of A and Q shift right the number of shift counts in XR3 1880 Contents of A and Q shift right the number of shift counts in XR3 1880 Contents of A and Q shift right the number of shift counts in XR3 1880 Contents of A and Q shift right the number of shift counts in XR3 1880 Contents of A and Q rotate right the number of counts in XR3 1880 Contents of A and Q rotate right the number of counts in XR3 1842 Contents of A and Q rotate right the number of counts in XR3 185		Shift Left And Count A & Q (SLC)
Shift Right LogIcal A (SRA) 18*X Contents of A shift right the number of shift counts in DISP 1900 Contents of A shift right the number of shift counts in XR1 1A00 Contents of A shift right the number of shift counts in XR2 1B00 Contents of A shift right the number of shift counts in XR3 Shift Right A & Q (SRT) Shift Right A & Q (SRT) 18*X Contents of A and Q shift right the number of shift counts in XR1 1A80 Contents of A and Q shift right the number of shift counts in XR1 1880 Contents of A and Q shift right the number of shift counts in XR2 1880 Contents of A and Q shift right the number of shift counts in XR3 Rotate Right A & Q (RTE) Rotate Right A & Q (RTE) 18*X Contents of A and Q rotate right the number of counts in XR1 1AC0 Contents of A and Q rotate right the number of counts in XR3 18*X Contents of A and Q rotate right the number of counts in XR1 1AC0 Contents of A and Q rotate right the number of counts in XR3 1BC0 Contents of A and Q rotate right the number of counts in XR3	10*X 11C0 12C0 13C0	Contents of A and Q shift left the number of shift counts in DISP Contents of A and Q shift left the number of shift counts in XR1 Contents of A and Q shift left the number of shift counts in XR2 Contents of A and Q shift left the number of shift counts in XR3
18*X Contents of A shift right the number of shift counts in DISP 1900 Contents of A shift right the number of shift counts in XR1 1A00 Contents of A shift right the number of shift counts in XR2 1B00 Contents of A shift right the number of shift counts in XR3 Shift Right A & Q (SRT) Shift Right A & Q (SRT) 18*X Contents of A and Q shift right the number of shift counts in NR3 1980 Contents of A and Q shift right the number of shift counts in XR1 1880 Contents of A and Q shift right the number of shift counts in XR3 1880 Contents of A and Q shift right the number of shift counts in XR3 Rotate Right A & Q (RTE) Rotate Right A & Q (RTE) 18*X Contents of A and Q rotate right the number of counts in XR3 Rotate Right A & and Q rotate right the number of counts in XR3 18*X Contents of A and Q rotate right the number of counts in XR3 18*X Contents of A and Q rotate right the number of counts in XR3 19C0 Contents of A and Q rotate right the number of counts in XR3 18C0 Contents of A and Q rotate right the number of counts in XR3 18C0 Contents of A and Q rotate right the number of counts in XR3		Shift Right Logical A (SRA)
Shift Right A & Q (SRT) 18*X Contents of A and Q shift right the number of shift counts in DISP 1980 Contents of A and Q shift right the number of shift counts in XR1 1A80 Contents of A and Q shift right the number of shift counts in XR2 1B80 Contents of A and Q shift right the number of shift counts in XR3 Rotate Right A & Q (RTE) Rotate Right A & Q (rotate right the number of counts in XR1 1AC0 Contents of A and Q rotate right the number of counts in XR2 1BC0 Contents of A and Q rotate right the number of counts in XR2	18*X 1900 1A00 1B00	Contents of A shift right the number of shift counts in DISP Contents of A shift right the number of shift counts in XR1 Contents of A shift right the number of shift counts in XR2 Contents of A shift right the number of shift counts in XR3
18*X Contents of A and Q shift right the number of shift counts in NIP 1980 Contents of A and Q shift right the number of shift counts in XR1 1A80 Contents of A and Q shift right the number of shift counts in XR2 1B80 Contents of A and Q shift right the number of shift counts in XR3 Rotate Right A & Q (RTE) Rotate Right A & Q rotate right the number of counts in NR1 1AC0 Contents of A and Q rotate right the number of counts in XR3 IBC0 Contents of A and Q rotate right the number of counts in XR3		Shift Right A & Q (SRT)
Rotate Right A & Q (RTE) 18*X Contents of A and Q rotate right the number of counts in DISP 19C0 Contents of A and Q rotate right the number of counts in XR1 1AC0 Contents of A and Q rotate right the number of counts in XR2 1BC0 Contents of A and Q rotate right the number of counts in XR3	18*X 1980 1A80 1B80	Contents of A and Q shift right the number of shift counts in DISP Contents of A and Q shift right the number of shift counts in XRI Contents of A and Q shift right the number of shift counts in XR2 Contents of A and Q shift right the number of shift counts in XR3
18*X Contents of A and Q rotate right the number of counts in DISP 19C0 Contents of A and Q rotate right the number of counts in XR1 1AC0 Contents of A and Q rotate right the number of counts in XR2 1BC0 Contents of A and Q rotate right the number of counts in XR3		Rotate Right A & Q (RTE)
	18*X 19C0 1AC0 1BC0	Contents of A and Q rotate right the number of counts in DISP Contents of A and Q rotate right the number of counts in XR1 Contents of A and Q rotate right the number of counts in XR2 Contents of A and Q rotate right the number of counts in XR3
1		

Figure 1-10. Instruction Set (Part 2 of 3)

Hexadecimal	Branch Instructions
	Branch Or Skip On Condition (BSC or BOSC)
48*X 4C*XXXXX 4D*XXXX 4E*XXXX 4F*XXXX 4C*XXXX 4D*XXXXX 4D*XXXXX	Skip the next one-word instruction if ANY condition is sensed Branch to CSL at EA (Addr) on NO condition Branch to CSL at EA (Addr+XR1) on NO condition Branch to CSL at EA (Addr+XR3) on NO condition Branch to CSL at EA (Addr+XR3) on NO condition Branch to CSL at EA (Addr+XR3) on NO condition Branch to CSL at EA (V in CSL at "Addr+XR1") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR1") on NO condition
4F*XXXXX	Branch to CSL at EA (V in CSL at "Addr+XR3") on NO condition
1077	Branch And Store Instruction Register (BSI)
40.7.7	Store next sequential address in CSL at EA (I+DISP) and Branch to EA+1
4122	Store next sequential address in CSL at EA (XRI+DISP) and Branch to EA+1
42XX	Store next sequential address in CSL at EA (XR2+DISP) and Branch to EA+1
43XX	Store next sequential address in CSL at EA (XR3+DISP) and Branch to EA+1
44*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr) and Branch to EA+1
45*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR1) and Branch to EA+1
46*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR2) and Branch to EA+1
47*XXXXX	If NO condition is true, store nextsequential address in CSL at EA (Addr+XR3) and Branch to EA+1
44*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at Addr) and Branch to EA+1
45*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR1") and Branch to EA+1
46*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL a: "Addr+XR2") and Branch to EA+1
47*XXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR3") and Branch to EA+1 $% A_{\rm R}$
	Modify Index and Skip (MDX)
70XX 71XX	ADD expanded DISP to I (no skip can occur) ADD expanded DISP to XR1
72XX	ADD expanded DISP to XR2
73XX 74XXXXXX	ADD expanded DISP to XR3 Add expanded positive DISP to CSL at Addr (Add to memory)
7500XXXX	Add Addr to XR1
7600XXXX	Add Addr to XR2
74XXXXXX	Add expanded negative DISP to CSL at Addr (Add to Memory)
7580XXXX	Add V in CSL at Addr to XR1
7680XXXX 7780XXXX	Add V in CSL at Addr to XR2 Add V in CSL at Addr to XR3
	Wait (WAIT)
3000	WAIT until manual start or until completion of an interrupt subroutine
	Compare (CMP)
B0XX B1 XX B2XX B3XX B400XXXX B500XXXX B500XXXX B700XXXX	Compare A with contents of CSL at EA (1+DISP) Compare A with contents of CSL at EA (XR1+DISP) Compare A with contents of CSL at EA (XR2+DISP) Compare A with contents of CSL at EA (XR3+DISP) Compare A with contents of CSL at EA (Addr) Compare A with contents of CSL at EA (Addr+XR1) Compare A with contents of CSL at EA (Addr+XR2) Compare A with contents of CSL at EA (Addr+XR3)
B46UXXXX	Compare A with contents of CSL at EA (V in CSL at Addr)

Hexadecimal	Branch Instructions
B580XXXX B680XXXX B780XXXX	Compare A with contents of CSL at EA (V in CSL at "Addr+XR1") Compare A with contents of CSL at EA (V in CSL at "Addr+XR2") Compare A with contents of CSL at EA (V in CSL at "Addr+XR3")
	Double Compare (DCM)
88XX 89XX	Compare A and Q with contents of CSL at EA (I+DISP) and EA+1 Compare A and Q with contents of CSL at EA (XR1+DISP) and EA+1
BAXX	Compare A and Q with contents of CSL at EA (XR2+DISP) and EA+1
ввхх	Compare A and Q with contents of CSL at EA (XR3+DISP) and EA+1
BC00XXXX BD00XXXX	Compare A and Q with contents of CSL at EA (Addr) and EA+1 Compare A and Q with contents of CSL at EA (Addr+XR1) and EA+1
BEOOXXXX	Compare A and Q with contents of CSL at EA (Addr+XR2) and EA+1
BFOOXXXX	Compare A and Q with contents of CSL at EA (Addr+XR3) and EA+1
BC80XXXX	Compare A and Q with contents of CSL at EA (V in CSL at Addr) and EA+1
B D 80XXXX	Compare A and Q with contents of CSL at EA (V in CSL at "Addr +XR1") and EA+1
BE80XXXX	Compare A and Q with contents of CSL at EA (V in CSL at "Addr +XR2") and EA+1
BF80XXXX	Compare A and Q with contents of CSL at EA (V in CSL at "Addr +XR3") and EA+1
	I/O Instructions
	Execute I/O (XIO)
08XX	Execute IOCC in CSL at EA (I+DISP) and EA+1
09XX	Execute IOCC in CSL at EA (XR1+DISP) and EA+1
0AXX	Execute IOCC in CSL at EA (XR2+DISP) and EA+1
OBXX	Execute IOCC in CSL at EA (XR3+DISP) and EA+1
	Execute IOCC in CSL at EA (Addr) and EA+1 Execute IOCC in CSL at EA (Addr+XRI) and EA+1
OFOOXXXX	Execute IOCC in CSL at EA (Addr+XR2) and EA+1
OFOOXXXX	Execute IOCC in CSL at EA (Addr+XR3) and EA+1
0C80XXXX	Execute IOCC in CSL at EA (V in CSL at Addr) and EA+1
0D80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR1") and EA+1
0E80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR2") and EA+1
OF80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR3") and EA+1

Symbol	Meaning	
A	Accumulator	
Q	Accumulator Extension	
Addr	Contents of the address portion of a two-word instruction	
CSL	Core storage location	
DISP	Contents of the displacement portion of a one-word instruction	
EA	Effective address	
EA + 1	Next higher address from the effective address	
1	Contents of the Instruction Register	
v	Value	
XR1	Contents of Index Register 1	
XR2	Contents of Index Register 2	
XR3	Contents of Index Register 3	
х	Hexadecimal value can be 0-F	
*	Used for hexadecimal values that have limits	29071A

Figure 1-10. Instruction Set (Part 3 of 3)

Compare Result	I Register Modification
A > C (EA) A < C (EA) A = C (EA)	I = I $I = I + 1$ $I = I + 2$
	14157

Figure 1-11. Results of Compare Instruction

Compare Result	I Register Modification
A and Q > C (EA) and C (EA + 1) A and Q < C (EA) and C (EA + 1) A and Q = C (EA) and C (EA + 1)	I = I $I = I + 1$ $I = I + 2$
	14158

Figure 1-12. Results of Double Compare Instruction

DESCRIPTION OF CHARTS

IOCC control word is given in hexadecimal form with function modifier shown when applicable. Control word is followed by functional description and data word(s). For all areas, Sense Interrupt command is 03XX; modifier XX (ILSW address) is placed on OUT bus automatically by Processor-Controller (see Figure 1-7). C(IOCC address)=core storage location specified by IOCC address.

Internal (Area Zero)

0240 Read Data Entry Switches: Store contents of switches at C(IOCC address).

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	Date Entry Switches														
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
		1	I	I	I	1	I	I	1	1	1 1	. I			ı

O260 Read Program Switches: Store contents of switches at C(IOCC address).

Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	Ser	se			Prog	ram					CE Sense	Switch	-		
0	I	2	3	4	5	6	7	8	9	10	П	12	13	14	15
	L						1		{		I				

0300 Sense Internal ILSW: Load status of indicators into A. Indicators are reset upon execution of this command.

Interrupt Level Status Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
* Invalid Operation Code	* B Register Parity	* Storage Protect Violation	ČAR Check		1	. :	ì1	1	I	í.	1 1		ļŧ		
*Interrupt India	cators														

0420 Control Interval Timers: Start timer with "1" bit in designated position of IOCC address word; stop timer with "0" bit.

IOCC Address Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Timer	Timer	Timer	Γ												
	в	с													
				ŧ	I		.£	}	ŧ	1	ŧ	i			1

0480 Control Interrupt Mask Register 0-13: Mask interrupt level with "1" bit in designated position of IOCC address word; unmask interrupt level with "0" bit.

IOCC Address Word

0	l	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Level															
0	I	2	3	4	5	6	7	8	9	10	11	12	13		
	1 1		1	1	1	1	1	1	1	1	1			1	

0481 Control Interrupt Mask Register 14-23: Mask interrupt level with "1" bit in designated position of IOCC address word; unmask interrupt level with "0" bit.

IOCC Address	s Word														
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Level	Level	Level	Level	Level	Level	Level	Level	Level	Level						
14	15	16	17	18	19	20	21	22	23						
-	I		1	I .		1	1	1	ł		1	1			

04A0 Control Programmed Interrupt 0-13: Generate interrupt request with "1" bit in designated position of IOCC address word.

IOCC Address Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Level	Ň	`													
0	I	2	3	4	5	6	7	8	9	10	11	12	13		
	1	1	1	1 1	1		1	1			1 1				1
															14159.0B

• Figure 1-13. XIO Operations (Part 1 of 15)

Internal (Area Zero) Continued

O4AI Control Programmed Interrupt 14-23: Generate interrupt request with "1" bit in designated position of IOCC address word.

IOCC Address	Word														
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Level	Level	Level	Level	Level	Level	Level	Level	Level	Level						
14	15	16	17	18	19	20	21	22	23	1	• • •				- 1
					1	1	1	1			i 1		1	F	

04E1 Control Operations Monitor: Reset monitor timer to full time period specified by Op Monitor switch. IOCC address word is not used.

0720/0721 Sense Interval Timer DSW: Load status of indicators into A. Indicators are reset by 0721 command only.

Device	Status	Word	

Tumer Tumer Tumer A B C	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
A B C	* Timer	+ Timer	* Timer							· ,						
	Α	в	С	÷ .	ŧ	1 1	I 1	1	1 . :			1 . 1		ł	·	

*Interrupt Indicators

0740 Sense Data Entry Switches: Load contents of switches into A.

Device Status Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
							Data Entry	Switches							
0	1	2	3	4	5	6	7	8	9	10	н	12	13	14	15
	11			1	1	ł	i i	I	1	1 1	1	1			

0760 Sense Program Switches: Load contents of switches into A.

Device Status Word

0	1	2	3	4	5	6	7	8	9	10	п	12	13	14	15
	Ser	ıse			Progr	am					CE Sense	: Switch			
0	I	2	3	4	5	6	7	8	9	10	П	12	13	14	15
	I	1	1			1	1			1					

07C0/07C1 Sense Console Interrupt DSW: Load indicator status into A. Indicator is reset by 07C1 command only.

Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
* Console Interrupt												•			
*Interrupt Indic	cator		1	.	L	1		L	t1		£	l	1	ŧ	

04A0 <u>CE Cycle-Steal Test</u>: Generate cycle-steal-request-test signal and cycle-steal-acknowledge-test signal. Signals are manually jumpered to desired cycle-steal level. See CE cycle-steal test description in text. IOCC address word is 0000.

1053 Printer and 1816 Printer-Keyboard



Figure 1-13. XIO Operations (Part 2 of 15)

1-10 (2/70)

1053 Printer and 1816 Printer-Keyboard - Continued

OAO2 (1st Adapter) Read: Store contents of keyboard contacts at C (IOCC address). (2nd Adapter)

Data Word

			•		~		-		•	10			10		
U	1	2	3	4	5	6	/	8	9	10	11	12	13	14	15
															1
						۲.	hand Chara		14)						
						Ne.	yboara Charao	cier (rigure i	- 14)						1 1
		1 1			1	1	1			1		ı (1
							1								

OCC2 (1st Adapter) Control: Transmit signal from adapter to select (unlock) keyboard and turn on Proceed lamp. IOCC address word is not used.

OFXX (1s 7FXX (2r	st Adapter) nd Adapter)	Sense DS	W: Load s	tatus of dev	ice indicato	ors into A.									
Ч				8	9	10	11	12	13	14	15				
	Mod	lifier	→[:		4th 1053	3rd 1053	2nd 1053	1816 or 1st 1053	1 = Reset t Indicators				
Device Status	Word														
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
*† Printer Service Response	*† ① Keyboard Service Response	*t ① Keyboard Request		Printer Busy	Printer Not Ready	20 Keyboard Not Ready	t (1) Storage Protect Violation	t ① Keyboard Parity Error	t Printer Parity Error		1	CE Busy	CE Not Ready	· 1	
*Interrupt In	ndicators (Used by 1	816 only (2) If no 1816	in group, this	indicator is ac	tive at all tim	nes							

08XX (1st Adapter) Control CE Mode: Modifier bit 15=1 places selected device in CE mode. Modifier bit 15=0 removes device from CE mode. IOCC address word is not used.

	8	9	10	11	12	13	14	15
Modifier 🕒				4th 1053	3rd 1053	2nd 1053	1816 or 1st 1053	1 = Set CE Mode 0 =Reset

1054 Paper Tape Reader and 1055 Paper Tape Punch

1900 Write: Load adapter punch buffer from C (IOCC address). Select punch magnet drivers from punch buffer data and energize punch clutch driver.

Data Word 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Chonnel 8	Channel 7	Channel 6	Channel 5	Channel 4	Channel 3	Channel 2	Channel 				1	:			ŧ

IAOO Read: Store contents of adapter read buffer at C (IOCC address). Data word is same as for Write command.

ICIO Control: Load contents of tape sensing contacts into adapter read buffer. Energize reader clutch to advance tape one character position. IOCC address word is not used. [14159.2A]

Figure 1-13. XIO Operations (Part 3 of 15)

1054 Paper Tape Reader and 1055 Paper Tape Punch – Continued

IFOO / IFOI Sense DSW: Load status of device indicators into A. Indicators (t) are reset by 1F01 command only.

Device Status 0	Word 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
PT Reader Any Error	*t PT Reader Service Request	t PT Punch Parity Error	*t PT Punch Service Request	PT Reader Busy	PT Reader Not Ready	PT Punch Busy	PT Punch Not Ready	t PT Reader Parity Error	t PT Reader Storage Protect	CE PT Reader Busy	CE PT Reader Not Ready	CE PT Punch Busy	CE PT Punch Not Ready	1	

* Interrupt Indicators

1800 / 1801 Control CE Mode: 1801 command places 1054-1055 in CE mode. 1800 command removes 1054-1055 from CE mode. IOCC address word is not used.

1442 Card Read Punch

14XX (1st Adapter) Control: Transmit control signals from adapter to CRP to perform a feed cycle and/or a stacker select operation. IOCC address word is not used.



1500 (1st Adapter) 8D00 (2nd Adapter) (2nd Adapter) Note: 1442 adapter does not employ a word counter.

Data Word (First and subsequent cycle-steals)

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Row		• . •	• • :	· ·											
12	11	0	I.	2	3	4	5	6	7	8	9			Ξ.	
	1	1 1	1		1	1	1	1	1			1			

1600 (1st Adapter) Initialize Read (Card Image Mode): Set up adapter data channel controls for transferring data from the adapter to core storage on a cycle-steal basis. Load IOCC address word into CAR. Data word is same as for Initialize Write command.

1601 (1st Adapter) Initialize Read (Packed Mode): Set up adapter data channel controls for transferring data from the adapter to core storage on a cycle-steal basis. Load 10CC address word into CAR.

Data word (F	irst and subseq	uent cycle-ste	als)												
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
		Even-N	Jumbered Col-	umns (n + 1)				[Odd-Numbe	ered Columns (n)		
Row	Row	Row	Row	Row	Row	Row	Row	Row	Row	Row	Row	Row	Row	Row	Row
12	- 11	0	1	2	3	4	5	12	H	0	I.	2	3	4	5
												1			

1700/1701 (1st Adapter) Sense DSW: Load status of device indicators into A. Indicators (t) are reset by modifier 01 only. 8F00/8F01 (2nd Adapter)

Device Status Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
		Error	Last Card	*t Operation Complete	t Parity Error	t Storage Protect Violation	Feed Check Read Station					CE Busy	CE Not Ready	Busy	Not Ready

* Interrupt Indicator

1000/1001 (1st Adapter) Control CE Mode: Modifier 01 places 1442 in CE mode. Modifier 00 removes 1442 from CE mode. IOCC address word is not used. 8800/8801 (2nd Adapter) [14159.3A]

Figure 1-13. XIO Operations (Part 4 of 15)

1443 Printer

3400 Control Carriage: Load IOCC address word (bits 2-7) into adapter print buffer, analyze data, and send carriage control signal to printer.

IOCC Address Word

IOCC Ad	dress Word														
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
													·····		
1			Contro	l Character											
			(Figure	1-15)									:		
1															
										{		ŧŧ			

3500 / 3501 Initialize Write: Set up adapter data channel controls for transferring data from core storage to the adapter on a cycle-steal basis. Load IOCC address word into CAR. 3501 command suppresses the line space after print.

Word-Count Word (First cycle-steal)

0	1	2	3	4		5	6	7	8	9	10	11	12	13	14	15
		•					. ••			wc						
1		• .								64	32	16	8	4	2	1
	<u> </u>		1	[Ĭ	1.						L				

Data Word (Second and subsequent cycle-steals)

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
			Left Pric	nt Character (Figure 1-14)						Right Pri	nt Character ((Figure 1-14)		
		в	А	8	4	2	1			в	Α	. 8	4	2	I
	1				1	1	1			1	1. 1		1	1	1

3700 / 3701 Sense DSW: Load status of device indicators into A. Indicators (t) are reset by 3701 command only.

Device Status	Word														
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
* t Transfer Complete	Error	* t Printer Complete	Channel 9	Channel 12	Channel 	t Parity			1	CE Carriage Busy	CE Printer Busy	CE Printer Not Ready	Carriage Busy	Printer Busy	Printer Not Ready

* Interrupt Indicators

3000 / 3001 Control CE Mode: 3001 command places 1443 in CE mode. 3000 command removes 1443 from CE mode. IOCC address word is not used.

1627 Plotter

2900 Write: Load adapter buffer from C (IOCC address). Actuate plotter controls from buffer data.

Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Pen Down	Drum Down	Drum Up	Carriage Right	Carriage Left	Pen Up		•	1	:		1 1		. :		

2F00/2F01 Sense DSW: Load status of device indicators into A. Indicators (t) are reset by 2F01 command only.

Device Statu 0	is Word 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
* t Service Response	t Parity Error		: :	1	· · · · · · · · · · · · · · · · · · ·		1	··		:	: •:	CE Busy	CE Not Ready	Busy	Not Ready

* Interrupt Indicator

2800 / 2801 Control CE Mode: 2801 command places 1627 in CE mode. 2800 command removes 1627 from CE mode. IOCC address word is not used.

14159.4٨

Figure 1-13. XIO Operations (Part 5 of 15)

1810 Disk Storage

Model A

2400/2404	(1st
4400/4404	(2nd
4000/4004	(3rd

Control Carriage: Load IOCC address word into adapter word counter to specify number of cylinders to be accessed. Modifier 00 moves carriage forward. Modifier 04 moves carriage in reverse. Drive) Drive) Drive)

IOCC Address Word (1810A)

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
					•					Number of	f Cylinders				
							256	128	64	32	16	8	4	2	I.
L	<u>‡</u>	<u>{</u>	£	<u> </u>					L	L	L	l	L	1	L

Model A

 2400
 (1st Drive)
 Control Carriage:
 IOCC address word specifies the absolute cylinder address.

 4400
 (2nd Drive)
 (3rd Drive)
 IOCC address word specifies the absolute cylinder address.

IOCC Address Word (1810B)

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
											Cylinde	r Address			
							、 ·	128	64	32	16	8	4	2	1
L	1		L	L	1		1			1			L	1	1

Models A and B

250X (1st Drive) Initialize Write: Set up adapter data channel controls for transferring data from core storage to the adapter on a cycle-steal basis. Load IOCC address word into CAR. 450X (2nd Drive) 4DOX (3rd Drive) 8 9 10 11 12 13 14 15

Modifier . Vard-Count Word (First cycle-steal) . 0 1 2 3 4 5 6 7 8	<u>.</u> 9	į	1	!	4 13	2 	ا ۱5
Vard-Count Word (First cycle-steel) 0 1 2 3 4 5 6 7 8	9	E10	11	12	13	14	1
256 128	wc 64	wc 32	wc 16	wс 8	wc 4	wc 2	wc I
	1		L	1	1	1	L

7 9 14 15 5 6 8 10 n 12 13 1 2 3 4 0 16 Data Bits

Models A and B

Modifier

 26XX
 (1st Drive)
 Initialize Read:
 Set up adapter data channel controls for transferring data from the adapter to core storage on a cycle-steal basis. Load IOCC address word into CAR.

 46XX
 (2nd Drive)
 Word-count word and data word are same as for Initialize Write command. A read check operation does not read into core storage, it simply checks disk data for modulo 4 errors.

 4EXX
 (3rd Drive)
 10
 11
 12
 13
 14
 15

disk data for modulo 4 erfors.	8	9	10	11	12	13	14	. 15
	0	Γ					Sector Count	
►	U Read Check		· · · · · · · · · · · · · · · · · · ·	•	1	4	2	1
	() 0 = Read	d into core	, 1 = Read Check					

Models A and B 2700/2701 4700/4701 4F00/4F01

(1st Drive) (2nd Drive) (3rd Drive) Sense DSW: Load status of device indicators into A. Indicators (t) are reset by modifier 01 only. Indicator (‡) is reset by modifier 01 only if operation is complete.

Device Status Word

0 0	s word	2	3	4	5	6	7	8	9	10	11	12	13	14	15
t Any Error	* † Operation Complete	Disk Not Ready	Disk Busy (R/W or Ctrl)	Carriage Home	t Parity Error	t Storage Protect Error	‡ Data Error	Write Select Error	t Data Overrun	‡ Seek Error 1810B	CE Not Ready	CE Busy	Fast Access 2310C	Sector Counter High	Sector Counter Low

* Interrupt Indicator

Models A and B

2000/2001 (1st Drive) 4000/4001 (2nd Drive) 4800/4801 (3rd Drive) Control CE Mode: Modifier 01 places 1810 in CE mode. Modifier 00 removes 1810 from CE mode. IOCC address word is not used.

16265 A

• Figure 1-13. XIO Operations (Part 6 of 15)



76XX Initialize Read: Set up TCU data channel controls for transferring data from the TCU to core storage on a cycle-steal basis. Load IOCC address word into CAR. Word-count word and data words are same as for Initialize Write command.



Control: Transmit control signals to the tape unit to perform the designated control function. IOCC address word is not used.

Figure 1-13. XIO Operations (Part 7 of 15)

Tape Control Unit

74XX

14159.6A

Tape Control Unit – Continued

				8	9	10	11	12	13	14	15				
	Mod	ifier	→ [3) Set ddress = TU 0 = TU 1	0=DSW 1=WC	Operation Stop			(4) 1 = Reset t Indicators				
			3	Only if bit	11=0 and TCI	J is not busy	(d) Tape	Indicator or M	ark (DSW bit	13) is reset o	nly if turned o	n by ta pe mark			
Device	Status Word	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	Tape Unit 1 Selected	*t Command Reject	* t End of Table	t Chain Stop	t Storage Protect Violation Stop	t Tape Data Error	t Data Bus Out or P-C Parity Error	t Data Overrun Error	* t Operation Complete	t CE Diagnostic Error	t Wrong Length Record	At Load Point	t Tape Indicator or Mark	Tape Busy or Rewind	Tape Busy or Not Ready
* Int	errupt Indicators														
Word C	Count DSW 1	2	3	4	5	6	7	8	9	10	п	12	13	14	15
L L	0 = True Count 1 = 1's Complement	wc 8192	wc 4096	wc 2048	wc 1024	wc 512	256	wc 128	wc 64	wc 32	wc 16	wc 8	wc 4	^{wс} 2	wc I
															14450.6.1

77XX Sense DSW: If bit 11=0, load status of device indicators into A. If bit 11=1, load contents of word counter into A.

.

Figure 1-13. XIO Operations (Part 8 of 15)

System/360 Adapter

6C00 Control (Blast Reset): Generate a d-c reset to all adapter controls and registers. IOCC address word is not used.

Word-Count	Word (First cys	cle-steal)	-												
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Chain	Suppress EOT Interrupt	wc 8192	wc 4096	wc 2048	wc 1024	^{wc} 512	^{wc} 256	wc 128	wc 64	wc 32	wc 16	wс 8	wc 4	wc 2	wc I
Data Word (S 0	Second and sub 1	sequent cycle 2	e-steals) 3	4	5	6	7	8	9	10	11	12	13	14	15
			Byte	1							Byte 2				
0	l I	2	3	4	5	6	7	0	l I	2	3	4	5	6	7

6D00 Initialize Write: Load IOCC control word (6D00) Into adapter buffer and set up adapter data channel controls for transferring data from 1800 core storage to the adapter on a cycle-steal basis. Load IOCC address word into CAR.

6EO0 Initialize Read: Load IOCC control word (6E00) into adapter buffer and set up adapter data channel controls for transferring data from the adapter to 1800 core storage on a cycle-steal basis. Load IOCC address word into CAR. Word-count word and data word are same as for Initialize Write command.

				-	8	9	10	11	12	13	14.	15				
		Modi	ifier		0 = DSW 1 = WC		ŧ.	1	1.	í		1 = Reset t Indicators				
Devid	ce Statu	s Word														
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Com Reje	* † mand ect	1800 Command Stored	360 Command Stored	* † Halt	* † Data Check	* † Storage Protect Violation	+ † Transfer End	•† End of Table		1	1	360 Comman	d I		1	1
*In	iterrupt	Indicators (Condition or Write	command.	. Interrupt wil f this indicator	be suppressed is set by 360 l	by 1800 Com Read, Read Ba	mand Stored (b ckward, or Wr	oit 1 on) or by ite command,	setting bit 5 it remains on	of the 360 I until transf	Read Fer end.				
Word 0	Count [osw 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
			wc 8192	wc 4096	wc 2048	wc 1024	wc 512	wc 256	wc 128	wc 64	wc 32	wc 16	wc 8	wс 4	wc 2	wc I

6FXX Sense DSW: If bit 8=0, load status of device indicators and 360 command byte into A. If bit 8=1, load contents of word counter into A.

Analog Input

Write: Load AMAR with MPX address from C (IOCC address). Initiate conversion of selected input signal. 51XX (Basic) 81XX (Expander) 10 п 12 13 14 15 00 = 11-Bit Res 01 = 14-Bit Res 10 = 8-Bit Res Modifier External Sync Т Data Word 0 3 5 7 8 10 11 12 13 14 15 2 6 9 Multiplexer Address (Figure 1-19) 0 = Relay 1 = Solid State 512 256 128 64 32 16 8 4 2 t

5200/5280 (Basic) Read: Store contents of ADC register at C (IOCC address). Modifier 80 increments AMAR and initiates conversion of input signal at new address (sequential operation). (Expander)

Data Word															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ADC Neg	ADC 8192	4096	ADC 2048	ADC 1024	ADC 512	ADC 256	ADC 128	ADC 64	ADC 32		ADC 8	ADC 4	ADC 2	ADC 	ADC Overload
		4				.			L						

14159, 7A

Figure 1-13. XIO Operations (Part 9 of 15)

Analog Input – Continued

5400 (Basic) Control (Blast Reset): Generate a d-c reset to all AI controls and registers except AMAR and Limit Error AMAR Buffer. IOCC address word is not used.

5500 (Basic) 8500 (Expander) Initialize Write: Set up data-channel-B controls for transferring MPX addresses and limit words O from core storage to AMAR on a cycle-steal basis. Load IOCC address word into CAR-B.

Note: Data-channel-B adapter does not employ a word counter. MPX Address Word (First and subsequent Ch. B cycle-steals. With Comparator-precedes each limit-word cycle-steal.)

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	0	0	0 = Polov						Multiple	xer Address (Fi	gure 1-22)				
	Word Follows	Limit Check	1 = Solid- State			512	256 I	128 L	64 I	32 I	16	8	4	2	1
Used wit	h Comparator I	feature only													
Limit Word (0	With Comparat 1	for only. Fol 2	lows each MP) 3	Caddress cycle 4	e-steal that sp 5	ecifies limit-c 6	hecking) 7	8	9	10	11	12	13	14	15
Neg	8192	4096	High Limit 2048	1024	512	256	128	Neg	8192	4096	Low Limit 2048	1024	512	256	128

56XX (Basic) Initialize Read: Set up data-channel-A controls for transferring data from ADC register to core storage on a cycle-steal basis. Load IOCC address word into CAR-A.

ц.,			_	8	9	10	11	12	13	14	15				
	Modi	fier	→[External Sync		0 = 1 DC 1 = 2 DC	00 = 11-Bit 01 = 14-Bit 10 = 8 Bit R	Res Res es							
Word-Count 0	Word (First cyc 1	cle-steal) 2	3	4	5	6	7	8	9	10	11	12	13	14	15
Chain	Suppress EOT Interrupt	wc 8192	wc 4096	wc 2048	wc 1024	wc 512	wc 256	wc 128 ·	wc 64	wc 32	wc 16	wc 8	wc 4	wс 2	wc I
MPX Address 0	Word (Single- 1	DC operation 2	onlyseco 3	nd cycle-steal) 4	5	6	7	8	9	10	11	12	13	14	15
			0 = Relay 1 - Solid State	-	1	512	256	128 1	Multiple 64	axer Address (32	Figure 1-22) 6 	8	4	2	
Data Word (S O	อingle-DC oper ใ	ationthird a 2	ind subseque 3	nt cycle-steals. 4	Two-DC ope 5	rationsecond 6	and subseque 7	nt Ch. A cycle 8	e-steals.) 9	10	11	12	13	14	15
ADC Neg	8192	4096	ADC 2048	ADC 8 1024	ADC 512	مەر 256	ADC 128	ADC 64	ADC 32	ADC 16	ADC 8	ADC 4	ADC 2	ADC I	ADC Overlood
57XX (E	Basic) <u>S</u> Expander)	ense DSW:	Load sta	tus of device 8	e indicators	s into A.		12	13	14	15				
	Moo	lifier	→[0 = AI 1 = Comp			Ĩ		· · · ·		1 = Reset Interrupt Indicators				
Analog Input 0	r DSW 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
• End of Table	• DPC SS Conv Complete	+ DPC Relay Conv Complete	* Storage Protect Violation	* Parity Control Error	Parity Data Error	* Overload	• Overlap Conflict	Cyc Steal, SS, AMAR Busy	DPC Kelay Busy				4	f	Any Error
* Interrupt li	ndicators														•
Comparator D 0	osw 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
+ High Out of Limit	* Low Out of Limit	* Overload	0 = Relay 1 = Solid State		s	amar 512	амак 256	AMAR 128	AMAR 64	AMAR 32	AMAR 16	amar 8	AMAR 4	AMAR 2	amar I
						-									-

Figure 1-13. XIO Operations (Part 10 of 15)

Digital Input

5AXX Read: Store digital input group specified by modifier XX (Figures 1-19 and 1-20) at C (IOCC address).

D1 Data Wo 0	rd (Modifier 40- 1	-7F) 2	3	4	5	6	7	8	9	10	п	12	13	14	15
					16 B	its of Contact	Sense, Voltag	e Sense, or Pu	lse Counter Rei	adout					
	L	L	1	11		I						1			
Process Inte 0	rrupt Status Wor 1	rd (Modifier 1 2	02-19) 3	4	5	6	7	8	9	10	11	12	13	14	15
						Proces	s Interrupt Poi	ints - Groups o	f Four					_	
				1		(See Customer	Assignment F	orm or FESRR f	or Assignments)					
	1	1	1		1	1	1								
1 Indicat	ors are reset at	end of Read of	or Sense DSW	data cycle											
Device State	us Word (Modifi 1	ier 00–01) 2	3	4	5	6	7	8	9	10	11	12	13	14	15

0	1	2	3	4	J	0	0	,	10	 12	13	14	15
* Parity Error	* Storage Protect Violation	* DI Scan Complete	* Command Reject										Di Busy

* Interrupt Indicators - reset by 5A01 or 5F01

5C20 Control (Blast Reset): Generate a d-c reset to DI controls. IOCC address word is not used.

5EX0 Initialize Read: Set up DI data channel controls for transferring data from a single address, sequential addresses, or random addresses to core storage on a cycle-steal basis. Load IOCC address word into CAR.

				8	9	10	11	12	13	14	15				
	Mo	difier		External Sync	00 = Random 01 = Sequent 10 = Single	hal			i i i						
Word-Count 0	t Word (First cyc 1	:le-steal) 2	3	4	5	6	7	8	9	10	11	12	13	14	15
Chain	Suppress EOT Interrupt		f .					wc 1 28	wc 64	wc 32	wc 16	wc 8	wc 4	wc 2	wc I
DI Address \ 0	Word (Second cy 1	rcle-steal. V 2	ith random 3	addressingse 4	cond and alternat 5	te cycle-stec 6	als.) 7	8	9	10	11	12	13	14	15
					• • • • • • • • • • • • • • • • • • •			•	1	Digita (See F	Input Address gure 1–20)	1	1	1	1
DI Data Wo 0	rd (Third and sul 1	osequent cyc 2	le-steals. W 3	ith random ad 4	dressingthird an 5	id alternate o 6	cycle-steals.) 7	8	9	10	11	12	13	14	15
					16 Bit	s of Contact	Sense, Voltage	Sense, or Pul	lse Counter Rea	idout					

5FXX Sense DSW: Load digital input group specified by modifier XX (Figures 1-19 and 1-20) into A. Data words are same as for Read command.

14159 9

Figure 1-13. XIO Operations (Part 11 of 15)

Digital and Analog Output

6IXX <u>Write</u>: Load DAO register specified by modifier XX (Figure 1-21) with data from C (IOCC address).

DO Data 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
						16 Bi	ts of ECO, PC	D, or RO							
	L	1	L			1	L	1	I	1	1	I	LI		
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Neg	8192	4096	2048	1024	512	256	128	64	32	16	8	4	2		· · ·
10-Bit AO D 0	Dato 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	8192	4096 I	2048	1024	512	256	128	64	32	16	· .	· .	I	L	· .

64X0 Control: Perform the control function specified by modifier bits. IOCC address word is not used.



65X0 Initialize Write: Set up DAO data channel controls for transferring data from core storage to DAO registers (single or random) on a cycle-steal basis. Load IOCC address word into CAR.



Data words are same as for Write command. (Single address--third and subsequent cycle-steals. Random addresses--third and alternate cycle-steals.)

6700/6701 Sense DSW: Load status of device indicators into A. Interrupt indicators are reset by 6701 command only.

Device Statu 0	s Word 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
* Parity Error	Pulse Output Timer	* D&A Out Scan Complete	* Command Reject	Data Channel Active		· ·	ŧ	ŧ	. 1		1		l	ł	D AO Busy

* Interrupt Indicators

6400 / 6401 Control CE Test Pulse: Modifier bit 15 = 1 sets test pulse. Modifier bit 15 = 0 resets test pulse. IOCC address word is not used.

14159.10

Figure 1-13. XIO Operations (Part 12 of 15)

Communications Adapter

Initialize: Prepare CA to transmit or receive (per bit 2 in byte count word of data table).



• Figure 1-13. XIO Operations (Part 13 of 15)

Selector Channel

970X Sense Device: Load CSW-1,-2,-3, or -4 into A. IOCC address word not used.



12466.0

• Figure 1-13. XIO Operations (Part 14 of 15)

Selector Channel-Continued



Figure 1-13. XIO Operations (Part 15 of 15)

	1053/18	16 Printer	1816 Key	board/1442	14	43 Printer			1053/18	16 Printer	1816 Ke	yboard/1442	14	43 Printer
Character	Lower Case (hex)	Upper Case (hex)	Hex	IBM Card Code	Hex 2 Char/ Word	BCD		Character	Lower Case (hex)	Upper Case (hex)	Hex	IBM Card Code	Hex 2 Char/ Word	BCD
A	3C 00	3E00	9000	12,1	31	B,A,1		-(dash)	8400		4000	11	20	В
В	1800	1A00	8800	12,2	32	B,A,2		,(comma)	8000		2420	0,8,3	1B	A,8,2,1
с	1C00	1E00	8400	12,3	33	B,A,2,1		&	4400		8000	12	30	B,A
D	3000	3200	8200	12,4	34	B,A,4		\$	4000		4420	11,8,3	2B	B,8,2,1
E	3400	3600	8100	12,5	35	B,A,4,1		@	0400		0220	8,4	0C	8,4
F	1000	1200	8080	12,6	36	B,A,4,2		.(period)	0000		8420	12,8,3	ЗB	B,A,8,2,1
G	1400	1600	8040	12,7	37	B,A,4,2,1		(FE00	8120	12,8,5	1C	A,8,4
н	2400	2600	8020	12,8	38	B,A,8)		F600	4120	11,8,5	3C	B,A,8,4
I	2000	2200	8010	12,9	39	B,A,8,1]	+		DA00	80A0	12,8,6	10	A
J	7C00	7E00	5000	11,1	21	B,1		<		DE00	8220	12,8,4	3E	B,A,8,4,2
к	5800	5A00	4800	11,2	22	B,2	Į.	>		4600	20A0	0,8,6	OE	8,4,2
L	5C 00	5E00	4400	11,3	23	B,2,1		_		F 200	4060	11,8,7	2F	B,8,4,2,1
м	7000	7200	4200	11,4	24	B,4		;		D200	40A0	11,8,6	2E	B,8,4,2
N	7400	7600	4100	11,5	25	B,4,1		*		D600	4220	11,8,4	2C	B,8,4
0	5000	5200	4080	11,6	26	B,4,2	ŀ	п		E200	0060	8,7	1F	A,8,4,2,1
Р	5400	5600	4040	11,7	27	B,4,2,1		1		C600	8060	12,8,7	3F	B,A,8,4,2,1
Q	6400	6600	4020	11,8	28	B,8		=		C200	00A0	6,8	OB	8,2,1
R	6000	6200	4010	11,9	29	B,8,1		(underscore)		BEOO	2120	0,8,5	1D	A,8,4,1
S	9800	9A00	2800	0,2	12	A,2		?		8600	2060	0,8,7	OF	8,4,2,1
Т	9C00	9E00	2400	0,3	13	A,2,1		:		8200	0820	8,2	1E	A,8,4,2
U	B000	B200	2200	0,4	14	A,4		!		4200	4820	11,8,2	2D	B,8,4,1
V	B400	B600	2100	0,5	15	A,4,1		%		0600	2220	0,8,4	1A	A,8,2
w	9000	9200	2080	0,6	16	A,4,2		¢		0200	8820	12,8,2	3D	B,A,8,4,1
X	9400	9600	2040	0,7	17	A,4,2,1		'(apostrophe)		E600	0120	5,8	0D	8,4,1
Y	A400	A600	2020	0,8	18	A,8		П					3A	B,A,8,2
Z	A000	A200	2010	0,9	19	A,8,1		0,8,2			2820	0,8,2		
0	C400		2000	0	0A	8,2		Erase Char			0004			
1	FC00		1000	1	01	1		Erase Field			0002			
2	D800		0800	2	02	2		End of Field			0008			
3	DC00		0400	3	03	2,1		Space	2100		0000	blank		L
4	F000		0200	4	04	4		Carrier Return	8100					
5	F400		0100	5	05	4,1		Tabu late	4100				For 14	43 Carriage
6	D000		0080	6	06	4,2		Line Feed		0300			See Fi	aure 1-15
7	D400		0040	7	07	4,2,1		Back Space	1100	1				9010 1 10
8	E400		0020	8	08	8	1	Shift to Red	0900					
9	E000		0010	9	09	8,1		Shift to Black	0500					
#	C000		0420	8,3	2A	B,8,2	1			1				
/	BC00		3000	0,1	11	A,1								
L	1	I	L	L	1		L	L	L	L	L	L	L	

28077

Figure 1-14. Character Coding

Immediate Skip to	Hex	Skip after Print to	Hex
Channel 1 Channel 2 Channel 3 Channel 4 Channel 5 Channel 7 Channel 8 Channel 9 Channel 10 Channel 11 Channel 12	01 02 03 04 05 06 07 08 09 0A 09 0A 0B 0C	Channel 1 Channel 2 Channel 3 Channel 4 Channel 5 Channel 6 Channel 7 Channel 8 Channel 9 Channel 10 Channel 11 Channel 12	31 32 33 34 35 36 37 38 39 3A 39 3A 38 32
Immediate Space		Space after Print	
1 Space 2 Spaces 3 Spaces	21 22 23	1 Space 2 Spaces 3 Spaces	11 12 13

28078

Figure 1-15. 1443 Printer Carriage Control Characters

Hex	Hex Address (Modifier Bits 8 - 15)												
₩	Status Word												
▼ 001 02 03 04 05 06 07 08 9 0A BC 0D 0E F 011 12 13 14 15 16 17 18 19 A 3F	DSW, without reset DSW, with reset PISW 1 PISW 2 PISW 3 PISW 4 PISW 5 (Interrupt points, PISW 6 in groups of four, PISW 7 are assigned to PISW 7 are assigned to PISW 8 PISW by customer) PISW 8 PISW by customer) PISW 9 PISW 10 PISW 10 PISW 11 PISW 12 PISW 12 PISW 13 PISW 14 PISW 15 PISW 16 PISW 17 PISW 16 PISW 17 PISW 18 PISW 17 PISW 18 PISW 17 PISW 20 PISW 21 PISW 22 PISW 23 PISW 24 38 Addresses Reserved for RPQ												
	14161A												

Figure 1-16.	Digital	Input DSW	and PISW	Addresses
--------------	---------	-----------	----------	-----------

	Hex Addres	s (Modifi	er Bits 8-15)	
Digit	al Inputs		Pulse C	ounters
Adapter	Group No. (16 pts ea)	·	Counter No. (2/Addr)*	Adapter
First	0 1 2 3 4 5 6 7	40 41 42 43 44 45 46 47	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	Eighth
Second	0 1 2 3 4 5 6 7	48 49 4A 4B 4C 4D 4E 4F	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	Seventh
Third	0 1 2 3 4 5 6 7	50 51 52 53 54 55 56 57	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	Sixth
Fourth	0 1 2 3 4 5 6 7	58 59 5A 5B 5C 5D 5E 5F	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	Fifth
Fifth	0 1 2 3 4 5 6 7	60 61 62 63 64 65 66 67	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	Fourth
Sixth	0 1 2 3 4 5 6 7	68 69 6A 68 6C 6D 6E 6F	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	Third
Seventh	0 1 2 3 - 4 5 6 7	70 71 72 73 74 75 76 77	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	Second
Eighth	0 1 2 3 4 5 6 7	78 79 7A 7B 7C 7D 7E 7F	15-14 13-12 11-10 9-8 7-6 5-4 3-2 1-0	First
* Sixteen counter	-bit counters u number per ad	se even r dress)	umbers (one	
		_		14162 A

Figure 1-17. Digital Input or Pulse Counter Addresses

Hex Address (Modifier Bits 8–15)									Hex Address (Modifier Bits 8–15)								
Digital Output			Analog Output						Digital Output Analog Output								
		Group No.		DAC	Mod	DAC No.	105/	$ \Gamma$			Group No.		DA	C Mod	DAC No.		
DO	DO	(16 points		2 or 4	1 or 3	within	1856		DO	DO	(16 points		2 or 4	1 or 3	within	1856	
Control	Adapter	each)	V	Output	Output	1830	NUMBER OF STREET STREET		onfroi	Adapter	eacn)	V	Output	Output	1600	· 1997年1月1日日本公司1997年	
			00	1st	lst	1					3	40	lst	lst	1		
				2na let	let		4 1			16	2	41	2nd	1		-	
		03	2nd		2	lst			15		42	2nd	151	2	9th (Model 1)		
			04	lst	lst		(Model 1)				3	44	lst	lst			
			05	2nd		3	4				2	45	2nd			3	
Addresses			06	1st	lst	4					1	46	lst	lst		4	
00-0F			07	2nd	1et				4		0	47	2nd				
for DO			09	2nd	131	1	2nd			14	3	48	1st 2nd	Ist	1		
			0A	lst	lst							4A	1st	1st			
			OB	2nd		Z					Ó	4B	2nd		2	10th	
			0C	lst	lst	3	(Model 2)			13	3	4C	lst	lst	2	(Model 2)	
			OD	2nd	1et		-				2	4D	2nd				
		OF	2nd	- 131	4						4E 4E	1st 2nd	Ist	4			
	28 27	3	10	lst	1st					12	3 2	50	lst	lst			
7*		2	11	2nd			3rd (Model 1)					51	2nd	1			
		1	12	1st	lst	2					1	52	lst	lst	<u> </u>	11th	
		0	13	2nd							0	53	2nd		2		
		2	14	2nd	151	3						54	1st 2nd	lst	3	(Model I)	
		ī	16	lst	lst							55	lst lst		-		
		0	17	2nd		4			3		o i	57	2nd		4		
	26	3	18	lst	lst	1	4th (Model 2)		1		3	58	· 1st	1st	,		
		2	19	2nd	1.00	·				10	2	59	2nd				
		0	1A 1B	2nd	151	2						5A	1st	lst	2	12th (Model 2)	
	25	3	10	lst	lst	-				9	3	56 5C	2na 1st	lst			
		2	1D	2nd		3					2	5D	2nd		3	(
		1	16	lst	lst	4			1		1	5E	lst	lst	4		
6	24	0	11	2nd	1.+	·	5th			8	0	5F	2nd		4	13th (Model 1)	
		2	20	2nd	131	1					3	60 41	Ist	lst	1		
		ī	22	lst	lst							62	lst	lst			
	23	0	23	2nd		2				7	o i	63	2nd		2		
		3	24	1st	lst	3	(Model 1)				3	64	lst	lst	2		
			25	2nd	1.+						2	65	2nd		3		
		o	20	2nd	131	4			2			66 47	Ist	lst	4		
	22 21	3	28	lst	lst		6th (Model 2)		1	6	3	$-\frac{6}{68}$	Ist	lst		14th (Model 2)	
		2	29 2A	2nd							26	69	2nd		1		
		1		lst	lst	2						6A	lst	t İst o	2		
		0	28	2nd	let						0	6B	2nd		<u> </u>		
		2	2D 2D 2E	2nd		3				5	3	6C 4 D	lst 2nd	lst	3		
		1		lst	lst					5	1	6E	lst	İst			
		0	2F	2nd		4					Ó	6F	2nd		4		
5	20 19	3	30	lst	lst	1				4**	3	70	lst	lst	1	15th (Model 1)	
			32	Int	1et						2	71	2nd				
		o	33	2nd	- 131	2	7th					72	1st 2nd	lst	2		
		3	34	lst	lst		(Model 1)				3	74 74	lst	lst			
		2	35	2nd		3				3**	2	75	2nd		3		
		1	36	lst	lst	4					1	76	lst	lst	4		
	18	3	3/	2nd	1e+	· · · · · · · · · · · · · · · · · · ·	8th (Model 2)		1	2	0	77	2nd			lóth (Model 2)	
		2	39	2nd	- 131	1					3	/8 70	1st 2nd	lst	1		
		1	3A	lst	lst						1	7A	lst	lst			
	17	0	ЗB	2nd		2					ò	7B	2nd		2		
		3	3C	lst	lst	3					3	7C	lst	lst	2		
		2	3D	2nd	1.+	ļ					2	7D	7D 2nd		3		
		o o	3E 3F	2nd	151	4						/E 7E	1st 2rd	lst	4		
						l						<u> </u>	2.10				
* No	* Not available when the first DO Control is in 1826								Addres	ses 80-FF	reserved for l	RPQ					
** No	** Not available when the first DO Control is in 1801									-							

14163 A
Numbe	ering	4	1851s With Multiplexer/R														
Within 1851		1851s \	With M	ltiplex	er/S												
Block	Point	1	Mpx Gr	oup 0			Mpx G	roup 1			Mpx G	roup 2		۸ ۱	Apx Gro	oup 3	
Group	Number	lst 1851	2nd 1851	3rd 1851	4th 1851	5th 1851	6th 1851	7th 1851	8th 1851	9th 1851	10th 1851	11th 1851	12th 1851	13th 1851	14th 1851	15th 1851	16th 1851
	00	000	040	080	0C0	100	140	180	1C0	200	240	280	2C0	300	340	380	3C0
	01	001	041	081	0C1	101	141	181	1C1	201 202	241	281	2C1	301	341	381	3C1
	02	002	042	082	0C2	102	142	183	1C3	203	243	283	2C2 2C3	303	343	383	3C2
	04	004	044	084	0C4	104	144	184	1C4	204	244	284	2C4	304	344	384	3C4
	05	005	045	085	0C5	105	145	185	1C5	205	245	285	2C5	305	345	385	3C5
0	06 07	006	046	086	0C6	106	146	187	100	200	240	280	200	308	340 347	387	306
U	08	007	047	088	0C8	108	148	188	1C8	208	248	288	2C8	308	348	388	3C8
	09	009	049	089	0Ċ9	109	149	189	1C9	209	249	289	2C9	309	349	389	3C9
	10	00A	04A	08A	0CA	10A	14A	18A 18B	1CA	20A 20B	24A 24B	28A 288	2CA 2CB	30A 30B	34A 34B	38A 38B	3CA
	12	006	04B 04C	08C	0CC	10C	14C	18C	icc	20C	24C	28C	2CC	30C	34C	38C	3CC
	13	00D	04D	08D	0CD	10D	14D	18D	1CD	20D	24D	28D	2CD	30D	34D	38D	3CD
	14	00E	04E	08E	0CE	10E	14E	18E	1CE	20E 20E	24E	28E	2CE	30E	34E	38E	3CE
	15	00F	04F	180		110	146	190		210	24	290	2CF 2D0	310	350	390	3CF 3D0
	17	011	051	091	0D1	111	151	191	idi	211	251	291	2D1	311	351	391	3D1
	18	012	052	092	0D2	112	152	192	1D2	212	252	292	2D2	312	352	392	3D2
	19	013	053	093	0D3	113	153	193	103	213	253	293 294	2D3	313	353	393	3D3 3D4
	20	014	054	094	0D4 0D5	114	155	194	1D5	214	255	295	2D4 2D5	314	355	374	3D5
	22	016	056	096	0D6	116	156	196	1D6	216	256	296	2D6	316	356	396	3D6
	23	017	057	097	0D7	117	157	197	1D7	217	257	297	2D7	317	357	397	3D7 3D8
1.	24 25	018	058	098	800 900	118	158	198	100	218	258	290	2D8 2D9	318	359	398	3D9
	26	017 01A	05A	09A	0DA	11A	15A	19A	1DA	217 21A	25A	29A	2DA	31A	35A	39A	3DA
	27	01B	05B	09B	ODB	11B	1 <i>5</i> B	19B	1DB	21B	25B	29B	2DB	31B	35B	39B	3DB
	28	01C	05C	09C	0DC	110	15C	19C		21C	25C	29C 29D	2DC 2DD	31C	35C 35D	39C	3DD
	29 30	01D 01E	05D 05E	09D	ODE	116	15E	19D	1 DE	21D 21E	25D	29E	2DE	31E	35E	39E	3DE
	31	01F	05F	09F	0DF	11F	15F	19F	1 DF	21F	25F	29F	2DF	31F	35F	39F	3DF
	32	020	060	0A0	0E0	120	160		1E0	220	260	2A0	2E0	320	360 361	3A0	3E0
	33 34	021	061	0A1	0E1 0E2	121	162	1A2	1E1	222	262	2A1 2A2	2E1 2E2	321	362	3A1	3E1
	35	023	063	0A3	0E3	123	163	1A3	1E3	223	263	2A3	2E3	323	363	3A3	3E 3
	36	024	064	0A4	0E4	124	164	1A4	1E4	224	264	2A4	2E4	324	364 365	3A4	3E4
	37	025	065	0A5	0E5	125	165	1A5	1E5	225	265	2A5	2E5 2E4	325	366	3A5 346	3E5 3E6
	39	020	067	0A7	0E7	127	167	1A7	1E7	227	267	2A0 2A7	2E7	327	367	3A7	3E7
2	40	028	068	0A8	0E8	128	168	1A8	1E8	228	268	2A8	2E8	328	368	3A8	3E8
	41	029	069	0A9	0E9	129	169		1E9	229	269	2A9	2E9	329	36A	3A9	3E9
	42 43	02A 02B	06A	0AB	0EA 0EB	12B	16A	1AB	1EA	22B	26B	2AA 2AB	2EA 2EB	32A	36B	3AB	3EB
	44	02C	06C	0AC	0EC	12C	16C	1AC	1EC	22C	26C	2AC	2EC	32C	36C	3AC	3EC
	45	02D	06D	0AD	0ED	12D	16D		IED	22D	26D	2AD	2ED 2EE	32D	36D 36F	3AD	3ED 3EF
	46 47	02E 02E	06E 04E	0AE 0AF	0EE 0EF	12E 12F	16E	1AL	1EE 1EF	22F	20E 26F	2AL 2AF	2EF	32F	36F	3AF	3EF
	48	030	070	OBO	0F0	130	170	1B0	1F0	230	270	2B0	2F0	330	370	3B0	3F0
	49	031	071	OB1	0F 1	131	171	1B1	1F1	231	271	2B1	2F1	331	371	3B1	3F1
	50 51	032	072	OB2	0F2	132	172	1B2	1F2	232	272	262 283	2F2 2F3	333	372	3B3	3F3
	52	034	074	OB4	0F4	134	174	1B4	1F4	234	274	2B4	2F4	334	374	3B4	3F4
	53	035	075	0B5	0F5	135	175	1B5	1F5	235	275	2B5	2F5	335	375	3B5	3F5
	54 55	036	076		OF 6	136	1/6	186	1F6	236	2/6	286 287	2⊦6 2F7	337	3/6	386 387	3F7
3	55 56	037	077	OB7 OB8	OF7	132	178	188	1F8	238	278	2B8	2F8	338	378	3B 8	3F8
	57	039	079	0B9	0F9	139	179	1B9	1F9	239	279	2B9	2F9	339	379	3B9	3F9
	58	03A	07A	OBA	0FA	13A	17A	1BA	1FA	23A	27A	2BA	2FA 2FB	33A 220	37A 37¤	3BA	3FA 3F₽
	59 60	03B	07B	OBC	OFB	13B 13C	17B	1BC	IFB IFC	230 23C	276 27C	28B 28C	2FC	33C	37C	3BC	3FC
	61	03D	07D	OBD	OFD	13D	17D	1BD	1FD	23D	27D	2BD	2F D	33D	37D	3B D	3F D
	62	03E	07E	OBE	OFE	13E	17E	1BE	1FE	23E	27E	2BE	2FE	33E	37E	3BE	3FE
	63	03F	07F	OBF	OFF	13F	I/F	IBF	IFF	23⊦	2/F	2BF	21'F	বথ⊦	3/1	381	365

14165 A

		с	heck Stop O	Check	Stop OFF			
Error	Internal ILSW Bit	Internal Interrupt	Error Sent to I/O via OUT Bus	Stop P-C Clock	Internal Interrupt	Error Sent to I/O via OUT Bus		
Invalid Operation	0			х	Х*			
B-Register Parity	1		x	х	X*	х		
Stor Prot Violation	2		×	х	Х*	х		
CAR Check	3	X**	х		X**	х		
* Except XIO data cycle, cycle-steal, or IPL mode								
** E2 cycle CAR check only								
	<u></u>					14203A		

Figure 1-20. Detection of Internal Errors

		Set E India	rror ator	Ignore			
Cycle	Operation	Control	Data	Data			
Control	Set Area, Fctn, Modifier	X*		Х			
Write Data	Load AMAR	X		Х			
Read Data	Store ADC		Х				
Init Rd Data	Load and Check CAR-A			Х			
Init Wr Data	Load and Check CAR-B			х			
Ch A Cyc Steal	Load WCR, Load AMAR Load CAR-A, Check CAR-A	x		x			
Ch B Cyc Steal	Load CAR-B, Check CAR-B	Х		Х			
Ch B Cyc Steal	Load AMAR, Limit Compare		Х				
Ch A Cyc Steal	Store ADC		Х				
* Set by transmission parity error only (P-C parity OK)							
				14098B			

Figure 1-21. AI Parity Error and CAR Check Detection

1.1 LOGIC DIAGRAMS

1.1.1 ALD Logic Block Symbology



1.1.2 FEALD Logic Block Symbology

For detailed information concerning FEALD's see General CEM Index 1.

Basic Logic Block Format



Combinational Logic Block Format



1.1.3 Machine Frame and Gate Designations

Note: Board locations are given in paragraph 6.3.

Frames

| The following frame numbers (Figure 1-22) are used in the ALD's to show the machine type in which the logic is contained. A different frame numbering system is used in the MLR and FESRR to show the frame location of installed features. (See paragraph 6.2.)

- 03 IBM 1803 Additional Core Storage
- 10 IBM 1810 Disk Storage
- 26 IBM 1826 Data Adapter Unit
- 28 IBM 1828 Enclosure
- 51 IBM 1851 Multiplexer Terminal
- 56 IBM 1856 Analog Output Terminal
- 60 IBM 1801/1802 Processor-Controller or identifies component that may be used in more than one frame
- 63 Core storage and I/O monitor unit



Figure 1-22. Logic Page Identification

Gates

A-, B-, C-, D- SLT gates (A is also used for 1851 subenclosure)

- F-, G- Integrator housings (1801/1802)
- H- Channel terminator and mixer panel (1801/1802)
- M-Mixer panel (1856)
- N-Programmer's console (1801/1802)
- Q I/O Monitor interface panel (1801/1802)
- R- Customer termination panel (1801/1826)
- T- Signal tailgate
- X-, Y-, Z- Identifies component that may be used in more than one gate (paragraph 6.3)

1.1.4 Logic Page Identification (Figure 1-22)

Major Section

The following listed page prefixes (major sections) are used in the system diagram manuals and maintenance diagram manuals.

	Major Section	Logic
	A-	Indexes
	B	Reference and cable
	CA through CB	Console and indicators, op monitor
	CC through CF	CPU controls
	CH through CL	CPU registers and controls
	CP	Channel control
	CQ	Cycle steal, CAR, CAB, auxiliary
		storage, CE interrupt
	CR	Timers, function register, area 0,
		console interrupt
	CS	Interrupt levels
	CT through CU	I/O interface
	EA through EG	1816 Printer Keyboard and 1053
		Printer
	EJ through EL	1627 Plotter and 1443 Printer
	EN	1442-6, 7 Card Read Punch
	ES	1054 Paper Tape Reader and
		1055 Paper Tape Punch
	FA	1810-A1, A2, A3 Disk Storage
I	FC	1810-B1, B2, B3 Disk Storage
I	FS	Selector Channel
	FV through FZ	System/360 adapter
	GA through GW	Tape control unit
1	LA through LC	2790 adapter
I	MA through MM	Communications adapter
	QC	1851 Multiplexer Terminal
	QD	AI basic and ADC
	PA	DI/DAO basic
	PB	Digital and analog output basic
	PC	DAO data channel adapter
	PD	Digital input basic
	PE	DI data channel adapter
	RA	Digital input adapter



• Figure 1-23. Time Pulses, A, B, and C (CP111)

Dobie
nter adapter
terrupt adapter
age
log output terminal
tput adapter
or
e Storage Unit
age interface
k storage
2 power control
ver control
ver control
supplies
ver control

With the exception of second-order products, such as core storage and single disk storage, only one set of logics is provided for multiple features within a machine type. For example, if the 1826 and the 1801 each contain two digital input adapters, two sets of RA logics will be sent with the system — one for the 1826 and one for the 1801. Likewise, if a feature is not included in the machine type, no set of logics will be provided for that feature.

Version

The logic version number appears in the lower corner of the logic page. Logic version numbers 000–049 are reserved for basic system and basic system features. Non RPQ logic versions and associated applications are:

- 000 Basic system
- 004 Installed once with any of the following features: selector channel, communications adapter, 1800/ 2790 adapter, expanded core storage, expanded data channels
- 005 Installed with core storage expansion beyond 32k (1803 attached)
- 006 Installed with data channel expander (more than nine data channels)

The highest numbered version of logic always takes precedence according to the features installed on the system.

Note: Version numbers above 050 apply to RPQ's. Version numbers below 050 are used here to identify installed features. When RPQ's are incorporated in a system, ALD's are printed on green paper with a version number. Version priority is not related to the version number but is called out in the RPQ installation instructions.

RPQ Logic Pages

RPQ logic pages are printed on green paper. When an RPQ modifies the information on an existing logic page, the green RPQ logic page will be inserted with the existing page.

1.1.5 System Paperwork Binder

A system paperwork binder is included as part of the maintenance package provided with the 1800 system. The binder contains miscellaneous records and copies of listings pertaining to the individual system. Among these documents are:

- 1. Quality Assurance Shipping Check List
- 2. Final Test Shipping Check List (cables)
- 3. Machine History (hard card)
- 4. Machine Level Control (MLC) for core storage
- 5. Cable Order Form
- 6. Customer Assignment Form (CAF)
- 7. Summary of Order for System
- 8. Machine Location Report (MLR)
- 9. Additional CAF and MLR information for installed RPQ's
- 10. Field Engineering Systems Reference Report (FESRR)
- 11. Manufacturing Assembly Report (MAR-2)

The FESRR is a machine listing of all installed features, except RPQ features, showing board and terminal locations, IOCC addresses, and interrupt and data channel assignments. The MAR-2 forms are generated at the factory to identify all unique customer wiring. Both the FESRR and the MAR-2 must be updated by the customer engineer each time a wiring assignment is changed in the field. (See paragraph 1.2.)

1.2 MANUALLY CONTROLLED WIRING CHANGES

Manually controlled (special purpose) wiring is used in certain areas of the 1800 system to provide the flexibility required for customer assignments, options, and additive features. Manually controlled wiring relates to the unique wire connections that adapt the system to the specific needs of the customer or features. That wiring which is assignable by the customer is also referred to as "personality wiring."

Manual wiring connections, both special purpose and personality, are made with violet wire on the probe side of SLT boards or special mixer panels, using pin-to-pin wrapped terminations.

After the system is shipped, all changes and additions to manual wiring are controlled by the customer engineer.

0	1	2	3	and a statistical sectors.	4	5	6	7		8	9	10	11	1	2	13	14	15
Sign	2 ¹³	2 ¹²	2 ¹¹	A - T C PLUS PROVIDE	2 ¹⁰	2 ⁹	2 ⁸	27	100000001-14650	2 ⁶	2 ⁵	2 ⁴	2 ³		2 ²	2 ¹	2 ⁰	Over- Ioad
ا st) st Hex Character				2 nd Hex Character 3 rd Hex Character							ter		4 th Hex Character			ter	
	V	/oltage				\	/oltage				,	Voltage		ſ			Voltage	,
0	C	.0000			0		0.0000			0		0.0000			0		0.000	<u>,</u>
1	0	.6250			1		0.0391			1		0.0024			1		2	
2	1	.2500			2		0.0781			2	2 0.0049				2		0.0003	
3	1	.8750			3		0.1172			3	0.0073				3	2		
4	2	2.5000			4		0.1563			4	0.0098				4		0.0006	>
5	:	3.1250			5		0.1954			5 0.0122			ſ	5	Τ	2		
6	3	3.7500			6		0.2344			6		0.0147		ſ	6		0.0009)
7	4	.3750			7		0.2735			7		0:0171			7		2	
8		1			8		0.3125			8		0.0195			8		0.0012	2
9		1)			9		0.3516			9		0.0219			9		2	
A		1			A	A 0.3906				A		0.0244			A		0.0015	;
В		1)			В 0.4297		0.4297			В	0.0268			В		2		
с		() C 0.4688			с		0.0293			с		0.0018	3					
D		1)			D		0.5079			D		0.0317		[D		2	
E		() E			0.5469			E	E 0.0342		Ε		0.0021					
F		1)			F		0.5860			F		0.0366			F		2	

Obtain voltage value for each hex character. Sum of four voltage values equals ADC voltage reading. For low-level inputs, reading must be corrected to compensate for differential amplifier gain.

 Negative reading. Obtain two's complement (subtract hex reading from /FFFF and add 1) of ADC value and obtain equivalent positive value from chart. (2) Overload bit is on. ADC value is meaningless.

28112

Figure 1-24. ADC Register Voltage Values

It is the CE's responsibility to update the system records after each change and to edit the diagnostic program decks as necessary.

For additional information on wiring changes, see 1800 Service Aid number 29.

1.2.1 Authorization for Wiring Changes

Customer assigned wiring can be changed by the CE at the customer's request when authorized by the FE branch manager. Other types of manually controlled wiring may be changed when authorized by an MES, RPQ, or engineering change. No altering of customer assignments will result from an engineering change. If an engineering change affects a net containing customer-assigned wiring, the field instructions will specify the action required to maintain the present assignments.

MES and RPQ Orders

These orders usually specify installation or removal of additive or special features and may necessitate rework of existing manual wiring, including customer assigned wiring.

The order will include a new Machine Location Report (MLR) and instructions for accomplishing manual wiring other than customer-assigned wiring. If additional installation information is required, an 1800 MES Requirements form will be supplied. (See 1800 Service Aid number 18.)

If the rework affects customer-assigned wiring, the CE must obtain the new assignments from the customer (see "Customer Request").

Types of feature wiring controlled by MES order include:

Pulse counter 8-bit or 16-bit option

DI (voltage) high-speed option

AO optional features

IPL wiring for first 1442 (or 1054 if no 1442)

Additive features (interrupts, data channels, I/O adapters, process I/O groups, etc.)

Communications adapter code (EBCDIC or USASCII) and data set clocking

Customer Request

Changes to customer-assigned wiring can be made at the customer's request without the need for an MES order. This provision results in minimum turnaround time for the change. The customer must submit a written request to the FE branch manager, who authorizes the CE to make the change. This request must be filed with the system records.

The following manual wiring assignments are controlled by customer request:

Data channel assignment Interval timer bases Interrupt level assignment ILSW bit assignment PISW bit assignment System/360 adapter address and select-bypass Communications adapter wiring to match customer's data sets

Assignments of interrupt level, ILSW bit, and PISW bit are indicated on the Customer Assignment Form provided with the system. Interval timer bases and data channel assignments are indicated in the MLR by 9xxx "specify" codes. The 9xxx codes associated with interval timers and data channel assignments are unique because they are not under machine level control and, therefore, do not require an MES order for authorization to change.

1.2.2 Data Channel Assignment

Initial assignment of an I/O device to a data channel is designated by the 9xxx specify code which is recorded on the MLR. Each device that can operate on a data channel has fifteen unique specify codes corresponding to the fifteen data channels.

Reassignment of a device to a data channel must be authorized by MES, RPQ, or customer request with FE branch manager approval.

Wiring Procedure

- 1. Determine present wiring assignments and make a wire delete list using CU992 and CU993, if marked, or the FESRR and MAR-2 listing. Compare this list against actual system wiring.
- 2. Make a list of the new cycle-steal assignments, by device, and compare assignments with the order given on BC101. If the new assignments accompany a feature installation, verify with the customer that the 9xxx specify codes listed in the new MLR are correct.
- 3. Using CT990 and the list of new assignments as a reference, assign the adapters to a CS request line (A-Q) on CU992 by writing the adapter name above the line to which it is assigned. Use existing assignments as much as possible. Erase any existing marks and write new assignments in pencil.
- On CU992, draw in pencil the new level assignments. For example, if the 1443 is on line F and is to be assigned to level 6, draw a line from D-A1N7B05 to D-A1M4B05.
- 5. Hand mark CU993 to exactly agree with CU992. Pin numbers will vary, but the lines, mixing, and priority assignments must agree. When properly maintained, CU992 and CU993 reflect the data channel wiring of the system and can be used to develop a delete list for future changes in customer assignments.
- 6. Prepare new edit cards (or paper tape) for diagnostic monitor and diagnostic function tests as required. Refer to paragraph 1.2.7.

- 7. Perform wiring as drawn on CU992 and CU993, using violet wire (P/N 811696) only.
- 8. Run diagnostic tests with the new edit cards (or paper tape) to verify proper assignment and editing. Update disk maintenance library (DIMAL) if applicable.
- 9. Notify the customer that wiring has been completed and have the customer run test case with the new assignments.
- 10. Update FESRR and the applicable MAR-2 pages.
- 11. Use service code 31 to cover elapsed time.

1.2.3 Timer Interval Reassignment

Initial assignment of interval timer bases is designated by the 9xxx specify code which is recorded on the MLR. Reassignment of a time base can be authorized by MES or by customer request via the FE branch manager.

Wiring Procedure

- 1. Refer to system diagram BC150 and convert the 9xxx interval timer feature code to the corresponding time base, using Table E.
- 2. Develop delete list, using the MAR-2 wire list as a reference.
- 3. Develop add list by referring to Table A on BC150. The MAR-2 wire list, when updated, can serve as the add/delete list.
- 4. Prepare new edit cards (or paper tape) for diagnostic monitor and diagnostic function tests as required. Refer to paragraph 1.2.7.
- 5. Perform add/delete wiring. (Use only violet wire, P/N 811696.)
- 6. Run diagnostic tests with the new edit cards (or paper tape) to verify proper assignment and editing. Update disk maintenance library (DIMAL) if applicable.
- 7. Notify customer that wiring has been completed and have customer run test case with the new assignments.
- 8. Update FESRR and the MAR-2 page.
- 9. Use service code 31 to cover elapsed time.

1.2.4 Interrupt Assignments

Initial assignment of interrupt levels, ILSW bits, and PISW bits is indicated on the Customer Assignment Form.

After the system is shipped, all changes and additions to interrupt assignments (including those made in conjunction with a sales MES or RPQ) must be authorized by customer request approved by the FE Branch Manager.

Wiring Procedure --- System Interrupts

- 1. List the new interrupt levels and ILSW bit assignments per device.
- 2. Select the appropriate diagrams from the following table:

Device	Logic Page Reference			
Console and Timers	BC 150	CU 991		
1053/1816	EA 001	EA 991		
1054/1055	ES 001	ES 992		
1442	EN001	EN991		
1443	EJ 005	EJ 991		
1627	EJ 001	EJ 991		
1810	FA 001	FA 991		
S/360 Adapter	FV 001	FZ 991		
TCU (1802 only)	GA111	GB991		
Analog Input	QD041	QD991		
Dig & Anlg Output	PB 000	PA 991		
Digital Input	PD 000	PA 991		
Selector Channel	FS011	FS013		
Communications Adapter	MA008	MB997		
		14191 A		

1

3. Refer to the MAR-2 sheets and the wiring tables on the referenced diagrams and develop add/delete lists for the following assignments in each adapter affected:

> Interrupt level assignment ILSW bit assignment Sense ILSW decode Poll interrupt level

The MAR-2 wire lists, when updated, can serve as the add/delete list.

- 4. Prepare new edit cards (or paper tape) for diagnostic monitor and diagnostic function tests as required. Refer to paragraph 1.2.7.
- 5. Perform add/delete wiring. (Use only violet wire, P/N 811696.)
- Run diagnostic tests with the new edit cards (or paper tape) to verify proper assignment and editing. Update disk maintenance library (DIMAL) if applicable.
- 7. Notify customer that wiring has been completed and have customer run test case with the new assignments.
- 8. Update FESRR, Customer Assignment Form, and the applicable MAR-2 sheets.
- 9. Use service code 31 to cover elapsed time.

Wiring Procedure --- Process Interrupts

1. List the new interrupt levels, ILSW bit assignments, and PISW bit assignments for each board group.

Note: Three 16-bit PI (contact or voltage) groups may be installed in the adapter. Process interrupts in each PI group are divided into four "board groups" of four bits. These board groups are numbered 1A, 1B, 1C, 1D, 2A... through 3D. Each board group can be assigned to a unique interrupt level; however, the selected level must be within the range specified for the adapter — either 0 through 11 or 12 through 23.

- 2. Refer to Note 1 on system diagram RC841 and determine the appropriate cable plugging for the desired interrupt range of the adapter.
- 3. Refer to the MAR-2 sheets and the wiring tables on the system diagrams given in the following list. Develop add/delete lists for the wiring assignments in each board group. Observe all notes on these pages. The MAR-2 wire lists, when updated, can serve as the add/delete lists.

Board Group	Logic Page Reference						
Interrupt Level Sense ILSW/PISW ILSW Bits	RC001 RC002 RC004	RC991* RC971* RC981*					
* On current production, MAR-2 sheets are located in the System Paperwork Binder.							

4. Prepare new edit cards (or paper tape) for diagnostic function tests as required. Refer to paragraph 1.2.7.

14192A

- 5. Perform add/delete wiring. (Use only violet wire, P/N 811696.)
- Run diagnostic tests with the new edit cards (or paper tape) to verify proper assignment and editing.
 Update disk maintenance library (DIMAL) if applicable.
- 7. Notify customer that wiring has been completed and have customer run test case with the new assignments.
- 8. Update FESRR, Customer Assignment Form and MAR-2 sheets.
- 9. Use service code 31 to cover elapsed time.

1.2.5 System/360 Adapter Address Reassignment

The System/360 channel address of the System/360 adapter can be reassigned at the customer's request or as the result of an MES or RPQ order. Select-bypass jumpering for the adapter can also be reassigned by MES, RPQ, or customer request.

Wiring Procedure

1. Refer to the following system diagrams and determine the necessary jumper changes by comparing new assignments with present jumpering of the addressselect/generate card and the select-bypass card.

System/360 Adapter	Logic Page Reference					
Address Select & Generate Select In/Out Bypass	FV005 FY101 FV005 FV251					
		14193				

- 2. Change placement of program caps on the cards to conform to new assignments.
- 3. Prepare new edit cards for System/360 diagnostics as required.
- 4. Run diagnostic tests (System/360) with the new edit cards to verify proper assignment and editing.
- 5. Notify customer that wiring has been completed and have customer run test case with the new assignments.
- 6. Indicate new assignments on the affected system diagrams.
- 7. Use service code 31 to cover elapsed time.

14194A

1.2.6 Communications Adapter and Line Adapter

Wiring assignments on the communications adapter (CA) and line adapter (LA) boards are determined by the data sets to

be used, the line type, and the desires of the customer. Reassignment of manual wiring can be authorized by MES or by customer request via the FE branch manager.

The CA and LA require personality wiring in addition to the usual data channel and interrupt assignments. See MA20151 for the purposes of all wired logic lines.

Wiring Procedure

- Refer to system diagrams MA008, MK008, MB997, MB998, and MB999. Using the wiring tables on these diagrams, together with the MAR-2 list, develop add/ delete list. The MAR-2 list, when updated, can serve as the add/delete list.
- 2. Prepare new edit cards (or paper tape) for diagnostic monitor and diagnostic function tests as required. Refer to paragraph 1.2.7.
- 3. Perform add/delete wiring. (Use only violet wire, P/N 811696.)

- 4. Run diagnostic tests with the new edit cards (or paper tape) to verify proper assignment and editing. Update disk maintenance library (DIMAL) if applicable.
- 5. Notify customer that wiring has been completed and have customer run test case with the new assignments.
- 6. Update FESRR and the MAR-2 sheet.
- 7. Use service code 31 to cover elapsed time.

1.2.7 Editing Diagnostic Programs

The editing procedure for each diagnostic program is outlined in the maintenance diagnostic programs manual. The first page of volume 1 of the maintenance diagnostic programs lists the volume in which the description for a program is located. Paragraph 6.1 of each description details the edit procedure.

The above table lists diagnostics and indicates which feature wiring will affect them.

Section 2. Diagnostic Techniques

1.3 ON-LINE SERVICING LIMITATIONS

Several maintenance features of the 1800 system are designed specifically to permit diagnosis and servicing while the customer program is operating from main storage. However, the customer must be notified prior to performing any on-line maintenance that might affect the process control operation, either directly (via an output device) or indirectly (via the operating program).

Limitations and precautions that should be observed during the on-line maintenance activity are defined in the following paragraphs.

Note: Operating limitations for the MPX On-Line Diagnostics are described in 1800 Service Aid 138 and in the 1800 Multiprogramming Executive Operating System Programmers Guide, Order No. GC26-3720.

1.3.1 Use of Auxiliary Storage

If the auxiliary storage program is destroyed, it is possible for the system to become locked in auxiliary storage. Therefore, the customer should be notified when the CE intends to use auxiliary storage, so that restart procedures can be planned in advance.

The customer option to place two devices on the same data channel imposes limitations on shared-time servicing. When one of these devices is to be serviced on-line from auxiliary storage, it will be necessary to take both devices from the customer and place the second device in a "not ready" condition by some manual means, such as removing power to the device.

If the 1442 shares a data channel with another device, both devices will have to be taken if it is necessary to load an auxiliary program. See 2.6 for a more detailed explanation of auxiliary storage.

Care should be taken to ensure that any device to be serviced on line from auxiliary storage will not be needed by the operating system, causing the customer's program to hang up. The procedures that must be followed to allow the TSX operating system to select alternate devices are explained in "IBM 1800 TSX System Maintenance" of *IBM 1800 Time-Sharing Executive Operating Procedures*, Order No. GC26-3754.

1.3.2 Power Removal and Component Plugging

Power cannot be turned on or off at any 1800 system unit without the possibility of system interference.

On-line servicing that requires removal of power from any system unit, or removal and replacement of cables or pluggable components within these units, is not recommended if the customer has no reset-and-restart procedure. Even with the P--C stopped and placed in SI, SSC, load, or display mode (to prevent cycle stealing), there is still a possibility of upsetting the status of latches and flip-flops with transients created by interrupting electrical circuits.

To safely remove power from any 1800 system unit,

- | without System/360 adapter (See 1.3.4), proceed as follows:
- 1. Power down the system.
- 2. Observe proper channel termination. (See 1.3.3)
- 3. Remove cables or power from system unit to be taken off line.
- 4. Restore power to system.

To return a system unit to on-line operation, follow the same procedure except that the unit is added rather than removed. Removal of power places the unit in a "not ready" condition at the adapter interface.

CAUTION

Because of the danger of shorting between adjacent cards, it is not advisable to remove or replace SLT cards with power on. To prevent damage to components, the following types of cards must never be removed with power on:

> Drivers and amplifiers Core storage cards Power supply cards Multiplexer cards

1.3.3 Channel Termination

If an 1826, 1856–1, or 1810 containing channel terminator cards is taken off line, the terminator cards must be removed from the unit and installed in the outbound cable sockets of the preceding unit before starting the P–C program. Figure 1–25 lists the channel cables and the logic pages that indicate where cables and terminators can be positioned in each unit. If System/360 adapter is installed in the 1826 being taken off-line, see next paragraph.

1.3.4 System/360 Adapter

The 1800 system may be powered up or down while the System/360 is running if the proper procedure is followed. To power up:

- 1. Place the on system/off system/bypass-gated (bypass) switch, which is located on the A-gate of the 1826 housing the System/360 channel adapter boards, to the bypass-gated position.
- 2. Power up the system and the 1826. Verify that the off-system lamp, which is adjacent to the bypass switch, is on.
- 3. Move the switch to the on-system position. When the off-system lamp turns off, the channel adapter is on line.

To power down:

- 1. Place the bypass switch in the off-system position and wait for the off-system lamp to turn on.
- 2. With the off-system lamp on, place the bypass switch in the bypass-gated position and power down.

If frequent powering up and down is anticipated while servicing the 1800 system, or if the 1826 containing the System/360 adapter is to be taken off line, the 1800 system should be disconnected from the System/360 channel as follows: 1. Stop System/360.

2.

- a. If the System/360 adapter (in the 1826) terminates the System/360 channel, remove the terminators at the outbound serpent connectors on the 1826 signal tailgate and place them in the outbound cable positions of the preceding System/ 360 device.
 - b. If the System/360 adapter does not terminate the System/360 channel, remove the inbound and outbound cables at the serpent connectors on the 1826 signal tailgate and butt together.
- 3. Restart System/360.

Note that this procedure is not necessary if the System/ 360 is the one being powered up/down.

1.4 MARGINAL CHECKING

Marginal checking of 1800 system circuits is not recommended as a routine PM procedure but may be an effective method of isolating certain types of intermittent failures.

Channel	Data	Cable	No. of Lines	Routing
		1A	20	CT990
	Out Bus & Control	2A	20	CT990
		3A	20	CT990
}		1B	20	CT990
1/0	In Bus & Control	2B	20	CT990
		3B	20	CT990
		1C	20	CT990
		2C	20	CT990
	Cyc Steal & Control	3C	20	CT990
		3D	20	CT990
		DO-1	12	TL091
D 40	Address & Control	AO-1	12	TA091
DAU		DO-2	16	TL092
	Data Dits	AO-2	16	TA092
	Address & Control	U	10	PD091
DI/PC	Data Bits	V	16	PD095
	Out Bus Bits	W	20	RC091
	Proc Intr Bits	х	20	R C 092
PI	Intr Level 0–11	Y	12	RC093
	Intr Level 12-23	Z	12	RC094
5/0/0	Tags & Controls	Tag	14	
5/360	Bus In & Bus Out	Bus	18	
See FESR	R for adapter locations			

14202B

• Figure 1-25. Channel Cables

It must be realized that the intermittent circuit may be failing because it is sensitive to some parameter other than voltage (e.g., frequency, temperature, humidity). In this case, application of marginal voltage may cause failure of circuits other than the intermittent circuit being sought.

Marginal Check Procedure

Marginal checking of the 1800 system may be accomplished by varying the +3, -3, and +6 voltages ± 4 percent in any combination while running the program which is causing failures. The following combinations have been found most effective for trouble analysis.

	Nominal Voltage	Marginal Voltage
Case 1	+3.00 +6.00 -3.00	+3.12 +6.24 -3.12
Case 2	+3.00 +6.00 -3.00	+3.12 +6.24 -2.88
Case 3	+3 .00 +6 .00 -3 .00	+2 .88 +5 .76 -3 .12
Case 4	+3 .00 +6 .00 -3 .00	+2 .88 +5 .76 -2 .88
Case 5	+3.00 +6.00 -3.00	+3.12 +5.76 -3.00
Case 6	+3.00 +6.00 -3.00	+2.88 +6.24 -3.00
		16266 5

The charts in Figures 5-3 through 5-8 can be used to determine which power supplies provide voltages to the circuit being checked.

Adjust each voltage slowly to the marginal value by turning the adjustment screw (R1) on the applicable power supply. Measure voltage with a Weston 901 meter (0.5%accuracy) or equivalent. Voltage measurement points are listed on the following logic pages:

1801/1802	YA010
1826	YB140
1810	ZB101

The 1856 power pac voltages are measured at test jacks on the front of the unit.

On completion of testing, adjust each voltage as close as possible to the nominal value.

1.5 SLT MAINTENANCE

Maintenance procedures for standard SLT components are found in the Field Engineering Theory of Operation, *IBM Solid Logic Technology Packaging, Tools, Wire Change Procedure. (See FE Bibliography -- 1800 System*, Order No. SY26-0560.)

Voltage levels and delays for many released SLT circuits are listed in the Field Unit System Engineering Document (FUSED) in volume 0 of the 1801/1802 system diagrams.

1.5.1 SLT Contact Wear

Avoid unnecessary removal and replacement of pluggable SLT components. The gold contact surfaces of SLT cards, cable cards, and board pins are rated for 50 insertions. Voltage crossover assemblies and other back-panel connector blocks are rated for five insertions. Serpent connector contacts are rated for 500 insertions.

1.5.2 Wire Color Codes

SLT panel wiring in the 1800 system conforms to the standard SLT color code designations: yellow identifies wiring that is controlled by computer-generated rework instructions, blue/white identifies uncontrolled wiring, blue identifies temporary wiring installed by REA (Request for Engineering Action), and black and yellow twisted pair is used for temporary cable repairs.

In addition, two special colors are used in the 1800 system for the following types of discrete wiring: violet is used for manually controlled wiring (customer-assignable, manual listing or Feature II addition) that cannot be handled by computer-generated rework instructions, and red is used for all RPQ discrete wire adds. Repairs to nets that contain violet or red wire must always have that portion of the net restored completely, using the same color of special wire that existed before the repair. The part numbers for the special colors of No. 30 AWG solid copper wire are: violet, 811696; and red, 811693.

1.5.3 Machine Cable Installation

Cable reference drawings are included in the 1800 shipping group for use during system installation and when making cable repairs or engineering changes. Of particular importance are the diagrams that explain the coordinate system used for routing flat cables:

Frame	Reference Drawing
1801/1802	2195900 (sheets 6 and 9)
1828	2195901 (sheet 2)
1826	2195902 (sheet 2)
1810	2195903 (sheet 3)

Two types of 20-signal flat cables are used in the 1800 system: single-layer white (60 wires), and bonded yellow

(20 wires). The white cables may be precreased at each fold and marked with a transverse line at each clamp position. Bonded cables are unmarked and are not precreased.

Cables that are marked at the fold position should be folded so that the mark is inside the fold.

Note: The 33 AWG solid copper conductors in white flat cable can be broken by repeated folding and unfolding of the cable. Yellow bonded cables contain 22 AWG stranded wire that is not as susceptible to breakage.

The installation instructions shipped with field bills of material direct the routing of flat cables as per the following example: C-B1A6 via B1S2, B2B2, A2B2, A1V2, C1C7 (loop 10 inches), P1R7, P1F7, S1F7, S1A7, S4A3, S4B6 to power tailgate connector. In this example, C-B1A6 identifies the "from" location as gate C, board B1, connector A6. The "via" locations specify the locations of folds or clamps. The routing of this particular cable is illustrated in Figure 1-26.

The SLT Flat Cable List which is shipped with white flat cables designated fold and clamp positions at each "via" location by channel (CH) and node (ND). Thus, the "via" location B1S2 would be shown as channel B1, node S2. Each "via" location on the cable list also specifies the length of cable, in hundredths of an inch, from the last "via" location to the present one, and specifies the fold type (FT). Fold types are shown in Figure 1–27.

The cable list P/N appearing on the "from" label of each flat cable identifies the cable group to which the cable belongs. The sequence number on the "from" and "to" labels identifies the installation sequence of each cable in the group.

Cable retainers, X-type and straight-type, are supplied in the basic machine shipping group and should be used when installing additional cable groups.

There are occasions when random length white cables are sent to the field. The cable list information must be used to install these cables. Random length cables may be longer than necessary, but will never be shorter. Random length cables are identified by a marking near the cable label, indicating the excess length. For example, a marking of +4 indicates an excess length of 4 inches. The excess length must be taken up at loop positions or by folding back in the channel. Random length cables do not have fold or clamp marks but may be precreased. The precreasing on these cables is to be ignored.

If the "to" end of a cable must be twisted 180° for proper alignment of the connector, this can be accomplished by changing the fold at the last node from type A/B to type D/E or vice-versa. If a cable must be repositioned at the exit point of the channel this can be accomplished at the last fold as shown in Figure 1–28.

1.6 CRITICAL CIRCUITS AND LEVELS

1.6.1 Sample Pulse Drivers (SPD's)

Proper operation of circuits using gated SPD's as inputs requires that the SPD's have proper turn-on transition time and proper voltage shift. The typical transition time for the +3V to 0V shift is 10 to 20 nanoseconds. If the transition time is greater than 30 nanoseconds, intermittent failures may result. The magnitude of the voltage shift is also critical and should be in the range of 2.8 to 3.3 volts when the particular SPD is used as a gated input. A lesser amount of shift can cause failures to set or reset a multiinput trigger (flip-flop) or to fire an SPD. Greater shift magnitudes can erroneously set or reset a gated trigger when the gate it not conditioned or erroneously fire a gated SPD when the gate is not conditioned.

Because of differences in ac input impedances, a pulse with a fast transition and proper shift is required to fire a gated input SPD, while a slower pulse with less shift will set a multi-input trigger. Therefore, the most common failures are erroneous setting of multi-input triggers and failure to fire gated SPD's.

When scoping SPD's, to check for transition time and shift magnitude, it is essential to use a probe with the shield grounded at the tip.

Defective SPD's can sometimes be detected by marginal checking. (See 1.4 cases 5 and 6.) Figure 1-29 shows SPD waveforms.

1.6.2 Singleshots (SS)

Singleshots of the 1800 system may be positively triggered by jumpering the '-DC reset' signal to the turn-on of the singleshot. Each operation of the 1801/1802 console reset switch produces one pulse to trigger the singleshot. The 1800 remote switch box may also be used, and each operation of the IMMED STOP switch produces a pulse to trigger the singleshot.

This method reduces the problem of multiple triggering which occurs when grounding singleshot inputs to trigger them.

CAUTION

Exercise normal SLT circuit caution to assure that the '-DC reset' line is not tied to the output of an emitter follower.

1.6.3 Phase A/B

The phase A/B adjustment is extremely important for proper CPU operation. Maladjusted phase A/B circuits can cause intermittent errors. Phase A/B problems usually appear first as unstable interval timer bases and failures in arithmetic circuits.

See 4.3.2 for phase A/B adjustment procedure.









L Final cable length designation used in FT column on SLT Flat Cable List

Note: All lengths are measured on centerline of flat cable

14200

Figure 1-27. Cable Fold Types



Figure 1-28. Methods of Repositioning Cable at "To" End

1.7 CORE STORAGE

1.7.1 Collection of Error Data

Request that the customer obtain all available data if parity errors occur. Record the B-reg, M-reg (SAR), I-reg, and, if the cycle-steal-service lamp is on, the channel address registers. It is also helpful to record the cycle (I, IA, E1, etc.) as well as the instruction and program. This information helps to reproduce the failure and aids in determining if a logic or instruction failure is associated with the problem.

Note: An 1800 Console Check Sheet is available to aid the customer in reporting intermittent failures. (See *FE Bibliography* – 1800 System, Order No. SY26-0560.)

The following information will help prevent recording false and misleading data.

Locating Storage Positions With Parity Errors

The B-reg data is written into storage, even if a parity check occurs. This fact permits searching through storage to find any positions that have even parity.

To search for storage locations with parity errors:

- 1. Place mode switch in display position.
- 2. Turn check stop switch on.
- 3. Place write storage protect bits switch in no (off) position.
- 4. Place the display address register switch in the SAR position.
- 5. Display storage (clear storage in display mode).

If a parity check stop occurs, the address register contains the location of the error. The B-reg contains the data in error. (The presence or absence of a storage protect bit and parity bit can be determined by their associated indicators.

Effect of Cycle-Stealing on SAR Display Lamps

If a device initiates a cycle-steal operation after a check stop, the cycle-steal cycle will not occur, but the channel address register bits will be gated onto the storage address in bus and will be indicated in the SAR display lamps. If the SAR display is recorded under these conditions as the M-reg address that caused the check stop, erroneous results will be obtained.

As an example, many programs run with the interval timers as a source of program control. The timers function automatically when the program is at a "wait" or in run mode. They cannot function after a check stop, but the cycle steal used to update the interval timer can be attempted after the check stop. This attempt will prevent the true M-reg value from being indicated in the SAR display lamps.

If a parity error occurs and the cycle-steal-service lamp is on, search for the address that failed in display mode as



B

This is the load end of an SPD that is driven from one board to another. A pulse with a 4V shift such as this is acceptable only when driving a circuit with a grounded gate (see l .6).

Horiz: 50 ns/div (0.5 µs with x10 Mag)

Vert: 1V/div (grounded probe shield)

Signal: B-A2M3B05 (CH111)

Sync: T0

Figure 1-29. SPD Waveforms

0٧

explained in "Locating Storage Positions with Parity Errors" (1.7.1). Failure to do so may result in working on the wrong storage module.

1.7.2 Main Storage Addressing and Selection

To detect a possible address failure pattern, the address must be analyzed in core storage address format.





This SPD pulse is shown on an expanded oscilloscope time base to show the turn-on transition time of 20 nanoseconds.

28086

Bit Function in Address Word

Bit 0: Bit 0 selects upper (on) or lower (off) 32k of storage if expanded core feature is installed.

Bits 0, 1, and 2: Bits 0, 1, and 2 select the basic storage module (BSM), which is an 8k increment of storage (one SLT board with cards, and array). This selection (Figure 1-30) is implemented by wired-logic jumpers (violet wires) on each core storage board.

Bits 3 through 8: Bit 3 selects the lower or upper 4k of the selected BSM. This bit is used for selecting the appropriate strobe pulse and sense amp and is part of the high-X decode. Bits 3 through 5 select high-X lines and bits 6 thru 8 select low-X lines. This results in a decode of one of 64 X lines.

				Γ			Hand	Wired Log	ic
Storage Capac-	Portion of Storage	Bit	Bit	Bit	BSM Loca- tion	R :+	From	2µs SA111	4µs SD331
<u> </u>	Storage	<u> </u>	<u> </u>	-		1	*	*	*
4k	ALL	*	*	*	B-A3	2	*	*	*
						1	*	*	*
8k	ALL	*	*	*	B-A3	2	*	*	*
	1.04					1	*	*	*
	8k	*	*	off	B-A3	2	M1E09	N2G09	N2D02
16k	2nd				<u>`</u>	1	*	*	*
	8k	*	*	on	B-B3	2	M1E11	N2G09	N2D02
	lst					1	N1A09	N2G10	N2D06
	8k	*	off	ott	B-A3	2	M1E09	N2G09	N2D02
24	2nd	*				1	N1A09	N2G10	N2D06
24K	8k	î	off	on	8-83	2	MIEII	N2G09	N2D02
	3rd	*		*		1	N1A11	N2G10	N2D06
	8k	^	on		А-ВЗ	2	*	*	*
	lst	*	- "	- "	D 42	1	N1A09	N2G10	N2D06
	8k		011	011	B-A3	2	M1E09	N2G09	N2D02
	2nd * 8k	*		on	B-B3	1	N1A09	N2G10	N2D06
326						2	MIEII	N2G09	N2D02
UZK	3rd	*		off	4-B3	1	N1A11	N2G10	N2D06
	8k	_		<u> </u>	A-00	2	M1E09	N2G09	N2D02
	4th	*	on	lon	4-43	1	NIAII	N2G10	N2D06
	8k		-			2	MIEII	N2G09	N2D02
	1st	off	off	$\begin{array}{c} f & off & \frac{1801/2}{A-B3} \\ f & on & \frac{1801/2}{A-A3} \\ h & off & \frac{1801/2}{B-B3} \end{array}$	1801/2	1	N1A09	N2G10	
	8k				2	M1E09	N2G09		
	2nd	off	off		1801/2	1	N1A09	N2G10	
	8k				A-A3	2	MIETI	N2G09	
	3ra 8k	off	ff on		B-B3	1	NIAII	N2G10	
	411-		on		1002	2	M1E09	N2G09	
	4m 8k	off		on	1803 B-Á3		NIAII	N2G10	ple
65k	5th		<u> </u>		1902	2	MIETT	N2G09	aila
	8k	on	off	off	B-B2	1	N1A09	NZGTU	Š
	, 6th		n off	on	1902	2	MIEU9	N2G09	Por Z
	8k c	on			B-A2	2	NIA09	N2GTU	
	7th 8k o	on	on	off	1803 B-B1	2	NILLI	N2G09	4
						2	MIEOO	N2G 09	
	8th 8k	on	on	on	1803 B-A1	2	NIEU9	N2G07	
						2	MIETI	N2G09	
		L	l	L	L	4	//// []]	112.007	l

* Not Wired

Note:

On Expanded Core Systems, the bit 1 and 2 wiring is as for two groups of 32k (lower 32k and upper 32k). Within the logic, bit 0 is used to select the lower or upper 32k groups. For systems with less than 65k (or if it is desired to wire for less than 65k in an emergency), the lower 32k is wired as shown. The upper 32k group is wired as a portion of a 32k group. Example: For a 49k system, wire BSM 1-4 as shown. Wire BSM 5 and 6 as 16k is wired on the basic 32k system.

28079A

• Figure 1-30. BSM Selection

Bits 9 thru 15: Bits 9 thru 11 select high-Y lines and bits 12 thru 15 select low-Y lines. This selection results in a decode of one of 128 Y lines.

Determining Address Failure Patterns

A single X or Y line is selected by the high-X or high-Y address at one end of the matrix, and by the low-X or low-Y address at the other end of the matrix. If both high X and low X are common to all or most failing addresses, an X line failure pattern is indicated. If only the high-X or low-X portion is common to the failing addresses a high-X or low-X address failure pattern is indicated. The same holds true for Y lines and addresses.

Wraparound Characteristics of Core Storage

The core storage address register (M-register) begins at /0000 and ends at /FFFF. Core storage addresses begin at /0000 but end at the highest addressable word (asterisked word in Figure 1-31). If an address is used that exceeds the size of available storage, the bits not needed to address the highest storage position are ignored. Thus, in a 16k system, address /FFFF or /3FFF selects the highest storage position. If either of these addresses is incremented, the lowest storage position is selected. This continuation in storage addressing is known as wraparound. Wraparound in storage addressing is illustrated in Figure 1-31.

In 24k systems, wraparound is different from that previously described. This difference is caused by bit 2 being ignored when selecting the third 8k module and decoded when selecting the first and second 8k modules. See figures 1-30 and 1-31.

In 40k systems, bits 1 and 2 of upper 32k are not wired (ignored) when bit 0 selects the upper 32k of core storage. In this wraparound each word in the fifth 8k module is addressed four times as the address register goes from /0000 to /FFFF.

In 49k systems, bit 1 of the upper 32k is not wired (ignored) when bit 0 selects the upper 32k section of core storage. Each word in the fifth and sixth 8k modules is addressed twice as the address register goes from /0000 to /FFFF.

In 57k systems, bit 2 is not wired (ignored) when bits 0 and 1 address the upper 16k of the upper 32k words. Thus, the seventh 8k module words are addressed twice as the address register goes from /0000 to /FFFF.

1.7.3 Core Storage Display Procedure

The following procedure may be used to display core storage data between the execution of single instructions:



- ** Address-Register-Bit-0 indicator is not included on 32k or smaller systems
- Figure 1-31. Main Storage Wraparound

- 1. With the P–C in a stopped condition, position the mode switch to SI (single instruction).
- 2. Start switch depressions may now be used for singleinstruction operations to get the program to the desired point for data display.
- 3. Record the address appearing in the I-register. The I-register is used to address the data to be displayed, and this recorded address will be needed to return the P-C to the next instruction upon completion of the display procedure.
- 4. Using the data-entry switches, set up the address of the core storage word to be displayed.
- 5. Position the mode switch to LOAD; press LOAD I.
- 6. Set WSPB switch to NO.
- 7. Position mode switch to DISPLAY.
- 8. Press START. The selected word is now displayed in the B-register indicator lamps. Successive start-key depressions will display succeeding core locations.
- 9. To display other areas of core storage, repeat steps 4 through 8.
- 10. To continue the program:
 - a. Set data-entry switches to the address recorded in step 3.
 - b. Position mode switch to LOAD; press LOAD I.
 - c. Position mode switch to RUN; press START.

Core storage data cannot be displayed between single .machine cycles of an instruction without losing the integrity of the P-C program.

1.7.4 Scoping Techniques

Clear Storage Approach

Clearing storage in run mode permits scoping while intermittent or solid failures exist. The data is transferred from the data entry switches to the B-reg at T3 time. Therefore, the correct data is known and can be traced all the way into core storage on the write cycle and all the way out to the B-reg on the read cycle. If an error occurs, the original data is restored at T3 time. In other modes of operation, after the error occurs, the erroneous data is regenerated, allowing the failure to occur only once. The clear-storage operation breaks this feedback loop, allowing the failure to recur.

Single Address Operation

12468

Cycling the machine on a single address is an effective technique for scoping core storage. This technique can be used in conjunction with a clear-storage operation. In single address operation, the increment to the I-reg must be blocked by grounding the 'incr I Reg' SPD line at B-A2K6B03, thus forcing the machine to cycle at one address. Insert the ground jumper only when the machine is stopped.

Distinguishing Between Correct and Incorrect Waveforms

Make scoping comparisons between a failing storage module and a non-failing storage module to determine correct or incorrect conditions. See "Core Storage Waveforms" (1.7.8) for typical storage waveforms.

1.7.5 Swapping BSM Address Assignments

Because all BSM's are connected to the same storage interface, the address assignments of two BSM's can be swapped by changing the hand-wired logic on the storage boards.

Without 1803 Adapter

Each BSM (except 4k and 8k systems) has handwired logic (violet wire) to decode address bits 1 and/or 2 (Figure 1–30). By changing these decode wires to different pins on the storage board, the address assignments of two BSM's can be exchanged.

For example, on a 16k system it is only necessary to change one wire on each 8k BSM to swap the low- and highorder 8k portions of storage. The two wires are shown in Figure 1–30 as the bit 2 decode. On a 32k system, to swap the low- and high-order 8k portions of storage, two wires must be changed on each BSM (bits 1 and 2 decode).

Note: Physically exchanging the locations of any two BSM's will not change their positions in storage addressing. They will continue to represent the same addresses of main storage until their decode wires are changed.

With 1803 Adapter

The address assignment of a BSM in the upper (32-65k). BSM group cannot be swapped with one in the lower (0-32k) group because the physical position of BSM's in the system determines selection by bit zero position of the address. Bit 0 = 1 ('storage select 32-65' line, WZ20101) is sent from the P-C to the four BSM locations in the 1803 assigned to the upper 32k group (BSM V - VIII, Figure 6-16).

The single BSM of the lower 32k group assigned to a location in the 1803 (BSM IV) is selected by 'storage select SPD 24-32k' when bit 0 = 0. 'Storage select SPD 0-24k' selects the three remaining BSM's of the lower 32k group assigned to the 1801/2 when bit 0 = 0.

The upper 32k group can be operated as the lower 32k group or vice versa if the technique given on WZ331 is followed. Note, however, that the group that has not been reassigned cannot be addressed during this procedure.

BSM address assignments can be swapped within their own group except that no BSM in the 1803 may be assigned as BSM I. Because of line delays, the interval timers at location /0004, 5, and 6 (BSM I) operate incorrectly if located in the 1803.

1.7.6 Array Swapping (Physical)

Prior to September 1966 arrays were welded by a resistance welding technique. Since this date arrays have been welded by a method known as tungsten inert gas (TIG) welding. The TIG welded array can be identified by a brass-like ball at the weld.



The TIG welded arrays have slightly longer pins than the resistance welded arrays. The TIG welded array cannot be installed in a BSM that was previously fitted with a resistance welded array unless a check is made to ensure that the card guides above the array have had their lower edges cut off. The TIG welded array requires this extra clearance. Otherwise, 8k arrays are fully interchangeable. Array swapping is an effective troubleshooting technique but it must be done with care; $4 \mu s$ and $2 \mu s$ arrays are not interchangeable. See array removal procedure in section 4.4.4.

1.7.7 Trouble Diagnosis

When attempting to analyze core storage problems, determine if a failure pattern exists. To determine a failure pattern, console data must be accurately recorded for all failures.

Out-of-tolerance voltages and timings can give a misleading failure pattern. For example, a late strobe timing condition can cause one bit to fail. The earliest peaking core (core causing earliest sense line waveform peak) will fail first if strobe timing is late. The failure pattern for this condition would indicate a component that is common to only the failing bit, but the actual correction would be an adjustment of strobe time.

The Core Storage Diagnostic Guide (Figure 1-32) associates various failure patterns with possible failure causes. Review this entire section (1.7.7) before beginning trouble diagnosis.

1. Problems Common to All BSM's

A failure pattern including more than one BSM generally indicates a failure in the interface to the storage units rather than in the actual storage unit itself. The interface to core storage includes the B-reg, M-reg, CAB reg, channel



28092

Figure 1-32. Core Storage Diagnostic Guide

address registers, cables, connectors, and general control signals.

Check address bits for proper timing and level. To check timing, clear storage to /6000. At storage location /0000 and /0001 enter /6400 and /7FFF respectively. Place mode switch in run, reset and push start. This permits scoping of the address bits (cannot be done in clear-storage mode). These bits have critical timing requirements. Bits 1 and 2 have earlier timings than the other bits and must be present (at decision level) before the 1.8V level of 'storage select' $(2 \ \mu s)$ or 'read cycle' $(4 \ \mu s)$ time. The other bits must be stable 25 nanoseconds after the 1.8V level of 'storage select' $(2 \ \mu s)$ or 'read cycle' $(4 \ \mu s)$.

Check basic core storage voltages (SA022 or SD013).

2. X or Y Line Failure Pattern

Check the driver and gate cards by substituting a new card or interchanging cards of the same type. To check for an open line or defective line weld, check continuity of the line through the array (line path example is given on SA012 or SD012).

The following are typical resistances for X or Y lines. The measurements are made from one end of the line to the other end of the line with no diodes in the circuit.

	8k	4k
Y-drive line:	5 ohms	2.5 ohms
X-drive line:	8.5 ohms	8.5 ohms

High resistance in the drive line can cause dropping of bits. The high resistance can be caused by poor line welds, high-resistance bottom board pins, poor connection in the connector block, or by a defective diode.

The most difficult drive line problem to diagnose is the defective diode, which can cause several different failure symptoms. There are two diodes associated with each drive line, one for read and one for write. Either can cause a problem but the read diode is more critical. A change in the diode response time will change the timing of the sense-line wave form. The read diode is more critical to response time because the sense line waveform must be timed properly to the strobe pulse.

A diode having improper resistance can usually be detected by a static resistance check. Compare the suspected diode with the readings of other diodes in the BSM. However, a diode with poor response time will usually measure good with a static check and will usually operate properly in a sequential addressing mode, such as display mode. However, it may fail to conduct properly in certain program loops. It may be possible to detect a faulty read diode by moving the strobe later by approximately 20 nanoseconds. If this adjustment improves operation, it is possible that a diode with poor response time has caused the core output to be later and more compatible with the later strobe. A write diode failure will not be affected by strobe timing.

A high-resistance or poor-response-time diode will have an X- or Y-drive line failure pattern. A shorted diode will have a failure pattern including most drive lines (Figures 1-36 and 1-45). If a problem can be related to a suspected diode, replace the diode. For diode replacement information, see 4.4.6.

Check for leakage between the X or Y line and a sense line as explained in item 8.

Scope the failing storage module using the techniques explained in 1.7.4.

3. High-X or Low-X, High-Y or Low-Y Failure Pattern

Possible causes are driver or gate cards, defective connector block, defective diode (see item 2), current balance (2 μ s storage units), or bottom board leakage (see item 8).

Try replacing suspected card or connector. Scope failing addresses.

4. 4k Increment Failure Pattern

This could be associated with address bit 3 or the 'less than 4k' or 'greater than 4k' strobe. Check the strobe pulse and strobe timing.

If failure is bit-oriented it could be caused by a defective sense amp, inhibit driver, or sense line. There is one inhibit driver for each of the 18 bit positions in each 4k of storage. If an inhibit driver never conducts, that bit position enters 4k of storage continuously. If it always conducts, the bit can never be entered into that 4k. Any other 4k segment of core functions correctly. If there is a bit failure through 4k of core, replace the inhibit driver and sense amplifier cards for that bit position. If the trouble is not a card, but sense/inhibit failure is suspected, check the continuity of the sense/inhibit line. See item 8 for discussion of single bit failures and sense line resistance measurements.

5. Single-Address Failures

This kind of failure is often the result of a weak or earlypeaking core whose output is made more marginal by low VRef (determines drive current level) or poor current balance (2 μ s storage units). Other causes can be a late strobe, high Vsa - Ve (determines sense-amp threshold for 1 bit, adjustable only in 4 μ s storage), or a large deviation from a nominal (60°F - 90°F) room environment.

As temperature increases, cores peak earlier and higher, but ideally the strobe does not change its timing. The strobed signal is therefore lower at increased temperatures because the strobe occurs later in the signal. As temperature decreases, more current drive is required to obtain the same output. Occasionally, some cores give a very low output at low temperatures. The peak also occurs later at lower temperatures. In the 4 μ s storage, low-output cores can cause a bit-dropping problem that is severe enough to warrant replacement of the storage unit. A possible temporary fix is to increase Vref, or drop Vsa (adjustable only in the 4 μ s storage) to its lower limit.

To isolate the failure, BSM's and arrays may be swapped as explained in 1.7.5 and 1.7.6.

6. One Address Bit Always On or Off in Failing Addresses

Check the level and timing of the bit in question. See procedure for scoping address bits in item 1.

7. All Addresses or Most Addresses Fail

This condition generally indicates something basically wrong in the addressing (current drive) or sense system.

The best way to begin analysis is to scope the sense lines. This scoping indicates whether a current drive or sensing failure exists. Check all basic adjustments and timings. (See 4.4.3.) Review core storage waveforms as shown in Figures 1-32 through 1-44.

If all failing addresses are picking or dropping a common bit, see item 8.

8. Single Bit Failures

If the failure is relatively solid, determine and replace the sense amp (<4k or>4k) associated with the failing bit.



This is the output of the 1 μ s delay line which provides base timing control pulses for the 2 μ s storage. All delay line outputs should ressemble this. Note 60 ns or greater pulse width at 1V level and down level of 0.3V or lower.

On intermittent problems sense amps can be swapped, but unless the trouble actually moves with the sense amp the results are inconclusive. Sense amps have an area of undefined output between the region of a guaranteed 1 and a guaranteed 0. Therefore, it is advisable to check basic adjustments on intermittent problems. (See 4.4.3.)

Check for continuity of the sense/inhibit winding. The sense/inhibit loop should measure approximately 8 ohms. Each side of the loop (through 2,048 cores) should measure approximately 4 ohms to the sense-line common. Pin locations for these measurements are shown on system diagrams SA061-062 (2 μ s) and SD061-062 (4 μ s). Unbalanced resistance can cause extra bits. Check the jumper block for high resistance. High resistance pin connections in the bottom board can cause an unbalanced sense line. This imbalance will cause picked bits.

Shorted sense/inhibit lines (between pairs of lines) can cause picking or dropping of one or both of the bits associated with the shorted lines. This condition can be detected by measuring between line pairs. With the sense/ inhibit cards installed, the resistance will be low. With the cards removed, there should be at least 5 megohms resistance and normally 10 to 20 megohms resistance.

Note: To ensure accurate resistance measurements when checking for line leakage, use the following procedure:

- a. Use a Simpson 260 meter or meter with equivalent battery potential.
- b. Use x10k or x100k resistance scale.
- c. Hold leads on plastic insulated areas only; body resistance can cause erroneous readings.



This is an example of poor output from the 1 μ s delay line (should be like (\widehat{A})). The 50 ns pulse width and marginal down level of 0.8V to 0.4V will cause failures to set and reset control flip-flops.

28100



This picture shows Y read and write current, compare with waveform (B) .





This is a typical wave form for 'Y read source' or 'X read source' (J2D09 on SA411). 'X read source occurs 100 ns earlier.



This is a properly operating short-time latch, which provides base timings for currents and strobe. If an insufficient reset pulse occurs, faint undertraces will be seen where the arrow points.



Same scope setup as (A)

This current wave form is taken from the same point as (\underline{A}) . The arrow points out excessive (35 mA) write current oscillation. Any sink source card that exhibits more than 10 mA or write read current oscillation should be changed.

28088



This is a typical wave form for 'X write driver time'. 'Y write driver time' is similar but 100 ns later.



This is a typical wave form for 'Y read gate time'. 'X read gate time' is similar but 100 ns earlier.

28087

Figure 1-35. Various Waveforms (2 µs Storage)

d. Allow meter to remain attached to points being measured for at least 30 seconds if less than several megohms is initially measured. If leakage does exist, a breakdown phenomenon can occur, causing reading to drop after a period of time.

Leakage can occur between a sense line and an X-drive line. Check this condition as follows:

- a. Remove sense-line connector block associated with bit to be checked (SA061-062 or SD061-062).
- b. Check for resistance between the sense line of the failing bit and the following driver gate pins:

2-Microsecond Storage Units M3B12, L3D05, F2D05, F2B05

4-Microsecond Storage Units J3D10, K3D06, J2D10, J2B05

BSM bottom board leakage can occur between a sense line and an X or Y line and will be related to a low- or high- order X or Y address. Check for this leakage as follows:

- a. Remove sense line connector block associated with bit to be checked. (SA061-062 or SD061-062).
- b. Check for resistance between the sense line of the failing bit and the following pins:

2-Microsecond Storage Units

Card Sockets	Pins in Each Socket
C3, D3	B12, D05
E3, F3	D10, D11
L3, M3	
G3, H3 J3, K3	B03, B04 B05, B12 D04, D05 D10, D11

4-Microsecond Storage Units

Card Sockets	Pins in Each Socket
C3, D3 E3, F3	B08, D05 D06, D10
J3, K3	,

G3, H3	B04, B05
L3, M3	B08, B12
	B13, D05
	D06, D10

The readings obtained in the previous checks should be approximately 5 to 50 megohms. A unit with 100k ohms resistance will work but experience has shown that units with a leakage path lower than several megohms will continue to deteriorate and eventually cause intermittent parity errors. Defective units have also exhibited a momentary breakdown from 5 megohms to 5k ohms under heat, vibration, or extended operation.

Storage adjustment or card swapping can affect a problem caused by sense-line-to-sense-line or sense-line-to-drive-line leakage, but storage replacement is the only permanent solution. Before a storage unit is replaced for leakage, it should be thoroughly checked to ensure that leakage is not caused by external components such as connector pins or connector blocks.

9. Multiple Bits Fail

This condition generally suggests a basic problem in current drive or sensing. Determine whether failing bits share connectors or SLT cards. If no obvious cause is found, check strobe timing and sense line and current waveforms. For core storage waveforms see 1.7.8.

Determine if an address failure pattern exists.

- 10. Picks Up Bits
 - a. Low Vsa Ve (sense level control voltage offset voltage, sets threshold of a 1 in sense amp).
 - b. Strobe early.
 - c. Unbalanced sense line (item 8).
 - d. Leakage from drive line. (See item 8.)
 - e. Double strobe (logic failure).
 - f. Current drive high. (Vref determines current level.)
 - g. Defective diode. (See item 2.)
- 11. Drops Bits
 - a. Weak core (one address, one bit).
 - b. High Vsa Ve. (See item 10.)
 - c. Strobe late.
 - d. Leakage from drive line. (See item 8.)
 - e. Current drive low. (Vref determines current level.)
 - f. Defective diode. (See item 2.)



This photo shows a typical sense line while reading or writing all ones. Bit-14 sense line was used (<4k) during a clear or display storage operation. The arrow points to noise coupled from the inhibit noise of other sense lines.



Same scope setup as (A)

This wave form was viewed with the conditions of clearing storage to all bits and having a shorted diode. Addresses that would normally cause diode to conduct have large signals. (< 50 mV), and addresses that would normally prevent conduction of diode have small signals (20 - 30 mV). This causes the picking-and-dropping-bits symptom that accompanies shorted diodes. Photo (A) shows signal under normal conditions.

28085

28086

Figure 1-36. Effect of Shorted Diode on Sense-Line Waveform (2 µs Storage)



This is the load end of an SPD that is driven from one board to another. A pulse with a 4V shift such as this is acceptable only when driving a circuit with a grounded gate (see 1.6).





Views A and B show the different traces that can be encountered when the same pulse is viewed on different scopes. Wave form was viewed on a Tektronix 453. Wave form (\underline{B}) was viewed on a Tektronix 561S (note the loss of information in (\underline{B})).



Signal: B-B2J6D07 (CE311) Sync: T0 Horiz: 20 ns/div (0.2 µs with x10 Mag) Vert: 1 V/div (grounded probe shield)

This SPD pulse is shown on an expanded oscilloscope time base to show the turn-on transition time of 20 nanoseconds.

Figure 1-37. Sense Line Waveform for Single-Bit, Single-Address Operation (2 µs Storage)



This is a typical sense line wave form of a one bit in a single address. The arrow points to the write noise coupled from other sense lines that are inhibiting bits. The data used is /FFFF.

Mode:



Same scope setup as \triangle .

This is a typical sense line wave form of all zero bits in a single address. It is the same sense line that is viewed in (A) while sensing a one bit. This wave form illustrates the importance of strobe timing to ensure the noise present (see arrow) is not mistaken for a bit.

28096

Figure 1-38. Sense Line Waveform for Single-Address Operation (2 µs Storage)

..... Add (differential scope cable)



Signal (Ch 1):	M7B02 (SA561)
Signal (Ch 2):	M7D02 (SA561)
Sync:	ТО
Horiz:	0.1 µs/div
Vert (Ch 1):	20 mV/div
Vert (Ch 2):	20 mV/div (Inv)
Mode:	Add (differential scope cable)

This is a typical read envelope while running core adjust program. Note that single polarity signals exist. Center arrow points to zero signals. Bright center trace results from another 4k increment being addressed. Left arrow shows decay of X, Y, and Z noise. The delta* noise above center arrow should decay to less than 7 mV at strobe time. Right arrow shows normal read-turn-off noise.

* Delta noise is signal on sense line from half selected cores (cores with either X or Y drive current but not both).



Same scope setup as \triangle .

The discrete trace away from the center line in this photo is caused by magnetostrictive ringing. This condition is normal in 2 µs storage units and usually can be seen only while running the core storage adjust programs. This condition is associated with worst-case data patterns as in the storage adjust programs. The ringing can cause a bit picking and/or dropping problem. The symptoms would generally be high temperature associated failures and failures that follow a cycle having extended T-7 times. The condition can be aggravated by improper current balance (read > write). If magnetostrictive ringing is causing a problem and current balance is correct, try replacing the associated sense amp. Under severe conditions replace the storage unit.

28098





With Leakage





This is a typical wave form for the bit-14 sense line while running the program given above (X00 address).

This is the bit-14 sense line viewed while running the program given in (A). Note the distortion in this picture as compared with (A). This distortion is caused by bottom board leakage.

28099





This is a typical sense line wave form for all ones in < 4k or > 4kaddresses. Absence or center trace (left-most arrow) during signal indicates that this is the only 4k segment of storage selected and all signals are ones. Right-most arrow points to write turn-off noise and inhibit turn-off noise from other lines. The amount of noise can vary depending on data.



Same scope setup as (A)

This is a typical sense line wave form for all zeros in $<\!\!4k$ or $>\!\!4k$ addresses. The strobe time is approximately 900 ns from left edge of scope face. Inhibit transients are shown in last half of trace.

28101

Figure 1-41. Sense Line Waveforms with Multi-Address Operation (4 µs Storage)

.



Signal (Chil):	•••	W(/ DOZ (3D/01)
Signal (Ch 2):	••	M7D02 (SD781)
Sync:	••	то
Horiz:	••	0.5 µs/div
Vert (Ch 1):	••	20 mV/div
Vert (Ch 2):	••	20 mV/div (Inv.)
Mode:	••	Add (differential scope cable)

This is a normal wave form for reading and writing a one bit in a signal address. Compare to (B) which shows same sense line while sensing a zero bit.





This is a normal wave form for reading and writing a zero bit in single address. Strobe time would be approximately 900 ns from left edge of trace. Arrow points to large Z turn-off transient.

28095

Figure 1-42. Sense Line Waveform with Single-Address Operation (4 μ s Storage)

12. Picks and Drops Bits

- a. Defective diode. (See item 2.)
- b. Leakage from drive line (item 8).

1.7.8 Core Storage Waveforms

Typical timings for the 2- and 4-microsecond storage units are shown on ALD pages SA031 and SD031 respectively.

Actual photos of core storage waveforms are shown in Figures 1–33 through 1–45. Waveforms are shown for both correct and incorrect core storage conditions.

When scoping core storage, ground the scope shield at the probe tip. See 1.7.4 for core storage scoping techniques.

1.7.9 Current Measurement

Core storage current measurements are made only at the array connector block as described on system diagram SA031 or SD031. The appropriate array connector block must be replaced by the current probing card (2.13.4) for use with the oscilloscope current probe. Use the jumper block removal tool (P/N 2108860) to remove the array connector block.

Power down the system while exchanging connector blocks and current probing cards. If it is necessary to remove any minibus plugs, they should be carefully replaced prior to powering up the system for measurement.

Current drive cards are factory balanced and should be replaced if current balance is incorrect, provided that no lines through the array are shorted, grounded, or otherwise defective.

1.8 PROCESS INPUT/OUTPUT

1.8.1 Analog Input

Troubleshooting Techniques

Control Parity Errors: A control-parity error activates the 'parity reset' line. 'Parity reset' resets the AI basic circuitry, thus concealing many of the conditions that existed at the time of the control-parity error. As a troubleshooting aid, 'parity reset' can be prevented by applying a ground jumper to A-B2J6B07 (QD241). Do not disable the 'parity reset' line while the customer is using AI, as program hang-ups can result.

Mode of Operation: Determine which modes of operation fail (direct program control, data channel random, etc.). Use the simplest mode for troubleshooting.

Programming Violations: Check for possible programming violations as described in 1.8.5.

Reducing Secondary Effects: It is sometimes helpful to ground a logic point or alter a program to prevent a complete sequence of events from taking place. This procedure reduces the secondary effects of a problem, making the problem easier to solve. For example, if an 'XIO read' instruction fails to reset the 'DPC solid state busy' flip-flop, the failure will not be noticed until the next 'XIO write' operation is rejected because of the busy condition. The failure to reset the busy condition would erroneously show up as



This photo shows a typical X drive current wave form. Note long rise time of read drive, and chopped up rise time of write portion. The equivalent voltage signal is available at M2B09.

Figure 1-43. X and Y Drive Current Waveforms (4 µs Storage)



Sync:T0 Horiz:0.5 µs/div Vert:100 mA/div (current probe)

This photo shows a typical Y drive current wave form. Note similarity to wave form (A). Differences are later turn on and shorter duration. The equivalent voltage signal is available at B2B09.

28094



This is a typical strobe pulse at input to sense amp. This pulse is extremely important as it gates the sense line signal to the sense amp when there is maximum read signal and minimum noise present. The arrow points to portion of pulse that has varying shape depending on data that is read out.

Figure 1-44. Sense Amp Waveforms (4 µs Storage)



This is a typical sense amp output wave form indicating a bit has been read from corresponding sense line. Note saturated down-level.

28089







Same scope setup as (A).

This is a typical sense-line wave form with shorted diodes. The characteristics of multiple read and write envelopes is obvious. Compare to correct wave form as shown in (\widehat{A}) .

28093

same except for shorted diode.

Figure 1-45. Effect of Shorted Diodes on Sense Line Waveforms (4 µs Storage)

a failure to accomplish an 'XIO write'. If the sequence was halted after each 'XIO read', the real cause of the problem would be more easily seen because the 'DPC solid state busy' indicator, which should be reset, would be left on.

Do not overlook the selective data trapping capabilities of the I/O monitor unit for such problems.

ADC Conversion Sequence

Regardless of the mode of operation, the following sequence occurs for every ADC conversion and can be quickly checked for possible failure.

- 1. Load analog multiplexer address register (AMAR) and set 'AMAR busy' flip-flop to indicate that AMAR has been loaded (QD261, QD471, QD481, and QD491).
- 2. Get through either the solid-state or the relay interlock (QD261).
- 3. Load the solid-state or relay X and Y drivers and turn off the 'AMAR busy' flip-flop (QD261, QD601, and QD741).
- 4. Fire either the solid-state or relay multiplexer startdelay singleshots (QD271).
- 5. Perform the ADC conversion (QD821).
- 6. Receive the 'ADC end of convert' signal (QD821).
- 7. Reset the X and Y drivers. On Mod 2 ADC's, the solid-state drivers are reset at the start of the conversion (QD601, QD741).
- 8. Fire the multiplexer end-delay singleshot for relay or for solid-state (SS delay B). There is no solid-

state end delay period with Mod 2 ADC's (QD271, QD930).

9. Request service by setting the conversion-complete flip-flop if in DPC mode, or request a cycle steal if in a data-channel mode (QD231, QD361).

Read All Bits --- Service Hint

To read all bits from the ADC, remove the connector from pin A-A1A1C11 on the ADC logic board. This connector brings the output of the ADC comparator to the ADC register reset circuits. When it is disconnected, the sign trigger cannot be set and no other trigger in the ADC register can be reset. This results in a positive overload. Tie down the overload bit by grounding A-A1D2B12; the maximum positive reading will then be obtained in the ADC reg. This procedure is helpful in troubleshooting many ADC problems; it is also helpful in troubleshooting data parity errors because it provides a constant ADC value which can be followed through the parity assignment circuits and into the processor-controller B-reg via the I/O in bus (QD891).

1.8.2 Analog Input Waveforms

Figures 1-46 through 1-54 show photos of various analog input waveforms. Oscilloscope setup information is given with each figure.



28109A

Figure 1-46. Relay Multiplex Point Selection

Figure 1-47. Solid-State Multiplex Point Selection



This photo illustrates S & H amp operation. Input voltage is not present during conversion time.





This photo illustrates the S & H amp inversion and ability to hold input voltage. Compare with photo (A).

Figure 1-48. Sample-and-Hold Amplifier Waveforms

1.8.3 Multiplexer Troubleshooting Techniques

Verifying AMAR

Use the I/O monitor (2.11.1) to verify that given addresses are being loaded into AMAR, and that AMAR is being incremented following each load. The increment AMAR signal occurs after the load X and Y drivers signal and is a good indication that the load drivers signal did occur.

If the system has the comparator special feature, AMAR can also be checked by programming to force an out-oflimits condition in the data-channel-random mode of operation. The comparator DSW, on an out-of-limits condition, contains the multiplexer address of the point that was out of limits.

Multiple Selections

Multiple selections cause many difficult-to-analyze failure patterns. For example, if a Y driver is shorted, the group using the shorted driver will work properly and all other groups will have erroneous readings. If an X driver is



Setup:	DPC sampling of + 2V on solid-state input point (mod 2 ADC)
Sync: Horiz: Vert (ch 1): Vert (ch 2): Mode:	+, A-B2L7D10 '+ amp or Solid-state Delay' (QD271) 10 μs/div 1V/div (upper trace) 5V/div (lower trace) Alternate



shorted, the points using the shorted driver will work properly and other points will have erroneous readings.

If multiple selections are suspected, they may be confirmed by removing all but the selected X and Y driver cards in the A-A2 panel or removing all but the selected multiplex card in the 1851. It may also be helpful to remove all coaxial cables from the analog-in bus except the one being used by the selected point.

Scoping Drivers

Scope the X and Y drivers. See Figures 1-46 and 1-47. Be aware that the solid-state multiplexer and amplifierblock-switch drivers are reset near the start of the ADC conversion in a Mod 2 ADC, and at the end of the conversion in a Mod 1 ADC. The relay drivers are always reset at the end of the conversion.

Open Relay or Pulse Transformer

If an open relay coil or solid-state pulse transformer is suspected, the X and Y drivers should be checked for cor-



This photo illustrates S & H amp operation with an overload condition.



Figure 1-49. Sample-and-Hold Amplifier Waveforms with Overload





Setup:	DPC sampling of 7V overload on solid state input point Mod 2 ADC
Sync:	+, A-B2L7D10 '+ Amp or Solid State Delay' QD271
Horiz:	10 us/div
Vert (ch 1):	2V/div (upper trace)
Vert (ch 2):	10V/div (lower trace)
Mode:	Alternate
	, themate

28103A

rect operation. A 300 ohm to 2k ohm resistor may be connected between the X and Y driver outputs to determine that the drivers are operating correctly by providing a resistive load which develops a clean waveform for scoping. This resistor can then be moved back to the 1851 end of the cable to check for opens in the X-Y driver path. When available, a current probe is useful in troubleshooting X or Y driver problems or open circuit problems. No current indicates a bad driver or open circuit.

Current Limiter

In the multiplexer, the voltage to the X drivers is provided by a current limiter. The main functions of the limiter is to restrict the current to the X drivers under a fault condition. The solid-state multiplexer, because of back circuits, will operate marginally even if the current limiter card is removed. An X-driver output pulse of 5.2 to 6 volts indicates a properly operating current limiter card. If the X-driver pulse is not within these limits, the current limiter card should be replaced.

Block Switch

The function of the block switch is to reduce leakage paths between groups of input points. Each group of 16 input points contains four multiplexer cards. The first card in each group contains the block switch. The card containing the block switch has five relays or five transformers (solid state); the other three cards each have four relays or transformers.

If trouble is suspected in the block switch area, the block switch card can be swapped with another card in the group to help isolate the problem. When a multiplexer card not having a block switch is used in place of a card with a block switch, the block switch points are bypassed. The system will perform satisfactorily in this configuration on a temporary basis, but care should be taken to ensure that the proper filter elements are present for each customer input point. For emergency repairs, block-switch cards and non-blockswitch cards may be interchanged until the correct part is available.



Signal (Ch 1): Relay 1851 input to amp block switch, upper pin N (QC400) Signal (Ch 2): Conversion time (lower trace) A-A 1E5D09 (QD821)

This photo shows transients at amp block switch select and deselect times and the signal beginning to float when the relay block switch is opened.



Signal (Ch 1): Relay 1851 output of amp block switch, upper pin S (QC400) Signal (Ch 2): Same as (A)

This photo shows the multiplexed input voltage as applied to a $\operatorname{\mathsf{Mod}}\nolimits 2$ ADC.

Setup:	Program in DPC mode sampling + 9 mV applied to a 10 mV
	input point on a Mod 2 ADC.

Sync:	+, A-B2D7D04 start of overlap delay (QD271)
Horiz:	50 μs/div and 10 μs/div using delayed sweep
Vert (Ch 1):	2V/div
Vert (Ch 2):	2V/div
Mode:	Alternate

28107







This photo illustrates large overshooting at multiplex select and deselect time.





This photo shows the input voltage as seen by the ADC during the conversion. Note the noise level.

Setup: DPC sampling of short on solid-state input points.

- Sync: +, A-B2C3D12 function write (QD221) Horiz: 50 µs/div and 10 µs/div using delayed sw
- Horiz: 50 µs/div and 10 µs/div using delayed sweep Vert (ch 1): Stated with photo (upper trace)
- ert (ch 1): 5tated with photo (upper ert (ch 2): 5.0V/div (lower trace)
- Vert (ch 2): 5.0V/div (Mode: Alternate

Figure 1-51. Input to ADC

28104A

Failure Area

To locate the failure area, insert shorts one at a time at various points in the analog path. Refer to system diagram QC050 for test points and additional information. Disconnect the customer voltage from the input point being tested before the shorts are applied. This procedure is helpful in troubleshooting cable and connector failures.

A 1.5V dry cell provides a floating voltage source that can be quickly applied to a high-level input point to locate a failure if the shorted input fails to indicate the problem. By removing the shorting switch drive card (A-A1B4, QD826), the multiplex circuitry can be bypassed and the voltage applied directly to the ADC input.

1.8.4 1851 Service Voltages

DC voltages for multiplexer components are supplied via a flat power cable from the A-B2 board in the 1801, 1802, or 1826 model 1. These voltages are listed in Figure 1-55 and are measured with a Weston 901 meter (0.5% accuracy) or equivalent. See 5.5 to determine power supplies used.

1.8.5 Programming Rules and Restrictions

Many difficult-to-analyze AI problems are caused by programming errors. Understanding the following limitations and rules of AI programming should precede an attempt to diagnose an AI problem.

1. An 'XIO read' or an 'XIO blast reset' instruction must be executed for every 'XIO write' instruction given.

r		-	ſ		ic,	

Signal (ch 1):	Error amp output
Signal (ch 2):	Conversion time (lower trace)
Svnc:	A-A1E5D09 (QD821) +, A-A1C6B04 ADC clock A0
	(QD841)
Horiz:	5 μs/div
Vert (ch 1):	2V/div
Vert (ch 2):	2V/div

This photo shows a typical ADC conversion. For this conversion ADC Reg bits S, 8192, 4096, 2048, and 128 remained on; bits 1024, 512, 256, 64, 32, 16, and 8 were reset off; and bits 4, 2, and 1 were indecisive, resulting in a repeatability of three digits. A DPC conversion of + 0.586V, applied to a solid-state input point with a Mod 2 ADC, was used.

÷

28108A

Figure 1-52. Typical ADC Conversion

- 2. An 'XIO sense device' instruction with reset must be executed, following every interrupt request, to reset the interrupting condition.
- 3. To obtain the best analog performance, a single relay address should be sampled no more than three times per second.
- 4. An 'XIO read' performed during an analog-digital conversion may result in a data parity error. The ADC data word is stored in memory regardless of whether the parity is good.
- 5. If an 'XIO initialize read' is given while either the 'AMAR busy' or 'DPC solid state busy' is on, the 'initialize read' instruction will be ignored with no error indicators set.
- 6. If an 'XIO write' instruction is given when either 'cycle steal busy' or 'DPC solid state busy' is on, the 'XIO write' will be ignored with no error indication other than a missing interrupt because of the failure to perform the write.
- 7. When a program attempts to store an ADC value into a storage-protected memory location, a 'storage protect violation' interrupt will occur in analog input basic. A meaningless data parity error in analog input basic may also occur.
- 8. In overlap operation, having a relay point selected inhibits a solid-state operation from changing the



Signal (Ch 1):	Buffer amp output (upper trace)
Signal (Ch 2):	Conversion time A1E5D09
	(QD821)
Sync:	+, A-B2L/D10, start of amp block switch delay (QD271)
Horiz:	10 µs/div
Vert (Ch 1):	20 mV/div
Vert (Ch 2):	5V/div
Mode:	Alternate

This photo shows multiplex switching transients and typical noise level with a short on the input of a 10 mV differential amp. Wave forms are from a Mod 1 ADC in DPC mode.

Figure 1-53. ADC Input with Shorted Differential Amplifier Input

Signal (Ch 1):	Calibrate point X drive (upper trace) A-A2F7D07 (QD741)
Signal (Ch 2):	Conversion time (lower trace) A-A1E5D09 (QD821)
Sync:	+, A-B2G5B04 AMAR busy (QD261)
Horiz: Vert (Ch.1):	10 µs/div 5V/div
Vert (Ch 2):	5V/div
Mode:	Allemale

This photo shows the X drive wave form while addressing CE calibrate address in DPC mode with a Mod 2 ADC.

Figure 1-54. X-Drive for CE Calibrate Point

ADC resolution. The resolution can be changed after the relay conversion is complete, or if the solid-state operation is initiated during the 'relay end delay' period.

- 9. In relay external-sync mode, the relay operation is performed as usual up to the time of the 'amplifier block switch delay' (18 μ s singleshot). At this time a 'ready' signal is sent to the customer's device. When the customer's device 'sync start' pulse is returned, the operation proceeds to completion. However, it must be realized that the value that is converted is the value that was saved in the flying capacitor at the beginning of the relay multiplexer operation. The 'sync start' pulse must be returned within 330 milliseconds to assure no more than 0.01% error due to capacitor discharge.
- 10. The last point of a data table must not be a relay point if one is using random data channel mode with the overlap special feature installed. The last data table entry being a relay point will prevent proper completion of the data channel cycle-steal operation.

Voltage	Limits	Measure
+6	+5.5 to +5.9	L02H to L02F
+12	+11.4 to +12.6	L02J to L02F
+30	+28.5 to +31.5	L02R to L02F
-30	-28.5 to -31.5	L02P to L02F

14083C

Figure 1-55. 1851 Service Voltages

1.8.6 Analog Input Repeatability

Repeatability is the ability to consistently repeat a value of digital output for several conversions of a fixed analog input. AI diagnostic programs provide repeatability and accuracy measurements (Figure 1-56).

There are three general areas that can cause repeatability problems: the ADC, the multiplexer, and the input source.

Single Point: If only a single point has repeatability problems, the ADC and multiplexer are usually functioning properly. The cause of the problem is either the individual multiplexer point or the input source. The easiest way to determine the cause is to replace the multiplexer card in the failing circuit. If replacing the multiplexer card does not eliminate the problem, the trouble is probably associated with the input source.

If the input source is suspected of being in error, the calibration source or a short can be applied to the input terminals of the failing circuit to confirm correct operation of the analog input path. The input source can cause repeatability problems if there is a high level of noise or ac common-mode voltage present.

Note: Common-mode voltage and AI repeatability and accuracy specifications are described in the *IBM 1800 Data Acquisition and Control System Installation Manual – Physical Planning* (see *FE Bibliography, 1800 System*, Order No. SY26-0560).

In all such cases, the customer should be consulted, as the failure area is not within the customer engineer's responsibility.

The main cause for repeatability problems on solid-state inputs is the voltage source. The most common type of input is an amplifier whose purpose is to provide isolation and signal gain. A limitation with most amplifiers is that they cannot be multiplexed. The multiplexing operation creates transient loading of the amplifier, thus causing the amplifier to become unstable and not settle out in time for the ADC conversion. This type of problem can be corrected by obtaining amplifiers (customer requirement) that meet the specifications covered in the 1800 system physical planning manual.

All Input Points: If all or many of the analog input points fail to meet repeatability specifications, the trouble is usually in the ADC or multiplexer units. Noise induced on the system ground wire causes repeatability problems; refer to the 1800 physical planning manual for proper grounding procedures.

Determine if the ADC is functioning properly. With the input cable removed and the input shorted, check the performance for zero input. With the short removed and the calibration cable attached to the ADC input, check the operation with the plus and minus calibration supply voltages.



full scale value

Figure 1-56. AI Repeatability and Accuracy

If the ADC fails to operate properly with the input shorted, short the output of the buffer (or sample-andhold) amplifier. This test, with the input and output of the amplifier shorted, eliminates the amplifier, and the ADC should operate with a repeatability of approximately two digits. This procedure of shorting the input and, if necessary, both the input and output of the buffer or sample and hold amplifier, should isolate the problem area. If the problem is associated with the amplifier or ADC, a complete readjustment (4.14.3) should be attempted before troubleshooting begins.

Multiplexer problems can be diagnosed only after it is determined that the ADC is functioning properly. For multiplexer troubleshooting techniques, see 1.8.3.

1.8.7 Analog Output

Analog output service information is given on system diagram TA002.

1.9 DATA PROCESSING INPUT/OUTPUT

1.9.1 DP I/O Trouble Diagnosis

For locating DP I/O failures, the I/O monitor unit can be used in conjunction with customer programs, diagnostic function tests, or auxiliary exerciser programs for all but the 1816, 1053, and 1627 units. Some functions of the 1816, 1053, and 1627 units can be tested with the I/O monitor unit by using the channel interface.

If the trouble is traced to a DP I/O unit, refer to the FE maintenance manual for that unit to find the correct diagnostic procedure. The 1053/1816 and 2401/2402 can be operated off-line with external service aids (testers).

1.9.2 1442 Card Read Punch

Power-Down Procedure

All cards should be run out of the card read punch before removing power. Removing power from the card read punch when the card punch is loaded with cards results in lacing of a card column.
Chapter 2. Console and Maintenance Features

2.1 PROGRAMMER'S CONSOLE

The programmer's console (Figure 2-1) provides the means for manual control of the processor-controller during troubleshooting or operating phases.

The basic operating features and controls provide the facility to:

- 1. Start or stop instruction execution.
- 2. Set up and store data or instructions.
- 3. Communicate with the program via sense and program switches.
- 4. Indicate machine conditions and status.
- 5. Display core storage words and register data.
- 6. Write or clear storage-protect bits.
- 7. Initial program load.
- 8. Trace each instruction.
- 9. Interrupt the program manually.
- 10. Control the cycling rate by the run, single-storagecycle, single-instruction, or single-step mode.
- 11. Clear core storage.
- 12. Reset all control circuitry.
- 13. Turn power on and off.

2.1.1 Switches and Message Lamps

There are two rows of pushbutton switches and message lamps. One row is at the top of the console and one row is at the bottom.

Clear Storage

This pushbutton switch has four functions (Figure 2-2). However, none of the four functions can be executed until CLEAR STORAGE (CA151) is held pressed, then START is pressed. This dual action requirement prevents the accidental clearing of storage. Note in Figure 2-2 that each clear-storage function is dependent on the positions of the mode switch and the write-storage-protect-bits switch.

The P-C continuously cycles through all core storage addresses during the clear-storage operation.

Program Load

This pushbutton switch (CA151) is used to load an IPL card (1442) or IPL tape record (1054) into main or auxiliary storage. The IPL card or tape record must contain instructions that will load the remaining cards or tape records, unless the entire program is contained in the IPL card or tape record. (See paragraph 2.2, "Initial Program Load.")

Ready

When on, this lamp (YA141) indicates that power is supplied to all P-C circuits and that the P-C is ready to operate. This

,

lamp does not indicate the ready status of individual DP I/O units.

On

This pushbutton switch (YA140) is used to power-up the 1800 system. Pressing the on button starts the power-on sequence (1.7 seconds to ready condition) and generates a power-on reset signal.

Off

This pushbutton switch (YA140) is used to power-down the 1800 system. Presssing the off button drops all power in the system with the exception of the 115-Vac convenience outlets, the 24-Vac sequencing voltage, and line voltage at the 1053 Printer and 1816 Printer-Keyboard, which have their own power cords.

Power On

This lamp (YA141) is turned on when the on button is pressed. The lamp remains on to indicate that power is delivered to the P-C power supplies and blowers, and to external units that receive their power from the P-C.

Lamp Test

This pushbutton switch (CA151) is pressed to test the operation of all SCRID-actuated lamps (the small, round indicator lamps on the console).

Wait

When on, this lamp (CA151) indicates that the P-C is in either load or display mode, or that it has been halted by a 'wait' instruction.

Run

When on, this lamp (CA151) indicates that the P-C is operating under program control.

Alarm

This lamp (YA141) turns on to indicate that the operations monitor preselected time interval has expired. The lamp remains on until the operations-monitor switch is turned off.

Emergency Pull

This switch (YA140) is for emergency use only. If pulled off, all electrical power (except 24-Vac sequencing voltage) is immediately removed from all system units except the 1053 Printer and 1816 Printer-Keyboard, which have their own power cords.



• Figure 2-1. Programmer's Console

Function	Mode Switch	WSPB Switch
1. <u>Store Contents of Data Entry Switches in all</u> <u>Core Storage Locations</u> . Storage-Protect Bits are Removed and Parity is Corrected as Required Because of Bit Removal. If All Data Entry Switches Are Off, Only Parity Bits are Left in Storage.	Run	Yes
 Store Contents of Data Entry Switches in Each Core Storage Location that is <u>Unprotected</u>. Locations having Protect Bits are Unchanged. 	Run	No
 <u>Clear Storage Protect Bits</u>. All Other Data Remains Unchanged. Parity is Automatically Corrected in Each Word in Storage. 	Display	Yes
 Search for Parity Errors. The P-C Cycles Through Storage Until Stopped by the Stop Key or a Parity Error. The Check Stop Switch Must be <u>on</u> for a Parity Error to Cause a Stop. 	Display	No

17415 A

Figure 2-2. Clear Storage Functions

To reset the switch after it has been pulled off, it is necessary to open the panel and remove the plastic console cover to gain access to the spring in the rear of the switch that locks it in the off position.

Console Interrupt

This pushbutton switch (CA151) enables the operator to interrupt P-C operation. The console interrupt level is assigned by the customer. The program switches may be used in conjunction with the console-interrupt switch to specify the console interrupt routine. However, this relationship between the program switches and the console interrupt switch exists only by virtue of the program.

Load I

This pushbutton switch (CA111) is used with the mode switch in the load position to transfer the contents of the data-entry switches into the I-register. The P-C is in the stopped condition when it terminates the load-I operation.

Reset

This pushbutton switch (CA151) is used to reset all basic timing, controls, registers (except index registers and address registers), and I/O devices (except DI and DAO registers). The interrupt-mask register is reset with all bits on. The reset switch is active only when the P-C is stopped (not run).

Immediate Stop

This pushbutton switch (CA151) stops the P-C at the end of the 2, 2.25 or 4 μ s core storage cycle in operation when the immediate-stop contacts close.

All basic timing, controls, registers (except index registers and address registers), and I/O devices (except DI and DAO registers) are reset. The immediate-stop switch also ends data-channel (cycle-stealing) operation.

Start

This pushbutton switch (CA151) initiates P-C operation as specified by the mode switch.

Stop

This pushbutton switch (CA111) stops the P-C (T-clock) at the end of the instruction in operation. Cycle-steal operations (X-clock) are not affected.

If, at the same time the stop key is pressed, an interrupt occurs that can force a BSI (i.e., on an unmasked level higher than any in progress), the stop key must be pressed again to be effective. Pressing the start key causes the program to resume operation.

Mode Switch

This eight-position rotary switch (CA111) is used with the start key to extend operator control of the P-C.

Single Instruction with Cycle Steal (SI W/CS): A start key depression with the mode switch on SI W/CS causes the execution of one instruction. Data-channel operations can occur in this mode.

Note: Parity checks may occur during cycle steal cycles on 4 microsecond systems when operating in SI W/CS mode.

Single Instruction (SI): A start key depression with the mode switch on SI causes the execution of one instruction. Data-channel operations are prevented.

Single Storage Cycle (SSC): A start key depression with the mode switch on SSC causes one core storage cycle ($2 \mu s$, $2.25 \mu s$ or $4 \mu s$). Single-storage-cycle operations can be used in conjunction with the cycle lights to step through instructions and to analyze P-C operation.

Data-channel operations are prevented in this mode.

Single Step (SS): In this mode, each depression of the start key advances the T-clock (or X-clock) one step. (T1 and X1 are two steps long when an 1803 is attached.) One depression of the start key is required for each extended T-7 time. (See "Indicator Lamps, Clock.")

trol. This mode can be used with data channel operations; however, data overruns can usually be expected.

Once single-stepping has begun, the clock cycle should be

Run: A start key depression with the mode switch on run initiates normal program operation of the P-C.

Trace: This position of the mode switch causes a trace interrupt after the execution of each instruction (except XIO).

The trace interrupt is a unique interrupt. It has no device status word and no interrupt level status word, and it cannot be masked. The trace interrupt is the lowest priority customer interrupt. Once initiated, it is delayed by the occurrence of any other interrupt. It cannot occur while other interrupts are being serviced. When the trace interrupt occurs, the P-C executes the forced BSI and branches to the routine whose address is stored at /0009.

Data-channel operations can occur in trace mode.

Load: A start key depression with the mode switch on load causes the contents of the data-entry switches to be stored at the address specified by the I-register. (The P-C must be in a stopped condition.) The I-register is incremented following each load operation caused by pressing the start key.

A load-I key depression with the mode switch on load causes the contents of the data-entry switches to be stored in the I-register.

Data-channel operations are prevented in load mode.

Display: A start key depression with the mode switch on display causes the data at the I-register address to be displayed in the console B-register lights. The I-register is incremented after each display. Successive words are displayed with successive depressions of the start key.

Data-channel operations are prevented in display mode.

2.1.2 Toggle Switches

Sense and Program

The contents of these eight switches (CA221) may be stored in bit positions 0-7 of the A-register or a core storage location. An XIO instruction with a function of 'read' stores the contents of the sense and program switches at the core storage address specified by the IOCC. A function of 'sense device' stores the switch data in the A-register.

Operations Monitor

This switch (CA151) is used to start the operations monitor. The off position disables the operations monitor.

Disable Interrupt

This switch (CA151) is used to suspend all interrupts, including internal errors. While the switch is on, any interrupt that is not masked will latch its 'level' flip-flop in the normal manner, but the active output of the flip-flop will be inhibited. When the switch is turned off, the latched interrupts will be serviced on a priority basis.

Check Stop

When the check-stop switch (CA151) is on, the P-C program will be stopped by any of the following internal errors: invalid operation, B-reg parity error, or storage-protect violation. Each of these errors turns on an associated indicator (red lamp) on the console.

The stop occurs at the end of the core storage cycle in which the error is detected. All operations, including cyclestealing, are suspended during the check-stop. START must be pressed to restart the system; reset is not necessary. (A check-stop can also be activated via the I/O channel wired interface when the I/O monitor unit is used to trap data. See paragraph 2.11.1.)

The check-stop switch can be used during a clear-storage operation to stop the P-C if a B-reg parity error is detected. (See Figure 2-2.)

When the check-stop switch is off, and the disable-interrupt switch is off, an internal error will cause an internallevel interrupt except on data transfer cycles. (See Figure 1-20.) The P-C program continues to run, and the internal ILSW indicates to the program the cause of the interrupt.

Note in Figure 1-20 that the check-stop switch has no control over the functions of a CAR-check error.

Write Storage Protect Bits

This switch (CA151) enables the writing or clearing of storage-protect bits using the 'store status' instruction or the clear-storage pushbutton (Figure 2-2). This switch must not be operated while the P-C is running or a parity error may result.

Data Entry Switches

The contents of these 16 toggle switches (CA211) can be stored by either manual or program control. Manual control is described under "Mode Switch, Load." Program control requires an XIO (area 0), 'read' or 'sense device' instruction (Figure 1-13, Part 1).

2.1.3 Indicator Lamps

These lamps show the status of significant controls and indicators in the P-C.

Arithmetic Control (ARITH CTL)

On during arithmetic operations (CB511), including effective address generation. Driven by 'arithmetic control' flip-flop.

Shift Control (SHIFT CTL)

On during shift operations (CB511).

Add

On during add operations (CB511). Driven by 'add' flipflop. Subtract operations are indicated by the ARITH CTL lamp being on and the add lamp being off.

Arithmetic Sign (ARITH SIGN)

On when bit position 0 in the A-register does not initially equal bit position 0 in the B-register (CB511).

Zero Remainder (ZERO REM)

On when the A-register contains a zero balance during a divide operation (CB511).

Branch

On during extended T7 time of a branch instruction (CB511).

Storage Protect Bit (STOR PROT BIT)

On when a storage-protect bit is transferred with the 16 data bits between the B-register and core storage (CB511).

Parity Bit (PTY BIT)

On when a parity bit is transferred with the 16 data bits between the B-Register and core storage (CB511).

Interrupt Service (INTR SERV)

Turned on when any interrupt level is active (CB521).

Cycle Steal Service (CS SERV)

On when any cycle-steal level is active (CB521).

Auxiliary Storage (AUX STOR)

On when auxiliary storage is being used (CB521).

Op Code Check

Turned on when an invalid op code is placed in the op register. The op-code-check indicator (CB521) is turned off and the check indicator is turned on (internal interrupt) at the end of the cycle in which the error is sensed, allowing the op-code-check indicator to indicate any subsequent error.

Storage Protect Check (STOR PROT CHECK)

Turned on when an attempt is made to write into a storageprotected location, except location /000A in conjunction with a CE interrupt, or locations /0004, /0005, and /0006 during interval timer updating. The storage-protect-check indicator (CB521) is turned off and the check indicator is turned on (internal interrupt) at the end of the cycle in which the error is sensed. This is to allow the storage-protect-check indicator to indicate any subsequent storage-protect error.

Parity Check (PTY CHECK)

Turned on when a parity error (even number of bits) is detected in the 18-bit word transfer between the B-register and core storage. The presence or absence of storage-protect and parity bits in each word is indicated by their respective console indicators.

The parity-check console indicator (CB521) is turned off and the check indicator is turned on (internal interrupt) at the end of the cycle in which the error is sensed, allowing the parity-check indicator to indicate any subsequent parity error.

Clock

These eight lamps (0-7, shown on CB631) indicate the status of the T-clock or X-clock. Normally used during start-key depressions when the mode switch is on single-step (SS).

Cycle

These five lamps (I1, I2, IA, E, and E1, shown on CB651) indicate the progress of an instruction that is being single-stepped (SS mode) or single-cycled (SSC mode).

Timers

These three lamps (A, B, and C, shown on CB651) indicate the status of their respective interval timers. An on condition indicates that the timer is in operation.

Interrupt Levels

An interrupt-level indicator (CB681) is turned on for each interrupt level requesting service or being serviced. Once on, an interrupt-level indicator can be reset by either of two instructions:

- 1. A 'mask' instruction that is executed before servicing of the interrupt begins. (The interrupt request is not lost but merely detained until the interrupt level is unmasked, at which time the indicator is turned back on. The only exception to this is 'programmed interrupt.')
- 2. A 'branch out of interrupt' (BOSC) instruction is executed to complete servicing of the interrupt.

Both of the above instructions are quasi-instructions; that is, they are variations of the XIO and BSC instructions.

The last three interrupt-level indicators – CE, trace, and check (internal interrupt) – cannot be masked. The CE interrupt (2.7) can be initiated only from the P-C monitor interface panel or from a device operating in CE mode.

Operation Code (OP CODE)

These five lamps (0-4, shown on CB751) display the op code of each instruction.

Format (F)

On when a two-word instruction is specified (CB751).

Tag

These two lamps indicate the register (XR-1, XR-2, XR-3, or I-register) specified in the instruction. (See Figures 1-1 1-2 and page CB751.)

Indirect Addressing (IA)

On when there is a bit in position 8 of the long-format instruction, which indicates indirect addressing. (See Figure 1-2 and page CB751.)

Branch Out (BO)

On when there is a bit in position 9 of the instruction. In a BSC instruction, this bit specifies a 'branch out of interrupt' (BOSC). (See Figure 1-2 and page CB751.)

Carry (CAR)

On when there is a carry condition in the A-register (CB751).

Overflow (OFLO)

On when an overflow occurs in the A-register (CB751).

2.1.4 Register Display Lamps and Switches

Six rows of indicators and two rotary switches facilitate the display of data registers in the P-C.

Address Register

These 16 lamps (CB781) display the contents of the storageaddress register (M-register) or one of the channel-address registers, depending on the position of the display-address rotary switch. The selected register is displayed each time the P-C comes to a stop or wait condition.

Note: Under certain conditions, a channel address register may be displayed while the display-address rotary switch is in the SAR position. See 'Effect of Cycle-Stealing on SAR Display Lamps'' (1.7.1).

Display Address Register Switch

This 10- or 16-position rotary switch (CA111) is used to select the storage-address register (M-register) or a channeladdress register for display in the address-register lamps.

Permanent Register Displays: I (CB821), B (CB861), D (CB-901), and A (CB941)

The contents of these four registers are always displayed.

Data Register

These 16 lamps (CB981) are driven directly from the A-register-in bus. Each time the P-C is stopped at the end of a cycle (T-7 end-op or X-7 time), the lamps display the contents of the register selected by the display-data register rotary switch. In single-step mode, the lamps display the data that is present on the A-register in bus at each step of the cycle in progress.

Display Data Register Switch

This five-position rotary switch (CA111) is used to select the Q-register, an index register, or the shift counter for display in the data-register lamps. (See "Data Register.")

2.2 INITIAL PROGRAM LOAD (IPL)

In the 1800 system, the first 1442 Card Read Punch is always wired as the IPL device. If there is no 1442 in the system, the 1054 Paper Tape Reader is wired as the IPL device.

The IPL program can be loaded into either main storage or auxiliary storage, depending upon the position of the forceauxiliary switch on the P-C monitor interface panel (2.5.2).

2.2.1 1442 Standard IPL Procedure

When the 1442 is used for initial program load, it operates in packed mode, reading the 80 columns of the first card into the first 40 core storage locations (/0000/0027). Each core storage location stores the binary data from two card columns. For example, binary data from card column 1 (rows 12-5) is read into bit positions 8-15 or core storage location /0000 and binary data from card column 2 (rows 12-5) is read into bit positions 0-7 of the same core storage location. Rows 6-9 of the card are not read into core storage.

The remainder of the first card is entered in the same manner, entering all odd numbered card columns into bit positions 8-15 of their respective core storage locations, and entering all even numbered card columns into bit positions 0-7 of their respective core storage locations.

- 1. Place program deck in 1442 hopper and press 1442 start key to cause a run-in cycle.
- 2. Press RESET on P-C console.
- 3. Set console mode switch to RUN (or SI W/CS) and press PROGRAM LOAD.

After the first card is read into core storage, the P-C begins (at /0000) executing the instructions that were stored from the first card if in run mode. The first card must contain instructions to load the remainder of the program cards.

2.2.2 1054 Standard IPL Procedure

When the 1054 Paper Tape Reader is used for initial program load, tape data is loaded into core storage, starting at location /0000 and loading successively higher core storage locations until an end-of-record punch is sensed in the tape. Each core storage location stores the binary data from four tape characters. For example, binary data from the first tape character (channels 4-1) is stored in bit positions 0-3 of core storage location /0000 and binary data from the fourth tape character (channels 4-1) is stored in bit positions 12-15 of core storage location /0000. Channels 5-8 of the paper tape are not loaded into core storage during initial program load.

The remainder of the tape data is entered in the same manner (four characters per word) until a channel-5 punch is sensed (any channel-5 punch except when it is in a delete character). The channel-5 punch is the end-of-record character and is not read into core storage. An entire program may be loaded from paper tape in IPL mode.

Interrupt requests from the 1054 are suppressed while in IPL mode.

- 1. Load IPL tape.
- 2. Press RESET on P-C console.
- 3. Set console mode switch to RUN and press PRO-GRAM LOAD.

After the IPL tape record is read into core storage, the P-C begins (at /0000) executing the instructions that were stored in IPL mode. If the entire program was not included in the IPL tape record, the IPL record must contain instructions for loading the remainder of the tape records (program).

2.2.3 IPL into Any Core Location

In IPL mode, the I-register setting specifies the starting address for the program-load operation. When the console reset key is pressed, the I-register is reset to address /0000. However, the contents of the I-register can be set to any desired starting address before loading the program. This choice of starting address makes it possible to load a small program, one that uses displacement addressing exclusively, into an area of core storage without disturbing the contents of the normal IPL area.

Method 1 -- Loading But Not Executing the Program

- 1. Insert IPL-type program into IPL device and ready device.
- 2. Press RESET on P-C console.
- 3. Set I-register to desired load address.
- 4. Set console mode switch to SI and press PROGRAM LOAD. The program will IPL into the location specified by the I-register and then will stop.

Method 2 -- Loading and Executing the Program

- 1. Insert IPL-type program into IPL device and ready device.
- 2. Record contents of core locations /0000 and /0001, then load /4C00 into location /0000.
- 3. Load desired IPL load address into location /0001.
- 4. Press RESET on P-C console.
- 5. Set I-register to desired load address.
- 6. Set console mode switch to RUN and press PROGRAM LOAD. The program will IPL into the location specified by the I-register and then will branch to /0000 for its first instruction, which is a BSC to the loaded program whose address is in location 0001.
- 7. Restore contents of locations /0000 and /0001 recorded in step 2.

2.3 ERROR CHECK CIRCUITS

Within the processor-controller, all data is parity checked as it is written from the B-reg to storage. The P-C also checks for invalid operation codes appearing in the op-code register, and it checks for an attempt to write into a storage-protected position of core storage.

Channel address register (CAR) checking is provided to ensure that the first word addressed by a selected CAR is the first word of the correct data table.

A CAR check is made for all devices after the address from the IOCC word is transferred to the selected CAR. During the E2 data cycle, a bit-by-bit comparison is made between the contents of the selected CAR (channel address bus) and the contents of the B-register (channel data bus). If any of the corresponding bits are not equal, a CAR check error has occurred. This E2-cycle CAR check error terminates subsequent cycle-steal requests for the assigned I/O device and initiates an internal interrupt. The I/O device cannot request a cycle steal until the interrupt level status word for the internal interrupt is sensed and the I/O device is reinitialized by another XIO instruction.

Another CAR check is made for chaining each time the I/O device chains to a different data table. The CAR check at the beginning of the second data table and all subsequent data tables in the chain is accomplished as follows: The first word of the data table (second data table, third data table, etc.) must contain its own address. After the first word of the data table is addressed and loaded into the B-register, a bit-by-bit comparison is made between the contents of the B-register (channel address bus) and the contents of the B-register (channel data bus). If any of the corresponding bits are not equal, a chaining CAR check error has occurred. Subsequent cycle-steal requests are terminated and a bit is set in the DSW of the device.

The action taken by the processor-controller when an internal error is detected depends on the type of error and the position of the check-stop switch. (See Figure 1-20).

The B-reg parity error, storage-protect violation, and CAR-check error are sent to each I/O adapter via the out bus. If one of these errors occurs while a device is selected, the I/O adapter may take one or more of the following actions:

- 1. Initialize a device interrupt.
- 2. Reject the command.
- 3. Ignore the data.
- 4. Indicate the error in the device status word.

The I/O adapters also contain checking circuits. The outputs of these circuits are the sensed indicators which make up the device status word. The DSW, through proper programming, can be used to identify the type of error and to guide corrective action in the operating program. The DSW can also be used to log errors during customer run time for later analysis by the customer engineer.

The device status word indicates three types of information: (1) error or exception interrupts, (2) normal data or service interrupts, and (3) routine status. By means of the I/O monitor (2.11.1) these signals can be displayed and identified.

Error check analysis diagrams (ECAD) are provided in the maintenance diagram manual to assist in tracing errors to their source.

2.4 MAINTENANCE DIAGNOSTIC PROGRAMS

The maintenance program system was developed to test, as completely as possible, all machine functions – including data transfer, checking circuits, timings, adjustments, and I/O interaction. In addition, the programs provide fault detection, degrees of localization, and indications of machine status to assist the CE in diagnosing troubles rapidly.

The maintenance programs are provided on cards and paper tape and are fully documented in the diagnostic program manuals provided with the system.

Note: The MPX on-line diagnostics are described in 1800 Service Aid 138 and in the *1800 Multiprogramming Executive Operating System Programmer's Guide*, Order No. GC26-3720.

2.4.1 Program Tests

The following types of maintenance programs are available for the 1800 system:

- 1. Basic non-monitor programs.
- 2. Monitor-controlled programs.
- 3. Auxiliary exercisers.
- 4. I/O scope routines.
- 5. Non-monitor timing programs.
- 6. Utility programs.

- 7. Disk maintenance library.
- 8. RPQ monitor-controlled programs.

Basic Non-Monitor Programs

These programs include the monitor header and basic CPU programs (interrupt, interval timer, core, P-C function test, etc.). The monitor header program is used for initial check-out to verify correct operation of the processor-controller.

Monitor-Controlled I/O Function Tests

These tests operate under control of the diagnostic monitor and may be overlapped. Errors are indicated by error messages printed out on the assigned monitor logging device (1443, 1816, or 1053).

Programs can be run one at a time, run in a predetermined sequence, or run simultaneously in any combination, except as limited by core size. Program selection is via the data-entry switches on the console.

The monitor program controls the I/O function tests and incorporates the functions of housekeeping, program loading and execution, interrupt handling, error handling, and customer engineer communication, such as printouts.

A brief description summarizing the objectives of each program is contained in the "System Summary" part of the diagnostic test documentation.

Auxiliary Storage Programs or Exercisers

These programs allow DP I/O device functions to be exercised with minimum interference or dependence on the operating program. The auxiliary programs can be loaded and run from auxiliary storage concurrently with customer operation.

The auxiliary storage loading operation requires a resident loader which can be reloaded if necessary by the CE, but not concurrently with customer operation.

I/O Scope Routines

These are a series of one-card programs that provide the customer engineer with the ability to exercise all DP and process I/O devices with simplified routines. These programs are easily modified when desired and are fully documented with descriptions, flow charts, listings, and service hints.

Timing Programs

These are special purpose input/output programs, each of which is designed to measure some specific parameter, such as the length of inter-record gap, or to facilitate the manual adjustment of mechanical clearance, linkage, speed, etc.

CE Utility Programs

A comprehensive package of utility programs is provided specifically for the customer engineer. These programs include: one-card hex loader, hex dump (core), punch IPL card, 1053 Dump (core), 80-80 reproduce, 80-80 aux list (aux program to list cards on 1443), and trace-address stop. The utility programs do not provide any testing function in themselves.

Disk Maintenance Library (DIMAL)

On systems with an 1810A only, the DIMAL system generates a disk maintenance library of diagnostic function tests for the 1800 system and provides a method of bringing these tests into core storage for program execution.

The DIMAL system performs the following functions:

- 1. Loads monitor and non-monitor programs onto the CE disk.
- 2. Loads selected programs from disk storage into core storage and executes the programs.
- 3. Makes edit changes.
- 4. Lists edit table and program directory.

RPQ Monitor - Controlled Programs

The RPQ monitor and associated programs are shipped with all RPQ systems. The programs provide the capability of running RPQ features in overlap mode with all standard system features and I/O devices. The package consists of basic exerciser programs and provides ease of operation (simple printouts). All cards are in hex format, providing ease in program modification and ability to run CE-originated programs under RPQ monitor control.

The RPQ monitor can also be useful on non-RPQ systems. The RPQ monitor package can be obtained by ordering B/M 2147778.

2.4.2 Documentation

The documentation provided for the maintenance program system is contained in two parts.

Program Description

The purpose, requirements, operating parameters, and operating instructions for each of the programs are given in the section titled "System Summary." The basic operating instructions for each program are summarized in the section titled "Operation Summary." Both sections are arranged by PID (program identification) number.

Program Listings

The listings are written in the standard assembler program format and include comments, explanations, and detailed descriptions to help the CE understand and follow the program operation.

2.4.3 Diagnostic Approach

When a trouble is reported in some area of the system, the available programs to test that area can be found in the "System Summary" section of the documentation. If the failure is in a DP I/O device that the customer does not need while he is running his process, and the customer wishes to continue running the process, the auxiliary program should be used if one is available for that device.

If auxiliary storage is not to be used, select the simplest program that will provide the desired diagnostic or exerciser functions.

CAUTION

Before testing digital and analog output functions, take necessary precautions to ensure that the tests will not interfere with the customer's process.

Since all I/O programs assume that the processor-controller is working properly, whenever the monitor program is to be used, it should be preceded by a test using the basic loader and the monitor header programs to verify correct functioning of the P-C.

When a program is selected for use, a summary of its function can be found in the "Operation Summary" section of the documentation. More detailed information can be obtained by referring to the program write-ups that accompany the program listings.

2.5 I/O MONITOR INTERFACE PANELS

The I/O monitor interface panels are provided for Field Engineering use in servicing the 1800 system. The interface panel in the 1801 or 1802 Processor-Controller is shown in Figure 2-3. It contains manual controls and signal interface connections to permit the use of the various diagnostic facilities. Interface panels are also provided in the 1826 Data Adapter Unit (for AI expander and System/360 adapter) and in the 1810 Disk Storage; however, these panels contain only the requisite interface connectors and no controls.

2.5.1 Interface Connectors

Each interface panel contains a power connector (except 1826-2) and signal connectors for attachment of the I/O monitor unit (paragraph 2.11.1). The power connector delivers SLT voltages and ground to the monitor. Each device attachment that employs the I/O monitor unit provides three signal connectors (A, B, and C) on the interface panel. The following device attachments are monitored via signal connectors on the 1801 or 1802 interface panel:

I/O channel Analog input Digital and analog output Digital input 1443 Printer 1054/1055 Paper Tape 1442 Card Read Punch 2401/2402 Tape Control Unit



Figure 2-3. I/O Monitor Interface Panel 1801/1802

The signal selection capability of the I/O channel interface makes it possible to use the I/O monitor unit with the 1816, 1053, or 1627.

The 1810 Disk Storage attachment circuits are monitored from the signal connector panel in the 1810. A power connector is provided, and one set of signal connectors (A, B, and C) is provided for each single disk storage. Thus, an 1810 may have one, two or three sets of signal connectors depending upon the model (A1, A2, A3, B1, B2, or B3).

The 1826 Data Adapter Unit includes monitor connections for the AI expander, System/360 adapter, selector channel, or communications adapter if these features are installed. These features are monitored from panel "P" in the 1826 (system diagram YB650). The panel contains one power connector and sets of signal connectors (A, B, and C) for each adapter.

The signal interface lines on the various I/O monitor interface panels provide a convenient means of delivering prime test point data to the I/O monitor unit from the device under test. Some devices also receive manual control signals from the monitor via the signal interface lines.

2.5.2 Functions of Switches -- 1801/1802 Interface Panel

Force Auxiliary On/Off: This toggle switch (number 9, CA311) is set to the on position to initially load (from card or paper tape into auxiliary storage) a resident loader program for diagnostic routines. The entire processor-controller

is used, but main core storage cannot be addressed. After the loader program is in auxiliary storage, the switch is turned off and the manual CE interrupt is used to load the diagnostic program into auxiliary storage.

Use Meter Switch: In the customer position, this keyoperated switch (CA311) enables the use meters in DP I/O equipment. In the CE position, this switch disables all use meters.

The switch must be in the CE position whenever a DP I/O device is being serviced, unless CE mode is utilized. (See paragraph 2.8.)

Interrupt to Auxiliary/Main Storage: In the auxiliary position, this toggle switch (number 10 on CA311) will cause a CE interrupt branch vector into auxiliary storage address /0001. The return address is stored in 000A of main storage. In the main-storage position, this switch will cause a CE interrupt branch vector into main storage address /0001. The return address is stored in /000A of main storage.

CE Level Interrupt: This pushbutton switch (CA311) causes a CE interrupt into auxiliary storage or main storage, depending upon the position of the interrupt-to-auxiliary/ main-storage switch.

DC Circuit Breaker Trip: This lamp (YA145) turns on if an overcurrent CB trips in any MPS (medium power standard)

power supply in the 1801/1802 or 1826. The +48V supply and the power-failure-protect supply are not MPS power supplies and have no circuit breakers.

CE Sense Switches: These eight toggle switches (CA311) are used to direct diagnostic exercises in conjunction with sense and program switches on the programmer's console. On a 'read' command or 'sense device' command, the information contained in the CE sense switches is placed in bit positions 8 through 15 of the data word, and the information contained in the sense and program switches is placed in positions 0 through 7.

Operations Monitor: This rotary switch (CA321) is used to select one of six time intervals (5, 10, 15, 20, 25, 30 seconds) by which to check P-C operations. Once the operations monitor is activated by the switch on the programmer's console, an 'XIO control' instruction (reset timer) must be executed during programmed operations at appropriate intervals to prevent timing out. If the reset command is not given during the selected time interval, the timer expires and the alarm circuit is activated. Timeout can also be caused by a power failure, program hangup, looping, or departure from predicated sequence.

2.6 AUXILIARY STORAGE

Auxiliary storage provides the capability of removing a DP I/O device from control of the customer's program for the purpose of operating the device with an exerciser program. The auxiliary storage program, plus the resident loader and any required control, are limited to 256 words. These short exerciser routines can be loaded and run from auxiliary storage concurrently with the customer's program in main storage.

The loader program for the exerciser is entered into auxiliary storage from the card or paper tape IPL device (2.2) by means of the force-auxiliary switch on the I/O monitor interface panel. Thereafter, auxiliary storage is entered by means of a CE interrupt with the interrupt-to-auxiliary main-storage switch in the auxiliary position. The CE interrupt may be initiated from the CE level interrupt switch or from the I/O device attachment operating in CE mode. The CE interrupt is serviced in auxiliary storage by the exerciser program; then control is returned to the main program by an indirect BOSC (branch out) instruction.

No interrupt polling takes place while operating in auxiliary storage; therefore, only internal interrupts can occur until after exiting auxiliary storage.

Note: If an internal interrupt occurs while in aux storage, the CE interrupt level will be reset and the system will branch to the main storage internal interrupt routine. Upon completion of the routine, instead of returning to the aux storage address in use at the time of the internal

interrupt, a BOSC indirect instruction will branch to the corresponding main storage address. Thus, any program that branches out of an internal interrupt routine will return to an address undefined by the program if the interrupt routine was entered from aux storage.

When a data channel operation is initiated in auxiliary storage, an additional CAR register flip-flop is set along with the CAR register. There is an auxiliary CAR bit for each CAR register, and when cycle stealing occurs, this auxiliary CAR bit controls cycle stealing into auxiliary storage. Thus, cycle stealing into auxiliary storage can occur during the main program, and cycle-stealing into main storage can occur during the auxiliary program.

2.7 CE INTERRUPT

The CE interrupt is used specifically for calling diagnostic routines in either auxiliary storage or main storage.

There are two ways that a CE interrupt can be initiated:

- 1. Depressing the CE-level-interrupt pushbutton on the I/O monitor interface panel.
- 2. A device previously placed in CE mode has been selected and is attempting its normal interrupt.

The CE interrupt is on the lowest priority level in the system and does not respond to a sense-interrupt command. The CE interrupt is not program maskable; however, all interrupts can be suppressed by the disable-interrupt switch on the programmer's console.

The CE interrupt entry differs from the normal interrupt in the following ways:

- 1. The program will branch to location /0001 in either main or auxiliary storage, as determined by the setting of the interrupt-to-auxiliary/main-storage switch.
- 2. The return address (for the mainline program) is stored in location /000A of main storage regardless of the setting of the interrupt-to-auxiliary/main-storage switch.

2.8 CE MODE

The CE mode of operation allows a DP I/O device to be serviced on-line with minimum interference with the customer's program. While in CE mode, the device will place its interrupt request on the CE interrupt level and not on its regularly assigned level. No provision is made for operating the process I/O features or the tape control unit in CE mode.

A device must be placed in CE mode for proper operation with the exerciser program in auxiliary storage. The device is placed in CE mode, usually at the start of the auxiliary program, by executing a special XIO instruction. The IOCC contains the device area code, a function code of 000, and modifier bit 15=1. The device is removed from CE mode by the same instruction with modifier bit 15=0.



Modifier bits 11 through 14 are used only for 1816 and 1053 selection as follows:

Device
1816 or first 1053
Second 1053
Third 1053
Fourth 1053

Only one device is placed in CE mode at one time.

In addition to placing its interrupt request on the CE interrupt level during CE mode, the device adapter changes its device status word in the following manner:

- 1. The ready status bit is forced into a "not ready" condition.
- 2. The busy status bit is forced into a "not busy" condition.

When the device is not in CE mode, the true ready and busy conditions are presented by the standard indicators, and the two special indicators remain off (zero).

The reset key on the programmer's console will remove devices from CE mode.

2.9 PROGRAMMABLE TEST LATCH (CE TEST PULSE)

A programmable test latch (system diagram PC071) provides a -12V to 0V signal for use as an external sync or as an impulse to the pulse counters. The test signal is carried on black-and-yellow twisted pair from the DAO basic board to the external-sync terminal block (TB19) in the 1801/1802. The signal is available at TB19-12 and dc common at TB19-13.

Test pulses are generated by alternately setting and resetting the test latch with a DAO 'control' command. *Note:* The test latch is a feature of DAO basic and requires that the system have DAO capability.



Console reset or power-on reset conditions the test signal to -12V. The /6401 command drives the signal to 0V and the /6400 command restores it to -12V. The pulse duration and repetition rate are controlled by the program.

For pulse counter testing, the programmable test signal is used in conjunction with diagnostic program 08C8. After first removing the customer's pulse input, terminals TB19-12 and TB19-13 are jumpered to the desired pulse-counter input terminals on gate R of the 1801 or 1826. (The analoginput twisted-pair test cable can be used for this purpose.)

Note: The customer shall assume responsibility for disconnecting his terminals.

The test signal is made available at remote 1826 units by jumpering terminals TB19-12 and TB19-13 to the CE phone line (paragraph 2.11.6), then connecting jumpers from the phone line to the pulse-counter input terminals at the remote unit.

2.10 CE CYCLE-STEAL TEST

Provision is made for the CE to selectively test the cyclesteal control circuits with the area-0 programmed interrupt (XIO control function).



The instruction does not set any interrupt level flip-flops but does turn on the 'program interrupt selected' line.

On the XIO data cycle, the 'program interrupt selected' line generates a 'cycle steal request test' signal and a 'cycle steal acknowledge test' signal. The 'cycle steal request test' signal is manually jumpered to the desired 'CS request level' terminator (system diagram CT971), and the 'cycle steal acknowledge test' signal is manually jumpered to the corresponding 'CS level acknowledge' terminator (system diagram CT971).

The CAR exerciser program 08B5 is designed to be used with the CE cycle-steal test function.

2.11 GENERAL TEST EQUIPMENT

A list of tools and test equipment necessary to service the 1800 Data Acquisition and Control System is given in the Appendix.

2.11.1 I/O Monitor Unit

The I/O monitor unit is a service tool capable of displaying the status of registers, latches, and control signals in I/O device attachments while the I/O device is stopped or in operation.

Information concerning the I/O monitor unit is in the Field Engineering Theory-Maintenance Manual, *IBM 1800* Data Acquisition and Control System, I/O Monitor Unit (See FE Bibliography -- 1800 System, Order No. SY26-0550.)

2.11.2 Oscilloscope

The scope used on the 1800 system should meet or exceed the specifications of the Tektronix Model 453 Oscilloscope.

2.11.3 CE Indicator Latch Card (P/N 5801358)

An optional CE indicator latch card (Figure 2-4) is available from Mechanicsburg as a troubleshooting aid for SLT machines. Thirty-three inch jumpers (P/N 4203785) with SLT connectors for use with the latch card and replacement lamp assembly (P/N 5711078) are also available as needed.

The CE latch is a 2-12 SLT card which plugs into the pin side of the SLT board. It can be plugged into any two vertically adjacent locations *except* edge connectors. The card is intended for use in socket locations with no discrete wiring; however, with care, it can be used in socket locations with no more than one discrete wire wrap on any pin. If the card is left on the SLT board for extended lengths of time, normal machine vibrations may cause it to work out on the pins and lose contact.

Plugging the card into the board provides voltages (+3, -3, +6) and ground only. The card was designed for use with medium- and high-speed SLT circuits which require +3 volts on pin D03.

CAUTION

Slow-speed circuits have +12 volts on pin D03. If there is any doubt, measure pin D03 with a voltmeter or scope.

The card must be plugged in with the lamp on top and the modules on the right. If the card is

plugged in upside down or in the card side of the board, circuit damage may result.

The card extends far enough to cause damage if gates are closed with card installed.





Figure 2-4. CE Indicator Latch Card

The CE latch has an indicator bulb, a reset switch, a reset line, plus and minus sync points for scope triggering, and two five-legged AND blocks ORed to turn on the latch. Inputs are brought to the card by jumpers.

Note: If only one input to an AND block is to be used, it must go to the high-impedance input. If two or more inputs are used, one must go to the high-impedance input. These high-impedance inputs are so designed that the CE latch is not set if the input is floating.

The CE latch can be used in a variety of ways. Some of them, with examples, are listed below.

- 1. *Baby Sitter:* To find out if several inputs are all plus at the same time, plug the card into the pin side of the SLT board and jumper the suspected lines to one of the AND blocks. Be sure that one of the jumpers goes to the high-impedance input. If all the lines go plus together, the latch will turn on and light the indicator. Reset the latch by pressing the reset button on the card.
- 2. *Meter or Scope Substitute:* A scope may show a line at or near ground level which may or may not be floating. Jumper the line to the appropriate high-impedance input. If the line is floating, the latch will *not* set. If the line is not floating, the latch will set.
- 3. One-Time Pulse Detection: If a line should not change during a particular sequence of events, jumper the line to the appropriate high-impedance input. For example, if the line is plus and should never go minus, jumper it to the minus high-impedance input. If the line changed value or had a pulse on it, the latch will turn on.
- 4. Scope Sync Point: The necessary signal lines for the syncing condition can be jumpered to one of the AND blocks. Jumper a reset signal, such as a clock pulse, to the reset line on the card. The latch will then turn on with the ANDing conditions and turn off under control of the reset line, furnishing a stable sync point. The scope sync lead is plugged into the plus or minus sync point on the latch card.
- 5. Temporary Fix: Turn the latch on and reset as described in item 4. Use either the plus or minus sync output to condition circuit requiring the temporary fix.

2.11.4 Extender Card

Having available logic blocks to develop sync signals etc. is often helpful in servicing the 1800 system. The extender card (Fig. 2-5) is used to connect spare SLT cards to the pin side of an SLT board. Use jumper wires to connect signals to the input pins of the spare card. The output pins make the newly developed signal available for use with the CE indicator card (2.11.3), I/O monitor (2.11.1), oscilloscope, etc. Use any spare SLT card that contains the desired functions; two extender cards are needed to connect a double SLT card. Four common SLT cards and their input and output pins are shown in Figure 2-6.

Part numbers:

Extender card -	5808354
Jumper 15" -	2197864
Jumper 36" -	2200079

CAUTION

Exercise care to ensure proper orientation of extender card and spare SLT card (Figure 2-5).

The CE indicator latch card *must not* be plugged into the extender card. The voltage pins on the CE latch card are *only* oriented for SLT backpanel plugging.

Do not plug the extender card into a cable connector position on the SLT board as the proper voltages are not present.

2.11.5 Seven-Position Binary Counter

Intermittent errors may be simplified or localized by means of this counter. Sequential movements of clocks or rings or the logical progression of an adapter can be studied by this method of diagnosis.

As an example, Figure 2-7 shows the necessary connections to determine the failing column on a 1442 data error problem. Because the counter starts at 0 and the card columns are numbered from 1, the number of the failing column will be one more than the accumulated count.



Figure 2-5. Extender Card



• Figure 2-6. Common SLT Cards

Part numbers:

AND/OR card	-	5800000
Seven-position binary counter	-	5803793
Light indicator card	-	5803975

2.11.6 Remote Switch Box

The remote switch box (P/N 2105671) permits limited control of the processor-controller from remote locations. The switch box is provided with a 30-foot cable that can be connected to the 1801/1802, 1826-1, or 1828-1. The 1826-1 and and the 1828-1 are free-standing units that can be located at distances up to 100 feet from the processor-controller.

The remote switch box contains four control keys: start, stop, immediate stop (causes dc reset), and CE interrupt. These keys perform the same functions as do their counterparts in the 1801/1802.

Cable connections for the remote start circuit are shown in Figure 2-8. Connections for the stop and CE interrupt are similar. The immediate-stop circuit uses only the normally open and common connections.

Three connectors, A, B, and C, are provided on the 1801/ 1802 power tailgate. The connectors are wired in parallel and can be used interchangeably. Cables to the remote units are normally plugged into connectors A and C, and a shorting plug is placed in connector B. At each remote location, two interchangeable connectors are provided to receive the cable from the 1801/1802 and the cable from the remote switch box.

To use the remote switch box, the shorting plug is removed and the remote switch box is plugged into the available connector at the 1826-1 or 1828-1, or it may be plugged into the 1801/1802 connector vacated by the shorting plug.

The remote switch box cable must be disconnected when it is not being used, and the shorting plug must be replaced in the 1801/1802 connector.

CAUTION

The processor-controller switches that are duplicated by the remote switch box should not be used when the remote box is connected, as their operation will be unpredictable.

CE Phone Line

A two-conductor phone line is included in the signal cable to the remote switch box connectors. The line is terminated at phone jacks adjacent to the remote switch box connectors in the 1801/1802, 1826-1, and 1828-1.

The phone line permits voice communication between customer engineers at widely separated units, using IBM sound-powered phones.

With the phones disconnected, the phone line can be used as an extension of the meter leads for checking continuity of interconnecting machine cables. For external-sync or pulsecounter testing, the phone lines can be jumpered to TP19-12 and TB19-13 in the processor-controller to make the programmed test signal available at the remote 1826.



• Figure 2-7. Seven-Position Binary Counter



Figure 2-8. Cable Connections to Remote Start Circuit

2.12 PROCESS I/O TEST EQUIPMENT

2.12.1 Fluke* DC Differential Voltmeter

The analog output features are calibrated using a Fluke 885A/AA Precision Voltmeter (Figure 2-9) obtainable from the area ICAR center.

The Fluke meter is a general-purpose, precision voltmeter that operates on 115 Vac. It compares the input voltage with a self-contained reference voltage by means of a high-inputimpedance null detector.

An instruction booklet is included with the meter.

^{*}Trademark of John Fluke Mfg. Co., Seattle, Washington



Figure 2-9. Fluke Precision Voltmeter (P/N 453191)

2.12.2 Analog Input Calibration Facility

The analog input calibration facility (Figure 2-10) is housed in the 1828-2 Enclosure that abuts the 1801, 1802, or 1826 containing the AI basic boards. The calibration facility is mounted inside the upper right-hand side of the 1828-2 frame and is accessible from the rear of the enclosure.

Primary power is supplied to the calibration facility through the AI calibration switch on the left side of the 1828 bonnet.

The calibration facility consists of a 30-volt ungrounded power supply, a precision voltage reference unit of 6.3 volts, a resistive divider network, and a high-level solid-state multiplex switch. The circuit schematic is shown on system diagram YD120.

The calibration facility provides the following dc reference voltages (nominal) for calibration of AI features:

+5 volts	100 mV
-5 volts	50 mV
500 mV	20 mV
200 mV	10 mV



Figure 2-10. Analog Input Calibration Facility

Exact voltages between terminals are measured at the factory and are recorded (to five significant digits) on the reference unit.

The analog reference voltage can be connected to the special multiplex switch (terminals A and C) for direct switching onto the analog input coaxial cable under program control. The coaxial output of the calibration facility connects to the AI coaxial input cable at the "T" connector (terminal 5) of the last 1851 Multiplexer Terminal installed in the 1828. The special multiplex switch is selected by multiplexer address /13E8, which is outside the normal range of MPX/S addresses. (Actually, any address /13xx will select the special switch.)

When the analog reference voltage is not being used for calibration, the coaxial cable is left connected for +5V switched input to the analog input bus, and the AI calibration switch is left on. The multiplexed calibration point can be addressed at any time by the customer program or diagnostic program for an operational check on the ADC.

For ADC calibration, and for checking accuracy and repeatability on systems with MPX/S inputs, the output of the multiplexed calibrate point (terminals A and B) is connected directly to the input terminal block on the ADC board. The coaxial cable is disconnected at each end and is replaced by a twisted-pair cable that is provided with the calibration facility.

For calibration of differential (low-level) amplifiers, the analog reference voltage is disconnected from the multiplex switch input and is connected via twisted pair from the appropriate low-level output terminals on the calibrate card to an unused MPX/R input point assigned to the amplifier being calibrated. The reference voltage is connected in this same manner when running accuracy and repeatability checks on systems with MPX/R inputs.

Precautions

The following precautions should be observed to prevent damage to the calibration source or impairment of its accuracy.

- 1. Do not connect calibration source to customer terminals until current element and customer lines have been removed by customer.
- 2. Do not connect calibration source to more than one analog input at a time.
- 3. Do not permit prolonged shorting of calibration source output terminals.
- 4. Because of impedance mismatch, accurate measurements are not possible if the calibration source is connected directly to a solid-state input point.

2.12.3 Digital Input Test Card

The digital-input test card (P/N 2195669) is used in conjunction with diagnostic programs 0824 and 0825 to test the

The DI test card consists of a specially wired SLT connector card fitted with two 12-inch leads. Lead 1 is connected to bit positions 0-2-4-6-8-10-12-14 of the test card, and lead 2 is connected to bit positions 1-3-5-7-9-11-13-15.

For testing digital inputs or process interrupts, the input cable from the "R" gate is disconnected at the socket on the adapter board, and the test card is plugged onto the pins of the same socket on the reverse (pin) side of the board.

CAUTION

The SLT board can be destroyed if the test card is installed upside down. The card is labeled to indicate proper orientation.

DI Group	PI Group	Socket
0	1	N2
1	2	N3
2	3	N4
3		N5
4		N6
5		N7
6		A6
7		A7

The test leads are connected to either +3V (D03 pin) or -3V (B06 pin), depending on the bit pattern desired. Pin connections for various bit patterns are shown in the following table.

Pin Cor	nnection	Resulting		
Lead 1	Lead 2	BIt Pattern	nex	
D03	B06	101010101010101010	АААА	
B06	D03	010101010101010101	5555	
D03	D03	11111111111111111	FFFF	
B06	B06	000000000000000000000000000000000000000	0000	
			14179	

2.12.4 Digital Output Test Cable

The digital-output test cable (P/N 2195696) is used in conjunction with diagnostic program 0827 to test the digital output feature.

The DO test cable consists of a 10-foot cable with a serpent connector on one end and an SLT connector card on the other end. For testing a digital output group (16 points), the signal cable that connects the DO adapter to the "R" gate is disconnected at the socket on the adapter board, and the test cable is plugged onto the pins of the same socket on the reverse (pin) side of the board. Do not disconnect the *return* cable used with ECO and PO groups.

DO	Signal
Group	Cable
0	A6
1	A7
2	N2
3	N6

The other end of the test cable is plugged to either the A or B signal cable of the I/O monitor unit. (The I/O monitor unit power cable must be connected to the monitor interface panel.)

The data that is sent to the DO group by the program will appear in the monitor display lamps as the *true value* for register output, and as the *1's complement* value for electronic "contact" operate and pulse output.

2.12.5 1856 DAC/PVR Extender

The DAC/PVR extender (P/N 2182700) allows access to the components in a DAC or PVR module while the module is connected into the system. The extender (Figure 2-11) is a hollow shell that occupies one unit space in the 1856. Connectors at each end of the extender are wired together internally.

In use, the extender is plugged into the 1856 in place of the module to be extended, and the module is then plugged into, and supported by, the extender.

Note: The extender is intended for diagnostic purposes only. Do not use extender when calibrating the analog output features.



Figure 2-11. 1856 DAC/PVR Extender (P/N 2182700)

2.13 CORE STORAGE TEST EQUIPMENT

2.13.1 Oscilloscope

The scope used for troubleshooting and adjusting core storage should meet or exceed the specifications of the Tektronix Model 453. Scopes not meeting this requirement should be used in an emergency only.

2.13.2 Differential Scope Cable

The differential scope cable (P/N 218907 is a shielded, twisted pair with 150-ohm termination to scope ground. It is used to scope sense lines differentially, with the scope in "Ch. 1 added to Ch. 2 (INV)" mode.



These leads can pick up noise even though they are twisted and shielded. They should be plugged and removed from the sense amps only when the machine is stopped, or extra bits will result. The leads should not be left attached to the core storage unit during long-term tests, because of impedance characteristics and noise pickup. Do not leave only one lead attached to a sense line.

2.13.3 Current Probe

The Tektronix P6016 current probe (P/N 451213), or equivalent, should be used to scope core storage waveforms. The terminator (P/N 451214) must be used with the probe. Fuzzy signals will sometimes be seen when using a current probe; this condition is normal and is caused by the dc flux buildup in the probe.

2.13.4 Core Storage Current Probing Card

The current probing card (P/N 2182906) is used with the oscilloscope current probe for measuring X- and Y-drive currents. The current probing card consists of a card offset that is wired with 3-inch jumpers to provide current loops in the core drive lines.

When it is necessary to measure core storage drive currents, the array connector block containing the desired drive lines is removed with the jumper block removal tool (P/N 2108860) and replaced with the current probing card (Figure 2-12).



Figure 2-12. Core Storage Current Probing Cards

CAUTION

System power must be removed when removing or installing connector blocks. Excessive connectorblock removals must be avoided (see 1.5.1). Insert probing card with red wires on left (D pins).

2.13.5 Card Offset and Four-Inch Jumpers

The card offset (P/N 452530) with 4 inch jumpers (P/N 452655) is an unassembled version of the core storage probing card (P/N 2182906). The jumper block and jumpers provide flexibility to the CE, allowing X- or Y-drive lines to be swapped at the block or between several blocks (Figure 2-12).

CAUTION

Extreme care should be exercised to prevent destructive shorting when using the jumper block. This tool should

not be used on sense lines because of excessive noise pickup. See 2.13.4 for information concerning connector-block removal.

2.13.6 Thermometer

The thermometer (P/N 5392366) is recommended as an onsite tool for 2- and 4-microsecond systems. The thermometer is used to set the temperature tracking voltages to the actual intake air temperature at the core storage unit being adjusted (see 4.4.3).

2.13.7 Meter (Weston 901)

The Weston 901 (P/N 460879) has an accuracy of 0.5%. A meter with equivalent or greater accuracy should be used to set core storage voltages. A less accurate meter should be used in emergencies only.

Chapter 3. Preventive Maintenance

The 1800 system is designed for minimum routine maintenance, as shown in Figure 3-1.

Filter cleaning and replacement is the primary preventive maintenance function. In a relatively clean and air-conditioned environment, filters should not require changing more often than the six-month interval. In particularly dusty environments, it will be necessary to check and replace filters on a schedule learned by experience on the particular system.

Fans and blower motors in the SLT gates and power supplies have sealed bearings that are permanently lubricated.

Electromechanical DP I/O units require maintenance according to their published schedules. As with filter replacement, these schedules will have to be adjusted according to the dictates of usage, rate of wear, and environment.

It should not be necessary to run diagnostic programs on a scheduled basis. The exception is where the customer's programming detects the possibility of failures of a specific or nonspecific nature or where the diagnostic program is utilized as a calibration or adjustment check.

Code Lo		Location	Ener	Oranghing		
U	R	Operation	rreq		Kelerence	
0		Filter, Blower	As Req	Check for dirty filters; replace as required. Check cooling fans for proper operation.	Sections 4.2.2 5.4.3	
8		ADC		Check ADC accuracy and repeatability and recalibrate if necessary. Refer to system logics for calibrate procedure.	System Diagrams	
3		Amplifier	4	Check and recalibrate, if necessary, the buffer or sample and hold amplifier in the 1801/1802/1826 and the differential amplifiers in 1851's. Refer to system logic for calibrate procedure.	Q0810, Q0815	
1		Analog Output		Check and recalibrate, if necessary, the Analog Output feature. Note: Fluke 885 A/AA Precision Voltmeter is required and can be obtained from Area ICAR Center.	System Diag TA002	
9		Misc		Inspect for loose connectors, SLT boards, modules, etc. Check system grounding net- work and line cord for correct operation and safe condition.		

14147D

• Figure 3-1. 1800 System Preventive Maintenance Chart (Series 4)

Section 1. Basic Unit

4.1 PANEL LAMPS

Indicator lamps and message lamps used in the IBM 1800 Data Acquisition and Control System are removable from the front of the panel.

4.1.1 Indicator Lamp Removal/Replacement

- 1. Grasp burned-out lamp with thumb and forefinger and pull straight out.
- 2. Insert new lamp in socket. The lamp and socket are keyed for correct alignment.

4.1.2 Message Lamp Removal/Replacement

- 1. Remove message button by pulling straight out.
- 2. Remove old lamp and insert new one, using tool, P/N 461163.
- 3. Reinstall message button by pressing straight in.

4.2 GATE BLOWERS

4.2.1 Blower Removal/Replacement

The gate blower assemblies are designed for quick removal. Blower motor lubrication is not required.

- 1. Remove mainline power.
- 2. Disconnect the blower power plug at the hinge end of the gate.
- 3. Support the blower assembly with one hand. Turn the latch (Figure 4-1) counterclockwise and uncouple the latch.
- 4. Support the blower assembly with both hands and pull the assembly away from the hinge end of the gate.
- 5. Replace the blower assembly by reversing the removal procedure.
- 6. Turn on mainline power and check blower for proper operation.

4.2.2 Filter Replacement

All blower assemblies in the SLT gates contain replaceable filters. These filters must be inspected regularly on a schedule dictated by the environment and replaced whenever air flow is obviously being restricted. It is not necessary to remove power when replacing gate filters; however, care must be taken not to contact electrical connections with filters that have metal frames.

- 1. Open SLT gate.
- 2. Grasp sides of filter at end of gate opposite gate hinges and pull down to release filter from the plunger retainer.
- 3. Pull filter from the lip on the hinge end of the gate and lift out.

Note: Plastic filters can be cleaned by vacuuming or by washing in warm water that contains a mild soap or detergent. If filters are cleaned by washing, a system of rotation should be set up whereby a thoroughly dry filter is available to replace the one that is presently removed. Filters that are cleaned by vacuuming should be reinstalled so that the direction of airflow is the same as it was before removal. Discard any filter that shows signs of deterioration.

4. Install clean, dry filter by inserting under lip at hinge end of gate and snapping into position.

4.3 CENTRAL PROCESSING UNIT

4.3.1 Service Check

The diagnostic monitor header program 0800 provides a quick check of basic CPU functions, and indicates those areas that require further checking.

4.3.2 Phase A/B Adjustment

Phase A and phase B pulse durations should be equal within 10%. Favor a shorter phase B pulse duration. Adjustment is made at the 1-volt level of positive transition.

Set up scope as follows:

Vert (Chan 1 and 2): 1 V/div Horizontal: 50 ns/div (2 µs); 100 ns/div (4 µs) Sync: -, B phase Mode: Alternate

To adjust:

- 1. Place mode switch in run position.
- 2. Scope '+A phase power' at B-B2F2J05 (system diagram CC021).
- 3. Scope '+B phase power' at B-B2F2J10.
- 4. Adjust oscillator potentiometer at B-B2J4 for correct phase-A and phase-B pulse widths.



Figure 4-1. Gate Blower Removal

5. After adjustment, check interval-timer time bases for proper duration and run CPU diagnostics.

4.3.3 Operations Monitor

Service Check

Use the following procedure to check the monitor time periods.

1. Turn off operations-monitor toggle switch to reset the timer circuit.

- 2. Select time period with the op-monitor rotary switch on the I/O monitor interface panel.
- 3. Turn on operations-monitor toggle switch and measure the time required for the alarm lamp to turn on. Time periods should measure within $\pm 10\%$ of the selected value.

Adjustment

If any time period requires adjustment, use the procedure outlined in the Service Check and adjust the corresponding pot on the card at B-A1L5 to obtain the correct timing within $\pm 10\%$.

4-2 (2/70)

The following table lists the pot locations on the card. If any time interval is adjusted, each succeeding time interval must also be adjusted in the order given.

Op Monitor Period (seconds)	B-AIL5 Pot (Top to Bottom)
5	1
10	2
15	3
20	4
25	5
30	6

4.4 CORE STORAGE

4.4.1 General Precautions

- 1. Do not remove a core storage card with system power on.
- 2. Do not apply power to the system with a core storage card removed.
- 3. When removing or inserting SLT cards adjacent to the core array, take care not to disturb the pressure contacts on the sides of the array.
- 4. Do not disturb the core planes.
- 5. Do not leave the array unit unattended when the covers are removed.
- 6. Do not remove minibus plugs unless absolutely necessary to the maintenance procedure. Use extreme caution when replacing plugs; plugging to the wrong pins can damage the core array.
- 7. Use an SLT scope-probe tip when probing with power on. Shorting of adjacent pins can cause circuit damage.

4.4.2 Service Check

Core function tests 08CA, 08CB, and 08CC are nonmonitor programs that verify proper operation of core storage.

Core adjustment programs 08C0 and 08C1 exercise core storage for adjustment purposes.

The core adjustment programs (08C0, 08C1) should be run if the function tests fail to show a suspected core storage problem.

4.4.3 Core Storage Adjustments

Core Storage adjustments are set for optimum core storage operation. Do not change these adjustments unless a card is changed that contains a core storage adjustment pot, or failure patterns indicate that adjustments are needed (review section 1.7). For adjustment procedures, see logic page SD013 at EC731503A or later for 4-microsecond storage units, or logic page SA022 at EC731506C or later for 2-microsecond storage units. A sealing compound has been added to core storage adjustment pots to maintain integrity of factory settings. The seal can be broken whenever adjustment is required in the field.

To avoid shorting to adjacent components, use the plastic alignment screwdriver, P/N 460811, when adjusting pots in the core storage circuits.

Refer to paragraph 2.13.4 for information on the current probing card provided for scoping X and Y drive lines.

Proper operation of core storage temperature tracking circuits requires that the core storage cover be closed except for brief periods of time. New production machines include a hole in the cover to allow adjustment of the VRef pot while the cover is closed. An 1800 Service Aid (number 67) explains how to install holes in existing covers.

4.4.4 Array Removal/Replacement

- 1. Remove all power to the system.
- 2. Remove adjacent cards.
- 3. On the wiring side of the board, remove the minibus connectors to allow removal of the array connector blocks.
- 4. Remove the array connector blocks.
- 5. Remove the four clamping screws that secure the array to the board.
- 6. Pull array out straight to prevent damage to pins and land patterns on the core unit. Place the array in a safe and secure working area.
- 7. Replace the array in the reverse order.

4.4.5 Core Storage Board (BSM) Removal/Replacement

When it is necessary to replace the core storage unit, the core array and board are replaced as an assembly.

- 1. Remove all voltage crossover connections to the laminar bus.
- 2. Remove temperature tracking wires as required:
 - a. Four-microsecond core storages none.
 - b. Two-microsecond core storages and no 1803 from board at B-A3.
 - c. System with 1803 from boards at B-B3 in 1801/ 1802 and at B-B2 in 1803.
- 3. Unplug SLT flat cables at board connectors.
- 4. Remove cable clamp on outer edge of board (card side) and remove SLT cards in outer columns of board.
- 5. Remove eight mounting screws with allen wrench, P/N 2018490.
- 6. Carefully withdraw core storage unit from gate directing the assembly away from the laminar bus so as to clear the voltage crossover wires.
- 7. Replace the assembly in the reverse order.

4.4.6 Core Storage Diodes Removal/Replacement

Diodes are field replaceable. To remove, cut the leads as close to the defective diode pack as possible. Solder the new diode pack to the existing leads. Diode pack part numbers are:

	Formed leads	Unformed leads	
Common anode	2192714	2391100	
Common cathode	2192721	2391101	

A discrete GY diode (P/N 2414891) may be used in an emergency if the diode packs are not available. This diode can be used to replace the single diode that is failing.

When any maintenance is performed on a DP I/O unit, its use meter must be disabled by setting the use-meter switch (1800 monitor interface panel) to the CÉ position.

4.6 1816-1053 ADAPTER

4.6.1 Service Check

Diagnostic program 0806 is a monitor-controlled function test that checks the performance of all 1053/1816 printers on the system.

Auxiliary program 08A4 tests the operation of the 1816 Printer-Keyboard. Auxiliary program 08A5 exercises the printing functions of the 1053 or 1816 by printing a programmed test pattern.

4.6.2 Singleshot Adjustments

Adjust single shots with the CE alignment screwdriver, P/N 460811. Adjust each single shot duration to that specified in the system diagrams. Figure 4-2 is a list of 1816/1053

4.5 CHANNEL CONTROL

4.5.1 Service Check - - Interval Timers

Diagnostic program 08B2 is a non-monitor program that verifies correct operation of the interval timers.

4.5.2 Service Check - - Interrupt

Diagnostic program 08B3 is a non-monitor program that verifies correct operation of the interrupt circuits.

Section 2. Features

adapter singleshots, their durations, limits, pin locations, and logic page locations.

For adjustment service hint see paragraph 1.6.2.

4.7 1054-1055 ADAPTER

4.7.1 Service Check

Diagnostic program 0804 is a monitor-controlled function test that verifies proper operation of the status indicators and data handling by the paper-tape reader and punch.

Auxiliary program 08A8 tests the reading function of the 1054 Paper Tape Reader and the punching function of the 1055 Paper Tape Punch.

4.7.2 Singleshot Adjustments

Adjust each singleshot duration to that specified in the system diagrams. Figure 4-3 is a list of the 1054-1055 adapter singleshots, their durations, pin locations, and system diagram page numbers. For adjustment service hint see paragraph 1.6.2.

Single – Shot	Duration		Pin	Logic	
	Nominal	Limits	Location*	Page	
Keyboard Restore (Upper Pot)	25 ms	22.5-27.5 ms	H6 D1 1	EC 701	
Keyboard Service Request (Lower)	25 ms	22.5-27.5 ms	H6 D12	EC 701	
* Board C-A1 for 1st adapter; Board D-B1 for 2nd adapter					

Singleshot	Duration	Pin Location	System Diagram
Top Pot	5 milliseconds	D-A1J3B03	ES281
Bottom Pot	30 milliseconds	D-A1J3B07	ES181

28115

14103	В
	_

4.7.3 Oscillator Adjustment

While scoping the oscillator flip-flop output (D-A1F3B09, system diagram page ES242), adjust the two pots on the oscillator card (D-A1G6) for a symmetrical waveform as shown:



A = B = approximately 4.2 ms

4.8 1442 ADAPTER

4.8.1 Service Check

Diagnostic program 080F is a monitor-controlled function test that verifies correct operation of the 1442 Card Read Punch and adapter circuitry.

Auxiliary program 08A9 tests the operation of the CRP, using the image read mode. Auxiliary program 08AA tests the operation of the CRP, using the 8-8 (packed) read mode.

4.8.2 Singleshot Adjustments

Adjust 'read SS1 gate' and 'punch CB1 gate' singleshots per logic page EN521. For adjustment service hint see paragraph 1.6.2.

4.8.3 Read Emitter Strobe Timing

Adjust read emitter strobe timing per EN70121, items 19 and 20.

4.9 1443 ADAPTER

4.9.1 Service Check

Diagnostic program 080A is a monitor-controlled function test that verifies proper operation of the 1443 Printer and adapter circuitry.

Auxiliary program 08AB checks character selection and ripple registration of the printer.

4.10 1627 ADAPTER

4.10.1 Service Check

Diagnostic program 0805 is a monitor-controlled function test that executes the various movements of the plotter and permits checking of cables for correct adjustment. Auxiliary program 08A6 is a registration exerciser. Auxiliary program 08A7 is a stress exerciser.

4.10.2 Plotter Speed

Plotter speed is not adjustable. If, for any reason, there is a need to change the speed of the plotter, contact Plant FE Technical Operations (San Jose).

4.11 1810 DISK STORAGE

Service checks, adjustments, and removals for the 1810 Disk Storage are in the Field Engineering Theory-Maintenance, *IBM 1810 (2310) Disk Storage, Models A and C.* (See *FE Bibliography - 1800 System*, Order No. SY26-0560.)

Service Check

28116

Diagnostic program 0809 is a monitor-controlled function test of the 1810 Disk Storage and adapter circuitry.

4.12 MAGNETIC TAPE CONTROL (1802 ONLY)

4.12.1 Service Check -- Tape Control Unit

Diagnostic program 0807 is a monitor-controlled function test that checks for proper operation of the magnetic tape control.

Diagnostic program 080B is a monitor-controlled function test that verifies the ability of tape units to write varying length records and read them back correctly on the same or another drive.

Diagnostic program 08B9 is a non-monitor timing test that verifies proper adjustment of the magnetic tape drive.

Diagnostic program 08BD is a non-monitor function test that verifies proper operation of the tape error correction function.

No auxiliary programs are available for the TCU because it cannot be operated in CE mode.

4.12.2 Oscillator Timing

The oscillators listed in Figure 4-4 provide drive pulses to operate the control clocks for character densities of 200 bpi (bytes per inch), 556 bpi, and 800 bpi and to provide motion control for 112.5-ips (inches per second), 75.0-ips, and 37.5-ips tape units.

4.12.3 Service Check - - Read Clock Timing

The read clock consists of three binary flip-flops stepping in a cyclic fashion. (For each stepping pulse only one flip-flop changes state.) Figure 4-5 lists specifications for the gated outputs.

		Period (µsec)		
Oscillator	Туре	Nominal	Limits	Function
5.0 kc	Xtal	200.0	199.8-200.2	DC Msec Control
1.0 mc	Gated	1.0000	0.9174-1.0526	RC 556 BPI
1.0 mc	Xtal	1.0000	0.9990-1.0010	WC, DC µsec Control 556 BPI
1.44 mc	Xtal	0.6944	0.6938-0.6951	WC, DC usec Control 800 and 200 BPI
1.40 mc	Gated	0.7143	0,6557-0,7519	RC 800 and 200 BPI
			•	24137A

Figure 4-4. Tape Control Unit Oscillators

4.12.4 Service Check - - Write Clock Timing

The write clock consists of four binary flip-flops stepping in a cyclic fashion. (For each stepping pulse only one flip-flop changes state.) Figure 4-6 lists specifications for the gated outputs.

4.12.5 Service Check - - Delay Counter Timing

The delay counter consists of nine binary flip-flops stepping in a cyclic fashion. (For each stepping pulse only one flipflop changes state.) Figures 4-7 and 4-8 list specifications for the gated output in microsecond and millisecond modes.

- Start Read Clock (GN113) 0.1 µsec A B B B A B A B A B A B A C A A				
Read Clock Signal	Logic Page	Pulse Timing	in Microseconds by Tape (Jnit Model
800 BPI		Start (A) - End (B)	Start (A) - End (B)	Start (A) - End (B)
RC 0 and 1 RC 2 RC 4 Not Check Char RC 6 RC 7 RC Reset Read Skew Gate and RC Reset Write Skew Gate Set	GC232 GC232 GM213 GC232 GC232 GC232 GC232 GC232 GC233	0 - 4.2 4.2 - 6.4 8.6 - 10.8 12.8 - 15.0 15.0 - 15.4 15.4 - 15.7 21.4 - 21.7 10.8 - 12.8	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$
556 BPI				
RC 0 and 1 RC 2 RC 4 Not Check Char RC 6 RC 7 RC Reset Read Skew Gate and RC Reset Write Skew Gate Set	GC232 GC232 GM213 GC232 GC232 GC232 GC232 GC232 GC233	0 - 6.0 6.0 - 9.0 12.0 - 15.0 18.0 - 21.0 21.0 - 21.4 21.4 - 21.7 30.0 - 30.3 12.0 - 15.0	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$
200 BPI				
RC 0 and 1 RC 2 RC 4 Not Check Char RC 6 RC 7 RC Reset Read Skew Gate and RC Reset Write Skew Gate Set	GC232 GC232 GM213 GC232 GC232 GC232 GC232 GC232 GC233	$\begin{array}{c} 0 & -16.8 \\ 16.8 & -25.2 \\ 34.6 & -43.0 \\ 51.6 & -60.0 \\ 60.0 & -60.4 \\ 60.4 & -60.7 \\ 85.2 & -85.5 \\ 34.6 & -43.0 \end{array}$	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$

Figure 4-5. Read Clock Timings



Figure 4-6. Write Clock Timings

4.12.6 Service Check -- Signal Acceptance and Rejection Levels

The signal acceptance and rejection levels shown in Figure 4-9 are the criteria for correct operation of the final amplifiers. The signal levels of each channel are measured by scoping the output of the final amplifier (high and low clip pulse lines) shown on GD111, 112, and 113. For the read operation, a master signal-level tape (P/N 432152) should be run to obtain a standard amplitude signal.

4.12.7 Singleshot Adjustment

Adjust singleshots with CE alignment screwdriver, P/N 460811. Adjust each singleshot duration to that specified in the system diagrams. Figure 4-10 is a list of magnetic

tape control singleshots, their durations, limits, pin locations, and logic page locations.

For adjustment service hint see paragraph 1.6.2.

4.12.8 Final Amplifier Read/Write Adjustment

If a TCU final amplifier card (P/N 5807218 or 5806835) is replaced, all the following checks and adjustments must be performed. All voltages are to be measured with a Weston 901 meter (0.5% accuracy) or equivalent.

For these checks and adjustments, the tape unit must be attached with power on, and there must be no signal input to the amplifier (tape not moving). Room temperature must be between 60° F and 90° F.



Figure 4-7. Delay Counter Timings - - Microsecond Mode

	Re	f Się	jnal ▼		
		◀ Timing ▷]		
	l 		T		
Delay Signal	Logic Page	Function	Reference	9-Track	Villiseconds 7-Track
• -					
l 3 Tape Unit				Min. Max.	Min. M
End WDD	GM 131	Reset Go on Write	+ MS Control	See Note 1	1.7
D31 or 53 MS not LP	GM 132	End WD not LP	Rise of Go	See Note 1	1.7-
D160 TA	GM 133	Set Go in Backspace	+ MS Control	5.2 - 5.8	5.2 -
D96 TA	GM133	Set Bkwd RD or WR	GM214 + MS Control	15.9 - 17.6	15.9 -
End Read Delay	GM 132	End RD not LP	GM214 Rise of Go	9.5 - 10.3	9.5 -
		End RD Backspace	GM215 Rise of Go	1.4 - 1.6	2.7 -
		End RD LP	GM215	1.1 - 1.3	1.1 -
Bkin Reset Rd Cond	GM121	Peret Pd. Cand & Calan Plus	GM215	15.9 - 17.6	15.9 - 1
	CM 131		GM213	0.68	1.9 -
WD 320	GM 133	End WD OP	GM215	31.9 - 35.2	31.9 - 3
WD 32	GM 132	Set Read Cond On	Rise of Go Write	3.1 - 3.5	3.1-
2 Tape Unit	<u>_</u>	L			L
End WDD	GM131	Reset Go on Write	See Note 2	Check Char	Check Cho
D31 or 53 MS not LP	GM132	End WD not LP	Rise of Go GM215	61-68	61-
D 160 TA	GM 133	Set Go in Bksp	+MS Control	31.9 - 35.2	21.0 - 2
D96 TA	GM133	Set Bkwd RD or Wr	+ MS Control	31.7 - 33.2	31.7 - 3
End Read Delay	GM 132	End RD not LP	Rise of Go	19.1 - 21.1	19.1 - 2
		End RD Bksp	GM215 Rise of Go	3.4 - 3.7	6.1-
		End RD LP	GM215 Rise of Go	1.5 - 1.6	1.5 -
Bksp Reset Rd Cond	GM131	Reset Rd. Cond & Go on Bksp	GM215 +RDD	20.5 - 22.7	20.5 - 2
WD 320	GM133	End WD LP	GM213 Rise of Go	2.1 - 2.4	4.1 -
WD 17	GM214	Set Read Cond on Write	GM215 Rise of Go	63.9 - 70.4	63.9 - 7
	0		GM215	3.3 - 3.7	3.3 -
1 Tape Unit					
End WDD	GM131	Reset Go on Write	See Note 2	Check Char	Check Cha
D31 or 33 M3 not LP	GM 132	Set Go in Plan	Rise of Go GM215	12.3 - 13.6	12.3 - 1
	GM 133		GM214	63.9 - 70.4	63.9 - 7
DTOTA	GM 133		+ MS Control GM214	38.3 - 42.2	38.3 - 4
End Kead Delay	GM 132	End RD not LP	Rise of Go GM215	6.7 - 7.5	12.3 - 1
		End RD Bksp	Rise of Go GM215	1.9 - 2.2	1.9 -
		End RD LP	Rise of Go GM215	41 1 - 45 2	<u>41 1 - 4</u>
Bksp Reset Rd Cond	GM131	Reset Rd Cond & Go on Bksp	+RDD GM213	5.5. ()	-+1.1 = 4
WD 320	GM 133	End WD LP	Rise of Go	5.5 - 0.2	7.5 - I
WD 17	GM214	Set Read Cond on Write	GM215 Rise of Go	127.9 - 140.8	127.9 - 14
	1		GM215	6.7 - 7.5	6.7 -

24141 B

Figure 4-8. Delay Counter Timings - - Millisecond Mode

Operation	Acceptance Levels (Minimum Volts, p-p)		Rejection Levels (Maximum Volts, p-p)	
	7-Track	9-Track	7–Track	9-Track
High-Clip Write	3.25	3.25	2.75	2.75
High-Clip Read	2.75	2.25	2.25	1.75
Low-Clip Read	1.55		1.05	
14178				

Figure 4-9. Signal Acceptance and Rejection Levels

Single-Shot	Duration	(Nanoseconds)	Pin	Logic
(See Note)	Nominal	Limits	Location	Page
R-W Check Gate (U)	200	180-220	B3 H2B02	GC 1 13
Gate Byte A (L)	350	315-385	B3 H2D02	GC 1 13
R-W Gate (U)	300	270-330	B3 C2B02	GC111
Reset R-W Register (L)	150	135-165	B3C2D02	GC111
RC 7 (U)	350	315-385	A2L3B02	GC232
RC Reset (L)	350	315-385	A2L3D02	GC232
DC Reset (U)	350	315-385	A2C6B02	GM124
Read Clock VRC (L)	200	180-220	A2C7D02	GE221
Write Clock VRC (U)	200	180-220	A2C7B02	GE231
Delay Counter ∨RC (L)	200	180-220	A2C6D02	GE241
Note: Letters refer to pot position on card (U = Upper, L = Lower)				
				14104 B

Figure 4-10. Magnetic Tape Control Singleshots

The I/O monitor unit may be attached to indicate signal status at each step of the adjustment procedure.

Integrator Voltage Level Check:

- Voltage from D-B3C4D05 to dc common should measure +3.5V (±10%) if model 1 or 2 tape unit is attached.
- Voltage from D-B3C4D05 to dc common should measure +12V (±10%) if model 3 tape unit is attached. If voltage is incorrect, replace the card (P/N 5807219) at D-B3C4 and recheck voltage.

Low-Clip "Fixed" Setting, Seven-Track Read: Disregard this check if seven-track feature is not installed.

- 1. Press reset key on P-C console or I/O monitor unit.
 - Measure voltage between D-B3C5B03 (-12V) and the following emitter test points (shown on GD111, 112, 113). All readings must be within 0+0.02 Vdc

13). All readings must be within 0 ± 0.02 v uc.						
D-B3C5D07	D-B3F5D07	D-B3J5D07				
D-B3D5D07	D-B3G5D07	D-B3K5D07				
D-B3E5D07	D-B3H5D07	D-B3L5D07				

3. If the reading on any card is not within the limits of 0 ± 0.02 Vdc, replace the card (P/N 5806835), then recheck the voltage at its test point.

High-Clip "Fixed" Setting, Nine-Track Read:

2.

6.

- 1. Connect jumper between D-B3M5D13 (GB114) and dc common.
- 2. Press reset key on P-C console or I/O monitor unit.
- 3. Measure voltage between D-B3C5B03 (-12V) and the following emitter test points. If all readings are within 0.6 to 1.2 Vdc, proceed to "High-Clip Adjustment, Seven-Track Read."

von riuon reouur		
D-B3C5B09	D-B3F5B09	D-B3J5B09
D-B3D5B09	D-B3G5B09	D-B3K5B09
D-B3E5B09	D-B3H5B09	D-B3L5B09

4. If the reading on any card is not within the limits of 0.6 to 1.2 Vdc, replace the card (P/N 5806835). Then remove the jumper (step 1) and repeat checks and adjustments, beginning with "Low-Clip 'Fixed' Setting, Seven-Track Read."

High-Clip Adjustment, Seven-Track Read: Disregard this adjustment if seven-track feature is not installed.

- 1. Remove jumper between D-B3M5D13 and dc common. Connect jumper between D-B3M5D12 and dc common.
- 2. Press reset key on P-C console or I/O monitor unit.
- 3. Connect voltmeter (+) lead to D-B3C5B09 and (-) lead to D-B3C5B03 (-12V).
- 4. Adjust upper pot on card at D-B3C4 until the meter reads 1.75V. If this is not possible, replace card (P/N 5807219) at D-B3C4 and adjust upper pot for 1.75V.
- 5. Measure voltage between D-B3C5B03 (-12V) and the following emitter test points. All readings must be within 1.65 to 1.85 Vdc.

11111 1.00 to 1.0.	1 40.	
D-B3C5B09	D-B3F5B09	D-B3J5B09
D-B3D5B09	D-B3G5B09	D-B3K5B09
D-B3E5B09	D-B3H5B09	D-B3L5B09

- If all readings are within the limits of 1.65 to 1.85 Vdc, proceed to "Write Adjustment." If any reading is outside these limits, determine the voltage spread between the lowest and highest readings.
 - a. If the maximum spread is within 0.2V, adjust the upper pot on card at D-B3C4 to bring all output readings (step 5) within the specified range.
 - b. If the maximum spread is greater than 0.2V, record the readings, then delete only those readings

necessary to bring the spread of the remaining readings within 0.2V. Replace the cards (P/N 5806835) in the channels whose readings were deleted. Then remove the jumper (step 1) and repeat the entire adjustment procedure, beginning with "Low-Clip 'Fixed' Setting, Seven-Track Read."

Write Adjustment:

- 1. Remove jumper between D-B3M5D12 and dc common. Connect jumper between D-B2E5B13 (GB341) and dc common.
- 2. Press reset key on P-C console or I/O monitor unit.
- 3. Connect voltmeter (+) lead to D-B3C5B09 and (-) lead to D-B3C5B03 (-12V).
- 4. Adjust lower pot on card at D-B3C4 (level-setter) until the meter reads 2.5V. If this is not possible, replace card (part 5807219) at D-B3C4 and adjust for 2.5V, then repeat adjustments, beginning with "High-Clip Adjustment, Seven-Track Read."
- 5. Measure voltage between D-B3C5B03 (-12V) and the following emitter output pins. All readings must be within 2.4 to 2.6 Vdc.

D-B3C5B09	D-B3F5B09	D-B3J5B09
D-B3D5B09	D-B3G5B09	D-B3K5B09
D-B3E5B09	D-B3H5B09	D-B3L5B09

- 6. If all readings are within the limits of 2.4 to 2.6 Vdc, proceed to step 7. If any reading is outside these limits, determine the voltage spread between the lowest and highest readings.
 - a. If the maximum spread is within 0.2V, adjust the lower pot on the card at D-B3C4 to bring all output readings (step 5) within the specified range.
 - b. If the maximum spread is greater than 0.2V, record the readings, then delete only those readings necessary to bring the spread of the remaining readings within 0.2V. Replace the cards (P/N 5806835) in the channels whose readings were deleted. Then remove the jumper (step 1) and repeat the entire adjustment procedure, beginning with "Low-Clip 'Fixed' Setting, Seven-Track Read."
- 7. Remove jumper between D-B2E5B13 and dc common.
- 8. Run diagnostic program 0807. If test does not perform correctly, check signal acceptance and rejection levels (paragraph 4.12.6).

4.13 SYSTEM/360 ADAPTER

4.13.1 Service Check

Diagnostic programs test the operation of I/O commands, status indicators, data buffer, drivers, and gating controls.

Description

1. PID 08CD enables the CE to test the 1800 side of the adapter while it is off-line to the System/360 channel.

The System/360 reset line has to be tied down on the 1826 boards to run this test.

- 2. PID F4D4 may be used to test the System/360 side of the adapter when the 1800 channel has been reterminated or has bypassed the System/360 adapter feature by means of special jumper boards (P/N 2242726). Routines A and B of this section test the transfer of data between the two systems provided that tiedown jumpers are installed as called for on the System/360 printouts when execution of these routines is called for by setting section switch 2 or by instructing the diagnostic monitor to cycle routines A, B, or A and B.
- PID's 08CE for the 1800 and E4D5 for the System/ 360 running concurrently, will test all the functions of the adapter. The System/360 CPU must have available 16k bytes of storage for this test and requires the use of DMA 4, DMA 8-9, DME, or DM44. PID 08CE does not use the 1800 monitor, but uses the relocatable loader.

4.13.2 Singleshot Adjustments

Adjust the 'transfer' singleshot and the 'tag sample' singleshot per the following procedure. Use the CE alignment screwdriver, P/N 460811.

- Refer to FY141 and connect a jumper from 26A-B3F2D11 to 26A-B3L3D10. With P-C clock running, scope pin 26A-B3L3B13 and adjust *bottom* pot on card at 26A-B3L3 so that 'tag sample' pulse (negative) is 300 (±30) nanoseconds wide.
- Refer to FY201 and connect a jumper from 26A-B3F2D11 to 26A-B3L3B07. Scope pin 26A-B3L3D13 and adjust *middle* pot on card at 26A-B3L3 so that 'transfer SS' pulse (negative) is 300 (±30) nanoseconds wide.
- Refer to FV250 and connect a jumper from 26A-B3F2D11 to 26A-B3L3D02. Scope pin 26A-B3L3D12 and adjust the *top* pot on card at 26A-B3L3 so that the output pulse (negative) is 300 (±30) nanoseconds wide.
- 4. Remove jumpers attached in steps 1, 2, and 3.
- 5. While running PID 08CD, do the following:
 - a. Scope pin 26A-A3H7B07 and adjust bottom pot on card at 26A-A3H7 for a 30-millisecond negative pulse.
 - b. Scope pin A26-A3H7B03 and adjust top pot on card at 26A-A3H7 for a 30-millisecond negative pulse. (Refer to ALD FW902 for preceding adjustments.)

4.14 ANALOG INPUT

4.14.1 Precautions

1. Do not remove or install a card in the 1851 Multiplexer Terminal with system power on.

- 2. If common-mode voltage in excess of 10 volts (ac or dc) is present on the customer input lines, or if there is a possibility of the occurrence of such voltage, the lines must be disconnected by the customer prior to removal or insertion of the multiplexer relay card in that channel. Mercury bridging of the relay points during removal or insertion of the card may impress the entire common-mode voltage across the flying capacitor, relay points, or amplifier, resulting in component damage.
- 3. Multiplexing cards and amplifier cards in the 1851 units must be kept dry and free from contamination. Do not allow the protective coating on the cards to become damaged.
- 4. Handle the cards only by the edges. Fingerprints, pencil marks, and other contaminants will decrease the leakage resistance of the cards and impair the accuracy of the analog input subsystem.
- 5. Do not use cleaning solvents on cards or components in the low-level circuits.

4.14.2 Service Checks

Diagnostic program 0821 is a monitor-controlled function test that checks the analog input feature under two-data-channel (random) control.

Diagnostic program 0822 is a monitor-controlled function test that checks the analog input feature under single-datachannel (sequential) control.

Diagnostic program 0823 is a monitor-controlled function test that checks the analog input feature under direct program control.

Accuracy and Repeatability

Specifications for system accuracy and repeatability are given in the *IBM Data Acquisition and Control System Installation Manual -- Physical Planning.* (See *FE Bibliography -- 1800 System*, Order No. SY26-0560.) Accuracy and repeatability can be checked with diagnostic program 0823.

4.14.3 Analog Input Calibration

The ADC calibration procedure is given on system diagram QD810. The differential amplifier calibration procedure is given on QD815. The following reference drawings are provided: ADC analog board on QD935, differential amplifier on QC935, sample-and-hold amplifier on QD931. Information on the AI calibration facility is given in paragraph 2.12.2.

4.14.4 Singleshot Adjustments

The analog input singleshot adjustment procedures are given on system diagram QD930. Adjust singleshots with the CE alignment screwdriver, P/N 460811.

For adjustment service hint see paragraph 1.6.2.

4.14.5 Resistance Bulb Thermometer (1851 Model 2)

The RBT assembly is mounted on the rear surface of the isothermal terminal block. The resistive element is sealed in a tubular metal case and the leads are brought out to a terminal plate. Padder resistors are mounted on the underside of the terminal plate and are factory calibrated to make the RBT fit a linear resistance-temperature curve.

The RBT circuit requires no service or adjustment during normal operation. If circuit failure occurs, matching elements may be changed without affecting accuracy. However, the RBT element and its padder resistors mounted on the isothermal block are a matched set, and failures in any one of the components therein will require replacement of the entire set.

A check to verify correct operation of the RBT, the analog input path, and the ADC can be made as follows:

- 1. With the ADC, read the RBT output voltage V_{rbt} (the second address in the 1851-2 containing the RBT) and record this value.
- 2. With the ADC, read the RBT reference voltage V_{ref} (the first address in the 1851-2 containing the RBT) and record this value.
- 3. Using one of the following formulas, determine the temperature of the 1851-2 isothermal terminal block.

$$T_{rbt}(^{o}F) = 51.876 \frac{V_{rbt}}{V_{ref}} + 41.0$$

 $T_{rbt}(^{o}C) = 28.82 \frac{V_{rbt}}{V_{ref}} + 5.0$

The computed temperature should be within approximately 10°F of the room in which the 1851-2 is installed.

4.15 ANALOG OUTPUT

4.15.1 Service Check

Diagnostic program 0826 is a monitor-controlled function test that exercises and tests the reliability of the AO registers in all modes. Proper operation is verified by scoping.

4.15.2 Analog Output Calibration

Analog output calibration is performed using the Fluke 885/AA Precision Voltmeter obtainable from the area ICAR center. (See 2.12.1.)

The analog output calibration procedure is given on system diagram TA002. A reference drawing for this calibration is provided on TA004.

4.15.3 1856 Blower Removal/Replacement

The two blower assemblies in the rear compartment of the 1856 must be removed for access to terminals and connectors.

Removal

- 1. Remove ac power to the 1856 unit.
- 2. Disconnect blower power connector located above blower assembly.
- 3. Support blower assembly with one hand and disconnect the two quarter-turn fasteners by turning counterclockwise with a screwdriver.
- 4. Using care not to bend or loosen any connectors, pull blower assembly straight back.

Replacement

The blower assemblies rest against some of the cables in the rear of the 1856. All cables must be properly positioned before the blower assembly is installed.

- 1. Insert the blower power plug.
- 2. Carefully insert the blower assembly so that the blower exhaust ports enter the 1856 plenums.
- 3. Secure the two fasteners (at the top of the assembly) by turning clockwise.
- 4. Check that no connectors become bent or loosened when the blower assembly is pushed against the flat cables to permit closing the rear cover.

4.15.4 1856 Blower Filter Replacement

Each blower assembly (Figure 4-11) contains a plastic foam filter that wraps around the blower motor.

- 1. Turn off the 1828 mainline switch.
- 2. Grasp filter and remove by pulling straight out.

Note: Plastic filters can be cleaned by vacuuming or by washing in warm water that contains a mild soap or detergent. If filters are cleaned by washing, a system of rotation should be set up whereby a thoroughly dry filter is available to replace the one that is presently removed. Filters that are cleaned by vacuuming should be reinstalled so that the direction of air flow is the same as it was before removal. Discard any filter that shows signs of deterioration.

3. Install clean, dry filter by feeding the ends fully into the channels on the blower assembly.

CAUTION

Exercise care that cables under filter are not disturbed.



Figure 4-11. 1856 Analog Output Terminal - - Filter Replacement

4.16 DIGITAL INPUT

4.16.1 Service Check - - Digital Input and Process Interrupt

Diagnostic program 0824 is a monitor-controlled function test that checks the operation of digital input features under data-channel control.

Diagnostic program 0825 is a monitor-controlled function test that checks operation of digital input features under direct program control.

The digital-input test card (paragraph 2.12.3) is used with each of these tests to provide a known input bit configuration.

4.16.2 Service Check - - Pulse Counter

Diagnostic program 08C8 (I/O scope routine) is used in conjunction with the programmable CE test pulse (2.9) to check pulse counter operation.

4.17 DIGITAL OUTPUT

4.17.1 Service Check

Diagnostic program 0827 is a monitor-controlled function test that exercises the digital output registers in all modes.

The digital-output test cable (2.12.4) is used with the function test to permit displaying the DO group (16 bits) on the I/O monitor unit.

4.17.2 Singleshot Adjustments

Adjust singleshots with CE alignment screwdriver, P/N 460811. Adjust each singleshot duration to that specified in the system diagram. Figure 4-12 is a list of digital output singleshots, their durations, limits, pin locations, and logic page locations.

For adjustment service hint see paragraph 1.6.2.

4.18 SELECTOR CHANNEL

4.18.1 Service Check

The following monitor-controlled function tests are provided for checking the operation of the selector channel:

Single – Shot	Du	Duration		Duration		Logic
	Nominal	Limits	Location	Page		
PO Busy (Lower Pot)	1.5 ms	1.35-1.65 ms	B3 E3 D04	PB 051		
PO Busy Reset (Lower Pot)	1.5 ms	1.35-1.65 ms	B3 E4 D04	PB 051		
PO Reset (Upper Pot)	l.5 μsec	1.35 - 1.65 µsec	B3 E2 B02	PB 051		
			•	14102 A		

Figure 4-12. Digital Output Singleshots

0810	-	Selector channel function test
0811	-	2841 function test
0812	-	2311 function test
0813	-	Two-channel switch function test
0814	-	CE pack initialization
0892	-	2841/2311 MPX on-line test

4.18.2 Singleshot Adjustments

The selector channel singleshot adjustments are given on system diagram FS011. Adjust singleshots with the CE alignment screwdriver, part number 460811.

4.19 COMMUNICATIONS ADAPTER

4.19.1 Service Check

The following monitor-controlled function tests are provided for checking the operation of the communications adapter:

- 080E Communications adapter Wraparound
- 080D Communications adapter transmit/receive

0891 - Communications adapter MPX on-line test

4.19.2 Adjustments

No adjustments are required for the communications adapter feature.

Power on/off sequencing for the 1800 system is described in the FE Theory of Operation, Processor-Controller, and is shown graphically in the maintenance diagram manual (FEMDM).

Section 1. Basic Unit

The 1800 system operates from one three-phase mainline power cord. The primary voltage input is 208/230 Vac (+10%; -8%) at 60 Hz, or 195/220/235/380/408 Vac (+10%; -8%) at 50 Hz.

Primary power enters the 1801 or 1802 through a line filter and a 50-amp mainline power circuit breaker (CB1) and is sequenced to all system units except the 1053 Printer and the 1816 Printer-Keyboard. The 1053 and 1816 have their own mainline power cords.

For all normal maintenance operations, the circuit breakers on the 1801 or 1802 power sequence box are left on and the system is powered up and down from the on and off switches on the programmer's console. The circuit breakers are provided for isolation of branch circuit overloads, but they may also be tripped manually as a safeguard against power being restored to a unit that has been shut down for servicing.

5.1 PRECAUTIONS

- 1. Before connecting or disconnecting ac power cables in any system unit, remove primary power as directed in paragraph 1.3.2.
- 2. Before working on any power supply, remove power from the unit and allow at least one minute for capacitors to discharge. Check the dc output voltage with a meter before attempting maintenance.
- 3. Remove power before replacing power supply regulator cards.
- 4. Each power supply heat sink is at an electrical potential when power is on. Do not permit heat sinks to become shorted to one another or to the machine frame.
- 5. Do not defeat the functions of power sequence relays or sense relays by picking them manually or by jumpering the points, as damage to solid-state components may result.
- 6. Do not operate power supplies without at least 25% rated load. (See 5.5.1.)

5.2 SYSTEM POWER-ON PROCEDURE

- 1. Check that operations-monitor switch is off.
- If System/360 adapter is installed, check that System/ 360 is in a stopped condition.
- 3. Press the on button. Power-on lamp should light and gate blowers should operate in all units. After a delay of several seconds, the ready lamp should turn on to indicate that dc voltages are present and the system is ready for operation.
- 4. The lamp-test button may be pressed to check operation of all console indicator (small) lamps.

5.3 SYSTEM POWER-OFF PROCEDURE

- 1. If System/360 adapter is installed, see 1.3.4.
- 2. Turn off operations-monitor switch.
- 3. Press the off button. The off button drops all power in the system with the exception of the 115-Vac convenience outlets and the 24-Vac sequencing voltage. In the 1828 Enclosure, the 115 Vac is used to power the AI calibration facility, and the 24 Vac is used to power the PVR-2 zener reference supply.

5.4 ADJUSTMENT AND REMOVAL PROCEDURES.

With the exception of the 48-Vdc supplies and several special-purpose supplies, the 1800 system uses standard MPS (medium power standard) power supplies. They are housed in vertically mounted tubs at the rear of each unit. Servicing access is by opening the rear cover of the bay and by opening the swinging gates at the front.

5.4.1 MPS Power Supply Adjustment

It will be necessary to adjust a power supply output voltage if the regulator card is replaced or if the setting of the voltage adjustment has been changed for marginal checking purposes (1.4) or as a result of vibration.
Before adjusting or replacing a power supply whose output voltage is incorrect, determine that the input voltage at the primary of the power supply transformer is within +10%, -8% of the nominal value.

An adjustment pot (R1) on each MPS power supply permits adjusting the output voltage at least $\pm 8\%$. The lock nut on the adjustment shaft should be tight enough to prevent the shaft from turning due to vibration, but not so tight that the shaft cannot be turned with a screwdriver. Tightening the lock nut after adjustment may cause the shaft to turn and change the voltage setting.

Voltages should be adjusted as close as possible to the nominal value and should be measured with a Weston 901 meter (0.5% accuracy), or equivalent, at the points specified on the following logic pages:

1801/1802	YA010
1803	YS240
1826-1 or 2	YB140
1826-3	YB240

Voltage measurements are considered valid only after power has been on for at least 15 minutes to allow temperatures to stabilize.

The output of each MPS power supply is adjusted at installation and will change only slightly with aging of regulator components. A change in output voltage in conjunction with a machine failure is often a result of the failure rather than the cause. Do not attempt to correct the trouble by adjusting the power supply voltage.

5.4.2 MPS Power Supply Removal/Replacement

- 1. Remove mainline power and take necessary measures to prevent its being restored. Wait at least one minute for capacitors to discharge.
- 2. Disconnect external leads to the power supply terminal board.
- 3. Remove the two retaining clips (one at the top, one at bottom) on the exposed ends of the power supply rails. Slide the supply out of the machine.
- 4. Reverse this procedure to install the supply.

CAUTION

If power supply is being replaced, make certain that correct input transformer is provided (50 or 60 Hz) and that transformer primary is wired correctly for the input voltage.

5.4.3 Power Supply Filter Replacement

Fans are mounted at the bottom of each power supply tub. The fan housing contains a replaceable plastic filter (Figure 5-1) that must be periodically inspected, and replaced as required.

Plastic filters can be cleaned by vacuuming or by washing in warm water that contains a mild soap or detergent. If filters are cleaned by washing, a system of rotation should be set up whereby a thoroughly dry filter is available to replace the one that is presently removed. Filters that are cleaned by vacuuming should be reinstalled so that the direction of



Figure 5-1. Power Supply Fan Assembly and Air Filter

air flow is the same as it was before removal. Discard any filter that shows signs of deterioration.

5.5 TROUBLESHOOTING PROCEDURES

The recommended troubleshooting procedure for 1800 system power malfunctions is shown in Figure 5-2. Figures 5-3 through 5-7 show the dc voltage distribution from power supplies in the various system enclosures. These tables are useful in tracing program-detected failures to a particular power supply.

5.5.1 Power Supply Overload

Problems related to loading of dc power supplies can be analyzed by application of Ohm's law. The minimum load resistance to be expected can be found by dividing the power supply output voltage by the rated output current. For example, a 6V, 4 amp power supply can safely supply power to a load of 1.5 ohms.

5.6 POWER PAC - - 1856 ANALOG OUTPUT TERMINAL

DC service voltages for the analog output modules are listed in Figure 5-8. These five voltages are supplied by the power pac module, which receives 208V or 230V at 60 Hz (or 220V at 50 Hz) from the power outlet bus in the 1828 Enclosure.

The power pac contains a power on/off switch and two line fuses. Each dc supply has a voltage adjustment screw and an overcurrent fuse mounted adjacent to the voltage test jack on the front of the power pac. The regulator cards (SMS) for each supply voltage are accessible from the front of the power pac and are positioned in the same vertical relationship as the corresponding test jacks.

CAUTION

Turn off power pac switch before replacing regulator cards. Refer to 1.3.2.

5.6.1 Power Pac Voltage Adjustment

DC voltages supplied by the power pac are measured and adjusted on the front panel of the power pac module, using the same procedure outlined for MPS power supplies in 5.4.1. The power supply and regulator circuit are designed to accommodate moderate overloads of short duration. If the overload exceeds 25 to 50% of rated load, the overcurrent CB will trip or the fuse in the primary circuit will open. Surge-type overloads usually cause the CB to trip before the fuse opens.

A power supply can be overloaded by any condition that causes excessive current to be drawn from the supply. This could result from a sudden rise in input voltage, failure of the regulator circuit, or a decrease in load resistance.

Some power supplies in the 1800 system have load requirements that vary according to the number of machine features installed. Each of these supplies has the maximum load rating, and the regulator circuit maintains the initial voltage setting over wide variations of load. However, the regulator circuit does not function properly if the supply is operated with less than 25% rated load. To counter this condition, preload resistors are connected in the output circuits of the supplies as described on YA010 (1801/1802) and YB140 (1826).

Section 2. Features

5.7 PRECISION VOLTAGE REFERENCE

The PVR model 1 receives +30V from the power pac module and supplies a +20V (nominal) reference voltage for operation of unipolar digital-analog converters, model 1 and model 2. The PVR model 2 receives +30V and -30V from the power pac module and supplies +20V and -20V (nominal) reference voltages for operation of bipolar digital-analog converters, model 3 and model 4. The PVR-2 also receives 24 Vac from the processor-controller to power a circuit that maintains temperature stability of the zener reference during power-off periods.

Note: From a cold start, a warmup period of approximately 24 hours is required for the zener reference in the PVR-2 before accuracy will meet specifications.

PVR output voltages can be checked at the test jacks on the front of the PVR and DAC modules; however, voltage adjustment must be performed using the analog output calibration procedure given on system diagram TA002.

The PVR short-circuit protect feature (installed on EC 411740) senses either a drop in output voltage or excessive current in the PVR output circuit, and drops the output voltage to zero if either condition exists. To reset the short-circuit protect feature, it is necessary to turn off the power pac ac switch for approximately 5 seconds. When the switch is turned on, PVR output voltage will be restored only if the fault condition has been removed.

0 Figure 5-2. Power Supply Troubleshooting Guide



5<u>-</u>4 (2/70)

Group		Pri Ckt via CB1,K1,K2							
(Ref Fig. 5-2)	Power Supply	Volts	ТВ	K4 F34	F35	F36	Sense Relay	1801/1802 Distribution	Other
	@ ۱	+ 6	12-1			FII	8	Gate A (top bus 8, bottom bus 6 3 ④ , 12 ④SLT diode-gate voltage, MPX solid- state X drivers	1442, I/O monitor, 1851: solid-state block switches
	2	+ 3	13-1			F 12	4	Gate C (bus 12) SLT collector voltage; Gate N (console) Lamp Test switch	1442
	3	+ 6	12-3			F 13	9	Gate B (bus 6 ③ , 8) diode-gate voltage; Gate Q (CE Panel) CE Sense switches	
	5	+12	12-10	F 10			14	Gate A (bottom bus 4 ④) core storage; Gate B (bus 4) core storage and op monitor; Gate C (bus 4) 1627 drivers; Gate D (bus 4) TAU; Gate N switches and message lamps	1054, 1055, 1816, 1053
	۶7	+ 3	13-3			F 16	5	Gate B (bus 12) SLT collector voltage; Gate H I/O channel termination	
A	96	+ 3	7-13			F31	22	Gate A (top bus 12, bottom bus 8 ④) SLT collector voltage	
-	10	+ 3	13-5			F 18	6	Gate D (bus 12) SLT collector voltage and digital I/O subchannel termination	I/O monitor
	12	+ 6	12-6		F20		10	Gate C (bus 8) SLT diode-gate voltage Gate D (bus 8) SLT diode-gate voltage (1801 boards A1, B1; 1802 all boards)	1442, 1/O monitor, 1851 (if supply #1 is not installed)
	13	+ 6	12-8		F21		11	Gate D (bus 6) SLT diode-gate voltage (boards A2, B2, A3, B3)	
	15	- 3	13-7		F23		7	Gates A, B, C, D (bus 10) SLT bias voltage; Gates F and G integrators (1816–1053)	1442, 1/O monitor
	16	-15	13-12	F7			12	Gate A (bottom bus 6 ④) and Gate B (bus 6) two-usec core storage	
	17	-9 to -12	13-11	F8			13	Gate A (bottom bus 2 ④) and Gate B (bus 2) two-usec core storage	
	6 ①	+36	13-14			F14	-	Gate D (bus 2) contact-sense source voltage (via +36V overvoltage-protect circuit)	
	6 ②	-12	13-13			F 15	-	Gate D (bus 2) tape adapter unit	
	8 (5)	+30	7-4 via RY17, RY18, RY19			F17	17	Gate A (top bus 2) AI amplifiers and current source card	1851: differential amplifiers, RBT
В	11	-30	7-8 via RY 17, RY 18, RY 19		F 19		18	Gate A (top bus 6) A1 amplifiers, current source card, sync-ready driver; Gate C (bus 6) D1 and DAO sync-ready drivers	1851: differential amplifiers
	14 (5)	+12	12-12 via RY 17, RY 18, RY 19	F22			-	Gate A (top bus 4) S&H or buffer amplifier, MPX relay X drivers	1851: relay block switches
	18	+48	8-2 via F24 and RY 16	F 9			-	Gate C (TB11) 1054–1055 magnet drivers; Gate D (TB18) 1816–1053 magnet drivers	1054, 1055, 1816, 1053
	(1) 1801 only	, ② 1802 d	only ③ Fa	our-us	iec c	ore si	orage only	④ 32k core storage only ⑤ AI only ⑥ A	I or 32k core storage only

14196A

Figure 5-3. DC Voltages - - 1801/1802 Processor Controller

Power Supply	DC Voltage	ТВ	Sense Relay	Distribution					
1	+12	4-4	К-2	Gate B Bus 4					
2	+ 6	4-3	К-2	Gate B Bus 8					
3	- 3	4-2	К-2	Gate B Bus 10					
4	+ 3	4-1	К-2	Gate B Bus 12					
5	-15	4-5	0	Gate B Bus 6					
6	-10	4-6	1	Gate B Bus 2					
 Ready indicator on from -10V and -15V supplies after K-1 is picked by K-2. 									

12463

• Figure 5-4. DC Voltages - - 1803 Core Storage Unit

Power Supply	DC Volts	ТВ	Pri Ckt via CB2 (1801/2) & Mainline Switch	Sense Relay	1826 Distribution	Other			
1	+ 6	4-4	Fl	_	Gate A (bus 8 ②) SLT diode-gate voltage, MPX solid-state X drivers; Gate B (bus 8) SLT diode-gate voltage (boards A1, B1)	I/O monitor ① 1851: Solid-state block switches			
2	- 3	4-3	F5	-	Gate A (bus 10 ②) and Gate B (bus 10) SLT bias voltage	I/O monitor ①			
3	+ 3	4-1	F3	-	Gate B (bus 12 ③ , 4 ④) SLT collector voltage and digital I/O subchannel termination	I/O monitor ①			
4	+ 6	4-5	F2	-	Gate B (bus 6) SLT diode-gate voltage (boards A2, B2, A3, B3)				
5 (5)	+ 3	4-2	F4	-	Gate A (bus 12) SLT collector voltage and I/O channel termination (1800 and 360); Gate B (bus 4 ④)				
6	+36	4-6	F6	-	Gate B (bus 2) contact-sense source voltage (via +3óv overvoltage-protect circuit)				
7 (6)	+12	5-2 via RY3	RY4 F8	-	Gate A (bus 4) S&H or buffer amplifier, MPX relay X drivers	1851: relay block switches			
8 6	+30	4-14 via RY1, RY2, RY3	F9	1	Gate A (bus 2) AI amplifiers and current source card	1851: differential amplifiers, RBT			
9 6	-30	4-13 via RY 1, RY2,RY3	F 10	2	Gate A (bus 6) AI amplifiers, current source card, sync-ready driver	1851: differential amplifiers			
9 Ø	-12	4-14	F10	-	Gate A (bus 2)	-			
① Model 1	Model 1 1826 only ② AI Expander or System/360 Adapter only ③ Boards A 1, B 1, A 3, B 3								
4 Boards A	(4) Boards A2, B2 (from supply 3 if supply 5 is not installed) (5) Used for AI Expander, System/360 Adapter, or when more than eight groups								
of DO are installed 🛛 🙆 AI Expander only 🧭 Communication Adapter only									

14197 A

Power Supply	DC Voltage	тв	Pri ckt via CB2 (1826/2) & Mainline Sw	Sense Relay	1826–3 Distribution	Other
1	-12	4-4	F1	-	Gate A Bus 2 Gate B Bus 2	
2	+6	4-3	F2	-	Gate B Bus 8 Gate A Bus 8	I/O Monitor Plug Al
3	-3	4-2	F3	-	Gate A or B Bus 10	I/O Monitor Plug A12
4	+3	4-1	F4	-	Gate B Bus 12	I/O Monitor Plug A3
5	+3	4-6	F6	-	Gate A Bus 12	
						12464

Figure 5-6. DC Voltages - - 1826-3 Data Adapter Unit

Power Supply*	1856 Distribution						
+30v	DAC voltage switches, analog driver amplifier, PVR mod 1, PVR mod 2						
-30v	DAC voltage switches, analog driver amplifier, PVR mod 2						
+ 6v	SLT diode-gate voltage, 0.45a drivers						
+ 3 v	SLT collector voltage ①						
- 3v	SLT bias voltage						
 Measure voltage from test jack to logic-common jack DAO subchannel termination on last 1856 only. 							
	141994						

Figure 5-8. Power Pac DC Voltages – 1856 Analog Output Terminal

Power Supply	ТВ	Pri Ck Mainl and Fi	kt via ine Sw use	1810 Distribution	Other
		2310A F10	2310C F4		
+ 6v	2-5	F5	F5	Gate A (bus 8) and each Single Disk Storage (TB1–3), SLT diode-gate voltage	I/O monitor
- 3v	2-3	F6	F6	Gate A (bus 10) and each Single Disk Storage (TB1–2), SLT bias voltage	I/O monitor
+ 3v	2-1	F7	F7	Gate A (bus 12) SLT collector voltage and I/O channel termination; Each Single Disk Storage (TB1-1) SLT collector voltage	I/O monitor
+48 v	2-7 via F9 and RY1	F4	F9 F10 F11	Each Single Disk Storage (TB1–5) operator switches and lamps, magnet voltage, access and detent controls, +35v regulator (for write drivers)	

14198A

Chapter 6. Locations

6.1 LOCATIONS SHOWN IN SYSTEM DIAGRAMS

6.1.1 System

Card Feature Codes and Locations, BA001 I/O Channel Interface Cable Routing, CT990-997

6.1.2 1801 and 1802 Processor-Controllers

Analog Board Adjustment and Test Points, QD935 Channel Interface to I/O Monitor, CU901-931 Core Storage Board, Four-Microsecond: Bottom Board Terminals, 4k, SD072 Bottom Board Terminals, 8k, SD071 Core Storage Board Connectors, SD012 Diodes on Diode Board, 4k, SD082 Diodes on Diode Board, 8k, SD081 Sense Connections, 4k, SD062 Sense Connections, 8k, SD061 Core Storage Board, Two-Microsecond: Bottom Board Terminals, 4k, SA072 Bottom Board Terminals, 8k, SA071 Core Storage Board Connectors, SA012 Diodes on Diode Board, 4k, SA082 Diodes on Diode Board, 8k, SA081 Sense Connections, 4k, SA062 Sense Connections, 8k, SA061 DI Adapter Location Assignment, RA000 DO Adapter Location Assignment, TL000 Gate Power Distribution, YA159 PC Adapter Location Assignment, RB000 PI Assignment Chart, RC000 Power and Signal Connectors, BP001 Programmer's Console Assembly, BL001 S&H Amplifier Adjustment Points, OD931 Special Voltage Distribution, YA231-232 1054 Adapter Interface to Reader, ES821-831 1055 Adapter Interface to Punch, ES871-881 1442 Adapter Interface to CRP, EN831-891 1443 Adapter Interface to Printer, EL121, 221, 401, 421, 431, 441 1627 Adapter Interface to Plotter, EK271 1816-1053 External Connections, EG101

6.1.3 1826 Data Adapter Unit

Analog Board Adjustment and Test Points, QD935 CA Data Set Interface MK031 CA Personality Wiring MA008, MK008 DI Adapter Location Assignment, RA000 DO Adapter Location Assignment, TL000 PC Adapter Location Assignment, RB000 PI Assignment Chart, RC000 S&H Amplifier Adjustment Points, QD931 Selector Channel Interface FS021-061 Signal and Power Tailgates, YB650 System/360 Adapter Interface, FV201-271, FV401-411

6.1.4 1828 Enclosure

Signal and Power Tailgates, YD210
1851 Card Receptacle Wiring, QC110-120
1851 Differential Amplifier Adjustment and Test Points, QC935
1851 Mixer Panel, QC100
1851 Multiplexer Addresses, QC060
1851 Multiplexer Configuration, QC040
1851 Multiplexer Drive Line Tracing Chart, QC130
1851 Terminal Location and Range, QC070
1856 AO Assignment Chart, TA000
1856 AO to Customer Terminal, TA007
1856 Tailgate Area, TA950

6.2 FRAME NUMBERING SYSTEM

System enclosures are identified in the MLR and FESRR by the following frame numbers.

	Model 2 1828s 0						1801 or			м	odel :	2 182	26s		
	1 1802														
15	13	11	09	07	05	03	01	02	04	06	08	10	12	14	16



6.3 BOARD LOCATIONS

In the following tables, board locations for expandable features are listed in order of installation priority within each frame. For locations (such as 01D-B3) that are shared by digital I/O features, installation priority is (1) digital output, (2) process interrupt, (3) digital input, (4) pulse counter.

ALD Block			Locations	
Symbol	Board Description	1801	1802	1826
02D-A2 02D-A3 02D-B2 02D-B3	TCU Controls TCU Clocks, Regs TCU Channel TCU Final Amps		D-A2 D-A3 D-B2 D-B3	
26A-A3 26A-B3	360 Adapter, Data 360 Adapter, Control			A-A3 A-B3
60A-A1 60A-A2 60A-B1 60A-B2 60B-A1 60B-A2 60B-A1 60B-B2 *60C-A1 60C-A2 60C-A3 60C-A1 60C-A2 60C-B3 60C-B1 *60C-B3 60D-A1 60D-A1 60D-A1 60D-A1 60D-A1 60D-A1 60D-A1 60D-A1 60D-A1 60D-A1 60D-A1 60D-A1 60D-A1 60D-A1 60D-A1 60D-A1 60D-A1 60D-A1 80D-A1 80D-A1 80D-A2 80D-A18	ADC AI Comp, Matrix Dr Channel, AI Basic Analog In Basic Channel CPU Registers Channel CPU Control 1816/1053 Adapter #1 1816/1053 Adapter #2 Digital In Basic DI-DAO Basic 1443/1627 Adapter 1442 Adapter #1 1442 Adapter #2 Dig & Anal Out Basic 1054/1055 Adapter Core Storage Mixer Cycle-Steal Mixer 1816/1053 Integrators #1 1816/1053 Integrators #2 Digital Out Adapter Proc Intrpt Adapter Pulse Ctr Adapter	A-A1 A-A2 A-B1 A-B2 B-A1 B-A2 B-A1 B-B2 C-A1 D-B1 C-A2 C-A3 C-B1 C-A2 C-A3 C-B1 C-B2 D-A1 E-A1 H-A1 F-A1 G-A1 D-B3 D-A2 D-B3 D-A2 D-B3 D-B2 D-B3	A-A1 A-A2 A-B1 A-B2 B-A1 B-A2 C-A1 D-B1 C-A2 C-A3 C-B1 C-A2 C-A3 C-B1 C-A3 D-A1 C-B3 D-A1 C-A1 F-A1 F-A1 G-A1	A-A1 A-A2 A-B1 A-B2 B-B2 B-A3 B-B3 B-B3 B-B3 B-B2 B-A2 B-A2 B-A2 B-A1 B-A2 B-A1 B-A2
63Z-Z1	Core Storage 4k/8k 2nd 8k 3rd 8k 4th 8k	B-A3 B-B3 A-B3 A-A3	B-A3 B-B3 A-B3 A-A3	0.02
* Althoug locatio	gh board can be used in two n of the first adapter board i	location: s shown	s, only the	e ock.

ALD (factory build) Block Description 1826-2 1826-3 Symbol 26A-B3 S/360 Adapter, Control A-B 3 26A-A3 S/360 Adapter, Data A-A3 26Z-Z1 Selector Channel (Bd 1) A-A1 A-A1 A-A2 Z2 Z3 Selector Channel (Bd 2) Selector Channel (Bd 3) A-A2 A-A3 A-A3 26Z-X3 Line Adapter 0 of 1st Comm Adapter A-B 3 А-ВЗ X1 Line Adapter 1 of 1st Comm Adapter A-B 1 A-B 1 X2 1st Comm. Adapter A-B 2 A-B 2 Line Adapter 0 of 2nd Comm Adapter A-A3 A-A3 Line Adapter 1 of 2nd Comm Adapter A-A1 A-A1 2nd Comm. Adapter A-A2 A-A2 Line Adapter 0 of 3rd Comm Adapter B – A3 Line Adapter 1 of 3rd Comm Adapter B-A1 3rd Comm. Adapter B-A2 Line Adapter 0 of 4th Comm Adapter в –В З Line Adapter 1 of 4th Comm Adapter B –B 1 4th Comm Adapter B -B 2 26Y-B1 1st 2790 Adapter (Bd 1) A-B 1 B-A1 1st 2790 Adapter (Bd 2) A-A1 B –B 1 Α1 1st 2790 Adapter (Bd 3) B2 A-B 2 B -A2 A2 1st 2790 Adapter (Bd 4) A-A2 в – В 2 2nd 2790 Adapter (Bd 1) A-B 1 2nd 2790 Adapter (Bd 2) A-AI 2nd 2790 Adapter (Bd 3) A-B 2 2nd 2790 Adapter (Bd 4) A-A2 1st Digital Output Adapter 2nd Digital Output Adapter 3rd Digital Output Adapter B – A3 B – B 3 B – B 2 60X-Y1 4th Digital Output Adapter B-A2 B -B 2 60Y-V1 1st Process Interrupt Adapter 1st or 2nd Process Interrupt Adapter B-A2 60Y-X1 1st Digital Input Adapter B –B 1 2nd Digital Input Adapter 3rd Digital Input Adapter B-A1 B-A2 60Y-W1 1st Pulse Counter Adapter B-A1 1st or 2nd Pulse Counter Adapter B –B 2 1st, 2nd, or 3rd Pulse Counter Adapter B-A2

12451

14175 B

Locations

	1	85	1,	1856
--	---	----	----	------

	· · · · · · · · · · · · · · · · · · ·	No	
ALD Block		Loca	tions
Symbol	Board Description	1851	1856
51A	Multiplexer	A	
51A - X 3	Mixer Board	A	
56M-X 1	Mixer Board #1 #2		М-G8 М-Н8
56M-X 2	Mixer Board		M-F 8
56M-X 3	Mixer Board		M-F 8
56Y - A 7	DAC Conn Socket		Y-A7
56Y -B 7	DAC Conn Socket		Y-B7
56Y -B 8	Terminal Boards		Y-B8
56Y -C 1	Prec Volt Ref – 2		Y-C1
56Y -C 7	PVR Conn Socket		Y-C7
56Y -D 1	Power Pac		Y-D1
56Y -D 7	Pwr Pac Conn Socket		Y-D7
56Y -D 8	Terminal Boards		Y-D8
56Y -E 7	DAC Conn Socket		Y-E7
56Y -F 7	DAC Conn Socket		Y-F7
56Y -G1	Anlg Chan Control		Y-G1
56Y -Y 7	DAC #1		Y-A 1
	#2		Y-B1
	# 3 # 4		Y-E 1
			Y -F 1
81-100	Prec Volt Ket - 1		Y-C1

6.4 WIRED LOGIC (WL) JUMPERING

6.4.1 Interrupt, Cycle Steal, IPL

Analog Input and Comparator, QD041, QD042, QD991 Cycle Steal (Channel Board), BC101, CU991, CU995 Cycle Steal (Mixer Board), BC101, CT997 Communications Adapter, MA008, MB997 Digital and Analog Output, PB000, PA991 Digital Input, PD000, PA991 Interrupt (Additional Levels), BC150, CU995 Interval Timers and Console, BC150, CU991, CU995 Selector Channel, FS011, FS013 System/360 Adapter, FV001, FZ991 Tape Control Unit, GA111, GB991 1053-1816 Printer and Printer-KB, EA001, EA991 1054-1055 Paper Tape Reader-Punch, ES001, ES992 1442 Card Read Punch, EN001, EN991 1443 Printer, EJ005, EJ991 1627 Plotter, EJ001, EJ991 1810A Disk Storage, FA001, FA991, FA992 1810B Disk Storage, FC001, FC991

6.4.2 Other

AO Addressing, TA001, TA051 AO Optional Features, TA001, TA661, TA631, TA991 Core Storage Module Selection, 2-µs, SA111 Core Storage Module Selection, 4-µs, SD331 Communications Adapter, MA008, MB997, MB998, MB999 DI Group Addressing, RA002, RA021 DI High-Speed Voltage Input, RA111-821 DO Control, TL001, TL051 DO Group Addressing, TL001, TL110, TL120, TL130, TL140 Interval Timer (Time Selection), CU991 Line Adapter, MK008, MM998, MM999 PC Coupler, RB991 PC Group Addressing, RB005, RB021 PI High-Speed Input, RC111-821 PI ILSW Bit Jumpering, RC004, RC981 PI Level Decode Jumpering, RC002, RC981 PI Request Jumpering, RC001, RC991 System/360 Adapter Address Decode, FV005, FY101 System/360 Adapter Select-Bypass, FV005, FV251 2790 Adapter LA005, LC991

6.5 COMPONENT LOCATIONS INDEX

6.5.1 1801 and 1802 Processor-Controllers

Console switches and lamps are shown on BL001, BL005, and BL009. ALD page locations of other components are shown on YA700-710.

Fuses (YA700)

F1 thru F36 F37 F38, F39

Relays (YA700)

RY1 thru RY16 RY17 thru RY19 RY20 thru RY23

Contactors (YA710)

K1 thru K4

K5

Figure 6-3, 6-4 Figure 6-4

Figure 6-3, 6-4

Figure 6-1

Figure 6-2

Figure 6-5

Figure 6-6

Figure 6-5

Circuit Breakers (YA700)

CB1 thru CB4Figure 6-3, 6-4Edge Connectors (YA710)Figure 6-5EC1 thru EC12Figure 6-5EC15 thru EC20Figure 6-1

Terminal Boards (YA710)

TB1 thru TB6	Figure 6-3, 6-4
TB6B	Figure 6-4
TB7	Figure 6-6
TB8	Figure 6-5
TB9	Figure 6-3, 6-4
TB10	Figure 6-1
TB11	Figure 6-2
TB12, TB13	Figure 6-6
TB14, TB15, TB16	BL001
TB17	Figure 6-1
TB18 thru TB20	Figure 6-2
TB21	Figure 6-3
TB22	Figure 6-2
TB23	Figure 6-1

6.5.2 1803 Core Storage Unit

Figure 6-13	YS210
Figure 6-14	YS210
Figure 6-13	YS240
Figure 6-14	YS210
Figure 6-14	YS210
Figure 6-14	YS240
	Figure 6-13 Figure 6-14 Figure 6-13 Figure 6-14 Figure 6-14

Edge Connectors			6.5.5 1828 E	nclosure	
EC1 and 2	Figure 6-15		5	· · ·	
			Fuses		
Mainline CB	Figure 6-14	YS210	F1, F2	Figure 2-28	
Terminal Board			Terminal Boa	rds	
TB1 and 2	Figure 6-14	YS210	TB1, TB2	YD210	
TB4	Figure 6-15	YS240	TB4	Figure 2-28	
6.5.3 1826 Data A	dapter Unit, Models	1 and 2			
Fuses					
F1 thru F10		Figure 6-18			
Relays			6.6 LOCATIO	ONS FIGURE LISTING	
RY1 thru RY3		Figure 6-19			
RY4, RY5		Figure 6-18			
Edge Connectors					
EC1		Eigung 6 19			
EUI		Figure 0-18	Figure 6-1.	1801/1802 Processor-Controller (Fron	t)
Terminal Roards			Figure 6-2.	1801/1802 Processor-Controller (Rear))
TD1 they TD2		E:	Figure 6-3.	1801/1802 Power Sequence Assembly	
TB1 UIIU TB3 TB4 TB5		Figure 6-18	Figura 6 1	(OU-HZ) 1801/1802 Bower Seguence Assembly	
TB4, TB5 TR6		Figure 6-18	Tigule 0-4.	(50-Hz)	
100		I iguite 0-10	Figure 6-5	1801/1802 Relay Panel A	
6.5.4 1826-3 Data	Adapter Unit		Figure 6-6.	1801/1802 DC Distribution Assembly	
			Figure 6-7.	1801 Customer Termination Area	
Lamps			Figure 6-8.	Customer Terminal Block (Digital I/O)	
СВ	Figure 6-23	YB220	Figure 6-9.	Fault Protection Boards (Digital I/O)	
Power On Neon	Figure 6-24	YB210	Figure 6-10.	1801 SLT Board Locations	
	-		Figure 6-11.	1802 SLT Board Locations	
Fuses (YB110)			Figure $6-12$.	1803 Core Storage Unit (Front)	
F1 through F7	Figure 6-24		Figure 6-13. Eigure 6.14	1803 Core Storage Unit (Rear)	
L C	U		Figure 6-14.	1803 AC Power Distribution Assembly	
Relays (None)			Figure 6-16	1803 SLT Board Locations	
			Figure 6-17.	1826 Data Adapter Unit (Mod 1 and 2)
Contactors (Nor	ne)		Figure 6-18.	1826 Power Sequence Assembly (Mod	,
Circuit Breakers	(None)		Eiguna 6 10	1 and 2)	
			Figure $6-19$.	1826 SLT Board Logations (Mod 1)	
	_		Figure 6-21	1826 Customer Termination Area	
Main Line Switch	Figure 6-23	YB210	Figure 6-22.	1826 Data Adapter Unit, Model 3 (Fro	ont)
Edge Connector			Figure 6-23.	1826 Data Adapter Unit, Model 3 (Rea	ar)
EC1	Figure 6-25		Figure 6-24.	1826-3 Power Distribution Assembly	
	1 Igui 0-23		Figure 6-25.	1826-3 DC Power Panel	
Terminal Boards			Figure 6-26.	1826-2 SLT Board Locations	
TB1	Figure 6 24	VB210	Figure 6-27.	1826-3 SLT Board Locations	
TB2	Figure $6-24$	YB210 YB210 YR220	Figure $6-28$.	1828 Enclosure	
	- 18010 0 2 1	and YB250	Figure $6-29$.	1851 Multiplexer Terminal (Front)	
TB4	Figure 6-25	YB240	Figure 6-30. Figure 6-31.	1856 AO Board Coordinates	



Note:

Circled numbers are used to identify the corresponding power supply in the System Diagrams. See Figure 5–3 for power distribution to gates.

2194902 14037D

Figure 6-1. 1801/1802 Processor Controller (Front)



Circled numbers are used to identify the corresponding power supply in the System Diagrams . See Figure 5–3 for power distribution to gates .

2194902 14038D

Figure 6-2. 1801/1802 Processor-Controller (Rear)



Figure 6-3. 1801/1802 AC Power Distribution Assembly (60 Hz)



Figure 6-4. 1801/1802 AC Power Distribution Assembly (50 Hz)



2195285 14050B

Figure 6-5. 1801/1802 Power Sequence Relay Panel A

6-8 (2/70)



Figure 6-6. 1801/1802 DC Distribution Assembly



Viewed From Rear of 1801

Figure 6-7. 1801 Customer Termination Area



Figure 6-8. Customer Terminal Block (Digital I/O)









* On later EC level boards, the resistors and fuses are connected differently. Their locations remain the same.

Figure 6-9. Fault Protection Boards (Digital I/O)



• Figure 6-10. 1801 SLT Board Locations

••



• Figure 6-11. 1802 SLT Board Locations



• Figure 6-12. 1803 Core Storage Unit (Front)



• Figure 6-13. 1803 Core Storage Unit (Rear)



• Figure 6-14. 1803 AC Power Distribution Assembly



Gate B		
Core	Core	
Storage	Storage	
(BSM VII)	(BSM VIII)	
^{B1}	A1	
Core	Core	
Storage	Storage	
(BSM V)	(BSM VI)	
^{B2}	A2	
1803	Core	
to P–C	Storage	
Adapter	(BSM IV)	
B3	A3	
L	12456	

• Figure 6-16. 1803 SLT Board Locations

.

• Figure 6-15. 1803 DC Power Panel



Figure 6-17. 1826 Data Adapter Unit, Models 1 and 2



Figure 6-18. 1826-1, -2 AC Power Distribution Assembly



Figure 6-20. 1826-1 SLT Board Locations





• Figure 6-22. 1826 Data Adapter Unit, Model 3 (Front)



• Figure 6-23. 1826 Data Adapter Unit, Model 3 (Rear)



• Figure 6-24. 1826–3 Power Distribution Assembly



- ▶ Figure 6-25. 1826-3 DC Power Panel

2nd Line Adapter of 1st Comm Adapt or 2790 Adapter (Bd 1)	Sel Chan (Bd 1) or 2nd Line Adapt of 2nd Comm Adapt or 2790 Adapter (Bd 2)	
B1	A1	
lst Comm Adapter or 2790 Adapter (Bd 3) ^{B2}	Sel Chan (Bd 2) or 2nd Comm Adapt or 2790 Adapter (Bd 4) A2	
S/360 Adapt (Bd 1) or 1st Line Adapt of 1st Comm Adapt	S/360 Adapt (Bd 2) or Sel Chan (Bd 3) or 1st Line Adapt of 2nd Comm Adapt	
B3	A3	
Priority Scan: S/360, Sel Chan, Comm Adapt, 2790		

Gate B

.

1st Digital Input Adapter	2nd DI or 1st PC Adapter
B1	A1
3rd DO or 1st Pl or 1st/2nd PC Adapter	4th DO or 1st/2nd PI or 3rd DI or 1st/2nd/3rd PC Adapter
B2	A2
2nd Digital Output Adapter	1st Digital Output Adapter (& Control)
В3	A3
Priority Scan: DO,	PI, DI, PC
	12461

• Figure 6-26. 1826–2 SLT Board Locations

Gate	А
------	---

2nd Line Adapter of 1st Comm Adapt or 2nd 2790 Adapt (Bd 1)	Sel Chan (Bd 1) or 2nd Line Adapt of 2nd Comm Adapt or 2nd 2790 Adapt (Bd 2)
B1	A1
1st Comm Adapter or 2nd 2790 Adapt (Bd 3)	Sel Chan (Bd 2) or 2nd Comm Adapt or 2nd 2790 Adapt (Bd 4)
B2	A2
lst Line Adapter of 1st Comm Adapt	Sel Chan (Bd 3) or 1st Line Adapt of 2nd Comm Adapt
B3	A3

Priority Scan: Sel Chan, Comm Adapt, 2790

So Figure 6-27. 1826−3 SLT Board Locations

Gate B		
2nd Line Adapter of 4th Comm Adapt or 1st 2790 Adapt (Bd 2)	2nd Line Adapter of 3rd Comm Adapt or 1st 2790 Adapt (Bd 1)	
B1	A1	
4th Comm Adapter or 1st 2790 Adapt (Bd 4) ^{B2}	3rd Comm Adapter or 1st 2790 Adapt (Bd 3)	
1st Line Adapter of 4th Comm Adapt	1st Line Adapter of 3rd Comm Adapt	
B3	A3	

Priority Scan: Comm Adapt, 2790

12462

,



•

* 1828 Model 2 Only

Figure 6-28. 1828 Enclosure

2195700 14041E



Figure 6-29. 1851 Multiplexer Terminal (Front)



Figure 6-30. 1856 Analog Output Terminal (Front)



Figure 6-31. 1856 AO Board Coordinates

Appendixes

APPENDIX A. SPECIAL CIRCUITS

This manual makes no distinction between special and standard circuits.

,

APPENDIX B. WORLD TRADE

World Trade differences are covered in their logical places in the manual.

APPENDIX C. TOOLS AND TEST EQUIPMENT

Shipped with System

Description	P/N
I/O Monitor – shipped with each 1801/1802	2194933
Analog input calibrate facility – shipped in	
1828 nearest the ADC	N/A
each 1801/1802	N/A
Digital output test cable (if system has	·
DO feature)	2195696
Digital input test card	2195669
Jumper assembly – core storage adj.	2182906
Cable assembly – differential scope leads	2182907
DAC extender (if system has 1856)	2182700

Not Shipped with System

Description	P/N
Hand wrap tool, 30 gauge or	452527
Power bit and sleeve (to be used with	
existing wire wrapping guns)	453090
Deletion tool with check light	452533
Wire stripper, 30 gauge	452528

Description	P/N
Wire gripper	452529
Card offset extender (2)	452530
Probe tip (3)	452531
Pin aligner, card side	452535
Pin aligner, probe side	452536
Pin replacement kit	453158
Card extender, 6 pak	452554
Card extender, 12 pak	452555
Light, trouble	450147
Manual cart (holds 36 volumes)	453147
Headset, telephone, sound power (if	
system has remote 1826 or 1828 units) (2)	460260
Adapter cord – 1 for each headset	2108538
Adapter cord – 40 ft. (used to extend	
phone to System/360 console when	
system has System/360 channel to	
channel adapter feature)	460261
Adapter cord – used to connect two	
adapter cords (460261) together when	
System/360 console is over 40 feet	
away	2183478
Probe, plastic	453101
Wire caddy	453106
Thermometer	5392366
Indicator removal tool	461163
Scope, Tektronix 453 (The 453 is the	
recommended scope for the 1800)	453047
Current probe	451213
Probe termination	451214
Simpson Meter Model 260	450497
Weston 901 DC Meter (must have 3V and	
15V range)	460879
Fluke Meter – (see 2.12.1)	453191
CE Indicator Latch Card	5801358
32 Inch SLT Jumpers	4203785
Core Jumper Block Removal Tool	2108860
4" SLT Jumpers	452655
CE Alignment screwdriver	460811
Jumperboards	2242726

-

Index

A-Register Display 2-6 Abbreviations viii AC Power Distribution Assembly 6-7,6-8,6-14,6-17,6-21 Accuracy and Repeatability AI 4-13 ADC (Analog to Digital Converter) Conversion Sequence 1-55 ADC (Analog to Digital Converter) Register Voltage Values, Conversion Table 1-31 Add Lamp 2-5 Address Bits Service Check 1-44 Address Register Lamps 2-6 Address Register Switch 2-6 Adjustments, Removals, and Checks Analog Input 4-12 Analog Output 4-12 Array, Core Storage 4-3 BSM (Basic Storage Module) 4-3 Central Processing Unit 4-1 Channel Control 4-4 Communications Adapter 4-14 Core Storage 4-3 Core Storage Diode 4-4 Digital Input 4-14 Digital Output 4-14 Filter Replacement 4-1 Gate Blowers 4-1 Interrupt 4-4 Interval Timers 4-4 Magnetic Tape Control 4-5,6 and 7 **Operations Monitor** 4-2 Panel Lamps 4-1 Phase A/B 4-1 Power Supplies 5-1 Selector Channel 4-14 System/360 Adapter 4-11 1054-1055 Adapter 4-4 1442 Adapter 4-5 1443 Adapter 4-5 1627 Adapter 4-5 1816-1053 Adapter 4-4 1856 Analog Output Power Pac 5-3 1810 Disk Storage 4-5 AI (See Analog Input) Alarm Lamp 2-1 Analog Input (See Also Multiplexer and 1851) Accuracy and Repeatability 4-12 ADC (Analog to Digital Converter) Conversion 1-60 ADC (Analog to Digital Converter) Conversion Sequence 1-55 ADC (Analog to Digital Converter) Input 1-59,1-60 Amplifier Block Switch Input and Output 1-59 Block Switch 1-58 Calibration 4-12 Calibration Facility 2-17 Common-Mode Voltage 1-61 Control Parity Errors 1-53 Current Limiter 1-58 Failure Area, Multiplexer 1-60 Monitoring 2-9 Multiple Selections 1-57 Multiplexer Troubleshooting Techniques 1-57 Parity Error Detection 1-28 PM 3-1 Precautions 4-11 Programming Rules and Restrictions 1-60 Read All Bits - - Service Hint 1-55 Reducing Secondary Effects 1-53 Relay Multiplex Point Selection 1-56 Relay or Pulse Transformer Problems 1-57

Analog Input (Continued) Repeatability 1-61 Sample-and-Hold Amplifier Waveforms 1-57,1-58 Scoping Drivers 1-56 Service Checks 4-12 Solid-State Multiplex Point Selection 1-56 Troubleshooting Techniques 1-53 Waveforms 1-55 XIO Operations 1-17 X or Y Driver Problems 1-57 1851 Service Voltages 1-60 Analog or Digital Output Addresses 1-26 Analog Output Board Coordinates 6-26 Calibration 4-12 Service Check 4-12 Subchannel Termination 1-36 Terminal 6-26 XIO Operations 1-20 Appendixes A-1 Arithmetic Control (ARITH CTL) Lamp 2-5 Arithmetic Sign (ARITH SIGN) Lamp 2-5 Arrays (See Core Storage) Auxiliary Exercisers 2-9 Auxiliary Storage Program Load 2-11 Selection 2-11 Auxiliary Storage (AUX STOR) Lamp 2-5 B-Register Display 2-6 Back Panel Connector Blocks 1-37 Basic Non-Monitor Programs 2-8 Basic Storage Module (BSM) Address Assignments, Swapping 1-44 Bottom Board Leakage 1-49 Decode Wires 1-44 Locations 1801 6-10 1802 6-11 1803 6-15 Physically Exchanging 1-44 Removal/Replacement 4-3 Selection 1-41 Blower 4-1 Blower Motors 3-1 Board Locations 6-1 Bottom Board Leakage 1-49,1-52 Branch Lamp 2-5 Branch Out (BO) Lamp 2-6 BSM (See Basic Storage Module) Cable Installation and Routing 1-37 Cables, Signal 1-37 Calibration, Analog Input 4-12 Calibration Facility Description 2-17 Precautions 2-18 Calibration, Analog Output 4-12 CAR (Channel Address Register) Check 2-7 CAR (Channel Address Register) Check Detection 1-25 Card Offset and Four-Inch Jumpers 2-20 Card Read Punch Power-Down Procedure 1-62 Carry (CAR) Lamp 2-6 CE Cycle-Steal Test 2-12 CE Indicator Latch Card 2-13

CE Interrupt 2-11 CE Level Interrupt Switch 2-10 CE Mode 2-11 CE Phone Line 2-15 CE Sense Switches 2-11 CE Test Pulse 2-12 Central Processing Unit 4-1 Chaining CAR (Channel Address Register) Check 2-7 Channel Address Register (CAR) Checking 2-7 Channel Control 4-4 Channel Termination 1-36 Character Coding, I/O Devices 1-24 Check Sheet, Console 1-40 Check Stop Circuits 2-7 Check Stop Switch 2-4 Checks (See Adjustments, Checks, and Removals) Circuit Breakers 6-3,6-4 Clear Storage Switch 2-1 Clear Storage Functions 2-3 Clock Lamps 2-5 Communications Adapter Board Locations 6-22,6-23 Monitoring 2-10 Service Check 4-14 Wiring Changes 1-34 XIO Operation 1-21 Compare Instruction 1-8 Component Locations Index 6-3 Console 2-1.2-2 Console and Maintenance Features 2-1 Console Check Sheet 1-40 Console Interrupt Switch 2-3 Contactors 6-3 Conversion Tables ADC (Analog to Digital Converter) Register Voltage Values 1-31 Decimal/Hexadecimal 1-4 Core Storage Address Bits Service Check 1-44 Address Failure Patterns 1-42 Address Word 1-41 Addressing and Selection 1-41 Adjustment 4-3 Array Removal/Replacement 4-3 Array Swapping (physical) 1-44 Array Swapping (with 1803) 1-44 Array Swapping (without 1803) Auxiliary 2-11 1-44 Basic Storage Module (BSM) 1-41 Bottom Board Leakage 1-49 Card Offset and Jumpers 2-20 Collection of Error Data 1-40 Current Driver Card Balance 1-53 Current Measurement 1-53 Current Probing Card 2-19 Cycle Stealing on SAR (Storage Address Register) Display, Effect of 1-40 Defective Diode 1-46 Delay Line Output 1-47 Differential Scope Cable 2-19 Diode Removal/Replacement 4-4 Display Procedure 1-42 Error Data, Collection of 1-40 Interval Timer Operation 1-44 Line Leakage Measurement 1-49 Meter (Weston 901) 2-20 Parity Errors 1-40 Removal/Replacement 4-3 Scoping Comparisons 1-44 Scoping Techniques 1-43 Sense Amplifier Waveforms 1-54 Single Address Operation 1-43 Swapping BSM (Basic Storage Module) Address Assignments 1-44 Temperature, Effect of 1-46 Test Equipment 2-19 Thermometer 2-20

Core Storage (Continued) Trouble Diagnosis 1-44 Waveforms 1-53 Wraparound Characteristics of Core Storage 1-42 X and Y Drive-Current Waveforms 1-54 X or Y Line Resistance 1-46 Y-Current Waveforms 1-48 Counter, Test Equipment 2-14 CPU 4-1 Critical Circuits and Levels Phase A/B 1-38 Sample Pulse Drivers (SPD's) 1-38 Singleshots (SS) 1-38 Current Probe 2-19 Current Probing Cards 2-19,2-20 Customer Assignments 1-28 Customer Terminal Block (Digital I/O) 6-9 Customer Termination Area 6-9,6-18 Cycle Lamps 2-5 Cycle Steal Service (CS SERV) Lamp 2-5 Cycle-Steal Test 2-14 Cycle Stealing on SAR (Storage Address Register) Display, Effect of 1-38

D-Register Display 2-6 DAC/PVR (Digital to Analog Converter/Precision Voltage Reference) Extender 2-19 Data Channel Assignment Authorization 1-32 Wiring Procedure 1-32 Data Entry Switches 2-4 Data Processing Input/Output 1-62 Data Register 2-6 Data Register Switch 2-6 Data Words - - IPL (Initial Program Load) Mode 1-3 DC Circuit Breaker Trip Lamp 2-10 DC Distribution Assembly 6-9 Decimal/Hexadecimal Conversion Table 1-4 Delay Counter Timing, TCU (Tape Control Unit) 4-6 Delay Counter Timings - - Microsecond Mode, TCU (Tape Control Unit) 4-8 Delay Counter Timings - - Millisecond Mode, TCU (Tape Control Unit) 4-9 Device Status Word (See Also XIO Operations) 2-10 Diagnostic Approach 2-9 **Diagnostic Programs** Auxiliary Storage Programs or Exercisers 2-8 Basic Non-Monitor Programs 2-8 Caution 2-9 Diagnostic Approach 2-9 Disk Maintenance Library (DIMAL) 2-9 Documentation 2-9 I/O Scope Routines 2-8 Monitor-Controlled I/O Function Tests 2-8 MPX (Multiprogramming Executive) 2-8 On-Line 2-8 Program Description 2-8 Program Listings 2-8 RPQ (Request for Price Quotation) Monitor-Controlled Programs 2-9 Timing Programs 2-8 Utility Programs 2-8 Diagnostic Techniques 1-31 Differential Scope Cable 2-19 Differential Voltmeter 2-16 Digital Input Addresses 1-25 Customer Termination Area 6-9 DSW (Device Status Word) and PISW (Program Interrupt Status Word) Addresses 1-25 Fault Protection Boards 6-10 Service Check 4-14 Subchannel Termination 1-36 Test Card 2-18

Digital Input (Continued) Test Card Caution 2-18 XIO Operations 1-19 **Digital Output** Addresses 1-23 Checks and Adjustments 4-14 Customer Termination Area 6-9 Fault Protection Boards 6-10 Singleshots 4-14 Subchannel Termination 1-34 Test Cable 2-18 XIO Operations 1-20 DIMAL (Disk Maintenance Library) 2-9 Diode, Core Storage 4-4 Diode, Defective Core Storage Description 1-46 Effect on Waveforms 1-50,1-55 Disable Interrupt 2-4 Disk Maintenance Library 2-8 Display Address Register Switch 2-6 Display Data Register Switch 2-6 Display Mode 2-4 Double Compare Instruction 1-8 Double-Precision Data Word 1-3 DP I/O Trouble Diagnosis 1-62 DSW (Device Status Word) 2-8 Edge Connectors 6-3 Editing Diagnostic Programs 1-35 Emergency Pull Switch 2-1 Environmental Hazards, Exposure to v Equipment Precautions vi Error Check Circuits 2-7 Extender Card 2-14 Extender, DAC/PVR (Digital to Analog Converter/Precision Voltage Reference) 2-19 E2-Cycle CAR (Channel Address Register) Check 2-7 Fans 3-1 Fault Protection Boards 6-10 Features Installed 1-30 FESRR (Field Engineering Systems Reference Report) 1-30 Field Unit System Engineering Document (FUSED) 1-37 Filter 4-1 Filter Cleaning and Replacement 3-1 Final Amplifier Read/Write Adjustment, TCU 4-10 Fluke DC Differential Voltmeter 2-16 Force Aux On/Off Switch 2-11 Format (F) Lamp 2-6 Frame Numbering System 6-1 Fuses 6-3 Gate Blowers 4-1 Hexadecimal Numbers, Identification ii Hexadecimal/Decimal Conversion Table 1-4 I-Register Display 2-6 I/O Checking Circuits 2-7 I/O Monitor Interface Connectors 2-9 I/O Monitor Interface Panels 2-9 DC Circuit Breaker Trip 2-10 Switches - - 1801/1802 Interface Panel 2-10 I/O Monitor Unit 2-13 I/O Scope Routines 2-8 Immediate Stop Switch 2-3 Indicator Latch Card 2-13 Indicators (See Lamps, Indicator)

Indirect Addressing (IA) Lamp

2-6

Initial Program Load (See IPL) Installed Features 1-30 Instruction Set 1-6 Interface Connectors, I/O Monitor 2-9 **Interface Panels** I/O Monitor 2-9 1801/1802 Interface Panel 2-10 Internal Error, Detection 1-28 Interrupt Assignments 1-33 Disable 2-4 Level Lamps 2-5 Levels 1-3 Service Check 4-4 Service (INTR SERV) Lamp 2-5 To Auxiliary/Main Storage Switch 2-11 Trace 2-4 Wiring Procedure - - Process Interrupts 1-33 Wiring Procedure - - System Interrupts 1-33 Interval Timers Address Considerations 1-44 Service Check 4-4 Interval Reassignment 1-33 IOCC (Input/Output Control Command) Format 1-2 IOCC (Input/Output Control Command) Words (See XIO Operations) IPL (Initial Program Load) 2-6 IPL (Initial Program Load) into Any Core Location 2-7 IPL (Initial Program Load) Mode, Data Words 1-3 Jumper Block 2-20 Lamp Test Switch 2-1 Lamps (See also Switches and Message Lamps) 2-1 Lamps, Indicator Add 2-5 Arithmetic Control (ARITH CTL) 2-5 Arithmetic Sign (ARITH SIGN) 2-5 Auxiliary Storage (AUX STOR) 2-5 Branch 2-5 Branch Out (BO) 2-6 Carry (CAR) 2-6 Clock 2-5 Cycle 2-5 Cycle Steal Service (CS SERV) 2-5 Format (F) 2-6 Indirect Addressing (IA) 2-6 Interrupt Level 2-5 Interrupt Service (INTR SERV) 2-5 Op Code Check Operation Code (OP CODE) 2-6 Overflow (OFLO) 2-6 Parity Bit (PTY BIT) 2-5 Parity Check (PTY CHECK) 2-5 Removal/Replacement 4-1 Shift Control (SHIFT CTL) 2-5 Storage Protect Bit (STOR PROT BIT) 2-5 Storage Protect Check (STOR PROT CHECK) 2-5 Tag, 2-6 Timers 2-5 Zero Remainder (ZERO REM) 2-5 Lights (See Switches and Message Lamps, or Lamps, Indicator) Load 2-4 Load I Switch 2-3 Locations Board Locations 6-1 Component Locations Index 6-3 Figure Listing 6-4 Frame Numbering System 6-1 System 6-1 1801 and 1802 6-1 1803 Components 6-12 1828 Enclosure 6-1 Locations Figure Listing 6-4
Logic Diagrams ALD (Automated Logic Diagrams) Logic Block Symbology 1-28 FEALD (Field Engineering Automated Logic Diagrams) Logic Block Symbology 1-28 Logic Page Identification 1-29 Machine Frame and Gate Designations 1-28 Manufacturing Assembly Report 1-30 RPQ (Request for Price Quotation) Logic Pages 1-32 Version 1-30 Long Instruction Format 1-2 Machine Cable Installation 1-37 Machine Frame and Gate Designations 1-28 Magnetic Tape Control Unit (TCU) 4-5 Magnetic Tape Control Singleshots 4-11 Main Storage (See Core Storage) Maintenance Features 2-1 Manually Controlled Wiring Authorization for Wiring Changes 1-32 Communications Adapter 1-34 Customer Request 1-32 Data Channel Assignment 1-32 Editing Diagnostic Programs 1-35 Interrupt Assignments 1-33 MES (Miscellaneous Engineering Specification) and RPQ (Request for Price Quotation) Orders 1-32 System/360 Adapter Address Reassignment 1-34 Timer Interval Reassignment 1-33 Manufacturing Assembly Report 1-30 Marginal Checking Chart 1-37 Intermittent Failures 1-36 Procedure 1-37 Voltage Chart 1-37 Voltage Measurement Points 1-37 Memory (See Core Storage) Message Lamps (See Switches and Message Lamps) Meter 2-20 Mode Switch Display 2-4 Load 2-4 Run 2-4 Single Instruction 2-3 Single Instruction with Cycle Steal 2-3 Single Step 2-3 Single Storage Cycle 2-3 Trace 2-4 Monitor Interface Panels, I/O 2-9 Monitor-Controlled Programs 2-9 MPS (Medium Power Standard) Power Supply Adjustment 5-1 MPX (Multiprogramming Executive) Diagnostics 2-8 MPX (Multiprogramming Executive) Programming System 2-8 Multiplexer Addresses 1-27 Multiplexer (See Also Analog Input) 1-57 Multiplexer Terminal 6-25 Non-Monitor Timing Programs 2-8

Off Switch 2-1 On Switch 2-1 On-Line Diagnostics 2-8 On-Line Servicing CE Interrupt 2-11 CE Mode 2-11 Channel Termination 1-36 Limitations 1-35 Power Removal and Component Plugging 1-35 Shared Time Servicing 1-35 System/360 Adapter 1-36 TSX (Time Sharing Executive) Operating System 1-35 Use of Auxiliary Storage 1-35 Op Code Check Lamp 2-5

Operation Code (OP CODE) Lamps 2-6 **Operations Monitor** 4-2 Operations Monitor Switch 2-4,2-11 Operator's Console 2-1 Oscilloscope 2-13,2-19 Overflow (OFLO) Lamp 2-6 Parity Bit (PTY BIT) Lamp 2-5 Parity Check 1-40 Parity Check (PTY CHECK) Lamp 2-5 Parity Errors 1-40 Personal Safety vi Personality Wiring (See Wiring Changes) Phase A/B 1-38,4-1 Phone Line, CE 2-15 Plotter Speed 4-5 PM 3-1 Power-On Lamp 2-1 Power-On Switch 2-1 Power Pac - - 1856 Analog Output Terminal 5-3 Power Removal and Component Plugging Channel Termination 1-36 Precautions 1-35 System/360 Adapter 1-36 Power Sequence Relay Panel A 6-8 Power Supplies Adjustment and Removal Procedures 5-1 Filter Replacement 5-2 Overload 5-3 Precautions 5-1 Preload Resistors 5-3 PVR (Precision Voltage Reference) 5-3 Troubleshooting Guide 5-4 Troubleshooting Procedures 5-3 1856 Analog Output 5-3 Power Supply Overload 5-3 Power-Off Procedure 5-1 Power-On Procedure 5-1 Precautions, Equipment Analog Input Calibration Facility 2-17 Common-Mode Voltage vii Core Storage vii Customer Interface vii Power Removal 1-35 Power Supplies 5-1 Relay Multiplexer Cards vii SLT Card Removal vii Solid-State Components vii Precision Voltage Reference 5-3 Preventive Maintenance 3-1 Primary Power 5-1 Process I/O Test Equipment 2-16 Process Input/Output 1-53 Process Interrupt Channel Termination 1-36 Check, Service 4-14 PISW (Program Interrupt Status Word) Addresses 1-25 PISW (Program Interrupt Status Word) Bit Assignment 1-33 Wiring Procedure 1-33 Program Load 2-1,2-6 Programmable Test Latch 2-12 Programmer's Console 2-1,2-2 Programming, AI 1-60 Pulse Counter, Service Check 4-14 Pulse Counter or Digital Input Addresses 1-25 PVR (Precision Voltage Reference) 5-3 Read Clock Timing, TCU (Tape Control Unit) 4-5 Read Emitter Strobe Timing 4-5 Ready Lamp 2-1 Reference Data 1-1 Register Display Lamps and Switches Address Register 2-6 Data Register 2-6 Data Register Switch 2-6 Display Address Register Switch 2-6

Register Displays I, B, D, and A 2-6

Relays 6-3 Remote Switch Box 2-15 Removals (See Adjustments, Checks, and Removals) Repeatability, Analog Input 1-61 Reserved Main Storage Locations 1-3 Reset Switch 2-3 Resistance Bulb Thermometer 4-12 RPQ (Request for Price Quotation) Logic Pages 1-28 RPQ (Request for Price Quotation) Monitor-Controlled Programs 2-9 Run Lamp 2-1 Run Switch 2-4 Safety Exposure to Environmental Hazards vi Line-Powered Equipment vii Machine Warning Labels vii Oscilloscopes vii Personal vi Power Cords vii Power Supplies vii Sample Pulse Drivers (SPD's) 1-38 Power Cords Selector Channel Board Locations 6-22,6-23 Monitoring 2-10 Service Check 4-14 Singleshot Adjustment 4-14 XIO Operation 1-22 Sense and Program Switches 2-4 Serpent Connector Contacts 1-37 Service Checks (See Adjustments, Checks, and Removals) Servicing Limitations Channel Termination 1-36 Power Removal and Component Plugging 1-37 Shared Time Servicing 1-35 System/360 Adapter 1-36 TSX (Time Sharing Executive) Operating System 1-36 Use of Auxiliary Storage 1-35 Shift Control (SHIFT CTL) Lamp 2-5 Short Instruction Format 1-1 Signal Acceptance and Rejection Levels, TCU 4-7 Signal Cables 1-37 Single Instruction 2-3 Single Instruction with Cycle Steal 2-3 Single Step 2-3 Single Storage Cycle 2-3 Singleshot Triggering 1-38 Single-Precision Data Word 1-2 SLT Contact Wear 1-37 SLT Maintenance Field Unit System Engineering Document (FUSED) 1-37 Machine Cable Installation 1-37 SLT Contact Wear 1-37 Voltage Levels and Delays 1-37 Wire Color Codes 1-37 Sound-Powered Phones 2-15 SPD's (Sample Pulse Drivers) 1-38 Special Circuits A-1 Special Purpose Wiring 1-30 Start Switch 2-3 Stop Immediate Switch 2-3 Storage Protect Bit (STOR PROT BIT) Lamp 2-5 Storage Protect Check (STOR PROT CHECK) Lamp 2-5 Storage (See Core Storage) Storage-Protect Bit 2-5 Switch Box (Remote) 2-15 Switches and Message Lamps Alarm Lamp 2-1 Clear Storage 2-1 Console-Interrupt Switch 2-3 Emergency Pull 2-1 Immediate Stop 2-3 Indicator Lamps 2-4 Lamp Test 2-1 Load I Switch 2-3

Switches and Message Lamps (Continued) Mode 2-3 Off 2-1 On 2-1 Power On 2-1 Program Load 2-1 Ready 2-1 Register Display Lamps and Switches 2-6 Removal/Replacement 4-1 Reset 2-3 Run 2-4 Start 2-3 Stop 2-3 Toggle Switches 2-4 Wait 2-1 Switches - - 1801/1802 Interface Panel 2-10 CE Level Interrupt 2-10 CE Sense 2-10 Force Auxiliary On/Off 2-10 Interrupt to Auxiliary/Main Storage 2-10 Operations Monitor 2-11 Use Meter 2-10 Switches, Toggle 2-4 System Paperwork Binder 1-30 System Power-Off Procedure 5-1 System Power-On Procedure 5-1 System/360 Adapter Address Reassignment 1-34 Adjustment and Service Check 4-11 Disconnecting 1800 System 1-35 Monitoring 2-10 Service Check 4-1 To Power Down 1-35 To Power Up 1-35 Wiring Procedure 1-34 T-Clock Lamps 2-5 Tag Lamps 2-6 Tape Control Unit 4-5 TCU 4-5 Temperature Tracking 4-3 Terminal Boards 6-3 Test Cable 2-18 Test Equipment Core Storage 2-19 General 2-13 List of Test Equipment A-1 Process I/O 2-16 Seven Position Counter 2-14 Thermometer 2-20 Time Intervals, Op Monitor 2-11 Time Pulses A, B and C 1-29 **Timer Interval Reassignment** Authorization 1-33 Wiring Procedure 1-33 Timer Lamps 2-5 Toggle Switches Check Stop 2-4 Data Entry 2-4 Disable İnterrupt 2-4 Operations Monitor 2-4 Sense and Program 2-4 Write Storage Protect Bits 2-4 Tools and Test Equipment 2-13,A-1 Trace 2-4 Triggering Singleshots 1-38 Troubleshooting Procedures, Power Supplies 5-3

Use Meter Switch 2-10 Utility Programs 2-8

Vector Addresses, Interrupt 1-3 Voltage Crossover Assemblies 1-37 Voltage, Primary 5-1 Voltages 1801/1802 5-5 1826 Data Adapter Unit 5-6 1856 Analog Output 5-7 2310 Disk Storage 5-6

Wait Lamp 2-1 Wire Color Codes 1-37 Wired Logic (WL) Jumpering Interrupt, Cycle-Steal, IPL 6-3 Other 6-3 Wiring Changes, Manually Controlled Authorization for Wiring Changes 1-32 Customer Request 1-32 Communications Adapter 1-34 Data Channel Assignment 1-32 Description 1-30 Editing Diagnostic Programs 1-35 Interrupt Assignments 1-33 Line Adapters 1-34 MES (Miscellaneous Engineering Specification) and RPQ (Request for Price Quotation) Orders 1-32 System/360 Adapter Address Reassignment 1-34 Timer Interval Reassignment 1-33 World Trade A-1 Wraparound Characteristics of Core Storage 1-42 Write Clock Timing, TCU (Tape Control Unit) 4-6 Write Storage Protect Bits Switch 2-4

X or Y Line Resistance, Core Storage 1-46 X-Clock Lamps 2-5 XIO Operations Analog Input 1-17 Communications Adapter 1-21 Digital and Analog Output 1-20 Digital Input 1-19 Internal (Area Zero) 1-9 Selector Channel 1-22 System/360 Adapter 1-17 Tape Control Unit 1-15 1053 Printer and 1816 Printer-Keyboard 1-10 1054 Paper Tape Reader and 1055 Paper Tape Punch 1-11 1442 Card Read Punch 1-12 1443 Printer 1-13 1627 Plotter 1-13 1810 Disk Storage 1-14

Zero Remainder (ZERO REM) Lamp 2-5

1053 (See 1816) 1054-1055 Paper Tape Adapter Locations 6-10,6-11 Adapter Service Check 4-4 Adjustments 4-4 DC Voltages 5-5 IPL (Initial Program Load) Data Word 1-3 IPL (Initial Program Load) Procedure 2-7 XIO Operations 1-11 1442 Card Read Punch Adapter Location 6-10,6-11 Character Coding 1-24 Checks and Adjustment 4-5 DC Voltages 5-5 IPL (Initial Program Load) Data Word 1-3 IPL (Initial Program Load) Procedure 2-6 Power Down Procedure 1-62 XIO Operations 1-12 1443 Printer Adapter Location 6-10,6-11 Carriage Control Chars. 1-25 Character Coding 1-24 Service Check 4-5 XIO Operations 1-13 1627 Plotter Adapter Location 6-10,6-11 Service Check 4-5 Speed Change 4-5 XIO Operations 1-13 1800 System Console Check Sheet 1-40 1801, 1802 Processor-Controllers Checks and Adjustments 4-1 Locations 6-1 through 6-11 PM 3-1 Power Supplies 5-5 1810 Disk Storage Service Check 4-5 Voltages 5-7 1803 Core Storage Unit Address Swapping 1-44 BSM (Basic Storage Module) Locations 6-15 Interval Timer Operation 1-44 Locations 6-12 Selection 1-41 Time Pulses A, B, and C 1-29 Wraparound 1-42 1816-1053 Printers Character Coding 1-24 Checks and Adjustments 4-4 DC Voltages 5-5 XIO Operations 1-10 1826 Data Adapter Channel Termination 1-36 Locations 6-1 through 6-23 PM 3-1 Power Supplies 5-6,5-7 1828 Enclosure Locations 6-1 through 6-24 1851 Multiplexer Terminal (See Also Analog Input) Locations 6-1 through 6-25 1856 Analog Output Terminal Channel Termination 1-36 Blower Filter Replacement 4-13 Blower Removal 4-12 DAC/PVR (Digital to Analog Converter/Precision Voltage Reference) Extender 2-19 Locations 6-1 through 6-26 PM 3-1 Power Pac 5-3 Precision Voltage Reference 5-3 2401-2402 Magnetic Tape Adapter Location 6-11 Checks and Adjustments 4-5 XIO Operations 1-15