


T12J Block Diagram

- Discharge PAGE 30
- Switch & LED PAGE 44
- DCIN & BAT Connector PAGE 45
- Vcore Power PAGE 50
- System Power PAGE 51
- I/O Power 1.5VS & 1.05VS PAGE 52
- I/O Power DDR & VTT PAGE 53
- I/O Power +3VA & +2.5V PAGE 54
- VGA Power Core & VRAM PAGE 55
- Power Charge PAGE 56
- Power Detect PAGE 57
- Power Protect PAGE 58
- Power Load Switch PAGE 59
- Power FLOWCHAT PAGE 60
- Power Signal PAGE 61



EC ITE8511 GPIO List

Pin	Pin Name	Signal Name	Type	Active
32	PWM0/GPA0	NC		GPO
33	PWM1/GPA1	FAN_PWM	O	High
36	PWM2/GPA2	NC		GPO
37	PWM3/GPA3	NC		GPO
38	PWM4/GPA4	CHG_LED_UP#	O	Low
39	PWM5/GPA5	PWR_LED_UP#	O	Low
40	PWM6/GPA6	BATSEL_3S#	O	Low
43	PWM7/GPA7	LCD_BACKOFF#	O	Low
153	RXD/GPB0	NUM_LED	O	High
154	TXD/GPB1	CAP_LED	O	High
162	GPB2	SCRL_LED	O	High
163	SMCLK0/GPB3	SMB0_CLK	I/O	
164	SMDAT0/GPB4	SMB0_DAT	I/O	
5	GA20/GPB5	A20GATE	O	High
6	KBRST#/GPB6	RC_IN#	O	Low
165	GPB7	THRO_CPU	O	High
47	CLKOUT/GPC0	NC		GPO
169	SMCLK1/GPC1	SMB1_CLK	I/O	
170	SMDAT1/GPC2	SMB1_DAT	I/O	
171	GPC3	NC		GPO
172	TMR10/WUI2/GPC4	ACIN_OC#	I	Low
175	GPC5	OP_SD#	O	Low
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I	Low
1	CK32KOUT/GPC7	NC	O	GPO
26	RI1#/WUI0/GPD0	PM_SUSB#	I	Low
29	RI2#/WUI1/GPD1	PM_SUSC#	I	Low
30	LPCRST#/WUI4/GPD2	BUF_PLT_RST#	I	Low
31	ECSC#/GPD3	EXT_SC#	O	Low
41	GPD4	NC		GPO
42	GINT/GPD5	NC		GPO
62	TACH0/GPD6	FAN_TACH	I	High
63	TACH1/GPD7	NC	O	GPO
87	ADC4/GPE0	WLAN_SW#	I	Low
88	ADC5/GPE1	NC	I	
89	ADC6/GPE2	MARATHON#	I	Low
90	ADC7/GPE3	DISTP_SW#	I	Low
2	PWRSW/GPE4	PWR_SW#	I	Low
44	WUI5/GPE5	NC		
24	LPCPD#/WUI6/GPE6	LID_EC#	I	Low
25	CLKRUN#/WUI7/GPE7	WLAN_V_ON#	PU	GPO
110	PS2CLK0/GPF0	/	PU	
111	PS2DAT0/GPF1	/	PU	
114	PS2CLK1/GPF2	/	PU	
115	PS2DAT1/GPF3	/	PU	
116	PS2CLK2/GPF4	TP_CLK		
117	PS2DAT2/GPF5	TP_DAT		
118	PS2CLK3/GPF6	PWRLMT#	I	Low
119	PS2DAT3/GPF7	/	PU	
113	FA16/GPG0	FA16		
112	FA17/GPG1	FA17		
104	FA18/GPG2	FA18		
103	FA19/GPG3	NC		
3	FA20/GPG4	THRM_ALERT#	I	
4	FA21/GPG5	NC		
27	LPC80HL/GPG6	PMTHERM#	O	
28	LPC80LL/GPG7	AC_APR_UC#	I	

EC ITE8511 GPIO List

Pin	Pin Name	Signal Name	Type	Active
48	GPH0	VSUS_ON	O	High
54	GPH1	VSUS_GD#	I	Low
55	GPH2	CPUPWR_GD#	I	Low
69	GPH3	PM_PWRBTN#	O	Low
70	GPH4	SUSC#	O	Low
75	GPH5	SUSB#	O	Low
76	GPH6	CPU_VRON	O	High
105	GPH7	PM_RSMRST#	O	Low
148	GPIO	ICH7_PWROK	O	High
149	GP11	NC	O	GPO
152	GP12	NC		GPO
155	GP13	CHG_EN#	O	Low
156	GP14	PRECHG	O	High
168	GP15	BAT_LL#	O	Low
174	GP16	BAT_LEARN	O	High
148	GPL0	WLAN_ON#	I	Low
149	GPL1	BT_ON#	I	Low
152	GPL2	RF_OFF_SW#	I	Low
155	GPL3	RF_LED_ON	I	High
156	GPL4	NC		GPO
168	GPL5	NC		GPO
174	GPL6	NC		GPO

ICH7-M GPIO SETTING


Pin	Pin Name	Signal Name	Type	Active
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I	
C8	GPIO01/REQ5#	PCI_REQ#5	I	
G8	GPIO02/PIRQE#	PCI_INTE#	I	
F7	GPIO03/PIRQF#	PCI_INTF#	I	
F8	GPIO04/PIRQG#	PCI_INTG#	I	
G7	GPIO05/PIRQH#	PCI_INTH#	I	
AC21	GPIO06	BTLED_ON	O	
AC18	GPIO07	NC	I	
E21	GPIO08	EXTSM#	I	
E20	GPIO09	SATA_DET#0	I	
A20	GPIO10	NC	O	
B23	SMBALERT#/GPIO11	SMB_ALERT#	PU	
F19	GPIO12	KBC_SC#	I	
E19	GPIO13	NC	O	
R4	GPIO14	NC	O	
E22	GPIO15	WLAN_LED#	O	
AC22	GPIO16	PM_DPRSLPVR	O	
D8	GPIO17/GNT5#	PCI_GNT#5	O	
AC20	GPIO18/STP_PC#	STP_PC#	O	
AH18	GPIO19/SATA1GP	NC	PU	
AF21	GPIO20/STP_CPU#	STP_CPU#	O	
AE19	GPIO21/SATA0GP	NC	PU	
A13	GPIO22/REQ4#	PCI_REQ#4	I	
AA5	LDRQ1#/GPIO23	LPC_DRQ#1	I/O	
R3	GPIO24	P4G_LED#	O	
D20	GPIO25	NC	O	
A21	GPIO26/EL_RSVD	BT_DET#	I	
B21	GPIO27/EL_STATE0	NC	I	
E23	GPIO28/EL_STATE1	NC	I	
C3	GPIO29/OC#5	USB_OC#5	I	
A2	GPIO30/OC#6	NEWCARD_OC#	I	
B3	GPIO31/OC#7	USB_OC#7	I	
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O	
AC19	GPIO33/AZ_DOCK_EN#	NC	O	
U2	GPIO34/AZ_DOCK_RST#	NC	O	
AD21	GPIO35	NC	O	
AH19	GPIO36/SATA2GP	NC	O	
AE19	GPIO37/SATA3GP	PCB_ID0	I	
AD20	GPIO38	PCB_ID1	I	
AE20	GPIO39	PCB_ID2	I	
A14	GNT4#/GPIO48	PCI_GNT#4	O	
AG24	GPIO49/CPUPWRGD	H_PWRGD	O	

PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	0	C
1394	AD17	0	B
LAN	AD23		


PCIe Device	Bus		
RTL8111B	PE(T/R)(p/n)1		
MINI_CARD	PE(T/R)(p/n)2		
NEWCARD	PE(T/R)(p/n)3		

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
CPU Thermal Sensor(ADT7473)	01011100x (5C)
VGA Thermal Sensor(ADT7473)	0100000x (40)


		Title : GPIO SETTING	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	2	of 65




**CPU + VCORE
Bulk-Decoupling
Capacitors**




**CPU + VCORE
Mid-Frequency
Capacitors**




Place these upper side inside socket cavity on L1.



Place these lower side inside socket cavity on L1.



Place these upper side inside socket cavity on L8.



Place these lower side inside socket cavity on L8.




+VCORE Mid-Frequency Capacitor


Intel: 22UF *32
R1F: 10UF *16

+VCCP Decoupling Capacitor


Intel: 270UF *1, 0.1UF *6
R1F: 220UF *1, 0.1UF *4

U301C		U301D	
A7	VCC[1]	VCC[68]	AB20
A9	VCC[2]	VCC[69]	AB7
A10	VCC[3]	VCC[70]	AC7
A12	VCC[4]	VCC[71]	AC9
A13	VCC[5]	VCC[72]	AC12
A15	VCC[6]	VCC[73]	AC13
A17	VCC[8]	VCC[74]	AC15
A18	VCC[7]	VCC[75]	AC17
A20	VCC[9]	VCC[76]	AC18
B7	VCC[10]	VCC[77]	AD7
B9	VCC[11]	VCC[78]	AD9
B10	VCC[12]	VCC[79]	AD10
B12	VCC[13]	VCC[80]	AD12
B14	VCC[14]	VCC[81]	AD14
B15	VCC[15]	VCC[82]	AD15
B17	VCC[16]	VCC[83]	AD17
B18	VCC[17]	VCC[84]	AD18
B20	VCC[18]	VCC[85]	AE9
C9	VCC[19]	VCC[86]	AE10
C10	VCC[20]	VCC[87]	AE12
C12	VCC[21]	VCC[88]	AE13
C13	VCC[22]	VCC[89]	AE15
C15	VCC[23]	VCC[90]	AE17
C17	VCC[24]	VCC[91]	AE18
C18	VCC[25]	VCC[92]	AE20
D9	VCC[26]	VCC[93]	AF9
D10	VCC[27]	VCC[94]	AF10
D12	VCC[28]	VCC[95]	AF12
D14	VCC[29]	VCC[96]	AF14
D15	VCC[30]	VCC[97]	AF15
D17	VCC[31]	VCC[98]	AF17
D18	VCC[32]	VCC[99]	AF18
E7	VCC[33]	VCC[100]	AF20
E10	VCC[34]	VCCP[1]	V6
E12	VCC[35]	VCCP[2]	G21
E13	VCC[36]	VCCP[3]	J6
E15	VCC[37]	VCCP[4]	K6
E17	VCC[38]	VCCP[5]	M6
E18	VCC[39]	VCCP[6]	J21
E20	VCC[40]	VCCP[7]	K21
F7	VCC[41]	VCCP[8]	M21
F9	VCC[42]	VCCP[9]	N6
F10	VCC[43]	VCCP[10]	N21
F12	VCC[44]	VCCP[11]	R21
F14	VCC[45]	VCCP[12]	T21
F15	VCC[46]	VCCP[13]	T6
F17	VCC[47]	VCCP[14]	V21
F18	VCC[48]	VCCP[15]	W21
F20	VCC[49]	VCCP[16]	W26
AA7	VCC[50]	VCC[51]	V6
AA9	VCC[52]	VCC[53]	G21
AA10	VCC[53]	VCC[54]	J6
AA12	VCC[54]	VCC[55]	K6
AA13	VCC[55]	VCC[56]	M6
AA15	VCC[56]	VCC[57]	J21
AA17	VCC[57]	VCC[58]	K21
AA18	VCC[58]	VCC[59]	M21
AA20	VCC[59]	VCC[60]	N6
AB9	VCC[60]	VCC[61]	N21
AC10	VCC[61]	VCC[62]	R21
AB10	VCC[62]	VCC[63]	T21
AB12	VCC[63]	VCC[64]	T6
AB14	VCC[64]	VCC[65]	V21
AB15	VCC[65]	VCC[66]	W21
AB17	VCC[66]	VCC[67]	W26
AB18	VCC[67]	VCC[68]	V6







RCOMP




SCOMP




Voltage Swing



AGTL+ I/O Voltage Reference



GMCH Strapping




Note: CFG[17:3] have internal pull-up while CFG[20:18] have internal pull-down.

CFG All are sampled with respect to the leading edge of the GMCH PWROK

2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
7		
8	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal (Default)
9		
11:10		
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C TRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port

CFG[17..3] have internal pullup resistors.
CFG[19..18] have internal pulldown resistors.
SDVOCRTL_DATA has internal pulldown resistors.

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H



U501C

X D32 L_BKLTCTL
 X J30 L_BKLTEN
 X H30 L_CLK_CTLA
 X H29 L_DATA_CTLB
 X G26 L_DDC_CLK
 X G25 L_DDC_DATA
 X B38 L_IBG
 X C35 L_VBG
 X F32 L_VDDEN
 X C33 L_VREFH
 X C32 L_VREFL
 X A33 LA_CLK#
 X A32 LA_CLK
 X E27 LB_CLK#
 X E26 LB_CLK
 X C37 LA_DATA#_0
 X B35 LA_DATA#_1
 X A37 LA_DATA#_2
 X B37 LA_DATA_0
 X B34 LA_DATA_1
 X A36 LA_DATA_2
 X G30 LB_DATA#_0
 X D30 LB_DATA#_1
 X F29 LB_DATA#_2
 X F30 LB_DATA_0
 X D29 LB_DATA_1
 X F28 LB_DATA_2

LVDS

TV

VGA

PCI-EXPRESS GRAPHICS

EXP_A_COMPI D40
 EXP_A_COMPO D38
 EXP_A_RXN_0 F34
 EXP_A_RXN_1 G38
 EXP_A_RXN_2 H34
 EXP_A_RXN_3 J38
 EXP_A_RXN_4 L34
 EXP_A_RXN_5 M38
 EXP_A_RXN_6 N34
 EXP_A_RXN_7 P38
 EXP_A_RXN_8 R34
 EXP_A_RXN_9 T38
 EXP_A_RXN_10 V34
 EXP_A_RXN_11 W38
 EXP_A_RXN_12 Y34
 EXP_A_RXN_13 AA38
 EXP_A_RXN_14 AB34
 EXP_A_RXN_15 AC38
 EXP_A_RXP_0 D34
 EXP_A_RXP_1 F38
 EXP_A_RXP_2 G34
 EXP_A_RXP_3 H38
 EXP_A_RXP_4 J34
 EXP_A_RXP_5 L38
 EXP_A_RXP_6 M34
 EXP_A_RXP_7 N38
 EXP_A_RXP_8 P34
 EXP_A_RXP_9 R38
 EXP_A_RXP_10 T34
 EXP_A_RXP_11 V38
 EXP_A_RXP_12 W34
 EXP_A_RXP_13 Y38
 EXP_A_RXP_14 AA34
 EXP_A_RXP_15 AB38
 EXP_A_TXN_0 F36
 EXP_A_TXN_1 G40
 EXP_A_TXN_2 H36
 EXP_A_TXN_3 J40
 EXP_A_TXN_4 L36
 EXP_A_TXN_5 N36
 EXP_A_TXN_6 P40
 EXP_A_TXN_7 R36
 EXP_A_TXN_8 T40
 EXP_A_TXN_9 V36
 EXP_A_TXN_10 W40
 EXP_A_TXN_11 Y36
 EXP_A_TXN_12 AA40
 EXP_A_TXN_13 AB36
 EXP_A_TXN_14 AC40
 EXP_A_TXN_15
 EXP_A_TXP_0 D36
 EXP_A_TXP_1 F40
 EXP_A_TXP_2 G36
 EXP_A_TXP_3 H40
 EXP_A_TXP_4 J36
 EXP_A_TXP_5 L40
 EXP_A_TXP_6 M36
 EXP_A_TXP_7 N40
 EXP_A_TXP_8 P36
 EXP_A_TXP_9 R40
 EXP_A_TXP_10 T36
 EXP_A_TXP_11 V40
 EXP_A_TXP_12 W36
 EXP_A_TXP_13 Y40
 EXP_A_TXP_14 AA36
 EXP_A_TXP_15 AB40

+1.5VS_PCIE

R701 1 2 24.90Ohm 1%

PCIENB_RXN[0..15] 19

PCIENB_RXP[0..15] 19

PCIENB_TXP15	1	2		PCIEG_RXP15
PCIENB_TXP14	C701	0.1UF/16V	2	PCIEG_RXP14
PCIENB_TXP13	1	2	C702	0.1UF/16V
PCIENB_TXP12	C703	0.1UF/16V	2	PCIEG_RXP12
PCIENB_TXP11	1	2	C704	0.1UF/16V
PCIENB_TXP10	C705	0.1UF/16V	2	PCIEG_RXP10
PCIENB_TXP9	1	2	C706	0.1UF/16V
PCIENB_TXP8	C707	0.1UF/16V	2	PCIEG_RXP8
PCIENB_TXP7	1	2	C708	0.1UF/16V
PCIENB_TXP6	C709	0.1UF/16V	2	PCIEG_RXP6
PCIENB_TXP5	1	2	C710	0.1UF/16V
PCIENB_TXP4	C711	0.1UF/16V	2	PCIEG_RXP4
PCIENB_TXP3	1	2	C712	0.1UF/16V
PCIENB_TXP2	C713	0.1UF/16V	2	PCIEG_RXP2
PCIENB_TXP1	1	2	C714	0.1UF/16V
PCIENB_TXP0	C715	0.1UF/16V	2	PCIEG_RXP0
			C716	0.1UF/16V
PCIENB_TXN15	1	2		PCIEG_RXN15
PCIENB_TXN14	C717	0.1UF/16V	2	PCIEG_RXN14
PCIENB_TXN13	1	2	C718	0.1UF/16V
PCIENB_TXN12	C719	0.1UF/16V	2	PCIEG_RXN12
PCIENB_TXN11	1	2	C720	0.1UF/16V
PCIENB_TXN10	C721	0.1UF/16V	2	PCIEG_RXN10
PCIENB_TXN9	1	2	C722	0.1UF/16V
PCIENB_TXN8	C723	0.1UF/16V	2	PCIEG_RXN8
PCIENB_TXN7	1	2	C724	0.1UF/16V
PCIENB_TXN6	C725	0.1UF/16V	2	PCIEG_RXN6
PCIENB_TXN5	1	2	C726	0.1UF/16V
PCIENB_TXN4	C727	0.1UF/16V	2	PCIEG_RXN4
PCIENB_TXN3	1	2	C728	0.1UF/16V
PCIENB_TXN2	C729	0.1UF/16V	2	PCIEG_RXN2
PCIENB_TXN1	1	2	C730	0.1UF/16V
PCIENB_TXN0	C731	0.1UF/16V	2	PCIEG_RXN0
			C732	0.1UF/16V

+1.5VS

+VCCP


GND


QG82945PM


ASUS Title : NB_945PM(GRAPHIC)



ASUSTek COMPUTER INC. NPI Engineer: Arthur & Bruce Chen



Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	7	of 65














Request of CSC for CMOS clear function


RTCRST# RC delay should be 18ms-25ms

Place Near the Open Door



ACZ_SDIN0	CODECC
ACZ_SDIN1	MODEM





ICH7 Boot BIOS Select


	GNT#4	GNT#5
LPC	H	H
PCI	H	L
SPI	L	H

Buffer to Reduce Loading on PLT_RST#




USB 0	USB Conn.
USB 1	USB Conn.
USB 2	USB Conn.
USB 3	USB Conn.
USB 4	Bluetooth
USB 5	FINGER PRINT
USB 6	Newcard
USB 7	CMOS Camera


ASUS Title : SB-ICH7M(2)
 ASUSTek COMPUTER INC NPI Engineer: Arthur & Bruce Chen

Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	13	of 65







GPIO27,28 Default Output mode









U1201E		
A4	Vss1	Vss98
A23	Vss2	Vss99
B1	Vss3	Vss100
B9	Vss4	Vss101
B14	Vss5	Vss102
B17	Vss6	Vss103
B20	Vss7	Vss104
B25	Vss8	Vss105
B28	Vss9	Vss106
C2	Vss10	Vss107
C6	Vss11	Vss108
C27	Vss12	Vss109
D10	Vss13	Vss110
D13	Vss14	Vss111
D18	Vss15	Vss112
D21	Vss16	Vss113
D24	Vss17	Vss114
E1	Vss18	Vss115
E2	Vss19	Vss116
E3	Vss20	Vss117
E4	Vss21	Vss118
E8	Vss22	Vss119
E15	Vss23	Vss120
F3	Vss24	Vss121
F4	Vss25	Vss122
F5	Vss26	Vss123
F12	Vss27	Vss124
F28	Vss28	Vss125
G21	Vss29	Vss126
G1	Vss30	Vss127
G2	Vss31	Vss128
G5	Vss32	Vss129
G6	Vss33	Vss130
G9	Vss34	Vss131
G14	Vss35	Vss132
G18	Vss36	Vss133
G21	Vss37	Vss134
G24	Vss38	Vss135
G25	Vss39	Vss136
G26	Vss40	Vss137
H3	Vss41	Vss138
H4	Vss42	Vss139
H5	Vss43	Vss140
H24	Vss44	Vss141
H27	Vss45	Vss142
H28	Vss46	Vss143
H3	Vss47	Vss144
J1	Vss48	Vss145
J2	Vss49	Vss146
J5	Vss50	Vss147
J24	Vss51	Vss148
J25	Vss52	Vss149
J26	Vss53	Vss150
K24	Vss54	Vss151
K27	Vss55	Vss152
K28	Vss56	Vss153
L13	Vss57	Vss154
L15	Vss58	Vss155
L24	Vss59	Vss156
L25	Vss60	Vss157
L28	Vss61	Vss158
M3	Vss62	Vss159
M4	Vss63	Vss160
M5	Vss64	Vss161
M12	Vss65	Vss162
M13	Vss66	Vss163
M14	Vss67	Vss164
M15	Vss68	Vss165
M16	Vss69	Vss166
M24	Vss70	Vss167
M27	Vss71	Vss168
M28	Vss72	Vss169
N1	Vss73	Vss170
N2	Vss74	Vss171
N5	Vss75	Vss172
N6	Vss76	Vss173
N11	Vss77	Vss174
N12	Vss78	Vss175
N13	Vss79	Vss176
N14	Vss80	Vss177
N15	Vss81	Vss178
N16	Vss82	Vss179
N17	Vss83	Vss180
N18	Vss84	Vss181
N24	Vss85	Vss182
N25	Vss86	Vss183
N26	Vss87	Vss184
N27	Vss88	Vss185
P3	Vss89	Vss186
P4	Vss90	Vss187
P12	Vss91	Vss188
P13	Vss92	Vss189
P14	Vss93	Vss190
P15	Vss94	Vss191
P16	Vss95	Vss192
P17	Vss96	Vss193
P24	Vss97	Vss194
P27	Vss98	Vss195
Q28	Vss99	Vss196
G20	Vss100	Vss197





SO-DIMM 0 is placed farther from the GMCH than SO-DIMM 1

SMBus Slave Address: A4H










ASUS Title : G72M_FB
 ASUSTek COMPUTER INC. NPI Engineer: Arthur & Bruce Chen
 Size Project Name
 Custom P/N **T12J** Rev 1.2
 Date: Monday, May 29, 2006 Sheet 20 of 65


U1901D		14/14_GND_	
AA12	GND1	K10	GND101
AA2	GND2	K23	GND102
AA21	GND3	K29	GND103
AA31	GND4	K4	GND104
AB27	GND5	L27	GND105
AB6	GND6	L8	GND106
AC10	GND7	M12	GND107
AC23	GND8	M2	GND108
AC29	GND9	NC139	GND109
AC4	GND10	M31	GND110
AD16	GND11	N15	GND111
AD17	GND12	N18	GND112
AD2	GND13	N29	GND113
AD31	GND14	N4	GND114
AE17	GND15	P15	GND115
AE27	GND16	P18	GND116
AE6	GND17	P27	GND117
AF11	GND18	P6	GND118
AF26	GND19	R13	GND119
AF29	GND20	R14	GND120
AF4	GND21	R15	GND121
AF7	GND22	R18	GND122
AG10	GND23	R19	GND123
AG11	GND24	R2	GND124
AG14	GND25	R20	GND125
AG15	GND26	R31	GND126
AG19	GND27	T16	GND127
AG2	GND28	T24	GND128
AG22	GND29	T29	GND129
AG31	GND30	T4	GND130
AG8	GND31	U16	GND131
AH24	GND32	U24	GND132
AJ10	GND33	U24	GND133
AJ13	GND34	U24	GND134
AJ16	GND35	U29	GND135
AJ17	GND36	U8	GND136
AJ20	GND37	V13	GND137
AJ23	GND38	V14	GND138
AJ26	GND39	V15	GND139
AJ29	GND40	V18	GND140
AJ4	GND41	V2	GND141
AJ7	GND42	V20	GND142
AK2	GND43	V31	GND143
AK28	GND44	W15	GND144
AK31	GND45	W18	GND145
AL11	GND46	W27	GND146
AL14	GND47	W6	GND147
AL19	GND48	Y15	GND148
AL22	GND49	Y18	GND149
AL25	GND50	Y29	GND150
AL3	GND51	Y4	GND151
AL6	GND52		
AL9	GND53		
AM13	GND54		
AM16	GND55		
AM17	GND56		
AM20	GND57		
AM23	GND58		
AM26	GND59		
AM29	GND60		
B12	GND61		
B15	GND62		
B18	GND63		
B21	GND64		
B24	GND65		
B27	GND66		
B3	GND67		
B30	GND68		
B6	GND69		
B9	GND70		
C2	GND71		
C31	GND72		
D10	GND73		
D13	GND74		
D16	GND75		
D17	GND76		
D20	GND77		
D23	GND78		
D26	GND79		
D29	GND80		
D4	GND81		
D7	GND82		
F11	GND83		
F14	GND84		
F19	GND85		
F2	GND86		
F22	GND87		
F25	GND88		
F31	GND89		
F8	GND90		
G26	GND91		
G29	GND92		
G4	GND93		
G7	GND94		
H27	GND95		
H6	GND96		
J16	GND97		
J17	GND98		
J2	GND99		
J31	GND100		

GND_SENSE1 ○ T2101 TPC26T
G3-128 only

IFPAB_PLLVDD- 2.5V +/- 5% I_{max}= 40mA




IFPA_IOVDD- 1.8V +/- 5% I_{max}= 120mA





IFPB_IOVDD- 1.8V +/- 5% I_{max}= 120mA


IFPCD_PLLVDD- 2.5V +/- 5% I_{max}= 40mA



IFPCD_IOVDD- 1.8V +/- 5% I_{max}= 120mA


Mark of Red for CRT Device reserved






Partition A Low 32 bits

03G151236210 DDR2 16M*16-2.5 1.8V FBGA-84 HYNIX/HY5PS561621AFP-2





Partition A High 32 bits

VRAM 64MB delete U2303,U2304





ASUS		Title : G72M_MEM A
ASUSTeK COMPUTER INC. NPI		Engineer: Arthur & Bruce Chen
Size	Project Name	T1.1
Custom	PN	<OrigAct2>
Date	Monday, May 29, 2006	Rev: 0.1
Sheet		21 of 68



LCD LVDS Interface

BIOS BACK_OFF#: When user pushes "Fn+F7" button, BIOS activate this pin to turn off back light.



USB PORT 6 for USB CAMERA


Co-layout L1808 with RN1801

BIOS INV_DA: KBC output D/A signal (adjust voltage level) to adjust Back light.

Digital Camera 150mA
Pin 19: Add a USB 2.0 Shielding GND cable to USB module.



A6J uses D1 R:1.0 Inverter Board

CRT OUT




L2501,2,3 120ohm/100M
bead change to
inductor 150nH


Place near to CRT Port




R2.0 Modify





Impedance = 55 ohm
Trace Width = 5 mils



PLACE ESD Diodes near TV port








MIOAD0 is used to set the PCI Express PLL termination enable.



These straps configure the GPU PCI Express interface.


SUB_VENDOR 0: System BIOS 1: External BIOS



- PANEL_ID[3:0] 1XXX: Customer Defined
- TVMODE[1:0] 00: SECAM
01: NTSC
10: PAL
11: VGA
- 3GIO_PADCFG[2:0] 001: For G7x
- RAMCFG[2:0] 0001: 16M x 16 DDR2 64-bit Samsung
0010: 16M x 16 DDR2 64-bit Infineon
0011: 16M x 16 DDR2 64-bit Hynix
0101: 32M x 16 DDR2 64-bit Samsung
0110: 32M x 16 DDR2 64-bit Infineon
0111: 32M x 16 DDR2 64-bit Hynix
- RAMCFG3 0: Full width of the frame buffer
1: Half width of the frame buffer
- CRYSTAL[1:0] 10: 27.0MHz
- PCI_DEVID[3:0] 0111: G72M-V
1000: G72M
- ROM_TYPE[1:0] 00: Parallel
01: Serial
10: Reserved
11: LPC











Request	Control net
PCIE_REQ1#	PCIE0(#), PCIE6(#)
PCIE_REQ2#	PCIE1(#), PCIE8(#)
PCIE_REQ3#	PCIE2(#), PCIE4(#)
PCIE_REQ4#	PCIE3(#), PCIE5(#), PCIE7(#)

CLK_MCH_BCLK	R2904	2	49.90Ohm	1%
CLK_MCH_BCLK#	R2905	2	49.90Ohm	1%
CLK_CPU_BCLK	R2906	2	49.90Ohm	1%
CLK_CPU_BCLK#	R2907	2	49.90Ohm	1%
CLK_PCIE_NEWCARD	R2908	2	49.90Ohm	1%
CLK_PCIE_NEWCARD#	R2909	2	49.90Ohm	1%
CLK_PCIE_MINICARD	R2912	2	49.90Ohm	1%
CLK_PCIE_MINICARD#	R2914	2	49.90Ohm	1%
CLK_MCH_3GPLL	R2916	2	49.90Ohm	1%
CLK_MCH_3GPLL#	R2918	2	49.90Ohm	1%
CLK_PCIE_ICH	R2920	2	49.90Ohm	1%
CLK_PCIE_ICH#	R2923	2	49.90Ohm	1%
CLK_SATA_ICH	R2926	2	49.90Ohm	1%
CLK_SATA_ICH#	R2928	2	49.90Ohm	1%
CLK_PCIE_NV	R2932	2	49.90Ohm	1%
CLK_PCIE_NV#	R2934	2	49.90Ohm	1%




Latched Input Select




BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

ASUS Title : CLOCK GEN-ICS954310
 ASUSTek COMPUTER INC NPI Engineer: Arthur & Bruce Chen
 Size Project Name T12J Rev 2.0
 Custom P/N <OrgAddr2>
 Date: Monday, May 29, 2006 Sheet 29 of 65







Page 59 SUSB_ON need to change to SUSB# ---R1.1





Page 59 SUSB_ON need to change to SUSB# ---R1.1


RJ11&RJ45 Port




Change
 12G142111120 R1.1



MDC CONNECTOR








FOR DEDUG CARD USED







PCI / OTHER





	Interrupt	INT Select
1394	INTB#	Bit1
Cardreader	INTC#	Bit25




Add R3412 ---R1.1








SUSB_ON change to SUSB# ---R1.1






!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V




NewCard Header





NewCard Ejecter





**For Keyboard
Metrix Define same Z94**






ISA ROM

EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1


- 00: PNPCNG Access Register Pair Are 002Eh and 002Fh
- 10: PNPCNG Access Register Pair Are 004Eh and 004Fh
- 01: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR.
- 11: Reserved



Note: Sampled at VSTBY Power Up Reset


FA4/ PPEN

- 0: Normal
- 1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming




FA5/ SHBM


- 0: Disable Shared Memory with Host BIOS
- 1: Enable Shared Memory with Host BIOS




R4306, R4308 10Kohm change to 100Kohm---R1.2



Main Board SW & LED




Small Board and CIR Conn.




LED Board Connector

ASUS		Title : SW/LED/Small Card	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date:	Monday, May 29, 2006	Sheet	44 of 65




BAT IN

CON4501 change package---R1.1




Without Battery & Pull out Adapter

Force OFF = 8.99V




Sub-woofer (Optional)

FL = 100Hz
FH = 1KHz



Sub-woofer Connector (Optional)


(Microphone) FL = 33.86 KHz
(Microphone) FH = 1.8K Hz




CON4601 (12G14000106G) package change to 12G14030106E---R1.1

		Title : MIC & PreAMP	
		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	
Custom	P/N	<OrgAddr2>	
Date:	Monday, May 29, 2006	Sheet	46 of 65

A Hole / TOP Side




A Hole / Bottom Side




Drill Hole for Fix




A Hole Special / Bottom Side





E Hole for Main board fix




F Hole for CPU




銅柱 Hole for VGA 13GNJ510M170-1




TPM




BLUETOOTH



WLAN/BT ON/OFF Control





Close to Phase 1 Inductor

R5049 for load line

Close to Pin 18

C5028 & C5029 for transient response

Close to Phase 1 Inductor


FOR LAYOUT PLACEMENT

FOR LAYOUT PLACEMENT



FOR LAYOUT PLACEMENT




FOR LAYOUT PLACEMENT


		Title : POWER_VCORE	
		Engineer: Anny	
Size	Project Name	T12J	Rev 2.0
Custom			
Date: Monday, May 29, 2006		Sheet 50 of 65	





+12VSUS









+3VAO



+2.5VS



POWER PATH & BAT_LEARN



- AC_IN_Threshold 2.048Vmax A/D_DOCK_IN > 17.44V active

Adapter In(max) = $(0.075V/Rsense(ADIN)) \cdot (VCLSVREF/Rsense(ADIN) - 0.015 \text{ ohm})$

$VCLSV = 3.791V$

$\Rightarrow In(max) = 4.5A$

$\Rightarrow Constant Power = 19 \cdot 4.5 = 85.5W$

$\Rightarrow R5709 = 20K R5714 = 178K$
- Charge Current Ichg = $(0.075V/Rsense(CHG)) \cdot (VICTL3.6V/Rsense(CHG) - 0.025 \text{ ohm})$

$VICTL = 3.012V \Rightarrow Ichg = 2.51A$

$VICTL = 1.657V \Rightarrow Ichg = 1.4A$
- $V_{bat} = Cell \cdot (Vref - (VICTL - 1.8V) / 9.52)$

$VICTL = 1.594V$



$\Rightarrow V_{bat} = 4.2V @ 2018mV$
- Mode pin: $V_{mode} > 2.8V$ (tie to LDO pin) \Rightarrow 4 Cells

$2.0 > V_{mode} > 1.6V$ (floating) \Rightarrow 3 Cells


$0.8 > V_{mode}$ (tie to GND) \Rightarrow Learning mode
- $VICTL < 0.8V$ or $DCIN < 7V \Rightarrow$ Charger Disable
- Precharge current = 150mA

$VICTL_{pre} = 0.188V \Rightarrow Ichg = 167mA$


$VICTL_{pre} = 0.1779V \Rightarrow Ichg = 146mA$




BATTERY IN DETECT




ADAPTER IN DETECT



+5VLCM, +5VCHG & +2.5VREF



POWER GOOD DETECTER





TPC28T	PT6003	VRM_PWRGD
TPC28T	PT6004	DDR_PWRGD
TPC28T	PT6005	3V_5V_PWRGD
TPC28T	PT6006	1.05V_1.5V_PWRGD
TPC28T	PT6008	PWR_OK_VGA


R12_0424

		Title : POWER_PROTECT	
<OrgName>		Engineer: Anny	
Size	Project Name	Rev	
Custom	T12J	2.0	
Date: Monday, May 29, 2006		Sheet	58 of 65


SUSC#_PWR POWER




SUSB#_PWR POWER




ASUS		Title : POWER_LOAD SWITCH	
<OrgName>		Engineer: Anny	
Size	Project Name	Rev	
Custom	T12J	2.0	
Date: Monday, May 29, 2006	Sheet	59	of 65






FOR POWER TEST




Rev	Date	Description
1.0	10/04/05	1. Initial release.
1.1	12/26/05	

Rev	Date	Description



POWER OFF TIMING



POWER ON TIMING

R1.0


Item	Before	After	Reason	Owner	Date

R1.1

Item	Before	After	Reason	Owner	Date
R11_0317_6001	Pull hi to +5VA	Pull hi to +3VA	To meet EC power request		2006.03.17
R11_0317_5401	IC:CM8562GISTR	IC:SI9183DT	Cost down		2006.03.17
R11_0317_6101	SUSB_ON	SUSB#	For EE request		2006.03.17
R11_0317_6102	SUSC_ON	SUSC#	For EE request		2006.03.17
R11_0317_5701	PD5705: 1S8355(07G001007100)	PD5705: RB751V_40(07G004020710)	Down Vf		2006.03.17
R11_0322_5702	Error function	Del Error function and add PD5707			2006.03.22
R11_0328_5001	mount: PQ5002, PQ5004, PQ5006, PQ5007 PR5030 16K	unmount: PQ5002, PQ5004, PQ5006, PQ5007 PR5030 change to 9.31K to tune OCP to 47A	Cost down		2006.03.28
R11_0404_5101	2.7K	1.2K	避免磁場干擾		2006.03.28
R12_0413_57	AD error and pwr limit function	DEL AD error and pwr limit function	Cost down		2006.04.24
R12_0413_60	batteru OVP protect function	DEL batteru OVP protect function	Cost down		2006.04.24
R12_0427		Add PD5502 and PD5503	Add PD5502 and PD5503 to avoid on1 voltage drop slow when disable.		

R2.0

Item	Before	After	Reason	Owner	Date
R20_0515_5100		add PR5124	Pull ground to avoid vsus_on is float.		2006.05.15

		Title : POWER_PIC	
<OrgName>		Engineer:	
Size	Project Name	Rev	
Custom	NAPA	2.0	
Date: Monday, May 29, 2006	Sheet 65 of 65		