

VM-18 Instruction Set

Format "INSTRUCTION [arg_1] [arg_2] ... [arg_n]"

where $[arg_i]$ is pushed onto the stack before $[arg_{i+1}]$ and $[arg_i]$ represents a single byte.

opcode: 0x01

PUSH_BYTE [byte]

Pushes next byte found in the instruction stream onto the stack

opcode: 0x02

HALT

Stops execution of instruction stream

opcode: 0x03

ADD_BYTE [Number₁] [Number₂]

Pushes the result of $Number_1 + Number_2$ onto stack

opcode: 0x04

SUB_BYTE [Number₁] [Number₂]

Pushes the result of $Number_1$ - $Number_2$ onto stack

opcode: 0x05

MUL_BYTE [Number₁] [Number₂]

Pushes the result of Number₁ · Number₂ onto stack

opcode: 0x06

DIV_BYTE [Number₁] [Number₂]

Pushes the result of $Number_1 \div Number_2$ onto stack

opcode: 0x07

MOD_BYTE [Number₁] [Number₂]

Pushes the result of Number₁ modulo Number₂ onto stack

opcode: 0x08

LOAD_BYTE [ADDRESS₁] [ADDRESS₂] ... [ADDRESS_n]

Fetches byte stored at address, $ADDRESS_1$ being MSB, and pushes onto stack. Address size is determined by the VM implementation.

opcode: 0x09

STORE_BYTE [BYTE] [ADDRESS₁] [ADDRESS₂] ... [ADDRESS_n]

Stores byte at address, $ADDRESS_1$ being MSB. Address size is determined by the VM implementation.

opcode: 0x0A

SEND_INTERFACE [I] $[A_1]$ $[A_2]$... $[A_n]$ $[N_1]$ $[N_2]$... $[N_n]$

Sends N bytes starting at address A to interface number I. A_1 and N_1 are the MSBs, and n is the number of bytes in the implementation's memory address.

opcode: 0x0B

RECV_INTERFACE [I] $[A_1]$ $[A_2]$... $[A_n]$ $[N_1]$ $[N_2]$... $[N_n]$

Receives N bytes to address A from interface number I. A_1 and N_1 are the MSBs, and n is the number of bytes in the implementation's memory address.

opcode: 0x0C

AND_BYTE [Number₁] [Number₂]

Pushes result of performing the bitwise AND on $Number_1$ and $Number_2$.

opcode: 0x0D

OR_BYTE [Number₁] [Number₂]

Pushes result of performing the bitwise OR on Number₁ and Number₂.

opcode: 0x0E

NOT_BYTE [Number]

Pushes result of performing the bitwise NOT on Number.

opcode: 0x0F

XOR_BYTE [Number₁] [Number₂]

Pushes result of performing the bitwise XOR on $Number_1$ and $Number_2$.

opcode: 0x10

JUMPG [Number₁] [Number₂] [I₁] [I₂] ... [I_n]

If $Number_1 > Number_2$, move instruction pointer to instruction address specified by I_i where n is the implementation's address size.

opcode: 0x11

JUMPE [Number₁] [Number₂] [I_1] [I_2] ... [I_n]

If $Number_1 == Number_2$, move instruction pointer to instruction address specified by I_i where n is the implementation's address size.

opcode: 0x12

$$JUMPL$$
 [Number₁] [Number₂] [I₁] [I₂] ... [I_n]

If $Number_1 < Number_2$, move instruction pointer to instruction address specified by I_i where n is the implementation's address size.

opcode: 0x13

JUMPNE [Number₁] [Number₂] [
$$I_1$$
] [I_2] ... [I_n]

If $Number_1$!= $Number_2$, move instruction pointer to instruction address specified by I_i where n is the implementation's address size.

opcode: 0x14

$$JUMPLE [Number_1] [Number_2] [I_1] [I_2] ... [I_n]$$

If $Number_1 \leftarrow Number_2$, move instruction pointer to instruction address specified by I_i where n is the implementation's address size.

opcode: 0x15

$${\tt JUMPGE~[Number_1]~[Number_2]~[I_1]~[I_2]~...~[I_n]}$$

If $Number_1 >= Number_2$, move instruction pointer to instruction address specified by I_i where n is the implementation's address size.

opcode: 0x16

JUMP
$$[I_1]$$
 $[I_2]$... $[I_n]$

Move instruction pointer to instruction address specified by \mathbf{I}_i where n is the implementation's address size.