













A7T/M BLOCK DIAGRAM




01_BLOCK DIAGRAM	41_G73M_PCIE16_1
02_AMD S1 CPU(1)	42_G73M_PCIE16_2
03_AMD S1 CPU(2)	43_G73M_DISPLAY
04_AMD S1 CPU(3)	44_G73M_BIOS&CRY
05_DDR2_SO_DIMM-1	45_G73M_GPIO
06_DDR2_SO_DIMM-2	46_G73M_STRAP
07_DDR2_SODIMMS	47_G73M_VRAM1
08_THERMAL&FAN	48_G73M_VRAM2
09_C51M HT_CPU	49_G73M_VRAM3
10_C51M HT_MCP	50_G73M_VRAM4
11_C51M PCIeX16	51_RJ11+45&MINI
12_C51M VGA OUTPUT	52_NEWCARD (802.11)
13_C51M POWER&GND	61_Vcore
14_LVDS CONNECTER	62_SYSTEM
15_CRT TV CONNECTER	63_1.2V0&+1.8V0
16_MCP51_HT I/F	64_2.5V & 0.9V_3VA
17_MCP51_PCI I/F	65_VGACORE
18_MCP51_IDE	66_1V_C51_CORE
19_MCP51_USB	67_LOAD SWITCH
20_MCP51_POWER	68_CHARGE
21_HDD&ODD	69_PIC16C54
22_USB	70_BATCONN
23_CARDBUS R5C841	71_PWRGD_SHUTDOWN#
24_CARDBUS SOCKET	53_SYSTEM RESOURCE
25_1394 CON	54_HISTORY
26_ALC880	
27_AMP	
28_BT/FM/RF	
29_VOICE DSP	
30_LAN_RTL8100TL	
31_RJ11+45&MDC	
32_MINIPCI (802.11)	
33_MINIPCI (TV)	
34_KBC 38857	
35_SUPER I/O	
36_FUNCTION KEY	
37_PWR ON SEQ-1	
38_PWR ON SEQ-2	
39_G73M_FB_1	
40_G73M_FB_2	











TOP




BOTTOM










1103





Pin 13 State	Pin 14 State	Address
0	Low (10 kΩ to GND)	0101100 (0x2C)
0	High (10 kΩ Pull-Up)	0101101 (0x2D)
1	Don't Care	0101110 (0x2E) (Default)


ASUS Title : THERMAL&FAN
 ASUSTECH Project Name: A7T Engineer: Heby_wang
 Size: C Rev: 2.0
 Date: 10/14/2009 Page: 8 of 9



		Title : CS1M HT_CPU	
BSC C	Project Name ATT	Engineer: PENG_XIAO	
Date: 2018-01-25	Rev: 2.0	Sheet: 8	of 10








LCD Backlight Control

3.3V
50-51M:410 mA(500 mA Max.)

3V 3.5V
Full
Active:
410
mA(Max.
500 mA)


Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair/Not Ribbon
Maximum Length <= 10"

LCD LVDS Interface




INVERTER Interface


BIOS
BACK_OFF# : When user push "Fn+F7"
button, BIOS active this pin to
turn off backlight.







TV OUT






CRT OUT

















HDD





CD-ROM










ASUS		Title : USB	
ASUSTeCH CO. LTD.		Engineer: Johnny_huang	
Size	Project Name	Rev	
C	ATT	2.0	
Date: 2011-05-20	Sheet: 01	of	09








LINE_IN



ASUS		Title : ALC880	
ASUSTEK	Project Name	Engineer: <i>echo_xing</i>	
B524	Rev	AT7	2.0
Date: 2008-10-26 15:00	Drawn: 24	Sheet: 21	Total: 29

Headphone & Middle/High Range Frequency Amplifier (Tweeter)



FL = 590 Hz
FH = 23.4KHz



(Headphone Mode) FL = 33.9 Hz
(Headphone Mode) FH = 23.4KHz



Low Range Frequency Amplifier (Woofer)

FL = 33.9 Hz
FH = 1.942 KHz




SEBTL#	SPDIF_IN
SPDIF Mode	I H
HF Mode	H L
SPK Mode	L X

Headphone & SPDIF JACK




ATV_DTV_FM Antenna






14G152075000

WLAN/BT ON/OFF Control




Bluetooth Module
















*All termination resistors should be near chip





The Crystal should be placed far away from I/O ports, important or high frequency signal traces (Tx, Rx, power), magnetics or board edges.




ASUS		Title : LAN	
ASUSTECH	Project Name	Engineer: PENG_XIAO	
B24	Rev	A7T	2.0
Date: 06/16/2005	Drawn: 06/16/2005	Sheet: 06	of 09






ASUS		Title : MINIPC12	
ASUSTEK	Project Name	Engineer: echo_xing	Rev
C	ATT		2.0
Date: 2011-01-26 2:05	Sheet: 01	of	01

TYPE JP UK US
KID0 L L H H
KID1 L L H H





P54,P55,P43,P50 are
wake-up event
inputs when KBC in
standby mode




Super I/O








Launch Board Conn.




DJ Board Conn.





CIR








Discharge Ckt.



RESET SW.












<1> PE_TX0D_151
 <1> PE_TX0D_152
 <1> PE_RX0D_151
 <1> PE_RX0D_152

U300A



U301A



U302A

U303A

U304A

U305A

U306A

U307A

U308A

U309A

U310A

U311A

U312A

U313A

U314A

U315A

U316A

U317A

U318A

U319A

U320A

U321A

U322A

U323A

U324A

U325A

U326A

U327A

U328A

U329A

U330A

U331A

U332A

U333A

U334A

U335A

U336A


U337A






U338A


U339A


U340A



AM10
 AM11
 AM12
 AM13
 AM14
 AM15
 AM16
 AM17
 AM18
 AM19
 AM20
 AM21
 AM22
 AM23
 AM24
 AM25
 AM26
 AM27
 AM28
 AM29
 AM30











```

SUB_VENDOR 0:SYSTEM BIOS 1:ADAPTER
RAM_CFG[3..0]
0001:8*16M*16 DDR2 SAMSUNG

RAM_CFG[3]
0: Full width of the frame buffer
1: Half width of the frame buffer



CRYSTAL[1:0]
00 13.5MHz
01 14.318MHz
10 27.0MHz* (Default)
11 Reserved

TVMODE[1:0]
00 SECAM
01 NTSC (Default)
10 PAL
11 VGA

PCI_DEVID[3..0]
0 0 0 0 : G73M
0 1 1 1 : G73M-V






ROMTYPE[1:0]
00 Parallel
01 Serial (Default)
10 Reserved
11 LPC

ROM_TYPE 0:PARALLEL 1: SERIAL
MOBILE_MODE 0 Enable (Default)
SLOT_CLK_CFG
1 GPU and MCH share a common reference clock. (Default)
USER[3..0] 1101 WXGA 1280x800 -/-
  
```









ASUS Title: **G73M 6 STRAP**
 Project Name: _____ Rev: _____
 Engineer: **PENG_XIAO**
 Date: _____ Sheet: **45** of **49**








- <40.47> FBA_R0_1[2]
- <40.47> FBAD[32..63]
- <40.47> FBADQ[4..7]
- <40.47> FBE_R[2..5]
- <40.47> FBADQ[4..7]




<39> FBC_CLK0
 <39> FBC_CLKM
 <39> FBCDQM[0..3]
 <39> FBCDQSE[0..3]




- <39.49> FBC_A0[1:2]
- <39> FBCDQ[2:63]
- <39> FBCDQ[84:7]
- <39> FBCDQ[94:7]
- <39> FBCDQ[94:7]
- <39> FBCDQ[94:7]




AVDDC1
RS101
09G010230B0
V_DAC
00hm





09G013102200




Change to P/N:
12G142111120



04_0823_2051





PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD16	2	A
CARD READER	AD17	1	C
1394	AD17	1	B
MINIPCI (802.11a/b/g)	AD19	3	B,C
MINIPCI (TV)	AD18	0	A,D

Host	SM-Bus Device	SM-Bus Address	Device
MCP51	Voice DSP	1100000x (C2H)	VP1010
MCP51	SO-DIMM 0	1010000x (A0H)	DDR SOCKET1
MCP51	SO-DIMM 1	1010010x (A4H)	DDR SOCKET2
MCP51	Thermal Sensor	0101110x (5CH)	ADT7463 (Optinal)
	PIC	1001001x (92H)	Charge IC
	M38857	0001000x (10H)	KBC control IC
	BQ2060	16H-17H	Battery sensor IC




MCP51 GPIO	I/O Mode	Signal	Active	S0 Default	S3/S4	PWR Well
GPIO 1	INPUT	KB_SCI#				+3VS
GPIO 2	INPUT	SIO_SMI#				+3VS
GPIO 3	OUTPUT	BACK_OFF#	LOW	HIGH	Off	+3VS
GPIO 4	OUTPUT	FWH_WP#	LOW	LOW	Off	+3VSUS
GPIO 5	OUTPUT	802_LED_EN#	LOW	HIGH	Driven	+3VSUS
GPIO 6						+3VSUS
GPIO 7	OUTPUT	BT_LED_EN#	LOW	HIGH	Driven	+3VSUS
GPIO 8						
GPIO 9						
GPIO 10						
GPIO 11	OUTPUT	BT_ON#	LOW	LOW	Off	+3VS
GPIO 12	OUTPUT	WLAN_ON#	LOW	LOW	Off	+3VS
GPIO 13						
GPIO 14						
GPIO 15	INPUT	PROCHOT#	LOW	HIGH	Off	
GPIO 16						
GPIO 17		LID#				+3VSUS
GPIO 18		USB_OC#0				+3VSUS
GPIO 19		USB_OC#1				+3VSUS
GPIO 20		USB_OC#2				+3VSUS
GPIO 21		USB_OC#3				+3VSUS
GPIO 22		ACZ_SDIN0				+3VSUS
GPIO 23		ACZ_SDIN1				+3VSUS
GPIO 24						
GPIO 25						
GPIO 26						
GPIO 27		SMB_CLK				+3VSUS
GPIO 28		SMB_DATA				+3VSUS
GPIO 29		SMB_ALERT#				+3VSUS
GPIO 30		PCI_PME#				+3VSUS
GPIO 31		SIO_PME#				+3VSUS
GPIO 32		EXTSMI#				+3VSUS
GPIO 33		RI#				+3VSUS
GPIO 34		SUS_CLK				
GPIO 40						
GPIO 41						
GPIO 46		SPDIFO				+3VS
GPIO 47	INPUT	RF_OFF_SW#	LOW	HIGH	Off	+3VS
GPIO 61	INPUT	PANEL_ID0			Off	+3VS
GPIO 62	INPUT	PANEL_ID1			Off	+3VS


KBC GPIO	I/O Mode	Signal	Active	S0 Default	S3
P23(Pin 35)					
P22(Pin 36)	OUTPUT	BAT_LEARN	HIGH	LOW	LOW
P21(Pin 37)		KBC_P21			
P20(Pin 38)	OUTPUT	KBCRSM	HIGH	LOW	LOW
P42(Pin 23)	OUTPUT	WATCHDOG	HIGH	LOW	LOW
P43(Pin 22)	INPUT	LID_KBC#			
P44(Pin 21)					
P45(Pin 20)	OUTPUT	KB_GATEA20			
P46(Pin 19)	OUTPUT	KBSCIF#			
P47(Pin 18)		PM_CLKRUN#			
P50(Pin 17)	INPUT	BAT_LOW#_OC			
P51(Pin 16)	INPUT	KB_ID0			
P52(Pin 15)	INPUT	KB_ID1			
P53(Pin 14)	OUTPUT	CLR_D1#	LOW	LOW	Driven
P54(Pin 13)	INPUT	BAT_SEL#			
P55(Pin 12)	INPUT	BATI_IN#_OC			
P56(Pin 11)	OUTPUT	FAN_DAI(Optinal)	Analog	Analog	Driven
P57(Pin 10)	OUTPUT	INVERT_DA	Analog	Analog	Driven
P67(Pin 74)	OUTPUT	DJ_LED#	LOW	HIGH	HIGH
P66(Pin 75)	INPUT	SWD_J_EN#			
P65(Pin 76)	INPUT	CHG_FULL_OC			
P64(Pin 77)	INPUT	ACIN_OC			
P63(Pin 78)	INPUT	DISTP_SW#			
P62(Pin 79)	INPUT	P4GEAR_SW#			
P61(Pin 80)	INPUT	EMAIL_SW#			
P60(Pin 1)	INPUT	INTERNET_SW#			
P75(Pin 4)		KB_CLK			
P74(Pin 5)		MS_CLK			
P73(Pin 6)		TPAD_CLK			
P72(Pin 7)		KB_DAT			
P71(Pin 8)		MS_DAT			
P70(Pin 9)		TPAD_DAT			
P77(Pin 2)		SMC_BAT			
P76(Pin 3)		SMD_BAT			
P27(Pin 31)					
P26(Pin 32)	OUTPUT	NUM_LED#	LOW	Define	HIGH
P25(Pin 33)	OUTPUT	CAP_LED#	LOW	Define	HIGH
P24(Pin 34)	OUTPUT	SET_PLTRSTNS#	LOW		
P40(Pin 27)	OUTPUT	EXT_SMI			
P41(Pin 26)	OUTPUT	EMAIL_LED#	LOW	HIGH	HIGH


MCP51 GPIO	I/O Mode	Signal	Active	S0 Default	S3/S4	PWR Well
GPIO 16	OUTPUT	DSP_SHI_EN	HIGH	HIGH	Off	+5VS
GPIO 53	INPUT	SUSC#	LOW	HIGH	H/L	+5VS
GPIO 45	INPUT	SUSB#	LOW	HIGH	LOW	+5VS
GPIO 11	INPUT	PROCHOT#	LOW	HIGH	Off	+5VS


Rev	Date	Description
1.1		
	1101	add throttle circuit
	1102	add HD and ODD LED control
	1103	change therm sensor
	1104	add de-glitch circuit for NVIDIA suggestion
	1105	add damping resistor for LPC bus
	1106	change C1319,20,29,30,39,40,41,42 package, add C1354,55,56,57 for therm issue
	1107	add R5111 for wireless disable option
	1108	add MCF51 LCD control signal
	1109	modify C5109,12,14,CB2601 P/N for high limit
1.2		
	1201	swap LVDS control signal
	1202	remove Q3608 for charge LED
	1203	change R3609 and R3612's pull high power to +3V
	1204	change R1612 P/N
	1205	swap speaker
	1206	add C2936
	1207	change HDD LED control
	1208	change bead to inductor for SI
	1209	add R1214 for RGB signal
	1210	add R1964 for NVIDIA suggestion
	1211	add C1415 for LCD
	1212	add R5112 R5113 and C5115 for MINIPCI-E reset sequence


Rev	Date	Description





		Title : HISTORY	
ASUSTeCH		Engineer: DEL TAN	
Size	Project Name		Rev
C	ATT		2.0
Date: 2019-10-29-2020		Sheet: 06 of 09	





		Title : HISTORY	
ASUSTeCH		Engineer: DEL TAN	
Size	Project Name	Rev	
C	ATT	2.0	
Date: 2014-10-29 10:00		Sheet: 01 of 01	

		Title : HISTORY	
ASUSTeCH		Engineer: DEL TAN	
Size	Project Name		Rev
C	ATT		2.0
Date: 2019-10-29-2020		Sheet: 01 of 01	

		Title : HISTORY	
ASUSTeCH		Engineer: DEL TAN	
Size	Project Name	Rev	
C	ATT	2.0	
Date: 2014-10-29-2015		Sheet: 01 of 01	

		Title : HISTORY	
ASUSTeCH		Engineer: DEL TAN	
Size	Project Name		Rev
C	ATT		2.0
Date: 2019-10-29-2020		Sheet: 01 of 01	





ASUSTECH		Title : POWER_SYSTEM	
Size	Project Name	Engineer:	Tanner Zhang
Custom	A7T		Rev 2.0
Date: 11/11/2006		Sheet	62 of 91

0119 ER
change C6217 and C6218 to 0805 size.



(REF=1.24V)
 $1.24 * (95.3 + 845) / 95.3 = 12.235$

>70> 3V_5V_PWRGD


<-37.38> VSUS_ON_3V

<-37.38> VSUS_ON_5V


- T6218 ○ 1 +5VAO
- TPC28T
- T6221 ○ 1 +5VA
- TPC28T
- T6201 ○ 1 +3VSUS
- TPC28T
- T6223 ○ 1 +5VSUS
- TPC28T




		Title : POWER_IO_1.2V0 & 1.5V0	
		ASUSTECH	Engineer: Tanner Zhang
Size	Project Name		Rev
Custom	ATT		2.0
Date: 11/16/2006		Sheet: 63	of 71



		Title: POWER_IO_LOAD	
ASUSTECH		Engineer: Tanner Zhang	
Size: B	Project Name: A7T	Rev: 2/3	
Date: 11/20/2008	Issue: 01	of	1









<Variant Name>


ASUS		Title : POWER_VGACORE
ASUSTek	Project Name	Engineer: Tanner Zhang
Size Custom	A7T	Rev 2.0
Date: 11/11/2008	Sheet	66 of 91

3/6 PR
11/14 AUTO
BOM change
07-005161020
to
07G005161020




+3VA	+3VA	<19.38,37,38,64,71>
+3VD	+3VD	<62,64>
+3V	+3V	<18.19,23,25,27,28,30,31,33,34,36,37,38,51,64>
+3VUS	+3VUS	<17.19,20,22,30,34,37,38,51,52,62,64,69,70>
+3V@	+3V@	<2,5,6,8,11,12,13,14,15,16,17,18,19,20,21,23,24,26,27,28,29,33,34,35,38,41,43,44,45,46,51,52,61,70>
+3VAD	+3VAD	<64>
+5VA	+5VA	<62,63,65,70>
+5VA	+5VA	<36,37,38,62>
+5VUS	+5VUS	<36,38,65>
+5VUS@	+5V	<2,5,14,22,34,36,38>
+5V	+5V	<8,15,16,20,21,26,27,28,33,34,35,36,37,38,46,61>
+5V@	+5V@	<62,64,66,71>
+18V	+18V	<2,4,5,6,9,38,65>
+18V	+18V	<13,39,40,45,47,48,49,50>
+12V	+12V	<63>
+12V	+12V	<9,10,11,12,13,20,39,40,41,63>
+12V HT	+12V HT	<2,4,5,13,64>
+2.5V	+2.5V	<2,9,12,13,29,38,43,44,64>
+2.5V@	+2.5V@	<64>
+1.5VUS@	+1.5VUS@	<18,20,64>
+0.9V	+0.9V	<4,7,38,64,65>
+12V	+12V	<8,25,27,38>
+12V@	+12V@	<14,15,28,38>
+12VUS	+12VUS	<62>
+VDDREF	+VDDREF	<4,8,61>
VGA_VDDREF	VGA_VDDREF	<64>
AC_BAT_SYS	AC_BAT_SYS	<14,38,61,62,63,64,65,66,68,71>
AD_DOCK_IN	AD_DOCK_IN	<37,68,70,71>
BAT	BAT	<68,69,71>
+5VCHD	+5VCHD	<68,71>
+5VCLM	+5VCLM	<34,36,69,70,71>
+2.5VREF	+2.5VREF	<4,70,71>
+1.5V@	+1.5V@	<64>
+1.5V	+1.5V	<18,19,20,38,51,52,64>

ASUS Title : POWER_LOAD_SYSTEM
 Engineer: Tanner Zhang
 A7T
 Date: 11/13/2008



- AC_IN_Threshold = 2.048Vmax A/D_DOCK_IN > 17.40V active
- Adapter Ilimax = (0.075V/Rsense(ADIN)) * [VCLS/VREF] Rsense(ADIN) = 0.01 ohm VCLS = 3.115V => Ilimax = 5.532A => Constant Power = 19 * 5.532A = 105W
- Charge Current Ichg = (0.075V/Rsense(CHG)) * [ICTL/3.6V] Rsense(CHG) = 0.025 ohm VICTL = 3.0V => Ichg = 2.426A VICTL = 1.68V => Ichg = 1.4A VICTL = 0.188V => Ichg = 157mA
- Vbatt = Cell * [Vref + ((VCTL - 1.8V) / 9.52)] VCTL = 1.591V => Vbatt = 4.2V
- Mode pin : Vmode > 2.8V (tie to LDO pin) => 4 Cells 2.0 > Vmode > 1.6V (floating) => 3 Cells 0.8 > Vmode (tie to GND) => Learning mode
- VICTL < 0.8V or DCIN < 7V => Charger Disable



AD_INP(5%), R(0.7%), 2.5VREF(0.2%) = 5.9%

$$114W / 19V * 0.941 = 5.646A$$


$$5.646A * 10m\Omega = 56.46mV$$


$$59.43 * 3\mu A * 10K = 1.694V$$

$$VINNP = Iin * R * S * 3\mu A * RINNP$$


If battery isn't in, disable the charger.

ASUS		Title : POWER_CHARGE	
ASUSTECH	Project Name	Engineer: Tanner Zhang	Rev
Custom	A7T		2.0
Date: #B# = 12/02/2006	Sheet	68	of 71









3/7 PR




THERMAL PROTECTION
Place under CPU



ASUS		Title : POWER_PROTECT	
ASUSTECH		Engineer: Tanner Zhang	
Size Custom	Project Name A7T		Rev 2.0
Date: 11/11/05		Sheet 70 of 71	



Ref: 1.24V
 ON: EN=2V (A/D_DOCK_IN=17V)
 OFF: EN=0.6V (A/D_DOCK_IN=5.1V)



ASUS		Title : POWER FLOWCHART	
ASUSTECH	Project Name	Engineer:	Tanner_Zhang
Size	Custom	Rev	2.0
Date	11/02/2006	Sheet	72 of 78

Revision History

Power

R1.0

2006.01.03

- 1.add 1500V/4W (1500ohm) to +3VD output for the gate Fsq. is wrong.
- 2.change c6708.1 to Q6710.2 for +5v's gate softstart.
- 3.change R6135 to 120K for Vcore OCP set
- 4.Add 1uF/25V to Vcore's input for gate noise.
- 5.change C6703 to N/A for load switch 1.2VS_MT gate
- 6.Change R6506 to 470ohm and R6559 to 100ohm for 1.8V ocp set
- 7.add R6825 15Kohm and change R6818 to 4.7ohm for AC_IN wrong motion.
- 8.Change C6807 to 4.7uF/25V for AD_IN noise
- 9.Remove J96303
- 10.Change R6602 0ohm to 2.7ohm(0603 5k) for vcore's high side gate noise
- 11.Change Q6702 to 214800 for 1.2VS_MT low voltage.
- 12.Change R6608 to 1K(0603 1k) for Vcore's output 1.02V
- 13.Change R6807 to 29.4K(0603 1k) for current share point set.
- 14.For PMU178 114u, change R6823 to 100k(0603 0.1k), and change R6824 to 90.9K(0603 1k)
- 15.Change R6511 to 5.76K(0603 1k) for 1.8vs voltage set.
- 16.Change R6312 R6314 to 7.5K(0603 1k) for 1.2vs voltage set.
- 17.Change R6411 to 24.3K (0603 1k) for 1.5vsusb voltage set.
- 18.C6411 change to 8

2006.01.04

- 1.change C6217 to 4.7uF/25V(0805) 11G235247512320
- 2.change C6807 to 1uF/25V(0805) 11G235310532360
- 3.change C7105 to 10F/25V(1206) 11G236110512320

2006.01.05


- 1.Change PAGE 68 MAX8725_I00 to MAX8725_REF.
- 2.change R6814 (49.3K) to 97.4K(1k) 10G213976213030
Change R6812(1.5K) to 1.91K(1k) 10G213191115030
Change R6811(22.6K) to 36.5K(1k) 10G21365213010
Change R6809(53.6k) to 40.2K(1k) 10G213402213030
Change R6815(22.6k) to 24.3K(1k) 10G213243213030
Change R6807(40.2k) to 14.3K(1k) 10G213142123030
Change R6813(55.1k) to 40.2K(1k) 10G213402213030

2006.01.06

- 1.change L6501 to 1.80uH(09002X183100) for 0.9 transit ripple.
- 2.for battery ovp 17.25V, change R7001(200K 0.1k) to 303K(0.1k) 10G213301323030
Change R7007(100K 0.1k) to 51K(0.1k) 10G213510223030
Set R7008 to 0 When A/M bom
- 3.change L6202 to 2.8uH. (09002X183100)
4. add Q6807 for auto battery learning error.

System

R1.0

		Title : HISTORY	
ASUSTECH		Engineer: Tanner_Zhang	
Size	Project Name	Rev	
Custom	ATT	2.0	
Date: 08-11-02-2006	Sheet	73	of 73

www.s-manuals.com