







A7T/M BLOCK DIAGRAM



01_BLOCK DIAGRAM	41_G73M_PCIEX16_1
02_AMD S1 CPU(1)	42_G73M_PCIEX16_2
03_AMD S1 CPU(2)	43_G73M_DISPLAY
04_AMD S1 CPU(3)	44_G73M_BIOS&CRY
05_DDR2_SO_DIMM-1	45_G73M_GPIO
06_DDR2_SO_DIMM-2	46_G73M_STRAP
07_DDR2_SODIMMS	47_G73M_VRAM1
08_THERMAL&FAN	48_G73M_VRAM2
09_C51M_HT_CPU	49_G73M_VRAM3
10_C51M_HT_MCP	50_G73M_VRAM4
11_C51M_PCIEx16	51_RJ11+45&MINI
12_C51M_VGA_OUTPUT	52_NEWCARD (802.11)
13_C51M_POWER&GND	61_Vcore
14_LVDS CONNECTER	62_SYSTEM
15_CRT_TV_CONNECTER	63_1.2VO&+1.8VO
16_MCP51_HT_I/F	64_2.5V & 0.9V_3VA
17_MCP51_PCI_I/F	65_VGACORE
18_MCP51_IDE	66_1V_C51_CORE
19_MCP51_USB	67_LOAD SWITCH
20_MCP51_POWER	68_CHARGE
21_HDD&ODD	69_PIC16C54
22_USB	70_BATCONN
23_CARDBUS RSC841	71_PWRGD_SHUTDOWN#
24_CARDBUS SOCKET	53_SYSTEM RESOURCE
25_1394 CON	54_HISTORY
26_ALC880	
27_AMP	
28_BT/FR/RF	
29_VOICE DSP	
30_LAN_RTL8100TL	
31_RJ11+45&MDC	
32_MINIPCI (802.11)	
33_MINIPCI (TV)	
34_KBC 38857	
35_SUPER I/O	
36_FUNCTION KEY	
37_PWR ON SEQ-1	
38_PWR ON SEQ-2	
39_G73M_FB_1	
40_G73M_FB_2	








		Title : AMD S1 CPU(3)
		Engineer: Heby_wang
ASUSTECH	Project Name	Rev
C	A7T	2.0
Date: 04/12/2006	Sheet 4	of 73



TOP





ASUS Title : DDR2 SO_DIMM(0)
 ASUSTECH Project Name : Heby_wang
 Size : C Engineer : Heby_wang
 Date : 04/02/2006 ATT Rev : 2.0
 Sheet 1 of 73


BOTTOM


C 28.2006 1 8 73














ASUSTECH Title : CS1M PCIEx16
 Engineer: PENG_XIAO
 Size Project Name Rev
C A7T 2.0
 Date: 11/01/2006 Sheet 11 of 73
 1






LCD Backlight Control






INVERTER Interface


BIOS
BACK_OFF#: When user push "Fn+F7" button, BIOS active this pin to turn off back light.





TV OUT





CRT OUT




















ASUS ECH CO.,LTD. Title : MCP51_USB
Engineer: Johnny_huang










ASUS Title : USB
 ASUSTECH CO., LTD. Engineer: Johnny_huang
 Sd24 Project Name: ATT Rev 2.0
 Date: 2008-03-04 2008 Sheet 22 of 79









 Title : 1394&IN1 CON
 ASUSTEK Engineer: echo_xing
 Size Project Name Rev
 C A7T 2.0
 Date: 星期三, 六月 16, 2006 Sheet 25 of 73




LINE_IN






WLAN/BT ON/OFF Control




ATV_DTV_FM Antenna




14G152075000


Bluetooth Module




FL = TBD *FH = TBD* Internal MIC Pre-Amplifier




 Title : VOICE DSP
 ASUSTEK Engineer: echo_xing
 Size Project Name Rev
C **A7T** **2.0**
 Date: 10-01-00 Ver: 0.00 Rev: 00 04 70





 Title : LAN
 ASUSTECH Engineer: PENG_XIAO
 Size Project Name Rev
 C 47T 2.0
 Date: 星期三, 八月 02, 2006 Sheet 30 of 73




MDC









 Title : MINIPC12
 ASUSTEK Engineer: echo_xing
 Size Project Name Rev
 C A7T 2.0
 Date: 月日 28 2006 Sheet 33 of 73







P/N on BOM:05G00101712L



Launch Board Conn.




ASUS Title : FUNCTION KEY
 Engineer: echo_xing





M24 : +3.3VS, +2.5VS, +1.5VS, +1.8VS,
AC_BAT_SYS


Discharge Ckt.





RESET SW.














ASUS Title : G73M_PCIEX16_2
 ASUSTECH Engineer: PENG_XIAO
 Size Project Name Rev
 C A7T 2.0
 Date: 2006/08/28 Sheet 42 of 73



















<40:48> FBA_A[0:12]
 <40> FBAQD[0:31]
 <40> FBADQ[0:3]
 <40> FBADQS[0:3]
 <40> FBADOM[0:3]


change BOM












ASUS Title : RJ11+45&MINI
USTECH Engineer: PENG_XIAO
IZE Project Name
A7T



PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD16	2	A
CARD READER	AD17	1	C
1394	AD17	1	B
MINIPCI (802.11a/b/g)	AD19	3	B,C
MINIPCI (TV)	AD18	0	A,D

Host	SM-Bus Device	SM-Bus Address	Device
MCP51	Voice DSP	1100000x (C2H)	VP1010
MCP51	SO-DIMM 0	1010000x (A0H)	DDR SOCKET1
MCP51	SO-DIMM 1	1010010x (A4H)	DDR SOCKET2
MCP51	Thermal Sensor	0101110x (5CH)	ADT7463 (Optional)
PIC		1001001x (92H)	Charge IC
M38857		0001000x (10H)	KBC control IC
BQ2060		16H-17H	Battery sensor IC


MCP51 GPIO	I/O Mode	Signal	Active	S0 Default	S3/S4	PWR Well
GPIO 1	INPUT	KB_SCI#			+3VS	
GPIO 2	INPUT	SIO_SMI#			+3VS	
GPIO 3	OUTPUT	BACK_OFF#	LOW	HIGH	Off	+3VS
GPIO 4	OUTPUT	FWH_WP#	LOW	LOW	Off	+3VS
GPIO 5	OUTPUT	802_LED_EN#	LOW	HIGH	Driven	+3VSUS
GPIO 6					+3VSUS	
GPIO 7	OUTPUT	BT_LED_EN#	LOW	HIGH	Driven	+3VSUS
GPIO 8					+3VSUS	
GPIO 9					+3VSUS	
GPIO 10					+3VSUS	
GPIO 11	OUTPUT	BT_ON#	LOW	LOW	Off	+3VS
GPIO 12	OUTPUT	WLAN_ON#	LOW	LOW	Off	+3VS
GPIO 13					+3VSUS	
GPIO 14					+3VSUS	
GPIO 15	INPUT	PROCHOT#	LOW	HIGH	Off	+3VSUS
GPIO 16					+3VSUS	
GPIO 17		LID#			+3VSUS	
GPIO 18		USB_OC#0			+3VSUS	
GPIO 19		USB_OC#1			+3VSUS	
GPIO 20		USB_OC#2			+3VSUS	
GPIO 21		USB_OC#3			+3VSUS	
GPIO 22		ACZ_SDIN0			+3VSUS	
GPIO 23		ACZ_SDIN1			+3VSUS	
GPIO 24					+3VSUS	
GPIO 25					+3VSUS	
GPIO 26					+3VSUS	
GPIO 27		SMB_CLK			+3VSUS	
GPIO 28		SMB_DATA			+3VSUS	
GPIO 29		SMB_ALERT#			+3VSUS	
GPIO 30		PCL_PME#			+3VSUS	
GPIO 31		SIO_PME#			+3VSUS	
GPIO 32		EXTSMI#			+3VSUS	
GPIO 33		R1#			+3VSUS	
GPIO 34		SUS_CLK	PULL-DOWN:Normal mode select			
GPIO 40						
GPIO 41						
GPIO 46	SPDIFO	PULL-HIGH:SIO_CLK select 24MHz	+3VS			
GPIO 47	INPUT	RF_OFF_SW#	LOW	HIGH	Off	+3VS
GPIO 61	INPUT	PANEL_ID0			Off	+3VS
GPIO 62	INPUT	PANEL_ID1			Off	+3VS

KBC GPIO	I/O Mode	Signal	Active	S0 Default	S3
P23(Pin 35)	OUTPUT	BAT_LEARN	HIGH	LOW	LOW
P22(Pin 36)	OUTPUT	KBC_P21	HIGH	LOW	LOW
P20(Pin 38)	OUTPUT	KBCRSM	HIGH	LOW	LOW
P42(Pin 23)	OUTPUT	WATCHDOG	HIGH	LOW	LOW
P43(Pin 22)	INPUT	LID_KBC#			
P44(Pin 21)					
P45(Pin 20)	OUTPUT	KB_GATEA20			
P46(Pin 19)	OUTPUT	KBSCL#			
P47(Pin 18)		PM_CLKRUN#			
P50(Pin 17)	INPUT	BAT_LL0W#_OC			
P51(Pin 16)	INPUT	KB_ID0			
P52(Pin 15)	INPUT	KB_ID1			
P53(Pin 14)	OUTPUT	CLR_DJ#	LOW	LOW	Driven
P54(Pin 13)	INPUT	BAT_SEL#			
P55(Pin 12)	INPUT	BAT1_IN#_OC			
P56(Pin 11)	OUTPUT	FAN_DAI(Optional)	Analog	Analog	Driven
P57(Pin 10)	OUTPUT	INVTER_DA	Analog	Analog	Driven
P67(Pin 74)	OUTPUT	DJ_LED#	LOW	HIGH	HIGH
P66(Pin 75)	INPUT	SWD1_EN#			
P65(Pin 76)	INPUT	CHG_FULL_OC			
P64(Pin 77)	INPUT	ACIN_OC			
P63(Pin 78)	INPUT	DISPT_SW#			
P62(Pin 79)	INPUT	P4GEAR_SW#			
P61(Pin 80)	INPUT	EMAIL_SW#			
P60(Pin 1)	INPUT	INTERNET_SW#			
P75(Pin 4)		KB_CLK			
P74(Pin 5)		MS_CLK			
P73(Pin 6)		TPAD_CLK			
P72(Pin 7)		KB_DAT			
P71(Pin 8)		MS_DAT			
P70(Pin 9)		TPAD_DAT			
P77(Pin 2)		SMC_BAT			
P76(Pin 3)		SMD_BAT			
P27(Pin 31)					
P26(Pin 32)	OUTPUT	NUM_LED#	LOW	Define	HIGH
P25(Pin 33)	OUTPUT	CAP_LED#	LOW	Define	HIGH
P24(Pin 34)	OUTPUT	SET_PLIRSTNS#	LOW		
P40(Pin 27)	OUTPUT	EXT_SMI			
P41(Pin 26)	OUTPUT	EMAIL_LED#	LOW	HIGH	HIGH


MCP51 GPIO	I/O Mode	Signal	Active	S0 Default	S3/S4	PWR Well
GPIO 16	OUTPUT	DSP_SHL_EN	HIGH	HIGH	Off	+5VS
GPIO 53	INPUT	SUSC#	LOW	HIGH	H/L	+5VS
GPIO 45	INPUT	SUSB#	LOW	HIGH	LOW	+5VS
GPIO 11	INPUT	PROCHOT#	LOW	HIGH	Off	+5VS

Rev	Date	Description





ASUS Title : LVDS SWITCH
Engineer: DEL_TAN
ASUSTECH Project Name: C ATT Date: 08/01/2008 Rev: 2.0




Title : HISTORY

Engineer: DEL_TAN

SDS4	Project Name	Rev
C	ATT	2.0

Date: 08/10/2008

Sheet 56 of 79



Title : HISTORY

Engineer: DEL_TAN


SDS4	Project Name	Rev
C	ATT	2.0

Date: 08/10/2008

Sheet

1

of 79




Title : HISTORY

Engineer: DEL_TAN

SDS4	Project Name	Rev
C	ATT	2.0

Date: 08/10/2008 Sheet 58 of 79




Title : HISTORY

Engineer: DEL_TAN

SDS4	Project Name	Rev
C	ATT	2.0

Date: 08/10/2008

Sheet 59 of 79





Title : HISTORY


Engineer: DEL_TAN


SDS4	Project Name	Rev
C	ATT	2.0


Date: 08/10/2008 Sheet 60 of 79














	Title : POWER_IIO_DDRII		
ASUSTECH		Engineer: <i>Tanner Zhang</i>	
Size Custom	Project Name A7T	Rev. 2.0	
Date 星期三, 八月 02, 2006	Sheet 65	of 71	




<Variant Name>		Title : POWER_VGACORE	
ASUSTek		Engineer: Tanner Zhang	
Size	Project Name	A7T	Rev 2.0
Custom			
Date: 11/15/2006	Sheet 66 of 71		








 Title : **POWER_CHARGE**
 ASUSTECH Engineer: **Tanner Zhang**

Size	Project Name	Rev
Custom	A7T	2.0
Date	星期三, 01 月 2006	Sheet 68 of 71



 Title : Power_Pl
 ASUSTECH Engineer: *Tanner Zhang*
 Size Project Name Rev
 Custom A7T 2.0
 Date: 08-02-2006 Sheet 69 of 71





Revision History

Power

R1.0

2006.01.03

- 1.Add 150nf/4V (15mohm) to +3VO output for the gate Freq. is wrong.
- 2.change c6708.1 to Q6710.2 for +5vs's gate softstart.
- 3.change R6129 to 120R for Vcom. OCP set
- 4.Add 100nf/25V (15mohm) to +5VS noise.
- 5.Change C6703 to N/A for load switch 1.2V_{DS}MT gate
- 6.Change R6506 to 470ohm, and R6509 to 100Khm for 1.8V ocp set
- 7.Add 100nf/25V (15mohm) to 7Khm for AC_IN wrong motion.
- 8.Change C6807 to 4.7uf/25V for AD_IN noise.
- 9.Remove JH6303
- 10.Change R6502 60mA to 2.70mA(0603 5%) for vsource high side gate noise
- 11.Change R6702 to 31480Ω for 1.2V_{DS}MT low voltage.
- 12.Change R6606 to 1K (0603 1%) for VGACORE output 1.02V
- 13.Change R6807 to 29.4K(0603 1%) for current share point set.
- 14.Change R6808 to 10.0K(0603 1%) for current share point set, change R6824 to 90.9K(0603 1%)
- 15.Change R6511 to 9.76K(0603 1%) for 1.8vs voltage set.
- 16.Change R6312 R6314 to 7.5K(0603 1%) for 1.2vs voltage set.
- 17.Change R6411 to 24.3K. (0603 1%) for 1.5VSUS voltage set.
- 18.C6411 change to 8

System

R1.0

2006.01.04

- 1.Change c6217 to 4.7uf/25v(0805) 11G0235247512320
- 2.Change C6807 to 1uf/25V(0805) 11G235310532360
- 3.change C7105 to 1UF/25V(1206) 11G236110512320

2006.01.05

- 1.Change PAGE 68 MAX8725_LDO to MAX8725_REF.
- 2.change R6814 (49.3K) to 97.6K (1%) 10G213976213030
- Change R6815 (22.6K) to 44.3K(1%) 10G213976213030
- Change R6811(22.6K) to 36.5K(1%) 10G213652121010
- Change R6809(53.6K) to 40.2K(1%) 10G213402213030
- Change R6815(22.6K) to 24.3K(1%) 10G213423213030
- Change R6813(22.6K) to 14.7K(1%) 10G213443213030
- Change R6813(55.1K) to 40.2K(1%) 10G213402213030
- Change R6813(55.1K) to 40.2K(1%) 10G213402213030

2006.01.06

- 1.change L6501 to 1.8M(0902X2X81100) for 0.9 transit ripple.
- 2.for battery OVP 17.25V, Change R7001(200K 0.1%) to 51M(0.1%) 10G213301323030
- Change R7007(100K 0.1%) to 51M(0.1%) 10G213510223030
- Set R7008 to 8 When A/M from
- 3.change L6202 to 2.8uh. (0902X2X81100)
4. add Q6807 for auto battery learning error.



www.s-manuals.com