

Compal Confidential


NAT02 M/B Schematics Document

Intel Arrandale Processor with DDRIII + Ixex Peak-M

2009-11-26

REV: 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.				
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title				
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Cover Page				
				Size	Document Number	Rev	Date	
				Custom	NAT02 M/B LA-5154P Schematic	1.0	Thursday, November 26, 2009	Sheet 1 of 49



FFS +3VS P.14
 FAN +5VS +3VS P.14

CRT CONN +5VS P.35
 LVDS CONN +LCDVDD +3.3V_ALW P.35
 DP CONN +5VS P.37
 HDMI CONN +5VS P.36
 HDMI Level Shift P.36

To Card-reader subboard P.30
 8 IN 1 CONN +3VS
 IEEE1394 +3VS +1.8VS
 CardBus OZ888GS0
 Express Card P.28

RJ45
 RTL8111DL +3VALW P.24
 PCIE3 Mini Card 3 TV Tuner +3VS +1.5Vs P.28
 PCIE2 Mini Card 2 WLAN +3VS +1.5Vs P.27
 PCIE1 Mini Card 1 WWAN +3VS +1.5Vs P.27
 USB[x] USB[x] USB[x]

DC/DC Interface P.33
 BATT IN P.47
 VCORE P.46
 1.5V/0.75V P.44
 Power Sequence
 1.1VS_VTT P.45
 CHARGER P.41
 3V/5V P.42
 DC IN P.40
 GFX_Core/1.05V P.48
 1.05V/1.8V P.43

Intel Arrandale (UMA) Processor rPGA988A
 +CPU_CORE
 +1.1VS_VTT
 FDI x8 (UMA) 100MHz 2.7GT/s
 DMI x4 100MHz 1GB/s x4

Intel Ibex Peak-M PCH
 +1.05VS
 page 15,16,17 18,19,20,21,22,23

LPC BUS +3VS 33MHz
 SPI ROM x1 32Mbit page 15

ENE KBC KB926QFD3
 +RTC_CELL
 +3VALW P.31
 SB3526 +3VS page 32
 To Cap Sensor subboard
 Int.KBD & BL P.32
 Touch Pad P.32
 Flash ROM P.31
 16Mx1sector

Clock Generator
 IDT: 9LRS3199AKLFT
 SILEGO: SLG8SP587
 133/120/100/96/14.318MHZ to PCH
 48MHZ to CardReader page 13

CPU XDP 133MHZ page 06

Memory BUS(DDR3)
 Dual Channel
 1.5V DDR3 800/1066/1333
 6.4G/8.5G/10.6G
 100M/133M/166M(CFD)


DDR3-DIMM X2
 BANK 0, 1, 2, 3, 4, 5, 6, 7, 8
 +1.5V P.11,12
 +0.75VS

Right Front Side.
 USB Port X1 +5V_ALW P.30 To Card-reader subboard
 Right behind side.
 USB Port X1 +5V_ALW P.30 To Single USB subboard



Bluetooth P.30
 Touch Screen P.32
 Camera P.30
 Charge USB/E-SATA Ports X1 +5VALW P.30
 port 5

port 4 E-ODD +3VS +5VS P.29
 port 0 S-HDD-2 +5VS P.29
 port 1 S-HDD-1 +5VS P.29
 Azalia Codec 92HD73C +3VS +VDDA P.25
 AMP MAX9736A B+ P.26 Speaker
 AMP MAX9736A B+ P.26 Subwoofer
 AMP MAX4411x2 P.25
 HeadPhone & MIC Jack +3VS P.25
 Dig. MIC P.30

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams	
Size	Document Number	Customer		Date	Rev
	NAT02 M/B LA-5154P Schematic	Thursday, November 26, 2009		1	1.0
				Sheet	2 of 49



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Rail Size Document Number Rev Custom NAT02 M/B LA-5154P Schematic 1.0 Date: Thursday, November 26, 2009 Sheet 4 of 49



CFG0 - PCI-Express Configuration Select

*1:Single PEG
0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal



*1 :Normal Operation
0 :Lane Numbers Reversed
15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence

*1:Disabled; No Physical Display Port attached to Embedded Display Port
0:Enabled; An external Display Port device is connected to the Embedded Display Port

*:default

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (1/6) DMI,FDI,PEG	
Size	Document Number	Date		Thursday, November 26, 2009	Sheet 5 of 49
Customer	NAT02 M/B LA-5154P Schematic	Rev		1.0	






JTAG MAPPING

Scan Chain (Default)	STUFF -> R653, R657, R662 NO STUFF -> R655, R660
CPU Only	STUFF -> R653, R655 NO STUFF -> R657, R660, R662
GMCH Only	STUFF -> R660, R662 NO STUFF -> R653, R655, R657

W51.4 CRB Board Rework/workaround- Rev 0.1 has changed the resistors in RSTIN#

[Calpella] Platform - Design Guide - Addendum / Update - Rev. 1.52



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRADED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (2/6) CLK,JTAG Size: Custom Document Number: NAT02 M/B LA-5154P Schematic Rev: 1.0 Date: Thursday, November 26, 2009 Sheet: 6 of 49

<11> DDR_A_D[0..63]
 <11> DDR_A_DM[0..7]
 <11> DDR_A_DQS[0..7]
 <11> DDR_A_MA[0..15]

JCPU1C

DDR A D0 A10
 DDR A D1 C10
 DDR A D2 C7
 DDR A D3 A7
 DDR A D4 B10
 DDR A D5 D10
 DDR A D6 E10
 DDR A D7 A8
 DDR A D8 D8
 DDR A D9 F10
 DDR A D10 E2
 DDR A D11 SA_DQ[10]
 DDR A D12 E9
 DDR A D13 B7
 DDR A D14 E7
 DDR A D15 C6
 DDR A D16 H8
 DDR A D17 G8
 DDR A D18 K7
 DDR A D19 J8
 DDR A D20 G7
 DDR A D21 G10
 DDR A D22 J7
 DDR A D23 J10
 DDR A D24 L7
 DDR A D25 M6
 DDR A D26 M8
 DDR A D27 L9
 DDR A D28 L6
 DDR A D29 K8
 DDR A D30 SA_DQ[29]
 DDR A D31 P9
 DDR A D32 AH5
 DDR A D33 AF5
 DDR A D34 AK6
 DDR A D35 AK7
 DDR A D36 AF6
 DDR A D37 AG5
 DDR A D38 AJ7
 DDR A D39 AJ6
 DDR A D40 AJ10
 DDR A D41 AJ9
 DDR A D42 AL10
 DDR A D43 AK12
 DDR A D44 AK8
 DDR A D45 AL7
 DDR A D46 AK11
 DDR A D47 AL8
 DDR A D48 AN8
 DDR A D49 AM10
 DDR A D50 AR11
 DDR A D51 AL11
 DDR A D52 AM9
 DDR A D53 AN9
 DDR A D54 AT11
 DDR A D55 AP12
 DDR A D56 AM12
 DDR A D57 AN12
 DDR A D58 AM13
 DDR A D59 AT14
 DDR A D60 AT12
 DDR A D61 AL13
 DDR A D62 AR14
 DDR A D63 AP14
 SA_DQ[63]

DDR SYSTEM MEMORY A

SA_CK[0] AA6
 SA_CK#0 AA7
 SA_CKE[0] P7
 SA_CK[1] Y6
 SA_CK#1 Y5
 SA_CKE[1] P6
 SA_CS#0 AE2
 SA_CS#1 AE8
 SA_ODT[0] AD8
 SA_ODT[1] AF9
 SA_DM[0] B9
 SA_DM[1] D7
 SA_DM[2] LH7
 SA_DM[3] M7
 SA_DM[4] AG6
 SA_DM[5] AM7
 SA_DM[6] AN10
 SA_DM[7] AN13
 SA_DQS#0 C9
 SA_DQS#1 C8
 SA_DQS#2 C9
 SA_DQS#3 CAH7
 SA_DQS#4 CAK9
 SA_DQS#5 CAP11
 SA_DQS#6 CAT13
 SA_DQS#7
 SA_DQS[0] C8
 SA_DQS[1] F9
 SA_DQS[2] LH9
 SA_DQS[3] AH8
 SA_DQS[4] AK10
 SA_DQS[5] AN11
 SA_DQS[6] AR13
 SA_DQS[7]
 SA_MA[0] Y3
 SA_MA[1] W1
 SA_MA[2] AA8
 SA_MA[3] AA3
 SA_MA[4] V1
 SA_MA[5] AA9
 SA_MA[6] V8
 SA_MA[7] T1
 SA_MA[8] Y9
 SA_MA[9] U6
 SA_MA[10] AD4
 SA_MA[11] T2
 SA_MA[12] U3
 SA_MA[13] AG8
 SA_MA[14] T3
 SA_MA[15] V9
 DDR A CLK0 <11>
 DDR A_CLK0# <11>
 DDR A_CKE0 <11>
 DDR A_CLK1 <11>
 DDR A_CLK1# <11>
 DDR A_CKE1 <11>
 DDR A_CS0# <11>
 DDR A_CS1# <11>
 DDR A_ODT0 <11>
 DDR A_ODT1 <11>
 DDR A_DM0
 DDR A_DM1
 DDR A_DM2
 DDR A_DM3
 DDR A_DM4
 DDR A_DM5
 DDR A_DM6
 DDR A_DM7
 DDR A_DQS#0
 DDR A_DQS#1
 DDR A_DQS#2
 DDR A_DQS#3
 DDR A_DQS#4
 DDR A_DQS#5
 DDR A_DQS#6
 DDR A_DQS#7
 DDR A_DQS0
 DDR A_DQS1
 DDR A_DQS2
 DDR A_DQS3
 DDR A_DQS4
 DDR A_DQS5
 DDR A_DQS6
 DDR A_DQS7
 DDR A_MA0
 DDR A_MA1
 DDR A_MA2
 DDR A_MA3
 DDR A_MA4
 DDR A_MA5
 DDR A_MA6
 DDR A_MA7
 DDR A_MA8
 DDR A_MA9
 DDR A_MA10
 DDR A_MA11
 DDR A_MA12
 DDR A_MA13
 DDR A_MA14
 DDR A_MA15

IC_AUB_CFD_rPGA_R0P9
 CONN@

<12> DDR_B_D[0..63]
 <12> DDR_B_DM[0..7]
 <12> DDR_B_DQS[0..7]
 <12> DDR_B_MA[0..15]

JCPU1D

DDR B D0 B5
 DDR B D1 A5
 DDR B D2 C3
 DDR B D3 B3
 DDR B D4 E4
 DDR B D5 A6
 DDR B D6 C4
 DDR B D7 D4
 DDR B D8 D1
 DDR B D9 D2
 DDR B D10 F2
 DDR B D11 F1
 DDR B D12 F5
 DDR B D13 F5
 DDR B D14 F3
 DDR B D15 G4
 DDR B D16 H6
 DDR B D17 G2
 DDR B D18 J6
 DDR B D19 J3
 DDR B D20 G1
 DDR B D21 G5
 DDR B D22 J2
 DDR B D23 J1
 DDR B D24 J5
 DDR B D25 L3
 DDR B D26 K2
 DDR B D27 M1
 DDR B D28 K5
 DDR B D29 K4
 DDR B D30 M4
 DDR B D31 N5
 DDR B D32 AE1
 DDR B D33 AG1
 DDR B D34 AJ3
 DDR B D35 AK1
 DDR B D36 AG4
 DDR B D37 AG3
 DDR B D38 AJ4
 DDR B D39 AH4
 DDR B D40 AK3
 DDR B D41 AK4
 DDR B D42 AM6
 DDR B D43 AN2
 DDR B D44 AK5
 DDR B D45 AK2
 DDR B D46 AM4
 DDR B D47 AM3
 DDR B D48 AP3
 DDR B D49 AN5
 DDR B D50 AT4
 DDR B D51 AN6
 DDR B D52 AN4
 DDR B D53 AN5
 DDR B D54 AT5
 DDR B D55 AT6
 DDR B D56 AN7
 DDR B D57 AP6
 DDR B D58 AP8
 DDR B D59 AT9
 DDR B D60 AT7
 DDR B D61 AP9
 DDR B D62 AR10
 DDR B D63 AT10
 SB_DQ[0]
 SB_DQ[1]
 SB_DQ[2]
 SB_DQ[3]
 SB_DQ[4]
 SB_DQ[5]
 SB_DQ[6]
 SB_DQ[7]
 SB_DQ[8]
 SB_DQ[9]
 SB_DQ[10]
 SB_DQ[11]
 SB_DQ[12]
 SB_DQ[13]
 SB_DQ[14]
 SB_DQ[15]
 SB_DQ[16]
 SB_DQ[17]
 SB_DQ[18]
 SB_DQ[19]
 SB_DQ[20]
 SB_DQ[21]
 SB_DQ[22]
 SB_DQ[23]
 SB_DQ[24]
 SB_DQ[25]
 SB_DQ[26]
 SB_DQ[27]
 SB_DQ[28]
 SB_DQ[29]
 SB_DQ[30]
 SB_DQ[31]
 SB_DQ[32]
 SB_DQ[33]
 SB_DQ[34]
 SB_DQ[35]
 SB_DQ[36]
 SB_DQ[37]
 SB_DQ[38]
 SB_DQ[39]
 SB_DQ[40]
 SB_DQ[41]
 SB_DQ[42]
 SB_DQ[43]
 SB_DQ[44]
 SB_DQ[45]
 SB_DQ[46]
 SB_DQ[47]
 SB_DQ[48]
 SB_DQ[49]
 SB_DQ[50]
 SB_DQ[51]
 SB_DQ[52]
 SB_DQ[53]
 SB_DQ[54]
 SB_DQ[55]
 SB_DQ[56]
 SB_DQ[57]
 SB_DQ[58]
 SB_DQ[59]
 SB_DQ[60]
 SB_DQ[61]
 SB_DQ[62]
 SB_DQ[63]

DDR SYSTEM MEMORY - B

IC_AUB_CFD_rPGA_R0P9
 CONN@


SB_CK[0] W8
 SB_CK#0 W9
 SB_CKE[0] M3
 SB_CK[1] V7
 SB_CK#1 V6
 SB_CKE[1] M2
 SB_CS#0 AB8
 SB_CS#1 AD6
 SB_ODT[0] AC7
 SB_ODT[1] AD1
 SB_DM[0] D4
 SB_DM[1] E1
 SB_DM[2] H3
 SB_DM[3] K1
 SB_DM[4] AH1
 SB_DM[5] AL2
 SB_DM[6] AR4
 SB_DM[7] AT8
 SB_DQS#0 D5
 SB_DQS#1 E4
 SB_DQS#2 D4
 SB_DQS#3 L4
 SB_DQS#4 AH2
 SB_DQS#5 AR5
 SB_DQS#6 AR8
 SB_DQS#7
 SB_DQS0
 SB_DQS1
 SB_DQS2
 SB_DQS3
 SB_DQS4
 SB_DQS5
 SB_DQS6
 SB_DQS7
 SB_MA[0] U5
 SB_MA[1] V2
 SB_MA[2] T6
 SB_MA[3] V6
 SB_MA[4] R1
 SB_MA[5] TR
 SB_MA[6] R2
 SB_MA[7] R6
 SB_MA[8] R4
 SB_MA[9] R5
 SB_MA[10] AR5
 SB_MA[11] P3
 SB_MA[12] R3
 SB_MA[13] AF7
 SB_MA[14] P5
 SB_MA[15] N1
 DDR B_CLK0 <12>
 DDR B_CLK0# <12>
 DDR B_CKE0 <12>
 DDR B_CLK1 <12>
 DDR B_CLK1# <12>
 DDR B_CKE1 <12>
 DDR B_CS0# <12>
 DDR B_CS1# <12>
 DDR B_ODT0 <12>
 DDR B_ODT1 <12>
 DDR B_DM0
 DDR B_DM1
 DDR B_DM2
 DDR B_DM3
 DDR B_DM4
 DDR B_DM5
 DDR B_DM6
 DDR B_DM7
 DDR B_DQS#0
 DDR B_DQS#1
 DDR B_DQS#2
 DDR B_DQS#3
 DDR B_DQS#4
 DDR B_DQS#5
 DDR B_DQS#6
 DDR B_DQS#7
 DDR B_DQS0
 DDR B_DQS1
 DDR B_DQS2
 DDR B_DQS3
 DDR B_DQS4
 DDR B_DQS5
 DDR B_DQS6
 DDR B_DQS7
 DDR B_MA0
 DDR B_MA1
 DDR B_MA2
 DDR B_MA3
 DDR B_MA4
 DDR B_MA5
 DDR B_MA6
 DDR B_MA7
 DDR B_MA8
 DDR B_MA9
 DDR B_MA10
 DDR B_MA11
 DDR B_MA12
 DDR B_MA13
 DDR B_MA14
 DDR B_MA15

<11> DDR_A_BS0
 <11> DDR_A_BS1
 <11> DDR_A_BS2

<11> DDR_A_CAS#
 <11> DDR_A_RAS#
 <11> DDR_A_WE#

<12> DDR_B_BS0
 <12> DDR_B_BS1
 <12> DDR_B_BS2
 <12> DDR_B_CAS#
 <12> DDR_B_RAS#
 <12> DDR_B_WE#

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (3/6) DDRIII	
Size	Document Number	Date		Rev	
B	NAT02 M/B LA-5154P Schematic	Thursday, November 26, 2009		1.0	
				Sheet 7 of 49	



WW15 MOW
Peak 21A
Continuous 18A

48A

1.1V RAIL POWER

CPU CORE SUPPLY

POWER

CPU VIDS


SENSE LINES

CSC (Current Sense Configuration) 8/25


CPU VID0	R1066	2	1K	0402	1%-D
	R1067	2	1K	0402	1%-D
CPU VID1	R1068	2	1K	0402	1%-D
	R1069	2	1K	0402	1%-D
CPU VID2	R1070	2	1K	0402	1%-D
	R1071	2	1K	0402	1%-D
CPU VID3	R343	2	1K	0402	1%-D
	R1072	2	1K	0402	1%-D
CPU VID4	R1073	2	1K	0402	1%-D
	R1074	2	1K	0402	1%-D
CPU VID5	R1075	2	1K	0402	1%-D
	R1076	2	1K	0402	1%-D
CPU VID6	R1077	2	1K	0402	1%-D
	R1078	2	1K	0402	1%-D
H DPRSLPVR	R347	2	1K	0402	1%-D
	R1079	2	1K	0402	1%-D
H PSI#	R348	2	1K	0402	1%-D
	R1080	2	1K	0402	1%-D

VTT Rail
Auburndale +1.1VS_VTT=1.05V
Clarksfield +1.1VS_VTT=1.1V

+CPU-CORE Decoupling	C,uF	ESR, mohm	Stuffing Option
SPCAP, Polymer	4X470uF	4m ohm/4	2X470uF
MLCC 0805 X5R	16X22uF	3m ohm/12	
	16X10uF	3m ohm/16	



11/17 follow Intel suggest to change RU93 to 470 ohm



15A GRAPHICS


POWER

3A DDR3 - 1.5V RAILS

FDI


PEG & DMI

0.6A 1.8V





3A DDR3 - 1.5V RAILS

0.6A 1.8V









IC:AUB_CFD_rPGA,R0P9 CONN@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (5/6) PWR	
Size	Document Number	Customer		Rev	
	NAT02 M/B LA-5154P Schematic			1.0	
Date:	Thursday, November 26, 2009	Sheet	9	of 49	




- AT35
- AT1
- AR3
- B34
- B2
- B1
- A35

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (6/6) VSS	
Size	Document Number	Date		Rev	
Customer	NAT02 M/B LA-5154P Schematic	Thursday, November 26, 2009		1.0	
				Sheet	10 of 49









Layout Note:
Place near JDIMM1

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA




Layout Note:
Place near JDIMM1.203 & JDIMM1.204




DDR3 SO-DIMM A Standard Type

Security Classification	Compal Secret Data		Title
Issued Date	2009/09/21	Deciphered Date	2010/09/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Compal Electronics, Inc. DDRIII-SODIMM SLOT1 Size: Custom Document Number: NAT02/MB LA-5154P Schematic Date: Thursday, November 26, 2009 Sheet 11 of 49




2008/9/8 #400755
 Calpella Clarksfield
 DDR3 SO-DIMM
 VREFDQ Platform
 Design Guide Change Details

- <7> DDR_B_DQS#[0..7]
- <7> DDR_B_DQ[0..63]
- <7> DDR_B_DM[0..7]
- <7> DDR_B_DQS[0..7]
- <7> DDR_B_MA[0..15]
- <6,11,16> PCH_SMBCLK
- <6,11,16> PCH_SMBDATA





Layout Note:
Place near JDIMM2

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA





Layout Note:
Place near JDIMM2.203 & JDIMM2.204





Security Classification	Compal Secret Data	
Issued Date	2009/09/21	Deciphered Date
		2010/09/21

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Title		
Compal Electronics, Inc.		
DDR3 SO-DIMM B Standard Type		
NAT02 M/B LA-5154P Schematic		
Size	Document Number	Rev
		1.0
Date:	Thursday, November 26, 2009	Sheet 12 of 49




Clock Generator




PIN 30	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz




FAN Control circuit




Free Fall Sensor



Power Button





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN & Screw Hole
Size	Document Number			Rev
B	NAT02 M/B LA-5154P Schematic			1.0
Date:	Thursday, November 26, 2009	Sheet	14	of 49




Security Classification		Compal Secret Data	
Issued Date	2009/09/21	Deciphered Date	2010/09/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
Title PCH (1/9) SATA,HDA,SPI, LPC			
Size	Document Number	Rev	
Customer	NAT02 M/B LA-5154P Schematic	1.0	
Date:	Thursday, November 26, 2009	Sheet	15 of 49




1. Connect Directly XDCP of DDR3
2. Level Shift1, Pull-Up to +3VS CLOCK GEN, DIMM1, DIMM2, FFS CPU & PCH XDP
3. Level Shift2, Pull-Up to +3VS













Buffer Mode check is need or not **R0.3 Modify**
 XTAL25_IN should be pulled to GND using a 0Ω resistor. (Caipella_Schematic_Checklist_Rev1.6)









Note: ADD 25MHz crystal for Display Clock Integration




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	PCH (2/9) PCIE, SMBUS, CLK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer		Rev	
	NAT02 M/B LA-5154P Schematic			1.0	
Date:	Thursday, November 26, 2009	Sheet	16	of 49	





No used Integrated LAN,
connecting LAN_RST# to GND



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (3/9) DMI, FDI, PM	
Size	Document Number	Customer		Rev	
	NAT02 M/B LA-5154P Schematic			1.0	
Date:	Thursday, November 26, 2009	Sheet	17	of 49	



+3VS
change to 2.2k follow Intel checklist ver.1.6




Digital Display Interface


REV1.0

Display Port

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (4/9) LVDS, CRT, DPI	
Size	Document Number	Customer		Rev	
Date:	Thursday, November 26, 2009	NAT02 M/B LA-5154P Schematic		1.0	
				Sheet	18 of 49




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				NAT02 M/B LA-5154P Schematic	
				Date:	Thursday, November 26, 2009
				Sheet	20 of 49



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (7/9) PWR	
Size	Document Number	Customer		Rev	
	NAT02 M/B LA-5154P Schematic			1.0	
Date:	Thursday, November 26, 2009	Sheet	21	of 49	

DG 0.8 is 10uH Inductor (Page 290)
Have Internal VRM (DG0.8 Page 293)



All Ibx Peak-M Power rails with netnames +1.1VS and +1.1V rails are actually +1.05VS and +1.05V rails

Follow Intel design

Follow Intel Suggestion 8/21

Follow Intel Suggestion 8/21

DG 0.8 is 10uH Inductor (Page 291)
Have Internal VRM (DG0.8 Page 293)

Security Classification		Compal Secret Data	
Issued Date	2009/09/21	Deciphered Date	2010/09/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title: PCH (8/9) PWR			
Size	Document Number	Rev	
Customer	NAT02 M/B LA-5154P Schematic	1.0	
Date:	Thursday, November 26, 2009	Sheet	22 of 49

U471		H49	
AY7	VSS159	VSS259	H5
B11	VSS160	VSS260	J24
B15	VSS161	VSS261	K11
B19	VSS162	VSS262	K43
B23	VSS163	VSS263	K47
B31	VSS164	VSS264	K42
B35	VSS165	VSS265	L14
B39	VSS166	VSS266	L18
B43	VSS167	VSS267	L2
B47	VSS168	VSS268	L22
B7	VSS169	VSS269	L32
BG12	VSS170	VSS270	L36
BB12	VSS171	VSS271	L40
BB16	VSS172	VSS272	L52
BB20	VSS173	VSS273	M12
BB24	VSS174	VSS274	M16
BB30	VSS175	VSS275	M20
BB34	VSS176	VSS276	M38
BB38	VSS177	VSS277	M42
BB42	VSS178	VSS278	M46
BB49	VSS179	VSS279	M49
BB5	VSS180	VSS280	M5
BC10	VSS181	VSS281	M8
BC14	VSS182	VSS282	M8
BC18	VSS183	VSS283	N24
BC2	VSS184	VSS284	P11
BC22	VSS185	VSS285	P22
BC32	VSS186	VSS286	P30
BC36	VSS187	VSS287	P32
BC40	VSS188	VSS288	P34
BC44	VSS189	VSS289	P42
BC52	VSS190	VSS290	P45
BH9	VSS191	VSS291	P47
BD48	VSS192	VSS292	R2
BD49	VSS193	VSS293	R52
BD5	VSS194	VSS294	T12
BE12	VSS195	VSS295	AE2
BE16	VSS196	VSS296	AE4
BE20	VSS197	VSS297	FE12
BE24	VSS198	VSS298	T46
BE30	VSS199	VSS299	T49
BE34	VSS200	VSS300	Y13
BE38	VSS201	VSS301	Y5
BE42	VSS202	VSS302	AH49
BE46	VSS203	VSS303	T8
BE48	VSS204	VSS304	U30
BE50	VSS205	VSS305	U31
BE6	VSS206	VSS306	U32
BE8	VSS207	VSS307	AN34
BF3	VSS208	VSS308	U34
BF49	VSS209	VSS309	AF45
BF51	VSS210	VSS310	P38
BG18	VSS211	VSS311	V11
BG24	VSS212	VSS312	AF5
BG4	VSS213	VSS313	AE8
BG50	VSS214	VSS314	V20
BH11	VSS215	VSS315	AG2
BH15	VSS216	VSS316	V22
BH19	VSS217	VSS317	AH11
BH23	VSS218	VSS318	AH15
BH31	VSS219	VSS319	V30
BH35	VSS220	VSS320	AH16
BH39	VSS221	VSS321	V32
BH43	VSS222	VSS322	V34
BH47	VSS223	VSS323	AH24
BH7	VSS224	VSS324	V35
C12	VSS225	VSS325	AH32
C50	VSS226	VSS326	V38
D51	VSS227	VSS327	AV18
E12	VSS228	VSS328	H43
E16	VSS229	VSS329	H47
E20	VSS230	VSS330	H47
E30	VSS231	VSS331	AJ2
E34	VSS232	VSS332	V5
E38	VSS233	VSS333	AJ22
E42	VSS234	VSS334	V7
E46	VSS235	VSS335	V8
E48	VSS236	VSS336	AJ26
E6	VSS237	VSS337	AJ28
E8	VSS238	VSS338	Y11
F49	VSS239	VSS339	AJ32
F5	VSS240	VSS340	Y12
G10	VSS241	VSS341	AJ34
G14	VSS242	VSS342	Y15
G18	VSS243	VSS343	AT5
G2	VSS244	VSS344	AJ4
G22	VSS245	VSS345	Y19
G32	VSS246	VSS346	AK12
G36	VSS247	VSS347	Y23
G40	VSS248	VSS348	Y28
G44	VSS249	VSS349	AM41
G52	VSS250	VSS350	AN19
H16	VSS251	VSS351	AK26
H20	VSS252	VSS352	Y30
H30	VSS253	VSS353	AK22
H34	VSS254	VSS354	Y32
H38	VSS255	VSS355	Y38
H42	VSS256	VSS356	Y43
	VSS257	VSS357	Y46
	VSS258	VSS358	P49

U47H		AB16		AK30	
VSS0		VSS0		VSS0	
VSS1		VSS1		VSS1	
VSS2		VSS2		VSS2	
VSS3		VSS3		VSS3	
VSS4		VSS4		VSS4	
VSS5		VSS5		VSS5	
VSS6		VSS6		VSS6	
VSS7		VSS7		VSS7	
VSS8		VSS8		VSS8	
VSS9		VSS9		VSS9	
VSS10		VSS10		VSS10	
VSS11		VSS11		VSS11	
VSS12		VSS12		VSS12	
VSS13		VSS13		VSS13	
VSS14		VSS14		VSS14	
VSS15		VSS15		VSS15	
VSS16		VSS16		VSS16	
VSS17		VSS17		VSS17	
VSS18		VSS18		VSS18	
VSS19		VSS19		VSS19	
VSS20		VSS20		VSS20	
VSS21		VSS21		VSS21	
VSS22		VSS22		VSS22	
VSS23		VSS23		VSS23	
VSS24		VSS24		VSS24	
VSS25		VSS25		VSS25	
VSS26		VSS26		VSS26	
VSS27		VSS27		VSS27	
VSS28		VSS28		VSS28	
VSS29		VSS29		VSS29	
VSS30		VSS30		VSS30	
VSS31		VSS31		VSS31	
VSS32		VSS32		VSS32	
VSS33		VSS33		VSS33	
VSS34		VSS34		VSS34	
VSS35		VSS35		VSS35	
VSS36		VSS36		VSS36	
VSS37		VSS37		VSS37	
VSS38		VSS38		VSS38	
VSS39		VSS39		VSS39	
VSS40		VSS40		VSS40	
VSS41		VSS41		VSS41	
VSS42		VSS42		VSS42	
VSS43		VSS43		VSS43	
VSS44		VSS44		VSS44	
VSS45		VSS45		VSS45	
VSS46		VSS46		VSS46	
VSS47		VSS47		VSS47	
VSS48		VSS48		VSS48	
VSS49		VSS49		VSS49	
VSS50		VSS50		VSS50	
VSS51		VSS51		VSS51	
VSS52		VSS52		VSS52	
VSS53		VSS53		VSS53	
VSS54		VSS54		VSS54	
VSS55		VSS55		VSS55	
VSS56		VSS56		VSS56	
VSS57		VSS57		VSS57	
VSS58		VSS58		VSS58	
VSS59		VSS59		VSS59	
VSS60		VSS60		VSS60	
VSS61		VSS61		VSS61	
VSS62		VSS62		VSS62	
VSS63		VSS63		VSS63	
VSS64		VSS64		VSS64	
VSS65		VSS65		VSS65	
VSS66		VSS66		VSS66	
VSS67		VSS67		VSS67	
VSS68		VSS68		VSS68	
VSS69		VSS69		VSS69	
VSS70		VSS70		VSS70	
VSS71		VSS71		VSS71	
VSS72		VSS72		VSS72	
VSS73		VSS73		VSS73	
VSS74		VSS74		VSS74	
VSS75		VSS75		VSS75	
VSS76		VSS76		VSS76	
VSS77		VSS77		VSS77	
VSS78		VSS78		VSS78	
VSS79		VSS79		VSS79	
VSS80		VSS80		VSS80	
VSS81		VSS81		VSS81	
VSS82		VSS82		VSS82	
VSS83		VSS83		VSS83	
VSS84		VSS84		VSS84	
VSS85		VSS85		VSS85	
VSS86		VSS86		VSS86	
VSS87		VSS87		VSS87	
VSS88		VSS88		VSS88	
VSS89		VSS89		VSS89	
VSS90		VSS90		VSS90	
VSS91		VSS91		VSS91	
VSS92		VSS92		VSS92	
VSS93		VSS93		VSS93	
VSS94		VSS94		VSS94	
VSS95		VSS95		VSS95	
VSS96		VSS96		VSS96	
VSS97		VSS97		VSS97	
VSS98		VSS98		VSS98	
VSS99		VSS99		VSS99	
VSS100		VSS100		VSS100	





REV1.0

IBEXPEAK-M_FCBGA1071-D










REV1.0

IBEXPEAK-M_FCBGA1071-D





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (9/9) VSS	
Size	Document Number	Customer		Rev	
	NAT02 M/B LA-5154P Schematic			1.0	
Date:	Thursday, November 26, 2009	Sheet	23	of 49	




LED3-0	0 0	0 1	1 0	1 1
LED0	Tx / Rx	Tx / Rx	Tx	LINK10 / ACT
LED1	LINK100	LINK10 / 100 / 1000	LINK	LINK100 / ACT
LED2	LINK10	LINK10 / 100	Rx	FULL
LED3	LINK1000	LINK1000	FULL	LINK1000 / ACT




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	
				Customer NAT02 M/B LA-5154P Schematic	
				Date: Thursday, November 26, 2009	Rev 1.0
				Sheet 24	of 49




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sub woofer / Speaker AMP	
Size	Document Number	Customer	Date		Rev
	NAT02 M/B LA-5154P Schematic		Thursday, November 26, 2009	Sheet	26 of 49



Express Card Power Switch




Express Card




Security Classification		Compal Secret Data		Title	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Mini Card WPAN / Express	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	NAT02 M/B LA-5154P Schematic
				Date	Thursday, November 26, 2009
				Sheet	28 of 49
				Rev	1.0

SATA HDD




SATA HDD (On board)




由於Kink pin尺寸大於kink hole，將導致零件干涉，同時會使pin腳空焊。因此將原HDD Conn.(REV.)-FOXCONN-SP01000LC0L layout 改成Tyco-SP01000E70L layout 即可解決造成pin腳空焊的問題

SATA ODD CONN



Place close U67 pin 2 & pin3




Place close U67 pin 21 & pin22

Output Swing Control


SEL2_ [A:B]	Swing
0	1x
1	1.2x

Output De-emphasis Adjustment

SEL3_ [A:B]	De-emphasis
0	0dB
1	-3.5dB




Place close U55 pin 2 & pin3



R0.3 change to SA00002YQ0L (S IC PI2EQX3201BLZFEX TQFN 36P)

Place close U55 pin 21 & pin22



R0.3 depop

Equalizer Selection

SELO_ [A:B]	SEL1_ [A:B]	Compliance Channel
0	0	no equalization
0	1	[0:2.5dB] @ 1.6 GHz
1	0	[2.5:4.5dB] @ 1.6 GHz
1	1	[4.5:6.5dB] @ 1.6 GHz

R0.3 change to SA00002YQ0L (S IC PI2EQX3201BLZFEX TQFN 36P)

Security Classification	Compal Secret Data		
Issued Date	2009/09/21	Deciphered Date	2010/09/21

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
ODD/SATA HDD			
Size	Document Number	Rev	
Customer	NAT02 M/B LA-5154P Schematic		1.0
Date:	Thursday, November 26, 2009	Sheet	29 of 49

Place close U40 pin 2 & pin3

SATA_ITX_C_DRX_P5 @R1164 2 0.0402 5%-D
 SATA_ITX_C_DRX_N5 @R1165 2 0.0402 5%-D
 SATA_IRX_DTX_P5 @R951 2 0.0402 5%-D
 SATA_IRX_DTX_N5 @R952 2 0.0402 5%-D

SATA_ITX_R_DRX_P5 @R949 2 0.0402 5%-D
 SATA_ITX_R_DRX_N5 @R950 2 0.0402 5%-D
 SATA_IRX_R_DTX_P5 @R1166 2 0.0402 5%-D
 SATA_IRX_R_DTX_N5 @R1167 2 0.0402 5%-D

Place close U40 pin 21 & pin22




Output Swing Control

SEL2_ [A:B]	Swing
0	1x
1	1.2x

Output De-emphasis Adjustment

SEL3_ [A:B]	De-emphasis
0	0dB
1	-3.5dB




R0.3 depop


R0.3 change to SA00002YQ0L (S IC PI2EQX3201BLZFEX TQFN 36P)

Equalizer Selection

SEL0_ [A:B]	SEL1_ [A:B]	Compliance Channel
0	0	no equalization
0	1	[0:2.5dB] @ 1.6 GHz
1	0	[2.5:4.5dB] @ 1.6 GHz
1	1	[4.5:6.5dB] @ 1.6 GHz




R0.3 depop




S Logic"1" Work from BKT


S	OE#	Function
X	H	Disconnect
L	L	D=1D
H	L	D=2D



R1.0 modify




Place close JESA1




Layout note: Pin5 thru individual via to GND layer

Place close JCAM1




Bluetooth




Cardreader Connector

to Single USB board




To power board





Place close JPBTN1

Power Button Circuit




INT_KB_Conn.1




Power share

Touch Screen Connector




Place close JTCH1


Touch PAD/B Conn.



Keyboard back light



Cap Sensor





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title
				PWR0K/BTN/KB/Touch Pad
				Size Document Number
				Customer NAT02 M/B LA-5154P Schematic Rev 1.0
				Date: Thursday, November 26, 2009 Sheet 32 of 49

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
				Screws	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	1.0
				Date:	Thursday, November 26, 2009
				Sheet	34 of 49




CRT




Security Classification	Compal Secret Data	
Issued Date	2009/09/21	Deciphered Date
		2010/09/21

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
VGA / LVDS		
Size	Document Number	Rev
Customer	NAT02 M/B LA-5154P Schematic	1.0
Date:	Thursday, November 26, 2009	Sheet 35 of 49






Add RU25 4.7K pull down for ASM1442




Change RU29 to 3.4K for ASM1442




Reserve RU37 4.7K pull high for ASM1442



Change U63 to SA00003GT00



Unpop RU28, RU32
Pop RU30, RU33



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI	
Size	Document Number	Customer		Rev	
Date:	Thursday, November 26, 2009	NAT02 M/B LA-5154P Schematic		1.0	
				Sheet	36 of 49






Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
01	08	PROCESSOR (4/6) PWR, Bypass	2009/07/22	Compal	Design change for IMVP6.5 current gain	R343 un-pop, R1072 pop, R1074 pop, R1073 unpop, R1075 pop, R1076 un-pop	Rev02 (X01)
02	16	PCH (2/9) PCIE, SMBUS, CLK	2009/08/10	Compal	XTAL25_IN should be pulled to GND using a 0Ω resistor.	Pop C1027 with a 0 ohm resister	Rev02 (X01)
03	06	+1.5V and reset	2009/08/10	Compal	Reduce S3 state Power	Add U63, Q36, R290, R310, R1103, R1136, C1142	Rev02 (X01)
04	09	Separate +1.5V power	2009/08/10	Compal	Reduce S3 state Power	Add PJP12, PJP13, PJP14, C1033, C1143, C1144, C1145	Rev02 (X01)
05	11	VrefDQ	2009/08/10	Compal	VrefDQ should be Maintained within SPEC during S3	Add Q37, R313	Rev02 (X01)
06	12	VrefDQ	2009/08/10	Compal	VrefDQ should be Maintained within SPEC during S3	Add Q44, R321	Rev02 (X01)
07	20	DDR_RST_GATE	2009/08/10	Compal	DDR_RST_GATE from GPIO46	Add GPIO46	Rev02 (X01)
08	33	VDDQ	2009/08/10	Compal	Processor VDDQ should be turned off in S3	Add Q73, Q11, R346, R349, R1158, C534, C536	Rev02 (X01)
09	15	GPIO1D	2009/08/18	Compal	ADD EC GPIO1D to PCH GPIO33	Add GPIO33	Rev02 (X01)
10	26	Sub woofer / Speaker AMP	2009/08/25	Compal	Reserve Subwoofer delay circuit for mute	Reserve D60, R1568, C1558	Rev02 (X01)
11	24, 31		2009/08/25	Compal	Follow crystal vendor's recommend	C318, C319, C479, C481 BOM change to SE071330J8L (S CER CAP 33P 50V +-5% NPO 0402)	Rev02 (X01)
12	6	PROCESSOR (2/6) CLK, JTAG	2009/08/25	Compal	Intel S3 solution disable	POP R1054, R1055, R1121; Depop Q36, R290, R1103	Rev02 (X01)
13	11, 12		2009/08/25	Compal	Intel S3 solution disable	Depop Q37, Q44, R56	Rev02 (X01)
14	33	DC/DC Interface	2009/08/25	Compal	Intel S3 solution disable	Depop Q73 Q73 BOM change to SB000001Y8L R358 BOM change to SD013470080 (S RES 1/10W 470 +-5% 0603)	Rev02 (X01)
15	35	VGA / LVDS	2009/08/25	Compal	to improve +LCDVDD voltage quality.	Pop C550	Rev02 (X01)
16	31	EC_KB926/BIOS/Reed SW	2009/08/25	Compal	Board ID change	R312 BOM change to 8.2K	Rev02 (X01)
17	31	EC_KB926/BIOS/Reed SW	2009/08/25	Compal	Reserve a 0ohm resister on SUS_PWR_ACK from PCH to EC	Reserve R1569 on SUS_PWR_ACK	Rev02 (X01)
18	35		2009/09/01	Compal	In common with MV	Q71 BOM change to SB00000960L	Rev02 (X01)
19	20		2009/09/21	Compal	S3 POWER Reduction update from Intel	Reserve C1559 on DDR_RST_GATE	Rev03 (X02)
20	30		2009/09/21	Compal	Reserve common choke on USB0	Reserve L89, R1571, R1572	Rev03 (X02)

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title		
				HW PIR		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	NAT02 M/B LA-5154P Schematic	1.0
				Date:	Thursday, November 26, 2009	Sheet 38 of 49

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
01	30	ESATA	2009/09/21	Compal	Add ESATA re-driver	Unpop R1164,R1165,R1166,R1167,R949,R950,R951,R952 pop JP13,C941,C944,C942,C943	Rev03 (X02)
02	33		2009/09/21	Compal		Q55,Q73 BOM change to SB00000DA0L	Rev03 (X02)
03	8		2009/09/21	Compal	BOM reason	C1009,C1010 BOM change to SGA00002U1L	Rev03 (X02)
04	25	HD Audio_IDT92HD73C	2009/09/21	Compal		BOM change for C336,C337,C354,C355	Rev03 (X02)
05	26	Sub woofer/Speaker AMP	2009/09/21	Compal	implement Subwoofer delay circuit for mute	Pop D60,C1558 R1568 change to 330K	Rev03 (X02)
06	37	Display Port	2009/09/21	Compal	Follow Intel HPD design	remove RU98,RU99;add RU115; change QU4 to SB50138008L	Rev03 (X02)
07	22	PCH (8/9) PWR	2009/09/21	Compal	Follow Intel design	Add LU9,CU64,CU65,CU66	Rev03 (X02)
08	11, 12	DDRIII SO-DIMM	2009/10/08	Compal	Add M3 solution	Pop R166,R178	Rev03 (X02)
09	31	EC	2009/10/12	Compal	For ENE issue	Add R322 47K ohm pull high	Rev03 (X02)
10	17	PCH	2009/10/15	Compal	Bom reason	Change U2 SA007080B90 to SA007080100	Rev03 (X02)
11	19	PCH	2009/10/16	Compal	Design follow NAT01	Change R1139 SD02810038L to SE000000K8L	Rev03 (X02)
12	31	EC	2009/10/22	Compal	Change Board ID	Change R312 SD02882018L to SD02818028L	Rev03 (X02)
13	32	Touch Screen	2009/11/02	Compal	Add for Touch Screen issue	Add R1236	Rev03 (X02)
14	36	HDMI	2009/11/24	Compal	For HDMI Deep color mode	Unpop RU28,RU32 , Pop RU30,RU33	Rev10 (A00)
15	30	Camera	2009/11/02	Compal	improve 888MHZ noise	Add C458,C459	Rev10 (A00)
16	27	WLAN	2009/11/05	Compal	for EC debug pin	Add R323 100K pull down	Rev10 (A00)
17	9	PWR	2009/11/05	Compal	Intel suggest to reduce GFX voltage overshoot	Change RU93 to 470ohm	Rev10 (A00)
18	26	Sub woofer/Speaker Amp	2009/11/16	Compal	Follow NAT01 design	Change C922 & C1102 to 0.1uF	Rev10 (A00)
19	31	EC	2009/11/19	Compal	Change Board ID	Change R312 SD02818028L to SD02833028L	Rev10 (A00)
20	36	HDMI	2009/11/24	Compal	Change HDMI level shift	Change U63 to SA00003GT00	Rev10 (A00)
21	36	HDMI	2009/11/24	Compal	For HDMI Deep color mode	Add RU25 4.7K pull down for ASM1442	Rev10 (A00)
22	36	HDMI	2009/11/24	Compal	For HDMI Deep color mode	Reserve RU37 4.7K pull high for ASM1442	Rev10 (A00)
23	36	HDMI	2009/11/24	Compal	For HDMI Level shift ASM1442	Change RU29 to 3.4K for ASM1442	Rev10 (A00)
24							
25							


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				HW PIR		
				Size	Document Number	Rev
				Customer NAT02 M/B LA-5154P Schematic 1.0		
Date:	Thursday, November 26, 2009		Sheet	39	of	49



Vin Detector			
	Max.	typ.	Min.
L-->H	18.234	17.841	17.449
H-->L	17.597	17.210	16.813


Security Classification	Compal Secret Data		DCIN/Precharger	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	Date	
Customer	NAT02 M/B LA-5154P Schematic	1.0	Thursday, November 26, 2009	
Date		Sheet	40 of 49	

90w adapter
 $I_{charge} = (V_{rsrset}/V_{vdac}) * (0.1/PR29) = 3.3A$
 $I_{adapter} = (V_{acset}/V_{vdac}) * (0.1/PR22) = 4.16A$
 Input OVP : 22.3V
 Input UVP : 16.98V
 Fsw : 300KHz



IREF	Current
3.3V	3.3A


COIN RTC Battery



Security Classification	Compal Secret Data		
Issued Date	2009/09/21	Deciphered Date	2010/09/21

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Charger			
Title	NAT02 M/B LA-5154P Schematic		
Size	Document Number	Date	Rev
B		Thursday, November 26, 2009	1.0
Date		Sheet 41 of 49	





5VALWP
 Thermal Design Current=6.88A
 OCP min=9A
 Fsw=400K
 Rds(on) = 11.5m ohm(max) ;
 Rds(on) = 9m ohm(typical)

3.3VALWP
 Thermal Design Current=8.5A
 OCP min=11A
 Fsw=300K
 Rds(on) = 11.5m ohm(max)
 Rds(on) = 9m ohm(typical)

Security Classification		Compal Secret Data	
Issued Date	2009/09/21	Deciphered Date	2010/09/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
Title +3VALWP/+5VALWP			
Size	Document Number	Rev	
Customer	NAT02 M/B LA-5154P Schematic	1.0	
Date:	Thursday, November 26, 2009	Sheet	42 of 49

+1.05VSP
 Thermal Desig Current=5A
 OCP_min=9A
 Fsw=300KHz




+1.8VSP
 Thermal Desig Current=0.69A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.05VSP/+1.8VSP	
Size	Document Number	Date		Sheet	Rev
Custom	NAT02 M/B LA-5154P Schematic	Thursday, November 26, 2009		43	1.0
				of	49




1.5VP
 Thermal Design Current=12.8A
 OCP min=16A
 Fsw=300KHz




+0.75VSP
 Thermal Design Current:0.7A
 Peak current:1A
 $V_{out} = V_{DDQSNS} / 2 = 1.5V / 2 = 0.75V$

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.5VSP/+0.75VSP		
Size	Document Number	Date		Sheet	of	Rev
Custom	NAT02 M/B LA-5154P Schematic	Thursday, November 26, 2009		44	of	1.0
				Sheet	44	of
				44	of	49



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	+1.1VS_VTTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Thursday, November 26, 2009 11:45:49



OCP calculation: Assume DCR=0.88mOhm
 $G1=Rn/(Rn+Rsum/3)$,
 where $Rn=PR224/(PR171+PH5)$; $Rsum=PR143, PR215$
 $DROOP=2*(DCR/2)*G1*Rdroop/Ri=1.896mOhm$
 where $Rdroop=PR161$; $Ri=PR212$
 $Iocp=42.7u*Rdroop/DROOP\approx 68A$.


Iccmax= TBD
I_TDC=TDB
OCP=68A, Intel spec=TDB

Layout Note:
 PH3 place near Phasel L-MOS



Layout Note:
 Place near Phasel Choke

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number NAT02 M/B LA-5154P Schematic Date: Thursday, November 26, 2009 Sheet 46 of 49

Battery Connect/OTP




CPU
PH3 under CPU bottom side :
 CPU thermal protection at 90 +-3 degree C
 Recovery at 50 +-3 degree C



LI-3S : 13.5V----BATT_OVP=1.126V
BATT_OVP=0.08338*BATT+

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				Customer
				NAT02 M/B LA-5154P Schematic
				Rev
				1.0
				Date
				Thursday, November 26, 2009
				Sheet
				47 of 49



+GFX_COREP
TDC 15.4 A
OCP Current 27A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title	
				+GFX_COREP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	1.0
Date:	Thursday, November 26, 2009	Sheet	48	of	49

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
01	P51	+1.1VS_VTTP	08/31	Lin Will	Slove EMI	Add PL22 and Change PR233 form 0 ohm to 2.2 ohm.	X01
02	P53	+CPU_Core	08/31	Lin Will	Slove EMI	Change PR259 and PR291 from 0 ohm to 2.2 ohm.	X01
03	P55	+GFX_COREP	08/31	Lin Will	Adjust load-line and Imon	Change PR306 form 9.54K to 9.76K, PR210 from 22.3K to 24K and PC296 from 0.22uF to 0.033uF.	X01
04	P55	+GFX_COREP	08/31	Lin Will	Adjust output voltage ripple and thermal disipation	Add PQ46 and change PC289, PC290, PC301 from 4.7uF to 10uF, and PC105, PC106 from 330uF 9mohm to 330uF 6mohm.	X01
05	P43	+1.05VSP/+0.75VSP	10/14	Lin Will	Slove the IC input power sequence.	Change TPS51117 V5FILT and V5DRV from 5VS to 5VALW.	X02
06	P42	+3VALWP/+5VALWP	10/14	Lin Will	Slove EMI.	Change PJP19 to PL23, and PR59, PR60 from 0 ohm to 2.2 ohm.	X02
07	P44	+1.5VSP/+0.75VSP	10/14	Lin Will	Slove EMI.	Change PJP29 to PL24.	X02
08	P45	+1.1VS_VTTP	11/20	Lin Will	Low down the power consumption.	Change PR232 from 43.2K to 9.31K, and add PR327 2.7K.	X03
09	P41/P42	Charger +3VALWP/+5VALWP	11/20	Lin Will	1206 size shortage issue.	Change SE142475K8L(1206) to SE000006R8L(0805), and SE041224K8L(1206) to SE000005Z8L(0603).	X03
10	P42	+3VALWP/+5VALWP	11/20	Lin Will	When adapter inserts and pulls out quickly two twice, it will make TPS51427 out of electricity.	Add PR91,PR92,PR93 100K, PQ24 TP0610K, PQ10 DTC115EUA, and PD17 1SS355TE-17. But all unpop. Change PU5 to ISL6237, and add PJP24.	X03

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/09/21	Deciphered Date	2010/09/21	Title		
				PWR PIR-1		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	NAT02 M/B LA-5154P Schematic	1.0
				Date:	Thursday, November 26, 2009	Sheet 49 of 49

www.s-manuals.com