

Compal Confidential

Model Name : JE50-HR/SJV50-HR

Compal Project Name : P5WE0/P5WS0

File Name : LA-6901P

Compal Confidential

JE50-HR/SJV50-HR(P5WE0/P5WS0) M/B Schematics Document

Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH


Nvidia N12P GS/GV

2010-11-1

REV : 0 . 5

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JE50-HR/SJV50-HR M/B Schematics	5
				Date	Friday, November 05, 2010
				Sheet	1 of 61

Fan Control
page 42



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JE50-HR/SJV50-HR M/B Schematics Date: Friday, November 05, 2010 Sheet 2 of 61

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VCCPP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VCCP to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+1.8VSDGPU	+1.8VS to +1.8VSDGPU switched power rail for GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resistor)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

PCH SM Bus address

Device	Address
Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

3G & BT & USB30 & USB20 Config

3G SKU: 3G@ USB30 SKU: USB30@ OPTMIUS SKU: OPT@
 BT SKU: BT@ USB20 SKU: USB20@ Non-OPTMIUS SKU: NOPT@
 LAN Chip A0 version: A0@ N12P-GS: GS@
 LAN chip B0 Version: B0@ N12P-GV: GV@

BOM Config

UMA Only: BT@/3G@/USB30@/UMA@/UMA0@/NOPT@/A0@
 OPTIMUS (N12P-GS) : BT@/3G@/USB30@/UMA@/DIS@/X76@/OPT@/A0@/GS@
 DIS Only (N12P-GS) : BT@/3G@/USB30@/DISO@/DIS@/X76@/NOPT@/A0@/GS@
 OPTIMUS (N12P-GV) : BT@/3G@/USB30@/UMA@/DIS@/X76@/OPT@/A0@/GV@
 DIS Only (N12P-GV) : BT@/3G@/USB30@/DISO@/DIS@/X76@/NOPT@/A0@/GV@
 VRAM P/N :
 64*16
 Samsung : SA000035700
 Hynix : SA000032400/SA0000324C0
 128*16
 Samsung : SA00003MQ40
 Hynix : SA00003VS00

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

EVT
 EVT2
 DVT
 PVT
 Pre-MP

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	1.0
5	
6	
7	




BTO Option Table



BTO Item	BOM Structure
UMA Only	UMA0@
UMA with OPTIMUS	UMA@
Dis with OPTIMUS	DIS@
DIS Only	DISO@
OPTIMUS	OPT@
Non-OPTIMUS	NOPT@
3G	3G@
Blue Tooth	BT@
USB2.0	USB20@
USB3.0	USB30@
VRAM	X76@
Connector	CONN@
Unpop	@
LAN Chip A0 version	A0@
LAN Chip B0 version	B0@
N12P-GS	GS@
N12P-GV	GV@

USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Right Side)
		1	USB/B (Right Side)
		2	USB3.0 colay USB2.0 Conn.
	UHCI1	3	USB/B Colay USB3.0
		4	
		5	
EHCI2	UHCI2	6	
		7	
		8	Mini Card 1(WLAN)
	UHCI3	9	3G/B(WWAN)
		10	Camera
		11	Mini Card 2(Reserved)
UHCI4	12	3G/B(SIM Card)	
	13	BlueTooth	



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title
				Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JE50-HR/SJV50-HR M/B Schematics 0.5 Date: Friday, November 05, 2010 Sheet 3 of 61






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR(3/7) DDRIII JE50-HR/SJV50-HR M/B Schematics Rev 0.5 Friday, November 05, 2010 Sheet 6 of 61	


CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed



Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIE Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

SV type CPU POWER



**INTEL Recommend
2*470uF,12*22uF
from PDDG 1.0**



- QC 33A
DC 26A
- JCPU1G
- AT24 VAXG1
 - AT23 VAXG2
 - AT21 VAXG3
 - AT20 VAXG4
 - AT18 VAXG5
 - AT17 VAXG6
 - AR24 VAXG7
 - AR23 VAXG8
 - AR21 VAXG9
 - AR20 VAXG10
 - AR18 VAXG11
 - AR17 VAXG12
 - AP23 VAXG13
 - AP22 VAXG14
 - AP20 VAXG15
 - AP18 VAXG16
 - AP17 VAXG17
 - AN24 VAXG18
 - AN23 VAXG19
 - AN20 VAXG20
 - AN18 VAXG21
 - AN17 VAXG22
 - AN14 VAXG23
 - AM23 VAXG24
 - AM22 VAXG25
 - AM21 VAXG26
 - AM20 VAXG27
 - AM18 VAXG28
 - AM17 VAXG29
 - AL24 VAXG30
 - AL23 VAXG31
 - AL21 VAXG32
 - AL20 VAXG33
 - AL18 VAXG34
 - AL17 VAXG35
 - AK24 VAXG36
 - AK23 VAXG37
 - AK21 VAXG38
 - AK20 VAXG39
 - AK18 VAXG40
 - AK17 VAXG41
 - AJ24 VAXG42
 - AJ23 VAXG43
 - AJ21 VAXG44
 - AJ20 VAXG45
 - AJ17 VAXG46
 - AH24 VAXG47
 - AH23 VAXG48
 - AH21 VAXG49
 - AH20 VAXG50
 - AH18 VAXG51
 - AH17 VAXG52
 - AH16 VAXG53
 - AH15 VAXG54

POWER

SENSE
LINES



VREF

1.5V RAILS



SA RAIL

MISC


1.8V RAIL






VCCSA				
VID0	VID1	Vout	2011CPU	2012CPU
0	0	0.9V	V	V
0	1	0.8V	V	V
1	0	0.725V	X	V
1	1	0.675V	X	V




Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Compal Electronics, Inc
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JE50-HR/SJV50-HR M/B Schematics Rev 0.5 Date: Friday, November 05, 2010 11:00 AM




Layout Note:
Place near JDIMM1




R05 modify



Layout Note:
Place near JDIMM1.203,204





R05 modify



<Address(SA1,SA0): 00>
DIMM_1 Reserve H:8mm

Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/1/1	Compal Electronics, Inc
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number DDR11 DIMMA JE50-HR/SJV50-HR M/B Schematics Date: Eptov, November 05, 2010 Sheet 11 of 61





INTVRMEN
 * H = Integrated VRM enable
 L = Integrated VRM disable
 (INTVRMEN should always be pull high.)








HIGH= Enable (No Reboot)
 * **LOW= Disable (Default)**




HDA_SDO as Capella ME override (GPIO33)
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)



This signal has a weak internal pull-down
 * On Die PLL VR Select is supplied by 1.5V when sampled high
 1.8V when sampled low
 Needs to be pulled High for Huron River platform




RTCRST close RAM door




SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)

RTCRST close RAM door



SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)

RTCRST close RAM door



SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)

RTCRST close RAM door



SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)

RTCRST close RAM door

RTCRST close RAM door



SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)

RTCRST close RAM door




SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)

RTCRST close RAM door



SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)


RTCRST close RAM door



SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)

RTCRST close RAM door

RTCRST close RAM door



SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)

RTCRST close RAM door




SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)

RTCRST close RAM door



SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)

RTCRST close RAM door



SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)


RTCRST close RAM door

RTCRST close RAM door



SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)

RTCRST close RAM door




SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)

RTCRST close RAM door




SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)

RTCRST close RAM door










SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)











RTCRST close RAM door








SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)



SM_INTRUDER#
 * ME debug mode, this signal has a weak internal PD
 Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)












	GPIO67
DGPU_PBSNT#	0
DIS, OPTIMUS	0
UMA	1




not support Deep S4,S5 mux with SUS_PWR_DN_ACK

not support AMT APWROK can mux with PWROK (check list1.0 P.40)




System Power Management




not support Deep S4,S5 DPWROK mux with PWROK check list1.0 P.42

R05 modify



Can be left NC when IAMT is not support on the platform

not support Deep S4,S5 can NC PCH EDS1.2 P.74




Security Classification	Compal Secret Data	
Issued Date	2010/11/1	Deciphered Date
		2011/11/1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
Title	PCH (3/8) DMI,FDI,PM,
Document Number	JE50-HR/SJV50-HR M/B Schematics
Rev	0.5
Date	Friday, November 05, 2010
Sheet	15 of 61

22.40 ENBK1 ENBK1 R532 2 2.2K 0.402 5% IGPU_BKLT_EN
UMA@


Pull high at LVDS conn side.

31 PCH_LCD_CLK
31 PCH_LCD_DATA




+3VS
R174 1 UMA@ 2 2.2K 0.402 5% CTRL_CLK
R158 1 UMA@ 2 2.2K 0.402 5% CTRL_DATA
R156 1 UMA@ 2 2.2K 0.402 5% PCH_LCD_CLK
R157 1 UMA@ 2 2.2K 0.402 5% PCH_LCD_DATA

+3VS
R521 1 UMA@ 2 2.2K 0.402 5% PCH_CRT_CLK
R522 1 UMA@ 2 2.2K 0.402 5% PCH_CRT_DATA
R534 1 UMA@ 2 150 0.402 1% PCH_CRT_B
R533 1 UMA@ 2 150 0.402 1% PCH_CRT_G
R535 1 UMA@ 2 150 0.402 1% PCH_CRT_R






Digital Display Interface



SDVO_CTRLDATA strap pull high at level shift page

HDMI D2
HDMI D1
HDMI D0
HDMI CLK

Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Compal Electronics, Inc
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JE50-HR/SJV50-HR M/B Schematics Rev 0.5 Date: Friday, November 05, 2010 1 Sheet 16 of 61



GPIO51 Internal pull high

Boot BIOS Strap bit1 BBs1		
Bit11	Bit10	Destination
0	1	Reserved
1	0	PCI
1	1	SPI
0	0	LPC

Some PCH config not support USB port 6 & 7.

- Mini Card 1 (WLAN)
- 3G/B (WWAN)
- CMOS Camera (LVDS)
- Mini2 Card 2 (Reserved)
- 3G/B(SIM Card)
- BlueTooth

HDA_SYNC PH(PLL =+1.5VS)
 GPIO28 On-Die PLL Voltage Regulator
 This signal has a weak internal pull up

- * H On-Die voltage regulator enable
- L On-Die PLL Voltage Regulator disable




Deep S4,S5 wake event signal
 RTC alarm,Power BTN,GPIO27
 PCH_GPIO27 (Have internal Pull-High)
 Deep S4,S5 wake event signal
 No use PD to GND Check list1.0 P.70








GPIO38

OPTIMUS	0
Non-OPTIMUS	1




GPIO24 Unmultiplexed
 NOTE: GPIO24 configuration register bits are not cleared by CP9h reset event.
 CRB1.0 PH10K to +3VALW



Project ID	GPIO69	GPIO70
* P5WE0	0	0
P7YE0	0	0
x	1	0
x	1	1

	GPIO71
*VRAM 800 MHz	0
VRAM 900 MHz	1



Have internal VRM

+1.05V analog internal clock PLL Can NC

Not support Deep S4,S5 connect to +3VALW

supplied by internal 1.05V VR must NC

GPIO28 On-Die PLL Voltage Regulator H On-Die PLL voltage regulator enable VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2, VCCAPLLSATA

SGA00001700
220U 2.5V M B2
ESR 35mohm@100Khz

supplied by internal 1.05V VR Must NC

Place near B38

POWER

3mA

119mA

1010mA

1mA

1mA

80mA

80mA

55mA

95mA

1mA

10mA




VCC3_3 = 266mA detail waiting for newest spec
VCCDMI = 42mA detail waiting for newest spec

GPIO28 On-Die PLL Voltage Regulator H On-Die PLL voltage regulator enable VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2, VCCAPLLSATA

Need +3VALW and 0.1U close PCH


Security Classification	Compal Secret Data	
Issued Date	2010/11/1	Deciphered Date
		2011/11/1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

<p align="center">Compal Electronics, Inc PCH (8/9) PWR</p>	
<p>Document Number JE50-HR/JV50-HR M/B Schematics</p>	<p>Rev 0.5</p>
<p>Date Friday, November 05, 2010</p>	<p>Sheet 20 of 61</p>




Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Document Number
				PCH (9/9) VSS
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				<small>Rev</small> JE50-HR/SJV50-HR M/B Schematics <small>File: Fri, Nov 05 2010 Sheet 21 of 61</small>

GPIO	I/O	USAGE
GPIO0	IN	N/A
GPIO1	IN	HPD_IFPC
GPIO2	OUT	N/A
GPIO3	OUT	N/A
GPIO4	OUT	N/A
GPIO5	OUT	GPU Core VID0
GPIO6	OUT	GPU Core VID1
GPIO7	OUT	N/A
GPIO8	IN	OVERT
GPIO9	OUT	ALERT
GPIO10	OUT	N/A
GPIO11	OUT	N/A
GPIO12	IN	PWR_LEVEL
GPIO13	OUT	N/A
GPIO14	OUT	N/A





Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	
Compal Electronics, Inc. N12P PEG 1/9				
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				
Doc#	Document Number			Rev
P1008	JES0-HR/JV50-HR M/B Schematics			0.5
Date	Friday, November 05, 2010			Sheet 22 of 61



Security Classification	Compal Secret Data	
Issued Date	2010/11/1	Deciphered Date
		2011/11/1

Compal Electronics, Inc	
N12P POWER & GND 4/9	
Rev	0.5
Customer	JES0-HR/SJV50-HR M/B Schematics
Date	Friday, November 05, 2010
Sheet	25 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.








N12P-GV1-A1_BGA973
DIS@

N12P-GV1-A1_BGA973
DIS@

Security Classification		Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Compal Electronics, Inc	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc#	Rev
				N12P	0.5
				File#	Friday, November 05, 2010
				Sheet	26 of 61


VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB



VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB






Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH


Security Classification	Compal Secret Data	
Issued Date	2010/11/1	Deciphered Date
		2011/11/1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
Title	N12P DDR3 7/9
Document Number	JE50-HR/SJV50-HR M/B Schematics
Rev	0.5
Date	Friday, November 05, 2010
Sheet	28 of 31


LCD POWER CIRCUIT






LCD/LED PANEL Conn.




UMA Only / Optimus



Discrete ONLY




Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.
Issued Date	2010/11/1	Deciphered Date	2011/11/1	LVDS Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	JE50-HR/SJV50-HR M/B Schematics		Rev	0.5	
Date	Friday, November 05, 2010	Sheet	31	of 61	



For DISO only
L22, L24, L26
use 0 Ohm

CRB1.0 use 47ohm@100Mhz Bead



CRT Connector


SM010012010 300ma 120ohm@100mhz DCR 0.4

UMA Only / OPTIMUS


16	PCH_CRT_R	PCH_CRT_R	R420	UMA@	1	0.0402 5%	CRT_R
16	PCH_CRT_G	PCH_CRT_G	R424	UMA@	1	0.0402 5%	CRT_G
16	PCH_CRT_B	PCH_CRT_B	R422	UMA@	1	0.0402 5%	CRT_B
16	PCH_CRT_HSYNC	PCH_CRT_HSYNC	R428	UMA@	1	33.0402 5%	CRT_HSYNC
16	PCH_CRT_VSYNC	PCH_CRT_VSYNC	R426	UMA@	1	33.0402 5%	CRT_VSYNC
16	PCH_CRT_CLK	PCH_CRT_CLK	R508	UMA@	1	0.0402 5%	CRT_DDC_CLK
16	PCH_CRT_DATA	PCH_CRT_DATA	R501	UMA@	1	0.0402 5%	CRT_DDC_DATA

Discrete only

22	VGA_CRT_R	VGA_CRT_R	R419	DISO@	1	0.0402 5%	CRT_R
22	VGA_CRT_G	VGA_CRT_G	R423	DISO@	1	0.0402 5%	CRT_G
22	VGA_CRT_B	VGA_CRT_B	R421	DISO@	1	0.0402 5%	CRT_B
22	VGA_CRT_HSYNC	VGA_CRT_HSYNC	R427	DISO@	1	0.0402 5%	CRT_HSYNC
22	VGA_CRT_VSYNC	VGA_CRT_VSYNC	R425	DISO@	1	0.0402 5%	CRT_VSYNC
22	VGA_DDC_CLK	VGA_DDC_CLK	R505	DISO@	1	0.0402 5%	CRT_DDC_CLK
22	VGA_DDC_DATA	VGA_DDC_DATA	R500	DISO@	1	0.0402 5%	CRT_DDC_DATA



Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	CRT Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JE50-HR/SJV50-HR M/B Schematics
Date: Fri, Nov 05 2010				Rev 0.5




UMA


16 PCH_DPB_N0	C220	UMA@	2	0.1U 0402 10V7K	HDMI TX2-
16 PCH_DPB_P0	C281	UMA@	2	0.1U 0402 10V7K	HDMI TX2-
16 PCH_DPB_N1	C283	UMA@	2	0.1U 0402 10V7K	HDMI TX1-
16 PCH_DPB_P1	C282	UMA@	2	0.1U 0402 10V7K	HDMI TX1+
16 PCH_DPB_N2	C287	UMA@	2	0.1U 0402 10V7K	HDMI TX0-
16 PCH_DPB_P2	C286	UMA@	2	0.1U 0402 10V7K	HDMI TX0+
16 PCH_DPB_N3	C285	UMA@	2	0.1U 0402 10V7K	HDMI CLK-
16 PCH_DPB_P3	C284	UMA@	2	0.1U 0402 10V7K	HDMI CLK+

DIS


24 VGA_HDMI_TXD2-	C234	DISO@	2	0.1U 0402 10V7K	HDMI TX2-
24 VGA_HDMI_TXD2+	C235	DISO@	2	0.1U 0402 10V7K	HDMI TX2+
24 VGA_HDMI_TXD1-	C237	DISO@	2	0.1U 0402 10V7K	HDMI TX1-
24 VGA_HDMI_TXD1+	C236	DISO@	2	0.1U 0402 10V7K	HDMI TX1+
24 VGA_HDMI_TXD0-	C241	DISO@	2	0.1U 0402 10V7K	HDMI TX0-
24 VGA_HDMI_TXD0+	C240	DISO@	2	0.1U 0402 10V7K	HDMI TX0+
24 VGA_HDMI_TXC-	C239	DISO@	2	0.1U 0402 10V7K	HDMI CLK-
24 VGA_HDMI_TXC+	C238	DISO@	2	0.1U 0402 10V7K	HDMI CLK+



NVIDIA Recommend 05/10



SM070001310 400ma 90ohm@100mhz DCR 0.3





R03 modify


HDMI TX2-	R589	UMA@	2	680 0402 5%	HDMI GND
HDMI TX2+	R594	UMA@	2	680 0402 5%	HDMI GND
HDMI TX1-	R583	UMA@	2	680 0402 5%	HDMI GND
HDMI TX1+	R587	UMA@	2	680 0402 5%	HDMI GND
HDMI TX0-	R564	UMA@	2	680 0402 5%	HDMI GND
HDMI TX0+	R570	UMA@	2	680 0402 5%	HDMI GND
HDMI CLK-	R573	UMA@	2	680 0402 5%	HDMI GND
HDMI CLK+	R560	UMA@	2	680 0402 5%	HDMI GND

INTEL use 680 Ohm for terminationn in DG 1.5

NV use 499 Ohm for terminationn




HDMI connector





SATA HDD1 Conn.



CL 4.0 mm



SATA ODD Conn.



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FORT MONMOUTH ELECTRONIC CENTER TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Doc Number	JE50-HR/SJV50-HR M/B Schematics		Rev	0.5
Date	Friday, November 05, 2010	Sheet	34	of 61



R824 (CP_PWR_XD_ALE) for B0 version


R826 (+VDDO_CR) For B0 version

For EMI request


EMI Request...2010/07/27

SM01005500 500ma 600ohm@100mhz DCR 0.38

	SPROM_CLK (EECLK)	SPROM_DOUT (EEDATA)
On chip	1	0
AT24C02	1	1





Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/1/1	JE50-HR/SJV50-HR M/B Schematic
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Doc No	JE50-HR/SJV50-HR M/B Schematic	Rev	0.5	Sheet 35 of 61
Date	Friday, November 05, 2010	Sheet	35	of 61




BOTH HAND: S X'FORM_GST5009-D LF LAN, SP050006B00
 TIMAG:S X'FORM_IH-160 LAN, SP050006F00



Card Reader Connector






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN Magnetic & RJ45	
Size	Document Number	JE50-HR/SJV50-HR M/B Schematics		Rev	0.5
Date:	Friday, November 05 2010	Sheet	36	of	61




Security Classification		Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	RTS5138 Card Reader	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JE50-HR/SJV50-HR M/B Schematics	0.5
				Date	Sheet
				Friday, November 05, 2010	37 of 61

For Wireless LAN




For 3G / GPS


To 3G Module Connect



USB3.0 Conn.




USB/B Conn.
















BT Conn.


(Port 11)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JE50-HR/SJV50-HR M/B Schematics Rev 0.5 Date: Friday, November 05, 2010 Sheet 39 of 61




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JE50-HR/SJV50-HR M/B Schematics	0.5
				Date	File
				Friday, November 05, 2010	Sheet 41 of 61








Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title
				HD Audio Codec ALC271X
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.5
Customer: JE50-HR/SJV50-HR M/B Schematics				Doc No: JE50-HR/SJV50-HR M/B Schematics
Date: Friday, November 14, 2010				Sheet: 42 of 61







FAN Stand-Off





JUSB3 Stand-Off








Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title FAN & Screw Hole	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIDUCIAL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer JE50-HR/SJV50-HR M/B Schematics	Rev 0.5
Date: Friday, November 05, 2010				Sheet	43 of 61









+3VALW TO +3VALW_PCH(PCH AUX Power)



+5VALW TO +5VALW_PCH(PCH AUX Power)



Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JE50-HR/SJV50-HR M/B Schematics
Date: Friday, November 05, 2010				Sheet 44 of 61











SPEC Max: +3V---200mA; +1.05V---800mA
Idle mode: 0.489W
+3V---43mA; +1.05V---328mA
D3 mode: 0.066W
+3V---5.4mA; +1.05V---45mA

Can be attach to EC, either.

PCI Express/ExpressCard select signal
 1: others
 0: Express Card or Mini card

As short as possible






Pin compare table for support USB remote wakeup or not

	AUXDET(Pin J2)	CSEL(Pin P6)	CLK
Support USB remote wakeup	pull high 10k to VDD33	Tied to GND	Must use 24MHz crystal: mount Y1,R19,C40,C41
Not support USB remote wakeup	Tied to GND	pull high to VDD33	Can use either 48MHz or 24MHz When use 48MHz clock: mount R22,R25

UPD720200AF1-DAP-A_FBG176-USB30@

Security Classification	Compal Secret Data	
Issued Date	2010/11/1	Deciphered Date
		2011/11/1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		
Title	USB3.0 PD720200	
Doc#	Document Number	
Rev	0.5	
Date	Friday, November 05, 2010	
Sheet	46 of 61	




Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Compal Electronics, Inc
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FPC DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JE50-HR/SJV50-HR M/B Schematic Rev 0.5 Date: Friday, November 05, 2010 11:58 AM Sheet 47 of 61

Iada=0~4.74A (90W/19V=4.736A)

ADP_I = 19.9*Iadapter*Rsense

CP = 85%*Iada ; CP = 4.07A

PC181 and PC182 reserve for EMI Isen solution




CP mode
 $I_{input} = (1/0.02) (0.05 * V_{ac1m} / 2.39 + 0.05)$
 where $V_{ac1m} = 1.502V$, $I_{input} = 4.07A$

BATT Type	Charging Voltage (0x15)	CV mode	CC=0.6~4.48A
Normal 3S LI-ON Cells	12600mV	12.60V	$I_{REF} = 0.7224 * I_{charge}$ $I_{REF} = 0.43V \sim 3.24V$


Ki
 $V_{chlim} = I_{ref} * (PR374 / (PR372 + PR374))$
 $= I_{ref} * (100K / (80.6K + 100K))$
 $= I_{ref} * 0.5537$
 $I_{charge} = (165mV / PR369) * (V_{chlim} / 3.3V)$
 $= (165m / 20m) * (1 / 3.3V) * I_{ref} * 0.5537$
 $= 1.3842 * I_{ref}$
 $I_{ref} = 0.7224 * I_{charge} \Rightarrow Ki = 0.7224$

Kv
 $R_{internal} = 514K$ $R_{ec} = 3K$ $R_1 = PR379 = 15.4K$ $R_2 = PR381 = 31.6K$
 $R = 514K // 31.6K // (15.4K + 3K) = 11.372K$
 $r = 514K // 514K // 31.6K = 28.14K$
 $V_{cell} = 0.175 * V_{adj} + 3.99V$
 $4.2V = 0.175 * V_{adj} + 3.99V \Rightarrow V_{adj} = 1.2V$
 $V_{adj} = V_{ref} * (R / (R + 514K)) + CALIBRATE * (r / (r + 514K))$
 $1.1483 = CALIBRATE * 0.6046 \Rightarrow CALIBRATE = 1.899$
 $1.899 = (4.2 - (V_{cell} + A * 0.175)) * Kv = (4.2 - (4.2 + A * 0.175)) * Kv$
 $A = V_{ref} * (R / (R + 514K)) = 0.052$
 $Kv = 9.451$



Security Classification	Compal Secret Data	
Issued Date	2010/11/1	Deciphered Date
		2011/1/1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
PWR-CHARGER	
Title	
Size	Document Number
Custom	JE50-HR/SJV50-HR M/B Schematic
Date	Friday, November 05, 2010
Sheet	48 of 61



Typ: 175mA

VFB=2.0V

VL
Typ: 175mA



TONSEL=VREF (1) SMPS1=300KHZ (+5VALWP)
(2) SMPS2=375KHZ (+3VALWP)

+3.3VALWP
 $I_{peak}=5.78A$; $1.2I_{peak}=6.94A$; $I_{max}=4.05A$
 $f=375KHZ$, $L=4.7UH$
 $R_{dson}=15\sim 18m\ ohm$
 $1/2\Delta I = 1/2 * (19-3) * (3/19) / (375KHZ * 4.7UH) = 0.716A$
 $V_{limit}=10 * 10^{-6} * 110Kohm / 10 = 0.11V$
 $I_{limit}=0.11 / (18m * 1.2) \sim 0.11 / (15m) = 6.34A \sim 9.13A$
 $I_{ocp}=7.06A \sim 9.85AA$ (7.06A > 6.94A -> ok) -DVT-


+5VALWP
 $I_{peak}=7A$; $1.2I_{peak}=8.4A$; $I_{max}=4.9A$
 $f=300KHZ$, $L=4.7UH$, $R_{entrip}=154k\ ohm$
 $R_{dson}=15\sim 18m\ ohm$
 $1/2\Delta I = 1/2 * (19-5) * (5/19) / (300KHZ * 4.7UH) = 1.306A$
 $V_{limit}=10 * 10^{-6} * 154Kohm / 10 = 0.15V$
 $I_{limit}=0.15 / (18m * 1.2) \sim 0.15 / (15m) = 7.13 \sim 10.26A$
 $I_{ocp}=8.44 \sim 11.57A$ (8.44 > 8.4 -> OK)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Date	Friday, November 05 2010
				Sheet	49 of 61


PJP2
SUYIN_200275GR008G13GZR



PH1 under CPU botten side :
CPU thermal protection at 92 degree C
Recovery at 72 degree C



Change 5VALW to 3VALW on DVT



For 65W adapter==>action 70W , Recovery 54W
For 90W adapter==>action 97W , Recovery 75W
For 120W adapter==>action 135W , Recovery 100W

Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JES0-HR/SJV50-HR M/B Schematic Rev 0.5 Date: Friday, November 05, 2010 11:58 AM Sheet 80 of 81

39,40,44,46 SYSON

+5VALW

<Vo=1.5V> VFB=0.75V

V=0.75*(1+10K/10K)=1.5V

Fsw=298KHz

Cout ESR=15m ohm Rdson(max)=5.6 mohm Rdson(typ)=4.5 mohm.

Ipeak=19.53A, Imax=23.44A, Iocp=13.67A

Delta I=((19-1.5)*(1.5/19))/(L*Fsw)=4.63A

=>1/2Delta I=2.315A

choose Rcs=15K

Iocpmax=((15K*11uA)/0.0045)+2.315A=35.65A

Iocpmin=((15K*9uA)/(0.0056*1.3))+2.315A=23.06A

Iocp=23.06A~35.65A

45,54 VGA_ON

+5VALW

<Vo=1.5V> VFB=0.75V

V=0.75*(1+10K/10K)=1.5V

Fsw=298KHz

Cout ESR=15m ohm Rdson(max)=5.6 mohm Rdson(typ)=4.5 mohm.

Ipeak=10.4A, Imax=12.48A, Iocp=7.28A

Delta I=((19-1.5)*(1.5/19))/(L*Fsw)=4.63A



=>1/2Delta I=2.315A

choose Rcs=10K

Iocpmax=((10K*11uA)/0.0045)+2.315A=24.59A


Iocpmin=((10K*9uA)/(0.0056*1.3))+2.315A=15.95A

Iocp=15.95A~24.59A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/1/1	Title	PWR-+1.5VP/+1.5VSDGPU
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	JE50-HRS/JV50-HR M/B Schematic 0.5		
Custom	Date	Friday, November 05, 2010	Sheet	51	of 61



1.8VSP
 $I_{peak}=3.35A$; $1.2I_{peak}=4.02$; $I_{max}=2.345A$
 $V_{out}=0.6 * (1 + (20K/10K)) = 1.8V$



<V_o=0.9V> VFB=0.75V
 $V=0.75 * (1+2K/10K)=0.9V$
 $F_{sw}=298KHz$
 $C_{out} ESR=15m\ \Omega$ $R_{dson(max)}=18\ m\Omega$ $R_{dson(typ)}=15\ m\Omega$.
 $I_{peak}=6A$, $I_{max}=4.2A$, $I_{ocp}=7.2A$
 $\Delta I = ((19-0.9) * (0.9/19)) / (L * F_{sw}) = 1.31A$
 $\Rightarrow 1/2 \Delta I = 0.655A$
 choose $R_{cs}=15K$
 $I_{ocpmax} = ((15K * 11\ \mu A) / 0.015) + 0.655A = 11.48A$
 $I_{ocpmin} = ((15K * 9\ \mu A) / (0.018 * 1.2)) + 0.655A = 7.27A$
 $I_{ocp} = 7.27A \sim 11.48A$

VID[0]	VID[1]	VCCSA Vout	Require on 2011/ 2012	Required
0	0	0.9 V	Yes/Yes	Yes/Yes
0	1	0.8 V	Yes/Yes	Yes/Yes
1	1	0.75V	No/Yes	No/Yes
1	1	0.65V	No/Yes	No/Yes


Note: Use VCCSA_SEL to switch High & Low Level for VID[1]
 (i.e. VCCSA_SEL) due to the VID[0] is don't care for this setting.



<Vo=1.05V> VFB=0.75V
 $V=0.75 * (1 + 4.02K/10K) = 1.052V$
 $Fsw=298KHz$

$C_{out} ESR=15m\ \Omega$ $R_{dson(max)}=5.6\ m\Omega$ $R_{dson(typ)}=4.5\ m\Omega$.
 $I_{peak}=12.866A$, $I_{max}=9A$, $I_{ocp}=15.439A$
 $\Delta I = ((19-1.05) * (1.05/19)) / (L * Fsw) = 3.33A$
 $\Rightarrow 1/2 \Delta I = 1.665A$
 choose $R_{cs}=15K$
 $I_{ocpmax} = ((15K * 11\mu A) / 0.0045) + 1.665A = 37.62A$
 $I_{ocpmin} = ((15K * 9\mu A) / (0.0056 * 1.3)) + 1.665A = 23.02A$
 $I_{ocp} = 23.02A \sim 37.62A$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1.05VS VCCPP/+0.75VSP	
Size	Custom	Document Number	JE50-HR/SJV50-HR M/B Schematic		Rev
Date:	Friday, November 05 2010	Sheet	53	of	61



Switch freq. (RF pin setting)
 47K ==>450KHz
 100K ==>390KHz
 200K ==>350KHz
 470K ==>300KHz

(Currently setting)

TPCA8057-H Rds=2.6m/3.2m ohm

Vtrip range ==> 0.2V ~ 3V
 VFB=0.7V
 $V=0.7 * (1+Rtop/Rbottom)$
 $Fsw=350KHz$
 Cout ESR=12m ohm Rdson(max)=3.2 mohm Rdson(typ)=2.6 mohm.
 $I_{peak}=41.02A, I_{max}=28.714A, I_{ocp}=43A$
 $\Delta I = ((19-0.9) * (0.9/19)) / (L * Fsw) = 6.8A$
 $\Rightarrow 1/2 \Delta I = 3.4A$
 choose Rcs=75K
 $I_{ocpmax} = (75K * 11uA) / (0.0013) + 3.4A = 75.52A$
 $I_{ocpmin} = (75K * 9uA) / (0.0016 * 1.35) + 3.4A = 48.42A$
 $I_{ocp} = 48.42A \sim 75.52A$



	GPU_VID2	GPU_VID1	GPU_VID0	NVIDIA/N12P-GS	NVIDIA/N12P-GV1
P8/P12	X	1	1	0.825V(0.827V)	0.825V(0.827V)
P0(Hot)	X	1	0	0.975V(0.982V)	0.90V(0.907V)
P0(Cold)	X	0	1	1.0V(1.024V)	0.925V(0.930V)
	X	0	0	----	----

Security Classification	Compal Secret Data		AP	Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	P5WE0
				Date	Friday, November 05, 2010
				Sheet	54 of 81
				Rev	0.5


Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Add snubber R=4.7 ohm and C 680 pF	EMI solution	0.2	---	Add SD001470B80 for PR35,PR58,PR60,PR87,PR111,PR133,PR202,PR216,PR234 Add SE074681K80 for PC27,PC44,PC45,PC63,PC85,PC100,PC140,PC154,PC169	2010/10/20	DVT_P5WE0
2	Change boost R from 0 to 2.2 ohm	EMI solution	0.2	---	Change R to SD013220B80 for PR37,PR56,PR57,PR85,PR109,PR132,PR186,PR214,PR233	2010/10/20	DVT_P5WE0
3	Change PL11 and PL12 from SH00000F800 to SH00000M700	Cost saving	0.2	52	Change PL11 and PL12 from SH00000F800 to SH00000M700	2010/10/20	DVT_P5WE0
4	Change PL18,PL19,PL20,PL21 from SH000005680 to SH00000HK00	Change DCR tolerance to 5%	0.2	55	Change PL18,PL19,PL20,PL21 from SH000005680 to SH00000HK00	2010/10/20	DVT_P5WE0
5	CPU CORE transient compensation	CPU CORE transient compensation	0.2	55	Add PR248, PC160, PC180	2010/10/20	DVT_P5WE0
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)
Size	Document Number	Rev	JE50-HR/SJV50-HR M/B Schematic	
Custom		15		
Date:	Friday, November 05, 2010	Sheet	56	of 61



Security Classification	Compal Secret Data		Compal Electronics, Inc	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JES0-HR/SJV50-HR M/B Schematics Date: Friday, November 05, 2010 11:58 AM



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	Power sequence
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JE50-HR/SJV50-HR M/B Schematics
				Rev	0.5
				Date	Friday, November 05, 2010
				Sheet	88 of 81

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P.18	PCH_GPIO71	09/01	SW	For identify VRAM 900 or 800 MHz		0.2
2	P.31	DPST buffer	09/03	HW	Change U1 from NOT gate to Buffer		0.2
3	P.39	EC_MUTE# pull high	09/03	HW	Change EC_MUTE# Pull high from +3VALW to +3VS		0.2
4	P.40	TP Conn. Reverse	09/03	HW	TP Mudule change,so reverse TP pin		0.2
5	P.13	R624 pop @	09/03	HW	Already pull high R655~		0.2
6	P.45	Change Cap from 0.1u to 0.01u	09/03	HW	C696,C368,C717,C718,C695,C366,C697,C401,C370,C369,C715 change to 0.01U Follow Vendor Suggest ..		0.2
7	P.35	Change 0 Ohm to 47 Ohm	09/04	Broadcom	R199,R207,R211,R215,R168,R171,R179,R182,R195,R216,R192 change to 47 Ohm Follow Vendor Suggest ..		0.2
8	P.5		09/17	HW	CPU XDP socket take off		0.2
9	P.40		09/17	HW	TP pin reverse		0.2
10	P.13		09/17	HW	R624 change to 4.7K		0.2
11	P.45		09/17	HW	OCI2B(R313) place @ for BOM		0.2
12	P.33		09/17	HW	HDMI output from PCH (by UMA)		0.2
13	P.35		09/17	HW	switch the LAN MIDI0 and MIDI2 pin		0.2
14	P.17,35,37,38,39,45		09/17	HW	Change IO port PLT_RST# to PLT_RST_BUF#		0.2
15	P.18		09/17	HW	OPTIMUS_EN# pull high, pull low resistor value both change to 10K		0.2
16	P.24		09/20	HW	modify the VRAM strap pin ROM_SI pull low resistor for implement VRAM 900MHz		0.3
17	P.33		09/23	HW	Add R784 and R785 for DDC pull high...		0.3
18	P.44		09/23	HW	Add C818 and C819 for coupling noise from other spare trace...		0.3
19	P.45		09/23	HW	Add R786,R787,R788 and R789 pull down from vendor's suggestion..		0.3
20	P.37		09/23	HW	Add C820,R790 and Q58 for 3G/B and change source voltage from +3VS to +3VALW..		0.3
21	P.45		09/23	HW	Add C821,C822,C823,C824 for +1.5V... and move the PJ26 & PJ27 between 1.5V to 1.5VSDGPUH		0.3
22	P.46		09/24	HW	Change JUSB5 to USB2.0 Conn. Add D34 as ESD Diode for USB3.0		0.3

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title EE P.I.R (I)	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number JE50-HR/SJV50-HR M/B Schematics	Rev 0.5
<small>DATE: Friday, November 05, 2010 11:58 AM</small>				Sheet 88 of 81	

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
23	P.41		09/24	HW	Add R791 pull down 22k Ohm to ground Vendor's request...		0.3
24	P.22		09/24	HW	Add D31 to connect to ACIN Vendor's request...		0.3
25	P.36		09/29	HW	Add JP1,JP2 and JP3 for 电源下脚 ESD protection		0.3
26	P.36		09/29	ME	Update the JREAD1 symbol		0.3
27	P.13		09/29	HW	Add R792 follow DG1.5		0.3
28	P.33		09/29	HW	Change HDMI termination R to 680 Ohm		0.3
29	P.44		09/29	HW	Add C825 fro +1.05VSDGPU		0.3
30	P.17,38,45		09/30	HW	Change the M/B to USB port to port 1 Sub/B to port 0 and port 2		0.3
31	P.5		10/04	HW	Add test point for TCK,TMS, TRST#,TDO,TDI		0.3
32	P.17,18		10/04	HW	WWAN_OFF# from GPIO51 to GPIO37 WL_OFF# from GPIO55 to GPIO49		0.3
33	P.17,45		10/04	HW	M/B USB port from port 2 change to port1		0.3
34	P.26		10/04	HW	C1 and C604 chaneg to 470uF		0.3
35	P.36		10/04	HW	Add C827 as DGND and RJ45_GND bridge		0.3
36	P.36		10/04	HW	Change R490,R491,R492 and R493 to 0603 package		0.3
37	P.35		10/04	HW	Chaneg R214 to 0603 package		0.3
38	P.35		10/04	HW	Chaneg R192,R195,R199,R207,R211, R215,R168,R171,R179,R182 to 0 Ohm		0.3
39	P.40		10/04	HW	follow broadcom suggestion,add R496		0.3
40	P.40		10/04	HW	Add keyboard cap for EMI		0.3
41	P.44		10/04	HW	Add C826 for +1.5VSDGPU		0.3
42	P.37		10/05	HW	Add RTS5138 circuit		0.4
43	P.13		10/12	HW	Add D35 ,R799 and C838 for changing the RTC to samll size... and can be charged!!		0.4
44	P.14		10/12	HW	Add CLK_SD_48M for Card Reader 5138		0.4
45	P.24		10/12	HW	Pop R129 follow NV suggestion		0.4
46	P.25		10/12	HW	Pop R82 and De-pop R92 follow NV suggestion		0.4
47	P.25		10/12	HW	Add R800 and R801 10K Ohm pull down follow NV suggestion		0.4
48	P.24		10/12	HW	Change R775,R777,R778 and R779 to GV@		0.4

Security Classification	Compal Secret Data		Compal Electronics, Inc	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title
				EE P.I.R (2)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JE50-HR/SJV50-HR M/B Schematics Rev 0.5 Date: Friday, November 05, 2010 1 Sheet of 61

www.s-manuals.com