

PCA70/61

Sugar Bay

LA-7521P REV 0.2 Schematic
LA-7522P REV 0.1

Intel Processor(Sandy Bridge) / PCH(Cougar Point)
Tuesday, April 12, 2011 Rev 0.2

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Cover Page		
				Size	Document Number	Rev
	Custom	PCA70 LA-7521P M/B	0.1	Date:	Tuesday, April 12, 2011	Sheet 1 of 64

Voltage Rails

Power Plane	Description	S0	S3	S5
VIN	Adapter power supply (19V)	NA	NA	NA
B+	AC power rail for power circuit.	NA	NA	NA
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+GFX_CORE	Graphics voltage for CPU	ON	OFF	OFF
+VCCSA	System Agent core voltage for CPU	ON	OFF	OFF
+1.05VS_VCCIO	1.05V power rail for CPU	ON	OFF	OFF
+1.05VS_VPCH	1.05V power rail for PCH	ON	OFF	OFF
+0.75VS	0.75V power rail for DDR terminator	ON	OFF	OFF
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail once AC plug in	ON	ON	ON
+3V_LAN	3.3V power rail for LAN	ON	ON	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+3V_SCA	3.3V switched power rail for scaler	ON	NA	NA
+1.2V_SCA	1.2V switched power rail for scaler	ON	NA	NA
+1.2V_USB	1.2V power rail for USB3.0	ON	OFF	OFF
+5VALW	5V always on power rail once AC plug in	ON	ON	ON
+5VS	5V switched power rail	ON	OFF	OFF
+LCDVDD	5V switched power rail for panel	ON	NA	NA
+RTCVCC	RTC power	ON	ON	ON
+3VGS	3.3V power rail for GPU	ON	OFF	OFF
+VGA_CORE	Graphics power rail for GPU	ON	OFF	OFF
+1.05VGS	1.05V switched power rail for GPU	ON	OFF	OFF
+1.5VGS	1.5V power rail for GPU and VRAM	ON	OFF	OFF
+12VALW	12V always on power rail once AC plug in	ON	NA	NA
+12VS	5V switched power rail	ON	OFF	OFF

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

USB Port Table

USB 2.0	USB 1.1	Port	Device
EHCI1	UHCI0	0	Co-lay w/USB30 PORT0
		1	Co-lay w/USB30 PORT1
		2	Touch Screen
	UHCI1	3	Web Camera
		4	eSATA+USB Conn
		5	USB Conn 6
EHCI2	UHCI2	6	Disabled on H61
		7	Disabled on H61
		8	USB Conn 4
UHCI4	UHCI4	9	USB Conn 3
		10	Mini Card(TV Tuner)
	UHCI5	11	Blue Tooth
		12	Disabled on H61
		13	Disabled on H61

BOM Structure Table

BTO Item	BOM Structure
ME components	CONN@
VGA-N12P-GS	GS@
VGA-N12P-GV	GV@
UMA Only	UMA@
DISCRETE ONLY	DIS@
USB30	USB30@
No USB30 SKU	USB20@
D-sub IN	VGAIN@
HDMI IN	HDMIIN@
HDMI OUT	HDMIO@
HDMI OUT from DIS	HDMIOD@
HDMI OUT from UMA	HDMIOUT@
VGA w/o Senergy	DISO@
BCAS	TV@
VRAM select	X76@
VRAM 1G Hynix X7630488L01	X76_HY1G@
VRAM 1G Samsung X7630488L02	X76_SAM1G@
SKU IO Select	GPIO69_H@
	GPIO69_L@
	GPIO70_H@
	GPIO70_L@
	GPIO71_H@
Unpop	@
LA-7521P 6 Layer PCB	6LOCB@
LA-7522P 8 Layer PCB	8LPCB@

SATA Port Table

Port	Device
6G	0 HDD
	1 ODD
3G	2 Disabled on H61
	3 Disabled on H61
	4 eSATA+USB Conn
	5 NC

PCIe Port Table

Port	Device
1	NC
2	USB30
3	WLAN
4	TV
5	Card reader
6	LAN
7	Disabled on H61
8	Disabled on H61

BOARD ID Table

Board ID	PCB Revision
* 0	0.1
1	0.2
2	
3	
4	

PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR(JDDR2)		1010 000X b
+3VS	DDR(JDDR1)		1010 010X b

EC SM Bus2 Address

Power	Device	HEX	Address
	Scaler		0000_0101b

PCH SML1 Bus Address

Power	Device	HEX	Address
	VGA Ext. thermal sensor		1001_1010b
	VGA Int. thermal sensor (defaulta)		1001_1110b








Board ID	Rb	V _{min}	V _{typ}	V _{max}	EC AD3
0	0	0 V	0 V	0.155 V	0x00 - 0x0C
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V	0x0D - 0x1C
2	18K +/- 5%	0.375 V	0.503 V	0.621 V	0x1D - 0x30
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31 - 0x49
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A - 0x69
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A - 0x8E
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F - 0xBB
7	NC	2.433 V	3.300 V	3.300 V	0xBC - 0xFF

SKU ID(Project) Table


Project ID2	Project ID1	Project ID0	Project	SKU	
(GPIO69)	(GPIO70)	(GPIO71)			
0	0	0		UMA USB30 w/o HDMI 4319D588L03	UMA@ USB30@ 8LPCB@ GPIO69_L@ GPIO70_L@ GPIO71_L@
0	0	1	PCA70	DIS-Hynix USB30 w/ HDMI 4319D588L04	GS@ DIS@ USB30@ VGAIN@ HDMIO@ HDMIOD@ DISO@ HDMII@ 8LPCB@ X76_HY1G@ GPIO69_L@ GPIO70_L@ GPIO71_H@
0	1	0		UMA USB30 w/ HDMI 4319D588L05	UMA@ USB30@ VGAIN@ HDMIO@ HDMIOD@ DEBUG@ HDMII@ 8LPCB@ GPIO69_L@ GPIO70_H@ GPIO71_L@
0	1	1	PCA61	DIS-Hynix USB30 w/ HDMI 4319D588L11	SV@ DIS@ USB30@ VGAIN@ HDMIO@ HDMIOD@ DISO@ HDMII@ 6LOCB@ GPIO69_L@ GPIO70_H@ GPIO71_H@
1	0	0		UMA USB20 w/ HDMI 4319D588L12	UMA@ USB20@ VGAIN@ HDMIO@ HDMIOD@ DEBUG@ HDMII@ 6LOCB@ GPIO69_H@ GPIO70_L@ GPIO71_L@
1	0	1		X	
1	1	0		X	
1	1	1		X	

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+VS
Full ON		HIGH	HIGH	HIGH	ON	ON
S1 (Power On Suspend)		HIGH	HIGH	HIGH	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF
S5 (Soft OFF)		LOW	LOW	LOW	OFF	OFF

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 0.1
				PCA70 LA-7521P M/B		
Date: Tuesday, April 12, 2011				Sheet	4	of 64



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sandy Bridge_JTAG/XDP/FAN Size Custom Document Number PCA70 LA-7521P M/B Rev 0.1
Date:	Tuesday, April 12, 2011	Sheet	5 of 64	




PEG_ICOMPI and RCOMPO signals should be shorted and routed with
 - max length = 500 mils
 - typical impedance = 43 m ohm (4 mils/15mils)
 PEG_ICOMPO signals should be routed with
 - max length = 500 mils
 - typical impedance = 14.5 m ohm (12 mils/15mils)


SHORT B4 & C4 TOGETHER, ROUTE AS A SINGLETRACE TO R?
 ROUTE B5 TO R? AS A SEPERATE TRACE

Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIE Gen3 (8GT/s)


Security Classification	Compal Secret Data		2011/11/01		Title		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date			Sandy Bridge_DMI/PEG/FDI		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					PCA70 LA-7521P M/B		Rev 0.1	
					Date: Tuesday, April 12, 2011		Sheet 6 of 64	



DDR SYSTEM MEMORY A



DDR SYSTEM MEMORY B



- JCPU1F
- A12 VCC1
- A13 VCC2
- A14 VCC3
- A15 VCC4
- A16 VCC5
- A18 VCC6
- A24 VCC7
- A25 VCC8
- A27 VCC9
- A28 VCC10
- B15 VCC11
- B16 VCC12
- B18 VCC13
- B24 VCC14
- B25 VCC15
- B27 VCC16
- B28 VCC17
- B30 VCC18
- B31 VCC19
- B33 VCC20
- B34 VCC21
- C15 VCC22
- C16 VCC23
- C18 VCC24
- C19 VCC25
- C21 VCC26
- C22 VCC27
- C24 VCC28
- C25 VCC29
- C27 VCC30
- C28 VCC31
- C30 VCC32
- C31 VCC33
- C33 VCC34
- C34 VCC35
- C36 VCC36
- D13 VCC37
- D14 VCC38
- D15 VCC39
- D16 VCC40
- D18 VCC41
- D19 VCC42
- D21 VCC43
- D22 VCC44
- D24 VCC45
- D25 VCC46
- D27 VCC47
- D28 VCC48
- D30 VCC49
- D31 VCC50
- D33 VCC51
- D34 VCC52
- D35 VCC53
- D36 VCC54
- E15 VCC55
- E16 VCC56
- E18 VCC57
- E19 VCC58
- E21 VCC59
- E22 VCC60
- E24 VCC61
- E25 VCC62
- E27 VCC63
- E28 VCC64
- E30 VCC65
- E31 VCC66
- E33 VCC67
- E34 VCC68
- E35 VCC69
- F15 VCC70
- F16 VCC71
- F18 VCC72
- F19 VCC73
- F21 VCC74
- F22 VCC75
- F24 VCC76
- F25 VCC77
- F27 VCC78
- F28 VCC79
- F30 VCC80
- F31 VCC81
- F32 VCC82
- F33 VCC83
- F34 VCC84
- G15 VCC85
- G16 VCC86
- G18 VCC87
- G19 VCC88
- G21 VCC89
- G22 VCC90
- G24 VCC91
- G25 VCC92
- G27 VCC93
- G28 VCC94
- G31 VCC95
- G32 VCC96
- G33 VCC97
- H13 VCC98
- H14 VCC99
- H15 VCC100
- H16 VCC101
- H18 VCC102
- H19 VCC103
- H21 VCC104
- H22 VCC105
- H24 VCC106
- H25 VCC107
- H27 VCC108
- H28 VCC109
- H30 VCC110
- H31 VCC111
- H32 VCC112
- H33 VCC113
- J12 VCC114
- J16 VCC115
- J18 VCC116
- J19 VCC117
- J21 VCC118
- J22 VCC119
- J23 VCC120

POWER
76A (Quad Core 65W)
8.5A


PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES

VSS_SENSE_VCCIO



TOP Socket Cavity

+1.05VS_VCCIO

+1.05VS_VCCP Decoupling:
3X 560U (6m ohm), 9X 22U


+CPU_CORE Decoupling:
5X 560U (4m ohm), 2X330U, 18X 22U

TOP Socket Edge

Bottom Socket Edge


14 pcs in TOP and 4pcs in BOT Socket Cavity

Pull high resistor close to CPU
SVID signal 50 ohm impedance
spacing >12mil length 3-6"




Security Classification	Compal Secret Data			Title		
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Sandy Bridge_POWER-1		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	PCA70 LA-7521P M/B	0.1
				Date:	Tuesday, April 12, 2011	Sheet 8 of 64


+GFX_CORE Decoupling:
2X 470U (4m ohm), 12X 22U



VCCPLL Decoupling:
1X 220U, 2X 10U



POWER



GRAPHICS


DDR3 - 1.5V RAILS

SA RAIL

MISC


VCCAXG_SENSE [58]
VSSAXG_SENSE [58]

+V_SM_VREF should have 20 mil trace width




+1.5V Decoupling:
3X 330U , 9X 22U

+VCCSA Decoupling:
1X 560U, 2X 10U




VCCSA_VID1	+VCCSA
0	0.925 V (Default)
1	0.85 V

R66, R67 should place close to DIMM for minimum stubs trace




CHA SO-DIMM 0(A0)

- [7] DDR_A_DQS[0..7]
- [7] DDR_A_DQS#[0..7]
- [7] DDR_A_D[0..63]
- [7] DDR_A_MA[0..15]






Layout Note:
Place near JDDR1.203 and 204



Layout Note:
Place near JDDR1

Layout Note: Place these 4 Caps near Command and Control signals of JDDR1





Security Classification	Compal Secret Data	
Issued Date	2010/10/1	Deciphered Date
		2011/11/01


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT BE RELEASED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
DDRIII-SODIMMA			
Size	Document Number		Rev
Custom	PCA70 LA-7521P M/B		0.1
Date:	Tuesday, April 12, 2011	Sheet	11 of 64

- [7] DDR_B_DQS#[0..7]
- [7] DDR_B_DQS[0..7]
- [7] DDR_B_D[0..63]
- [7] DDR_B_MA[0..15]





Layout Note:
Place near JDDR12.203 and 204












Layout Note:
Place near JDDR12

Layout Note: Place these 4 Caps near Command and Control signals of JDDR12






Security Classification	Compal Secret Data	
Issued Date	2010/10/1	Deciphered Date
		2011/11/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.			
Title DDRIII-SODIMM B			
Size	Document Number		Rev
Custom	PCA70 LA-7521P M/B		0.1
Date:	Tuesday, April 12, 2011	Sheet	12 of 64




SATA port2 and port3 are disabled on H61

Place R128 and R130 within 500 mils of the PCH. Avoid routing next to clock pins.



Security Classification	Compal Secret Data		Title		
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Compal Electronics, Inc.	
				PCH_HDA/JTAG/SATA/SPI/LPC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	PCA70 LA-7521P MB
				Date:	Tuesday, April 12, 2011
				Sheet	13 of 64
				Rev	0.1



PCI-E port7 and port8 are disabled on H61

Control Link only for support Intel IAMT.










not using eDP level NC

From Clock Gen.

Close to PCH side


For EMI

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	PCH PCI-E/SMBUS/CLK		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Size	Document Number	Rev		Date		
Custom	PCA70 LA-7521P M/B	0.1		Tuesday, April 12, 2011		
				Sheet	14	of 64



Security Classification		Compal Secret Data		Title	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	PCH_DMI/FDI/PM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	PCA70 LA-7521P M/B
				Date:	Tuesday, April 12, 2011
				Sheet	15 of 64
				Rev	0.1

NOTE:PCH adds support for panel power sequencing required for embedded DisplayPort support. L_VDDEN, L_BKLTEN and L_BKLTCTL pins are added on the PCH for panel power sequencing. It is important to note that a layer board design may be required to access these pins on the PCH package in a fully featured platform design.





For debug only

Table 5-60. PCH Digital Port Pin Mapping

Port Description	DisplayPort* Signals	HDMI* Signals	SDVO Signals	PCH Display Port Pin details
Port B	DPB_LANE3	TMDSB_CLK	SDVOB_CLK	DDPB_[3]P
	DPB_LANE3#	TMDSB_CLKB	SDVOB_CLK#	DDPB_[3]N
	DPB_LANE2	TMDSB_DATA0	SDVOB_BLUE	DDPB_[2]P
	DPB_LANE2#	TMDSB_DATA0B	SDVOB_BLUE#	DDPB_[2]N
	DPB_LANE1	TMDSB_DATA1	SDVOB_GREEN	DDPB_[1]P
	DPB_LANE1#	TMDSB_DATA1B	SDVOB_GREEN#	DDPB_[1]N
	DPB_LANE0	TMDSB_DATA2	SDVOB_RED	DDPB_[0]P
	DPB_LANE0#	TMDSB_DATA2B	SDVOB_RED#	DDPB_[0]N
	DPB_HPD	TMDSB_HPD		DDPB_HPD
	DPB_AUX			DDPB_AUXP
	DPB_AUXB			DDPB_AUXN
	Port C	DPC_LANE3	TMDSB_CLK	SDVOB_CLK
DPC_LANE3#		TMDSB_CLKB	SDVOB_CLK#	DDPC_[3]N
DPC_LANE2		TMDSB_DATA0	SDVOB_BLUE	DDPC_[2]P
DPC_LANE2#		TMDSB_DATA0B	SDVOB_BLUE#	DDPC_[2]N
DPC_LANE1		TMDSB_DATA1	SDVOB_GREEN	DDPC_[1]P
DPC_LANE1#		TMDSB_DATA1B	SDVOB_GREEN#	DDPC_[1]N
DPC_LANE0		TMDSB_DATA2	SDVOB_RED	DDPC_[0]P
DPC_LANE0#		TMDSB_DATA2B	SDVOB_RED#	DDPC_[0]N
DPC_HPD		TMDSB_HPD		DDPC_HPD
DPC_AUX				DDPC_AUXP
DPC_AUXC				DDPC_AUXN
Port D		DPD_LANE3	TMDSB_CLK	SDVOB_CLK
	DPD_LANE3#	TMDSB_CLKB	SDVOB_CLK#	DDPD_[3]N
	DPD_LANE2	TMDSB_DATA0	SDVOB_BLUE	DDPD_[2]P
	DPD_LANE2#	TMDSB_DATA0B	SDVOB_BLUE#	DDPD_[2]N
	DPD_LANE1	TMDSB_DATA1	SDVOB_GREEN	DDPD_[1]P
	DPD_LANE1#	TMDSB_DATA1B	SDVOB_GREEN#	DDPD_[1]N
	DPD_LANE0	TMDSB_DATA2	SDVOB_RED	DDPD_[0]P
	DPD_LANE0#	TMDSB_DATA2B	SDVOB_RED#	DDPD_[0]N
	DPD_HPD	TMDSB_HPD		DDPD_HPD
	DPD_AUX			DDPD_AUXP
	DPD_AUXD			DDPD_AUXN




Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.
Issued Date	2010/10/1	Deciphered Date	2011/11/01	PCH_CRT/LVDS/HDMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PCA70 LA-7521P M/B
Date:	Tuesday, April 12, 2011	Sheet	16	of	64



Intel confirm GPIO19 is correct.

Boot BIOS Strap

PCH_GNT1#	GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI *



Reserve for USB30 PORT0 @ CONN2

Reserve for USB30 PORT1 @ CONN1

Touch

Int. Camera

eSATA+USB

USB PORT5 CONN6

USB port6 and port7 are disabled on H61

USB PORT8 CONN4


USB PORT9 CONN3


TV Tuner #1

Reserve


USB port12 and port13 are disabled on H61

Layout Note: USB_BIAS WITH LENGTH NO MORE THAN 500 MILS TO RESISTOR.






GPIO8
 Integrated Clock Chip Enable (Removed)
 H: Disable
 L: Enable





Integrated clock enable functionality is achieved by soft-strap
 The current default is clock enable






In Deep Sleep Power Well. Unmuxed.
 Defaults to GPI.
 Not used Weak pull-up 10k to VccDSW3_3
 -->Check list1.5 P402.
 PD to GND for Huron River!!






GPIO28
 On-Die PLL Voltage Regulator
 H: Enable
 L: Disable




SATA2GP/GPIO36 & SATA3GP/GPIO37 Sampled at rising edge of PWROK. Weak internal pull-down. (weak internal pull-down is disabled after PLTRST# de-asserts)
 NOTE: This signal should NOT be pulled high when strap is sampled



Project ID	GPIO69	GPIO70	GPIO71
SKU1	0	0	0
SKU2	0	0	1
SKU3	0	1	0
SKU4	0	1	1
X	1	0	0
X	0	0	1
X	0	1	0
X	0	1	1
X	1	0	0
X	1	0	1
X	1	1	0
X	1	1	1




Security Classification	Compal Secret Data		Title	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Compal Electronics, Inc.			PCH_CPU/GPIO	
Size	Document Number	Rev		
Custom	PCA70 LA-7521P M/B	0.1		
Date:	Tuesday, April 12, 2011	Sheet	18	of 64



PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	1mA
V5REF	5	1mA
V5REF_SUS	5	1mA
VCC3_3	3.3	409mA
VCCADAC	3.3	68mA
VCCADPLLA	1.05	100mA
VCCADPLLB	1.05	100mA
VCCCORE	1.05	1600mA
VCCDMI	1.05	57mA
VCCIO	1.05	4070mA
VCCASW	1.05	1610mA
VCCSPI	3.3	20mA
VCCDSW	3.3	3mA
VCCDFTERM	1.8	200mA
VCCRTC	3.3	6 uA
VCCSUS3_3	3.3	97mA
VCCSUSHDA	3.3 / 1.5	10mA
VCCVRM	1.5	159mA
VCCCLKMI	1.05	20mA
VCCSSC	1.05	105mA
VCCDIFFCLKN	1.05	55mA



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	PCH POWER-1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PCA70 LA-7521P M/B
				Date: Tuesday, April 12, 2011	Sheet 19 of 64

POWER




Title			Compal Electronics, Inc.	
			PCH_POWER-2	
Size	Document Number		Rev	
Custom	PCA70 LA-7521P M/B		0.1	
Date:	Tuesday, April 12, 2011	Sheet	20	of 64

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification		Compal Secret Data		Title	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	PCA70 LA-7521P M/B
				Rev	0.1
Date: Tuesday, April 12, 2011				Sheet	21 of 64




Pin	Signal	Function
AP17	PCIE_CTX_C_GRX_P0	PEX_RX0
AN12	PCIE_CTX_C_GRX_N0	PEX_RX0_N
AP19	PCIE_CTX_C_GRX_P1	PEX_RX1
AR19	PCIE_CTX_C_GRX_P2	PEX_RX2
AR20	PCIE_CTX_C_GRX_P3	PEX_RX2_N
AN20	PCIE_CTX_C_GRX_N3	PEX_RX3
AN22	PCIE_CTX_C_GRX_P4	PEX_RX3_N
AP22	PCIE_CTX_C_GRX_P5	PEX_RX4
AR23	PCIE_CTX_C_GRX_N5	PEX_RX5
AP23	PCIE_CTX_C_GRX_P6	PEX_RX6
AN23	PCIE_CTX_C_GRX_N6	PEX_RX6_N
AR25	PCIE_CTX_C_GRX_P7	PEX_RX7
AP25	PCIE_CTX_C_GRX_N7	PEX_RX7_N
AR26	PCIE_CTX_C_GRX_P8	PEX_RX8
AP26	PCIE_CTX_C_GRX_N8	PEX_RX8_N
AN26	PCIE_CTX_C_GRX_P9	PEX_RX9
AN28	PCIE_CTX_C_GRX_N9	PEX_RX9_N
AR28	PCIE_CTX_C_GRX_P10	PEX_RX10
AR29	PCIE_CTX_C_GRX_N10	PEX_RX10_N
AN29	PCIE_CTX_C_GRX_P11	PEX_RX11
AP29	PCIE_CTX_C_GRX_N11	PEX_RX11_N
AN29	PCIE_CTX_C_GRX_P12	PEX_RX12
AN31	PCIE_CTX_C_GRX_N12	PEX_RX12_N
AP31	PCIE_CTX_C_GRX_P13	PEX_RX13
AR31	PCIE_CTX_C_GRX_N13	PEX_RX13_N
AR32	PCIE_CTX_C_GRX_P14	PEX_RX14
AR34	PCIE_CTX_C_GRX_N14	PEX_RX14_N
AP34	PCIE_CTX_C_GRX_P15	PEX_RX15
AP34	PCIE_CTX_C_GRX_N15	PEX_RX15_N

Pin	Signal	Function
AL17	PCIE GTX CRX P0	PEX_TX0
AM17	PCIE GTX CRX N0	PEX_TX0_N
AM19	PCIE GTX CRX P1	PEX_TX1
AL19	PCIE GTX CRX N1	PEX_TX1_N
AK19	PCIE GTX CRX P2	PEX_TX2
AL19	PCIE GTX CRX N2	PEX_TX2_N
AM20	PCIE GTX CRX P3	PEX_TX3
AM20	PCIE GTX CRX N3	PEX_TX3_N
AM21	PCIE GTX CRX P4	PEX_TX4
AM22	PCIE GTX CRX N4	PEX_TX4_N
AK22	PCIE GTX CRX P5	PEX_TX5
AL23	PCIE GTX CRX N5	PEX_TX5_N
AK23	PCIE GTX CRX P6	PEX_TX6
AK24	PCIE GTX CRX N6	PEX_TX6_N
AL25	PCIE GTX CRX P7	PEX_TX7
AK25	PCIE GTX CRX N7	PEX_TX7_N
AL26	PCIE GTX CRX P8	PEX_TX8
AK26	PCIE GTX CRX N8	PEX_TX8_N
AK26	PCIE GTX CRX P9	PEX_TX9
AK26	PCIE GTX CRX N9	PEX_TX9_N
AM27	PCIE GTX CRX P10	PEX_TX10
AM28	PCIE GTX CRX N10	PEX_TX10_N
AL29	PCIE GTX CRX P11	PEX_TX11
AK28	PCIE GTX CRX N11	PEX_TX11_N
AK29	PCIE GTX CRX P12	PEX_TX12
AL29	PCIE GTX CRX N12	PEX_TX12_N
AM30	PCIE GTX CRX P13	PEX_TX13
AM31	PCIE GTX CRX N13	PEX_TX13_N
AK32	PCIE GTX CRX P14	PEX_TX14
AK32	PCIE GTX CRX N14	PEX_TX14_N
AN32	PCIE GTX CRX P15	PEX_TX15
AP32	PCIE GTX CRX N15	PEX_TX15_N


PCI-Express Gen2 x16 Interface




GPIO





PCI EXPRESS DVO



CLK



I2C DACS



GPIO Description

GPIO	I/O	ACTIVE	USAGE
GPIO0	IN	N/A	IPFAB HOTPLUG DETECT
GPIO1	IN	N/A	IPFC HOTPLUG DETECT
GPIO2	OUT	HIGH	PANEL BACKLIGHT PWM
GPIO3	OUT	HIGH	PANEL POWER ENABLE
GPIO4	OUT	HIGH	PANEL BACKLIGHT ENABLE
GPIO5	OUT	HIGH	NVDDO ALTV0
GPIO6	OUT	HIGH	NVDDO ALTV1
GPIO7	OUT	HIGH	FBVDDQ ALTV
GPIO8	IN/OUT	LOW	OVERTEMP ALERT
GPIO9	OUT	LOW	THERMAL ALERT
GPIO10	OUT	HIGH	FB_VREF CONTROL
GPIO11	OUT	HIGH	RESERVED
GPIO12	IN	N/A	AC DETECT
GPIO13	OUT	LOW	LOAD STEP DOWN
GPIO14	OUT	HIGH	LOAD STEP UP
GPIO15	IN	N/A	IPFE HOTPLUG DETECT
GPIO16	IN	N/A	FAN PWM OUT
GPIO17	IN	N/A	FAN TACH IN
GPIO18	IN	N/A	RESERVED
GPIO19	IN	N/A	IPFD HOTPLUG DETECT
GPIO20	IN	N/A	RESERVED
GPIO21	IN	N/A	IPFF HOTPLUG DETECT
GPIO22	IN	N/A	RESERVED
GPIO23	IN	N/A	RESERVED
GPIO24	IN	N/A	RESERVED

Security Classification	Compal Secret Data	
Issued Date	2009/01/01	Deciphered Date
		2010/01/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.





VGA_PCIE/DAC/GPIO

PCA70 LA-7521P M/B

Date: Tuesday, April 12, 2011 Sheet 22 of 64







Display	Interface Support
LinkA	LVDS(Single Link or Dual Link with IFPB)
LinkB	LVDS(Dual Link with IFPA)
LinkC	Display Port/HDMI
LinkD	Display Port/eDP
LinkE	Display Port/DVI(Single Link or Dual Link with IFPP)/HDMI
LinkF	Display Port/DVI(Dual Link with IFPE)

For GB2-128 & GB2b-128 colayout....




Security Classification	Compal Secret Data	
Issued Date	2009/01/01	Deciphered Date
		2010/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
VGA LVDS/HDMI/THERM/eDP	
Title	PCA70 LA-7521P M/B
Size	Document Number
Date:	Tuesday, April 12, 2011
Sheet	23 of 64



Security Classification		Compal Secret Data		Title VGA_VGA CORE	
Issued Date	2009/01/01	Deciphered Date	2010/01/01		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Tuesday, April 12, 2011	
Size		Document Number		Rev	
		PCA70 LA-7521P M/B		0.1	
Date:		Tuesday, April 12, 2011		Sheet 24 of 64	



POWER

Part 5 of 7

J23	FBVDDQ_0	PEX_IOVDDQ_0	AG11
J24	FBVDDQ_1	PEX_IOVDDQ_1	AG12
J29	FBVDDQ_2	PEX_IOVDDQ_2	AG13
AA27	FBVDDQ_3	PEX_IOVDDQ_3	AG15
AA29	FBVDDQ_4	PEX_IOVDDQ_4	AG16
AA31	FBVDDQ_5	PEX_IOVDDQ_5	AG17
AB27	FBVDDQ_6	PEX_IOVDDQ_6	AG18
AB29	FBVDDQ_7	PEX_IOVDDQ_7	AG22
AC27	FBVDDQ_8	PEX_IOVDDQ_8	AG23
AC29	FBVDDQ_9	PEX_IOVDDQ_9	AG24
AE27	FBVDDQ_10	PEX_IOVDDQ_10	AG25
AJ28	FBVDDQ_11	PEX_IOVDDQ_11	AG26
B18	FBVDDQ_12	PEX_IOVDDQ_12	AJ14
E21	FBVDDQ_13	PEX_IOVDDQ_13	AJ15
G17	FBVDDQ_14	PEX_IOVDDQ_14	AJ19
G18	FBVDDQ_15	PEX_IOVDDQ_15	AJ21
G22	FBVDDQ_16	PEX_IOVDDQ_16	AJ22
G8	FBVDDQ_17	PEX_IOVDDQ_17	AJ24
G9	FBVDDQ_18	PEX_IOVDDQ_18	AJ25
H29	FBVDDQ_19	PEX_IOVDDQ_19	AJ27
I14	FBVDDQ_20	PEX_IOVDDQ_20	AK18
I15	FBVDDQ_21	PEX_IOVDDQ_21	AK20
I16	FBVDDQ_22	PEX_IOVDDQ_22	AK23
J17	FBVDDQ_23	PEX_IOVDDQ_23	AK26
J20	FBVDDQ_24	PEX_IOVDDQ_24	AL16
J21	FBVDDQ_25		
J25	FBVDDQ_26		
N27	FBVDDQ_27		
P27	FBVDDQ_28		
R27	FBVDDQ_29		
T27	FBVDDQ_30		
U27	FBVDDQ_31		
U29	FBVDDQ_32		
V27	FBVDDQ_33		
V29	FBVDDQ_34		
V34	FBVDDQ_35		
W27	FBVDDQ_36		
Y27	FBVDDQ_37		

AK9	IFPAB_PLLVDD	220 mA
AJ11	IFPAB_RSET	
AG9	IFPA_IOVDD	220 mA
AG10	IFPB_IOVDD	
AJ9	IFPC_PLLVDD	285 mA
AK7	IFPC_RSET	
AJ8	IFPC_IOVDD	285 mA
AC6	IFPD_PLLVDD	220 mA
AB6	IFPD_RSET	
AK8	IFPD_IOVDD	285 mA
AJ6	IFPEF_PLLVDD	220 mA
AL1	IFPEF_RSET	
AE7	IFPE_IOVDD	285 mA
AD7	IFPF_IOVDD	285 mA

J10	VDD33_0	120 mA
J11	VDD33_1	
J12	VDD33_2	
J13	VDD33_3	
J9	VDD33_4	

P9	MIOA_VDDQ_NC_0	
R9	MIOA_VDDQ_NC_1	
T9	MIOA_VDDQ_NC_2	
U9	MIOA_VDDQ_NC_3	

AA9	MIOB_VDDQ_NC_0	
AB9	MIOB_VDDQ_NC_1	
W9	MIOB_VDDQ_NC_2	
Y9	MIOB_VDDQ_NC_3	

R1633	10K_0402_5%	
R1634	10K_0402_5%	

GS@		
-----	--	--






N12P-GS-A1_BGA_973P		
---------------------	--	--

Security Classification	Compal Secret Data		
Issued Date	2009/01/01	Deciphered Date	2010/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			




Compal Electronics, Inc.			
Title			
VGA_POWER			
Size	Document Number		Rev
	PCA70 LA-7521P M/B		0.1
Date:	Tuesday, April 12, 2011	Sheet	25 of 64

B3	GND_0	GND_97	V18
B6	GND_1	GND_98	V20
B9	GND_2	GND_99	V22
B12	GND_3	GND_100	V24
B15	GND_4	GND_101	V31
B21	GND_5	GND_102	Y11
B24	GND_6	GND_103	Y13
B27	GND_7	GND_104	Y15
B30	GND_8	GND_105	Y17
B33	GND_9	GND_106	Y19
C2	GND_10	GND_107	Y21
C34	GND_11	GND_108	Y23
E6	GND_12	GND_109	Y25
E9	GND_13	GND_110	AA5
E12	GND_14	GND_111	AA11
E15	GND_15	GND_112	AA12
E18	GND_16	GND_113	AA13
E24	GND_17	GND_114	AA14
E27	GND_18	GND_115	AA15
E30	GND_19	GND_116	AA16
F2	GND_20	GND_117	AA17
F31	GND_21	GND_118	AA18
F34	GND_22	GND_119	AA19
F5	GND_23	GND_120	AA20
J2	GND_24	GND_121	AA21
J5	GND_25	GND_122	AA22
J31	GND_26	GND_123	AA23
J34	GND_27	GND_124	AA24
K9	GND_28	GND_125	AA25
L9	GND_29	GND_126	AA34
M2	GND_30	GND_127	AB12
M5	GND_31	GND_128	AB14
M11	GND_32	GND_129	AB16
M13	GND_33	GND_130	AB18
M15	GND_34	GND_131	AB20
M17	GND_35	GND_132	AB22
M19	GND_36	GND_133	AB24
M21	GND_37	GND_134	AC9
M23	GND_38	GND_135	AD2
M25	GND_39	GND_136	AD5
M31	GND_40	GND_137	AD11
M34	GND_41	GND_138	AD13
N11	GND_42	GND_139	AD15
N12	GND_43	GND_140	AD17
N13	GND_44	GND_141	AD21
N14	GND_45	GND_142	AD23
N15	GND_46	GND_143	AD25
N16	GND_47	GND_144	AD31
N17	GND_48	GND_145	AD34
N18	GND_49	GND_146	AE11
N19	GND_50	GND_147	AE12
N20	GND_51	GND_148	AE13
N21	GND_52	GND_149	AE14
N22	GND_53	GND_150	AE15
N23	GND_54	GND_151	AE16
N24	GND_55	GND_152	AE17
N25	GND_56	GND_153	AE18
P12	GND_57	GND_154	AE19
P14	GND_58	GND_155	AE20
P16	GND_59	GND_156	AE21
P18	GND_60	GND_157	AE22
P20	GND_61	GND_158	AE23
P22	GND_62	GND_159	AE24
P24	GND_63	GND_160	AE25
R2	GND_64	GND_161	AG2
R5	GND_65	GND_162	AG5
R31	GND_66	GND_163	AG31
R34	GND_67	GND_164	AG34
T11	GND_68	GND_165	AK2
T13	GND_69	GND_166	AK5
T15	GND_70	GND_167	AK14
T17	GND_71	GND_168	AK31
T21	GND_72	GND_169	AK34
T23	GND_73	GND_170	AL6
T25	GND_74	GND_171	AL9
U11	GND_75	GND_172	AL12
U12	GND_76	GND_173	AL15
U13	GND_77	GND_174	AL18
U14	GND_78	GND_175	AL21
U15	GND_79	GND_176	AL24
U16	GND_80	GND_177	AL27
U17	GND_81	GND_178	AL30
U18	GND_82	GND_179	AN2
U19	GND_83	GND_180	AN34
U20	GND_84	GND_181	AP3
U21	GND_85	GND_182	AP9
U22	GND_86	GND_183	AP12
U23	GND_87	GND_184	AP15
U24	GND_88	GND_185	AP18
U25	GND_89	GND_186	AP21
V2	GND_90	GND_187	AP24
V5	GND_91	GND_188	AP27
V9	GND_92	GND_189	AP30
V12	GND_93	GND_190	AP33
V14	GND_94		
V16	GND_95		
	GND_96		

GND



Security Classification		Compal Secret Data		Title Compal Electronics, Inc. VGA_GND/POWER	
Issued Date	2009/01/01	Deciphered Date	2010/01/01		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	PCA70 LA-7521P M/B		Rev	0.1
Date:	Tuesday, April 12, 2011	Sheet	26	of	64



Security Classification		Compal Secret Data		Title	
Issued Date	2009/01/01	Deciphered Date	2010/01/01	Compal Electronics, Inc.	
				VGA_MEM Interface A	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	0.1
				PCA70 LA-7521P M/B	
Date:	Tuesday, April 12, 2011	Sheet	27	of	64



[31,32] MDB[0..63]

U58C

Part 3 of 7

- MDB0 B13 FBC_D0
- MDB1 D13 FBC_D1
- MDB2 A13 FBC_D2
- MDB3 C13 FBC_D3
- MDB4 E13 FBC_D4
- MDB5 B16 FBC_D5
- MDB6 A17 FBC_D6
- MDB7 D16 FBC_D7
- MDB8 C13 FBC_D8
- MDB9 E11 FBC_D9
- MDB10 C11 FBC_D10
- MDB11 A11 FBC_D11
- MDB12 C10 FBC_D12
- MDB13 C8 FBC_D13
- MDB14 A8 FBC_D14
- MDB15 A8 FBC_D15
- MDB16 E8 FBC_D16
- MDB17 F8 FBC_D17
- MDB18 F10 FBC_D18
- MDB19 F9 FBC_D19
- MDB20 E12 FBC_D20
- MDB21 D8 FBC_D21
- MDB22 D11 FBC_D22
- MDB23 E11 FBC_D23
- MDB24 D12 FBC_D24
- MDB25 E13 FBC_D25
- MDB26 F13 FBC_D26
- MDB27 F14 FBC_D27
- MDB28 F15 FBC_D28
- MDB29 E16 FBC_D29
- MDB30 F16 FBC_D30
- MDB31 F17 FBC_D31
- MDB32 E17 FBC_D32
- MDB33 E27 FBC_D33
- MDB34 F28 FBC_D34
- MDB35 E28 FBC_D35
- MDB36 D26 FBC_D36
- MDB37 F25 FBC_D37
- MDB38 D24 FBC_D38
- MDB39 E25 FBC_D39
- MDB40 E32 FBC_D40
- MDB41 F32 FBC_D41
- MDB42 D33 FBC_D42
- MDB43 E31 FBC_D43
- MDB44 C33 FBC_D44
- MDB45 F29 FBC_D45
- MDB46 D30 FBC_D46
- MDB47 E29 FBC_D47
- MDB48 B29 FBC_D48
- MDB49 C31 FBC_D49
- MDB50 C29 FBC_D50
- MDB51 B31 FBC_D51
- MDB52 C32 FBC_D52
- MDB53 B32 FBC_D53
- MDB54 B35 FBC_D54
- MDB55 B34 FBC_D55
- MDB56 A29 FBC_D56
- MDB57 B28 FBC_D57
- MDB58 A28 FBC_D58
- MDB59 C28 FBC_D59
- MDB60 C26 FBC_D60
- MDB61 D25 FBC_D61
- MDB62 B25 FBC_D62
- MDB63 A25 FBC_D63

MEMORY INTERFACE C
















N12P-GS-A1_BGA_973P

GS@

Security Classification	Compal Secret Data		Title	
Issued Date	2009/01/01	Deciphered Date	2010/01/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Tuesday, April 12, 2011	Sheet	28	of 64

Title		Rev
VGA_MEM Interface C		0.1
Size	Document Number	
	PCA70 LA-7521P M/B	
Date:	Tuesday, April 12, 2011	Sheet 28 of 64

Memory Partition A - Lower 32 bits






GB2-128 Mode E - Mirror Mode Mapping

Address	DATA 0..31	Bus 32..63
CMD3	CKE_L	A8
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification	Compal Secret Data	
Issued Date	2009/01/01	Deciphered Date
		2010/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
VGA_VRAM_A Lower		
Size	Document Number	Rev
	PCA70 LA-7521P M/B	0.1
Date:	Tuesday, April 12, 2011	Sheet 29 of 64

Memory Partition A - Upper 32 bits





GB2-128 Mode E - Mirror Mode Mapping

Address	DATA Bus	
CMD3	CKE_L	32..63
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification		Compal Secret Data	
Issued Date	2009/01/01	Deciphered Date	2010/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title			Compal Electronics, Inc.	
Size			VGA_VRAM_A Upper	
Document Number			PCA70 LA-7521P M/B	
Date:	Tuesday, April 12, 2011	Sheet	30	of 64
Rev	0.1			

Memory Partition C - Lower 32 bits




GB2-128 Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification		Compal Secret Data	
Issued Date	2009/01/01	Deciphered Date	2010/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title			Compal Electronics, Inc.	
			VGA_VRAM_C Lower	
Size	Document Number	Rev		
Custom	PCA70 LA-7521P M/B	0.1		
Date:	Tuesday, April 12, 2011	Sheet	31	of 64

Memory Partition C - Upper 32 bits



Security Classification **Compal Secret Data**

Issued Date 2009/01/01 Deciphered Date 2010/01/01


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.



VGA_VRAM_C Upper

Size: Custom Document Number: **PCA70 LA-7521P M/B** Rev: 0.1

Date: Tuesday, April 12, 2011 Sheet: 32 of 64



Resistor Values	Pull-up to +3VGS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111







Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	GS	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
	GV	FB[1]	FB[0]		
ROM_SCLK	GS	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
	GV			PCI_DEVID[5]	
ROM_SI	+3VGS	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP0	+3VGS	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VGS	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VGS	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VGS	RESERVED	RESERVED	PCIE_MAX_SPEED	DP_PLL_VDD33V










SUB_VENDOR		XCLK_417	
0	No VBIOS ROM (Default)	0	277MHz (Default)
1	BIOS ROM is present	1	Reserved
FB_0_BAR_SIZE		User [3:0]	
0	256MB (Default)	1111	EDID is used 1920x1080
1	Reserved	1000-1100	Customer defined
3GIO_PADCFG[3:0]		PEX_PLL_EN_TERM	
0000	RESERVED	0	Disable (Default)
0110	Notebook Default	1	Enable
SLOT_CLOCK_CFG			
0	GPU and MCH don't share a common reference clock		
1	GPU and MCH share a common reference clock (Default)		
SMBUS_ALT_ADDR		VGA_DEVICE	
0	0x9E (Default)	0	3D Device
1	0x9C (Multi-GPU usage)	1	VGA Device (Default)
PCIE_MAX_SPEED		DP_PLL_VDD33V	
1	Default	0	Default
GPU	Package	DeviceID	PCI_DEVID[5..0]
N12P-GS	GB2-128	0x0DF4	(.1111 0100)
N12P-GV-B	GB2b-128	0x1050	(.0101 0000)

GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N12P-GS	900 MHz	64M* 16* 8 1GB	Hynix (0x2) H5TQ1G63DFR-11C SA000041S60	1111	0000	0100			0010	0001	1010
				R1221 PU 45K	R1235 PD 5K	R1226 PD 25K			R453 PD 15K	R1231 PU 10K	R1229 PU 15K
N12P-GS	900 MHz	64M* 16* 8 1GB	Samsung (0x3) K4W1G1646G-BC11 SA00004GS30	1111	0000	0100	NC	NC	0011	0001	1010
				R1221 PU 45K	R1235 PD 5K	R1226 PD 25K			R378 PD 20K	R1231 PD 10K	R1229 PU 15K
N12P-GV	900 MHz	64M* 16* 4 512MB	Hynix (0x2) H5TQ1G63DFR-11C SA000041S60	1111	0000	0000	1010	0011	0010	1001	1000
				R1221 PU 45K	R1235 PD 5K	R1226 PD 5K	R1642 PU 15K	R1644 PD 20K	R378 PD 15K	R1228 PU 10K	R1229 PU 5K
N12P-GV	900 MHz	64M* 16* 4 512MB	Samsung (0x3) K4W1G1646G-BC11 SA00004GS30	1111	0000	0000	1010	0011	0011	1001	1000
				R1221 PU 45K	R1235 PD 5K	R1226 PD 5K	R1642 PU 15K	R1644 PD 20K	R378 PD 20K	R1228 PU 10K	R1229 PU 5K
N12P-GV	800 MHz	128M* 16* 4 1GB	Hynix (0x6) H5TQ2G63BFR-12C SA00003VS30	1111	0000	0000	1010	0011	0110	1001	1000
				R1221 PU 45K	R1235 PD 5K	R1226 PD 5K	R1642 PU 15K	R1644 PD 20K	R378 PD 35K	R1228 PU 10K	R1229 PU 5K

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/01/01	Deciphered Date	2010/01/01			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PCA70 LA-7521P M/B	Rev 0.1
				Date: Tuesday, April 12, 2011	Sheet 33 of 64	







Mode	PNL_STAT	PNL_STAT2
PC	0	0
HDMI	1	0
VGA	0	1



Security Classification	2010/10/1	Compal Secret Data	2011/11/01
Issued Date	2010/10/1	Deciphered Date	2011/11/01


Compal Electronics, Inc.		
Scaler RTD2472/82D		
Size	Document Number	Rev
	PCA70 LA-7521P M/B	0.1

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Document Number	
				PCA70 LA-7521P M/B	
				Rev 0.1	
Date: Tuesday, April 12, 2011		Sheet 35 of 64			

DIS only




UMA only






Security Classification	Compal Secret Data		Title	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number PCA70 LA-7521P M/B
Date:	Tuesday, April 12, 2011	Sheet	37 of 64	Rev 0.1

DIS only




UMA only




INTEL use 680 Ohm for termination


NV use 499 Ohm for termination




pull down for HDMI 1.3 standard, remove in PVT phase.



DIS only







UMA only







Security Classification	Compal Secret Data		Title	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number PCA70 LA-7521P M/B Rev 0.1
Date:	Tuesday, April 12, 2011	Sheet	38	of 64

- [38] HDMIOUT_TX2+ HDMIOUT_TX2+
- [38] HDMIOUT_TX2- HDMIOUT_TX2-
- [38] HDMIOUT_TX1+ HDMIOUT_TX1+
- [38] HDMIOUT_TX1- HDMIOUT_TX1-
- [38] HDMIOUT_CLK+ HDMIOUT_CLK+
- [38] HDMIOUT_CLK- HDMIOUT_CLK-
- [38] HDMIOUT_TX0+ HDMIOUT_TX0+
- [38] HDMIOUT_TX0- HDMIOUT_TX0-




Security Classification	Compal Secret Data		Title	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI-OUT Document Number PCA70 LA-7521P M/B Rev 0.1
Date:	Tuesday, April 12, 2011	Sheet	39	of 64








Security Classification	Compal Secret Data		Title	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT-IN Connector
Size	Document Number	Custom	PCA70 LA-7521P M/B	Rev 0.1
Date:	Tuesday, April 12, 2011	Sheet	40 of 64	

SATA HDD Conn.




SATA ODD Conn




Security Classification	Compal Secret Data		Title	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SATA-HDD/ODD/USB
Size	Document Number	Rev		0.1
	PCA70 LA-7521P M/B			
Date:	Tuesday, April 12, 2011	Sheet	41	of 64






Slot 1 Half PCIe Mini Card-WLAN/ WiMax




Mini Card Slot 2---TV tuner Current: 3.3 : 1000mA, 1.5: 500mA







B-CAS Circuit






	RTL8105E	RTL8111E
Pin14	NC	NC
Pin15	NC	10K ohm PD
Pin38	NC	1K ohm PU



Power (Decoupling Cap.)







WOL circuit (Connect +3V_LAN to +3VALW)




EMI surge solution for CCC (China Compulsory Certification).






3 IN 1 Card Reader CONN




All DATA spacing=8mil, CLK spacing=15mil



USB_PEPWRDET For WAKE Function


	R809	R826
D3 Hot	@	Mount
D3 Cold	Mount	@

update PEPWRDET at D3
hot mode pull low



USB_PEPSEL



	R808	R825
Other applcation	Mount	@
Express Card/Mini Card	@	Mount



Power On Sequence Timing Specification

Symbol	Parameter	Min	Max	Unit
$t_{suspend}$	Rising time for Suspend Power Ready		10	ms
t_{power}	Timing for Normal Power Ready	50		ms
t_{power2}	Timing for 1.2V(3.3V Normal Power Ready to Power On Reset (D3Cold)	2	80	ms
t_{power3}	Timing for 1.2V(3.3V Normal Power Ready to Power On Reset (D3Hot)	10	80	ms
t_{clk}	Timing for PE_CLK Ready to PE_RST#	300		ps
t_{clk}	Timing for USB12/Crystal Clock Ready to Power On Reset		20	ms
t_{rst}	Timing for PE_RST# delay after Normal Power Ready	300		ms
t_{rst}	Timing for PE_RST# delay after PORST# comes up	20		ms









Power Sequence





Security Classification	Compal Secret Data	
Issued Date	2010/10/1	Deciphered Date
		2011/11/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.		
Title USB3.0		
Size	Document Number	Rev
Custom	PCA70 LA-7521P/M/B	0.2
Date:	Tuesday, April 12, 2011	Sheet 45 of 64





USB3.0 Port A Connector






USB2.0 Connector Co-lay with JUSB1 When USB30 not used







USB3.0 Port B Connector









USB2.0 Connector Co-lay with JUSB2 When USB30 not used





Security Classification	Compal Secret Data		Title	USB3.0 CONN
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Size
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				PCA70 LA-7521P M/B
				Rev 0.1
Date: Tuesday, April 12, 2011				Sheet 46 of 64




For ESD and EMI
Place close to Codec






Sense Pin	Impedance	Codec Signals
SENSE A	20K	MIC1 (PIN 21, 22)
	5.1K	FRONT (PIN 35, 36)
	10K	LINE1 (PIN 23, 24)
	39.2K	SURR (PIN 39, 41)
SENSE B	5.1K	HP-OUT (PIN 32, 33)
	10K	LFE (PIN 44)
	10K/5.1K	LFE+HP-OUT
	20K	MIC2 (PIN 16, 17)
	39.2K	LINE2 (PIN 14, 15)






GAIN1	GAIN0	AV(inv)	INPUT IMPEDANCE
0	0	20dB	60Kohm
0	1	26dB	30Kohm
1	0	32dB	15Kohm
1	1	36dB	9Kohm




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2010/04/14	Deciphered Date	2011/04/14	AMP & Audio Jack	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number	Rev
			Custom	PCA70 LA-7521P MB	1.0
			Date:	Tuesday, April 12, 2011	Sheet 48 of 64




Security Classification	Compal Secret Data		Title	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LPC-EC-KB930 PCA70 LA-7521P M/B
Date:	Tuesday, April 12, 2011	Sheet	49	of 64


Power Button




Touchscreen




Screw Hole




PCB Fedical Mark PAD





CIR




ISPD






CAP Button/B Connector



CAM





Security Classification	Compal Secret Data		Title	PWR/Cap./TP/LED/LP/LS/Screw
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Size
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				PCA70 LA-7521P M/B
				Rev 0.1
Date: Tuesday, April 12, 2011				Sheet 50 of 64




Current sense solution 2

Ventura for CPU side
 slave address : 1000001
 please placemnet near R-sense




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title	P51_PWR_DC-IN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			0.1
	PCA70 LA-7521P M/B				
Date:	Tuesday, April 12, 2011	Sheet	52	of	64




TONSEL=VREF (1) SMPS1=300KHZ (+5VALWP)
 (2) SMPS2=375KHZ (+3VALWP)

+3.3VALWP
 Ipeak=5.71A ; 1.2Ipeak=6.852A; Imax=3.997A
 f=375KHz, L=4.7UH
 Rdson=15-18m ohm
 $1/2\Delta I = 1/2 * (19-3.3) * (3.3/19) / (375KHz * 4.7UH) = 0.773A$
 $Vlimit = 10 * 10^{-6} * 110Kohm / 10 = 0.11V$
 $Ilimit = 0.11 / (18m * 1.2) \sim 0.11 / (15m) = 6.34A \sim 9.13A$
 $Iocp = 7.113A \sim 10.073A$ (7.113A > 6.852A -> ok) -DVT-

+5VALWP
 Ipeak=7.376A ; 1.2Ipeak=8.85A; Imax=5.16A
 f=300KHz, L=4.7UH, Rentrip=174k ohm
 Rdson=15-18m ohm
 $1/2\Delta I = 1/2 * (19-5) * (5/19) / (300KHz * 4.7UH) = 1.306A$
 $Vlimit = 10 * (10^{-6}) * 174Kohm / 10 = 0.174V$
 $Ilimit = 0.174 / (18m * 1.2) \sim 0.174 / (15m) = 8.055 \sim 11.6A$
 $Iocp = 9.361 \sim 12.906A$ (9.361 > 8.85 -> OK)




Security Classification		Compal Secret Data		Title	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	P52-PWR+3VALW/+5VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PCA70 LA-7521P M/B	Rev 0.1
Date: Tuesday, April 12, 2011				Sheet	53 of 64




VCCIO_SELECT	+VCCIO
0	1V
1	1.05V

Vtrip range ==> 0.2V ~ 3V
 <Vo=1.05V> VFB=0.7V
 V=0.7*(1+5.1K/10.1958K)=1.05V
 Fsw=290KHZ
 Cout ESR=10m ohm Rds(on)(max)=4.8 mohm Rds(on)(typ)=3.8 mohm.
 Ipeak=17.3A, Imax=12.11A, Iocp=1.2*Ipeak=20.76A
 Delta I=((19-1.05)*(1.05/19))/(L*Fsw)=3.42A
 =>1/2Delta I=1.71A
 Vtrip=Itrip*Rtrip, Iocp=Vtrip/(8*Rds(on))
 Iocpmax=((102K*11uA)/(8*0.0038))+1.71A=38.617A
 Iocpmin=((102K*9uA)/(8*0.0048))+1.71A=25.616A
 Iocp=25.616A-38.617A

(17A,680mils ,Via NO.=34)







<Vo=1.0V> VFB=0.7V
 V=0.7*(1+5.1K/11.8K)=1.0V
 Fsw=290KHZ
 Cout ESR=10m ohm Rds(on)(max)=4.8 mohm Rds(on)(typ)=3.8 mohm.
 Ipeak=17.3A, Imax=12.11A, Iocp=1.2*Ipeak=20.76A
 Delta I=((19-1.0)*(1.0/19))/(L*Fsw)=3.266A
 =>1/2Delta I=1.633A
 Vtrip=Itrip*Rtrip, Iocp=Vtrip/(8*Rds(on))
 Iocpmax=((102K*11uA)/(8*0.0038))+1.633A=38.54A
 Iocpmin=((102K*9uA)/(8*0.0048))+1.633A=25.539A
 Iocp=25.539A-38.54A




Vtrip range ==> 0.2V ~ 3V
 <Vo=1.05V> VFB=0.7V
 $V=0.7*(1+5.1K/10.2K)=1.05V$
Fsw=290KHz
 Cout ESR=10m ohm Rdson(max)=5.6 mohm Rdson(typ)=4.5 mohm.
 $I_{peak}=7.3A, I_{max}=5.11A, I_{ocp}=1.2*I_{peak}=8.76A$
 $\Delta I = ((19-1.05)*(1.05/19))/(L*Fsw)=3.42A$
 $\Rightarrow 1/2\Delta I = 1.71A$
 $V_{trip} = I_{trip} * R_{trip}, I_{ocp} = V_{trip} / (8 * R_{ds(on)})$
 $I_{ocpmax} = ((78.7K * 11uA) / (8 * 0.0045)) + 1.71A = 25.75A$
 $I_{ocpmin} = ((78.7K * 9uA) / (8 * 0.0056 * 1.3)) + 1.71A = 13.871A$
 $I_{ocp} = 13.871A - 25.75A$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P54_PWR+1.05VSP Size Document Number PCA70 LA-7521P M/B Rev 0.1 Date: Tuesday, April 12, 2011 Sheet 55 of 64	





VCCSA_VID	+VCCSAP
0	0.925V
1	0.85V





Vtrip range ==> 0.2V ~ 3V
 Ipeak=10.24A Imax=7.168A
 Iocp >= 1.2*Ipeak=12.288A

<Vo=1.5V> VFB=0.7V
 Vo=VFB*(1+Rtop/Rdown)=1.505V
 Fsw=290 KHz
 Cout ESR=15m ohm Rds(on)(max)=5.6m ohm, Rds(on)(typ)=4.5 m ohm

$\Delta I = ((19-1.5) * (1.5/19)) / (1\mu * 290\text{ K}) = 4.764\text{ A}$
 $\Rightarrow 1/2 \Delta I = 2.382\text{ A}$
 $V_{trip} = I_{trip} * R_{trip}$, $I_{ocp} = V_{trip} / (8 * R_{ds(on)})$
 $I_{ocpmax} = (76.8\text{ K} * 11\mu\text{A}) / (8 * 0.0045) + 2.382\text{ A} = 25.848\text{ A}$
 $I_{ocpmin} = (76.8\text{ K} * 9\mu\text{A}) / (8 * 0.0056 * 1.3) + 2.382\text{ A} = 14.25\text{ A}$
 $I_{ocp} = 14.25\text{ A} - 25.48\text{ A}$










Imax=1.4A
Ipeak=2A



Imax=0.39A
Ipeak=0.558A


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2009/04/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.5VP/+1.2VALWP/+0.75VS Document Number PCA60/70 LA-7001P M/B Rev 0.1
Date:	Tuesday, April 12, 2011	Sheet	57	of 64

CPU CORE OCP: 90A-----65W
136A-----95W




GFX OCP : 42A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2009/04/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU_CORE_1 PCA6070 LA-7001P M/B Rev 0.1
Date:	Tuesday, April 12, 2011	Sheet	58	of 64




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2009/04/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU_CORE_2 Size: Custom Document Number: _____ Rev: 0.1
Date:	Tuesday, April 12, 2011	Sheet	59	of 64



Vtrip range ==> 0.2V ~ 3V
 VFB=0.7V
 $V=0.7*(1+Rtop/Rbottom)$
 Fsw=350KHz
 Cout ESR=12m ohm Rds(on)(max)=3.2 mohm Rds(on)(typ)=2.6 mohm.
 Ipeak=41.02A, Imax=28.714A, Iocp=43A
 $\Delta I = ((19-0.9)*(0.9/19))/(L*Fsw) = 6.8A$
 $\Rightarrow 1/2\Delta I = 3.4A$
 choose Rcs=75K
 $Iocpmax = ((75K*11uA)/0.0013) + 3.4A = 75.52A$
 $Iocpmin = ((75K*9uA)/(0.0016*1.35)) + 3.4A = 48.42A$
 Iocp=48.42A~75.52A

N12P-GS Performance Mode

GPU_VID1	GPU_VID0	NVIDIA/N12P-GS
0	0	0.825V
0	1	0.85
1	0	0.975
1	1	1.00



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P60_PWR+12V Document Number PCA70 LA-7521P M/B Date: Tuesday, April 12, 2011
				Rev 0.1
				Sheet 61 of 64

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	2010/09/30	P48~49	Change PR39 to 118k ohm Change PR49 to 95.3k ohm	Modify OCP setting value
2	2010/10/01	P48	Remove reserved 1.05VP power rail	Because VCCIO will not be changeable voltage on Sandy Bridge platform. We don't need another 1.05V for PCH
3	2010/10/28	P50	PC124,PC125 change to 220u_25V Remove PC126	Modify for input cap
4	2010/10/28	P49	Remove PR70, PR82, PR84, PR171, PR172, PR173, PR174, PC76	Remove forth phase related components
5	2010/10/28	P49	PR62, PR65, PR66 change to 90.9K_0603_1% PC72 change to 1500P_0402_50V	Change for correct droop setting
6	2010/10/28	P49	PR129 change to 39.2K_0603_1% PR117 change to 25.5k_0402_1% PC92 change to 220P_0402_50V	Change for correct GT droop setting
7	2011/01/27	P58	update Net name "IMAX "	update after vender review layout
8	2011/01/27	P61	change PC25 part number to SF000004S00	material shoretage
9	2011/01/27	P59	change PC124/125/126/153 part number from SF000004L00 to SF000004M00	material shoretage
10	2011/02/09	P52	add "@" at BOM structure of PR836 and PR841	change for EC
11	2011/02/16	P53	change PU2 part number to SA00004NY00	change for part EOL
12	2011/03/07	P60	change PR60 from 75Kohm to 53.6Kohm	change for OCP setting point
	2011/03/07	P57	change PR49 from 76.8Kohm to 143Kohm	change for OCP setting point
13	2011/03/25	P60	change BOM structure PQ11 from @ to DIS@	for Thermal team concern
14	2011/03/30	P60	Remove VGA_core Jump for impedence concern	
15	2011/03/30	P52	change PR153 from 15m ohm to 10m ohm for Inrush concern	
16	2011/03/30	P59	change PC124/125/126/153 part number from SF000004M00 to SF000004T00	
17	2011/03/30		change PC101/102/105/106/111/112/118/121/122/123/130/137/139/142 part number from SE142106K80 to SE142106M80	
18	2011/04/06	P52	Remove JDCIN1 pin.7 and pin.8 from GND	Layout modification
19	2011/04/08	P58	add PC807 at PU10.9 for ESD request change PR68=5.49Kohm, PC67=1nF, PR62=PR65=PR66=PR152=95.3Kohm, PC65=470pF, PC69=10pF, PC66=220pF, PR80=1.5kohm, PR79=2.8kohm, PR129=39.2Kohm, PC88=2.2nF, PC97=680pF, PC90=10pF, PC95=220pF, PR116=1.24kohm, PR109=887ohm, PC92=820pF	
20	2011/04/08	P60	change PC141/PC143 part number to SF000002P00	


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power PIR	
				Size	Document Number
Date:	Tuesday, April 12, 2011	Sheet	62	of	64

HW PIR (Product Improve Record)

NWQAA LA-6062P SCHEMATIC CHANGE LIST
 REVISION CHANGE: 0.1 TO 0.2
 GERBER-OUT DATE: 2009/12/30
 NO DATE PAGE MODIFICATION LIST

PURPOSE

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title
				HW-PIR
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size Document Number Rev PCA70 LA-7521P M/B 0.1
Date	Tuesday, April 12, 2011	Sheet	63 of 64	



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2010/10/28	Deciphered Date	2011/11/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WHETHER THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title Power Rail
Size	Document Number	Rev	0.1
0.25	Accessy_Acrl 12 2011	Sheet	04 of 04

www.s-manuals.com