

Compal Confidential

QML70 Schematics Document

AMD Comal

APU Trinity / Hudson M3 / Thames XT M2
UMA Only / PX Muxless with BACO

2011-10-17

LA-8371P REV: 0.2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size B	Document Number
Date: Wednesday, October 19, 2011				Sheet 1 of 53	

Compal Confidential

Model Name : QML70

Comal



VRAM 2G/1G
128M x 16 x 8 /
64M x 16 x 8
page 24, 25

DDR3

Thermal Sensor
ADM1032
page 19

ATI Thames XT M2
uFCBGA-962
+1.0VSG, +1.5VSG, +1.8VSG,
+3VSG, +VGA_CORE, +VDDCI
Page 18~25

GFX x 16 Gen2

AMD FS1r2 APU
Trinity
uPGA-722 Package
+APU_CORE, +APU_CORE_NB,
+1.5V, +1.2VS, +2.5VS
Page 6~10

Memory BUS(DDR3)
Dual Channel
1.5V DDRIII 800~1333MHz

204pin DDRIII-SO-DIMM X2
BANK 0, 1, 2, 3
Page 11, 12

HDMI Conn.
page 29

DP x4 (DP0 TXP/N0 ~ 3)

APU HDMI (UMA / Muxless)

DP x2 (DP2 TXP/N0 ~ 1)

LVDS Conn.
page 28

LVDS Translator
RTD2136S-VE-CG
page 27

CRT Conn.
page 28

FCH CRT (VGA DAC)

P_GPP x 2
GENI

UMI

USB 2.0 + 3.0 page 35
USB 2.0 + 3.0 page 35
USB2.0 page 30
USB2.0 page 30
CMOS Camera page 28
Mini Card (with BT) page 33

FCH
Hudson-M3
uFCBGA-656
+3V_PCH, +1.IVALW, +1.IVS
Page 13~17

USB 3.3V 48MHz
USB3.0 Port 0 USB2.0 Port 10
USB3.0 Port 1 USB2.0 Port 11
USB2.0 Port 0
USB2.0 Port 1
USB2.0 Port 2
USB2.0 Port 3

HD Audio 3.3V 24.576MHz/48MHz
USB2.0 Port 4

GPP1
LAN(GbE)
RTL8111F-CGT
page 30
RJ45 page 30

GPP2
MINI Card 1
WLAN w/ BT
page 33

SATA Gen2
port 0
SATA HDD1 Conn. page 34
port 1
SATA HDD2 Conn. page 34
port 2
ODD Conn. page 34
HDA Codec ALC269Q-VB5-GR page 31
Card Reader RTSS137-GR page 32

SPI ROM
4MB
page 15

LPC BUS

ENE KB9012
page 37

SPI ROM
128KB (Reserve)
page 37

Touch Pad
page 38

Int.KBD
page 38

LED
page 39

RTC CKT.
page 13


DC/DC Interface CKT.
page 39

VGA DC/DC Interface CKT.
page 26


Power Circuit
page 40~50

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams
Size B	Document Number	Rev	Date	Sheet
	QML70 LA-8371P	0.2	Wednesday, October 19, 2011	2 of 53

CLOCK DISTRIBUTION



DISPLAY DISTRIBUTION



Security Classification	Compal Secret Data			Title	CLOCK / DISPLAY DISTRIBUTION	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Size	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	QML70 LA-8371P	0.2
				Date:	Wednesday, October 19, 2011	Sheet

Voltage Rails

Power Plane	Description	S1	S3	S4/S5	Deep S3
VIN	Adapter power supply (19V)	N/A	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU	ON	OFF	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF	ON
+1.0VSG	1.0V switched power rail for VGA	ON	OFF	OFF	OFF
+1.1VALW	1.1V switched power rail for FCH	ON	ON	ON*	OFF
+3V_PCH	3.3V switched power rail for FCH	ON	ON	ON*	OFF
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF	OFF
+3VSG	1.8V switched power rail	ON	OFF	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF	ON
+1.5VS	1.5V switched power rail	ON	OFF	OFF	OFF
+1.8VSG	1.8V switched power rail	ON	OFF	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*	ON
+LAN_IO	3.3V power rail for LAN	ON	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*	ON
+5VS	5V switched power rail	ON	OFF	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*	ON
+RTCVCC	RTC power	ON	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

x = 1 is read cmd, x= 0 is write cmd.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

Device	Address	HEX
Smart Battery	0001 011X b	16H

EC SM Bus2 address

Device	Address	HEX
ADI ADM1032	1001 101X b	9AH
AMD Thames XT M2	1000 001X b	82H
AMD FS12 (APU)	1001 1000 b	98H
RTD2132S (TL)	1010 1000 b	A8H

FCH SM Bus 0 address

Device	Address	HEX
DDR DIMM1	1101 000X b	D0
DDR DIMM2	1101 001X b	D2

FCH SM Bus 1 address

Device	Address	HEX

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF


BTO Option Table

BOM Structure	BTO Item
PX@	Use VGA (Mux)
X76@	VRAM ID Table
AI	Use AI Charger
nonAI@	Do not use AI Charger
CARD@	Use Card Reader IC
nonCARD@	do not use Card Reader IC
X76L01@	Use Hynix GDDR3 1GB VRAM
X76L02@	Use Hynix GDDR3 2GB VRAM
X76L03@	Use Samsung GDDR3 1GB VRAM
X76L04@	Use Samsung GDDR3 2GB VRAM
930@	Use EC KB930
9012@	Use EC KB9012

Board ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra / Rc	100K +/- 5%			
Board ID	Rb / Rd	VAD_BID min	VAD_BID typ	VAD_BID max
0	0 +/- 5%	0 V	0 V	0.155 V
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List		
Size B	Document Number	Date		Rev		
	QML70 LA-8371P	Wednesday, October 19, 2011		0.2		
				Sheet	4	of 53







AMD APU FS1	
1.025~1.475V	VDD CORE 54A
0.7~1.475V	VDDNB 27.5A
+2.5VS	VDDA 500mA
+1.5V	VDDIO 4.6A
+1.2VS	VDDR 6.7A





RAM DDRIII SODIMM X2	
+1.5V	VDD_MEM 4A
+0.75VS	VTT_MEM 0.5A





VGA ATI Whistler/Seymour/Granville	
0.85~1.1V	VDDC 47A
0.9~1.0V	VDDCI 4.6A
+1.0VSG	DPLL_VDDC: 125 mA SPV10: 120 mA PCIE_VDDC: 2000 mA DP[A E]_VDD10: 680 mA
+1.5VSG	VDDR1: 3400 mA
+1.8VSG	PLL_PVDD: 75 mA TSVDD: 20 mA AVDD: 70 mA VDD1D1: 100 mA VDD2D1: 50 mA AZVDDC: 1.5 mA VDD_CT: 110 mA VDDR4: 170 mA PCIE_PVDD: 40 mA MPV18: 150 mA SPV18: 75 mA PCIE_VDDR: 400 mA DP[A F]_VDD18: 920 mA DP[A F]_PVDD: 120 mA
+3VSG	AZVDD: 130 mA VDDR3: 60 mA

VRAM 1GB/2GB 64M / 128Mx16 * 4 / 8	
+1.5VSG	2.4 A

FCH AMD Hudson M2/M3	
+1.1VS	VDDPL_11_DAC: 7 mA VDDAN_11_ML: 226 mA VDDCR_11: 1007 mA VDDAN_11_CLK: 340 mA VDDAN_11_PCIE: 1088 mA VDDAN_11_SATA: 1337 mA
+1.1VALW	VDDAN_11_USB_S: 140 mA VDDCR_11_USB_S: 197 mA VDDAN_11_SSUSB_S: 282 mA VDDCR_11_SSUSB_S: 424 mA VDDCR_11_S: 187 mA VDDPL_11_SYS: 70 mA
+3VS	VDDIO_33_PCIE: 131 mA VDDPL_33_SYS: 47 mA VDDPL_33_DAC: 20 mA VDDPL_33_ML: 20 mA VDDAN_33_DAC: 200 mA VDDPL_33_PCIE: 43 mA VDDPL_33_SATA: 93 mA VDDIO_AZ_S: 26 mA
+3VALW	VDDPL_33_SSUSB_S: 20 mA VDDAN_33_USB_S: 17 mA VDDAN_33_USB_S: 658 mA VDDIO_33_S: 59 mA VDDXL_33_S: 5 mA VDDAN_33_HWM_S: 12 mA
GND	VDDIO_33_GBE_S VDDCR_11_GBE_S VDDIO_GBE_S
RTC BAT	VDDBT_RTC_G

18 PCIE_CRX_GTX_P[0..15]  
 18 PCIE_CRX_GTX_N[0..15]  

PCIE_CTX_GRX_P[0..15] 18  
 PCIE_CTX_GRX_N[0..15] 18  




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				QML70 LA-8371P
				Rev
				0.2
				Date: Wednesday, October 19, 2011
				Sheet 6 of 53



CONN@ LOTES_ACA-ZIF-109-P12-A_FS1R2


CONN@ LOTES_ACA-ZIF-109-P12-A_FS1R2





Security Classification	Compal Secret Data	
Issued Date	2011/07/29	Deciphered Date
		2012/07/29

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.		
FS1r2 DDRIII Memory I/F		
Size	Document Number	Rev
Custom	QML70 LA-8371P	0.2
Date:	Wednesday, October 19, 2011	Sheet 7 of 53



To HDMI
To FCH for RGB
To LVDS
Translator





for issue, HDMI no display @ DOS Mode



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	FS1r2 Display/MISC/HDT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	QML70 LA-8371P
				Date	Wednesday, October 19, 2011
				Sheet	8 of 53

Power Name	Consumption
VDD +CPU_CORE	60A
VDDNB +CPU_CORE_NB	29A
VDDP / VDDR +1.5V	3.2A
VDDP / VDDR +1.2VS	5A / 3.5A
VDDA +2.5VS	0.5A




JCPU1E		
J20	VSS_1	VSS_73
L4	VSS_2	VSS_74
R7	VSS_3	VSS_75
W18	VSS_4	VSS_76
A15	VSS_5	VSS_77
AB17	VSS_6	VSS_78
AC22	VSS_7	VSS_79
AE21	VSS_8	VSS_80
AF24	VSS_9	VSS_81
AH25	VSS_10	VSS_82
B7	VSS_12	VSS_84
C14	VSS_13	VSS_85
C2	VSS_14	VSS_86
C20	VSS_16	VSS_88
C22	VSS_17	VSS_89
C24	VSS_18	VSS_90
C26	VSS_19	VSS_91
C28	VSS_20	VSS_92
D13	VSS_21	VSS_93
D17	VSS_22	VSS_94
D19	VSS_24	VSS_96
D23	VSS_25	VSS_97
D27	VSS_27	VSS_99
E4	VSS_29	VSS_100
F14	VSS_30	VSS_102
F16	VSS_31	VSS_103
F18	VSS_32	VSS_104
F20	VSS_33	VSS_105
F22	VSS_34	VSS_106
F26	VSS_35	VSS_107
F28	VSS_36	VSS_108
G15	VSS_37	VSS_109
G17	VSS_38	VSS_110
G19	VSS_39	VSS_111
G21	VSS_40	VSS_112
G23	VSS_41	VSS_113
G25	VSS_42	VSS_114
G4	VSS_43	VSS_115
J22	VSS_44	VSS_116
J24	VSS_46	VSS_118
J4	VSS_47	VSS_119
J7	VSS_48	VSS_120
K11	VSS_49	VSS_121
K14	VSS_50	VSS_122
K9	VSS_51	VSS_123
AC11	VSS_52	VSS_124
L19	VSS_53	VSS_125
L7	VSS_54	VSS_126
M11	VSS_55	VSS_127
AF11	VSS_56	VSS_128
V19	VSS_57	VSS_129
V9	VSS_58	VSS_130
W16	VSS_59	VSS_131
W4	VSS_60	VSS_132
W7	VSS_61	VSS_133
Y11	VSS_62	VSS_134
Y20	VSS_63	VSS_135
Y22	VSS_64	VSS_136
Y9	VSS_65	VSS_137
A17	VSS_66	VSS_138
A13	VSS_67	VSS_139
K16	VSS_68	VSS_140
F24	VSS_69	VSS_141
G8	VSS_70	VSS_142
H7	VSS_71	VSS_143
J8	VSS_72	VSS_144

Demo Board Capacitor		
APU_CORE	CORE_NB	CORE_NB_CAP
22uF x 7	22uF x 2	22uF x 2
0.22uF x 2	10uF x 1	
0.01uF x 3	0.22uF x 2	
180pF x 2	180pF x 3	
VDDP	VDDR	VDDA
22uF x 1	10uF x 3	4.7uF x 1
10uF x 3	0.22uF x 2	0.22uF x 1
0.22uF x 2	1nF x 1	3.3nF x 1
180pF x 2	180pF x 2	
1nF x 1		


Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	FS1r2 PWR/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Date		Rev
Custom	QML70 LA-8371P	Wednesday, October 19, 2011		0.2
		Sheet	9	of 53

HPD


CRT HPD
From FCH




Translator HPD
From Translator




HDMI HPD
From HDMI Conn







Panel PWM



Panel ENBKL




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FS1r2 Signal Level Shifter		
				Size	Document Number	Rev
				Custom	QML70 LA-8371P	0.2
Date: Wednesday, October 19, 2011				Sheet	10	of 53



DIMM_A STD H:9.2mm
 <Address: 00>


Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title			
				DDRIII SO-DIMM 1			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	QML70 LA-8371P	0.2	
Date:	Wednesday, October 19, 2011	Sheet	11	of 53			



Security Classification	Compal Secret Data		
Issued Date	2011/07/29	Deciphered Date	2012/07/29
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			

Compal Electronics, Inc.			
Hudson-M2/M3-UMI/PCI/CLOCK/LPC/RTC			
Size	Document Number	Rev	
Custom	QML70 LA-8371P	0.2	
Date:	Wednesday, October 19, 2011		
Sheet	13	of 53	

PCIE_RST2 : Reset PCIE device on Hudson2



THERMTRIP:
Need level shift from +3VALW to +1.5V


SM bus 0->S0 PWR domain
SM bus 1->S5 PWR domain
VGA_PD: Support MLDAC power
save if connect

0: MLDAC power on
1: MLDAC power off

USB_OC0#: for USB3.0 w/ AI Charger (JUSB1)
USB_OC1#: for USB2.0 port (JUSB3, 4)
USB_OC2#: for USB3.0 port (JUSB2)


Project SKU ID		

Add Project ID Table
201011301600



Security Classification	Compal Secret Data		
Issued Date	2011/07/29	Deciphered Date	2012/07/29
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
Title	Hudson-M2/M3-ACPI/USB/EC	
Size	Document Number	
Custom	QML70 LA-8371P	Rev 0.2
Date:	Wednesday, October 19, 2011	Sheet 14 of 53




Security Classification		Compal Secret Data	
Issued Date	2011/07/29	Deciphered Date	2012/07/29
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title: Hudson-m2/M3-SATA/GBE/HWM			
Size	Document Number	Rev	
Custom	QML70 LA-8371P	0.11	
Date:	Wednesday, October 19, 2011	Sheet	15 of 53

STRAP PINS



	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED	CLKGEN DISABLE	SPI ROM	S5 PLUS MODE ENABLED



DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCI STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCI STRAPS	ENABLE PCI MEM BOOT



6 PCIE_CTX_GRX_P[15..0] PCIE_CTX_GRX_P[15..0]
 6 PCIE_CTX_GRX_N[15..0] PCIE_CTX_GRX_N[15..0]


PCIE_CRX_GTX_P[15..0] PCIE_CRX_GTX_P[15..0] 6
 PCIE_CRX_GTX_N[15..0] PCIE_CRX_GTX_N[15..0] 6

LVDS Interface




THAMES XT M2 FCBGA 962P

PX@



13 CLK_PEG_VGA CLK_PEG_VGA AB35
 13 CLK_PEG_VGA# CLK_PEG_VGA# AA36

13,14 PE_GPI00 R556 2 PX@ 1 0.0402 5% 2
 13,30,33 PLT_RST# 1



PCI EXPRESS INTERFACE

U7A


U7G

CLOCK

CALIBRATION

THAMES XT M2 FCBGA 962P

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ATI_Thames XT_M2_PCIE/LVDS	
Size B	Document Number			Rev 0.2	
Date: Wednesday, October 19, 2011			Sheet 18 of 53		



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIO ARE USED, THEY MUST NOT CONFLICT DURING RESET



RECOMMENDED SETTINGS
 0= DO NOT INSTALL RESISTOR
 1= INSTALL 10K RESISTOR
 X= DESIGN DEPENDANT
 NA= NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCIe FULL TX OUTPUT SWING 0: 50% swing 1: Full swing	X
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS 0: disable 1: enable	X
RSVD	GPIO2	Advertises PCIe speed when compliance test	0
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0: disable 1: enable	X
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XXX
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD	H2SYNC		0
RSVD	GENERICC		0
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1] AUD[0] 0: 0 No audio function 0: 1 Audio for DisplayPort only 1: 0 Audio for DisplayPort and HDMI, if dongle is detected. 1: 1 Audio for both DisplayPort and HDMI	11


AMD RESERVED CONFIGURATION STRAPS
 ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIO ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET

GPIO21 H2SYNC GENERICC GPIO2 GPIO8


TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)



Power Sequence of Whistler and Seymour



For PX sequence, >2mS delay is required between PE_GPIO1 and VGA_PWR_ON






VGA Muxless with BACO Status Mapping table

	Normal mode	BACO mode
PX_EN	0	1
1.5_VDDC_PWREN	1	0
VDDC_EN	1	0
1.0_EN	0	1
+3.3VSG	ON	ON
+1.8VSG	ON	ON
+1.0VSG	ON	ON
+VGA_CORE	ON	OFF
+1.5VSG	ON	OFF
+BIF_VDDC	+VGA_CORE	+1.0VSG


VGA Power Enable Signal Mapping table

VGA_PWR_ON source signal	Whistler
+3.3VSG	VGA_ON
+1.8VSG	SUSP#
+1.0VSG	VGA_PWR_ON
+VDDCI	Combine with +VGA_CORE
+VGA_CORE	1.5_VDDC_PWREN
+1.5VSG	1.5_VDDC_PWREN





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title			ATI Thames XT M2_PWR_GND	
Size	C	Document Number	QML70 LA-8371P	
Date:	Wednesday, October 19, 2011	Sheet	21	of 53



For DDR3/GDDR5, MVDDQ = 1.5V

VDD1	CRB	Design
0.1u	6	6
1u	10	10
10u	6	6

VDD_CT	CRB	Design
0.1u	1	1
1u	3	3
10u	1	1


VDDR3	CRB	Design
1u	3	3
10u	1	1

VDDR4	CRB	Design
0.1u	1	1
1u	1	1

MPV18	CRB	Design
0.1u	2	2
1u	2	2
10u	1	1

SPV18	CRB	Design
0.1u	1	1
1u	1	1
10u	1	1

SPV10	CRB	Design
0.1u	1	1
1u	1	1
10u	1	1



PCIE_VDDR	CRB	Design
0.1u	2	2
1u	3	3
10u	1	1


PCIE_VDDC	CRB	Design
1u	7	5 (1@)
10u	1	1

VDDC	CRB	Design
1u	30	30
10u	10	3
22u	0	1


VDDCI	CRB	Design
1u	10	10
10u	3	4 (3@)
22u	0	1



VDDCI and VDDC should have separate regulators with a merge option on PCB
 For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator

For non-BACO designs, connect BIF_VDDC to VDDCI
 For BACO designs - see BACO reference schematics!




This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and | Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.
Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ATI Thames XT M2 VRAM A	
Size	Document Number	QML70 LA-8371P		Rev	02
Date:	Wednesday, October 19, 2011	ISheet	24	of	53




VGA Power

+1.5V to +1.5VSG (5.2A)


+3VS to +3VSG (60mA)



PX4.0: control by SUSP
 PX5.0: control by VGA_PWR_ON#










Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (2/8) PCIE, SMBUS, CLK
Size	Custom	Document Number	QML70 LA-8371P	Rev
Date	Wednesday, October 19, 2011	Sheet	26	of 53






Power Consumption:

- Pin5 (DPV33) < 20mA
- Pin 11 (DPV12) < 100mA
- Pin 15 (SWR_VCKK) < 100mA (layout trace > 60 mil)
- Pin 17 (SWR_LX) < 600mA (layout trace > 60 mil)
- Pin 18 (SWR_VDD) < 200mA (layout trace > 40 mil)
- Pin 22 (PVCC) < 50 mA
- Pin 43 (VCKK) < 50mA





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS Translator - RTD2132S Size: QML70 LA-8371P Document Number: QML70 LA-8371P Date: Wednesday, October 19, 2011 Sheet 27 of 53	
Rev	0.11				


CRT





LCD POWER CIRCUIT





Panel PWM Control




Panel Backlight Control







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITION DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P10-LVDS/CRT CONN QML70 LA-8371P Rev 0.2
Size	C	Document Number	QML70 LA-8371P	Rev
Date:	Wednesday, October 19, 2011	Sheet	28	of 53















8	HDMI_CLKP	HDMI_CLKP	0.1U_0402_16V7K	2	1	HDMI_CK-
8	HDMI_CLKN	HDMI_CLKN	0.1U_0402_16V7K	2	1	HDMI_CK+
8	HDMI_TX0P	HDMI_TX0P	0.1U_0402_16V7K	2	1	HDMI_D0+
8	HDMI_TX0N	HDMI_TX0N	0.1U_0402_16V7K	2	1	HDMI_D0-
8	HDMI_TX1P	HDMI_TX1P	0.1U_0402_16V7K	2	1	HDMI_D1+
8	HDMI_TX1N	HDMI_TX1N	0.1U_0402_16V7K	2	1	HDMI_D1-
8	HDMI_TX2P	HDMI_TX2P	0.1U_0402_16V7K	2	1	HDMI_D2+
8	HDMI_TX2N	HDMI_TX2N	0.1U_0402_16V7K	2	1	HDMI_D2-




HDMI






Security Classification	Compal Secret Data			Title	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P2A-LAN RTL8111E	
Size	Document Number	Rev		Date	
Custom	QML70 LA-8371P	0.11		Wednesday, October 19, 2011	
				Sheet	30 of 53








Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Compal Electronics, Inc.	
				P25-HD CODEC ALC259	
Size	Document Number			Rev	
Custom	QML70 LA-8371P			0.2	
Date:	Wednesday, October 19, 2011	Sheet	31	of 53	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Card Reader RTS5137 (only SD/MMC/MS function)



Card Reader Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title P26-RTS5137 Media Card Controller	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number QML70 LA-8371P
Date:	Wednesday, October 19, 2011	Sheet	32	of	53





Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.


LPC_FRAME# R	R599	1	2	0.0402 5%	LPC_FRAME#	LPC_FRAME#	13.37
LPC_AD3# R	R600	1	2	0.0402 5%	LPC_AD3	LPC_AD3	13.37
LPC_AD2# R	R601	1	2	0.0402 5%	LPC_AD2	LPC_AD2	13.37
LPC_AD1# R	R602	1	2	0.0402 5%	LPC_AD1	LPC_AD1	13.37
LPC_AD0# R	R603	1	2	0.0402 5%	LPC_AD0	LPC_AD0	13.37
PCI_RST# R	R604	1	2	0.0402 5%	PLT_RST#	LPC_AD0	13.37
CLK_PCI_DB R	R605	1	2	0.0402 5%	CLK_PCI_DB	CLK_PCI_DB	13



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WLAN/ WWAN/ m-SATA Size Custom Document Number QML70 LA-8371P Date: Wednesday, October 19, 2011 Sheet 33 of 53
Rev	0.2			




charger port: left side & near user




Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/07/29	Deciphered Date	2012/07/29
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			Title USB2/USB3/AUDIO
Doc#	0110	Rev	011
Date:	Wednesday, October 19, 2011	Sheet	35 of 53


Power Button




Screw Hole




Fan Control Circuit





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	PWRBTN/ FAN / Screws
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	Date		Sheet	Rev
	QML70 LA-8371P	Wednesday, October 19, 2011		36 of 53	0.11








INT_KBD Conn.





LED



Touch/B Connector




Lid Switch (Hall Effect Switch)






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB/EC ROM/TP/FUN/LED Document Number QML70 LA-8371P
Size	Date		Rev	0.2
Wednesday, October 19, 2011	Sheet	38	of	53


+5VALW TO +5VS (5,35A)




+1.1VALW TO +1.1VS (4A)





+3VALW TO +3VS (3A)



Instant On +3VALW TO +3V_FCH (1A)



+1.5V TO +1.5VS (0.5A)




Security Classification	Compal Secret Data	
Issued Date	2011/07/29	Deciphered Date
		2012/07/29


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
DC Interface		
Size B	Document Number	Rev
	QML70 LA-8371P	0.11
Date:	Wednesday, October 19, 2011	Sheet 39 of 53






DCIN jack P/N:SP02000N00,
need doble confirm P/N with ME



PH901 under CPU botten side :
CPU thermal protection at 90 degree C
Recovery at 50 degree C




Change DC040007T0L to DC040004L00
(Use DC040001V00 symbol)



For KB9012 --> Remove all 51_ON# circuit

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title PWR-DCIN / BATT CONN / OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number QML70 LA-8371P
				Date:	Wednesday, October 19, 2011
				Sheet	40 of 53
				Rev	0.2


for reverse input protection



	Min.	Typ	Max.
H-->L		17.23V	
L-->H		17.63V	
ILIM and external DPM			
		3.97A	

Please locate the RC
Near EC chip
2011-02-22


Security Classification		Compal Secret Data		Compal Electronics, Inc. PWR-CHARGER	
Issued Date	2011/07/29	Deciphered Date	2012/07/29		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Title Document Number QML70 LA-8371P	Rev 0.2
Date:	Wednesday, October 19, 2011	Sheet	41 of 53		



For KB930 --> Keep PR319, Remove PR322
 For KB9012 (Red square) --> Remove PR319
 Keep PR322


Security Classification	Compal Secret Data			Title	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	PWR-3.3VALWP/SVALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	QML70 LA-837IP
				Date	Wednesday, October 19, 2011
				Sheet	42 of 51
				Rev	0.01

0.75Volt +/- 5%
 TDC 0.525A
 Peak Current 0.75A
 OCP Current 0.9A




Mode	Level	+0.75VSP	VITREF_1.5V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.01
				Date:	Wednesday, October 19, 2011
				Sheet	44 of 51
				PWR-1.5VP / +0.75VSP	
				QML70 LA-8371P	



+1.1VALWP
I_{ocp} = 4.94A
 (6A, 240mils, Via NO. = 12)


Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.1VALWP	
				Size	Document Number
				QML70 LA-8371P	0.01
Date:				Wednesday, October 19, 2011	Sheet 45 of 51






+1.2VSP
I_{ocp}=13A

PJP702
@JUMP_43X39
(0.38A, 20mils, Via NO.=1)


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.2VSP/+2.5VSP	
Size	Document Number	QML70 LA-8371P		Rev	0.01
Date:	Wednesday, October 19, 2011	Sheet	46	of	51



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date		Compal Electronics, Inc.	
				+CPU CORE/VDDNB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Rev	
Custort	QML70 LA-8371P	Wednesday, October 19, 2011		01	
				Sheet	47 of 51




Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR DECOUPLING	
Size	A3	Document Number	QML70 LA-8371P	Rev	0.01
Date:	Wednesday, October 19, 2011	Sheet	48	of	51



Rtrip = 73.2K, OCP = 34.42A
 Rrf = 470K, FSW = 290KHz

VGA_PCIE	1.0V	1.1 V
PR924	4.53K	3K

For Whistler (Thames)
 $1/2\Delta I = 4.05A$
 $V_{trip} = 36.5K * 10uA = 0.365V$
 $I_{ocpmin} = 0.365V / (8 * 1.6m) + 1/2\Delta I = 28.51A + 4.05A = 32.56A$



Thames	
GPU_VID0	Core Voltage Level
1	0.9V
0	1.0V

Security Classification		Compal Secret Data	
Issued Date	2011/07/29	Deciphered Date	2012/07/29
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title VGA CORE			
Size	Document Number	Rev	
	QML70 LA-8371P	0.01	
Date:	Wednesday, October 19, 2011	Sheet	49 of 51

Version Change List (P. I. R. List) for Power Circuit

<i>Page#</i>	<i>Title</i>	<i>Date</i>	<i>Request Owner</i>	<i>Issue Description</i>	<i>Solution Description</i>
--------------	--------------	-------------	--------------------------	--------------------------	-----------------------------

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Compal Electronics, Inc.	
2011/07/29		2012/07/29		Power PIR	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	0.2
				Date:	Sheet
				Wednesday, October 19, 2011	50 of 53

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		Base on GPU Reference schematic	0.02	22	Reserve pull-up / pull-down resistor 100ohm on GCORE_SEN	08/30	SR
2			0.02	15	Modify Netname of SPI signal of U5	08/30	SR
3			0.02	26	Change Q91.2 from 1.5_VDDC_PWREN# to 1.5VSG_PWREN#	08/30	SR
4		These components are for VGA	0.02	26	Change BOM Structure of R349, R350, R354, R355, Q95, Q96 to PX0	08/30	SR
5		Base on AMD Comal CRB	0.02	8	Change pull-up voltage of APU_RST#, APU_PWRGD, APU_SVT, APU_SVC, APU_SVD, ALERT_L, ALLOW_STOP from +1.5V to +1.5VS	08/30	SR
6		For EMI request	0.02	15	Reserve R559, R561, C624, C625 @ FCH_SDCLK / FCH_SDWP	08/30	SR
7			0.02	36	Remove USB3.0 Host controller circuit	09/01	SR
8			0.02	17	Remove componets of HUDSON_M2	09/01	SR
9		Set PCIE FULL TX OUTPUT SWING to High (Full Swing)	0.02	19	Modify GPU Straps: GPU_GPI00 pull-high	09/01	SR
10			0.02	23	Reserve pull-high and pull-down resistor of MAA14/MBB14	09/01	SR
11		Base on Thames M2 datasheet	0.02	21	Modify U7.U13, U7.14 to NC	09/01	SR
12			0.02	19	Add THM_ALERT# to from U7.AG30 (GPU_THERMAL INT) to U34.6 (ADM1032) Add GPU_CTF from U7.AM17 (GPU_CTF) to U72.97 (EC)	09/02	SR
13			0.02	31	Reserve Analog microphone circuit	09/02	SR
14			0.02	9, 39, 45	Change control signal of 1.1VALWP from SPOK to FCH_1.1PWR_EN Change +1.1V_FCH to +1.1VALW	09/02	SR
15			0.02	15, 37	Connect U72.92 (EC) to U2.V1 (FCH)for SYS ROM Write Protect	09/02	SR
16			0.02	35	Co-lay AI Charger	09/02	SR
17			0.03	31	Modify Analog Microhpone circuit base on Vendor suggestion	09/05	SR
18			0.03	22	Add decoupling cap. base on GPU check list	09/06	SR
19			0.03	17	Change decoupling cap. base on FCH check list	09/06	SR
20			0.03	27	Change LVDS translator to RTD2136	09/06	SR
21			0.03	28	Add pull-up resistor R129, R132 (2.2K) of FCH_CRT_DDC_SDA / SCL	09/06	SR
22			0.03	13	Change R99 to 22ohm (CLK_SD_48M)	09/07	SR
23			0.03	14	Pull-down PEG_CLKREQ#	09/08	SR
24			0.03	37	Change Board ID, R398: 0ohm	09/08	SR
25			0.03	34	Change Power source of ODD from +5VS to +5VALW	09/09	SR
26			0.03	33	Change Power source of WLAN from +3VALW to +3VS	09/09	SR
27			0.03	32	Add power source for none Card Reader IC solution	09/09	SR

Security Classification		Compal Secret Data		Compal Electronics, Inc. HW-PIR1		
Issued Date	2011/07/29	Deciphered Date	2012/07/29			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Title Size Custom	Document Number QML70 LA-8371P	Rev 0.2
				Date: Wednesday, October 19, 2011	Sheet 51 of 53	

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1			0.2	15	Change U5 power from +3V_PCH to +3V_FCH	10/11	SR2
2			0.2	15	Change GBE_MDIO pull-up voltage from +3VALW to +3V_FCH	10/11	SR2
3	Blue Screen after install VGA Driver		0.2	25	SWAP QSB7 and QSB#7	10/11	SR2
4			0.2	32	Delete Net SDCD, SDWP# that connect to EC Add MOSFET inverter of SDWP#	10/11	SR2
5			0.2	8	Un-mount pull-high resistor of APU_SVT, APU_SVC, APU_SVD	10/11	SR2
6			0.2	28	Follow QCL70 pin define	10/11	SR2
7			0.2	38	Modify Touch Pad pin define	10/11	SR2
8		For voltage leakage	0.2	8	Change pull-high voltage of APU_PROCHOT#, APU_THERMTRIP#, APU_SVT, APU_SVC, APU_SVD, ALERT_L, ALLOW_STOP, APU_RST#, APU_PWRGD, APU_SIC, APU_SID	10/11	SR2
9		Base on AMD recommend	0.2	24, 25	Change R299, R300, R309, R310, R319, R320, R325, R326 from 56ohm to 40.2ohm	10/11	SR2
10			0.2	37	Change Board ID to "1" for SR2	10/13	SR2
11			0.2	22	Seperate VDDC and VDDCI of VGA	10/14	SR2
12			0.2	23	Reserve R611, R612 for MAA14, MAB14	10/14	SR2
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							

Security Classification		Compal Secret Data		Title			
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Compal Electronics, Inc.			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				HW-PIR2			
				Size	Document Number	Rev	
				Custom	QML70 LA-8371P	0.2	
Date: Wednesday, October 19, 2011				Sheet	52 of 53		

www.s-manuals.com