

Compal Confidential

Model Name : Q3ZMC

File Name : LA-8481P

Compal Confidential


Q3ZMC UMA M/B Schematics Document

Intel Ivy/Sandy Bridge SFF BGA 1023p Processor
/Panther Point 989p PCH
/ DDR3L Memory Down *8

2012-04-11

REV: 1.0 (MP SMT)

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Q3ZMC M/B LA-8481P Schematic	1.0
				Date: Thursday, April 12, 2012	Sheet 1 of 51



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Q3ZMC M/B LA-8481P Schematic
				Rev 1.0
				Date: Thursday, April 12, 2012 Sheet 2 of 51

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VTTP to +1.05VS_VTT switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VTT to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.35V	+1.35VP to +1.35V power rail for DDR3L	ON	ON	OFF
+1.35VS	+1.35V to +1.35VS switched power rail	ON	OFF	OFF
+0.675VS	+0.675VSP to +0.675VS switched power rail for DDR3L terminator	ON	OFF	OFF
+1.5VS	+1.5VSP to +1.5VS power rail for PCH	ON	OFF	OFF
+1.8VS	+3VALW to 1.8VS switched power rail for PCH	ON	OFF	OFF
+3VALW	+3VALWP to +3VALW always on power rail	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Resistor)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW always on power rail	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

EC SM Bus2 address

Device	Address

PCH SM Bus address

Device	Address
ChannelA	A0 1010 000X
ChannelB	A4 1010 010X

BOM Config

4319HNBOL01 :UMA@/DDR3L@/eDP@/USB3.0@/9012@/TB@/IVB@/HM77@/DS3@/TXM@/TPM@/128@/
 4319HNBOL02 :UMA@/DDR3L@/eDP@/USB3.0@/9012@/TB@/IVB@/HM77@/DS3@/TXM@/TPM@

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.10.2
1	0.3 DVT:unknown MCU+MKS Motor,With TB IC
2	0.4 PVT1:PADAUK MCU+MKS Motor,Without TB IC
3	0.4 PVT2:PADAUK MCU+MKS Motor,With TB IC
4	1.0
5	
6	
7	


BTO Option Table

BTO Item	BOM Structure
Unpop	@
Connector	CONN@
UMA	UMA@
CPU	IVB@
PCH	HM77@
DDR3	DDR3@
DDR3L	DDR3L@
On Board DRAM	X76@
128bit RAM	128@
eDP	eDP@
LVDS	LVDS@
USB2.0 Conn	USB2.0@
USB3.0 Conn	USB3.0@
Thunderbolt	TB@
KB930	930@
KB9012	9012@
Normal S3	S3@
Deep S3	DS3@
TPM+TCM	TXM@
TPM	TPM@
TCM	TCM@

USB Port Table

USB 2.0	USB 1.1	Port	2 External USB Port
		0	USB port (Rear side 3.0)
		1	USB port (Rear side 3.0)
		2	
		3	
		4	
		5	
		6	
		7	
		8	
		9	Debug Port
		10	Camera
		11	
		12	mSATA(Reserve)
		13	BlueTooth

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
				Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Q3ZMC M/B LA-8481P Schematic Date: Thursday, April 12, 2012 Sheet 3 of 51




PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms

PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

UMA only=>PEG NC

eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms, even if disable eDP function...

Add eDP circuit



ULV type P/N:
 1.SA00005B000: S IC AV8063801057400 QBP7 K0 1.7G BGA
 2.SA00005AZ30: S IC AV8063801057401 QBTP K0 1.5G BGA

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title PROCESSOR(1/7) DMI,FDI,PEG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number Q3ZMC M/B LA-8481P Schematic
Date:	Thursday, April 12, 2012	Sheet	4 of 51	Rev	1.0

PCH->CPU
 UNCOREPWRGOOD:非CORE外的電OK
 SM_DRAMPWROK:DRAM power ok
 RESET#:都ok後請CPU做reset

Follow DG 1.2 & CRB1.0

Follow DG 1.2 & CRB1.0
 Buffered reset to CPU

Follow DG 1.2 & CRB1.0

PROC_SELECT#
 Future platforms,PH VCPLL and connect to PCH DF_TVS


偵測CPU有無安裝
 XBOX 三紅功能

Processor Pullups follow CRB1.0

Use open drain MOS:
 +1.05VS_VTT PH pop 75ohm
 series resistor pop 43ohm

UNCOREPWRGOOD:除了CPU_CORE以外的電OK
 SM_DRAMPWROK:DRAM power ok

Use open drain MOS:
 +1.35VS PH pop 200ohm
 series resistor pop 130ohm




Checklist 1.0 P.64 Processor Graphis Disable Guide
 DIS only SKU or UMA eDP disable
 DPLL_REF_SSCLK PD 1K_5% to GND
 DPLL_REF_SSCLK# PH 1K_5% to +1.05VS_VTT



DDR3 Compensation Signals
 Trace:10mil, Spacing:13mil, Max.Length:500mil

CRB1.0 PH 1K +3VS
 Check list 1.0 PH 5K +3VS
 Check list 1.2 PH 10K +3VS
 Debug port DG1.1-1.2 50-5K ohm

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Q3ZMC M/B LA-8481P Schematic Date: Thursday, April 12, 2012
				Rev 1.0
				Sheet 5 of 51




Address 0~13:For 128*16
 Address 0~14:For 256*16
 Address 0~15:For 512*16




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Q3ZMC M/B LA-8481P Schematic Date: Thursday, April 12, 2012
				Rev 1.0
				Sheet 6 of 51

CFG Straps for Processor


PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed





eDP enable	
CFG4	* 1: Disable 0: Enable



PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) 1x16 PCI Express 10: 2x8 PCI Express 01: Reserved 00: 1x8, 2x4 PCI Express




PEG DEFER TRAINING CRB1.0 P.12	
CFG7	1: (Default) PEG Train immediately following xxRESET de assertion 0: PEG Wait for BIOS for training



These pins are for solder joint reliability and non-critical to function. For BGA only.

INTEL Recommend VCC
3*330uF,12*22uF(0805),16*2.2uF(0402)
PD0.9



POWER


CORE SUPPLY

PEG IO AND DDR IO

QUIET RAILS

SVID

SENSE LINES



INTEL Recommend VAXG
 2*330uF,5*22uF(0805),6*10uF(0603),6*1uF(0402)
 PD 0.9

ULV SC/DC GT1: 18A
 GT2: 33A

POWER

SA_DIMM_VREFDQ
SB_DIMM_VREFDQ
 For Future CPU M3 support,
 Sandy bridge not support M3,
 Check list1.0 & CRB say can NC

+V_SM_VREF should have 20 mil trace width

INTEL Recommend VDDQ
 1*330uF,8*10uF(0603),10*1uF(0402)
 PD0.9

Short for +1.35VS to +1.35V_CPU_VDDQ

Check List R1.5
 VCCAXG_SENSE:100ohm ±5% pull-up to VCC near processor.
 VSSAXG_SENSE:100ohm ±5% pull-down to GND near processor.

INTEL Recommend VCCPLL
 1*330uF,2*1uF(0402)
 PD 0.9

INTEL Recommend VCCSA
 1*330uF,5*10uF(0603),5*1uF(0402)
 PD0.9

- A446 VAXG[1]
- AB47 VAXG[2]
- AB50 VAXG[3]
- AB51 VAXG[4]
- AB52 VAXG[5]
- AB53 VAXG[6]
- AB55 VAXG[7]
- AB56 VAXG[8]
- AB58 VAXG[9]
- AC61 VAXG[10]
- AD47 VAXG[11]
- AD48 VAXG[12]
- AD50 VAXG[13]
- AD51 VAXG[14]
- AD52 VAXG[15]
- AD53 VAXG[16]
- AD55 VAXG[17]
- AD56 VAXG[18]
- AD59 VAXG[19]
- AD59 VAXG[20]
- AE46 VAXG[21]
- N45 VAXG[22]
- F47 VAXG[23]
- P48 VAXG[24]
- P50 VAXG[25]
- P51 VAXG[26]
- P52 VAXG[27]
- P53 VAXG[28]
- P55 VAXG[29]
- P56 VAXG[30]
- P61 VAXG[31]
- T48 VAXG[32]
- T58 VAXG[33]
- T59 VAXG[34]
- T61 VAXG[35]
- U46 VAXG[36]
- V47 VAXG[37]
- V48 VAXG[38]
- V50 VAXG[39]
- V51 VAXG[40]
- V53 VAXG[41]
- V52 VAXG[42]
- V53 VAXG[43]
- V56 VAXG[44]
- V58 VAXG[45]
- V59 VAXG[46]
- W50 VAXG[47]
- W51 VAXG[48]
- W52 VAXG[49]
- W53 VAXG[50]
- W55 VAXG[51]
- W56 VAXG[52]
- W61 VAXG[53]
- Y48 VAXG[54]
- Y61 VAXG[55]
- VAXG[56]

GRAPHICS

DDR3 - 1.5V RAILS

QUIET RAILS

1.8V RAIL

SA RAIL


VCCSA VID Lines

IVY BRIDGE_BGA1023
 IVB@

Security Classification	Compal Secret Data	
Issued Date	2012/4/6	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

VCCSA_VID
 For 2012 future CPU
 VCCSA voltage select









VCCSA					
VID0	VID1	Vout	SNB	IVB	ULV
0	0	0.9V	V	V	V
0	1	0.8V	V	V	V
		0.85V			
1	0	0.725V	X	V	V
1	1	0.675V	X	V	V




Security Classification	Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Compal Electronics, Inc. PROCESSOR(7/7) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Q3ZMC M/B LA-8481P Schematic Rev 1.0
Date:	Thursday, April 12, 2012	Sheet	10	of 51

Channel A

- <6> DDR_A_MA0..15
- <6> DDR_A_DQS#0..7
- <6> DDR_A_DQS0..7
- <6> DDR_A_DQ0..63




DDR3 CTL/ADD Termination



1. CAD Note: Cterm= 1.6pF should be kept near feeding point of first SDRAM
 2. CAD Note: Rtt= 30.1ohms, Ctt= 0.1uF should be kept within 600mills from last SDRAM

Delete U70 SPD EEROM circuit
 SA00004KS00
 S IC EE 2K AT24C02C-XHM-T TSSOP 8P








External DDR Thermal Sensor



SA00003PU00
 S IC W83L771AWG-2 TSSOP8P
 SA00003PU00




Security Classification	Compal Secret Data		Title
Issued Date	2012/4/6	Deciphered Date	2013/4/6
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title DDRIII DIMMA Document Number Q32MC/MB LA-8481P Schematic Date: Thursday, April 12, 2012
SA00003PU00 S IC W83L771AWG-2 TSSOP8P			Rev 1.0 Sheet 11 of 51

Channel B















Delete U71 SPD EEROM circuit
SA00004KS00
S IC EE 2K AT24C02C-XHM-T TSSOP 8P

Layout Note:
Place near each memory part




1. CAD Note: Cterm= 1.6pF should be kept near feeding point of first SDRAM
2. CAD Note: Rtt= 30.1ohms, Ctt= 0.1uF should be kept within 600mils from last SDRAM

Security Classification	Compal Secret Data		Issued Date	Deciphered Date	2013/4/6	File
			2012/4/6			DDR3II DIMMB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THE SHEET FOR THE INFORMATION IT CONTAINS.						
Doc No	Doc Name		Doc Date	Doc Rev	Doc Ver	Doc Title
	Q3ZMC M/B LA-8481P Schematic		Thursday, April 12, 2012	1.0	1.0	





Switchable Graph	
Switchable	GPIO21
0	1
★ Non SG	1



Boot BIOS Strap		
Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
★ SPI	1	1

No use PH 10K +3V3
GPIO19 has internal Pull up







+3VS		R810	10K_0402_5%
UMA@			
DGPU_PRSTNT#			
		R828	10K_0402_5%

+3VS		R611	1M_0402_5%
XTAL25_IN			
XTAL25_OUT			
		R611	1M_0402_5%
		C744	8.2P_0402_50V8D
		C745	8.2P_0402_50V8D

GPIO67		
DGPU_PRSTNT#		
DIS, Optimus	0	
UMA	1	

Check List R1.0 p.37
Clock Req# pull high power source




Security Classification		Compal Secret Data	
Issued Date	2012/4/6	Deciphered Date	2013/4/6
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc. PCH (2/8) PCIE, SMBUS, CLK	
Size	Document Number	Rev	1.0
Custom	Q3ZMC M/B LA-8481P Schematic	Date:	Thursday, April 12, 2012
		Sheet	14 of 51




4mil width and place within 500mil of the PCH

not support Deep S4,S5 mux with SUS_PWR_DN_ACK


not support AMT APWROK can mux with PWROK (check list1.0 P.40)






COUGARPOINT_FCBGA989-D SA00005AGIO S IC BD82HM77 SLJ8C C1 BGA 989P PCH ABOI HM77@ 是否改為NC



not support Deep S4,S5 DPWROK mux with RSMRST# check list1.0 P.42



CRB=>1k ohm Follow Check List R1.5
not support Deep S4,S5 can NC PCH EDS1.2 P.74



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	PCH (3/8) DMI, FDI, PM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Thursday, April 12, 2012	Sheet	15	of 51

UMA Panel Backlight ON/OFF

<32> ENBKL ← ENBKL R612 2 @ 1 0.0402_5% IGPU BKLT_EN




PD 100K
at EC side

Delete LVDS function


LVDS disable:
DATA/Clock/Control can NC
VCC_TX_LVDS,VCCA_LVDS connected to GND

CRT disable:
DATA/Clock/Control can NC
DAC_IREF still need PD
VCCADAC connected to +3VS

For CRT diable
=>Change 1K 0.5% to 5%



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title PCH (4/9) LVDS,CRT,DP,HDMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
Custom	Q3ZMC M/B LA-8481P Schematic	Thursday, April 12, 2012		16	1.0




Boot BIOS Strap			
	GPIO19	GPIO51	Boot BIOS Destination
GNT1# / GPIO51	0	1	Reserved
Internal PH	1	0	PCI
	0	0	SPI *
	0	0	LPC

Used as GPIO only. External pull-up of 8.2 kOhms to 10 kOhms to +V3.3S required.

Used as GPIO only. 無須PH(Internal PH),如做GPIO PH +V3VS


Only GPIO function



COUGARPOINT_FCBGA989-D
SA00005AG10 S IC BD82HM77 SLJ8C C1 BGA 989P PCH ABOI HM77@

DMI,FDI Termination Voltage	
DF_TV5	Set to Vcc when HIGH
	Set to Vss when LOW

DG1.2 CRB1.0 PH 2.2K series 1K For 2012 support






CLOSE TO THE BRANCHING POINT

- USB3 (side)
- USB3 (side)
- USB3 (side)
- USB3 (side)

- WLAN USB(Bluetooth)
- Debug Port
- CMOS Camera (LVDS)
- Mini Card (mSATA)

Some PCH config not support USB port 6 & 7.




HDA_SYNC PH(PLL =+1.5VS)



GPIO28

On-Die PLL Voltage Regulator



This signal has a weak internal pull up
 * H : On-Die PLL voltage regulator enable
 L : On-Die PLL Voltage Regulator disable



Deep S4,S5 wake event signal
 RTC alarm,Power BTN,GPIO27
 PCH_GPIO27 (Have internal Pull-High)
 Deep S4,S5 wake event signal
 No use PD to GND,HR Check list1.0 P.70





SATA2GP/GPIO36,SATA3GP/GPIO37
 1.Used as for Mechanical Presence detect -
 Use a weak external pull-up (150K-200K Ohms) to Vcc3_3
 or use 10K external pull-up that is enabled only
 after PLTRST# de-assertion.
 2.Used as GP Input (Pin HW default) -
 Ensure GPI is not driven high during strap sampling window
 3.Unused as GPIO or SATA*GP -
 Use 8.2K-10K pull-down to ground.





GPIO24 Unmultiplexed
 NOTE: GPIO24 configuration register bits are not cleared by CR9h reset event.
 CRB1.0 PH10K to +3VALW

No use PH 10K +3VS	<24> TB_PLUG_EVENT	T7	
No use PH 10K +3VS	PCH_GPIO1	A42	
No use PH 10K +3VS	DGPU_HPD_INT#	H36	
	<32> EC_SCI#	E38	
	<32> EC_SMI#	C10	
No use PH +3VALW	<24> TB_FORCE_PWR	C4	
No use PH +3VALW	EC LID SW OUT	<32> EC_LID_OUT#	G2
No use PH +3VS	<29> MSATA_DET#	U2	
	DGPU_PWROK	D40	
No use PH 10K +3VS	PCH_GPIO22	T5	
CRB1.0 PH 10K +3VALW	PCH_GPIO24	E8	
No use PD 10K to GND	PCH_GPIO27	E16	
No use PH 10K +3VALW	PCH_GPIO28	P8	
No use PH 10K +3VS	IPCH_GPIO34	K4	
No use can NC(+3VS power plane)	RAID0_DET	K1	
Can't PH	ODD_DETECT#	V8	
Can't PH	WWAN_OFF#	M5	
No use PH 10K +3VS	Optimus(L)/ non optimus(H)	OPTIMUS_EN#	N2
No use PH 10K +3VS	PCH_GPIO39	M3	
No use PH 10K +3VS	IPCH_GPIO48	V13	
SATA5GP&TEMP_ALERT# CRB PH 10K +3VS	TB_SMB_CK_GPIO7	V3	
No use PH +3VALW	PCH_GPIO57	D6	





GPIO36/GPIO37 is Strap functionality that requires internal pull down to be sampled at rising PWROK. When uses as SATA2GP/SATA3GP for mechanical presence detect -use a external pull up 150K-200K ohm to Vcc3_3
 When used as GP input -ensure GPI is not driven high during strap sampling window
 When Unused as GPIO or SATA*GP -use 8.2K-10K pull-down check list page 47




Project ID	GPIO69	GPIO70
* x	0	0
x	0	1
x	1	0
x	1	1

U37F	BMBUSY# / GPIO0	TACH4 / GPIO68	C40	ODD_EN#
	TACH1 / GPIO1	TACH5 / GPIO69	B41	PCH_GPIO69
	TACH2 / GPIO6	TACH6 / GPIO70	C41	PCH_GPIO70
	TACH3 / GPIO7	TACH7 / GPIO71	A40	PCH_GPIO71
	GPIO8			
	LAN_PHY_PWR_CTRL / GPIO12			
	GPIO15			
	SATA4GP / GPIO16			
	TACH0 / GPIO17			
	SCLK / GPIO22			
	GPIO24 / MEM_LED			
	GPIO27			
	GPIO28			
	STP_PC# / GPIO34			
	GPIO35			
	SATA2GP / GPIO36			
	SATA3GP / GPIO37			
	SLOAD / GPIO38			
	SDATAOUT0 / GPIO39			
	SDATAOUT1 / GPIO48			
	SATA5GP / GPIO49			
	GPIO57			
	VSS_NCTF_15	BG2		
	VSS_NCTF_16	BG48		
	VSS_NCTF_17	BH3		
	VSS_NCTF_18	BH47		
	VSS_NCTF_19	BJ4		
	VSS_NCTF_20	BJ44		
	VSS_NCTF_21	BJ45		
	VSS_NCTF_22	BJ46		
	VSS_NCTF_23	BJ5		
	VSS_NCTF_24	BJ6		
	VSS_NCTF_25	C2		
	VSS_NCTF_26	C48		
	VSS_NCTF_27	D1		
	VSS_NCTF_28	D49		
	VSS_NCTF_29	E1		
	VSS_NCTF_30	E49		
	VSS_NCTF_31	F1		
	VSS_NCTF_32	F49		




	GPIO39	GPIO23	GPIO22
Elpida DDP 1GB*8 (Ch A,B)	0	0	0
Elpida DDP 1GB*4 (Ch A)	0	0	1
Elpida Mono 512MB*8 (Ch A,B)	0	1	0
Hynix Mono 512MB*8 (Ch A,B)	0	1	1



Remove NCTF test point
 2011/9/23

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	PCH (6/9) GPIO, CPU, MISC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Q3ZMC M/B LA-8481P Schematic	1.0
				Date: Thursday, April 12, 2012	Sheet 18 of 51



On-Die PLL Voltage Regulator
 H : On-Die PLL voltage regulator enable
 VCCFDIPLL, VCCAPLLEXP, VCCAPLLDM2, VCCAPLLSATA

On-Die PLL Voltage Regulator
 H : On-Die PLL voltage regulator enable
 VCCFDIPLL, VCCAPLLEXP, VCCAPLLDM2, VCCAPLLSATA

VCCVRM ==> 1.5V FOR MOBILE
 VCCVRM ==> 1.8V FOR DESKTOP
 VCCVRM = 160mA detal waiting for newest spec
 HDA_SYNC PH(PLL =+1.5VS)

Thermal Sensor share with VCCADAC power rail so can't remove this power

I/O Buffer Voltage

Internal PLL and VRM(+1.5VS)


DMI buffer logic

Core Well I/O Buffer

VccDFTERM should PH +1.8VS or +3VS

For SPI control logi

PCH Power Rail Table			
Voltage Rail	Voltage	S0 Iccmax Current(A)	
V_PROC_IO	1.05	0.001	Processor I/F
V5REF	5	0.001	PCH Core Well Reference Voltage
V5REF_Sus	5	0.001	Suspend Well Reference Voltag
Vcc3_3	3.3	0.266	I/O Buffer Voltage
VccADAC	3.3	0.001	Display DAC Analog Power. This power is supplied by the core well.
VccADPLLA	1.05	0.08	Display PLL A power
VccADPLLB	1.05	0.08	Display PLL B power
VccCore	1.05	1.3	Internal Logic Voltage
VccDMI	1.05	0.042	DMI Buffer Voltage
VccIO	1.05	2.925	Core Well I/O buffers
VccASW	1.05	1.01	1.05 V Supply for Intel R Management Engine and Integrated LAN
VccSPI	3.3	0.02	3.3 V Supply for SPI Controller Logic
VccDSW	3.3	0.003	3.3v supply for Deep S4/S5 well
VccpNAND	1.8	0.19	1.8V power supply for DF_TV5
VccRTC	3.3	6 uA	Battery Voltage
VccSus3_3	3.3	0.266	Suspend Well I/O Buffer Voltage
VccSusHDA	3.3 / 1.5	0.01	High Definition Audio Controller Suspend Voltage
VccVRM	1.8 / 1.5	0.16	1.8 V Internal PLL and VRMs (1.8 V for Desktop)
VccCLKDMI	1.05	0.02	DMI Clock Buffer Voltage
VccSSC	1.05	0.095	Spread Modulators Power Supply
VccDIFFCLKN	1.05	0.055	Differential Clock Buffers Power Supply
VccALVDS	3.3	0.001	Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8	0.06	Analog power supply for LVDS (Mobile Only)



GPIO28
On-Die PLL Voltage Regulator
H : On-Die PLL voltage regulator enable
VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2, VCCAPLLSATA

+1.05V analog internal clock PLL Can NC
Not support Deep S4,S5 connect to +3VALW
supplied by internal 1.05V VR must NC

supplied by internal 1.05V VR must NC


GPIO28
On-Die PLL Voltage Regulator
H : On-Die PLL voltage regulator enable
VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2, VCCAPLLSATA

Isolation between SSC (AG33) and DIFFCLKN (AF33, AF34, AG34) 18mil width (DIFFCLKN) 10mil (SSC)


supplied by internal 1.05V VR Must NC

Need +3VALW and 0.1U close PCH

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
				PCH (8/9) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number	Q3ZMC M/B LA-8481P Schematic		Rev	1.0
Date	Thursday, April 12, 2012	Sheet	20	of 51








COUGARPOINT_FCBGA989-D
SA00005AG10 S IC BD2HM77 SLJ8C C1 BGA 989P PCH ABO!
HM77@




COUGARPOINT_FCBGA989-D
SA00005AG10 S IC BD2HM77 SLJ8C C1 BGA 989P PCH ABO!
HM77@

Security Classification	Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Compal Electronics, Inc. PCH (9/9) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Q3ZMC M/B LA-8481P Schematic Date: Thursday, April 12, 2012
				Rev 1.0
				Sheet 21 of 51


Panel POWER CIRCUIT




eDP panel + Card Reader Conn.







To LED/B Conn.




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Custom Q3ZMC M/B LA-8481P Schematic
Date	Thursday, April 12, 2012	Sheet	22 of 51	Rev 1.0








<16>	PCH_DPB_N0	C280	2	1	.1U_0402_16V7K	HDMI TX2-
<16>	PCH_DPB_P0	C281	2	1	.1U_0402_16V7K	HDMI TX2+
<16>	PCH_DPB_N1	C283	2	1	.1U_0402_16V7K	HDMI TX1-
<16>	PCH_DPB_P1	C282	2	1	.1U_0402_16V7K	HDMI TX1+
<16>	PCH_DPB_N2	C287	2	1	.1U_0402_16V7K	HDMI TX0-
<16>	PCH_DPB_P2	C286	2	1	.1U_0402_16V7K	HDMI TX0+
<16>	PCH_DPB_N3	C285	2	1	.1U_0402_16V7K	HDMI CLK-
<16>	PCH_DPB_P3	C284	2	1	.1U_0402_16V7K	HDMI CLK+





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Q3ZMC M/B LA-8481P Schematic
Date	Thursday, April 12, 2012	Sheet	23 of 51	Rev 1.0





Function	SEL /HPD_SEL /AUX_SEL
Port A is active	L
Port B is active	H



HPD	CFG1	CFG2	LSRX	Mode	Comments
1	0	0	X	DP	
1	1	X	X	HDMI	
0	0	1	0	TBT	TBT cable but no TBT link
0	0	1	1	TBT	TBT mode
0	X	0	X	None	Cable is disconnected



Security Classification		Compal Secret Data		Title	
2012/4/6	2013/4/6	Deciphered Date	2013/4/6	Intel Thunderbolt(2/4)	
Issued Date		Deciphered Date		Customer	
2012/4/6		2013/4/6		Q3ZMCM M/B LA-8481P Schematic	
This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date		Rev	
Thursday, April 12, 2012		Sheet		1.0	
25		of		51	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				Customer	
				Rev	
				Date	
				Sheet	
				of	
				51	

Intel Thunderbolt(3/4)
 Q3ZMC M/B LA-8481P Schematic
 Rev 1.0
 Thursday, April 12, 2012


+3VS_POC to +3VS_LC

VCC3V3_LC max current 350mA




+3VALW to +3VS_POC

60mil



VCC3V3POC, IC CONN max current 500mA ;
VCC3V3POC, DP CONN max current 500mA ;
VCC3V3POC to VCC3V3 max current 350mA ;

Discharge circuit






- _VCC1V05_LC, max current 750mA
- _VCC1V05_CIO, max current 1.5A
- _VCC3V3POC, max current 5mA
- _VCC3V3_LC, max current 350mA
- _VCC_DP@3V, max current 500mA
- _VCC_DP@12V, max current 0.8A

in the case of 12V min power should be 10W


VCC1V05_LC, max current 750mA
VCC1V05_CIO, max current 1.5A

+1.05VS_LC to +1.05VS_CIO





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer
Q3ZMC M/B LA-8481P Schematic				Rev 1.0
Date:	Thursday, April 12, 2012	Sheet	27	of 51


For Wireless LAN




	BT Enable	BT Disable
BT_ON#	L	H
BT_CTRL	H	L



For mSATA




Function	RAID0_DET
Port0,1	H
Port0	L





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				mSATA HDD Connector Q3ZMC M/B LA-8481P Schematic Date: Thursday, April 12, 2012
Size	Document Number	Sheet	29	Rev
Custom	Q3ZMC M/B LA-8481P Schematic	of	51	1.0

MOTOR/RTC











TPM




TPM -Address:
 Pin9 BADD
 1: 7Eh-7Fh (Default)
 0: EEh-EFh

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Q3ZMC M/B LA-8481P Schematic Date: Thursday, April 12, 2012 Sheet 30 of 51
Rev	1.0			





Security Classification		Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	USB3.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Q3ZMC M/B LA-8481P Schematic	
Date: Thursday, April 12, 2012				Sheet	31 of 51



KB930&9012 Co-Layout Item
 Pin 111 is a power source for HW operation of KB9012. So, power plan will be different between KB930 and KB9012.



Pin74(KB930),Pin118(KB9012) are with different PECE pin location, so HW must co-layout for it. Please make sure which EC pin will be connected to PECE circuit.

Pin104 co-layout circuit is for power fail function of KB930 and KB9012. At KB930, PCH_PWROK will be connected to pin 104. At KB9012, PCH_PWROK will be connected to pin 32, and VCOUT0_PH will be connected to pin 104.





Security Classification		Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	EC ENE-KB930/KB9012	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	Q3ZMC M/B LA-8481P Schematic			Rev	1.0
Date:	Thursday, April 12, 2012	Sheet	32	of 51	



KB Conn.




TP Conn.





Audio/B 20pin



Battery Reset




ON/OFF BTN Motor BTN




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Q3ZMC M/B LA-8481P Schematic				1.0
Date:	Thursday, April 12, 2012	Sheet	33	of 51


FAN Conn



Stand-Off











Thermal module








定位孔




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title Step Motor, FAN, Screw Hole	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	Rev
				Q3ZMC M/B LA-8481P Schematic	1.0
Date:				Thursday, April 12, 2012	Sheet 34 of 51



Security Classification	Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Thursday, April 12, 2012			Sheet 35	of 51





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2012/4/6		Deciphered Date		2013/4/6		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								DCIN/PRECHARGE		Rev 1.0	
Date:		Thursday, April 12, 2012		Sheet		36		of		51	




	G718	ENE9012
65W	3.92K	2.21K
90W	8.87K	6.98K
VCIN1	1.456V	1.2V
	1.148V	0.925V


For 65W adapter==>action 70W , Recovery 54W
 For 90W adapter==>action 97W , Recovery 75W
 For 40W thunder bolt adapter==>action 50W , Recovery 38W
 VCIN1=0.9V recover = 0.683V



PH1 under CPU bottom side :
 CPU thermal protection at 92 degree C for reference



for reverse input protection




Vin Detector			
	Min.	Typ	Max.
L-->H	17.852V	18.063V	18.275V
H-->L	17.476V	17.687V	17.898V

ILIM and external DPM			
	Min.	Typ	Max.
	3.906A	4.006A	4.108A

Security Classification		Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	PWR DCIN / Pre-charge	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Q3ZMC M/B LA-8481P Schematic	
				Date:	Thursday, April 12, 2012
				Sheet	38 of 51
				Rev	1.0

Note:
 Use TPS51125 IC can remove RTC refernece LDO
 Use TPS51427 IC must keep RTC refernece LDO



+3.3VALWP Ipeak=7A ; Imax=4.9A
 $\Delta I = 2.2036A \Rightarrow 1/2 \Delta I = 1.1017A$ (F=375K Hz)
 $R_{ds(on)} = 16.5 \text{ ohm (max)} ; R_{ds(on)} = 13.5 \text{ ohm (typical)}$
 $I_{limit_min} = (147K * 10uA) / (10 * 16.5m * 1.2) = 7.42A$
 $I_{limit_max} = (147K * 10uA) / (10 * 13.5m * 1.2) = 9.07A$
 $I_{ocp} = I_{limit} + 1/2 \Delta I = 8.52A \sim 10.174A$


RT8205
 TONSEL=VREF (1) SMPS1=300KHZ (+5VALWP)
 (2) SMPS2=375KHZ (+3VALWP)

 TPS51125A
 TONSEL=VREF (1) SMPS1=245KHZ (+5VALWP)
 (2) SMPS2=305KHZ (+3VALWP)
 3.3VALWP $\Delta I = 2.709A$ (Freq=305KHz)
 $I_{ocp} = 8.7746A \sim 10.42$
 5VALWP $\Delta I = 3.199A$ (Freq=245KHz)
 $I_{ocp} = 9.0195A \sim 10.673A$

+5VALWP Ipeak=7A ; Imax=4.9A
 $\Delta I = 2.6129A \Rightarrow 1/2 \Delta I = 1.3064A$ (F=300K Hz)
 $R_{ds(on)} = 16.5 \text{ ohm (max)} ; R_{ds(on)} = 13.5 \text{ ohm (typical)}$
 $I_{limit_min} = (147K * 10uA) / (10 * 16.5m * 1.2) = 7.42A$
 $I_{limit_max} = (147K * 10uA) / (10 * 13.5m * 1.2) = 9.07A$
 $I_{ocp} = I_{limit} + 1/2 \Delta I = 8.7264A \sim 10.38A$

Security Classification	Compal Secret Data		Title	Size	Document Number	Rev
Issued Date	2012/4/6	Deciphered Date				
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Compal Electronics, Inc. 3VALW/5VALW Chief River VC		1.0	
Date:	Thursday, April 12, 2012	Sheet	39	of	51	

Ipeak = 9.8A, I_{max} = 6.86A
 Delta I = 2.88A, F = 290KHz, R_{ton} = 887K ohm
 R_{trip} = 19.6K ohm
 OCP = 13.45~16.56A



need change OCP setting

FB=0.75V
 To GND = 1.5V
 To VDD = 1.35V



FB=0.6V
 Note: Iload(max)=3.5A

STATE	S3	S5	1.35VP	VTT_REFP	0.675VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)

Note: S3 - sleep ; S5 - power off

SY8033B enable pin without internal pull down, and RT8061or other 2nd source has 500K pull down resistor!So please review your application if R1>249K will cause enable pin logic high level is not enough

Security Classification		Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	1.5VP/0.75VSP/1.8VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Chief River VC		Rev 1.0	
Date:	Thursday, April 12, 2012	Sheet	40	of 51	





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.05VS_VTTP/+1.0VSP Size Document Number Customer Chief River VC Date: Thursday, April 12, 2012 Sheet 41 of 51 Rev 1.0

+VCC_SAP
TDC 4.2A
Peak Current 6A
OCP current 7.2A

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V


output voltage adjustable network



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VCC_SAP/+1.5VSDGPUP/+1.05VS_DGPU
Size	C	Document Number	Chief River VC	Rev
Date	Thursday, April 12, 2012	Sheet	42	of 51

local sense reverse HW


VCC_AXG_SENSE
VSS_AXG_SENSE



local sense reverse HW

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Document Number		Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer		1.0
Date:	Thursday, April 12, 2012	Sheet	43	of	51	


PWR Rule
CPU LL=2.9m ohm dedign 330uF/9m *4, 22uF *12, 2.2uF*16
GFX LL=3.9m ohm design 330uF/9m *2, 22uF*6, 10uF*6, 1uF*11
1.05V 330uF*2 10uF*10, 1u*26




Vauxg

- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed


INTEL Recommend
3*330uF(1 in other page),12*22uF, 5 no stuff
from PDDG 1.0



For BOT side




For TOP side




PC273 need link SGA00006J00.


Security Classification		Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Chief River VC	1.0
Date:				Thursday, April 12, 2012	Sheet 44 of 51




3V3/2V JACKET



VID0	VID1	+MT_VCC
0	0	2
1	100	3.3
0	1	reserve
1	1	5



Security Classification	Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Q3ZMC M/B LA-8481P Schematic Date: Thursday, April 12, 2012 Sheet 46 of 51
				Rev 1.0



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FRP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Q3ZMC M/B LA-8481P Schematic	1.0
				Date: Thursday, April 12, 2012	Sheet 47 of 51

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Add ADP_ID circuit	Acer will add pull down resistor in adapter to detect ADP_ID.	0.1	36	Add PU1 SA003310280 (S IC LMV331IDCKR4 SC70 5P COMPARATORS) Add PQ27 SB000009Q80(S TR 2N7002KW 1N SOT323-3) Add PR13 PR16 SD034100280(S RES 1/16W 10K +-1% 0402) Add PR14 SD034100380(S RES 1/16W 100K +-1% 0402)	2011/12/05	EVT2
2	Add Jack_TEMP and PH1 circuit	Acer request add a thermistor on jack of DC in cable to protect jack.	0.1	37	Add PU3 SA00003K300 (S IC G718TMIU SOT23 8P OTP) Add PR30 SD000009R00(S RES 1/16W 46.4K +-1% 0402) Add PR35 SD034953180(S RES 1/16W 9.53K +-1% 0402) Add PR37 SD034232280(S RES 1/16W 23.2K +-1% 0402) Del PR127 SD028000080(S RES 1/16W 0 +-5% 0402)	2011/12/05	EVT2
3	Adjust 1.35V ocp setting and add boost resistor	Adjust 1.35V ocp setting Add boost resistor	0.1	40	Change PR88 to SD000003580(S RES 1/16W 19.6K +-1% 0402) Change PR86 to SD013220B80(S RES 1/10W 2.2 +-5% 0603)	2011/12/05	EVT2
4	Add 1.05V boost resistor and adjust output voltage Change choke to 1uH	Add 1.05V boost resistor and adjust output voltage Change choke to 1uH for efficiency of heavy load	0.1	41	Change PR11 to SD013220B80(S RES 1/10W 2.2 +-5% 0603) Change PR16 to SD034487100(S RES 1/16W 4.87K +-1% 0402 (LF)) Change PL14 to SH00000KS00(S COIL 1UH +-20% VMP10703AR-1R0M-201 11A)	2011/12/05	EVT2
5	Adjust GFX frequency	Adjust GFX frequency to 400kHz for reduce ripple	0.1	43	Change PR143 to SD034365280(S RES 1/16W 36.5K +-1% 0402)	2011/12/05	EVT2
6	Adjust CPU output cap	Adjust CPU output cap for transient	0.1	44	Change PC273 to SGA00006J00(S POLY C 560U 2V M D2 LESR4.5M SX H1.9) unpop PC272 SGA20331E10(S POLY C 330U 2V Y D2 LESR9M EEFSX H1.9)	2011/12/05	EVT2
7	Adjust 0.675V enable timing	Adjust 0.675V enable timing	0.1	40	Change PC325 to SE076104K80(S CER CAP .1U 16V K X7R 0402)	2011/12/05	EVT2
8	Adjust 1.05VS_LCP sequence	Change 1.05VS_LCP from APL5930 to SY8032 for thoundbolt sequence.	0.2	42	Change PU11 to SA000055100(S IC SY8032ABC SOT23 6P PWM) Change PR107 to SD034100480(S RES 1/16W 1M +-1% 0402) Add PL8 to SH00000MM00(S COIL 1UH +-20% PH041H-1R0MS 3.8A) Add PR110 to SD002470B80(S RES 1/8W 4.7 +-5% 0805) Change PC111 to SE074681K80(S CER CAP 680P 50V K X7R 0402) Change PC92 to SE000008180(S CER CAP 22U 6.3V M XES 0805 H1.25) Add PR123 to SD028100380(S RES 1/16W 100K +-5% 0402) Change PR108 to SD034100280(S RES 1/16W 10K +-1% 0402) Change PR109 to SD034750180(S RES 1/16W 7.5K +-1% 0402) Change PC94 to SE071680J80(S CER CAP 68P 50V J NPO 0402)	2012/01/05	DVT
9							
10	add boost resistor	add Charger boost resistor	0.2	38	Change PR48 to SD013220B80(S RES 1/10W 2.2 +-5% 0603)	2012/01/05	DVT
11	add boost resistor	add 3V5V boost resistor	0.2	39	Change PR73 and PR74 to SD013220B80(S RES 1/10W 2.2 +-5% 0603)	2012/01/05	DVT
12	add boost resistor	add CPU and GFX boost resistor	0.2	43	Change PR194 and PR206 to SD013220B80(S RES 1/10W 2.2 +-5% 0603)	2012/01/05	DVT
13	Change main source	Change main source for reduce component kind	0.2	39	Change PL7 to SH00000MB00(S COIL 4.7UH +-20% FDSD0630-H-4R7M=P3 5.5A (7*7*3))	2012/01/05	DVT
14	Adjust Jack_TEMP resistor	Adjust Jack_TEMP resistor, because PCCP change thermistor to 0603 size(TSM1A104F4361RZ)	0.2	37	change PR30 to SD034442280(S RES 1/16W 44.2K +-1% 0402) change PR37 to SD034215280(S RES 1/16W 21.5K +-1% 0402)	2012/01/05	DVT
15	Add ADP_ID circuit	Add ADP_ID circuit(65W)	0.2	36	Add PR23 to SD028000080(S RES 1/16W 0 +-5% 0402) change PR16 to SD034270280(S RES 1/16W 27K +-1% 0402) Add PC142 to SE074102K80(S CER CAP 1000P 50V K X7R 0402)	2012/01/05	DVT
16	Change main source	Change main source for 不完全替代 with HW	0.2		change P07,P026,P015,P027,P048 from SB000009Q80 to SB000009610(S TR SSM3K7002FU 1N SC70-3)	2012/01/31	DVT
17							

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)
Size	Document Number	Rev	Q3ZMC M/B LA-8481P Schematic	
Custom				
Date:	Thursday, April 12, 2012	Sheet	48	of 51

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
18	Del ADP_ID circuit	Acer will change adapter type to 音叉式 from PoGo, so del ADP_ID circuit.	0.3	36	Del PU1 SA003310280 (S IC LMV331IDCKRG4 SC70 5P COMPARATORS) Del PQ27 SB000009Q80(S TR 2N7002KW 1N SOT323-3) Del PR13 SD034100280(S RES 1/16W 10K +-1% 0402) Del PR14 SD034100380(S RES 1/16W 100K +-1% 0402) Del PR23 to SD028000080(S RES 1/16W 0 +-5% 0402) Del PR16 to SD034270280(S RES 1/16W 27K +-1% 0402) Del PC142 to SE074102K80(S CER CAP 1000P 50V K X7R 0402)	2012/03/13	PVT
19					Del PU3 SA00003K300 (S IC G718TM1U SOT23 8P OTP) Del PR30 to SD034442280(S RES 1/16W .44.2K +-1% .0402) Del PR35 SD034953180(S RES 1/16W 9.53K +-1% 0402) Del PR37 to SD034215280(S RES 1/16W 21.5K +-1% 0402) Add PC17 SE076104K80(S CER CAP .1U 16V K X7R 0402) Change PR29 to SD00000AJ80(S RES 1/16W 12.4K +-1% 0402)		
20	Del jack_temp circuit	Acer will change adapter type to 音叉式 from PoGo, so del jack_temp protect circuit.	0.3	37	Del PR28 SD034100380(S RES 1/16W 100K +-1% 0402) Del PR34 SD028100180(S RES 1/16W 1K +-5% 0402) Del PC15 SE000000K80(S CER CAP 1U 6.3V K X5R 0402)	2012/03/13	PVT
21	SPOK change to EC_SPOK	For reduce power consumption of DS3, so close +VSB power in DS3, DS4, DS5.	0.3	37	Del PR28 SD034100380(S RES 1/16W 100K +-1% 0402) Del PR34 SD028100180(S RES 1/16W 1K +-5% 0402) Del PC15 SE000000K80(S CER CAP 1U 6.3V K X5R 0402)	2012/03/13	PVT
22	change VCCSA IC version	SY8037C IC version change to SY8037D for accord with intel VCCSA spec.	0.3	42	Change PU10 to SA000050000(S IC SY8037DDCC DFN 12P PWM)	2012/03/13	PVT
23	Add snubber	Add snubber of GFX by hw request.	0.3	43	Add PR200 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC190 SE074681K80(S CER CAP 680P 50V K X7R 0402)	2012/03/13	PVT
24	Add MOTOR POWER	HW change motor power solution to PWM.	0.3	45	Add PU17 SA00005NY00(S IC MP2334DD-LF-Z QFN 12P PWM) Add PL28 SH00000N000(S COIL 2.2UH +-20% 1231AS-H-2R2M=P3 1.9A) Add PC366 SE000000U00(S CER CAP 1U 16V K X5R 0402) Add PC367 SE074471K80(S CER CAP 470P 50V K X7R 0402) Add PC368 SE075103K80(S CER CAP .01U 25V K X7R 0402) Add PC369, PC371 SE00000MA00(S CER CAP 4.7U 10V K X5R 0603) Add PC372 SE000000Q00(S CER CAP 10U 25V K X5R 0805 H1.25) Add PC373 SE068102J80(S CER CAP 1000P 25V J NPO 0402) Add PC375, PC376 SE00000G880(S CER CAP 0.1U 25V K X5R 0402) Add PR296 SD034300380(S RES 1/16W 300K +-1% 0402) Add PR297 SD034120280(S RES 1/16W 12K +-1% 0402) Add PR298 SD028100A00(S RES 1/16W 10 +-5% 0402) Add PR300 SD034432380(S RES 1/16W 432K +-1% 0402) Add PR301 SD000000680(S RES 1/16W 8.45K +-1% 0402) Add PR302, PR307, PR308 SD028100380(S RES 1/16W 100K +-5% 0402) Add PR303 SD000002300(S RES 1/16W 7.68K +-1% 0402) Add PR304 SD034576180(S RES 1/16W 5.76K +-1% 0402) Add PR299, PR305, PR306 SD028100280(S RES 1/16W 10K +-5% 0402) Add PQ49 SB00000DH00(S TR DMN66D0LDW-7 2N SOT363-6)	2012/03/13	PVT
25							
26							
27							
28	Adjust HW throttling point	Because thunder bolt adapter is 40W, OCP 130% adjust HW throttling to 125% 50W recover point 38W	0.3	37	Change PR33 to SD034165180(S RES 1/16W 1.65K +-1% 0402)	2012/03/13	PVT
29							
30							
31							
32							
33							
34							

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)
Size	Document Number	Rev	Q3ZMC M/B LA-8481P Schematic	
Custom				
Date	Thursday, April 12, 2012	Sheet	49	of 51

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
0919	(In Layout)	1.Update R,C 0201,0402,0603,0805,1206 PCB footprint to small size 2.Swap DDR Data BUS			0928 1.Change RTC cap from 1U 0603 to 1U 0402:C502,C516 2.Remove FAN some parts:R753,C788,D51,D52 3.Change USB connector foot print to TAIWI_USB005-107CRL-TW_10P-T 4.Change C196,C387,C735,C102 to 0.1uF_0201_10V6K:SE00000SV00 5.Remove L2	1013 1.Add Step Motor circuit 2.On Board iSSD:i100 change to mSATA SSD 3.WLAN change to on board:MD225 4.Change Card Reader PCIE from Port4 to Port1 CLK from Port5 to Port4 5.Change mSATA SATA port from Port1 to Port0 6.Add USB port 12 for mSATA 7.Remove D11,D12 and C357,C358 (HDMI RF request) 8.C396,C324 change to 0201 9.Remove C472 for +5VALW source cap	
0920		1.Change U74,U21,U22 mos to 3*3 thermal pad package:SB00000GW00			0929 1.Remove C510,C511 2.Remove Camera Choke:L7,R13,R14 3.Q1,Q2 change to DMN66D0LDW-7_SOT363-6:SB00000DH00 4.R273,R394 change from 0_0603 to 0_0402 5.Remove Step Motor SW1 6.Change LED/B connector from 8 pin to 4 pin 7.Change Jumper from 43*118 to 43*79 =>J2,J8,J10,J11	1014 1.Remove DPST_PWM buffer:U13,R783,R85 2.Change +3VS_FULLL cap:C475,C466 from 0.1uF_0402 to 0201 3.Change SATA cap:C621,C622,C623,C624 from 0.01uF_0402 to 0201	
0921		1.TB chip:U66 footprint add "-NH" for Non HDI 2.1.8p_0402:C402,C404 change to 75ohm_0402:R263,R264			0930 1.Remove +VCCSA cap:C1182,C1183 2.Remove +USB3_VCCA cap:C390 3.Change C427,C428 to 0.1U_0201_10V6K 4.Add ESD diode:D6 for TP SMBUS 5.Change L65 to 220ohm 3A 0805 6.Swap DDR ChB Data,DQS# 6,7 7.Change U12 mos to 3*3 thermal pad package:SB00000GW00 8.Remove X2,C1361,C1362 9.C378+C375 change to 10uF*1 10.C460+C459 change to 10uF*1 11.Remove C986,C987,C989,C990 =>Add 1uF 0201*10	1017 1.Add power source of +VCCAFDI_VRM at P.20 2.Update DS3,AOAC control signal connected to EC	
0922		1.Change C1457,C1505 form 1.8P 0402 to 0201:SE00000HB80 2.Del DDR CHA,B no use CLK1,CLK1# circuit 3.Change C606,C607 from D2 330uF to B2 330uF 2.5V ESR 15mohm:SGA00004400 4.Swap total KB connector:JKB1 pin define			1018~1021	1024 1.Remove R130 2.Define DRAM ID 3.Update TB schematic 4.Swap USB2.0 ESD pin 5.Add on/off BTN for debug	
0923		1.Add DS3 function:SUSWARN#,SUSACK#,EC_DRAMRST_GATE 2.Add Motor function:Motor_IN1,Motor_IN2,Motor_IN3,Motor_IN4, Door_Det_L,Button: KSI0 & KSO10 3.Remove PCH NCTF test point 4.HDMI Fuse:F1 change to P5W55 use footprint:F_1812 5.Remove HDMI common mode choke:L36,L38,L39,L40 6.Change 0.1uF_0402_16V7K to 0.1uF_0201_10V6K:SE00000SV00 =>C521,C520,C526,C449,C523,C537,C541,C494,C495,C490,C497,C771,C522,C471,C473 7.Change 0.01uF_0402_16V7K to 0.01uF_0201_10V7K:SE172103K80 =>C425,C462 8.Change C751,C752 to B2 220uF 2.5V ESR 15mohm:SGA00004500			1003 1.Change EC side GPIO:PWR_LED to PWR_LED#,Remove Q32,R512 2.For separate coaxial and wire,update eDP MB connector pin define 3.Remove JLED1 connector 4.Change C427:0.1U_0402_16V4Z to 0.1U_0201_10V6K:SE00000VS00	1027 1.Swap JTP1 pin for new module 2.Gerber schematic	
0924		1.Make MB to Audio/B connector pin define 2.Change RP 8.2K:R256,R262,R276,R386 to 8.2K_0402 3.Change RP 10K:R386 to 10K_0402 4.Update TB schematic p.24,25,27 5.Change Q64,Q68 from AO3419L:SB000006R10 to AP2301GN-HF:SB000007H10 6.Integration of all 2N7002 SOT23 parts to SSM3K7002F_SC59-3:SB000009080 =>Q74,Q20,Q1,Q2,Q32,Q16,Q17,Q14,Q37,Q7,Q21,Q23,Q24,Q5,Q34,Q29,Q60,Q66,Q67,Q72 Not yet=>Q6,Q78,Q79			1005 1.Swap DDR ChB Data,DQS# 6,7 2.Change PCH PCIE 0.1U_0402_16V7K to 0.1U_0201_10V6K:SE00000SV00 =>C572,C573,C617,C618,C681,C682,C683,C684,C685,C686,C687,C688 2.Change eDP cap from 0.1U_0402_16V7K to 0.1U_0201_10V6K:SE00000SV00 =>C910,C911,C912,C913,C914,C915 3.Add R80:0ohm of H_CPU_PWRGD for ESD request 4.Remove On Board WLAN:MD225 5.Add Motor parts (Not Ready) 6.Add iSSD i100 parts (Not Ready)	1028 For Load BOM 1.Update Block Diagram 2.Update CPU,PCH part number 3.Update BOM config	
0925		1.Delete LVDS function,Combine eDP,Card Reader function to JLVDS1 Remove:R259,R260,R285,R286,R156,R157,TXCLK+,-,TX0+1,TX1+,-,TX2+,-,DDC CLK,DATA Remove:C462,C425,C412,L20,only place PU:R271,R272,PD:R270,R280 2.Change all SSM3K7002F_SC59-3:SB000009080 to SSM3K7002FU_SC70-3:SB000009610 =>Q74,Q20,Q1,Q2,Q32,Q16,Q17,Q14,Q37,Q7,Q21,Q23,Q24,Q5,Q34,Q29,Q60,Q66,Q67,Q72 Not yet=>Q6,Q78,Q79 3.Change 10U_0805_6.3V6M:SE093106M80 to 10U_0603_6.3V6M:SE000005T80 =>C754,C543,C418,C465 4.Remove 0_0603_5%:R416,R421,R426,R327			1006 1.Change R754,R751 0ohm from 0603 to 0402 2.Change C484 0.1U from 0603 to 0402 3.For DS3,Change power source from +3VALW_PCH to +VCCSUS_3 4.Change R629 from 0_0805 to 0_0402 5.Change SATA cap from 0.1U_0402_16V7K to 0.01U_0201_10V7K =>C621~C628	1101 1.For整合料 2.Combine PWR schematic 3.A test SMT schematic	
0926		1.Change HDMI level shift Q16,Q17 to DMN66D0LDW-7_SOT363-6:SB00000DH00 2.Modify TB schematic 0402 cap to 0201			1010 1.Add BATT_RST#,VR_LEFT,VR_RIGHT pin 2.Add iSSD i100 128GB*2 schematic 3.Add USB_HPD# pin		
0927		1.Remove J7 2.Change C599 330U D2 2V ESR 9mohm to 330U B2 2.5V ESR 15mohm:SGA00004400 3.Change EC +3VALW_EC 0.1U_0402_16V4Z to 0.1U_0201_10V6K:SE00000SV00 =>C1198,C1199,C1200,C1201,C1204 1000P_0402_50V7K to 1000P_0201_16V7K:SE000007U80 =>C1202,C1203 4.Remove R329 5.Change C751,C752 to 22U_0805_6.3V6M:SE000000I10 6.Remove J4(one of +1.05VS_VTT to +1.05VS_PCH jumper)			1011 1.Add Battery Reset function 2.Swap USB2.0,3.0 choke for connector side 順線		

Security Classification	Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	EE P.I.R
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Q3ZMC/MB LA-8481P Schematic Date: Thursday, April 12, 2012
				Rev 1.0 Sheet 50 of 51

www.s-manuals.com