


# Compal Confidential

Model Name : Q1VZC

File Name :LA-8943P

BOM P/N:43



# Compal Confidential

## CHROME M/B Schematics Document

Intel Sandy Bridge ULV Processor + Panther Point PCH

2012-08-10


REV: 1.0

Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>CHROME M/B LA-8943P Schematic</b>	Rev 0.1
Date: Friday, August 10, 2012				Sheet 1 of 45	

# Compal Confidential

Model Name : Q1VZC

File Name :LA-8943P



- RTC CKT. page 13
- Power On/Off CKT. page 36
- DC/DC Interface CKT. page 33
- Power Circuit DC/DC page 34~43

- LS-8941P LED/B page 30
- LS-8942P IO/B page 28
- LS-8943P HDD/B page 24

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				CHROME M/B LA-8943P Schematic	
				Date:	Friday, August 10, 2012
				Sheet	2 of 45
				Rev	0.1

## Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VTTP to +1.05VS_VTT switched power rail for CPU	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON
+VCCSUS3_3	+3VALW to +VCCSUS3_3 power rail for PCH (Short Jump)	ON	ON	OFF
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON
+5VREF_SUS	+5VALW to +5VREF_SUS power rail for PCH (Short resistor)	ON	ON	OFF
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

## EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

## PCH SM Bus address

Device	Address
ChannelA DIMM0 A0	1010 000X JDIMM1(STD)
ChannelB DIMM0 B0	1010 010X JDIMM2(REV)

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

## Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

## BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

## BTO Option Table

BTO Item	BOM Structure
Celeron 867	C867@
Celeron 877	C877@
Unpop	@
eDP Panel	EDP@
LVDS Panel	LVDS@
Connector	CONN@
USB3 Only	USB3@
Deep S3	DS3@
Normal S3	S3@
Intel i5/i7 CPU only	I57@
Celeron/Pentium/i3 CPU only	CP3@

## USB Port Table


USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	
		1	USB 2.0(Options for USB3.0)
		2	USB port(Left 2.0)
		3	USB Port(Left 2.0)
		4	
		5	
		6	
EHCI2	UHCI3	7	
		8	Mini Card(WLAN)
		9	
		10	Camera
		11	
		12	
		13	

USB 3.0	Port	
XHCI	1	
	2	USB Port(Right 3.0)
	3	
	4	

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title
				<b>Notes List</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Wednesday, August 15, 2012 Sheet 3 of 45 Document Number <b>CHROME M/B LA-8943P Schematic</b> Rev 0.1

PEG\_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms  
 PEG\_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

eDP\_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms can't be left floating ,even if disable eDP function...




**C867@ Celeron 867 HR 1.3G SA00005BH40(S IC AV8062701148901 SR0FJ K1 1.3G ABO!)**  
**C877@ Celeron 877 HR 1.4G SA00005QI10(S IC AV8062701148001 QB35 J1 1.4G ABO!)**

UCPU1 AV8062701148001 C877@ SA00005QI10  
 UCPU1 AV8062700852800 C847@ SA00005VK20


Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Compal Electronics, Inc. <b>PROCESSOR(I/7) DMI,FDI,PEG</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>CHROME M/B LA-8943P Schematic</b>
Date:	Friday, August 10, 2012	Sheet	4	of	45

PCH->CPU  
 UNCOREPWRGOOD:非CORE外的電OK  
 SM\_DRAMPWROK:DRAM power ok  
 RESET#:都ok後請CPU做reset



Follow DG 1.5 & Tacoma\_Fall2 1.0  
 Buffered reset to CPU


Use open drain logic gate:  
 +1.05VS\_VTT PU pop 75ohm  
 series resistor pop 43ohm



RESET#:都ok後請CPU做reset

Follow DG 1.5 & Tacoma\_Fall2 1.0

Use open drain logic gate:  
 +1.5V\_CPU\_VDDQ PU pop 200ohm  
 series resistor pop 130ohm



PROC\_SELECT#  
 PH VCPLL and connect to PCH DF\_TV5



偵測CPU有無安裝

XBOX 三紅功能

follow Checklist 1.5

UNCOREPWRGOOD:非CORE外的電OK

SM\_DRAMPWROK:DRAM power ok





0921 LVDS@->@  
 +1.05VS\_VTT  
 CLK\_CPU\_DPLL# R4 2 LVDS@ 1K 0402 5%  
 CLK\_CPU\_DPLL# R5 2 LVDS@ 1K 0402 5%  
 Checklist 1.5 P.67 Graphis Disable Guide  
 eDP disable:  
 DPLL\_REF\_SSCLK PD 1K 5% to GND  
 DPLL\_REF\_SSCLK# PU 1K 5% to +1.05VS\_VTT

SM\_RCOMP0, SM\_RCOMP1  
 W=20mil L=500mil S=13mil  
 SM\_RCOMP2  
 W=15mil L=500mil S=13mil  
 SM\_DRAMRST# AT30 SM\_DRAMRST# SM\_DRAMRST# <6>  
 BF44 SM\_RCOMP0 R9 2 1 140 0402 1%  
 BE43 SM\_RCOMP1 R10 2 1 25.5 0402 1%  
 BG43 SM\_RCOMP2 R11 2 1 200 0402 1%  
 DDR3 Compensation Signals


PRDY# N53  
 PREQ# N55  
 TCK L56 XDP TCK PAD T2  
 TMS L55 XDP TMS PAD T3  
 TRST# J58 XDP TRST# PAD T4  
 TDI M60 XDP TDI PAD T5  
 TDO L59 XDP TDO PAD T6  
 DBR# K58 XDP DBRESET# XDP\_DBRESET# <15,28>

XDP\_DBRESET# R17 2 1K 0402 5% +3VS  
 Tacoma\_Fall2 1.0 PU 1K +3VS  
 Check list 1.5 PU 1K +3VS  
 Debug port DG1.1-1.3 50-5K ohm

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor (3/7) DDRIII
Size Custom	Document Number	CHROME M/B LA-8943P Schematic		Rev 0.1
Date:	Friday, August 10, 2012	Sheet	5 of 45	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	
				<b>PROCESSOR(3/7) DDRIII</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				CHROME M/B LA-8943P Schematic	0.1
				Date: Friday, August 10, 2012	Sheet 6 of 45




These pins are for solder joint reliability and non-critical to function. For BGA only.

DC\_TEST\_A4, DC\_TEST\_C4, DC\_TEST\_D3, DC\_TEST\_D1, DC\_TEST\_A58, DC\_TEST\_A59, DC\_TEST\_C59, DC\_TEST\_A61, DC\_TEST\_C61, DC\_TEST\_D61, DC\_TEST\_BE61, DC\_TEST\_BE59, DC\_TEST\_BG61, DC\_TEST\_BG59, DC\_TEST\_BG4, DC\_TEST\_BG3, DC\_TEST\_BE3, DC\_TEST\_BG1, DC\_TEST\_BE1, DC\_TEST\_BD1


## CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed



eDP enable	
CFG4	* 1: Disable 0: Enable



PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) 1x16 PCI Express * 10: 2x8 PCI Express 01: Reserved 00: 1x8, 2x4 PCI Express



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

**INTEL Recommend VCC**  
**4\*470UF,12\*22uF(0805) and 35\*2.2uF(0402)**  
**PD0.8**  
**CAP at P.51**

**INTEL Recommend VCCIO**  
**2\*330UF,10\*10uF(0603) and 26\*1uF(0402)**  
**PD0.8**  
**CAP at P.51**

**POWER**

UCPU1F

8.5A

+CPU\_CORE

ULV type  
DC 33A

- A26 VCC1
- A29 VCC2
- A31 VCC3
- A34 VCC3
- A35 VCC4
- A38 VCC5
- A39 VCC6
- A42 VCC7
- C26 VCC8
- C27 VCC9
- C32 VCC10
- C34 VCC11
- C37 VCC12
- C39 VCC13
- C42 VCC14
- D27 VCC15
- D32 VCC16
- D34 VCC17
- D37 VCC18
- D39 VCC19
- D42 VCC20
- E28 VCC21
- E28 VCC22
- E32 VCC23
- E34 VCC24
- E37 VCC25
- E38 VCC26
- F25 VCC27
- F25 VCC28
- F28 VCC29
- F32 VCC30
- F34 VCC31
- F37 VCC32
- F38 VCC33
- F42 VCC34
- G42 VCC35
- H25 VCC36
- H28 VCC37
- H28 VCC38
- H29 VCC39
- H32 VCC40
- H34 VCC41
- H35 VCC42
- H37 VCC43
- H39 VCC44
- H40 VCC45
- J25 VCC46
- J26 VCC47
- J28 VCC48
- J29 VCC49
- J32 VCC50
- J34 VCC51
- J35 VCC52
- J37 VCC53
- J38 VCC54
- J40 VCC55
- J42 VCC56
- K26 VCC57
- K27 VCC58
- K29 VCC59
- K32 VCC60
- K34 VCC61
- K35 VCC62
- K37 VCC63
- K39 VCC64
- K42 VCC65
- L25 VCC67
- L28 VCC68
- L33 VCC69
- L36 VCC70
- L40 VCC71
- N26 VCC72
- N30 VCC73
- N34 VCC74
- N38 VCC75
- VCC1
- VCC2
- VCC3
- VCC4
- VCC5
- VCC6
- VCC7
- VCC8
- VCC9
- VCC10
- VCC11
- VCC12
- VCC13
- VCC14
- VCC15
- VCC16
- VCC17
- VCC18
- VCC19
- VCC20
- VCC21
- VCC22
- VCC23
- VCC24
- VCC25
- VCC26
- VCC27
- VCC28
- VCC29
- VCC30
- VCC31
- VCC32
- VCC33
- VCC34
- VCC35
- VCC36
- VCC37
- VCC38
- VCC39
- VCC40
- VCC41
- VCC42
- VCC43
- VCC44
- VCC45
- VCC46
- VCC47
- VCC48
- VCC49
- VCC50
- VCC51
- VCC52
- VCC53
- VCC54
- VCC55
- VCC56
- VCC57
- VCC58
- VCC59
- VCC60
- VCC61
- VCC62
- VCC63
- VCC64
- VCC65
- VCC67
- VCC68
- VCC69
- VCC70
- VCC71
- VCC72
- VCC73
- VCC74
- VCC75


CORE SUPPLY

PEG IO AND DDR IO

- AF46 VCCI01
- AG48 VCCI03
- AG50 VCCI04
- AJ17 VCCI05
- AJ21 VCCI06
- AL25 VCCI07
- AL43 VCCI08
- AK50 VCCI09
- AK51 VCCI10
- AL14 VCCI11
- AL15 VCCI12
- AL16 VCCI13
- AL18 VCCI14
- AL20 VCCI15
- AL22 VCCI16
- AL26 VCCI17
- AL45 VCCI18
- AL48 VCCI19
- AM16 VCCI20
- AM17 VCCI21
- AM21 VCCI22
- AM43 VCCI23
- AM47 VCCI24
- AN20 VCCI25
- AN42 VCCI26
- AN45 VCCI27
- AN48 VCCI29
- AA14 VCCI30
- AA15 VCCI31
- AB17 VCCI32
- AB20 VCCI33
- AC13 VCCI34
- AD16 VCCI35
- AD18 VCCI36
- AD21 VCCI37
- AE14 VCCI38
- AE15 VCCI39
- AF16 VCCI40
- AF18 VCCI41
- AF20 VCCI42
- AG15 VCCI43
- AG16 VCCI44
- AG17 VCCI45
- AG20 VCCI46
- AG21 VCCI47
- AJ14 VCCI48
- AJ15 VCCI49

For PEG

For DDR



Place the PU resistors close to CPU

Place the PU resistors close to VR

Should change to connect form power circuit & layout differential with VCCIO\_SENSE.

Check list 1.5

IVY-BRIDGE\_BGA1023  
C867@




**INTEL Recommend VAXG**  
 2\*470uF,6\*22uF(0805) and 6\*10uF(0603)  
 11\*1U(0402)  
 PD0.8

**INTEL Recommend VCCPLL**  
 1\*330uF,2\*1uF(0402)  
 PD0.8

**INTEL Recommend VCCSA**  
 1\*330uF,5\*10uF(0603) ,5\*1uF(0402)  
 PD0.8

**POWER**



**GRAPHICS**

**DDR3 - 1.5V RAILS**

**QUIET RAILS**

**1.8V RAIL**

**SA RAIL**

**VCCSA VID Lines**

**+V\_SM\_VREF should have 20 mil trace width**

**INTEL Recommend VDDQ**  
 1\*330uF,8\*10uF(0603) ,10\*1uF(0402)  
 PD0.8

**Place TOP IN BGA**

**Place BOT OUT BGA**

**SGA20331E10 S POLY C 330U 2V Y D2 LESR9M EEF5X H1.9**

**CR CheckList Rev1.5**

**Place BOT OUT Conn**




**Place TOP IN BGA**

**Place BOT OUT BGA**


**+1.5V\_CPU\_VDDQ**

**CPU EDS1.3 P.93**  
**VCCSA\_VID0 Must PD**





VCCSA				
VID0	VID1	Vout	HR	CR
0	0	0.9V	V	V
0	1	0.85V	V	V
1	0	0.775V	X	V
1	1	0.75V	X	V



Security Classification	Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Compal Electronics, Inc. <b>PROCESSOR(7/7) VSS</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1 Custom <b>CHROME M/B LA-8943P Schematic</b>
Date:	Friday, August 10, 2012	Sheet	10	of 45





**Layout Note:**  
Place near JDIMM1









**Layout Note:**  
Place near JDIMM1.203,204

All VREF traces should have 10 mil trace width




Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				CHROME M/B LA-8943P Schematic	
Date:	Friday, August 10, 2012	Sheet	11	of 45	



**Layout Note:**  
Place near JDIMM2.203,204

All VREF traces should have 10 mil trace width





### Channel B

<Address: SA1:SA0=10>  
12/21 Modify  
**DIMM\_2 Reverse H:4.0mm**

Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				CHROME M/B LA-8943P Schematic	
Date:	Friday, August 10, 2012	Sheet	12	of	45

**RTC/ST close RAM door J1**



**INTVRMEN**  
 \* H : Integrated VRM enable  
 L : Integrated VRM disable  
 (INTVRMEN should always be pull high.)

















**HIGH= Enable ( No Reboot)Disable TCO timer system reboot feature**  
 \* LOW= Disable (Default internal PD)




**HDA\_SDO**  
 ME debug mode this signal has a weak internal PD  
 \* Low = Disabled (Default)  
 High = Enabled (Flash Descriptor Security Override)



**On Die PLL VR Select is supplied by**  
 \*1.5V when sampled high  
 1.8V when sampled low  
 Needs to be pulled High for Huron River platform





**HM70 not support SATA for port1/port3**



No use PU 10K +3VS  
 GPIO19 has internal Pull up





Reserve for EMI



Boot BIOS Strap		
Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
* SPI	1	1



Security Classification	Compal Secret Data		
Issued Date	2012/03/21	Deciphered Date	2013/03/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
Title		
PCH (I/9) SATA,HDA,SPI, LPC, XDP		
Size	Document Number	Rev
Custom	CHROME M/B LA-8943P Schematic	0.1
Date:	Friday, August 10, 2012	Sheet 13 of 45




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	
				<b>PCH (2/9) PCIE, SMBUS, CLK</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Rev	
Custom	CHROME M/B LA-8943P Schematic	Friday, August 10, 2012		0.1	
				Sheet 14 of 45	






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>CHROME M/B LA-8943P Schematic</b> Date: Friday, August 10, 2012
				Rev 0.1 Sheet 15 of 45

**UMA Panel Backlight ON/OFF**




**PD 100K at EC side**




Check list1.5 P.60 disable Graphics  
ALL Can NC  
but DAC\_IREF still need PD


LVDS disable:  
DATA/Clock/Control an NC  
VCC\_TX\_LVDS,VCCA\_LVDS PD to GND



UM77 not support LVDS/CRT





Digital Display Interface



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (4/9) LVDS,CRT,DP,HDMI CHROME M/B LA-8943P Schematic Rev 0.1
Date:	Friday, August 10, 2012	Sheet	16 of 45	









**Boot BIOS Strap**

GNT1#/ GPIO51	GPIO19 GPIO51		Boot BIOS Destination
	Bit11	Bit10	
Internal	0	1	Reserved
PH	1	0	PCI
	1	1	SPI *
	0	0	LPC

**CR Check list 1.5 only use for GPIO  
No use PU +3VS**



**CR Check list 1.5 only use for GPIO  
無須PH(Internal PH),如做GPIO PU +3VS**

Only GPIO function




**DMI,FDI Termination Voltage** \*Note:457511 Rev 1.3-p.20

DF_TVSS	Set to Vcc when HIGH	HR CPU NC
	Set to Vss when LOW	HR&CR co-layer CPU PU




HDA\_SYNC PH(PLL =+1.5VS)


**GPIO28**  
**On-Die PLL Voltage Regulator**  
 This signal has a weak internal pull up  
 \* H : On-Die PLL voltage regulator enable  
 L : On-Die PLL Voltage Regulator disable



**Deep S4,S5 wake event signal**  
**RTC alarm,Power BTN,GPIO27**  
**PCH\_GPIO27 (Have internal Pull-High)**  
**Deep S4,S5 wake event signal**



**SATA2GP/GPIO36 & SATA3GP/GPIO37**  
**Sampled at Rising edge of PWROK.**  
**Weak internal pull-down.**  
**(weak internal pull-down is disabled after PLTRST# de-asserts)**  
**NOTE: This signal should NOT be pulled high when strap is sampled**



**GPIO24 Unmultiplexed**  
**NOTE: GPIO24 configuration register bits are not cleared by CF9h reset event.**  
**CRB1.0 PU 10K to +3VALW**

**Fan Tachometer Inputs**  
**TACH1~7 only on server can insted to GPIO**

No use PU 10K +3VS	PCH_GPIO0	T7
No use PU 10K +3VS	PCH_GPIO1	A42
No use PU 10K +3VS	PCH_GPIO6	H36
No use PU 10K +3VS	<29> EC_SCI#	E38
No use PU 10K +3VALW	<29> EC_SMI#	C10
No use PU +3VALW	<30> PCH_GPIO12	C4
No use PU +3VALW	<29> EC_LID_OUT#	G2
No use PU +3VS	PCH_GPIO16	U2
No use PU +3VS <28,29> DEV_MODE	CRM@ 0 0402 5% R239	D40
No use PU 10K +3VS RAM flag	PCH_GPIO22	T5
No use PU +3VALW DDR3/DDR3L	PCH_GPIO24	E8
No use PD 10K to GND	PCH_GPIO27	E16
No use PU 10K +3VALW	PCH_GPIO28	P8
No use PU 10K +3VS BT ON/OFF	PCH_GPIO34	K1
No use can NC	PAD T20 @	K4
Can't PU	PCH_GPIO36	V8
Can't PU	PAD T21 @	M5
No use PU 10K +3VS	PCH_GPIO38	N2
No use PU 10K +3VS RAM flag	PCH_GPIO39	M3
No use PU 10K +3VS	PCH_GPIO48	V13
SATA5GP&TEMP_ALERT# CRB PU 10K +3VS	PCH_GPIO49	V3
No use PU +3VALW	PCH_GPIO57	D6



**9/15 Layout request remove Test point They will route by itself**

X A4	VSS_NCTF_1
X A44	VSS_NCTF_2
X A45	VSS_NCTF_3
X A46	VSS_NCTF_4
X A5	VSS_NCTF_5
X A6	VSS_NCTF_6
X B3	VSS_NCTF_7
X B47	VSS_NCTF_8
X BD1	VSS_NCTF_9
X BD49	VSS_NCTF_10
X BE1	VSS_NCTF_11
X BE49	VSS_NCTF_12
X BF1	VSS_NCTF_13
X BF49	VSS_NCTF_14

GPIO36/GPIO37 is Strap functionality that requires internal pull down to be sampled at rising PWROK. When uses as SATA2GP/SATA3GP for mechanical presence detect -use an external pull up 150K-200K ohm to Vcc3\_3 When used as GP input -ensure GPI is not driven high during strap sampling window When Unused as GPIO or SATA\*GP -use 8.2K-10K pull-down check list page 47

11/21 EDP@->POP

LVDS/eDP	GPIO71
LVDS	1
eDP	0



**GPIO**  
**CPU/MISC**

**GPIO**



**NCTF**

**INIT3\_3V Checklist1.5 P.69**  
 This signal has weak internal PU, can't pull low,leave NC


**TS\_VSS1~4 PD to GND**

**9/15 Layout request remove Test point They will route by itself**



**PECI CPU-EC CTRL+ALT+DEL non CPU power ok 130c shut down**













Security Classification	Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Compal Electronics, Inc.
				<b>PCH (8/9) PWR</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				CHROME M/B LA-8943P Schematic
				Rev 0.1
				Date: Friday, August 10, 2012
				Sheet 20 of 45






Security Classification	Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	<b>Compal Electronics, Inc.</b> <b>PCH (9/9) VSS</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>CHROME M/B LA-8943P Schematic</b> Date: Friday, August 10, 2012   Sheet 21 of 45

# LCD POWER CIRCUIT




# LCD/LED PANEL Conn.







Security Classification	Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>CHROME M/B LA-8943P Schematic</b> Date: Friday, August 10, 2012
			Sheet 22 of 45	Rev 0.1







<16>	PCH_DPB_N0	C251	2	1	0.1U_0402_16V7K	HDMI TX2-
<16>	PCH_DPB_P0	C252	2	1	0.1U_0402_16V7K	HDMI TX2+
<16>	PCH_DPB_N1	C253	2	1	0.1U_0402_16V7K	HDMI TX1-
<16>	PCH_DPB_P1	C254	2	1	0.1U_0402_16V7K	HDMI TX1+
<16>	PCH_DPB_N2	C255	2	1	0.1U_0402_16V7K	HDMI TX0-
<16>	PCH_DPB_P2	C256	2	1	0.1U_0402_16V7K	HDMI TX0+
<16>	PCH_DPB_N3	C257	2	1	0.1U_0402_16V7K	HDMI CLK-
<16>	PCH_DPB_P3	C258	2	1	0.1U_0402_16V7K	HDMI CLK+




Place closed to JHDMI1



HDMI TX2-	R264	1	2	680_0402_5%	HDMI GND
HDMI TX2+	R265	1	2	680_0402_5%	
HDMI TX1-	R266	1	2	680_0402_5%	
HDMI TX1+	R267	1	2	680_0402_5%	
HDMI TX0-	R268	1	2	680_0402_5%	
HDMI TX0+	R270	1	2	680_0402_5%	
HDMI CLK-	R271	1	2	680_0402_5%	
HDMI CLK+	R272	1	2	680_0402_5%	





HDMI connector






11/29 Modify.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Conn	
Date		Friday, August 10, 2012		Sheet 23 of 45	
Size		Custom		Rev 0.1	
Document Number		CHROME M/B LA-8943P Schematic		Date	






Security Classification	Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>CHROME M/B LA-8943P Schematic</b> Date: Friday, August 10, 2012   Sheet 24 of 45








# MINI CARD(Wireless LAN)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MINI CARD (WLAN)/Holeless RST CHROME M/B LA-8943P Schematic Rev 0.1 Date: Friday, August 10, 2012 Sheet 27 of 45



# Debug Board









## 3/29 Add (EMI request)




# IO Board



# USB3.0



## For USB2.0 ESD request









Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	IO Board & USB3.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	CHROME M/B LA-8943P Schematic		Rev
Date:	Friday, August 10, 2012	Sheet	28	of	45















Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2012/03/21	Deciphered Date	2013/03/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>HD Audio Codec ALC271X</b>
Size	Custom	Document Number	CHROME M/B LA-8943P Schematic
Date:	Friday, August 10, 2012	Sheet	31 of 45

# FAN1 Conn




CPU support plate





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2012/03/21		2013/03/21		FAN & Screw Hole	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	CHROME M/B LA-8943P Schematic	0.1			
Date:	Friday, August 10, 2012	Sheet	32	of	45





**+5VALW TO +5VS**









**+3VALW to +3VALW\_PCH(PCH AUX Power)**











**+3VALW TO +3VS**




**+1.5V to +1.5VS**




Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2012/03/21	Deciphered Date	2013/03/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title DC Interface
Size	Customer	Document Number	Rev
		CHROME M/B LA-8943P Schematic	0.1
Date:	Friday, August 10, 2012	Sheet	33 of 45



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR DCIN / Pre-charge Size Document Number Custom CHROME M/B LA-8942P Schematic Date: Friday, August 10, 2012   Sheet 34 of 46
				Rev 0.1




for reverse input protection




change PR14 from 0.02 to 0.025 for ADP\_I setting

1. Change PR33 to 280K 0.1%
2. Change PR35 and PR36 to 0.1%
3. Change PC30 to 1000P.
4. Add PR52, PR70, PR72, PQ17, PQ21.
5. Add GPIO pin, need check HW/EC.
6. Change PR31 to 1K.



Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	PWR DCIN / Pre-charge	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Friday, August 10, 2012
				Sheet	36 of 46
				CHROME M/B LA-8942P Schematic	



- (1) SMPS1=300KHZ (+5VALWP)
- (2) SMPS2=355KHZ (+3VALWP)


Security Classification		Compal Secret Data	
Issued Date	2012/03/21	Deciphered Date	2013/03/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

**Compal Electronics, Inc.**

**Title**  
3VALWP/5VALWP

**Size** Custom    **Document Number** CHROME M/B LA-8942P Schematic    **Rev** 0.1

**Date:** Friday, August 10, 2012    **Sheet** 37 of 46



FB=0.75V  
 To GND = 1.5V  
 To VDD = 1.35V

<Vo=1.5V> VFB=0.75V  
 $V = 0.75 * (1 + 10K / 10.5K) = 1.52V$   
 Fsw=286K to 200KHz



Cout ESR=17m ohm Rds(on)(max)=16.5 mohm Rds(on)(typ)=13.5 mohm.  
 Ipeak=12 A, Imax=8.4A, Iocp=14.4A

$\Delta I = ((V_{in} - V_o) * (V_o / V_{in})) / (L * F_{sw}) = 2.195A$   
 $\Rightarrow 1/2 \Delta I = 1.099A$

$I_{ocpmax} = ((21.5K * 11uA) / 0.0135) + 0.5 \Delta I = A$   
 $I_{ocpmin} = ((21.5K * 9uA) / (0.0165)) + 0.5 \Delta I = 15.6A$

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)

Note: S3 - sleep ; S5 - power off




The 1k PD on the VCCSA VIDs are empty. These should be stuffed to ensure that VCCSA VID is 00 prior to VCCIO stability.

+VCC\_SAP  
TDC 4.2A  
Peak Current 6A  
OCP current 7.2A

VID [0]	VID[1]	VCCSA Vout (ULV only)
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V

output voltage adjustable network



**+1.05VSP**  
 PR98 10K\_0402\_1%  
 PR101 330K\_0402\_1%  
 PR100 84.5K\_0402\_1%  
 PR104 470K\_0402\_1%  
 PR106 10K\_0402\_1%  
 VFB=0.7V  
 FB\_1.05V  
 DMN66D0LDW-7\_SOT363-6  
 PQ34A  
 PR107 0.1U\_0402\_16V7K  
 VFB=0.7V  
 PR108 10K\_0402\_1%  
 PR109 10K\_0402\_1%  
 PR110 10K\_0402\_1%  
 PR111 4.7U\_0805\_10V6K  
 PR112 680P\_0603\_50V7K  
 PR113 4.7U\_0805\_10V6K  
 PR114 4.7U\_0805\_10V6K  
 PR115 4.7U\_0805\_10V6K  
 PR116 4.7U\_0805\_10V6K  
 PR117 4.7U\_0805\_10V6K  
 PR118 4.7U\_0805\_10V6K  
 PR119 4.7U\_0805\_10V6K  
 PR120 4.7U\_0805\_10V6K  
 PR121 4.7U\_0805\_10V6K  
 PR122 4.7U\_0805\_10V6K  
 PR123 4.7U\_0805\_10V6K  
 PR124 4.7U\_0805\_10V6K  
 PR125 4.7U\_0805\_10V6K  
 PR126 4.7U\_0805\_10V6K  
 PR127 4.7U\_0805\_10V6K  
 PR128 4.7U\_0805\_10V6K  
 PR129 4.7U\_0805\_10V6K  
 PR130 4.7U\_0805\_10V6K  
 PR131 4.7U\_0805\_10V6K  
 PR132 4.7U\_0805\_10V6K  
 PR133 4.7U\_0805\_10V6K  
 PR134 4.7U\_0805\_10V6K  
 PR135 4.7U\_0805\_10V6K  
 PR136 4.7U\_0805\_10V6K  
 PR137 4.7U\_0805\_10V6K  
 PR138 4.7U\_0805\_10V6K  
 PR139 4.7U\_0805\_10V6K  
 PR140 4.7U\_0805\_10V6K  
 PR141 4.7U\_0805\_10V6K  
 PR142 4.7U\_0805\_10V6K  
 PR143 4.7U\_0805\_10V6K  
 PR144 4.7U\_0805\_10V6K  
 PR145 4.7U\_0805\_10V6K  
 PR146 4.7U\_0805\_10V6K  
 PR147 4.7U\_0805\_10V6K  
 PR148 4.7U\_0805\_10V6K  
 PR149 4.7U\_0805\_10V6K  
 PR150 4.7U\_0805\_10V6K  
 PR151 4.7U\_0805\_10V6K  
 PR152 4.7U\_0805\_10V6K  
 PR153 4.7U\_0805\_10V6K  
 PR154 4.7U\_0805\_10V6K  
 PR155 4.7U\_0805\_10V6K  
 PR156 4.7U\_0805\_10V6K  
 PR157 4.7U\_0805\_10V6K  
 PR158 4.7U\_0805\_10V6K  
 PR159 4.7U\_0805\_10V6K  
 PR160 4.7U\_0805\_10V6K  
 PR161 4.7U\_0805\_10V6K  
 PR162 4.7U\_0805\_10V6K  
 PR163 4.7U\_0805\_10V6K  
 PR164 4.7U\_0805\_10V6K  
 PR165 4.7U\_0805\_10V6K  
 PR166 4.7U\_0805\_10V6K  
 PR167 4.7U\_0805\_10V6K  
 PR168 4.7U\_0805\_10V6K  
 PR169 4.7U\_0805\_10V6K  
 PR170 4.7U\_0805\_10V6K  
 PR171 4.7U\_0805\_10V6K  
 PR172 4.7U\_0805\_10V6K  
 PR173 4.7U\_0805\_10V6K  
 PR174 4.7U\_0805\_10V6K  
 PR175 4.7U\_0805\_10V6K  
 PR176 4.7U\_0805\_10V6K  
 PR177 4.7U\_0805\_10V6K  
 PR178 4.7U\_0805\_10V6K  
 PR179 4.7U\_0805\_10V6K  
 PR180 4.7U\_0805\_10V6K  
 PR181 4.7U\_0805\_10V6K  
 PR182 4.7U\_0805\_10V6K  
 PR183 4.7U\_0805\_10V6K  
 PR184 4.7U\_0805\_10V6K  
 PR185 4.7U\_0805\_10V6K  
 PR186 4.7U\_0805\_10V6K  
 PR187 4.7U\_0805\_10V6K  
 PR188 4.7U\_0805\_10V6K  
 PR189 4.7U\_0805\_10V6K  
 PR190 4.7U\_0805\_10V6K  
 PR191 4.7U\_0805\_10V6K  
 PR192 4.7U\_0805\_10V6K  
 PR193 4.7U\_0805\_10V6K  
 PR194 4.7U\_0805\_10V6K  
 PR195 4.7U\_0805\_10V6K  
 PR196 4.7U\_0805\_10V6K  
 PR197 4.7U\_0805\_10V6K  
 PR198 4.7U\_0805\_10V6K  
 PR199 4.7U\_0805\_10V6K  
 PR200 4.7U\_0805\_10V6K


Cout ESR=15m ohm Rdson(max)=5.6 mohm Rdson(typ)=4.5 mohm.  
 Ipeak=15.6A, Imax=10.92A, Iocp=18.72A

$\Delta I = ((19-1.05) * (1.05/19)) / (L * Fsw) = 2.06A$

$I_{ocpmax} = ((15K * 11uA) / 0.0045) + 1.665A = 23.54A$   
 $I_{ocpmin} = ((15K * 9uA) / (0.0056 * 1.3)) + 1.665A = 19A$   
 $I_{ocp} = A$

Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	PWR +1.05VS VCCPP/+0.75VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				CHROME M/B LA-8942P Schematic	
				Date:	Friday, August 10, 2012
				Sheet	40 of 46
				Rev	0.1





**+GFX\_CORE**  
 Load line = -3.9m ohm  
 0.22uH DCR = 0.97+5% m ohm

**GT2**  
 Iccmax=29A  
 Max Istep=13A  
 PS1 current=20A  
 TDP=18.3A


Close Phase 1 choke

**+CPU\_CORE**  
 Load line = -2.9 mohm  
 0.22uH DCR = 1.1-1.3 m ohm



**ICCMAX=33A**  
 I tdc=15.8~ 20 (Tdc-up)A  
 PS1=20A  
 Max Istep=28A

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2012/03/21	Deciphered Date	2013/03/21	CPU/GFX CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number	CHROME M/B LA-8942P Schematic			Rev. 0.1
Date	Friday, August 10, 2012	Sheet	41	of 46


**Mid-Frequency Decoupling  
12x22µF**




**Low-Frequency Decoupling 3x330 µF 9m**




**High-Frequency Decoupling  
16x2.2µF**




**High-Frequency Decoupling  
27x1µF**




**Mid-Frequency Decoupling  
6x22µF**





**Mid-Frequency Decoupling  
6x10µF 0603**




**Low-Frequency Decoupling 2x330 µF 9m**



**High-Frequency Decoupling  
11x1µF**



**Mid-Frequency Decoupling  
10x10µF**



**Low-Frequency Decoupling 1x330 µF 9m**



Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR - PROCESSOR DECOUPLING	
Size	Document Number	CHROME M/B LA-8942P Schematic		Rev	0.1
Date:	Friday, August 10, 2012	Sheet	42	of	46

Version change list (P.I.R. List)


Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		Modify DCIN/Pre-change power circuit	0.1	34	Add PC301 330P_0402_50V7K, PC302 470P_0402_50V7K for EMI solution	2012/4/5	EVT
2		Modify Battery CONN/OTP power circuit	0.1	35	Add PR80 0ohm to GND for BOM control (9012 AGND)	2012/4/5	EVT
3		Modify CHARGER	0.1	36	Add PC16,PC63 330P_0402_50V7K, PC20, PC48 470P_0402_50V7K, PC113, PC114, PC115, PC117, PC121 0.1U_0402_25V6 PR26 4.7_1206_5%, PC39 680P_0402_50V7K for EMI solution	2012/4/5	EVT
4		Modify 3VALWP/5VALWP power circuit	0.1	37	Add Snubber PR48 4.7_1206_5%, PC58 680P_0402_50V7K for EMI solution	2012/4/5	EVT
5		Modify 1.5VP/0.75VSP power circuit	0.1	38	Add Snubber PR175 4.7_1206_5%, PC75 680P_0402_50V7K for EMI solution	2012/4/5	EVT
6		Modify 1.05VS power circuit	0.1	40	Delete PR105 5.1K_0402_1%; PR178 0_0402_5%, Add PR188 4.99K_0402_1%; PR186 1.2K_0402_1%, PC122 1000P_0402_50V7K; PC124 0.1U_0402_25V6 for improve load response	2012/4/5	EVT
7		Modify CPU/GFX_CORE power circuit	0.1	41	Add PC45 330P_0402_50V7K, PC21 470P_0402_50V7K for EMI solution Add PC169 0.047I_0402_25V7K, change PR187 from 523 to 348_0402_1% change PR135 from 412 to 430_0402_1%	2012/4/5	EVT
8		Modify CPU/GFX_CORE power circuit	0.1	41	change PL14 from 0.22U_PCMB104T-R22MS_35A_20% to 0.22UH MMD-10RCZ-R22M-28A (from H=3 to H=4) change PR201, PR152 from 27.4K to 61.9K_0402_1%, change PH4,PH5 470K_0402_5%(from Thinking to Panasonic) thermal issue	2012/4/5	EVT
9		Modify PROCESSOR DECOUPLING power circuit	0.1	42	Add PC74 330P_0402_50V7K, PC108 470P_0402_50V7K for EMI solution	2012/4/5	EVT
10		Modify DCIN/Pre-change power circuit	0.1	34	Sawp PC10 and PC301; Sawp PC14 and PC302	2012/4/5	EVT
11		Modify Battery CONN/OTP power circuit	0.1	35	Add PR105 0ohm to GND for BOM control (9012 H_PROCHOT#_EC) change PR61 from 21K to 21.5K and PR66 from 9.53K to 9.76K for 92 throttling and 56C recovery	2012/4/18	EVT
12		Modify Battery CONN/OTP power circuit	0.1	35	Delete PR78 and add PR61, PR63 for EC932, change PR66 from 9.53kohm to 9.76k ohm, OTP setting 92C thermal protection, 56C recovery	2012/4/26	EVT
13		Modify 3VALWP/5VALWP power circuit	0.1	37	Change PR56 from 402K to 100K for 3V/5V enable setting, Add PR53 for 3V/5V enable setting.	2012/4/26	EVT
14		Modify CPU/GFX_CORE power circuit	0.1	41	change PR187 from 348 to 324 for OCP 40A fine tune, change PC169 from 0.047U to 0.068U (RC match)	2012/4/26	EVT
15		Modify CHARGER	0.1	36	change PC22 from 0.1U_0402_25V6 to 330P_0402_50V7K	2012/5/2	EVT


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	PIR1 (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	CHROME M/B LA-8942P Schematic
				Date:	Friday, August 10, 2012
				Sheet	43 of 46
				Rev	0.1

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		Modify Prochot# setting from KB9012 to G718(EVT MEMO introction)	0.2	35	change PR63 from 2.26K to 590 ohm, PR68 from 9.1 to 1.91K From 46.2W~38W to 42.8W~33.2W	2012/5/7	EVT
2		Modify Battery CONN/OTP power circuit Modify 3VALWP/5VALWP power circuit	0.2	35 37	Sawp PR81 and PR82 location leverage Mimic winsows	2012/5/17	DVT
3		Modify Battery CONN/OTP power circuit	0.2	35	Add PR111 between 3VLP and battery connect TH for EC932	2012/5/23	DVT
4		Remove PQ16 PC302 PR10 PR11	0.2	34	Remove 51ON# RC, BATT+ to VS switch	2012/5/23	
5		MAINPWON double pull high.	0.2	35	Remove PR64	2012/5/23	
6		Modify 3v5v EN pin voltage (from 4.9V to 4.524V) for EN pin rating.	0.2	35	Change PR108 from 316K to 412K.	2012/5/23	
7		Modify 3v5v EN pin voltage for EN pin rating.	0.3	35	Change PR82 from 1000K to 887K.	2012/7/9	PVT
8							
9							
10							
11							
12							
13							
14							
15							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	CHROME M/B LA-8942P Schematic
				Date:	Friday, August 10, 2012
				Sheet	44 of 46
				Rev	0.1





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FRP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				CHROME M/B LA-8942P Schematic	0.1
				Date: Friday, August 10, 2012	Sheet 46 of 46

[www.s-manuals.com](http://www.s-manuals.com)