

Compal Confidential

C560 LA-A061P Schematics Document


INTEL Haswell CPU with DDRIII + PCH Lynx-Point

AIO M/B


September 24, 2013

REV: 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title		
				Cover Page		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	ZEA00 LA-A061P M/B	0.3
				Date:	Tuesday, September 24, 2013	Sheet 1 of 59



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title	Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	ZEA00 LA-A061P M/B
				Date:	Tuesday, September 24, 2013
				Sheet	2 of 59



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Tree Size Document Number ZEAO0 LA-A061P M/B Date: Tuesday, September 24, 2013 Sheet 3 of 59
Rev	0.3			

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW ^{*1}	+VS ^{*2}	+1.5V	+0.75VS	+RTCVCC
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S1 (Power On Suspend)		HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	OFF	ON	OFF	ON
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF	ON
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF	ON

Note:
 *1: +VALW power reail include +3VALW, +5VALW, B+, +VSB, +3VALW_PCH
 *2: +VS power reail include +3VS, +5VS, +12VS, +1.05VS_VPCH, +1.5VS_VGA, +VGA_CORE, +CPU_CORE

USB 2.0	USB 1.1	Port	Device
RMH1	UHCI0	0	Co-lay w/USB30 PORT0
		1	Co-lay w/USB30 PORT1(Debug)
	EHCI1	2	Rear IO USB20 Conn
		3	Rear IO USB20 Conn
	UHCI2	4	WLAN
		5	Touch
6		Disabled on H81	
UHCI3	7	Disabled on H81	
	8	Rear IO USB20 Conn	
UHCI4	9	Rear IO USB20 Conn(Debug)	
	10	TV	
RMH2	UHCI5	11	Camera
		12	Disabled on H81
	UHCI6	13	Disabled on H81

BTO Item	BOM Structure
ME components	CONN@
UMA Only	UMA@
DISCRETE Only	DIS@
EMI Pop components	EMI@
ESD Pop components	ESD@
EMI Unpop components	@EMI@
ESD Unpop components	@ESD@
HDMI OUT	HDMIO@
TV	TV@
SSD	SSD@
CRT	CRT@ (EVTonly)
Unpop	@
VRAM select	X76@
EVT for Reserve components	EVT@
PCB	PCB@
SKU IO Select	GPIO68_H@
	GPIO68_L@
	GPIO69_H@
	GPIO69_L@
	GPIO70_H@ GPIO70_L@
Touch	TOUCH@
Non Charger	NCHG@
Charger	CHG@

SATA Port Table		
Port	Device	
6G	0	HDD
	1	m-SATA
3G	2	Disabled on H81
	3	Disabled on H81
	4	ODD
	5	NC

PCIe Port Table	
Port	Device
1	LAN
2	Card Reader
3	WLAN
4	TV
5	NC
6	NC
7	Disabled on H81
8	Disabled on H81

BOARD ID Table	
Board ID	PCB Revision
0	0.1
3	0.2
4	0.3
5	


SKU ID(Project) Table						
Project ID2 (GPIO68)	Project ID1 (GPIO69)	Project ID0 (GPIO70)	SKU			
0	0	0	UMA 4519QH38L04	TV@	NLDO@	EMI@ ESD@ GPIO68_L@ GPIO69_L@ GPIO70_L@ PCB@ CHG@
0	0	1	UMA w/HDMI 4519QH38L05		HDMIO@ NLDO@	EMI@ ESD@ GPIO68_L@ GPIO69_L@ GPIO70_H@ PCB@ NCHG@ TOUCH@
0	1	0	DIS-MIC1G 4519QH38L06	DIS@	NLDO@	EMI@ ESD@ GPIO68_L@ GPIO69_H@ GPIO70_L@ PCB@ 8111G@ TOUCH@
0	1	1	DIS-SAM1G w/HDMI 4519QH38L07	DIS@	HDMIO@ TV@ NLDO@	EMI@ ESD@ GPIO68_L@ GPIO69_H@ GPIO70_H@ PCB@ 8111G@ NCHG@
1	0	0	DIS-MIC2G w/HDMI 4519QH38L08	DIS@	NLDO@	EMI@ ESD@ GPIO68_H@ GPIO69_L@ GPIO70_L@ PCB@ 8111G@ TOUCH@
1	0	1	DIS-MIC2G w/HDMI 4519QH38L09	DIS@	HDMIO@ TV@ NLDO@	EMI@ ESD@ GPIO68_H@ GPIO69_L@ GPIO70_L@ PCB@ 8111G@ NCHG@ TOUCH@
1	1	0				
1	1	1				

PCH SM Bus Address			
Power	Device	HEX	Address
+3VS	DDR(JDDR2)		1010 000X b
+3VS	DDR(JDDR1)		1010 010X b

EC SM Bus1 Address			
Power	Device	HEX	Address
	ALC106	48H	0100_100xb

Board ID	Rb	V _{min} min	V _{min} typ	V _{min} max	EC AD3
0	0	0 V	0 V	0.155 V	0x00 - 0x0C
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31 - 0x49
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A - 0x69
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A - 0x8E
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F - 0xBB
7	NC	2.433 V	3.300 V	3.300 V	0xBC - 0xFF


PCH SML1 Bus Address			
Power	Device	HEX	Address
	VGA Ext. thermal sensor		
	VGA Int. thermal sensor (default)		0x9b



PECI 10mil spacing and Max Length < 15"

R11 follow CDB R42PR add 0ohm serial resistor

R12 follow CDB R34PR add 0ohm serial resistor



Place C6 close to CPU pin J40 as close as possible. No stub









Table B-1. Configuration-wise Mapping of HDMI signals for Processor on DDI ports

Port	Digital Display Interface Differential Pairs	HDMI Signals	Processor Digital Display Interface Pins
Port B	DDIB_TXB0	HDMIb_TX2_DP	DDIB_TXB(0)
	DDIB_TXB0	HDMIb_TX2_DN	DDIB_TXB(0)
	DDIB_TXB1	HDMIb_TX1_DP	DDIB_TXB(1)
	DDIB_TXB1	HDMIb_TX1_DN	DDIB_TXB(1)
	DDIB_TXB2	HDMIb_TX0_DP	DDIB_TXB(2)
	DDIB_TXB2	HDMIb_TX0_DN	DDIB_TXB(2)
	DDIB_TXB3	HDMIb_CLK_DP	DDIB_TXB(3)
	DDIB_TXB3	HDMIb_CLK_DN	DDIB_TXB(3)
	DDIB_HPD	DDSP_3_HPD0	Hot plug detect used by HDMI Port B
	DDIB_CTRLCLK	DDPB_CTRL_CLK	HDMI DDC lines for Port B
DDIB_CTRLDATA	DDPB_CTRL_DATA	HDMI DDC lines for Port B	
Port C	DDIC_TXB0	HDMIc_TX2_DP	DDIC_TXB(0)
	DDIC_TXB0	HDMIc_TX2_DN	DDIC_TXB(0)
	DDIC_TXB1	HDMIc_TX1_DP	DDIC_TXB(1)
	DDIC_TXB1	HDMIc_TX1_DN	DDIC_TXB(1)
	DDIC_TXB2	HDMIc_TX0_DP	DDIC_TXB(2)
	DDIC_TXB2	HDMIc_TX0_DN	DDIC_TXB(2)
	DDIC_TXB3	HDMIc_CLK_DP	DDIC_TXB(3)
	DDIC_TXB3	HDMIc_CLK_DN	DDIC_TXB(3)
	DDIC_HPD	DDSP_3_HPD1	Hot plug detect used by HDMI Port C
	DDIC_CTRLCLK	DDPC_CTRL_CLK	HDMI DDC lines for Port C
DDIC_CTRLDATA	DDPC_CTRL_DATA	HDMI DDC lines for Port C	
Port D	DDID_TXB0	HDMIb_TX2_DP	DDID_TXB(0)
	DDID_TXB0	HDMIb_TX2_DN	DDID_TXB(0)
	DDID_TXB1	HDMIb_TX1_DP	DDID_TXB(1)
	DDID_TXB1	HDMIb_TX1_DN	DDID_TXB(1)
	DDID_TXB2	HDMIb_TX0_DP	DDID_TXB(2)
	DDID_TXB2	HDMIb_TX0_DN	DDID_TXB(2)
	DDID_TXB3	HDMIb_CLK_DP	DDID_TXB(3)
	DDID_TXB3	HDMIb_CLK_DN	DDID_TXB(3)
	DDID_HPD	DDSP_3_HPD2	Hot plug detect used by HDMI Port D
	DDID_CTRLCLK	DDPD_CTRL_CLK	HDMI DDC lines for Port D
DDID_CTRLDATA	DDPD_CTRL_DATA	HDMI DDC lines for Port D	



PDG P132
HSW A0+LPT A0 change R21to 4.7K, R19 to 3.3K

Trace width=12mil, spacing 20mil, max L=500mil



ESD request Close to JCPU1 G40

DP_RCMP trace width=20mil spacing 25mil length<200mil


FDI For VGA
eDP brightness

eDP
(To LVDS Converter)




v0.2 update

Security Classification	Compal Secret Data		Title	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number
			Custom	ZEA00 LA-A061P M/B
			Date:	Tuesday, September 24, 2013
			Sheet	5 of 59



PEG_RCOMP trace width=12mil
spacing 15mil length<400mil



Reserve for x16 GPU






Reserve for x16 GPU

Reserve for x16 GPU

Reserve for x16 GPU

Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title	Haswell_DMI/PEG/FDI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	ZEA00 LA-A061P M/B
				Date:	Tuesday, September 24, 2013
				Sheet	6 of 59
				Rev	0.3



Security Classification	Compal Secret Data	
Issued Date	2013/04/01	Deciphered Date
		2014/04/01



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Haswell_DDR3		
Size	Document Number	Rev
Custom	ZEA00 LA-A061P M/B	0.3
Date:	Tuesday, September 24, 2013	Sheet 7 of 59



FOX_3H993827-4M41-01H_HASWELL


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Haswell POWER ZEA00 LA-A061P M/B
Size	Document Number	Rev	Date: Tuesday, September 24, 2013 Sheet 8 of 59	
Custom	ZEA00 LA-A061P M/B	0.3		



Signal Name	Description
CFG[19:0]	<p>Configuration Signals:</p> <p>The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <ul style="list-style-type: none"> CFG[1:0]: Reserved configuration lane. A test point may be placed on the board for these lanes. CFG[2]: PCI Express* Static x16 Lane Numbering Reversal. <ul style="list-style-type: none"> 1 = Normal operation 0 = Lane numbers reversed. CFG[3]: MSR Privacy Bit Feature <ul style="list-style-type: none"> 1 = Debug capability is determined by IA32_Debug_Interface_MSR (0xC80) bit[0] setting 0 = IA32_Debug_Interface_MSR (0xC80) bit[0] default setting overridden CFG[4]: Reserved configuration lane. A test point may be placed on the board for this lane. CFG[6:5]: PCI Express* Bifurcation: <ul style="list-style-type: none"> 00 = 1 x8, 2 x4 PCI Express* 01 = reserved 10 = 2 x8 PCI Express* 11 = 1 x16 PCI Express* CFG[19:7]: Reserved configuration lanes. A test point may be placed on the board for these lands.

- [7] DDR_A_DQS[0..7]
- [7] DDR_A_DQS[0..7]
- [7] DDR_A_D[0..63]
- [7] DDR_A_MA[0..15]

CHA SO-DIMM 0(A0)



Layout Note:
Place near JDIMM1


Layout Note: Place these Caps near +1.5V of JDIMM1

Layout Note: Place near JDIMM1 Pin203 and 204

SPD setting (SA0, SA1)
PU/PD by Channel A/B
->Channel A 00
->Channel B 01

Standard H:5.2mm

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	
Title DDRIII-SODIMMA				
Size	Document Number ZEA00 LA-A061P M/B			Rev 0.3
Date: Tuesday, September 24, 2013 Sheet 10 of 59				



Layout Note:
Place near JDIMM2

Layout Note: Place these Caps near
+1.5V of JDIMM2

Layout Note:
Place near JDIMM2 Pin203 and 204






SPD setting (SA0, SA1)
PU/PD by Channel A/B
->Channel A 00
->Channel B 01

Standard H:9.2mm









Security Classification	Compal Secret Data		Title
Issued Date	2013/04/01	Deciphered Date	2014/04/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number ZEA00 LA-A061P M/B Date: Tuesday, September 24, 2013 (Sheet 11 of 59)

Compal Electronics, Inc.
DDRIII-SODIMM B

Rev 0.3




HDA_SYNC
 This signal has a weak internal pull down
 *H=>On Die PLL is supplied by 1.5V (mobile)
 L=>On Die PLL is supplied by 1.8V (DT)
 Strap: This signal has a weak internal pull-down.
 Do not pull high.



SATA Port 2~3 Is Disable For H81

SATA_RCOMP 50ohm length<600mil

Place R81 within 500 mils of the PCH. Avoid routing next to clock pins.



BOOT device	GPIO51	SATA1GP/GPIO19
LPC	0	0
SPI	1	1

*GPIO51 with internal pull-up

SATA1GP/GPIO19, GPIO51






Default (SPI):
 Left both SATA1GP/GPIO19 and GPIO51 floating. No pull up required.

Boot from PCI:
 Connect SATA1GP/GPIO19 to ground with 1k Ohm pull-down resistor. Leave GPIO51 Floating.














Boot from LPC:
 Connect both SATA1GP/GPIO19 and GPIO51 to ground with 1k Ohm pull-down resistor.

Table 1-3. Desktop Lynx Point SKUs Flexible I/O Map


SKU	High Speed I/O Ports																			
	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14	Port 15	Port 16	Port 17	Port 18		
H87	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 5	USB 3.0 Port 6	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 1	PCIe* Port 2	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5	PCIe* Port 6	PCIe* Port 7	PCIe* Port 8	SATA 6Gb/s Port 4	SATA 6Gb/s Port 5	SATA 6Gb/s Port 9	SATA 6Gb/s Port 1	SATA 6Gb/s Port 2	SATA 6Gb/s Port 3
H81	USB 3.0 Port 1	USB 3.0 Port 2	NA	NA	PCIe* Port 1	PCIe* Port 2	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5	PCIe* Port 6	NA	NA	NA	NA	SATA 3Gb/s Port 4	SATA 3Gb/s Port 5	SATA 6Gb/s Port 9	SATA 6Gb/s Port 1	NA	NA






Socket P/N: SP07000H900






Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2013/04/01	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number
			Custom	ZEA00 LA-A061P M/B
			Date:	Tuesday, September 24, 2013
			Sheet	13 of 59





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title	PCH_DMI/FDI/PM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	ZEAO0 LA-A061P M/B	0.3			
Date:	Tuesday, September 24, 2013	Sheet	14	of	59





NOTE: PCH adds support for panel power sequencing required for embedded DisplayPort support. L_VDDEN, L_BKLTEN and L_BKLCTL pins are added on the PCH for panel power sequencing. It is important to note that a 6 layer board design may be required to access these pins on the PCH package in a fully featured platform design.




Data Need longer than CLK 1 inch



Separate U10, U57 location



Security Classification	Compal Secret Data		Title	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number ZEA00 LA-A061P M/B
Date: Tuesday, September 24, 2013				Rev 0.3
1 Sheet				15 of 59



- Port mapping restrictions removed
 - USB 3.0 signals can now be paired with any of USB2.0 signal 0-13
 - Custom mapping through ACPI table/BIOS
 - Default mapping USB 3.0 1-6 to USB 2.0 0-5 ports






Table 14-4. Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

- Better USB 2.0 performance than EHCI
- Windows* 8 is expected to include a native inbox xHCI driver




GPIO8
 Integrated Clock Chip Enable (Removed)
 H: Disable
 L: Enable



GPIO8 no longer a strap,
 GPIO8 is determined /override by soft strap.

This signal has a weak internal pull-up but
 requires an external pull down.



The current default is clock enable



In Deep Sleep Power Well. Unmuxed.
 Defaults to GPI.


Not used Weak pull-up 10kΩ to VccDSW3_3
 -->Check list1.5 P402.
 PD to GND for Huron River!!

GPIO28
 On-Die PLL Voltage Regulator
 H: Enable
 L: Disable



Clock validation strap
 ICG is EN when LOW
 *GPIO36 with internal pull-down


TLS
 Hi:with confidentiality
 Low:with no confidentiality
 *GPIO37 with internal pull-down



← 120821


SKU ID	GPIO68	GPIO69	GPIO69
SKU1	0	0	0
SKU2	0	0	1
SKU3	0	1	0
SKU4	0	1	1
SKU5	1	0	0
SKU6	1	0	1
SKU7	1	1	0
SKU8	1	1	1

SKU ID TABLE



Config	PCHSTRAP 4&9
Set by GPIO16/49	11
USB X6,PCIEX8,SATAX4	01
USB X4,PCIEX8,SATAX6	00


Fixed Signals				Muxed Signals		Fixed Signals								Muxed Signals		Fixed Signals		
USB3 1	USB3 2	USB3 5	USB3 6	PCIE 1 (00)	PCIE 2 (00)	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8	SATA 4 (00)	SATA 5 (00)	SATA 0	SATA 1	SATA 2	SATA 3	
				USB3 3 (01)	USB3 4 (01)							PCIE 1 (01)	PCIE 2 (01)					





Integrated VRMs enabled. DCPUS1, DCPUS2 and DCPUS3 can be left floating.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH POWER-1 ZEA00 LA-A061P M/B
Size	C	Document Number	ZEA00 LA-A061P M/B	Rev
Date:	Tuesday, September 24, 2013	Sheet	18	of 59

If CRT disable Pin AF2 & Pin AE1 can connect to GND



PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
VCC	1.05V	1.29 A
VCCIO	1.05V	3.629 A
VCCADAC1_5	1.5V	0.070 A
VCCADAC3_3	3.3V	0.0133 A
VCCCLK	1.05V	0.306 A
VCCCLK3_3	3.3V	0.055 A
VCCVRM	1.5V	0.179 A
VCC3_3	3.3V	0.133 A
VCCASW	1.05V	0.67 A
VCCSUS3_3	3.3V	0.01 A
VCCSUS3_3	3.3V	0.261 A
VCCSW3_3	3.3V	0.015 A
V_PROC_IO	1.05V	0.004 A






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH_GND Size Custom Document Number ZEA00 LA-A061P M/B Rev 0.3 Date: Tuesday, September 24, 2013 Sheet 20 of 59	








- [6] PCIE_CTX_C_GRX_P0[0..15] PCIE_CTX_C_GRX_P0[0..15]
- [6] PCIE_CTX_C_GRX_N0[0..15] PCIE_CTX_C_GRX_N0[0..15]
- [6] PCIE_CTX_C_CRX_P0[0..15] PCIE_CTX_C_CRX_P0[0..15]
- [6] PCIE_CTX_C_CRX_N0[0..15] PCIE_CTX_C_CRX_N0[0..15]

Reserve for x16 GPU

Reserve for x16 GPU



PCIE	CTX	CRX	AK	PEX
PCIE_CTX_C_GRX_P0	AN12	PEX_RX0		
PCIE_CTX_C_GRX_N0	AN14	PEX_RX0_N		
PCIE_CTX_C_GRX_P1	AM14	PEX_RX1		
PCIE_CTX_C_GRX_N1	AM14	PEX_RX1_N		
PCIE_CTX_C_GRX_P2	AP14	PEX_RX2		
PCIE_CTX_C_GRX_N2	AP14	PEX_RX2_N		
PCIE_CTX_C_GRX_P3	AN15	PEX_RX3		
PCIE_CTX_C_GRX_N3	AM15	PEX_RX3_N		
PCIE_CTX_C_GRX_P4	AN17	PEX_RX4		
PCIE_CTX_C_GRX_N4	AM17	PEX_RX4_N		
PCIE_CTX_C_GRX_P5	AP17	PEX_RX5		
PCIE_CTX_C_GRX_N5	AP17	PEX_RX5_N		
PCIE_CTX_C_GRX_P6	AN18	PEX_RX6		
PCIE_CTX_C_GRX_N6	AM18	PEX_RX6_N		
PCIE_CTX_C_GRX_P7	AN20	PEX_RX7		
PCIE_CTX_C_GRX_N7	AM20	PEX_RX7_N		
PCIE_CTX_C_GRX_P8	AN20	PEX_RX8		
PCIE_CTX_C_GRX_N8	AM20	PEX_RX8_N		
PCIE_CTX_C_GRX_P9	AN21	PEX_RX9		
PCIE_CTX_C_GRX_N9	AM21	PEX_RX9_N		
PCIE_CTX_C_GRX_P10	AN23	PEX_RX10		
PCIE_CTX_C_GRX_N10	AM23	PEX_RX10_N		
PCIE_CTX_C_GRX_P11	AP23	PEX_RX10_N		
PCIE_CTX_C_GRX_N11	AP24	PEX_RX11_N		
PCIE_CTX_C_GRX_P12	AN24	PEX_RX12		
PCIE_CTX_C_GRX_N12	AM24	PEX_RX12_N		
PCIE_CTX_C_GRX_P13	AN26	PEX_RX13_N		
PCIE_CTX_C_GRX_N13	AM26	PEX_RX13_N		
PCIE_CTX_C_GRX_P14	AP26	PEX_RX14		
PCIE_CTX_C_GRX_N14	AP27	PEX_RX14_N		
PCIE_CTX_C_GRX_P15	AN27	PEX_RX15_N		
PCIE_CTX_C_GRX_N15	AM27	PEX_RX15_N		



Reserve pull-up and down. Don't have to install component for default, NV reply on 5/4. when system no support CLKREQ

Table 02. GB2-64 and GB4-128 GPIO Description

GPIO pin Name	Normal Function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	GPU_VID4	0	GPU Core VDD VID4	Strap to boot INVDD
GPIO1	GPU_VID3	0	GPU Core VDD VID3	Strap to boot INVDD
GPIO2	LCD_BL_PWM	0	Panel Backlight PWM Brightness Control	100 K pull-down
GPIO3	LCD_VCC or PSI	0	Panel Power Enable or Phase Shedding	LCD_VCC: 100k pull-down; PSI: 10k pull-up or pull-down; stuff as needed to disable phase shedding by default
GPIO4	LCD_BLE1	0	Panel Backlight Enable	100 K pull-down
GPIO5	GPU_VID1	0	GPU Core VDD VID1	Strap to boot INVDD
GPIO6	GPU_VID2	0	GPU Core VDD VID2	Strap to boot INVDD
GPIO7	3D_Vision	0	3D Vision Left/Right signal	100 K pull-down
GPIO8	OVERT	I/O	Active Low Thermal Catastrophic Over Temperature	100 K pull-up
GPIO9	ALERT	I/O	Active Low Thermal Alert	100 K pull-up
GPIO10	MEM_VREF_CTL	0	Memory VREF Control	100 K pull-down
GPIO11	GPU_VID0	0	GPU Core VDD VID0	Strap to boot INVDD
GPIO12	PWR_LEVEL	1	AC power detect or power supply overdraw input	100 K pull-up
GPIO13	GPU_VID5	0	GPU Core VDD VID5	Strap to boot INVDD
GPIO14	HPD_AB	I	Hot Plug Detect for IFPAB	See Figure 76
GPIO15	HPD_C	I	Hot Plug Detect for IFPC	See Figure 76
GPIO16	PSI or MEM_VDD_CTL	0	Phase Shedding or Memory VDD VID	PSI: 10k pull-up or pull-down; stuff as needed to disable phase shedding by default; MEM_VDD_CTL: Strap to boot FBVDD/Q
GPIO17	HPD_D	I	Hot Plug Detect for IFPD	See Figure 76
GPIO18	HPD_E	I	Hot Plug Detect for IFPE	See Figure 76
GPIO19	HPD_F	I	Hot Plug Detect for IFPF	See Figure 76
GPIO20	Reserved			
GPIO21	Reserved			








Table 66. N13x Family Display Link Summary

Link	Description
Link A	LVDS (Single Link or Dual Link with IFPB)
Link B	LVDS (Dual Link with IFPA)
Link C	DisplayPort, HDMI
Link D	DisplayPort, eDP
Link E	DisplayPort, DVI (Single Link or Dual Link with IFPF), HDMI
Link F	DisplayPort, DVI (Dual Link with IFPE), HDMI




trace width: 16mils
differential voltage sensing.
differential signal routing.

Un-pop R244-0415 Update



Security Classification		Compal Secret Data		Title	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	N14M-GE2-LVDS/HDMI/DP/THM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				ZEA00 LA-A061P M/B	
Date:	Tuesday, September 24, 2013	Sheet	22	of	59



rise 1.5v system source voltage to 1.55-1.57V

Follow PUN-05893

CALIBRATION PIN	DDR3
FB_CAL_x_PD_VDDQ	40.2ohm
FB_CAL_x_PU_GND	42.2ohm
FB_CAL_xTERM_GND	51.1ohm


+1.5V to +1.5VS_VGA


Supply from Power-0411 update.

4/3 Update:
Un-stuff R253, R256, R259 and R265.


Un-pop update-0415

+3VS to +3VS_VGA







N14M-GE2-B-AIO-A2
DIS@



N14M-GE2-B-AIO-A2
DIS@

0403 Update

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title	N14M-GE2-VGA CORE, GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				ZEA00 LA-A061P M/B	
				Date	Tuesday, September 24, 2013
				Sheet	24 of 59
				Rev	0.3



Mode D - Mirror Mode Mapping

	DATA Bus	
Address	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16	CS0#_H	
FBx_CMD17		
FBx_CMD18	ODT_H	
FBx_CMD19	CKE_H	
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#

Place close to BGA, 200mA, v0.3 update, Place close to ball, Place close to BGA, Must connect to power when partition B unused!

Compal Secret Data








Security Classification	Compal Secret Data	
Issued Date	2013/04/01	Deciphered Date
		2014/04/01

Compal Electronics, Inc.
N14M-GE2-MEM Interface

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title	N14M-GE2-MEM Interface	
Size	Document Number	Rev
	ZEA00 LA-A061P M/B	0.3
Date:	Tuesday, September 24, 2013	Sheet 25 of 58

Memory Partition A - Lower 32 bits





CMD mapping mod Mode D

Address	DATA Bus	
FBx_CMD0	0..31	32..63
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#

Security Classification	Compal Secret Data		Title	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				ZEA00 LA-A061P M/B
Date:	Tuesday, September 24, 2013	Sheet	26	of 59

Memory Partition A - Upper 32 bits



CMD mapping mod Mode D

Address	DATA Bus	
	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#

Security Classification Compal Secret Data

Issued Date 2013/04/01 **Deciphered Date** 2014/04/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

N14M-GE2-VRAM A Upper

ZEA00 LA-A061P M/B


Document Number: _____

Date: Tuesday, September 24, 2013 Sheet 27 of 59

[PUN-06026-001]

Table 4. Binary Strap Mode Mapping


Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCLK	SMB_ALT_ADDR	10k Ω	Pull-down to GND
ROM_SI	SUB_VENDOR	10k Ω	Pull-up to 3V3 if VBIOS ROM exists Pull-down to GND if no VBIOS ROM
ROM_SO	VGA_DEVICE	10k Ω	Pull-down to GND (no display)
STRAP0	RAM_CFG[0]	10k Ω	See Note
STRAP1	RAM_CFG[1]	10k Ω	See Note
STRAP2	RAM_CFG[2]	10k Ω	See Note
STRAP3	RAM_CFG[3]	10k Ω	See Note
STRAP4	PCIE_MAX_SPEED	10k Ω	Pull-down to GND



X76 for VRAM Config

[VRAM Config-RVL-06366-001]

GPU	Frenq.	Memory Size	Memory Config	strap3	strap2	strap1	strap0
N14M-GE2	900 MHz	128M* 16* 4 1GB	Hynix (0x6) HSTQ2G63BFR-11C SA00003YO10	0	1	1	0
			Samsung (0x5) K4W2G1646E-BC11 SA00005SH00	R327 PD 10K	R321 PU 10K	R320 PU 10K	R324 PD 10K
			Micron (0x1) MT41J128M16JT-107G:K SA00005SM30	0	1	0	1
N14M-GE2	900 MHz	256M* 16* 4 2GB	Micron (0xD) MT41K256M16HA-107G:E SA000065D20	1	1	0	1
			Samsung (0xB) K4W4G1646B-HC11 SA000068R10	R327 PD 10K	R326 PD 10K	R325 PD 10K	R319 PU 10K
			Hynix (0x4) H5TC4G63AFR-11C SA00006E800	0	1	0	0










Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N14M-GE2 MISC
				Document Number
Date:	Tuesday, September 24, 2013	Sheet	28	of 59

18:42:49


Power Consumption:

- Pin 22 (PVCC) < 50 mA
- Pin 18 (SWR_VDD) < 200mA (layout trace > 40 mil)
- Pin5 (DPV33) < 20mA
- Pin 17 (SWR_LX) < 600mA (layout trace > 60 mil)
- Pin 15 (SWR_VCCK) < 100mA (layout trace > 60 mil)
- Pin 43 (VCCK) < 50mA
- Pin 11 (DPV12) < 100mA

SE070104Z80
S CER CAP .1U 16V Z Y5V 0402
S CER CAP .1U 16V Z Y5V 0402






EVT Debug Only, un-pop for DVT












Pin 47			
	0	1	
Pin 48	0	X	EP Mode
	1	ROM	EEPROM

UMA & DIS for Optimus




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI-OUT Level Shift
Size	Document Number	Rev		0.3
Custom	ZEA00 LA-A061P M/B			
Date:	Tuesday, September 24, 2013	Sheet	30	of 59


HDMI-OUT Connector




Security Classification		Compal Secret Data		Title	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	HDMI-OUT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.3
				ZEA00 LA-A061P M/B	
				Date:	Sheet
				Tuesday, September 24, 2013	31 of 59





LVDS Conn.






Converter






**+LCDVDD Rising Time: 300us~10ms
Current Rating: Max=1500mA**






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
				0.3
Date: Tuesday, September 24, 2013		Sheet 32 of 59		



Non Changer




Charge USB Port






Charger CT	CTL1	CTL2	CTL3	ILIM_SEL
EC GPIO	GPXIOA07(pin104)	GPIO22(pin41)	GPXIOA11(pin108)	GPIO21(pin40)
S0 (CDP)	1	1	1	1
S3 (SDP)	1	1	1	0
S4/S5 (DCP)	0	0	1	1






System Global Power State	TPS2546/TPS2544 Mode	Charging	CTL1	CTL2	CTL3	ILIM_SEL	Current Limit Setting
S3	SDP, no discharge to / from CDP		1	1	1	0	ILIM_LO
S0	CDP, load detection with ILIM_LO + 60mA thresholds or if a BC1.2 primary detection occurs		1	1	1	1	ILIM_HI
S4/S5	Auto mode, load detection with power wake thresholds, no mouse wake		0	0	1	1	ILIM_HI



USB20




For USB2.0 ESD diode




Security Classification		Compal Secret Data		Title	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.3
				ZEA00 LA-A061P M/B	
				Date: Tuesday, September 24, 2013	Sheet 34 of 59


SATA ODD Conn





SATA HDD Conn.




FAN Control Circuit




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SATA-HDD/ODD/USB ZEA00 LA-A061P M/B Rev 0.3
Date:	Tuesday, September 24, 2013	Sheet	35	of 59





Place close to Pin9




Length of per trace 2inch no more 2 via mismatch trace length <100mil 50ohm +/-15% impedance.








Place close to JCR1 pin 12,21





Reserve card power discharge circuit




Security Classification		Compal Secret Data		Title		
Issued Date	2013/04/01	Deciphered Date	2014/04/01	RTSS5229 Media Card Controller		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number ZEA00 LA-A061P M/B	Rev 0.3
Date:	Tuesday, September 24, 2013	Sheet	36 of 59			




Sense Pin	Impedance	Codec Signals
SENSE A	39.2K	LOUT2 (PIN 39, 41)
	20K	MIC1 (PIN 21, 22)
	10K	LINE1 (PIN 23, 24)
	5.1K	LOUT1 (PIN 35,36)
SENSE B	39.2K	LINE2 (PIN 14, 15)
	20K	MIC2 (PIN 16, 17)
	10K	
	5.1K	HP-OUT (PIN 32,33)






Vo=0.8(1+R606/R607)
 Output: 4.8V
 Max I: 7.5A




Mode select: Fix Gain




Mode1	Mode2	Option	Pin15	Pin16
0	0	Fixed Gain	G1	G2
0	1	I2C	SCL	SDA
1	0	PWM	PWM	Hold
1	1	DC	DC	Hold

Gain Select




AMP_G1	AMP_G2	Gain
0	0	11dB (Default)
0	1	14dB
1	0	19dB
1	1	25dB






WOL circuit

Short J5 for WOL support (Enable/Disable by BIOS setup)
v0.2 update





+3V_LAN rising time (10%~90%) need > 0.5ms and <100ms.

Power (Decoupling Cap.)




Crystal




8111G (LDO Mode)

8111GS (SWR Mode)



Green / Orange





Yellow

vendor recommend

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2013/04/01	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		
Custom	LAN RTL8111G	ZEA00 LA-A061P M/B		0.3
Date:	Tuesday, September 24, 2013	Sheet	39	of 59



MINI (TV) /m-SATA SSD

Mini Card Slot 1---TV tuner Current: +3VS : 2750mA, 1.5V: 500mA




WLAN & Bluetooth Combo Card

Mini Card Slot 2--- WLAN Current: 3.3 : 750mA,




Security Classification	Compal Secret Data		Title
Issued Date	2013/04/01	Deciphered Date	2014/04/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			PCIe-WLAN/TV_B-CAS ZEA00 LA-A061P M/B Rev 0.3
Date:	Tuesday, September 24, 2013	Sheet	40 of 59


TPM (Reserve)




Screw Hole




PCH heat sink




WebCam+Digital Mic





CRT Conn (Reserve 15pin)



Need PU/PL on PCH/FCH side
(2.2K*2pcs for DDC & 150_8P4R*1pcs for RGB)





Touch



Security Classification	Compal Secret Data		Title
Issued Date	2013/04/01	Deciphered Date	2014/04/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			PWR/Cap./TP/LED/LP/LS/Screw ZEA00 LA-A061P M/B Rev 0.3 Date: Tuesday, September 24, 2013 Sheet 41 of 59

Power/B & SW/B Connector

8Pin sub-board Connector




TOP side For debug
(Unpop after MP)

+5VS_SB	EMI@ C2144	1	2	0.1U_0402_16V4Z
+3VSB_SB	EMI@ C2145	1	2	470P_0402_50V7K
CIR_IN	EMI@ C2146	1	2	330P_0402_50V7K
BT_LED#	EMI@ C2147	1	2	330P_0402_50V7K
SATA_LED#	EMI@ C2148	1	2	330P_0402_50V7K
WLAN_LED#	EMI@ C2149	1	2	470P_0402_50V7K
PWR_ON_LED#	EMI@ C2150	1	2	470P_0402_50V7K
ON/OFFBTN#	EMI@ C2151	1	2	470P_0402_50V7K
EC_SW_AD1	EMI@ C2152	1	2	470P_0402_50V7K

v1.0 update

Security Classification	Compal Secret Data		Title	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Sub-board Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.3
Date:	Tuesday, September 24, 2013	Sheet	42 of 59	




Reset converter board panel ID

AC in-->One touch -->Power button--> Clear CMOS
Always short-->AC in-->Power button--> Crisis


JCOMS2

EC_CRISIS 1 2 EC_CRISIS_KS00




NOTE:
Strap Pin-->Pull high
P109=VCIN0_PH
P102=VCIN1_PH
P103=VCOUT1
P104=VCOUT0_PH


Security Classification		Compal Secret Data		Title	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.3
				ZEA00 LA-A061P M/B	
				Date: Tuesday, September 24, 2013	Sheet 43 of 59




+3VALW TO +3VALW_PCH




+1.5V to +1.5VS



Discharge circuit




+12V1 TO +12VS (Reserve for PSU)



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC-DC INTERFACE ZEA00 LA-A061P M/B
Date:	Tuesday, September 24, 2013	Sheet	44	of 59

Add +12VALW discharge circuit for prevent DC plug in leakage 5/5.




$V_o = 0.8(1 + R_t/R_b) = 12V$




$V_{FB} = 0.8V$

Power dissipation: 0.06W


Power dissipation: 0.577W



Security Classification	Compal Secret Data			Compal Electronics, Inc. PWR- 12VSP	
Issued Date	2012/04/27	Deciphered Date	2013/04/27		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FRU DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number VB111 LA-A111 M/B
Date: Tuesday, September 24, 2013					Rev 0.1
Sheet 45 of 56					



Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/01	Deciphered Date	2012/11/12	PSU IN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	0.1		
Date:	Tuesday, September 24, 2013	Sheet	46	of 56	




+V_5VP
 Ipeak=7A ; 1.2Ipeak=8.4A; Imax=4.9A
 Fsw=300K,
 Iocp>=8.66A
 Rds H/S --> typ:24 mohm ; max: 30 mohm
 L/S --> typ: 13.5 mohm ; max: 16.5 mohm

+V_3.3VP
 Ipeak=4.437A ; 1.2Ipeak=5.325A; Imax=3.106A
 Fsw=300K
 Iocp>=5.33A
 Rds H/S --> typ:24 mohm ; max: 30 mohm
 L/S --> typ: 13.5 mohm ; max: 16.5 mohm


EC pin must set to Open Drain
 (EC GPIO spec is 5V/4mA)
 Initial EC pin: Low
 3V/5V on : EC pin Open
 3V/5V off : EC pin Low

TON (1) SMPS1=300KHZ (+5VALWP)
 (2) SMPS2=300KHZ (+3VALWP)



Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/01	Deciphered Date	2013/12/31	PWR- 3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VCA00 LA-9792P M/B
Date:	Tuesday, September 24, 2013	Sheet	47	of	56

0.75Volt +/- 5%
 TDC 0.525A
 Peak Current 0.75A
 OCP Current 0.9A






DCR=17m
 Cap. ESR=17m
 Rds (ON) :Max=16.5m-ohm
 Min=13.5m-ohm


Fsw=285K
 Ipeak=11A, Imax=7.7A, Iocp=1.2*Ipeak=13.2A
 Fsw= 285K Hz
 Iocp(set) =13.44A~20.49A
 Rds H/S --> typ:24 mohm ; max: 30 mohm
 L/S --> typ: 13.5 mohm ; max: 16.5 mohm

Mode	Level	+0.75VSP	VTTREF_1.5V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off



Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/01	Deciphered Date	2013/12/31	1.5VP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev 0.1
Date: Tuesday, September 24, 2013				Sheet 48 of 56




OCP SET: 7.2A

FB=0.7v

Vtrip range ==> 0.2V ~ 3V
 <Vo=1.05V> VFB=0.7V
 V=0.7*(1+5.1K/10.1958K)=1.05V
 Fsw=290KHz
 Rds (ON) :Max=16.5m-ohm
 Typ=13.5m-ohm
 Ipeak=6.526A, Imax=4.568A, 1.2*Ipeak=7.831A
 Iocp (set)=7.851A~11.555A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/01	Deciphered Date	2013/12/31	Title	+1.05VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.1
Date:	Tuesday, September 24, 2013	Sheet	49 of 56		







PUT COLSE TO VCORE HOT SPOT
PR66 @ 66.5K=108C

ASM for 3Phase operation


ASM for 2Phase operation

Title		
NCP81102		
Size	Document Number	Rev
	VCA00 LA-8792P M/B	0.1
Date:	Tuesday, September 24, 2013	Sheet 50 of 56

EN resistor:
 NCP81151@ 0 R
 NCP5911@ 4K



Title		
Power Stage		
Size	Document Number	Rev
	VCA00 LA-8792P M/B	0.1
Date:	Tuesday, September 24, 2013	Sheet 51 of 56




For RT8813
+GPU_CORE_VIN

PH701 close to MOSFET
Trigger point 110 degree


N14P-GE2
Ipeak=
Imax=
Iocp=

Follow GB4-128 demand


+VGA_CORE Place Under GPU



+VGA_CORE PlaceNear GPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/14	Deciphered Date	2013/12/31	Title	PWR VGA CORE/VGA PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Doc#	110009	Date	September 23, 2013	Sheet	52 of 56



OCV SET: 6.3A

Power dissipation: 0.0978W

Power dissipation: 1.0786W

Power dissipation: 0.1985W


Cap. ESR=17m
 Rds (ON) :Max=15m-ohm
 Typ=12m-ohm
 Vtrip range ==> 0.2V ~ 3V
 <Vo=1.5V> VFB=0.7V
 V=0.7*(1+11.5K/10K)=1.505V
 Fsw=290KHz

Ipeak=4.7A, Imax=3.29A, Iocp=1.2*Ipeak=5.64A

Iocp (set)=5.718A~8.304A




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/01	Deciphered Date	2013/12/31	Title	PWR-VRAM_1.5VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	VCA00 LA-9792P M/B
				Date:	Tuesday, September 24, 2013
				Sheet	53 of 56
				Rev	0.1




Security Classification	Compal Secret Data		Title	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Power Rail
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.4
Date: Tuesday, September 24, 2013			Sheet 55 of 59	Document Number QLA13/15 LA-8501P M/B

Clock and Reset Diagram



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title
				Clock/Reset Diagram
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				
Date:	Tuesday, September 24, 2013	Sheet	56	of 59




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title	
				Reset Diagram	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	VCA00 LA-9791P M/B	0.3			
Date:	Tuesday, September 24, 2013	Sheet	57	of	59

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.	20130604	P47	Add PC154 and Change the pu101 to SA00005A800	For Pericom issue
2.	20130729	P45	Add PR105 ,PC155 Shaber	For ENI Request
3.	20130729	P45	Add PR1	For ENI Request
3.	20130729	P45	Add PR39	For S5 power loss issue

COMPAL CONFIDENTIAL

MODEL NAME: ZEA00 Power Sequence Block Diagram (Discrete)
PCB NAME: LA-A061P
REVISION: 0.1
DATE: 2013/04/01



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title	Power Sequence Diagram
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	ZEA00 LA-A061P M/B
				Date	Tuesday, September 24, 2013
				Sheet	58 of 59

HW PIR (Product Improve Record)

ZEA00 LA-A061P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1 --> 0.2

GERBER-OUT DATE: 2013/06/20

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.			Change C45 from SF000002V00 to SF000003X00	
2.			Change +LCDVDD enable control from EC to LVDS convertor,un-pop R367 and R365 change short pad.	
3.			Change LCD_BKOFF control from EC to LVDS convertor,un-pop R364 and R363 change 0 ohm.	
4.			Remove un-used components(U18,R335,R336,C357,C359,C360,R338,R339) for eDP to LVDS convertor.	
5.			Pop R428 for AZ_SDINO_HD.	
6.			U2 footprint change from socket to IC.	
7.			Add RH11	
8.			Change Y2 from SJ10000CU00 to SJ10000DE00,change C106 & C107 from 27pF to 4.7pF	
9.			Change R423 location to L45	
10.			Change D7 from SC2N202U010 to SC600000B00 for 替代料	
11.			Change Q29 from SB548000210 to SB000002N00.	
12.			Change D8&D9 from SCS00002G00 to SCS00000Z00	
13.			X1 code change:1.Change Q2,Q3,Q4,Q5,Q30,Q31 from SB01000JE00 to SB00000E000. 2.Change Q9 from SB934130020 to SB934130000. 3.Change Q10 from SB00000FC00 to SB00000F400. 4.Change L1 from SM01000JE00 to SB01000N00.	
14.			Change R551 & R553 pull-high from +3VS to +3VALW_PCH for leakage.	
15.			Add R677 & R678 & R679 for PTC request, Change R473,R490,R679,R677,R678 from 0ohm to PTC(SP040005X00).	
16.			Change Q10 from SB00000FC00 to SB00000L800 for 替代料	
17.			Remove R469 0ohm for TV.	
18.			Add C2134 ,C2135,C2136,C2137,C2138,C2139,C2140,C2141,C2143 for ESD.	
19.			Remove JXDP1,OC1,OC2,RC3,RC4,R125,R126.	
20.			Pop U7&R231, un-pop R228 for PLT_RST_VGA#.	
21.			Swap SATA_PRX_DTX_N1 & SATA_PRX_DTX_P1 for m-SATA pin define.	
22.			Un-pop LAN power components Q26,Q27,R573,R574,C562.	
23.			0 ohm change to short pad: R347,R585,R507,R674,R644,R645,R646,R647	
24.			Change R453&R457 from 0ohm to 1.1K, R451&R459 from 300ohm to 5.6Kohm.	
25.			Pop R438,R439 for ESD request.	

PVT change list:

- Change Q10 from SB00000FC00(EOL soon) to SB000002N00(同Q29),SB00000FC00 as 2nd source.Schematic,需驗證
- Change U23 pin12,+USB3_VCCA to +USB3_VCCB, pop U22, un-pop U24 for USB charger
- R365 change from short pad to 0ohm.
- U5 pin5 change from +3VSto +3VALW_PCH for BCM43142 wake from WLAN issue.
- Change R473,R490,R677,R678,R679 from SP040005X00_0603 size to F1,F2,F4,F5,F3 SP040003S00_1206 size.
- Change L11 from SM010014520 to SM01000EJ00 for ACL request
- Change L8 from SM010007W00 to SM010019400 for ACL request
- Change D7 from SC2N202U010 to SC600000B00(same as D1/D2), SC2N202U010 as 2nd source..
- Change RP19 from SD309510A80(T88 P/N) to SD309510A10.
- Change R276 from 10k to 100k for +3VS_VGA rise time.
- Change R672 from 10k to 100k for +3VALW_PCH rise time.
- Change R438 & R439 from 0_0603 to short pad.
- Un-pop C125 & C548 for sequence EA.
- Change C394, C398,C520 & C514 from 220uF(LELON_SF000001F00) to 100uF (Panasonic_SF000005100) to meet Inrush EA & ACL request.
- Change C170 & C171 from 12pF to 10pF for EA.
- Change C106 & C107 from 4.7pF to 10pF for 25MHz crystal.
- Add R677 & reserve R678 on U5 AND gate for PLT_A_RST#
- Change JUSB1 & JUSB2 from DC23300AE00 to DC233008R00(VBA11)
- Change R591 pull-high from +5VSB to VL for power S5 Erp request.
- Change D20 & D21 from SC300001Y00 to SC300002F00 for ESD request
- Change D22 & D23 from SCA00001100 to SCA00000T00 for ESD ACL request
- Add C2144-C2152 for EMI request.
- Change R402 from short pad to 22ohm for EMI, R399,R401,R403 & R404 change from short pad to 0 ohm for EMI request.
- Reserve C2153,C2154,C2155,C2156, add D29 for ESD.
- Change R282 from 100k to 2k, R277 from 470 to 22 ohm for GPU power sequence.
- Change Y1 from SJ100001K00 to SJ10000FA00 ,C102 & C107 to 6pF.

pre-MP change list:

- Change R399,R401,R402,R403,R404 from 0ohm to short pad.
- Add C2157 and reserve C2158.
- Change R8,R470,R669,R670,R416 from 0ohm to short pad.
- Un-pop JECDB1 & SW1.
- For R3 P/N, change PCH P/N from SA00006RF00 to SA00006RF20, PCB P/N from DA60011S000 to DA60011S010 and GPU P/N from SA00006ZF00 to SA00006ZF10.
- Change C520 & C514 from 100uF to 220uF.
- Pop C2149-C2152 for ESD request.
- Change C559 & C2128 from 0603 to 0805.
- Change C2145 from 0.1uF to 470pF, change C2149-C2152 from 330pF to 470pF for EMI.
- Add C418 for EMI.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title
				HW-PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No
				VCA00 LA-9791P M/B
Date:	Tuesday, September 24, 2013	Sheet	89	of 99

www.s-manuals.com