

First International Computer, Inc

Protable Computer Group HW Department

Board name : Mother Board Schematic

Project : AT11

Version : 0.2

Initial Date : September 24 , 2004

1. Schematic Page Description :
2. PCI & IRQ & DMA Description :
3. Block Diagram :
4. Nat name Description :
5. Board Stack up Description :
6. Schematic modify Item and History :
7. power on & off & S3 Sequence :
8. Layout Guideline :
9. switch setting

Manager Sign by: Angus Ho

Drawing by : Casy Wang

LAN Circuit check by : Jimmys Ho

Audio Circuit check by : Jimmys Ho

Total confirm by :

		First International Computer, Inc. 2FL, NO.300, Yang Guang St., NeiHu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
File			
AT11 < Dothan + 915GM + ICH6-M >			
Size	Document Number		Rev
C	Title		0.1
Date	Wednesday, February 16, 2006		Sheet 1 of 63

1. Schematic Page Description :

1. Title

2. Schematic Page Description

3. Block Diagram

4. ANNOTATIONS

5. Schematic Modify

6. Timing Diagram

7. CPU Layout Guideline

8. DDR & CLK GEN Layout Guideline

9. mFcPGA Dothan (1/2)

10. mFcPGA Dothan (2/2)

11. POWER (CPU CORE)

12. Thermal / FAN CNN

13. ALVISO (1/6)(LVDS/PCI/VGA/TV)

14. ALVISO (2/6)(DMI/CLK/PM)

15. ALVISO (3/6)(DDR II)

16. ALVISO (4/6)(HOST)

15. ALVISO (3/6)(DDR II)

16. ALVISO (4/6)(HOST)

17. ALVISO (5/6)(POWER)

18. ALVISO (6/6)(VSS/NCTF)

19. ICH6-M (1/4)(PCI/CPU/IRQ/LAN)

20. ICH6-M (2/4)(IDE/AC97/USB2/PMU/GPIO)
21. ICH6-M (3/4)(POWER)

22. ICH6-M (4/4)(GROUND)

23. Clock Generator

24. DDR SO-DIMM1

25. DDR SO-DIMM2

26. SWITCH & TV_OUT

27. TI 7411(IEE1394)

28. TI 7411(CARDBUS)

29. CARDBUS POWER SW./CNN

30. Firm Ware Hub (FWH)

31. LED INDICATER & LCD CNN

32. LPC PMU08

33. USB CNN1

34. USB CNN2

35. RTC / SMBUS

36. SATA / CD-ROM CNN

37. Calexico MINI PCI

38. PCBEEP/SWITCH

39. LPC KBC M3885X
40. PCI / LPC Pull Up/Down

41. DIP/LID SW; SCREW

42. Reset Circuit

43. Over Voltage Protect

44. Power (DDR 1.8VDDS/ 0.9VDDM)

45. Power (1.5VDDA/VDDS/1.8VDDM/2.5VDDM)

46. ADIN&DCIN

47. Power (3VDDS/5VDDS/3VDDM/5VDDM)

48. MDC CNN

49. AC97 CODEC (ALC655)

50. AUDIO AMP / SPEAKER

51. HEADPHONE & SPDIF

52. MICIN

53. Power (VCCP/1.5VDDM)

54. ADAPTOR IN & Battery Voltage Sense

55. Charge Circuit

56. CRT PORT

57. PEG & DD CNN

58. LAN BCM4401 & BCM5788

59. TRANSFORMER & RJ45, RJ11

2. PCI & IRQ & DMA Description :

IDSEL	CHIP
AD17	Mini PCI(Wireless LAN)
AD23	CardBus (TI 4510)
AD24	LAN 82562EZ


PCIINT	CHIP
IRQA	MiniPCI/CardBus
IRQB	MiniPCI/CardBus
IRQC	VGA/LAN
IRQD	ICH6-M Embeded USB2.0

BUSMASTER	REQ	CHIP
	REQ0 / GNT0	MiniPCI
	REQ1 / GNT1	CardBus
	REQ2 / GNT2	Mini PCI(Wireless LAN)
	REQ4 / GNT4	LAN(82562EZ)

IRQ Channel	Description
IRQ0	System timer
IRQ1	Keyboard
IRQ2	(Cascade)
IRQ3	LAN / MODEM
IRQ4	Serial Port
IRQ5	AUDIO / VGA / USB
IRQ6	FLOPPY DISK
IRQ7	LPT
IRQ8	RTC
IRQ9	ACPI
IRQ10	MODEM/LAN
IRQ11	Cardbus
IRQ12	PS/2 mouse
IRQ13	FPU
IRQ14	HDD
IRQ15	CDROM

DMA Channel	Device
DMA0	MODEM / LAN
DMA1	ECP
DMA2	FLOPPY DISK
DMA3	AUDIO
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

3. Block Diagram :



4. Net name Description :

Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by LATCH or ACIN
5VDDA	5.0V always on power rail by DCON or PSUSCO
3VDDA	3.3V always on power rail by DCON or PSUSCO
3VDDS	3.3V power rail
5VDDS	5.0V power rail
3VDDM	3.3V switched power rail
5VDDM	5.0V switched power rail
Vcore_CPU	Core Voltage 1.468V~0.956V for CPU
VCCP	1.05V for AGTL+ Termination Voltage
Vcore MGCH	1.05V or 1.5V for ALVISO core
1.8VDDM	1.8V for CPU PLL Voltage
1.5VDDM	1.5V switched power rail
1.5VDDS	1.5V power rail
1.5VDDA	1.5V always on power rail
2.5VDDM	2.5V power rail for GMCH GIO
DDR_1.8VDDS	1.8V power rail for DDRII
DDR_0.9VDDM	0.9V DDRII Termination Voltage

Part Naming Conventions

- C = Capacitor
- CN = Connector
- D = Diode
- F = Fuse
- L = Inductor
- Q = Transistor
- R = Resistor
- RP = Resistor Pack
- U = Arbitrary Logic Device
- Y = Crystal and Osc

Net Name Suffix

- 0 = Active Low signal

Signal Conditioning

- _D_ = Damped (by a resistor)
- _Q_ = Isolated (by a Q-switch)
- _L_ = Filtered (by an inductor or bead)

5.Board Stack up Description

PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer(High Speed)
Layer 4		Stripline Layer(High Speed)
Layer 5		Power Plane
Layer 6		Stripline Layer(High Speed)
Layer 7		Ground Plane
Layer 8		Solder Side, Microstrip signal Layer

Layers : 8 Depth 1.2mm Impence 55 ohms +/- 10%

POWER RAIL	DESTINATION	VOLTAGE	S0 CURRENT
VCORE_CPU	Dothan	0.956~1.308V	27A
VCCP	Dothan	1.05V	2.5A
VCCP_MGCH	ALVISO	1.05V	0.85A
VCORE_MGCH	ALVISO	1.05V	4A
1.8VDDM/1.5VDDM	Dothan (PLL)	1.8V	0.2A
DDR_1.8VDDS	ALVISO (DDR2) DDR2 MODULE	1.8V	2.7A
1.5VDDM	ALVISO (LVDS, TVDAC, PCIE) (VCCASM) ICH6M (CORE) (PLL) (DMI)	1.5V	1.8A 2.95A
1.5VDDS	ICH6M (SUS/LAN)	1.5V	
1.5VDDA	ICH6M (SUS)	1.5V	
2.5VDDM	ALVISO (PCIE_A, LVDSIO, CRTDAC, HV)	2.5V	0.15A
0.9VDDM	DDR RAM	0.9V	
3VDDM	ICH6M (IO) ALVISO (TV DAC) TI4510 MiniPCI FWH BIOS LPC KBC AC97 CODEC CLK GEN LVDS	3.3V	0.2A 0.13A 0.6A (Evaluation) 0.024A (Evaluation) 0.0461A (Idle) 0.36A 0.4A
3VDDS	TI4510 MiniPCI PCMCIA VCCA	3.3V	0.36A
3VDDA	ICH6M (SUS)	3.3V	0.4A
5VDDM	AMP2020 CDROM HDD INT KB/ INT MS INVERTER		0.0615A (Idle) 0.338A (Run) 0.0461A (Idle) 0.677~0.8A (Run) 0.0461A (Idle) 0.52A (Run) 0.0615A (Idle) 0.569A (Run)
5VDDS	PCMCIA VCCA		
5VDDA	ICH6M USB		7mA
PMU3V	PMU08		0.0615A
PMU5V	PMU08		0.0615A



First International Computer, Inc.
27F, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751

File

AT11 < Dothan + 915GM + ICH6-M >

Size

C

Document Number

ANNOTATIONS

Rev

0.1

Date

Wednesday, February 16, 2006

Sheet

4

of

63


6.Schematic modify Item and History :

	BUG	ROOT CAUSE	SOLUTION	PHASE IN
1				
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				


HISTORY :

7. power on & off & S3 Sequence :


Power On Sequencing Timing Diagram




ICH6M Timing



BATTERY ONLY POWER ON TIMING



S3 SUSPEND AND RESUME TIMING



Title	AT11 < Dothan + 915GM + ICH6-M >		
Size C	Document Number CPU Layout Guideline		Rev 0.
Date:	Wednesday, February 16, 2005	Sheet	7 of 63

ALVISO DDR2 Layout Guidelines


Note that all length matching formulas are based on GMCH die-pad to SO-DIMM pin total length

DDR2 Signal Groups


Group	Signal Name	Signal Group	Minimum Length	Maximum Length
Clocks	CKI[5:0] SCK# [5:0]	Control to Clock	Clock - 1.0"	Clock + 0.5"
Data	SA_DO[63:0] ; SB_DO[63:0] SA_DQS[7:0] ; SA_DQS[7:0] SA_DM[7:0] ; SB_DM[7:0]	Command to Clock CPC to Clock	Clock - 1.0" Clock - 1.0"	Clock + 2.0" Clock + 0.5"
Control	SCKE[3:0] SCS# [3:0] SM_ODT[3:0]	Strobe to Clock Data to Strobe	Clock - 1.0" Strobe - 25 mils	Clock + 0.5" Strobe + 25 mils
Command	SA_MA[13:0] ; SB_MA[13:0] SA_BA[1:0] ; SB_BA[1:0] SA_RAS# ; SB_RAS# SA_CAS# ; SB_CAS# SA_WE# ; SB_WE#			
Compensation	SMRCOMPEN ; SMRCOMP SMSLEWIN ; SMSLEWOUT SMVREF[1:0]			
Feedback	SA_RCVENOUT# ; SB_RCVENOUT# SA_RCVENIN# ; SB_RCVENIN#			

Length Matching Formulas


Clock Signals Topologies and Routing Guidelines




Data Signals Topologies and Routing Guidelines





Control Signals Topologies and Routing Guidelines



Command Signals Topologies and Routing Guidelines



Data Strobe Signals Topologies and Routing Guidelines





CLOCKS	LENGTH	TRACE / SPACE	TRACE MUTCHING	Rs	Rt	IMPEDANCE	SKEW	NOTES
HCLKCPU[1..0] HCLKNB[1..0] HCLKITP[1..0]	L1 : Max 0.5" L2 : Max 200mils L3 : Max 0.5" L4 : Min 2" Max 8"	4 / 7 mils	L1+L1 : +/- 10 mils L2+L2 : +/- 10 mils L3+L3 : +/- 10 mils L1+L2+L3/L1+L2+L3 : +/- 10 mils L4/L4 : 200 +/- 10 mils (for PGA Topology) L4/L4 : 500 +/- 10 mils (for BGA Topology)	33 ohms +/- 5%	49.9 ohms +/- 1%	100 ohms +/- 15% differential mode 55 ohms +/- 15% single mode	350ps Total Budget 100ps for flight skew 100ps for pin to pin skew 150ps for jitter	Differentials pairs with the same length 1.(within 10 mil) 2.CPU & NB trace mismatch within 450 mil * 66MCLK_ICH & AGPCLK_GMCH AGPCLK Atti Length mismatch within 100 mils
SRC CLK	L1 : Max 0.5" L2 : Max 200mils L3 : Max 200 mils L4 : Min 200 mils Max 12"	4 / 7 mils 50 mils (spacing to other)	L1+L2+L4/L1+L2+L4 : +/- 25 mils	22 ohms +/- 5% to 33 ohms +/- 5%	49.9 ohms +/- 1%	55 ohms +/- 15%	NA	1.Making PCI length with minimum various 2.Max skew = 1ns
DOT CLK	L1 : Max 0.5" L2 : Max 200mils L3 : Max 200 mils L4 : Min 4" Max 10"	4 / 7 mils 25 mils (spacing to other)	+/- 10 mils	33 ohms +/- 5%	49.9 ohms +/- 1%	100 ohms +/- 15%		

CLOCKS	LENGTH	TRACE / SPACE	TRACE MUTCHING	R1	Rt	IMPEDANCE	SKEW	NOTES
USB (48MHZ) CLK	L1 : Max 0.5" L2 : Min 2" Max 20"	4 mils (stripline) 20 mils (spacing to other)	NA	33 ohms +/- 5%		55 ohms +/- 15%	NONE	
PCI/PCIF CLK PCLKICH PCLKFWH PCLKSIO PCLKLAN	L1 : Max 0.5" L2 : Min 2" Max 20" L2 : Z +(0" to 10") Max 20" L2 : Z +(0" to 6") Max 20"	4 mils (stripline) 10 mils (spacing to other)	NA	12.1 ohms +/- 1% 33 ohms +/- 5%		55 ohms +/- 15%	NONE	
14MCLK_SIO 14MCLK_ICH 14MCLK_AC97	L1 : Max 0.5" L2 : Max 18"	4 mils (stripline) 10 mils (spacing to other)	(L1+L2) to ICH6-M must be within 500 nls to (L1+L2) to SIO/AC97	12.1 ohms +/- 1%		55 ohms +/- 15%		

First International Computer, Inc.
2FL, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751


File	AT11 < Dothan + 915GM + ICH6-M >		
Size	Document Number	Rev	0.1
C	DDRII/CLK Gen Layout Guideline		
Date	Wednesday, February 16, 2006	Sheet	8 of 63

Intel Recommend Option 5 4 X 220UF & 35 X 10UF 0805 X5R



20-10166-30
One Ground
One Via

VCORE_CPU



OCp Setting

1. $I_{ocset} = 1.75V / (54.9K + 45.3K + 75K) = 10\mu A$
2. $I_{sen1} = 10\mu A / (1/4) / 0.87 = 45.9\mu A$
3. $I_{sen1} * R_{sense} = I_{ocp} * R_{ds}$ on (Lowside)
 $I_{ocp} = (I_{sen1} * R_{sense}) / R_{ds}$ on (Lowside)


Boost Voltage 1.2V
Deeper Sleep Voltage 0.748V

```

IMVP IV
Load line slope : -3mV/A
Vdroop : 25A*3mV/A=75mV
Idroop : 75mV/6.04K=12.4uA
12.4uA/0.875/0.5 = 28.34uA
Rds(on) *Io = Isen * Rsen
(6m/2)*25A=28.34uA*Rsen
R3 = 2.64K

```

THERMAL SENSOR




LAYOUT
GUIDE

1. Far away the CRT, clock generator, memory bus, PCI bus.
2. As close CPU as possible.

		GND
10 mil	10 mil	THERMDA
	MINIMUM	
10 mil	10 mil	THERMDC
		GND

Note:
CRT_Red,CRT_Green,CRT_Blue
are ground reference



PM BOM:

R606	R146	R147	R148	0ohm 0402
R616	R620	(NU)		(NU)
R599	R600	R602	R604	0ohm 0402
R601	R603	R605		0ohm 0402
R617	R619	R621	R615	(NU)
R658				(NU)



GM BOM:



R146	R147	R148	150ohm 1%
R606			4.98K 1%
R599	R600	R602	(NU)
R601	R603	R605	(NU)
R617	R619	R621	0ohm 0402
R634	R635		39ohm 1%
R636	R646		(NU)
R639	R646		150ohm 1%
R616	R618	R620	1.5Kohm 1%
R658			



First International Computer, Inc.
2FL NO.300 Yang Guang St., NeiHu
114 Taipei, TAIWAN, R.O.C.
(886-2)8751-8751


Title			
AT11 < Dothan + 915GM + ICH6-M >			
Size	Document Number		Rev
C	ALVISO(LVDS/PCIE/VGA/TV/MISC)		0.1
Date:	Thursday, April 14, 2005	Sheet	13 of 63






For B step CPU

ASIC ALVIO GMCH FCBGA 1257PIN INTEL





Other VCC1.5 consume 1.94A

578mA

ALL NO_STUFF Cap do not have layout requirements but if layout allows then place next to ICH6

Place within 100 mils of ICH near pin AG5

Place within 100 mils of ICH near pin AG9

Place within 100 mils of ICH near pin E27

Place within 100 mils of ICH near pin AE1

Place within 100 mils of ICH near pin AG10

Place within 100 mils of ICH near pin A13

Place within 100 mils of ICH near pin v7

Place both within 100 mils of ICH near pin A17

DIODE CHN202U 80V 0.1A SOT-323 2.0*1.25mm CHENMKO

10 1% 1/16W 0603

Layout note:
C? needs be placed within 100 mils of pin F21 of ICH6

Layout Note: place both within 100 mils of ICH near D27

Layout Note: distribute near pin ICH6 package edge

Layout Note: place near AA19

All VCC3.3 consume 220mA

Layout Note: Distribute in PCI section near pin A2-A6 near D1-H1

Layout Note: place within 100 mils of ICH6 pin AG13,AG16

Layout Note: note place near pin U7

Layout Note: place near AB18

Layout Note: place within 100 mils of ICH

Layout Note: place within 100 mils of ICH


Layout Note: place near AB3










Layout Note: place near AG23


Layout Note: place within 100 mils of ICH pin G10

First International Computer, Inc.
2FL, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751

File	AT11 < Dothan + 915GM + ICH6-M >		
Size	Document Number		Rev
C	ICH6 (Power) 3/4		0.1
Date	Thursday, April 14, 2005	Sheet	21 of 63









(11,17,19,20,21,23,24,25,27,28,30,31,32,35,36,37,38,39,40,41,44,47,49,50,53,56,57,58)

3VDDM

TV OUT CIRCUIT




Place 150 Ohm resistor near connector.
Use 37.5 Ohm traces from GMCH to 150 Ohm resistors



(NU) FOR PM



First International Computer, Inc.
27F, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751


File	AT11 < Dothan + 915GM + ICH6-M >		
Size	Document Number	Rev	0.1
C	SWITCH & TV-OUT		
Date	Thursday, April 14, 2005	Sheet	26 of 63







Device current : 1 port 70mA
1 port 70mA
TPA0+ & TPA0- TWISTED LENGTH IS SAME.

Device current :
8 mils trace 8 mils space
15 mils space
TPA0+ & TPA0- TWISTED LENGTH IS SAME.
COMMON TRACE 50 ohm
DIFFERENTIAL 110 ohm








20-24250-10

PCMCIA (BODY) DIP: 20-24475-00
PCMCIA (HEADER) SMD: 20-24507-00

First International Computer, Inc.
2FL, NO. 300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751




File: **AT11 < Dothan + 915GM + ICH6-M >**
Size: Document Number
C: **Cardbus Power/CNN**
Date: Thursday, April 14, 2005 Sheet: 29 of 63
Rev: 0.1

LCD brightness control



LED indicator control logic

Trace:5mil, Spacing:5mil




LVDS Interface


- | The trace length of TXOUT0- should be equal to TXOUT0+
- | The trace length of TXOUT1- should be equal to TXOUT1+
- | The trace length of TXOUT2- should be equal to TXOUT2+
- | The trace length of TXCLK- should be equal to TXCLK+

Mismatch between TXLCK+/- and TXOUT+/- not

exceed 25 mil



CON 50PIN 88028-500N ACE
20-25085-00







FIC International Computer, Inc.

17FL, NO266, SEC.1, WENHWA 2nd RD. LINKOU HSIANG,
244 TAIPEI, TAIWAN, ROC
(886-2)2600-8818

Title	AT11 < Dothan + 915GM + ICH6-M >
-------	---


Size C	Document Number LCD CNN	Rev 0.2
Date:	Thursday, April 14, 2005	Sheet 31 of 63









First International Computer, Inc.
 27F, NO.300, Yang Guang St., NeiHu
 114, TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751


File			AT11 < Dothan + 915GM + ICH6-M >
Size	Document Number		
C	USB CNN 1		
Date	Thursday, April 14, 2005	Sheet	33 of 63
			Rev 0.1




RTC Discharge Circuit




CD-ROM CNN




HDD I/F




PCBEEP




GND_POWER	10mil	10mil
SYS_BEEP0/AC97_PCBEEP	10mil	10mil
GND_POWER	10mil	10mil




915GM R1630 0ohm; R1631 (NU)
915PM R1630 (NU); R1631 0ohm




(20,32,44,46,47,50,53,57) SUSTAT_B0 >>> SUSTAT_B0_PCM (20,32,44,45,47,50,53,57)




PCI Pull Up/Down




LPC Pull Up




PCI PMU Pull Up




AC97 Pull Down



GPIO Pull Up






DIP SWITCH



KBSEL2	KBSEL1	
ON	ON	UK Keyboard
Reserved	Reserved	Reserved
OFF	OFF	JF Keyboard
OFF	OFF	US Keyboard


MB_ID0	ON	Reserved
	OFF	Reserved
LOGSEL	ON	Reserved
	OFF	Reserved
PASS0	ON	Override
	OFF	Available
DVSEL	ON	CD-ROM
	OFF	DVD
CMOS_CLEAR	ON	Reset RTC
	OFF	NONE

LID Switch





[illegible]


SYSTEM POWER OVP




DDR POWER




1.5VDDS 0.2A




1.5VDDA 0.7A




2.5VDDM 0.6A





1.8VDDM 1.5A







3VDDS & 5VDDS




3VDDM/5VDDM




MDC CNN





S/PDIF



**SPDIF &
HEADPHONE
JACK**

C379, C385, C386, C377
should close to SPDIF CNN

10mil 10mil
10mil 10mil
10mil 10mil

AGND 10mil 10mil
LOUT+ 10mil 10mil
AGND 10mil 10mil
LOUT- 10mil 10mil
AGND 10mil 10mil

10mil 10mil
10mil 10mil
10mil 10mil
10mil 10mil

AGND 10mil 10mil
LINE_OUT_L 10mil 10mil
AGND 10mil 10mil
LINE_OUT_R 10mil 10mil
AGND 10mil 10mil

AGND
ROUT+
AGND
ROUT-
AGND



10mil 10mil
10mil 10mil
10mil 10mil
10mil 10mil

AGND 10mil 10mil
A_HP_L 10mil 10mil
AGND 10mil 10mil
A_HP_R 10mil 10mil
AGND 10mil 10mil



GND_POWER 10mil 10mil
SYS_BEEP0/AC97_PCBEEP 10mil 10mil
GND_POWER 10mil 10mil

First International Computer, Inc.
2FL, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751

File	AT11 < Dothan + 915GM + ICH6-M >		
Size	Document Number	Rev	0.1
C	Headphone / SPDIF		
Date	Thursday, April 14, 2005	Sheet	51 of 63



10mil





First International Computer, Inc.
2FL, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751

File		AT11 < Dothan + 915GM + ICH6-M >	
Size	Document Number	Rev	
C	MIC IN	0.1	
Date	Thursday, April 14, 2005	Sheet	52 of 63

VCCP,VORE_GMCH



25mil






CHR Board BATTERY IN

Close to PMU08



First International Computer, Inc.
2FL, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751

File	AT11 < Dothan + 915GM + ICH6-M >		
Size	Document Number	Adaptor in & Battery Voltage Sense	Rev 0.1
Date	Thursday, April 14, 2005	Sheet 54 of 63	



(11,17,19,20,21,23,24,25,26,27,28,30,31,32,35,36,37,38,39,40,41,44,47,49,50,53,57,58)



		WIDTH=5 MILS Z0=50 ohms	WIDTH= 8 MILS Z0=75 ohms
(26)	G_RED >>	WIDTH=5 MILS Z0=50 ohms	WIDTH= 8 MILS Z0=75 ohms
(26)	G_GREEN >>	WIDTH=5 MILS Z0=50 ohms	WIDTH= 8 MILS Z0=75 ohms
(26)	G_BLUE >>	WIDTH=5 MILS Z0=50 ohms	WIDTH= 8 MILS Z0=75 ohms
		QVEDIT (10mi1)	
		QVECLK (10mi1)	

LENGTH MAX=0.5"
(26) G_Y5VNC >>> (10mil)

U26
DL-IC SN74VC1G126DCKR SC-70 5PIN TI

4
1
2
3
4
5

3VDDM

C415
0.1uF 25V 80-20% 0603 Y5V

LENGTH MAX=0.5"
0.1uF 25V 80-20% 0603 Y5V C411


U25
DL-IC SN74VC1G126DCKR SC-70 5PIN TI

4
1
2
3
4
5

WIDTH=4 MILS Z0=55 ohms

WIDTH=4 MILS Z0=55 ohms

 First International Computer, Inc. 2FL NO.300, Yang Guang St.,Neihu 114-TAIPEI, TAIWAN, R.O.C (886-2)8751-8751	
File	
AT11 < Dothan + 915GM + ICH6-M >	
Size C	Document Number CRT PORT
Date:	Thursday, April 14, 2005
Sheet	56 of 63





LAN Layout Guide

- Each signal trace between the PHY and the RJ45 should have a controlled impedance of 50 ohms.
 - The distance between each pair coming from the same BCM5705M device should be 50 mils minimum.
 - Differential pairs from different BCM5705M devices should have 200 mils spacing between them.
 - Route differential pairs such that the + and - signals are matched in length. (as short as possible)
 - Place the series termination resistors close to the source.
 - If any two traces must cross each other on different layers, always cross them at or near 90 degree to minimize potential crosstalk.
 - To place the power transistors a minimum distance of 1.5 inches away from the BCM5705M device.
 - The BCM5705M clock source needs to be placed as close as possible to the BCM5705M device.
 - Locate the resistor as close to the RDAC pin as possible, and keep the trace between them as short as possible.
- Avoid routing any high -speed signal traces in this area.

If vias cannot be placed next to the pins, then use 20 mils traces.

- If power pins are next to each other and there is not much room to accommodate multiple capacitors, then the power pins can share the same capacitors.
- Place the filtering circuit as close to the pin as possible.



FIC International Computer, Inc.		
7FL NO266, SEC. 1, WENHWA 2nd RD. LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886) 2-2600-8818		
File	AT11 (DOTHAN + 915PM + ICH6-M)	
Size	Document Number	Rev
C	10/100 LAN TRANSFER	0.1
Date	Thursday, April 14, 2005	Sheet 59 of 63

www.s-manuals.com