

First International Computer, Inc

Portable Computer Group HW Department

Board name : Mother Board Schematic

Project : LM10W

Version : 0.7

Initial Date : Feb 21 , 2006

1. Schematic Page Description :
2. PCI & IRQ & DMA Description :
3. Block Diagram :
4. Nat name Description :
5. Board Stack up Description :
6. Schematic modify Item and History :
7. power on & off & S3 Sequence :
8. Layout Guideline :
9. switch setting

Manager Sign by:

Drawing by :

Total confirm by: Jack Chen

LAN Circuit check by:

Audio Circuit check by:

 First International Computer, Inc. OPL NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Title	LM10W < VIA VN896 + VT8237A >	
Size	Document Number	Rev
C	◀	0.7
Date	Tuesday, October 31, 2006 Sheet 1 of 55	

1. Schematic Page Description :

LM10W Schematic Ver : 0.7

- | | | |
|-------------------------------|---------------------------------|-------------------------------|
| 1. Title | 23. VT8237A (1/3) | 45. 1.5VDDA/S , 1.8/2.5VDDM/A |
| 2. Schematic Page Description | 24. VT8237A (2/3) | 46. 3VDDM / 5VDDM |
| 3. Block Diagram | 25. VT8237A (3/3) | 47. VCCP/1.5VDDM |
| 4. ANNOTATIONS | 26. Power Good & Fan Controller | 48. 3VDDA / 5VDDA / PMU3/5V |
| 5. Schematic Modify | 27. EXPRESS CARD | 49. POW-ON Controller |
| 6. Timing Diagram | 28. RTC | 50. ADIN / Battery CNN |
| 7. DDR Layout Guideline | 29. MINI PCI | 51. Charge Circuit / DCIN |
| 8. Yonah processor (1/2) | 30. VT6103L PHY | 52. Inverter Controller |
| 9. Yonah processor (2/2) | 31. USB CNN | 53. Audio board |
| 10. POWER (CPU CORE) | 32. S-ATA HD / CD-ROM CNN | 54. Switch transfer board |
| 11. Thermal / VR_PWRGD | 33. LPC PMU08 | 55. MDC circuit |
| 12. Clock Generator | 34. LPC KBC M38827 | |
| 13. Clock Buffer | 35. INT KBC / GP Connector | |
| 14. VN896 (1/4) | 36. MDC Connector | |
| 15. VN896 (2/4) | 37. DIP Switch & LED | |
| 16. VN896 (3/4) | 38. Firm Ware Hub / LID Switch | |
| 17. VN896 (4/4) | 39. Reset Circuit | |
| 18. DDR SO-DIMM1 | 40. OVP / SCREW | |
| 19. DDR SO-DIMM0 | 41. CX20549 Audio Codec | |
| 20. VT1634AL LVDS Transmitter | 42. G1432+1410 Audio Amplifier | |
| 21. LCD Connector | 43. H.P. Out / Audio CNN | |
| 22. CRT Connector | 44. DDR PWR | |

2. PCI & IRQ & DMA Description :

IDSEL	CHIP
AD17	Mini PCI(Wireless LAN)


PCIINT	CHIP
IRQA	NB
IRQB	MiniPCI
IRQC	MiniPCI
IRQD	IRQH PCI-E

BUSMASTER	CHIP
REQ0 / GNT0	
REQ1 / GNT1	
REQ2 / GNT2	Mini PCI(Wireless LAN)
REQ3 / GNT3	
REQ4 / GNT4	

IRQ Channel	Description
IRQ0	System timer
IRQ1	Keyboard
IRQ2	(Cascade)
IRQ3	LAN / MODEM
IRQ4	Serial Port
IRQ5	AUDIO / VGA / USB
IRQ6	FLOPPY DISK
IRQ7	LPT
IRQ8	RTC
IRQ9	ACPI
IRQ10	FIR (Disable by default) (MODEM/LAN)
IRQ11	Cardbus
IRQ12	PS/2 mouse
IRQ13	FPU
IRQ14	HDD
IRQ15	CDROM

DMA Channel	Device
DMA0	FIR (disable by default) (MODEM / LAN)
DMA1	ECP
DMA2	FLOPPY DISK
DMA3	AUDIO
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

3. Block Diagram :



4. Nat name Description :

Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by LATCH or ACIN
5VDDA	5.0V always on power rail by DCON or PSUSC0
3VDDA	3.3V always on power rail by DCON or PSUSC0
3VDDS	3.3V power rail
5VDDS	5.0V power rail
3VDDM	3.3V switched power rail
5VDDM	5.0V switched power rail
Vcore_CPU	Core Voltage for CPU

VCCP	1.05V for AGTL+ Termination Voltage
1.8VDDM	1.8V for CPU PLL Voltage
DDR 0.9VDDM	0.9V DDR Termination Voltage
1.5VDDM	1.5V switched power rail
1.5VDDS	1.5V power rail
1.5VDDA	1.5V always on power rail
2.5VDDS	2.5V power rail for DDR

Part Naming Conventions

C = Capacitor
CN = Connector
D = Diode
F = Fuse
L = Inductor
Q = Transistor
R = Resistor
RP = Resistor Pack
U = Arbitrary Logic Device
Y = Crystal and Osc

Net Name Suffix







0 = Active Low signal

Signal Conditioning

D = Damped (by a resistor)
Q = Isolated (by a Q-switch)
L = Filtered (by an inductor or bead)

5.Board Stack up Description


PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer (AGTL, CLOCK, DDR)
Layer 4		Stripline Layer (Analog, LVDS, other)
Layer 5		Power Plane
Layer 6		Solder Side, Microstrip signal Layer


6.Schematic modify Item and History :

7. power on & off & S3 Sequence :


Power On Sequencing Timing Diagram



BATTERY ONLY POWER ON TIMING



S3 SUSPEND AND RESUME TIMING




8. Layout Guideline :

Montara-GM DDR Layout Guidelines


Note that all length matching formulas are based on GMCH die-pad to SO-DIMM pin total length

DDR Signal Groups		Length Matching Formulas		
Group	Signal Name	Signal Group	Minimum Length	Maximum Length
Clocks	SCK[5:0] SCK#[5:0]	Control to Clock	Clock - 1.0"	Clock + 0.5"
Data	SDQ[71:0] SDQS[8:0] SDM[8:0]	Command to Clock	Clock - 1.0"	Clock + 2.0"
Control	SCKE[3:0] SCS#[3:0]	CPC to Clock	Clock - 1.0"	Clock + 0.5"
Command	SMA[12:6,3:0] SRA#[1:0] SCAS# SWE#	Strobe to Clock	Clock - 1.0"	Clock + 0.5"
CPC	SMA[5,4,2,1] SMAB[5,4,2,1]	Data to Strobe	Strobe - 25 mils	Strobe + 25 mils
Feedback	RCVENOUT# RCVENIN#			


Clock Signals Topologies and Routing Guidelines




Data Signals Topologies and Routing Guidelines




Control Signals Topologies and Routing Guidelines



Command Signals Topologies and Routing Guidelines





CPC Signals Topologies and Routing Guidelines




CLOCKS	LENGTH	TRACE / SPACE	NOTES
HCLKCPU[1..0] HCLKNB[1..0] HCLKITP[1..0]	2" ~ 8"	5 / 20 mils (5 mil space between + & -)	1. Differentials pairs with the same length (within 10 mil) 2. CPU & NB trace mismatch within 450 mil
66MCLK_ICH 66MCLK_GMCH AGPCLK_ATI	4.5" ~ 9.0" MAX : 8.5"	5 / 20 mils	* 66MCLK ICH & AGPCLK_GMCH AGPCLK_ATI Length mismatch within 100 mils
PCLKICH PCLKCB PCLK1394 PCLKUSB20 PCLKOP PCLKFWH PCLKSIO PCLKLAN	4.5"~9.0"	5 / 20 mils	1. Making PCI length with minimum various 2. Max skew = 1ns
14MCLK_SIO 14MCLK_ICH 14MCLK_AC97	4.5"~9.0"	5 / 10 mils	
48MCLK_ICH 48MCLK_CB	3.5" ~ 12.5"	5 / 20 mils	

SDQ/SDM to SDQS Mapping

Signal	Mask	Relative To	Mismatching
SDQ[7..0]	SDM[0]	SDQS[0]	+/- 25 mil
SDQ[15..8]	SDM[1]	SDQS[1]	+/- 25 mil
SDQ[23..16]	SDM[2]	SDQS[2]	+/- 25 mil
SDQ[31..24]	SDM[3]	SDQS[3]	+/- 25 mil
SDQ[39..32]	SDM[4]	SDQS[4]	+/- 25 mil
SDQ[56..40]	SDM[5]	SDQS[5]	+/- 25 mil
SDQ[55..48]	SDM[6]	SDQS[6]	+/- 25 mil
SDQ[63..56]	SDM[7]	SDQS[7]	+/- 25 mil
SDQ[71..64]	SDM[8]	SDQS[8]	+/- 25 mil




VO.4 Modify



VO.4 Modify

Zo=55ohm, 0.5" max for GTLREF, Space any other switch signals away from GTLREF with a minimum of 25mils. Don't allow the GTLREF routing to create splits or discontinuities in the reference planes of the FSB signals


Topology : FERR#




Topology : PWRGOOD




Topology : CPUSLP#




Topology : INTR, NMI, A20M#, DPSP#, IGNE#, INIT# SMI#, STPCLK#



Topology : RESET#



Topology : THERMTRIP#



FSB Common Clock Signal Layout Guide :

Signal Name	Transmission Line Type	Total Trace Length	Normal Impedance	Spacing (mils)
Strip-line(Int. Layer)	1.0 - 6.5 inch	55+/-15%	4 & 8 mils	
Micro-strip(Ext. Layer)	1.0 - 6.5 inch	55+/-15%	5 & 10 mils	

FSB Source Synchronous Data Length Variation and Strobe Matching Requirements :

Signals Name	Signals Matching	Strobes associated with the group	Strobe-to-Strobe Complement Matching
DATA#[15..0]	DINV0#	DSTBP0#, DSTBN0#	+/- 25 mils
DATA#[31..16]	DINV1#	DSTBP1#, DSTBN1#	+/- 25 mils
DATA#[47..32]	DINV2#	DSTBP2#, DSTBN2#	+/- 25 mils
DATA#[63..48]	DINV3#	DSTBP3#, DSTBN3#	+/- 25 mils

FSB Source Synchronous Data Signal Routing Topology# 1 :

Signal Name	Transmission Line Type	Total Trace Length	Normal Impedance	Width & Spacing (mils)	Data-to-Data, Strobe-to-strobe	Strobe-to-Data
DINV#[3..0]	Strip-line	0.5 - 5.5 inch	55+/-15%	4 & 8 mils		N/A
DATA#[63..0]	Strip-line	0.5 - 5.5 inch	55+/-15%	4 & 8 mils		N/A
DSTBN#[3..0]	Strip-line	0.5 - 5.5 inch	55+/-15%	4 & 12 mils		4 & 12 mils
DSTBP#[3..0]	Strip-line	0.5 - 5.5 inch	55+/-15%	4 & 12 mils		4 & 12 mils


FSB Source Synchronous Address Length Variation and Strobe Matching Requirements :


Signals Name	Signals Matching	Strobes associated with the group	Strobe to Assoc. Address Signal Matching
A#[16..3]	REQ#[4..0]	ADSTB0#	+/- 200 mils
A#[31..17]		ADSTB1#	+/- 200 mils

*** No length matching requirements exist between ADSTB0# and ADSTB1#


FSB Source Synchronous Address Signal Routing :

Signal Name	Transmission Line Type	Total Trace Length	Normal Impedance	Width & Spacing (mils)
A#[16..3]	Strip-line	0.5 - 6.5 inch	55+/-15%	4 & 8 mils
REQ#[4..0]	Strip-line	0.5 - 6.5 inch	55+/-15%	4 & 8 mils
ADSTB#[1..0]	Strip-line	0.5 - 6.5 inch	55+/-15%	4 & 8 mils








THERMAL SENSOR



1. Far away the CRT, clock generator, memory bus, PCI bus.
 2. As close CPU as possible.
- 10 mil
 10 mil

Place this TR closed to VGA Chip.






Clock Layout Guideline

CLOCKS	LENGTH	TRACE / SPACE	NOTES
HOST Clock CPU_BCLK[1..0] MCH_BCLK[1..0] ITP_BCLK[1..0]	2" - 8"	5 / 20 mils (5 mil space between 1 & 0)	1. Differentials pairs with the same length (within 10 mil) 2. CPU & NB trace mismatch within 20 mil
CLK66 Clock CLK_ICH66 CLK_MCH66 CLK_AGP	4.5" - 9.0"	5 / 20 mils MAX : 8.5"	Length mismatch within 100 mils
CLK33 Clock CLK_ICHPCI CLK_SIOPCI CLK_FWHPCI	4.5" - 9.0"	5 / 20 mils	Length same as CLK66 Clock Length mismatch within 100mils
PCI Clock CLK_MINIPCI CLK_1394PCI CLK_PMU08PCI CLK_CBPCI	4.5"-9.0"	5 / 20 mils	1. Making PCI length with minimum various 2. Length Require CLK33-2.5" 3. Length mismatch +/- 2.0"
CLK14 Clock CLK_SIO14 CLK_ICH14 CLK_TV14	2.0"-9.0"	5 / 20 mils	1. Length mismatch +/- 500 mils
CLK_ICH48 CLK_MCH48	3.5" - 12.5"	5 / 20 mils	






Clock Layout :

1. Close to Clock generator
2. Trace as short as possible and use 12 mil
3. Place crystal within 500 mils of CLK Generator

FS4	FS3	FS2	FS1	FS0	CPU	AGP	PCI	PCI-EX
0	0	1	0	0	1	100.00M	66.67M	33.33M
0	0	0	0	0	1	133.33M	66.67M	33.33M
0	0	0	0	1	1	166.66M	66.67M	33.33M
0	0	0	1	0	0	200.00M	66.67M	33.33M





Mount these capacitor 2006.0602 Modify



Change to 05-23728-01 library 2006.0706 Modify

For CLK set up install V0.6





First International Computer, Inc.
 2FL, NO.300, Yang Guang St., Neehu
 114 TAIPEI, TAIWAN, ROC
 (886-2)8751-8751

File: **LM10W < VIA NR896 + VT8237A >**
 Size: Document Number
 Class: <Clock-Gen>
 Date: Tuesday, October 31, 2006 Sheet 12 of 55 Rev 0.7

DDR CLOCK BUFFER

EMI solution 2006.0627



EMI solution 2006.0627



DDR Clock Buffer


V0.7 modify del L145, L146

Mount these capacitor 2006.0602 Modify



(8) AGTL*_HA031..31
 (8) AGTL*_HREQ04..04
 (8) AGTL*_HD063..03

(8,9,12,17,25,38,46) VCCP



(8,9,12,17,25,38,46) VCCP

Place these parts near N.B as close as possible.



(8) AGTL*_ADSTB00
 (8) AGTL*_ADSTB10
 (8) AGTL*_AD00
 (8) AGTL*_BNR0
 (8) AGTL*_BPR0
 (8) AGTL*_BR00
 (8) AGTL*_DBSY0
 (8) AGTL*_DEFER0
 (8) AGTL*_DRDY0
 (8) AGTL*_HTR0
 (8) AGTL*_HTRM0
 (8) AGTL*_LOCK0
 (8) AGTL*_TRDY0

(8) AGTL*_HREQ04..04
 (8) AGTL*_RS02..02

(8) AGTL*_DINV00
 (8) AGTL*_DINV10
 (8) AGTL*_DINV20
 (8) AGTL*_DINV30
 (8) AGTL*_CPURST0
 (12) HCLKNB
 (12) HCLKNB


GTLVREF_NB


(8,9,12,17,25,38,46) VCCP
 R1024 1800 1% 1/10W SMT0803 LR
 R1025 3600 1% 1/10W SMT0803 LR

ASIC NB VN896 HSBGA 951PIN VERCOD VIA LR

Rev1.9


HADSTB0P#
 HDSTB0P#
 HDSTB1P#
 HDSTB1N#
 HDSTB2P#
 HDSTB2N#
 HDSTB3P#
 HDSTB3N#
 HADSTB0N#
 DPWR#
 L31






F04 => pinmuxing
 0: Two 12-bit DVI interface
 1: One 24-bit Panel interface
 F05 => Dedicate DVI Port Configuration
 0: TMDS
 1: TV Encoder
 F06 => Dedicated DVI Port Selection
 0: Disable
 1: Enable
 F07 => GFX clock select (Vck/LCDCK/CKX)
 0: Refer Internal FL1(Default)
 1: From External
 F10 => CPU0V/0KX clock select
 0: From NB(Default)
 1: From External

check with VIA FAB





LVDS Interface


Signal	LENGTH	TRACE	SPACE	TRACE MUTCHING	Impedance	Note
LVDS	10"	4 mils (stripline) 6 mils (microstrip)	7 mils (edge to edge) 20 mils (pair to pair) 20 mils (to non LVDS signal)	+/-20 mils (data to data) +/-20 mils (with a clock pair) X +/-20 mils (clock to clock)	100 ohms +/-15%	Breakout region from NB should be less than 500 mils

(10,11,12,13,16,17,18,19,20,22,23,24,25,26,27,29,34,36,37,38,42,45,46,4 8.52) 3VDDM

First International Computer, Inc.
 2FL, NO.300 Yang Guang St, NeiHu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8761-9751


Title: **LM10W < VIA VN896 + VT8237A >**
 Size: C Document Number
 <LCD connector>
 Rev: 0.7
 Date: Tuesday, October 31, 2006 Sheet: 21 of 55

(11,24,26,29,32,34,35,36,37,41,42,46,48, 52) 5VDDM




OPTIONAL ESD PROTECTION DIODES

(11,24,26,29,32,34,35,36,37,41,42,46,48, 52) 5VDDM




(16) RED << (10mil)
 (16) GREEN << (10mil)
 (16) BLUE << (10mil)

R1266 100 5% 1/10W SMT0603 LRL4 68nH ±5% SMT0805 CLH2012T-68NJ-S CHILISIN LR
 R1267 100 5% 1/10W SMT0603 LRL3 68nH ±5% SMT0805 CLH2012T-68NJ-S CHILISIN LR
 R1268 100 5% 1/10W SMT0603 LRL2 68nH ±5% SMT0805 CLH2012T-68NJ-S CHILISIN LR



(16) HSYNC >> (10mil)
 (10,11,12,13,16,17,18,19,20,21,23,24,25,26,27,29,34,36,37,38,42,45,46, 48,52) 3VDDM




(10mil)

R0.4 Modify

2006.0706 change to 15pF for VESA SPEC
 0703 change to 10pF for VESA SPEC


(10,11,12,13,16,17,18,19,20,21,23,24,25,26,27,29,34,36,37,38,42,45,46, 48,52) 3VDDM

V0.4 Modify




First International Computer, Inc.
 2FL, NO.300, Yang Guang St., NeiHu
 114, TAIPEI, TAIWAN, ROC
 (886-2)8751-8751

Title: **LM10W < VIA VN896 + VT8237A >**
 Size: C Document Number: <CRT connector> Rev: 0.7
 Date: Tuesday, October 31, 2006 Sheet: 22 of 55












		First International Computer, Inc. 2FL, NO.300 Yang Guang St., NeiHu 114 TAIPEI, TAIWAN, ROC (886-2)8761-8761	
		Title LM10W < VIA VN896 + VT8237A >	Document Number <VT8237 PCI/USB>
Date Tuesday, October 31, 2006	Sheet 23	of 55	

V0.4 Modify



V0.4 Modify



Vlink Compensation

- Manual mode
- AUTO mode

V4 Support


- 0 - Disable
- 1 - Enable

V4-Lite support


- 0 - Disable
- 1 - Enable

PDCS30 ==> Vlink Reference Voltage


- 0 - VKCOMP for Vlink at 4X mode 0.75V
- 1 - VKCOMP for Vlink at 4X mode 0.9V




CPU POWER OK CIRCUIT




VR ON




SYSTEM POWER OK CIRCUIT




Fo CMOS RTC delay V0.4



RTC Discharge Circuit









LAN RJ45 JACK

TX & RX layout guide


other	24 MIL	
TX+	10 MIL	6 MIL
TX-	24 MIL	6 MIL
other		




PMU08




ATTENTION
IT IS POSSIBLE TO CUT THE PATTERN OF PIN78 AND PIN79

GPIOA0-A7---INPUT
GPIOB0-B6---INPUT
GPIOB7---OUTPUT
GPIOC0-C2---INPUT
GPIOC2-C3---OUTPUT







INT KB CNN




V0.4 Modify Reserve



DIP SWITCH




LED indicator control logic




For S3,S4,S5 LED shut down V0.4

LID Switch





4M FLASH ROM




20-10161-00 SOCKET






For V0.4 mount Flashrom

RESUME RESET




PCI RESET & PCI NON RESET







AGND (41,42,43)






9/26 Change not connect to GND




COUPON4X2




First International Computer, Inc. <small>9FL1, NO. 300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C (886-2)8751-8751</small>	
Title: LM10W < VIA VN896 + VT8237A >	
Size: C	Document Number: <OVP OKT>
Date: <small>Tuesday, October 31, 2006</small>	Rev: 0.7
Sheet: 40	of 55





LM10W Power Block









Inverter Connector






NOTE

MIC1IN, MIC2IN, INTERNAL_MIC
請包AGROUND





NOTE



HP_L, HP_R請包AGROUND



HEADPHONE JACK





First International Computer, Inc. 3FL, NO. 300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		Title	
		LM10W < VIA VN896 + VT8237A >	
Size	C	Document Number	Rev
		<Audio Board>	0.7
Date:	Tuesday, October 31, 2006	Sheet	53 of 55





11/30 S_SW1-S_SW4 PIN 1,2 connect to GND for ESD issue

switch board con



resistance on M/B





www.s-manuals.com