

First International Computer, Inc

Protable Computer Group HW Department

Board name : Mother Board Schematic

Project : LM7R

Version : 0.1

Initial Date : March 1 , 2005

1. Schematic Page Description :
2. PCI & IRQ & DMA Description :
3. Block Diagram :
4. Nat name Description :
5. Board Stack up Description :
6. Schematic modify Item and History :
7. power on & off & S3 Sequence :
8. Layout Guideline :
9. switch setting

Manager Sign by:

Drawing by : AHARRY_HUANG

Total confirm by: CC_TSAO

LAN Circuit check by:

Audio Circuit check by:

 First International Computer, Inc. 2/F, NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C (886-2)8751-8751		
Title: LM7R < VIA VN800 + VT8237R >		
Size: 1 C	Document Number: <>	Rev: 0.5
Date: Friday, July 08, 2005	Sheet: 1	of 56

1. Schematic Page Description :

LM7 Schematic Ver : 0.1

- | | | |
|-------------------------------|---------------------------------|---------------------------------|
| 1. Title | 23. VT8237 (1/3) | 45. H.P. Out/ SPDIF / Audio CNN |
| 2. Schematic Page Description | 24. VT8237 (2/3) | 46. DDR PWR |
| 3. Block Diagram | 25. VT8237 (3/3) | 47. 1.5VDDA/S , 1.8/2.5VDDM/A |
| 4. ANNOTATIONS | 26. Power Good & Fan Controller | 48. 3VDDM / 5VDDM |
| 5. Schematic Modify | 27. PCI7411 1394 | 49. VCCP/1.5VDDM |
| 6. Timing Diagram | 28. PCI7411 CardBUS Controller | 50. 3VDDA / 5VDDA / PMU3/5V |
| 7. DDR Layout Guideline | 29. CARDBUS POWER SW./CNN | 51. POW-ON Controller |
| 8. Banias Celeron(1/2) | 30. MINI PCI | 52. ADIN / Battery CNN |
| 9. Banias Celeron(2/2) | 31. VT6103L PHY | 53. Charge Circuit / DCIN |
| 10. POWER (CPU CORE) | 32. USB CNN | 54. Inverter Controller |
| 11. Thermal / VR_PWRGD / RTC | 33. S-ATA HD / CD-ROM CNN | 55. Audio board |
| 12. Clock Generator | 34. P-ATA HD CNN | 56. Update list |
| 13. Clock Buffer | 35. LPC PMU08 | |
| 14. VN800 (1/4) | 36. LPC KBC M3885X | |
| 15. VN800 (2/4) | 37. INT KBC / GP Connector | |
| 16. VN800 (3/4) | 38. MDC Connector | |
| 17. VN800 (4/4) | 39. DIP Switch & LED | |
| 18. DDR SO-DIMM1 | 40. Firm Ware Hub / LID Switch | |
| 19. DDR SO-DIMM0 | 41. Reset Circuit | |
| 20. VT1631 LVDS Transmitter | 42. OVP / SCREW | |
| 21. LCD Connector | 43. ALC655 Audio Codec | |
| 22. CRT Connector | 44. GMT1420 Audio Amplifier | |

2. PCI & IRQ & DMA Description :

IDSEL	CHIP
AD17	Mini PCI(Wireless LAN)
AD23	CardBus

PCIINT	CHIP
IRQA	MiniPCI/NB
IRQB	MiniPCI/CardBus
IRQC	MiniPCI
IRQD	

BUSMASTER	CHIP
REQ0 / GNT0	MiniPCI
REQ1 / GNT1	CardBus
REQ2 / GNT2	Mini PCI(Wireless LAN)
REQ3 / GNT3	
REQ4 / GNT4	

IRQ Channel	Description
IRQ0	System timer
IRQ1	Keyboard
IRQ2	(Cascade)
IRQ3	LAN / MODEM
IRQ4	Serial Port
IRQ5	AUDIO / VGA / USB
IRQ6	FLOPPY DISK
IRQ7	LPT
IRQ8	RTC
IRQ9	ACPI
IRQ10	FIR (Disable by default) (MODEM/LAN)
IRQ11	Cardbus
IRQ12	PS/2 mouse
IRQ13	FPU
IRQ14	HDD
IRQ15	CDROM

DMA Channel	Device
DMA0	FIR (disable by default) (MODEM / LAN)
DMA1	ECP
DMA2	FLOPPY DISK
DMA3	AUDIO
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

4. Nat name Description :

Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by LATCH or ACIN
5VDDA	5.0V always on power rail by DCON or PSUSCO
3VDDA	3.3V always on power rail by DCON or PSUSCO
3VDDS	3.3V power rail
5VDDS	5.0V power rail
3VDDM	3.3V switched power rail
5VDDM	5.0V switched power rail
Vcore_CPU	Core Voltage for CPU

VCCP	1.05V for AGTL+ Termination Voltage
1.8VDDM	1.8V for CPU PLL Voltage
DDR_0.9VDDM	0.9V DDR Termination Voltage
1.5VDDM	1.5V switched power rail
1.5VDDS	1.5V power rail
1.5VDDA	1.5V always on power rail
2.5VDDS	2.5V power rail for DDR

Part Naming Conventions

C	= Capacitor
CN	= Connector
D	= Diode
F	= Fuse
L	= Inductor
Q	= Transistor
R	= Resistor
RP	= Resistor Pack
U	= Arbitrary Logic Device
Y	= Crystal and Osc

Net Name Suffix







0	= Active Low signal
---	---------------------

Signal Conditioning

D	= Damped (by a resistor)
Q	= Isolated (by a Q-switch)
L	= Filtered (by an inductor or bead)

5.Board Stack up Description


PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Power Plane
Layer 3		Stripline Layer (AGTL, CLOCK, DDR)
Layer 4		Stripline Layer (Analog, LVDS, other)
Layer 5		Ground Plane
Layer 6		Solder Side, Microstrip signal Layer


6.Schematic modify Item and History :

7. power on & off & S3 Sequence :


Power On Sequencing Timing Diagram



BATTERY ONLY POWER ON TIMING



S3 SUSPEND AND RESUME TIMING



8. Layout Guideline :

Montara-GM DDR Layout Guidelines

Note that all length matching formulas are based on GMCH die-pad to SO-DIMM pin total length


DDR Signal Groups

Group	Signal Name
Clocks	SCK[5:0] SCK#[5:0]
Data	SDQ[71:0] SDQS[8:0] SDM[8:0]
Control	SCKE[3:0] SCS#[3:0]
Command	SMA[12:6,3:0] SBA[1:0] SRAS# SCAS# SWE#
CPC	SMA[5,4,2,1] SMAB[5,4,2,1]
Feedback	RCVENOUT# RCVENIN#


Length Matching Formulas

Signal Group	Minimum Length	Maximum Length
Control to Clock	Clock - 1.0"	Clock + 0.5"
Command to Clock	Clock - 1.0"	Clock + 2.0"
CPC to Clock	Clock - 1.0"	Clock + 0.5"
Strobe to Clock	Clock - 1.0"	Clock + 0.5"
Data to Strobe	Strobe - 25 mils	Strobe + 25 mils


Clock Signals Topologies and Routing Guidelines




Data Signals Topologies and Routing Guidelines



Control Signals Topologies and Routing Guidelines



Command Signals Topologies and Routing Guidelines





CLOCKS	LENGTH	TRACE / SPACE	NOTES
HCLKCPU[1..0] HCLKNB[1..0] HCLKTP[1..0]	2" - 8"	5 / 20 mils (5 mil space between + & -)	1. Differentials pairs with the same length (within 10 mil) 2. CPU & NB trace mismatch within 450 mil
66MCLK_ICH 66MCLK_GMCH AGPCLK_ATI	4.5" - 9.0" MAX : 8.5"	5 / 20 mils	* 66MCLK_ICH & AGPCLK_GMCH AGPCLK_ATI Length mismatch within 100 mils
PCLKICH PCLKCB PCLK1394 PCLKUSB20 PCLKOP PCLKFWH PCLKSIO PCLKLAN	4.5"-9.0"	5 / 20 mils	1. Making PCI length with minimum various 2. Max skew = 1ns
14MCLK_SIO 14MCLK_ICH 14MCLK_AC97	4.5"-9.0"	5 / 10 mils	
48MCLK_ICH 48MCLK_CB	3.5" - 12.5"	5 / 20 mils	

SDQ/SDM to SDQS Mapping

Signal	Mask	Relative To	Mismatching
SDQ[7..0]	SDM[0]	SDQS[0]	+/- 25 mil
SDQ[15..8]	SDM[1]	SDQS[1]	+/- 25 mil
SDQ[23..16]	SDM[2]	SDQS[2]	+/- 25 mil
SDQ[31..24]	SDM[3]	SDQS[3]	+/- 25 mil
SDQ[39..32]	SDM[4]	SDQS[4]	+/- 25 mil
SDQ[56..40]	SDM[5]	SDQS[5]	+/- 25 mil
SDQ[55..48]	SDM[6]	SDQS[6]	+/- 25 mil
SDQ[63..56]	SDM[7]	SDQS[7]	+/- 25 mil
SDQ[71..64]	SDM[8]	SDQS[8]	+/- 25 mil

CPC Signals Topologies and Routing Guidelines





System Bus Common Clock Signal Layout Guide :

ADS#, BNR#, BPR#, BR#, DBSY#, DEFER#, DPWR#, DRDY#, HIT#, HITM#, LOCK#, RSJ2_OI#, TRDY#, RESET#	Total Trace Length	Normal Impedance	Spacing (mils)
Strip-line(Int. Layer)	1.0 - 6.5 inch	55 +/- 10%	4 & 8(Int. Layer)
Micro-strip(Ext. Layer)			5 & 10(Ext. Layer)

Source Synchronous DATA :

DATA#[63..0], DINV#[3..0], DSTBP#[3..0]	Total Trace Length	Normal Impedance	Spacing (mils)
Strip-line	1.0 - 5.5 inch	55 +/- 10%	4 & 12


Signals Name	Signals Matching	Strobes associated with the group	Strobe Matching
DATA#[15..0], DINVO#	+/- 100 mils	DSTBP0#, DSTBN0#	+/- 25 mils
DATA#[31..16], DINV1#	+/- 100 mils	DSTBP1#, DSTBN1#	+/- 25 mils
DATA#[47..32], DINV2#	+/- 100 mils	DSTBP2#, DSTBN2#	+/- 25 mils
DATA#[63..48], DINV3#	+/- 100 mils	DSTBP3#, DSTBN3#	+/- 25 mils

Source Synchronous ADDRESS :


Address#[31..3], REQ#[4..0], ADSTB#[1..0]	Total Trace Length	Normal Impedance	Spacing (mils)
Strip-line	1.0 - 6.5 inch	55 +/- 10%	4 & 12

Signals Name	Signals Matching	Strobes associated with the group	Strobe Matching
A#[16..3], REQ#[4..0]	+/- 200 mils	ADSTB0#	+/- 25 mils
A#[31..17]	+/- 200 mils	ADSTB1#	+/- 25 mils


Topology : IERR#, FERR#, THERMTRIP#




Topology : PROCHOT#



Topology : PWRGOOD




Topology : DPSLPL#




Topology : LINT1, LINT0, A20M#, IGNE#, SLP#, STPCLK#



Topology : INIT# driven ICH4







Topology : CPU RESET#



FIC First International Computer, Inc.
2FL, NO. 300, Yang Guang St., Nishi
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751


Title: **LM7R < VIA NR800 + VT8237R >**
Size: C Document Number: **< CPU 1/2 >** Rev: 0.5
Date: Friday, July 08, 2005 Sheet: 8 of 56

	TEST1	TEST2
Banias processor A0	1K	1K
Banias processor A1 or later	No Stuff	No Stuff



One Ground
One Via

VCORE_CPU




VCORE_CPU 25A
For Banias
Celeron CPU

OCP Setting
 1. $I_{ocset} = 1.75V / (54.9K + 45.3K + 75K) = 10\mu A$
 2. $I_{sen1} = 10\mu A / (1/4) / 0.87 = 45.9\mu A$
 3. $I_{sen1} * R_{sense} = I_{ocp} * R_{ds_on}$ (Lowside)
 $I_{ocp} = (I_{sen1} * R_{sense}) / R_{ds_on}$ (Lowside)


Boost Voltage 1.2V
Deeper Sleep Voltage 0.748V

IMVP IV
 Load line slope : $-3mV/A$
 $V_{droop} = 25A * 3mV/A = 75mV$
 $I_{droop} = 75mV / 6.04K = 12.4\mu A$
 $12.4\mu A / 0.875 / 0.5 = 28.34\mu A$
 $R_{ds(on)} * I_o = I_{sen} * R_{sen}$
 $(6m/2) * 25A = 28.34\mu A * R_{sen}$
 $R_3 = 2.64K$

THERMAL SENSOR






RTC Discharge Circuit



First International Computer, Inc.
 2/F, No. 300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, ROC
 (886-2)8751-8751

Title: **LM7R < VIA VN800 + VT8237R >**

Size: C	Document Number: <Thermal / RTC>	Rev: 0.5
Date: Friday, July 08, 2005	Sheet: 11	of 56








Clock Latout Guideline



CLOCKS	LENGTH	TRACE / SPACE	NOTES
HOST Clock CPU_BCLK[1.0] MCH_BCLK[1.0] ITP_BCLK[1.0]	2" - 8"	5 / 20 mils (5 mil space between 1 & 0)	1. Differentials pairs with the same length (within 20 mil) 2. CPU & NB trace mismatch within 20 mil
CLK66 Clock CLK_ICH66 CLK_MCH66 CLK_AGP	4.5" - 9.0"	5 / 20 mils MAX : 8.5"	Length mismatch within 100 mils
CLK33 Clock CLK_ICHPCI CLK_SIOPCI CLK_FWHPCI	4.5" - 9.0"	5 / 20 mils	Length same as CLK66 Clock Length mismatch within 100mils
PCI Clock CLK_MINPCI CLK_1394PCI CLK_PMU08PCI CLK_CBPCI	4.5"-9.0"	5 / 20 mils	1. Making PCI length with minimum various 2. Length Require CLK33-2.5" 3. Length mismatch +/- 2.0"
CLK14 Clock CLK_SIO14 CLK_ICH14 CLK_TV14	2.0"-9.0"	5 / 20 mils	1. Length mismatch +/- 500 mils
CLK_ICH48 CLK_MCH48	3.5" - 12.5"	5 / 20 mils	


- Clock Layout :**
1. Close to Clock generator
 2. Trace as short as possible and use 12 mil
 3. Place crystal within 500 mils of CLK Generator

FS4	FS3	FS2	FS1	FS0	CPU	AGP	PCI	REF
0	0	0	0	0	100.00M	66.67M	33.33M	14.318M
0	0	0	0	1	200.00M	66.67M	33.33M	14.318M
0	0	0	1	0	133.33M	66.67M	33.33M	14.318M
0	0	0	1	1	166.67M	66.67M	33.33M	14.318M
0	0	1	0	1	400.00M	66.67M	33.33M	14.318M



DDR CLOCK BUFFER







First International Computer, Inc.
 2F, NO.300, Yang Guang St., N.H.H.
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751

Title: **LM7R < VIA VN800 + VT8237R >**
 Size C Document Number: **<VN800 host>** Rev 0.5
 Date: Friday, July 08, 2005 Sheet 14 of 56

DDR2 SDRAM INTERFACE



These packs and resistor, Please close to DIMM



MEMDET
0 => DDR
1 => DDR2


DCLKI = L_DDR + 2".
DCLKO as short as possible.

C143	22uF 10V 80-20% 1206 Y5V
C145	4.7uF 10V +80-20% SMD0805 Y5V TAYO LR
C144	4.7uF 10V +80-20% SMD0805 Y5V TAYO LR
C698	0.01uF 16V 10% SMT0402 X7R LR
C710	0.01uF 16V 10% SMT0402 X7R LR
C695	0.01uF 16V 10% SMT0402 X7R LR
C696	0.01uF 16V 10% SMT0402 X7R LR
C699	0.01uF 16V 10% SMT0402 X7R LR
C152	0.01uF 16V 10% SMT0402 X7R LR
C138	0.01uF 16V 10% SMT0402 X7R LR
C141	0.01uF 16V 10% SMT0402 X7R LR
C153	0.01uF 16V 10% SMT0402 X7R LR
C139	0.01uF 16V 10% SMT0402 X7R LR
C697	0.01uF 16V 10% SMT0402 X7R LR
C151	0.01uF 16V 10% SMT0402 X7R LR
C150	0.01uF 16V 10% SMT0402 X7R LR
C149	0.01uF 16V 10% SMT0402 X7R LR
C142	0.01uF 16V 10% SMT0402 X7R LR
C140	0.01uF 16V 10% SMT0402 X7R LR

M_RAS	C654	33pF 50V 5% SMT0402 NPO LR
M_CAS	C653	33pF 50V 5% SMT0402 NPO LR
M_WE	C640	33pF 50V 5% SMT0402 NPO LR
M_AA0	C655	33pF 50V 5% SMT0402 NPO LR
M_AA1	C656	33pF 50V 5% SMT0402 NPO LR
M_AA2	C637	33pF 50V 5% SMT0402 NPO LR
M_AA3	C608	33pF 50V 5% SMT0402 NPO LR
M_AA4	C609	33pF 50V 5% SMT0402 NPO LR
M_AA5	C643	33pF 50V 5% SMT0402 NPO LR
M_AA6	C642	33pF 50V 5% SMT0402 NPO LR
M_AA7	C662	33pF 50V 5% SMT0402 NPO LR
M_AA8	C657	33pF 50V 5% SMT0402 NPO LR
M_AA9	C663	33pF 50V 5% SMT0402 NPO LR
M_AA10	C636	33pF 50V 5% SMT0402 NPO LR
M_AA11	C664	33pF 50V 5% SMT0402 NPO LR
M_AA12	C665	33pF 50V 5% SMT0402 NPO LR
M_AA13	C673	33pF 50V 5% SMT0402 NPO LR
M_BA0	C641	33pF 50V 5% SMT0402 NPO LR
M_BA1	C644	33pF 50V 5% SMT0402 NPO LR


First International Computer, Inc.
2FL, NO.300, Yang Guang St., N.H.H.
114 TAIPEI, TAIWAN, R.O.C
(886-2)8751-8751


Title: **LM7R < VIA VN800 + VT8237R >**
Size: C Document Number: **<VN800 DDR2>** Rev: 0.5
Date: Friday, July 08, 2005 Sheet: 15 of 56



First International Computer, Inc.
 2F, No.300, Yang Guang St., N.H.H.
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

Title: **LM7R < VIA VN800 + VT8237R >**
 Size C Document Number: **<VN800 vedio>** Rev 0.5
 Date: **Friday, July 08, 2005** Sheet 16 of 56





LAYOUT GUIDE

Place one cap close to every 2 pullup resistors terminated to 0.9vddm

400 mils

NOTE:
ALL terminal close DIMM

5/19 EMI ADD


Place these 2.2uF caps near So-Dimm1

Place these 0.1uF caps near So-Dimm1


Place these Hi-Freq decoupling caps near GMCH

SO DIMM 1



First International Computer, Inc. 2/F, No.300, Yang Guang St., Nanshu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Title: LM7R < VIA VN800 + VT8237R >		
Size: C	Document Number: <DDR-dimm-1>	Rev: 0.5
Date: Friday, July 08, 2005	Sheet: 18	of 56



Place one cap close to every 2 pullup resistors terminated to 0.9vddm



NOTE:
ALL terminal close DIMM1



Place these resistors near So-Dimm1

5/19 EMI ADD

Place these Hi-Freq decoupling caps near GMCH

Place these 2.2uF caps near So-Dimm1

Place these 0.1uF caps near So-Dimm1


SO DIMM 0

First International Computer, Inc.
 2/F, No.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751


Title: **LM7R < VIA VN800 + VT8237R >**

Size: C Document Number: **< DDR-dimm-2 >** Rev: 0.5

Date: Friday, July 08, 2005 Sheet 19 of 56




SUPPORT "EDID"



Place close to VT1631

<p>I2CSEL (pin61) Setting</p> <p>Note: If using H.W. control, please do some reworkings. ====> Tx Side: R7: Remove; R8: Mount; R9: Remove</p>	<p>Pull down (R5: Remove; R6: Mount) is Hardware Controlled LVDS Tx</p> <p>Note: If using S.W. control, please do some reworkings. ====> Tx Side: R7: Mount; R8: Remove; R9: Mount</p>	<p>Pull High 2.5V (R5: Mount; R6: Remove) is Software Controlled LVDS Tx</p> <p>Note: If using S.W. control, please do some reworkings. ====> Tx Side: R7: Mount; R8: Remove; R9: Mount</p>
<p>DSEL (pin60) setting</p> <p>Pull down Differential CLK in Pull High 2.5V (R8), Single-ended CLK in</p>		
<p>EDGE (pin18) setting</p> <p>Pull down (R10) Rising edge Pull High 2.5V Falling edge</p>		
<p>*DUAL (pin23) setting</p> <p>Pull down (R11) Signal Channel Pull High 2.5V (R13) DUAL Channel</p> <p>*VT1631L: Free choice VT1634: Please tie to down</p>		




STRAPPING	PULL-UP (Default)	PULL-DOWN
FP_PFE	Pull High (Default)	Reserve
FP_DUAL	Two Channel	Single Channel (Default)
FP_I2CSEL	I2C active (Default)	I2C Inactive
FP_MSEN	Interrupt active (Default)	Interrupt Inactive
FP_PD	Normal Mode (Default)	Power Down Mode
FP_DSSEL	Single-End CLK (Default)	Differential-End CLK
FP_R_FB	Falling Edge	Rising Edge (Default)
FP_MODSEL	24bit Mode (Default)	12bit Mode

First International Computer, Inc.
 2F, NO.300, Yang Guang St., N.H.Hu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751

LM7R < VIA VN800 + VT8237R >
 Document Number
 <LVDS 1631>
 Rev 0.5

Date: Friday, July 08, 2005 Sheet 20 of 56



LVDS Interface


Signal	LENGTH	TRACE	SPACE	TRACE MUTCHING	Impedance	Note
LVDS	10"	4 mils (stripline) 6 mils (microstrip)	20 mils (edge to edge) 20 mils (pair to pair) 20 mils (to non LVDS signal)	+/-20 mils (data to clock) +/-20 mils (with a clock pair) X +/-20 mils (clock to clock)	100 ohms +/-15%	Breakout region from NB should be less than 500 mils


First International Computer, Inc.
 2FL_NO.300, Yang Guang St., N.H.H.
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751

Title: **LM7R < VIA VN800 + VT8237R >**

Size C Document Number: **<LCD connector>** Rev 0.5

Date: Friday, July 08, 2005 Sheet 21 of 56






First International Computer, Inc.
 2FL, NO.300, Yang Guang St., N.H.H.
 114 TAIPEI, TAIWAN, ROC
 (886-2)8751-8751

LM7R < VIA VN800 + VT8237R >
 Document Number
 <VT8237 PCI/USB>
 Rev 0.5

Date: Friday, July 08, 2005 Sheet 23 of 56



VT8237/8235CE










Power Management
Event Detection

SMB

SATA


For VT8235CE
AC19, AB21, AB13, AC13, AF13, AB13,
AB15, AC15, AF15, AB15, AC17, AC11,
W12, W13, W14, W15, W16 --> NC

SATA



First International Computer, Inc.
2FL, NO.300, Yang Guang St., N.H.H.
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751

Title: LM7R < VIA VN800 + VT8237R >
Size: Document Number
C: <VT8237 IDE/AC-Link>
Date: Friday, Jul 08, 2005 Sheet: 24 of 56



SB_VREF=0.45

23.24,47 2.5VDDA C853 4.7uF 10V +80-20%SMD0805 Y5V TAIYO LR
3VDD5_MII C843 4.7uF 10V +80-20%SMD0805 Y5V TAIYO LR

2.5VDDM C855 4.7uF 10V +80-20%SMD0805 Y5V TAIYO LR
C871 0.1uF 16V ±10% SMT0603 X7R 0603B104K160CT WALSNLead-Free
C877 0.01uF 16V 10% SMT0402 X7R LR
C865 0.1uF 16V ±10% SMT0603 X7R 0603B104K160CT WALSNLead-Free
C876 0.01uF 16V 10% SMT0402 X7R LR
C868 0.1uF 16V ±10% SMT0603 X7R 0603B104K160CT WALSNLead-Free
C878 0.01uF 16V 10% SMT0402 X7R LR
C869 0.1uF 16V ±10% SMT0603 X7R 0603B104K160CT WALSNLead-Free
C873 0.01uF 16V 10% SMT0402 X7R LR
C882 0.1uF 16V ±10% SMT0603 X7R 0603B104K160CT WALSNLead-Free
C872 0.01uF 16V 10% SMT0402 X7R LR
C880 0.1uF 16V ±10% SMT0603 X7R 0603B104K160CT WALSNLead-Free
C871 0.01uF 16V 10% SMT0402 X7R LR

VT8237/8235CE

V-LINK

Serial EEPROM

CPU Interface

LPC


APIC

SEEDI ==> MII Serial EEPROM
0 - USE Serial EEPROM(Default)
1 - Not Use Serial EEPROM


R119 Close to SB
3VDDA
MDIO R310 1.5kΩ 5% 1/16W SMT0402 LR
MTXENA R306 10kΩ 5% 1/16W SMT0402 LR

Closed to SB
H_NMI C351 100nF 50V 5% 0402(NL) I
H_SMI0 C366 100nF 50V 5% 0402(NL) I
H_A20M0 C361 100nF 50V 5% 0402(NL) I
H_IGNNE0 C884 100nF 50V 5% 0402(NL) I
H_INTR C358 100nF 50V 5% 0402(NL) I
H_STPCLK0 C344 100nF 50V 5% 0402(NL) I
H_CPUSLP0 C369 100nF 50V 5% 0402(NL) I
CPU_DPISLP0 C874 100nF 50V 5% 0402(NL) I
H_INT0 C342 100nF 50V 5% 0402(NL) I
R0.4 Modify


CPU POWER OK CIRCUIT



SYSTEM POWER OK CIRCUIT



VR_ON



Reserve

12,13,20,23,24,25,47 2.5VDDM









8,10,12,14,15,16,18,19,20,21,22,23,24,25,27,28,30,35,36,39,40,43,45,46,48,49,54 3VDDM



First International Computer, Inc. 2/F, No.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Title		
LM7R < VIA VN800 + VT8237R >		
Size	Document Number	Rev
C	<POWER GOOD>	0.5
Date:	Friday, July 08, 2005	Sheet 26 of 56

Please close to 7411 IC







_____	GND
_____	TPB0-
_____	TPB0+
_____	GND
_____	TPA0-
_____	TPA0+
_____	GND

First International Computer, Inc.
2/F, NO.300, Yang Guang St., Nanshu
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751

Title: **LM7R < VIA VN800 + VT8237R >**



Documen Number: **<PCI7411 I/B>**

Date: Friday, July 08, 2005 Sheet 27 of 56




ASIC PCI7411 PCI-CARDBUS/1394 PBGA(GHK) 288PIN TI

ASIC PCI7411 PCI-CARDBUS/1394 PBGA(GHK) 288PIN TI



VR_EN= HIGH (for 451.0R)
 H1,M19 =>to 1.8V
 VR_EN= LOW (for 451.0R)
 H1,M19 =>to GND





First International Computer, Inc.
 2/F, No.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, ROC
 (886-2)8751-8751


Title: **LM7R < VIA VN800 + VT8237R >**

Size: C Document Number: **<PC17411 3/3>** Rev: 0.5

Date: Friday, July 08, 2005 Sheet: 29 of 56

TYPE III MODEM / LAN CONNECTOR






TX & RX layout guide

other	24 MIL	
TX+	10 MIL	6 MIL
TX-	24 MIL	6 MIL

LAN RJ45 JACK




First International Computer, Inc.
 2/F, NO.300 Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, ROC
 (886-2)8751-8751

Title: **LM7R < VIA VN800 + VT8237R >**

Size: C Document Number: **<VT8103L LAN PHY>** Rev: 0.5

Date: Friday, July 08, 2005 Sheet: 31 of 56



(the other 2-port in audio board)




SATA Layout Note:

MS or SL:

20mils	6mils	6mils	20mils	6mils	6mils	20mils
TX			RX			

* Zdif = 100 Ohm +/- 10%. TX & RX should refer GND.No via & stubs. The Best layer is Top.
 * TX/RX trace length < 2 inchs.
 * TX+/- need matching trace ±10 mils length.
 * RX+/- need matching trace ±10 mils length.
 * SATA Pair to Pair Trace matching trace ±10 mils length.


NOTE
 SATA differential stripline 20:5:6:5:20
 SATA differential microstripline 20:6:6:6:20
 請包GROUND



IDE Signals

Signals	MAX Length (inch)	Width (mils)	Space (mils)
IDE_PDD[15:0]	8	5	10
IDE_SDD[15:0]	8	5	10
IDE_PDA0-2	8	5	10
IDE_SDA0-2	8	5	10
IDE_PDCS 10-30#	8	5	10
IDE_PDDREQ	8	5	10
IDE_SDDREQ	8	5	10
IDE_PDIOW#	8	5	10
IDE_PATADET	8	5	10
IDE_SATADET	8	5	10
IDE_PDDACK#	8	5	10
IDE_SDDACK#	8	5	10


CDROM CNN



PATA-HDD SWITCH CNN(option)

IDE Signals


Signals	MAX Length (inch)	Width (mils)	Space (mils)
IDE_PDD[15:0]	8	5	10
IDE_SDD[15:0]	8	5	10
IDE_PDA0-2	8	5	10
IDE_SDA0-2	8	5	10
IDE_PDCS 10-30#	8	5	10
IDE_PDDREQ	8	5	10
IDE_SDDREQ	8	5	10
IDE_PDIO#	8	5	10
IDE_PATADET	8	5	10
IDE_SATADET	8	5	10
IDE_PDDACK#	8	5	10
IDE_SDDACK#	8	5	10








PMU08

CLOSE TO PIN 1 OF PMU08

4.7KΩ 5% SMT2010 1/16W 8P4R LR





ATTENTION
IT IS POSSIBLE TO CUT THE PATTERN OF PIN78 AND PIN79



- PMUBV 11.41.50.51.52.53
- 3VDDA 11.21.23.24.25.39.41.47.48.50.51
- 3VDDS 11.23.26.27.28.29.30.31.38.39.40.41.42.46.48
- 3VDDM 8.10.12.14.15.16.18.19.20.21.22.23.24.25.26.27.28.30.36.39.40.43.45.46.48.49.54
- 3VDD5 11.23.26.27.28.29.30.31.38.39.40.41.42.46.48

- GPIOA0-A7—INPUT
- GPIOB0-B6—INPUT
- GPIOB7—OUTPUT
- GPIOC0-C2—INPUT
- GPIOC2-C3—OUTPUT

- QCHG2 TCHG2 31
- QCHG1 TCHG1 32
- ISEL 19
- DJON 21
- LED G 12
- LED A 13
- SERRIQ 63
- LCLK 64
- LRSET# 66
- LFRAME# 67
- LAD3 68
- LAD2 69
- LAD1 70
- LADO 70
- SCL 2
- SDA 3
- SMWerr# 4
- SUSTAT# 5
- Eject# 6
- MainSW# 7
- D.SW# 8
- GPIAD0 74
- D.RUN# 75
- VDD5# 55
- CGDTEN 60
- PWMLEDO 15
- PWMLED1 18
- PWMLED2 19
- LOWBAT# 9
- DCON 20
- CHG_CURR 10
- BAT_REM 11
- SCHW/SMW# 22
- Bea2# 60
- Bea1# 61
- RESET# 62
- VREF 71
- VREF 72
- VREF 73
- VREF 74
- VREF 75
- VREF 76
- VREF 77
- VREF 78
- VREF 79
- VREF 80
- VREF 81
- VREF 82
- VREF 83
- VREF 84
- VREF 85
- VREF 86
- VREF 87
- VREF 88
- VREF 89
- VREF 90
- VREF 91
- VREF 92
- VREF 93
- VREF 94
- VREF 95
- VREF 96
- VREF 97
- VREF 98
- VREF 99
- VREF 100
- VREF 101
- VREF 102
- VREF 103
- VREF 104
- VREF 105
- VREF 106
- VREF 107
- VREF 108
- VREF 109
- VREF 110
- VREF 111
- VREF 112
- VREF 113
- VREF 114
- VREF 115
- VREF 116
- VREF 117
- VREF 118
- VREF 119
- VREF 120
- VREF 121
- VREF 122
- VREF 123
- VREF 124
- VREF 125
- VREF 126
- VREF 127
- VREF 128
- VREF 129
- VREF 130
- VREF 131
- VREF 132
- VREF 133
- VREF 134
- VREF 135
- VREF 136
- VREF 137
- VREF 138
- VREF 139
- VREF 140
- VREF 141
- VREF 142
- VREF 143
- VREF 144
- VREF 145
- VREF 146
- VREF 147
- VREF 148
- VREF 149
- VREF 150
- VREF 151
- VREF 152
- VREF 153
- VREF 154
- VREF 155
- VREF 156
- VREF 157
- VREF 158
- VREF 159
- VREF 160
- VREF 161
- VREF 162
- VREF 163
- VREF 164
- VREF 165
- VREF 166
- VREF 167
- VREF 168
- VREF 169
- VREF 170
- VREF 171
- VREF 172
- VREF 173
- VREF 174
- VREF 175
- VREF 176
- VREF 177
- VREF 178
- VREF 179
- VREF 180
- VREF 181
- VREF 182
- VREF 183
- VREF 184
- VREF 185
- VREF 186
- VREF 187
- VREF 188
- VREF 189
- VREF 190
- VREF 191
- VREF 192
- VREF 193
- VREF 194
- VREF 195
- VREF 196
- VREF 197
- VREF 198
- VREF 199
- VREF 200
- VREF 201
- VREF 202
- VREF 203
- VREF 204
- VREF 205
- VREF 206
- VREF 207
- VREF 208
- VREF 209
- VREF 210
- VREF 211
- VREF 212
- VREF 213
- VREF 214
- VREF 215
- VREF 216
- VREF 217
- VREF 218
- VREF 219
- VREF 220
- VREF 221
- VREF 222
- VREF 223
- VREF 224
- VREF 225
- VREF 226
- VREF 227
- VREF 228
- VREF 229
- VREF 230
- VREF 231
- VREF 232
- VREF 233
- VREF 234
- VREF 235
- VREF 236
- VREF 237
- VREF 238
- VREF 239
- VREF 240
- VREF 241
- VREF 242
- VREF 243
- VREF 244
- VREF 245
- VREF 246
- VREF 247
- VREF 248
- VREF 249
- VREF 250
- VREF 251
- VREF 252
- VREF 253
- VREF 254
- VREF 255
- VREF 256
- VREF 257
- VREF 258
- VREF 259
- VREF 260
- VREF 261
- VREF 262
- VREF 263
- VREF 264
- VREF 265
- VREF 266
- VREF 267
- VREF 268
- VREF 269
- VREF 270
- VREF 271
- VREF 272
- VREF 273
- VREF 274
- VREF 275
- VREF 276
- VREF 277
- VREF 278
- VREF 279
- VREF 280
- VREF 281
- VREF 282
- VREF 283
- VREF 284
- VREF 285
- VREF 286
- VREF 287
- VREF 288
- VREF 289
- VREF 290
- VREF 291
- VREF 292
- VREF 293
- VREF 294
- VREF 295
- VREF 296
- VREF 297
- VREF 298
- VREF 299
- VREF 300
- VREF 301
- VREF 302
- VREF 303
- VREF 304
- VREF 305
- VREF 306
- VREF 307
- VREF 308
- VREF 309
- VREF 310
- VREF 311
- VREF 312
- VREF 313
- VREF 314
- VREF 315
- VREF 316
- VREF 317
- VREF 318
- VREF 319
- VREF 320
- VREF 321
- VREF 322
- VREF 323
- VREF 324
- VREF 325
- VREF 326
- VREF 327
- VREF 328
- VREF 329
- VREF 330
- VREF 331
- VREF 332
- VREF 333
- VREF 334
- VREF 335
- VREF 336
- VREF 337
- VREF 338
- VREF 339
- VREF 340
- VREF 341
- VREF 342
- VREF 343
- VREF 344
- VREF 345
- VREF 346
- VREF 347
- VREF 348
- VREF 349
- VREF 350
- VREF 351
- VREF 352
- VREF 353
- VREF 354
- VREF 355
- VREF 356
- VREF 357
- VREF 358
- VREF 359
- VREF 360
- VREF 361
- VREF 362
- VREF 363
- VREF 364
- VREF 365
- VREF 366
- VREF 367
- VREF 368
- VREF 369
- VREF 370
- VREF 371
- VREF 372
- VREF 373
- VREF 374
- VREF 375
- VREF 376
- VREF 377
- VREF 378
- VREF 379
- VREF 380
- VREF 381
- VREF 382
- VREF 383
- VREF 384
- VREF 385
- VREF 386
- VREF 387
- VREF 388
- VREF 389
- VREF 390
- VREF 391
- VREF 392
- VREF 393
- VREF 394
- VREF 395
- VREF 396
- VREF 397
- VREF 398
- VREF 399
- VREF 400
- VREF 401
- VREF 402
- VREF 403
- VREF 404
- VREF 405
- VREF 406
- VREF 407
- VREF 408
- VREF 409
- VREF 410
- VREF 411
- VREF 412
- VREF 413
- VREF 414
- VREF 415
- VREF 416
- VREF 417
- VREF 418
- VREF 419
- VREF 420
- VREF 421
- VREF 422
- VREF 423
- VREF 424
- VREF 425
- VREF 426
- VREF 427
- VREF 428
- VREF 429
- VREF 430
- VREF 431
- VREF 432
- VREF 433
- VREF 434
- VREF 435
- VREF 436
- VREF 437
- VREF 438
- VREF 439
- VREF 440
- VREF 441
- VREF 442
- VREF 443
- VREF 444
- VREF 445
- VREF 446
- VREF 447
- VREF 448
- VREF 449
- VREF 450
- VREF 451
- VREF 452
- VREF 453
- VREF 454
- VREF 455
- VREF 456
- VREF 457
- VREF 458
- VREF 459
- VREF 460
- VREF 461
- VREF 462
- VREF 463
- VREF 464
- VREF 465
- VREF 466
- VREF 467
- VREF 468
- VREF 469
- VREF 470
- VREF 471
- VREF 472
- VREF 473
- VREF 474
- VREF 475
- VREF 476
- VREF 477
- VREF 478
- VREF 479
- VREF 480
- VREF 481
- VREF 482
- VREF 483
- VREF 484
- VREF 485
- VREF 486
- VREF 487
- VREF 488
- VREF 489
- VREF 490
- VREF 491
- VREF 492
- VREF 493
- VREF 494
- VREF 495
- VREF 496
- VREF 497
- VREF 498
- VREF 499
- VREF 500




First International Computer, Inc.
27F, No.300, Yang Guang St., Neihu
114 TAIPEI, TAIWAN, R.O.C
(886-2)8751-8751

Title: **LM7R < VIA VN800 + VT8237R >**

Size: C Documents Number: **<LPC PMU08>** Rev: 0.5

Date: Friday, July 08, 2005 Sheet: 35 of 56



7/7 PWR change 2200pF




Mark REM 請擺在上層

For abnormal

MAIN BATTERY VOLTAGE SENSE




5/14 change




LM7R < VIA VN800 + VT8237R >		
Size	Document Number	Rev
C	<KBC M38867>	0.5
Date	Friday, July 05, 2005	Sheet 36 of 56

INT KB CNN




CON ACES SMT FFC 85202-2502L Lead Free & RoHS
20-25088-00


GLIDE PAD CONNECTOR



CON ACES SMT FFC 8P 8PIN R/A, Top connsd 87151-0365L Lead-free & RoHS







CON 16PIN 20-25098-00





<p>First International Computer, Inc. 2/F, No.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751</p>		
Title		
LM7R < VIA VN800 + VT8237R >		
Size	Document Number	Rev
C	<INT KB /GP/SW CNN>	0.5
Date:	Friday, July 08, 2005	Sheet 37 of 56

MDC 1.5 CNN





First International Computer, Inc. 2/F, NO.301, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Title	LM7R < VIA VN800 + VT8237R >	
Size	Document Number	Rev
C	<MDC CNN>	0.5
Date:	Friday, July 08, 2005	Sheet 38 of 56

DIP SWITCH



LED indicator control logic




FC First International Computer, Inc.
 2/F, No.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

Title: **LM7R < VIA VN800 + VT8237R >**


Size: C Document Number: **< DIP SW / LED >** Rev: 0.5

Date: Friday, July 08, 2005 Sheet: 39 of 56

LID Switch





4M FLASH ROM










First International Computer, Inc. 2/F, No.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, ROC (886-2)8751-8751		
Title		
LM7R < VIA VN800 + VT8237R >		
Size	Document Number	Rev
C	<LID SW/ BIOS>	0.5
Date:	Friday, July 05, 2005	Sheet 40 of 56

RESUME RESET





PCI RESET & PCI NON RESET





COUPON4X2





AC97 CODEC Layout Guide:


- The digital and analog should be separated 2-3mm gap
- All the analog trace routing should be over the analog plane
- The analog and digital planes should be electrically shorted at one place
- All supply high frequency decoupling reference high frequency decoupling and filter caps must be routed on the same layer as the codec
- Analog I/O routing should be kept as short as possible
- Analog I/O routing should be shielding with analog ground traces
- Use of ground plane fill and the copper fill should be shorted to the analog ground plane
- The AC-link signal should be as short as possible
- AC-link clock signal should have a series resistor close to the codec
- The AC-link signal should be shielding with ground
- Split analog and digital ground planes and 23mm
- Analog signals only over analog ground plane
- Digital signals only over digital ground plane
- Locate analog section away from high speed digital circuits
- Place smallest bypass capacitor closest to IC pin
- Use metal film resistors and NPO capacitors in analog path
- The Audio signals trace width is 12mil or more

AC97 CODEC Power Consumption:
 Power Dissipation: TYP 330mW
 Icc: TYP 40mA (Digital)
 Icc(stby): TYP 0mA (Digital)
 Icc: TYP 40mA (Analog)
 Icc(stby): TYP 0.13mA (Analog)

First International Computer, Inc.
 2F, NO.300, Yang Guang St., N.H.H.
 114 Taipei, Taiwan, R.O.C.
 (886-2)8751-8751

LM7R < VIA VN800 + VT8237R >
 Document Number: <ALC655 codec>
 Date: Friday, July 08, 2005 Sheet 43 of 56

A_GND	10mil	10mil	A_CD_GND	10mil	10mil
A_LINE_OUT_L	10mil	10mil	A_CD_L	10mil	10mil
A_GND	10mil	10mil	A_CD_GND	10mil	10mil
A_GND	10mil	10mil	A_CD_R	10mil	10mil
A_LINE_OUT_R	10mil	10mil	A_CD_GND	10mil	10mil
A_GND	10mil	10mil	A_CD_GND	10mil	10mil



AGND to GND res

NU FOR AUDIO QUALITY

5/14 change
6/5 change 4.7k

5/14 change

7/5 Modify

7/5 Modify

7/5 Modify

3VDDM

Please close to CODEC CHIP

(20mil)

(20mil)

7/5 Modify


10mil

10mil

10mil


10mil

10mil




Layout Note:
These 4 traces should far away another traces.


First International Computer, Inc. 2F, NO.300, Yang Guang St., N.H.H. 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
Title	LM7R < VIA VN800 + VT8237R >
Size	Document Number
C	<Audio amplifier GM1420>
Date	Friday, July 08, 2005
Sheet	44 of 56
Rev	0.5



5/19 ME change , 20-24508-10 LF




5/19 ME change , 20-25008-10 LF




7/7 EMI change baed




Normal=LOW
Headphone insert=High




S/DIF Power




DDR POWER




for SO-DIM DDR Pull-up




1.5VDDS 0.2A




1.5VDDA 0.7A




2.5VDDA 0.6A




2.5VDDM 0.6A




1.8VDDM 1.5A




3VDDS & 5VDDS



3VDDM/5VDDM



VCCP,VORE_GMCH




For CPU / MCH
Tolerance : 1.00V - 1.10V
Max Current : 2.5A + 2.4A


$$V_{out} = V_{ref} \left(\frac{R1}{R1 + R2} \right)$$


$$R1 = R2 \left(\frac{V_{out}}{V_{ref}} - 1 \right)$$

FANS236 Vref=0.9V

- DDR_1.8VDD5 Setting
- RDS(on)=32m J(max)=3A
 - 1. $R_{sense} = \left(\frac{I_{load}(max) \cdot RDS(on)}{I_{150uA}} \right) - 100$
 $= \left(\frac{3A \cdot 32m}{150uA} \right) - 100$
 $= 640$
 - 2. $I_{limit} = 1.2 \cdot 1.25 \cdot 1.8 \cdot 3A = 7.2A$
 - 3. $R_{limit} = \left[\frac{1.2 \cdot (100 - R_{sense})}{I_{limit} \cdot RDS(on)} \right]$
 $= \left[\frac{1.2 \cdot (100 - 640)}{7.2 \cdot 32m} \right]$
 $= 35.9K$









CHR BATTERY IN

Close to PMU08



V_+INE2

0422 MODIFY TO 1000 43 EMI





5A 200mil

2A 80mil

5A 200mil



Total power setting
 $V_+INE2 = R_{sys} * I_{sys} * 20$



5月2


12A 480mil


12A 480mil





Inverter Control

LCD brightness control








NOTE
MIC1IN, MIC2IN, INTERNAL_MIC
請包AGROUND




5/19 ME change , 20-24508-10 LF




5/19 ME change , 20-25008-10 LF




NOTE
USB WIDTH 5MILS,
SPACING 7MILS,
請包GROUND



7/7 EMI add



SPDIF &
HEADPHONE
JACK
2/21 GND
change AGND



www.s-manuals.com