


# First International Computer, Inc

## Portable Computer Group HW Department

Board name : MotherBoard Schematic  
Project : AMD S1 + MCP67MD + NB8M-SE  
Version : 0.4  
Initial Date : 10/25/2006

**Confidential**

Manager Sign by : Avery Lee  
Drawing by : Ahsing Huang  
Total confirm by : Adam Cho

		<b>First International Computer, Inc.</b> <small>3FL NO.300 Yang Guang St. Neihu 104 TAIPEI, TAIWAN, P.R.C.</small>
		<b>Confidential</b>
Title: <b>PT150 (FIC)</b>		
Size: C	Document Number: <b>TITLE</b>	Rev: 0.1
Date: November 2006 2006		

# 1. Schematic Page Description :

## FIC Schematic Ver : 0.1


1. Title	21. NB8P PCI-EXPRESS	41. Azalia ALC268 Codec	A1. SATA HD BOARD
2. Schematic Page Description	22. NB8P VIDEO_1	42. AMP G1412 + G1441	C1. SW BOARD
3. Block Diagram	23. NB8P VIDEO_2	43. SPDIF HP JACK /MIC IN/WOOFER CN	
4. ANNOTATIONS	24. NB8P MEM CHANNEL	44. Camera+MIC CNN/ MDC CNN	
5. Schematic History	25. NB8P DDR2_A CHANNEL	45. Reset Circuit	
6. Timing Diagram	26. NB8P DDR2_C CHANNEL	46. KBC CNN / GP CNN	
7. AMD S1 HT (1/3)	27. DVI Port	47. DIP/LID SW; SCREW	
8. AMD S1 DDR (2/3)	28. LCD CNN	48. PMX	
9. AMD S1 POWER (3/3)	29. HDMI	49. Power Block Diagram	
10. CPU Thermal/Fan CNN	30. 1394 VIA VT6311S	50. CPU CORE (MAX8774)	
11. MCP67 HT (1/8)	31. Cardreader AU6371	51. ACIN / DCIN	
12. MCP67 PCIE (2/8)	32. New Card(express card)	52. Battery CNN	
13. MCP67 LAN/DAC/IFP (3/8)	33. PCIE Mini Card	53. Charger MB3887	
14. MCP67 PCI/LPC/IDE (4/8)	34. 10/100M PHY 88E3016	54. 5VDDA / 3VDDA	
15. MCP67 SATA/USB/HD (5/8)	35. 10/100M TRANSFORMER	55. SYSTEM POWER	
16. MCP67 MISC (6/8)	36. SPI ROM	56. DDRII Power /1.8VDDM	
17. MCP67 POWER (7/8)	37. USB CNN	57. VGA_CORE / 1.2V	
18. MCP67 GND (8/8)	38. LED / SW		
19. DDRII SO-DIMM 0 RSV	39. RTC/ BLUETOOTH CNN		
20. DDRII SO-DIMM 1 STD	40. SATA HD / CD-ROM CNN		

# 2. PCI BUS Description :

IDSEL	CHIP
AD22	1394 VIA VT6311S

PCIINT	CHIP
IRQA	---
IRQB	---
IRQC	1394 VIA VT6311S
IRQD	---

BUSMASTER	CHIP
REQ	---
REQ0 / GNT0	---
REQ1 / GNT1	1394 VIA VT6311S
REQ2 / GNT2	---
REQ3 / GNT3	---
REQ4 / GNT4	---



## 4. Net name Description :

### Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by LATCH or ACIN
5VDDA	5.0V always on power rail by DCON or PSUSCO
3VDDA	3.3V always on power rail by DCON or PSUSCO
1.5VDDA	1.5V always on power rail by DCON or PSUSCO

1.8VDDSD	1.8V power rail
1.2VDDA	1.2V always on power rail by 3VDDA
0.9VDDM	0.9V DDR Termination Voltage

5VDDM	5.0V suspend power rail
3VDDM	3.3V suspend power rail
2.5VDDM	2.5V suspend power rail
1.5VDDM	1.5V suspend power rail
VDD_CORE	Core Voltage for VGA

VCPU_CORE	Core Voltage for CPU
1.2VDDM	VCC For CPU & NB
+1.2VHT	VCC For CPU & NB Hyper Transport

### Part Naming Conventions

C	= Capacitor
CN	= Connector
D	= Diode
F	= Fuse
L	= Inductor
Q	= Transistor
R	= Resistor
RP	= Resistor Pack
U	= Arbitrary Logic Device
Y	= Crystal and Osc

### Net Name Suffix







0	= Active Low signal
---	---------------------

### Signal Conditioning

_D_	= Damped (by a resistor)
_Q_	= Isolated (by a Q-switch)
_L_	= Filtered (by an inductor or bead)

## 5.Board Stack up Description

### PCB Layers

Layer 1		TOP
Layer 2		POWER
Layer 3		IN1 (HT/CLOCK/DDR)
Layer 4		IN2 (DVI/LVDS/HDMI/other)
Layer 5		GND
Layer 6		BOTTOM

### Impedance Based On a Six-Layer Stack-Up

Interface	Impedance
PCI-Express	60 Ohm +/- 10% SE
HT signals	93 Ohm +/- 10% differential
RGMII, SATA, IFP/TMDS, HDMI	55 Ohm +/- 10% SE
	100 Ohm +/- 10% differential
USB	50 Ohm +/- 10% SE
	90 Ohm +/- 10% differential
All other interfaces	60 Ohm +/- 10% SE

 <b>First International Computer, Inc.</b> <small>3FL NO.300 Yang Guang St. Neihu 114 TAIPEI, TAIWAN, P.R.C.</small>		<b>Confidential</b>
Size: <b>C</b>	Document Number: <b>ANNOTATIONS</b>	Rev: <b>0.1</b>
Date: <b>November 20, 2008</b>		Page: <b>4 of 51</b>


# 6.Schematic modify Item and History :

v0.1 --> v0.2


		<b>First International Computer, Inc.</b> <small>3FL NO.300 Yang Guang St. Neihu 114 TAIPEI, TAIWAN, P.R.C.</small>
		<b>Confidential</b>
Title: <b>PT50 (FIC)</b>		
Size: C	Document Number: <b>Schematic History</b>	Rev: 0.1
Date: <b>November 2010</b>		Issue: 0 of 01

# 7. power on & off & S3 Sequence :


G3-to-S0 Power-Up Sequence



S3/S4/S5 to S0 Resume Sequence



S3/S4/S5 Power-Down Sequence






**First International Computer, Inc.**  
 274 200 Street, Suite 200  
 174 Laurel, Maryland, MD 20646  
 888.287.5147


**Confidential**

Doc ID	PTT50 (FIC)	Rev	0.1
Doc Type	Document Number	Timing Diagram	
Doc Date	2010-03-20	Page	6 of 24


# ClawHammer HT Interface



- HT BUS General Routing Rules:**
1. HT BUS is easy to route, and uses minimal board space.
  2. HT BUS length must be greater than 1" and less than 12.0".
  3. All CAD/CTL/CLK within a clock group must route at same layer.
  4. HT BUS is ground-referenced differential link.
  5. Differential pair length matching within 30 mils.
  6. CAD\_H to CAD\_L length matching within 30 mils.
  7. CAD to CAD length matching within 120 mils.
  8. CAD to CLK length matching within 60 mils.
  9. CLK to CLK length matching within 600 mils(max).
  10. CAD/CAD# and CTL/CTL# shall be treated identically within a clock group.






SIGNAL	WSPAC=15mil		SIGNAL	WSPAC=15mil	
CADIN_H	WDP=5mil	5mil	CADOUT_H	WDP=5mil	5mil
CADIN_L	WDP=5mil	5mil	CADOUT_L	WDP=5mil	5mil
SIGNAL	WSPAC=15mil		SIGNAL	WSPAC=15mil	
H_CLKIP/H_CTLIP	WSPAC=15mil	5mil	H_CLKOP/H_CTLOP	WSPAC=15mil	5mil
H_CLKIN/H_CTLIN	WSPAC=15mil	5mil	H_CLKON/H_CTLON	WSPAC=15mil	5mil
SIGNAL	WSPAC=15mil		SIGNAL	WSPAC=15mil	







**First International Computer, Inc.**  
 3FL, NO. 300 Yang Guang St. Nansha  
 151 TAIPEI, TAIWAN, R.O.C. **Confidential**

File: **PT50 (FIC)**  
 Size: Document Number  
 C: **AMD S1 HT(1/3)**  
 Rev: 0.1


# Clawhammer DDR Interface









# FAN Control



# THERMAL SENSOR








**First International Computer, Inc.**  
 3FL, NO. 300 Yang Guang St. Nephu  
 151 TAIFU, TAINAN, ROC. **Confidential**  
 (886-2)6761-8751

File		PTT50 (FIC)	
Rev	Document Number		
C	MCP67 HT (1/8)		
Date	Issued	11	of 97


MCP67 2 of 8







Place cap. close to connector side



Place resistor within 500mils of MCP67

HDA_SYNC STRAP (SIO CLK)	
HDA_RESET#	0
MI I	14.318MHZ (DEFAULT)
RGMII	1
	24.000MHZ


USB_RBIAS_GND strap pin	
MCP67D	1.1kOhm / 1%
Other MCP67	7320hm / 1%

HDA_SDOUT	LPC_FRAME0	FUNCTION
0	0	LPC BIOS
0	1	PCI BIOS
1	0	SPI BIOS (DEFAULT)
1	1	RESERVED


**First International Computer, Inc.**  
 3FL, NO. 300 Yang Guang St., Netau  
 151 TAIPEI, TAIWAN, P.R.C. **Confidential**  
 (886-2)8761-8761

File	PTI50 (FIC)
Doc Number	MCP67 SATA/USB/HSD (5/8)
Rev	0.1
Date	October 2008
Page	15 of 57

Boot Mode Select : SPKR	
0	USER Mode (DEFAULT)
1	SAFE Mode



SPI_DO/GPIO9	SPI_CLK/GPIO11	MCP67D	Other MCP67
00		500KHz	31MHz (default)
01		1.8MHz	42MHz
10		2.5MHz	25MHz
11		25MHz (default)	1MHz



**First International Computer, Inc.**  
 3FL, NO. 300 Yang Guang St. Napa  
 151 TAPEI, TAIWAN, R.O.C. **Confidential**


File: **PT50 (FIC)**




Size	Document Number	Rev
C	<b>MCP67 MISC (6/8)</b>	0.1

Issue: **Thursday, 2013-03-28 09:09** | E-mail: **15** of **57**










**LAYOUT GUIDE**

Other signal	20mil	20mil
DDR_VREF	20mil	20mil
Other signal	20mil	20mil


**SO DIMM 0**

**LAYOUT GUIDE**

Place one cap close to every 2 pullup resistors terminated to 0.9vdds



Place these resistors near So-Dimm1



Place these 2.2uF caps near So-Dimm1

Place these 0.1uF caps near So-Dimm1

Place these 0.01uF caps around VDDIO plane

SO-DIMM 1 is placed farther from the CNS1 than SO-DIMM 0

**First International Computer, Inc.**  
 Confidential


**PTT50 (FIC)**

DDR1 SO-DIMM 0 RSV

DATE: 10/22/2012 10:00 AM




Page 10 of 20





ASIC VGA Graphics Processor UNL UNL NB8M SE BGA 8020PN NVIDIA LR

<b>First International Computer, Inc.</b> 3/F1, NO.300 Yang Guang St. NHAU 154 TAIPEI, TAIWAN, P.R.C.		
<b>Confidential</b>		
File	PTT50 (FIC)	
Doc	Document Number	Rev
C	NB8M PCI-EXPRESS	0.1
Rev	Version: 2011.03.2007	Page: 21 of 21




VMEM\_ID[3210]

0011	HY5P851621A1FP-25 16MX16	HYNIX
0001	K4N56163QG-ZC25 16MX16	SAMSUNG
0010	HYB18T256161AFL25 16MX16	INFINEON
0000	HY5P8121621BFP-25 32M*16	HYNIX
0100	K4N51163QC 32M*16	SAMSUNG
0101	HYB18T512161BF-25 32M*16	INFINEON

**First International Computer, Inc.**  
 3FL, NO. 300 Yang Guang St, Nanshan  
 151149 (PEK) TAIWAN, P.R.C. **Confidential**

File	PTT50 (FIC)	
Size	Document Number	Rev
C	NB8M VIDEO_1	0.1
Page	13 of 52	



USBF

AA12	GND	K10
AA3	GND	K20
AA1	GND	K4
AA27	GND	K12
AA6	GND	K8
AA10	GND	M12
AA7	GND	M4
AA29	GND	M11
AA9	GND	M3
AA16	GND	M18
AA5	GND	M29
AA25	GND	M4
AA13	GND	M19
AA8	GND	M27
AA22	GND	M15
AA4	GND	M14
AA19	GND	M19
AA24	GND	M13
AA17	GND	M27
AA3	GND	M14
AA28	GND	M14
AA11	GND	M19
AA23	GND	M19
AA15	GND	M14
AA14	GND	M19
AA21	GND	M19
AA18	GND	M19
AA20	GND	M19
AA12	GND	M19
AA26	GND	M19
AA7	GND	M19
AA1	GND	M19
AA2	GND	M19
AA3	GND	M19
AA4	GND	M19
AA5	GND	M19
AA6	GND	M19
AA7	GND	M19
AA8	GND	M19
AA9	GND	M19
AA10	GND	M19
AA11	GND	M19
AA12	GND	M19
AA13	GND	M19
AA14	GND	M19
AA15	GND	M19
AA16	GND	M19
AA17	GND	M19
AA18	GND	M19
AA19	GND	M19
AA20	GND	M19
AA21	GND	M19
AA22	GND	M19
AA23	GND	M19
AA24	GND	M19
AA25	GND	M19
AA26	GND	M19
AA27	GND	M19
AA28	GND	M19
AA29	GND	M19
AA30	GND	M19
AA31	GND	M19
AA32	GND	M19
AA33	GND	M19
AA34	GND	M19
AA35	GND	M19
AA36	GND	M19
AA37	GND	M19
AA38	GND	M19
AA39	GND	M19
AA40	GND	M19
AA41	GND	M19
AA42	GND	M19
AA43	GND	M19
AA44	GND	M19
AA45	GND	M19
AA46	GND	M19
AA47	GND	M19
AA48	GND	M19
AA49	GND	M19
AA50	GND	M19
AA51	GND	M19
AA52	GND	M19
AA53	GND	M19
AA54	GND	M19
AA55	GND	M19
AA56	GND	M19
AA57	GND	M19
AA58	GND	M19
AA59	GND	M19
AA60	GND	M19
AA61	GND	M19
AA62	GND	M19
AA63	GND	M19
AA64	GND	M19
AA65	GND	M19
AA66	GND	M19
AA67	GND	M19
AA68	GND	M19
AA69	GND	M19
AA70	GND	M19
AA71	GND	M19
AA72	GND	M19
AA73	GND	M19
AA74	GND	M19
AA75	GND	M19
AA76	GND	M19
AA77	GND	M19
AA78	GND	M19
AA79	GND	M19
AA80	GND	M19
AA81	GND	M19
AA82	GND	M19
AA83	GND	M19
AA84	GND	M19
AA85	GND	M19
AA86	GND	M19
AA87	GND	M19
AA88	GND	M19
AA89	GND	M19
AA90	GND	M19
AA91	GND	M19
AA92	GND	M19
AA93	GND	M19
AA94	GND	M19
AA95	GND	M19
AA96	GND	M19
AA97	GND	M19
AA98	GND	M19
AA99	GND	M19
AA100	GND	M19

ASIC VGA Graphics Processor Unit NB8M-SE BGA E20FN NVIDIA LR



NB8X recommended power sequencing

VDD33/A3V3 (3VDDM)

NVVDD (VDD\_CORE)

FBVDDQ (1.8VDDM)

NB8X recommended power sequencing

VDD33/A3V3 (3VDDM)

NVVDD (VDD\_CORE)

FBVDDQ (1.8VDDM)

NB8X recommended power sequencing

**First International Computer, Inc.**  
 3FL NO.300 Yang Guang St. Netau  
 151 TAIFU, TAINAN, ROC (Taiwan)  
 (886-2)671-8751


**Confidential**

File	PTT50 (FIC)		
Size	Document Number		Rev
C	NB8M VIDEO_2		0.1
Rev	Version	Date	Issue


25 V\_FBA063.0j

U34B


1.8VDDM 13.23,25,54




25 V\_FBA067.0j



25 V\_FBA090.0j






25 V\_FBA094.0j




13.23,25,54 1.8VDDM

MEMORY INTERFACE 1






U34C

13.23,25,54 1.8VDDM



13.23,25,54 1.8VDDM



First International Computer, Inc.  
 3FL NO.300 Yang Guang St. Neihu  
 114 TAIPEI, TAIWAN, P.R.C. **Confidential**







Title		PTT50 (FIC)
Doc C	Document Number	NB8M MEM CHANEL
Rev	Rev	0.1



**DDR2 trace routing constant :**  
(about 1000 mil delay 167ps)

1. QDS and DQ match +/- 150 mil (+/- 25ps)
2. DQS+ and DQS- match +/- 12 mil (+/- 2ps)
3. CLK and CMD match +/- 449 mil (+/- 75ps)
4. DQS and CLK match +/- 0.1 Tclk  
(0.1 \* 2.5ns = 250ps = 1500 mil)
5. Address & Control Match CLK ---> DQS ---> DQ & DQM

Matched within +/- 0.15 tck



One memory chip placed one cap. group

**First International Computer, Inc.**  
3FL, NO.300 Yang Guang St, Nansha  
151 FAFU, TAIYUAN, P.R.C. **Confidential**  
(863-26791-8751)

File: **PTT50 (FIC)**

Size: C	Document Number:	Rev: 0.1
<b>NB8M DDR2_A CHANNEL</b>		
Date: 1/20/2007 13:28:00	Page: 35	of 51







- Other Signal
- 20 mil MXM\_RED
- 20 mil MXM\_GREEN
- 20 mil MXM\_BLUE
- 20 mil Other Signal

- 22 RED >> WIDTH=5 MILS Z0=50 ohms
- 22 GREEN >> WIDTH=5 MILS Z0=50 ohms
- 22 BLUE >> WIDTH=5 MILS Z0=50 ohms

(1.0mil)  
Place near to connector



WIDTH=4 MILS Z0=55 ohms

WIDTH=4 MILS Z0=55 ohms




For EMI

For EMI




### DVI CIRCUIT



**First International Computer, Inc.**  
 2/F, WJ330 Hong Quing Ho North  
 114 TAIPEI, TAIWAN, ROC  
 (886-2)251-8751  
**Confidential**


Part Number		Rev	
PTT50 (FIC)		0.1	
Description		Sheet	
DVI Port		27 of 57	
Date		10/22/2007	

ICC\_MAX=2A  
PATTERN  
WIDTH=MIN.  
2MM(80MIL)



Min : 80 MIL  
of Power  
Plane

For EMI




Please close to LCD CONN  
80mil

For EMI

**First International Computer, Inc.**  
3FL, NO. 300 Yang Guang St. Nansha  
151 TAIFU, TAIWAN, P.R.C. **Confidential**

Rev: **Orion A/(AM/PB) MTN70/PTB72(FIC)**

Rev	Document Number	Rev
C	LCD CNN	0.1
Rev	Issued	08/03/2007


 **First International Computer, Inc.**  
3FL, NO.300 Yang Guang St. Neihu  
114 TAIPEI, TAIWAN, P.R.C. **Confidential**

**PT50 (FIC)**



Rev	Document Number	Rev
C	HDMI CNN	0.1


Date: November 20, 2007 Page: 39 of 39

		<b>First International Computer, Inc.</b>
		<small>3FL NO.300 Yang Guang St. Neihu 114 TAIPEI, TAIWAN, P.R.C.</small>
		<b>Confidential</b>
<b>Title</b>		
PT50 (FIC)		
<b>Size</b>	<b>Document Number</b>	<b>Rev</b>
C	VIA VT6311S(1394)	0.1
<b>Date</b> November 20, 2001		<b>Printed</b> 00 of 01




**INTERFACE**




			First International Computer, Inc. 8FL NO.300 Yang Guang St. Nephu 154 TAIFU, TAIWAN, P.R.C. (886-28791-8751)		
<b>Confidential</b>					
File: <b>MCA50 (Merom + RS600M(E) + SB600)</b>			Rev: 0.1		
Docuport Number: <b>RTS5158 Card Reader</b>			Rev: 0.1		
Date: November 2007 09:00			E-mail: 31 01 31		

10.27.38.40.41.42.43.46.53.57 EVDOM EVDOM



Express Card Ejector : 20-25445-00  
 Express Card Header : 20-25446-00



**First International Computer, Inc.**  
 2/F, No. 300 Yang Guang St. Neihu  
 114 Taipei, TAIWAN, R.O.C. **Confidential**

File: **PTT50 (FIC)**


Rev	0.1
Doc No	PTT50 (FIC)
Doc Name	New Card(express card)
Rev	0.1



# PCIe Mini Card

7, 10, 11, 12, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 27, 28, 32, 36, 38, 40, 41, 42, 43, 45, 46, 47, 48, 50, 53, 54, 55, 57


Please close to mini card each pin



**FIC** First International Computer, Inc.  
 274 200 2001 North Central Ex  
 174 Duane St, Newark, NJ 07102  
 (888) 287-5147

Doc	PTT50 (FIC)	Rev	0.1
Doc	Document Number	Rev	
Doc	PCIe Mini Card	Rev	
Doc	Version: 01/13/2008	Page	31 of 32


**PHY use 88E3016**



	for 88E3016	for 88E1116
Ra	NU	STUFF
Rb	NU	STUFF
Rc	STUFF	NU
Rd	NU	STUFF
Re	STUFF	NU

**Layout Guide**




1. The Lan Chip should be placed as close as possible to the transfer.
2. The resistor connected to RST pin should be placed near to the Lan Chip, and away from signal traces(ex:MDIO+/-) and clock signals as far as possible.
3. The transfer should be placed as close as possible to the RJ45 connector.
4. The crystal should be placed far away from I/O ports and high frequency signal.
5. The termination resistors and capacitors should be placed closely to the Lan Chip.
6. The decoupling capacitors should be placed as close as possible to the power pins, such that the distance from IC power pin to the capacitor is within 20mils.
7. Traces routed from the Lan Chip to the transfer, and to the RJ45 connector should be as short as possible.
8. The 10-12cm maximum length between Lan Chip and transfer is achievable only when there's no interferences around.
9. All 4 pairs of the differential resistors(49.9k) must close to Lan Chip, and make them 4pairs) as same as distance.
10. PLACE GND PLANE AS LARGE AS POSSIBLE
11. If power pins are next to each other and there is not much room to accommodate multiple capacitors, then the power pins can share the same capacitors.
12. It's important to separate digital signals from analog signals. If it is unavoidable to cross digital signals with analog power do it at 90 degree angle.
13. The digital power plane should be separated from analog areas.
14. All analog decoupling capacitors should be placed as close to the IC as possible and the traces should be short.
15. The Lan Chip pin 1 facing the transformer, then you can make the signal shorter.



**First International Computer, Inc.**  
 3FL, NO. 300 Yang Guang St, Napa  
 151 TAIFER, TAIWAN, R.O.C. **Confidential**  
 (886-28761-8751)

File	PT50 (FC)
Doc	Document Number
C	10100M PHY 88E3016
Rev	0.1


TX 100 ohm ---> trace 4 mil, space 10 mil  
 RX 50 mil space from other signals  
 Total Trace Length no more than 4.8"  
 2 Differential pairs must have the same length



**First International Computer, Inc.**  
 3FL, NO.300 Yang Guang St. Neph.  
 151 TAIFER, TAIWAN, P.R.C. **Confidential**

File: **PT150 (FIC)**  
 Size: C Document Number: **101100M TRANSFORMER** Rev: 0.1  
 Date: November, 2007 08 2007 Page: 35 of 37

# SPI Interface





20-10161-00 SOCKET

03-10262-12 Flash ROM PM49FL004TL-33JCE  
4Mbit(512K\*8) PMC LR

5 mil ——— GND\_POWER  
 5 mil ——— 10 mil USB20\_P+  
 5 mil ——— 5 mil USB20\_P-  
 5 mil ——— 10 mil GND\_POWER

USBP+/- must same length







**First International Computer, Inc.**  
 3FL NO.300 Yang Guang St. Neihu  
 114 TAIPEI, TAIWAN, R.O.C. **Confidential**  
 (886-2)26791-8751

File: **Orion A/AM(PB) MTN70/PTB72(FIC)**


Size: C	Document Number: USB CNN	Rev: 0.1
Date: November 2008 08 2008	Issue: 07 of 07	

# LED indicator control logic




First International Computer, Inc.	
SFL NO.300 Yang Guang St. Nephu 151 TAIPEI, TAIWAN, P.R.C. Confidential	
File: PT50 (FIC)	
Size: C	Document Number: LED / SW CN
Date: November 2010 08 2010	Issue: 03 of 01


### RTC Discharge Circuit



### BLUETOOTH



# HDD I/F





## LAYOUT GUIDE SATA Layout Note:

MS or SL:	5mils	5mils	5mils	5mils	5mils
	20mils	8mils	20mils	8mils	20mils
	TX		RX		

- \* Zdiff = 100 Ohm +/- 10%. TX & RX should refer GND.No via & stubs.The Best layer is Top.
- \* TX/RX trace length < 2 inches.
- \* TX+/- need matching trace ±10 mils length.
- \* RX+/- need matching trace ±10 mils length.
- \* SATA Pair to Pair Trace matching trace ±10 mils length.

# CD-ROM CNN







**First International Computer, Inc.**  
 3FL, NO.300 Yang Guang St. Nansha  
 151 TAIFU, TAIWAN, P.R.C. **Confidential**

File: **PTT50 (FIC)**  
 Size: Document Number  
 F: **SATA HD / CD-ROM CNN**  
 Rev: 0.1  
 Date: December 2007



Layout guide :  
 1. Close to codec.  
 2. Realtek suggested that layout trace of the sense pin should away from any analog trace because sensing current might distort the audio performance (The bottom lay is best choice).



HD Audio-ACZ\_SDOUT/ACZ\_SYNC/ACZ\_BITCLK/ACZ\_RESET#

ICH7m L1 L2 L3 HD Audio MDC CONN

Trace Impedance	Routing Requirement	Trace Length
55 +/- 15%	4 on 7(stripline)	L1 = 0.5"-2.5" L2 <= 0.1" L3 = 1"-8"

\*\* L3 can be extended up to 15" if HD Audio docking is not used

HD Audio-ACZ\_SDIN

ICH7m L1 L2 HD Audio

Trace Impedance	Routing Requirement	Trace Length
55 +/- 15%	4 on 7(stripline)	L1 = 0.1"-15" L2 <= 0.5"

\*\* Breakout can be routed 4 on 4 up to 500 mils

**AZALIA CODEC POWER**


Layout guide :  
 1. The codec is partitioned into a digital and analog sections to help isolated noisy digital circuitry from quiet analog circuitry.  
 2. The layout separates the analog and digital planes with a 60 to 100 mils gap and connect them at one point beneath the codec with a 50 mils wide blink.  
 3. Never route digital traces or digital planes under the analog ground areas. Analog components should be located over analog planes (ground and power planes) and digital components should be located over digital planes.



**First International Computer, Inc.**  
 2FL, NO. 300, Yang Guang St., NHDPC  
 118, TAIPEI, TAIWAN, R.O.C. Confidential



REV PTT50 (FIC)

Rev 1.0  
 Azalia ALC268 Codec  
 12.1



# S/PDIF Power

# Internal array MIC




First International Computer, Inc.  
 2/F, 100-200, Yang Guang St, Taipei  
 116 (Taipei), Taiwan, R.O.C.  
 (886-2)8751-8751  
**Confidential**

PTT50 (FIC)

S/PDIF OUT / MIC IN / WOOFER CN

10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 27 28 30 33 36 38 40 41 42 43 44 45 46 47 48 49 50 53 54 55 57




HD Audio-ACZ\_SDIN (MDC Connector)

ICH7m	L1	MDC Conn	L2	390nm	L3	HD Audio
-------	----	----------	----	-------	----	----------


Trace Impedance	Routing Requirement	Trace Length
55 +/- 15%	4 on 7 (stripline)	L1 = 0.1" - 1.5"
		L2 = 0.5" - 1.5"
		L3 = 0.5"

\*\*\* Breakout can be routed 4 on 4 up to 400 mils


### MDC 1.5 CNN





### FOR EMI Solution



### SUSPEND B & C






### RESUME RESET




**First International Computer, Inc.**  
 3FL NO.300 Yang Guang St. Nephc  
 154 TAIPEI, TAIWAN, P.R.C. **Confidential**












File		PT50 (FIC)	
Doc	Document Number	Reset Circuit	
Rev		Rev	0.1
Date: November 2010 09:00		Sheet	45 of 50




# DIP SWITCH



# LID Switch





**First International Computer, Inc.**  
 814 201 2011 North Cassell Dr  
 114 Danvers, Vermont 05405  
 (888) 287-5147

**Confidential**


Doc ID:	PTT50 (FIG)	Rev:	0.1
Doc Title:	DIP/LID SW: SCREW		
Doc No:	Version: 0.1	Page:	41 of 43

**SYSTEM POWER OVP**





# PTT50 Power Block Diagram




# AMD K8S1 CPU Core Power (MAX8774)

#SKIP:  
 VCC: Dual Phase Force PWM Mode  
 REF: Dual Phase Skip Mode  
 GND: One Phase Skip Mode

#Switching frequency (Ton):  
 $= 1/(16.26\mu F \cdot (180m\Omega + 5.5\mu\Omega))$   
 Rton = 200k - 300kHz

#REF(2V):  
 1uF MLC

#RFB:  
 $RFB = R_{droop} / (R_{sense} \cdot G_m(FB))$   
 $G_m(FB) \text{ Typ} = 600uS$



28.51,54,55,57	DCIN	DCIN
37.53,54,55,57	VDDCA	VDDCA
9	VCPU_CORE	VCPU_CORE9
7.8,19,20,54	1.8VDDOS	1.8VDDOS
	3VDDOM	3VDDOM


**First International Computer, Inc.**  
 114 TAIPEI, TAIWAN, R.O.C.  
 886-2-2781-8751

Confidential

Rev:	PTT50	Rev:	0.1
Doc:	Doc Number	File:	
Class:	CPU CORE (MAX8774)	Page:	85 of 85
Date:	Tuesday, July 25, 2007	Printed:	



# Charger



Total PWR = 85.52W(20V)  
 FCHG = 2.5A  
 QCHG = 1.67A  
 TCHG = 0.311A

S1	ADPOLT	ADPOLT
S1	ADPN	ADPN
S1	PCCOUT	PCCOUT
S1	BAT+	BAT+


**First International Computer, Inc.**  
 2FL, NO. 300 Yang Guang St. Neph  
 114 TAIPEI, TAIWAN, P.R.C. **Confidential**

File: **Orion A/AM(PB) MTN70/PTB72(FIC)**

Doc: **Charger Circuit MB3887**

Rev: 0.2

# PMU5V/3V, 5VDDA/S/M, 3VDDA/S/M, 1.2VDDA, 2.5VDDM



51	ADPOUT1	ADPOUT1
28,50,51,54,55,57	DCIN	DCIN
54,55	10V_LS	10V_LS
38,48	PMU5V	PMU5V
39,48,51	PMU3V	PMU3V
37,50,54,55,57	5VDDA	5VDDA
	3VDDA	3VDDA
17	1.2VDDA	1.2VDDA
	5VDDM	5VDDM
10,27,31,38,40,41,42,43,46,57	3VDDM	3VDDM
	3VDDM	3VDDM
7,57	2.5VDDM	2.5VDDM

**First International Computer, Inc.**  
 8PL No.300 Yang Guang St.,Nehu  
 114 TAIPEI, TAIWAN, R.O.C.  
 (886-2)8781-8781


**Confidential**

File: **PTT50**

Rev	Document Number	Rev
C	3VDDA/S/M_PMU3V	0.5
Date:	Wednesday, 24th Sep 2008	Printed:



# MCP67D Core Power / 1.2VDDM / HyperTransport Power





28,50,51,53,54,57	DCIN	DCIN
53,54	10V_LS	10V_LS
37,50,53,54,57	5VDDA	5VDDA
12,15,17,21,22,24	1.2VDDM	1.2VDDM
21,57	VDD_CORE	VDD_CORE
7,11,17	1.2VDDM_HT	1.2VDDM_HT


**FC** First International Computer, Inc.  
 114 TAIPEI, TAIWAN, R.O.C.  
 886-2-2718-8751 **Confidential**

Doc: Onion A/A(M/PB) MTN70/PTB72(F/C)  
 Class: VGA\_CORE / 1.2V  
 Date: Tuesday, July 03, 2007  
 Page: 85 of 87


# Switch Board



For MR040T w/ Hall sensor only



LEFT	POSITION SEQUENCE	SW6	SW5	SW3	SW4	SW2	SW1	RIGHT
------	-------------------	-----	-----	-----	-----	-----	-----	-------








PCB : 50-71296-00/20/40  
Name : PTT50 SW-B V0.1

**First International Computer, Inc.**  
814 201-2001 (Voice) 2002-01  
 114 2002-01 (Fax) 2002-01  
 883-28751-8751

**Confidential**

Doc No:	PTT50 (FIC)	Rev:	0.1
Doc Title:	SW BOARD	Date:	01/20/01





28,50,51,53,54,55	DCIN	DCIN
7,53	2.5VDDM	2.5VDDM
7,10,11,12,13,14,15,16,17,19,20,21,22,23,24,27,28,32,33,36,38,40,41,42,43,45,46,47,48,50,53,54,55	3VDDM	3VDDM
37,50,53,54,55	5VDDA	5VDDA
21,55	VDD_CORE	VDD_CORE
7,10,11,12,13,14,15,16,17,28,32,33,34,36,38,39,44,45,47,48,51,53,54	3VDDA	3VDDA
16,27,31,38,40,41,42,43,45,53	5VDDM	5VDDM

[www.s-manuals.com](http://www.s-manuals.com)