

# Foxconn Precision Co. Inc.

## 915A01 Schematic

Fab.B Date: 2004/05/01


### Page Index

01. Index Page	27. LAN RTL8110S
02. Topology	28. RT8110S/C-POWER
03. Rest Map	29. LAN Connectors
04. Clock Distribution	30. SATA Controller/Regulator
05. Power Delivery Map	31. AC' 97 2.3/Azalia Codec
06. Power Sequence	32. FWH
07. CK410 ClockGen	33. USB Connectors
08. VRD10.1 (SC2646, 3P)	34. Power Conn. / 3V_SB/FAN
09. VRD10.1 (SC1211)	35. Front Panel / MISC Conn.
10. DDR2 POWER	36. PCI Express x1 Slot 1
11. Power 1.5V/1.2V	37. PCI Express x1 Slot 2
12. 2.5V_MCH	38. PCI Express x1 Slot3]
13. LGA775 -1	39. PCI Slots 1
14. LGA775 -2	40. PCI Slot 2
15. Grantsdale -GMCH -1	41. PCI Slot 3
16. Grantsdale -GMCH -2	42. Super I/O
17. Grantsdale -GMCH -3	43. HW Monitor
18. DDR2 Channel A Term.	44. Keyboard / Mouse
19. DDR2 Channel A DIMM1, 2	45. Serial / Parallel
20. DDR2 Channel B Term.	46. VT6307_1394
21. DDR2 Channel B DIMM1, 2	47. 1394 CON
22. PCI Express x16 Gfx Slot	48. TPM
23. VGA Connector	49. VID Controller
24. ICH6-1	50. GPIO / IRQ / IDSEL Map
25. ICH6-2	51. Jumper Setting Table
26. ICH6-3	52. Modify List




FOXCONN PCEG

Title			
Index Page			
Size	Document Number	Rev	
	915A01 DDR2	B	
Date:	Tuesday, May 18, 2004	Sheet	1 of 52



**FOXCONN®**  
FOXCONN PCEG

Title <b>Topology</b>		
Size	Document Number <b>915A01 DDR2</b>	Rev B
Date:	Tuesday, May 18, 2004	Sheet 2 of 52



14.318MHz




CPU 133/200 MHz Diff Pair



MCH 133/200 MHz Diff Pair

PCI Express 100 MHz Diff Pair

PCI Express x16 Gfx



DDR 4 Slots 12 Diff CLKs



DOT 96 MHz Diff Pair

PCI Express/DMI 100 MHz Diff Pair

PCI Express/DMI 100 MHz Diff Pair

USB/SIO 48 MHz


ICH 33 MHz

REF 14 MHz


FWH 33 MHz



PCI 33 MHz



PCI Express 100 MHz Diff Pair




LAN 33 MHz




TPM 33 MHz



1394 33 MHz




SIO 33 MHz



24.576MHz

AC97 Bit Clock

32.768KHz




SATA 100 MHz Diff Pair

CK-410



FOXCONN PCEG

Title <b>CLOCK Distribution</b>		
Size	Document Number <b>915A01 DDR2</b>	Rev B
Date:	Tuesday, May 18, 2004	Sheet 4 of 52




\*Power derived through filter




FOXCONN PCEG

Title		
Power Delivery Map		
Size	Document Number	Rev
C	915A01 DDR2	B
Date:	Tuesday, May 18, 2004	Sheet 5 of 52


### S5->S0




### S0->S5



### S0->S3




### S3->S0




Title <b>Power Sequence</b>		
Size C	Document Number <b>915401 DDR2</b>	Rev B
Date Tuesday, May 18, 2004	Sheet 6	of 52






Title		
Voltage Regulator Down 10.1		
Size	Document Number	Rev
	915A01 DDR2	B
Date:	Tuesday, May 18, 2004	Sheet 8 of 52





400nH and 280nH choke




De-pop if 4 phase design is used.  
-----  
Q37, Q29, Q39, Q9, Q11, Q15, Q12,  
Q14, Q20, Q121




FOXCONN PCEG

Title		
Voltage Regulator Down 10.1		
Size	Document Number	Rev
	915A01 DDR2	B
Date:	Tuesday, May 18, 2004	Sheet 9 of 52

**Only pop for SC2616**




1" from controller



0.5" from Controller

These two resistors are necessary. S3# and S5# must be tied to 5Vsb to prevent them floating.


**Only pop for SC2616**



**Only pop for NCP5201**

Place less than 0.25" from Controller


**Only pop for NCP5201**



**Only pop for SC2616**

Place close to PIN8 of SC2616

**Only pop for SC2616**




Value should be tuned



FOXCONN PCEG

Title <b>DDR1 2.6V/1.3V</b>		
Size	Document Number <b>915A01 DDR2</b>	Rev B
Date:	Tuesday, May 18, 2004	Sheet 10 of 52




Value should be tuned



Title		<b>Power 1.5V 1.2V</b>	
Size	Document Number	<b>915A01 DDR2</b>	
Date:	Tuesday, May 18, 2004	Sheet	11 of 52
		Rev	B






**TBD**  
 Pin D23  
 CRB 0.7: test point TP\_VCCPLL  
 Pin AM5  
 CRB 0.7: test point TP\_VID6

CPU Prescott\_Socket\_LGA775\_Rev1.0

**TBD**  
 Pin AL2 PROCHOT#  
 CRB 0.7: pull up to VTT\_OUT\_RIGHT  
 DG/611A: example VR thermal monitor circuit



7 CK\_200M\_P\_CPU  
 7 CK\_200M\_N\_CPU


43 THERMDA  
 43 THERMDC

TP3  
 TP2

8 VCC\_SENSE  
 8 VSS\_SENSE


CPU Prescott\_Socket\_LGA775\_Rev1.0

**TBD**  
 Pin N5 ~ Pin J3  
 CRB 0.7: connections ok?



**TBD**  
 Pin AK6, G6  
 refer to CRB 0.7



CPU Prescott\_Socket\_LGA775\_Rev1.0



**TBD**  
 HBR0J  
 CRB 0.7: 220 ohm, 5%  
 DG 0.51: 62 ohm, 5%

FSB\_VTT

CPU Prescott\_Socket\_LGA775\_Rev1.0

















Title		CPU-HOST	
Size	Document Number	915A01 DDR2	
Date:	Tuesday, May 18, 2004	Sheet	13 of 52











**FOXCONN**  
FOXCONN PEG









Title: **Grantsdale DDR2 GMCH -3**

Size: Document Number **915A01 DDR2** Rev B


Date: Tuesday, May 18, 2004 Sheet 17 of 52















All AC Coupling caps. should be placed within 250 mils of the connector



Title <b>PCI Express x16 Gfx Slot</b>		
Size	Document Number <b>915A01 DDR2</b>	Rev B
Date:	Tuesday, May 18, 2004	Sheet 22 of 52




sync terminating res should be 39ohm

sync impedacne should be 55mils (W=6mil)

3.3V is better?

**FOXCONN**  
FOXCONN PCEG

Title <b>VGA Connector</b>		
Size	Document Number <b>915A01 DDR2</b>	Rev B
Date:	Tuesday, May 18, 2004	Sheet 23 of 52



**FOXCONN**  
FOXCONN PCEG








Title: **ICH6R -1**

Size: Document Number **915A01 DDR2** Rev B

Date: Tuesday, May 18, 2004 Sheet 24 of 52



PIDE D15	AD13	DD_15	SATA0RXN	AE3	SATA_RXN0
PIDE D14	AG15	DD_14	SATA0RXP	AD3	SATA_RXP0
PIDE D13	AE15	DD_13	SATA0TXN	AG2	SATA_TXN0
PIDE D12	AC13	DD_12	SATA0TXP	AE2	SATA_TXP0
PIDE D11	AB13	DD_11	SATA1RXN	AC5	SATA_RXN1
PIDE D10	AB12	DD_10	SATA1RXP	AD5	SATA_RXP1
PIDE D9	AF13	DD_9	SATA1TXN	AF4	SATA_TXN1
PIDE D8	AE13	DD_8	SATA1TXP	AG4	SATA_TXP1
PIDE D7	AB11	DD_7	SATA2RXN	AD7	SATA_RXN2
PIDE D6	AD11	DD_6	SATA2RXP	AC7	SATA_RXP2
PIDE D5	AC11	DD_5	SATA2TXN	AE6	SATA_TXN2
PIDE D4	AE14	DD_4	SATA2TXP	AG6	SATA_TXP2
PIDE D3	AD12	DD_3	SATA3RXN	AD9	SATA_RXN3
PIDE D2	AF14	DD_2	SATA3RXP	AE8	SATA_RXP3
PIDE D1	AE15	DD_1	SATA3TXN	AG8	SATA_TXN3
PIDE D0	AD14	DD_0	SATA3TXP	AG8	SATA_TXP3











# BACK PANEL ( LAN + 2 USB SLOT )

USE CONNECTOR A74314-001 WITH 10/100 DESIGNS (Foxconn P/N:UB11123-L71-001)

USE CONNECTOR A74307-002 WITH GIGABIT DESIGNS (Foxconn P/N:UB11123-L91X8-1)



Pin 18 need to be checked










two common chokes and one RN co-layout



FOXCONN PCEG

Title <b>LAN / XDP Connectors</b>		
Size	Document Number <b>915A01 DDR2</b>	Rev B
Date:	Tuesday, May 18, 2004	Sheet 29 of 52



**FOXCONN PCEG**


Title: **SATA Controller/Regulator**  
 Size: Document Number **915A01 DDR2** Rev B  
 Date: Tuesday, May 18, 2004 Sheet 30 of 52



JP2	MODE
NORMAL	(1-2)
Safe Speed	(2-3)
RECOVERY	OPEN



Default

TBD		
AC_SDOUT functional strap definitions	signal	usage
Platform	865	AC_SDOUT Safe mode
Grantsdale	AC2_SDOUT	XOR chain(TBD)



JP4	FWH TBL#
Unlock	(1-2)
Lock	(2-3)

Default






**FOXCONN**<sup>®</sup>  
FOXCONN PCEG

Title <b>FWH</b>		
Size	Document Number <b>915A01 DDR2</b>	Rev B
Date:	Tuesday, May 18, 2004	Sheet 32 of 52






# USB Connector: Back side 4 ports and Front side 4 ports.



two common chokes and one RN co-layout



for USB differential trace change layer









two common chokes and one RN co-layout





Title		
USB Connectors		
Size	Document Number	Rev
	915A01 DDR2	B
Date:	Tuesday, May 18, 2004	Sheet 33 of 52





**IR CONNECTOR**





**FOXCONN**  
FOXCONN PCEG



Title: **Front Panel / MISC Conn.**

Size: Document Number **915A01 DDR2** Rev B



Date: Tuesday, May 18, 2004 Sheet 35 of 52





Title <b>PCI Express x1 Slot 1</b>		
Size	Document Number <b>915A01 DDR2</b>	Rev B
Date:	Tuesday, May 18, 2004	Sheet 36 of 52



Title <b>PCI Express x1 Slot 2</b>		
Size	Document Number <b>915A01 DDR2</b>	Rev B
Date:	Tuesday, May 18, 2004	Sheet 37 of 52













**FOXCONN**  
FOXCONN PCEG

Title <b>PCI Slot 2</b>		
Size	Document Number <b>915A01 DDR2</b>	Rev B
Date:	Tuesday, May 18, 2004	Sheet 40 of 52






Replace by 1000uF CAP











Title <b>PCI Slot 3</b>		
Size	Document Number <b>915A01 DDR2</b>	Rev B
Date:	Tuesday, May 18, 2004	Sheet 41 of 52



Note:  
If 75232 is connected, please use 680 ohm to be the pull down resistor value. Since powered by 12V, 75232 has a very strong internal pull-up. It is hard to be pulled low.  
(Please see specification for detail of power on strapping setting)


**FDC Connector**




Note:  
Place BC685 close to IT8712 as possible



Title		IT8712F/H	
Size	Document Number	915A01 DDR2	
Date:	Tuesday, May 18, 2004	Sheet	42 of 52
Rev	B		



### Voltage Monitor




### Power On Strapping Options

	Symbol	value	Description
DTR1#/JP1	KBCEN	1	KBC is enabled.
		0	KBC is disabled.
RTS1#/JP2	KBC_IROM	1	KBC's ROM is built in.
		0	KBC's ROM is external.
SOUT1#/JP3	CHIP_SEL	--	Chip selection in configuration.
DTR2#/JP4	BUF_SEL	1	The output buffers of PCIRST1#, PCIRST2#, PCIRST3#, and PCIRST4# are enhanced open-drain. It will drive high about 10~20ns when the signal transit from low to high, and then Hi-Z.
		0	The output buffers are push-pull.


\*Recommended net "VCCH" minimum trace width 12mils.

The different function pins between IT8712F/H and IT8712F/G			
Pin	IT8712F/HX	Pin	IT8712F/GX
13	VID5/GP35	13	WTI#/GP35
30	RESETCON#/CIRTX/GP15	30	CIRTX/GP15
31	PCIRST1#/SCRPRST/GP14	31	SCRPRST/GP14
32	PWROK1/SCRPFET#/GP13	32	SCRPFET#/GP13
33	PCIRST2#/SCRIO/GP12	33	SCRIO/ GP12
34	PCIRST3#/SCRCLK/GP11	34	SCRCLK/ GP11
77	GP53	77	RING#/GP53
78	PWROK2/GP41	78	GP41
84	PCIRST4#/SCRPRES#/GP10	84	SCRPRES#/GP10
85	RSMRST#/CIRRX/GP55	85	CIRRX/COPENO#/GP55


### POWER ON SCHEME



FOXCONN PCEG








### SM Bus Bridge




**FOXCONN**  
FOXCONN PCEG

Title <b>Keyboard / Mouse</b>		
Size	Document Number <b>915A01 DDR2</b>	Rev B
Date:	Tuesday, May 18, 2004	Sheet 44 of 52




- 42 RTSBJ
- 42 SOUTB
- 42 DTRBJ
- 42 DCDBJ
- 42 DSRBJ
- 42 SINB
- 42 CTSBJ
- 42 RIBJ



EMI/ESD/Termination Network
















- 42 AFDJ
- 42 ERRJ
- 42 PINITJ
- 42 SLINJ
- 42 ACKJ
- 42 BUSY
- 42 PE
- 42 SLCT



PRT PORT



Title		Serial / Parallel	
Size	Document Number	915A01 DDR2	
Date:	Tuesday, May 18, 2004	Sheet	45 of 52
		Rev	B













IDSEL AD16  
-REQ0/-GNT0  
INT F

26,27,30,39,40,41 CBEJ3 <<

AD16 R265 330 +/-5% R0603








USB1 & 2 / 1394

**FOXCONN**<sup>®</sup>  
FOXCONN PCEG

Title <b>1394 CONN</b>		
Size	Document Number <b>915A01 DDR2</b>	Rev B
Date:	Tuesday, May 18, 2004	Sheet 47 of 52







Title <b>VID Controller</b>		
Size	Document Number <b>915A01 DDR2</b>	Rev B
Date:	Tuesday, May 18, 2004	Sheet 49 of 52

# ICH6 GPIO Summary

Name	Power Well	Type	Description
GPI0	V5REF	I	REQ_6#
GPI1	V5REF	I	REQ_5#
GPI2	V5REF	I	PIRQE#
GPI3	V5REF	I	PIRQF#
GPI4	V5REF	I	PIRQG#
GPI5	V5REF	I	PIRQH#
GPI6	Vcc3_3	I	Pull-up through 10K resistor (Unused)
GPI7	Vcc3_3	I	Board ID0
GPI8	VccSus3_3	I	LPC PME#
GPI9	VccSus3_3	I	USB OC4#
GPI10	VccSus3_3	I	USB OC5#
GPI11	VccSus3_3	I	Pull-up through 10K resistor (Unused)
GPI12	Vcc3_3	I	Pull-up through 10K resistor (Unused)
GPI13	VccSus3_3	I	Wake On LAN
GPI14	VccSus3_3	I	USB OC6#
GPI15	VccSus3_3	I	USB OC7#
GPO16	Vcc3_3	O	GNT_6#
GPO17	Vcc3_3	O	GNT_5#
GPO18	Vcc3_3	O	GP018 (Unused)
GPO19	Vcc3_3	O	GPO19 (Unused)
GPO20	Vcc3_3	O	GPO20 (Unused)
GPO21	Vcc3_3	O	GPO21 (Unused)
GPIO22	N/A	N/A	Not Implemented
GPO23	Vcc3_3	O	GPO23 (Unused)
GPIO24	VccSus3_3	I/O	GPIO24 (Unused)
GPIO25	VccSus3_3	I/O	GPIO25 Strap: 2.5 VRM Enable
GPIO26	Vcc3_3	I	SATA_0GP
GPIO27	VccSus3_3	I/O	Board ID2
GPIO28	VccSus3_3	I/O	GPIO LAN Disable
GPIO29	Vcc3_3	I	SATA_1GP
GPIO30	Vcc3_3	I	SATA_2GP
GPIO31	Vcc3_3	I	SATA_3GP
GPIO32	Vcc3_3	I/O	Board ID1
GPIO33	Vcc3_3	I/O	GPIO33 (Unused)
GPIO34	Vcc3_3	I/O	Board ID3
GPIO35	N/A	N/A	Not Implemented
GPIO36	N/A	N/A	Not Implemented
GPIO37	N/A	N/A	Not Implemented
GPIO38	N/A	N/A	Not Implemented
GPIO39	N/A	N/A	Not Implemented
GPI40	V5REF	I	REQ_4#
GPI41	Vcc3_3	I	TBD
GPIO42	N/A	N/A	Not Implemented
GPIO43	N/A	N/A	Not Implemented
GPIO44	N/A	N/A	Not Implemented
GPIO45	N/A	N/A	Not Implemented
GPIO46	N/A	N/A	Not Implemented
GPIO47	N/A	N/A	Not Implemented
GPO48	Vcc3_3	O	GNT_4#
GPO49	V_CPU_IO	OD	CPUPWRGD

# Super I/O GPIO Summary


Name	Power Plane	Type	Description
GPIO10-17	Main	I/O	Not Implemented
GPIO20	Main	I/O	SIO-BEEP
GPIO30	Main	I/O	VID0
GPIO31	Main	I/O	VID1
GPIO32	Main	I/O	VID2
GPIO33	Main	I/O	VID3
GPIO34	Main	I/O	VID4
GPIO35	Main	I/O	VID5
GPIO40	Main	I/O	POWER LED
GPIO41	Main	I/O	SUSPEND LED
GPIO42	Main	I/O	PS-ON TO ATX POWER CONN.
GPIO43	Main	I/O	POWER BUTTON-IN
GPIO44	Main	I/O	POWER BUTTON TO ICH6
GPIO45	Main	I/O	PS-IN
GPIO46	Main	I/O	IRRX
GPIO47	Main	I/O	IRTX
GPIO50	Main	I/O	Not Implemented
GPIO43	Main	I/O	POWER BUTTON-IN
GPIO44	Main	I/O	POWER BUTTON TO ICH6
GPIO45	Main	I/O	PS-IN
GPIO46	Main	I/O	IRRX
GPIO47	Main	I/O	IRTX
GPIO51	Main	I/O	FAN_CTRL2
GPIO52	Main	I/O	FAN_TAC2
GPIO53	Main	I/O	THERM-UP TO ICH6
GPIO54	Main	I/O	PME
GPIO55	5V_SB	I/O	RSMRST

# FWH GPIO Summary

Name	Power Plane	Type	Description
FGPIO0	Main	I	IDEL Cable Detection(33 or 66/100)
FGPI1	Main	I	Unused
FGPI2	Main	I	Unused
FGPI3	Main	I	Unused

# PCI Routing Summary

	PCI1	LAN	1394
INTA#	B		
INTB#	C		
INTC#	D		
INTD#	A		
INTE#			
INTF#			A
INTG#		A	
INTH#			
REG#/GNT#	2	1	0
IDSEL	18	17	16



**FOXCONN PCEG**

Title <b>GPIO / IRQ / IDSEL Map</b>		
Size C	Document Number <b>915A01 DDR2</b>	Rev B
Date Tuesday, May 18, 2004	Sheet 50	of 52

## Jumper Setting Summary

JP5	<b>Clear CMOS</b> 1-2 : Normal (Default) 2-3 : Clear CMOS
JP1	<b>FWH TBL#</b> 1-2 : Unlock 2-3 : Lock

# TBD

GrantsDale Family Option Table

82570EI and 82562EX Option Table

ALC655, ALC650 and ALC203 Option Table



FOXCONN PCEG

Title <b>Jumper Setting / Option Table</b>		
Size C	Document Number <b>915A01 DDR2</b>	Rev B
Date Tuesday, May 18, 2004	Sheet 51	of 52

Item\Quantity\Reference\Value\Description\Foxconn Part Number\Mfg Part Number\PCB Footprint\Remark  
{Item}\{Quantity}\{Reference}\{Value}\{Description}\{Foxconn Part Number}\{Mfg}\{Mfg Part Number}\{PCB Footprint}\{Remark}

- 1.Remove R685.Modified 1394/PCI3 clock connection.( P07 )
- 2.Modified ICH-SYNCJ Net connection.( P24 )
- 3.Add R13.Fixed Lan Wake up Fail.( P27 )
- 4.Add R364.Fixed PS/2 Wake up Fail.( P42 )
- 5.Add R380,R355.Fixed Over thermal Shut down Fail.( P42 )
- 6.Modified FWH write protection silk screen and connection.( P32 )
- 7.Modified Silicon Image SATA connector direction.( P30 )
- 8.Modified Lan 2.5V power plan.( Layout )
- 9.Modified ICH6R 1.5V core plan.( Layout )
- 10.Changed audio power capacitors ( BC122,BC98,BC10 ) size to 1206 from 1210.( P31 )
- 11.Cancel VGA and COM2 co-layout.
- 12.Changed USB power fuse ( F6,F3 ) and EC1718,FB22 size.
- 13.Add R23.Fixed over clock Fail.( P07 )
- 14.Del CN5,R365;Q13,Q20,Q21,Q11,Q36,Q38.( 09 )
- 15.Del Q45,R385,Q49,BC381,R414,R416,BC375,R417,BC380,R412.
- 16.Add R29,R30,R31,R35 ( 10K ).( P09 );R321 ( 100 ) ( P12 );J8 ( P35 ).
- 17.Change L7,L26,L31,FB22,R520,EC46,EC49 Foot print.
- 18.Changed EC8,EC5 Value to 100uF from 10uF.
- 19.Add Q7 ( MMBT2222 ).Change Q34 to MMBT2222.Chang R230 Value 19.1K to 1K.( P11 )
- 20.Changed EC65,EC59 Location.
- 21.Add R321 ( 100 ), Del Q32,R231,R235,Q35,R241,BC224,R211,R202,Q30,R226,BC215.( P12 ).
- 22.Add R418,R402,R460,R427;Del R427,R582
- 23.Del R81



Title			
Modify List			
Size	Document Number	Rev	
Custom	915A01 DDR2	B	
Date:	Tuesday, May 18, 2004	Sheet	52 of 52

[www.s-manuals.com](http://www.s-manuals.com)