# **NDEX**



#### A

Accumulating Fast Timer instruction, 5–42 Accumulating Timer (TMRA) instruction, 5–42 Accumulator, 5–69 Accumulator Instructions, 5-52 Aliases, 3–31 Analog IBoxes, 5–230 Approvals, 2–10 ASCII Conversion Table, G-2 ASCII In/Out and PRINT, 4-11 ASCII Instructions, 5–210 Auto tuning error, 8–48 Auto Tuning Procedure, 8–45 Automatic Trapezoidal Profile, E-47 Auxiliary Functions, 3-9, A-2 CPU Configuration, A–5 EEPROM Operations, A-8 Handheld Programmer Configuration, A-8 Password Operations, A–9 RLL Operations, A-4 via DirectSOFT32, A-3 via the Handheld Programmer, A–3 V-memory Operations, A-4

#### B

Basic EMC Installation Guidelines, J-4 Battery Backup, 3–8 BCD Numbering System, I–5 Binary Numbering System, I–2 Bit Override, 9–19 Boolean Instructions, 5–5, 5–10 Bumpless Transfer, 8–2, 8–3, 8–13, 8–26, 8–76, 8–77

#### C

C Data Type, 3-26 C-more, I-9 Cables programming, 1–8 Cascade Control, 8-65 Tuning, 8–67 Changing Date and Time, 10–14 Clock / Calendar Instructions, 5-171 Combination Networks, 5–7 Comm Port 2, 3-4 Comm Ports, configuring, 4–7 Communication IBoxes, 5–231 Communications from a Ladder Program, K-13 Read and Write Interlocks, K-13 Communications Problems, 9–7 Communications Protocols, K-3 Comparative Boolean Instructions, 5–26 Components, 1–6 Connecting DC I/O, 2–18 Connections power input, 1–8 programming device, 1–8

toggle switches, 1-7 drum control techniques, 6–10 event drum (EDRUM), 6-14 Contacts in Series, 5–6 handheld programmer mnemonics, 6–16 Control Relay Bit Map, 3–36 masked event drum (MDRMD), 6-19, 6-21 Converge Jump instruction, 7–23 overview, 6-8 Converge Stage instruction, 7–23 powerup state, 6-9 Convergence Jump instruction, 7–20 self-resetting, 6-11 Convergence Stages, 7–19 step transitions, 6–11 Counter Example Using Discrete Status Bits Terminology, 6–2 instruction, 5–46 Drum sequencer programming, 1-11 Counter I/O IBoxes, 5–231 Duplicate Reference Check, 9–13 Counter Status Bit Map, 3–38 CPU Features, 3–2 Ε CPU Operation, 3–12 Edits, Run-time, 9–14 CPU Setup, 3–5 Electrical Noise, 9–10 CPU Specifications, 3–3 END Instruction, 9–12 CT Data type, 3–27 END Statement, 5–5 D Error Code Locations, 9–3 Error Codes, 9–4, 9–5 Data Type Mismatch, I–7 Error Term Selection, 8-33 Date and Time, 10-14 Errors, 9–2 DC input wiring, 2-26 European Union Directives, J-2 DC output wiring, 2–27 Diagnostics, 9–2 F Dimensions, 2–7 Feedforward Control, 8-70 DIN rail mounting, 2-9 Force I/O, 3-14 DirectNET, 4–9, K–10 DirectNET Port Configuration, 4-10 Forcing I/O Points, 9–16 Freeze Bias, 8–11, 8–34 Discrete Helper IBoxes, 5–230 Front Panel, 2–5 Discrete Inputs with Filter, E-73 DL06 Error Codes, B-2 Fuse protection, 2–11 DL06 PLCMemory, F-2 Н DL06 Port Pinouts, K-5 DL06 Port Specifications, K-5 Hexadecimal Numbering System, I-3 Drum Instruction, 6–12 High-Speed Counter, E-7 chart representation, 6–3 High-speed I/O wiring, 2–29 counter assignments, 6-6 High-Speed Interrupts, E-64

HSIO Features, E–2	LCD Display Panel, 10–2
HSIO Operating Mode, E-4	LCD Installation, 10-3
Hysteresis, 8-3, 8-13, 8-36, 8-37, 8-38	LCD instruction, 10-26
	LCD Keypad, 10–2
I	LCD Menu Navigation, 10-5
I/O Configuration, 4–4	Loop Mode, 8–27
I/O type selection, 1–5	Loop Table Word Definitions, 8-20
Indicators, 9–6	
Inductive loads, 2–21	M
Initial Stage (ISG), 7–22	Maintenance, 9–2
Instruction execution times, C-3	Manual, documentation, 1-2
Instruction index, 5–2	Marine Use, 2–10
Instructions	Math IBoxes, 5-230
drum, 6–12	Memory
stage, 7–21	EEPROM, 1–12
stage programming, 7–2	FLASH, 1–12
Instructions, by category	Memory IBoxes, 5–230
Accumulator / Stack Load, 5–52	Memory Map, 3–25, 3–32
Bit Operation, 5–120	Message Instructions, 5–186
Boolean, 5–10	Midline Outputs, 5–6
Clock / Calendar, 5–171	MODBUS, 4–9
Comparative, 5–26	MODBUS RTU Communications, K-14
CPU Control, 5–173	MODBUS RTU Instructions, 5-204
Immediate, 5–32	Mode 10, E–7
Logical, 5–69	Mode 20, E–24
Math, 5–86 Number Conversion, 5–127	Mode 30, E-38
Table, 5–141	Mode 40, E–64
Timer, Counter and Shift Register, 5–39	Mode 50, E-69
Transcendental, 5–118	Mode 60, E-73
Intelligent Box (IBox) Instruction Index, 5–230	Mode Switch, 3–6
	Motion Control, E-2
K	Mounting Guidelines, 2–7
K-Sequence, K–10	Clearances, 2–8
	MRX instruction, 4-22
	MWX instruction, 4-22

N	PID Loop
	Alarms, 8–13
Network Master, 4–18	Auto Tuning, 8–40
Network Slave, 4–12	Configure, 8–25
Network Specification, 4–8	Features, 8–2
Noise, 9–10	Manual Tuning, 8-40, 8-41, 8-44, 8-47, 8-55
Non-volatile V-memory, F-3	Mode, 8–27
Not Jump, 7–22	Operating Modes, 8–14
Numbering Systems, 3–23	Operation, 8–9
	Program Setup, 8–72
0	Reverse Acting, 8-12, 8-14, 8-26, 8-40
Octal Numbering System, I-4	Setup, 8–18
	Terminology, 8–77
P	Troubleshooting Tips, 8-75
-	PID Mode 2 Word Description, 8-22
Parallel Branches in Series, 5–7	PID Mode Setting 1 Description, 8-21
Parallel Elements, 5–7	Port Setup, K–6
Parallel Processing, 7–19	Position Algorithm, 8-9, 8-15, 8-78
Password, 3–11, 10–17	Position Form, 8–9
PAUSE Instruction, 9–12	Power Budgeting, 4–5
PID	Power supply, 2–12
Analog Filter, 8–55	Product Weight table, H–2
DirectSOFT 5 Filter Intelligent Box	Products and Data Types, I–9
Instruction, 8–57	Program Mode, 3–13
Error Flags, 8–18	Programming Devices, 2–15
Example Program, 8–72	Pulse Catch Input, E–69
Loop Modes, 8–3, 8–27, 8–53, 8–54, 8–66	Pulse Output, E–38
Parameters, 8–32	Tuise Output, L-30
Setup Alarms, 8–35	0
Special Features, 8–53	Q
PID Alarms, 8–35	Quick Start, 1–6
Calculation Overflow/Underflow Error, 8–38	
Hysteresis, 8–38	R
Mode/Alarm Bit Description, 8–23	Ramp/Soak Generator, 8–58
Monitor Limit, 8–35	Controls, 8–61
Programming Error, 8–38	DirectSOFT 5 Ramp/Soak Example, 8-63
PV Deviation, 8–36	Profile Monitoring, 8–62
Rate-of-Change, 8–37	· ·

Ramp/Soak Flag Bit Description, 8-23	Special Relays, Error Codes, 9-3
Ramp/Soak Table Location, 8-24	Specifications, 2–30
Relay Ladder, 8–63	Specifications, environmental, 2–10
Table, 8–59	Square Root, 8–14
Table Flags, 8–61	Stage Control / Status Bit Map, 3–34
Test Profile with PID View, 8-64	Stage Counter instruction, 7–17
Testing, 8–62	Stage instructions, 7–21
Rate-of-Change, 8-3, 8-13, 8-14, 8-37	Stage Jump Instruction, 7–7
Real Numbering System, I-5	Stage Programming, 7–2, 7–15
Relay outputs, 2–20	convergence, 7–19
Remote I/O Bit Map, 3–39	emergency stop, 7–14
Reset Windup, 8-10, 8-34, 8-78	four steps to stage programmig, 7–9
Response Time, 3–17	garage door opener example, 7–10
Retentive Memory Ranges, 3-10	introduction, 7–2
RUN Indicator, 9–7	jump instruction, 7–7
Run Mode, 3–13	mutually exclusive transitions, 7-14
Run Time Edits, 9–14	parallel processes, 7-12
	parallel processing concepts, 7-19
S	power flow transition, 7–18
S Data type, 3–28	program organization, 7–15
Safety, 2–2	questions and answers, 7–27
Emergency Stops, 2–3	stage instruction characteristics, 7–6
Orderly System Shutdown, 2–4	stage view, 7–18
Scan Time, 3–20	state transition diagrams, 7–3
Serial Communications, K–2	supervisory process, 7–17
RS-232C, K-2	timer inside stage, 7–13
RS-422, K-2	Startup, 9–11
RS-485, K-3	State Diagram, 7–11
Series Branches in Parallel, 5–7	Status Indicators, 3–6
Signed vs. Unsigned Integers, I–8	Step Transitions, 6–4
Simple Rungs, 5–5	Step Trapezoidal Profile, E–46
Sinking / sourcing concepts, 2–16	STOP Instruction, 9–12
Slot Numbering, 4–3	Syntax Check, 9–11
SP Data Type, 3–28	System Design, 1–10
Special Instructions, 9–12	<b>T</b>
Special Relays. D=2	Т

T Data Type, 3–26
Technical Support, 1–2
Terminal Block Removal, 2–6
Time-Proportioning Control, 8–68
On/Off Control Program, 8–69
Timer (TMR) and Timer Fast (TMRF), 5–40
Timer Example Using Discrete Status Bits instruction, 5–41
Timer Status Bit Map, 3–38
Timer, Counter and Shift Register Instructions,5–39
Transfer Mode, 8–26
Troubleshooting, 9–8, 9–11

#### U

Up/Down Counter, E-24

### V

V Data Type, 3–27 Velocity Algorithm, 8–9, 8–15, 8–78 Velocity Form, 8–12 V-memory, 3–29

#### W

Wiring Guidelines, 2–11

Web site, 1–2
Wiring Diagrams, 2–30
D0–06AA I/O Wiring Diagram, 2–30
D0–06AR I/O Wiring Diagram, 2–32
D0–06DA I/O Wiring Diagram, 2–34
D0–06DD1 I/O Wiring Diagram, 2–36
D0–06DD1–D I/O Wiring Diagram, 2–42
D0–06DD2 I/O Wiring Diagram, 2–38
D0–06DD2–D I/O Wiring Diagram, 2–44
D0–06DR I/O Wiring Diagram, 2–40
D0–06DR-D I/O Wiring Diagram, 2–40

## X

X Data Type, 3–26 X Input / Y Output Bit Map, 3–33



Y Data Type, 3–26