


Page#	Page Title
1	Index
2	Primary CPU (Socket 7)
3	Clock Generator
4	Triton II controller (TXC)
5	Synchronous Cache, Lower 256K
6	Synchronous Cache, Upper 256K
7	Memory Modules 0 & 1
8	Memory Modules 2 & 3
9	System ROM
10	PIIX3
11	PCI IDE Interface
12	AIP
13	Serial Ports, Floppy, USB
14	Parallel Ports
15	Keyboard/Mouse Ports
16	Battery, RTC Circuit
17	Front Panel
18	PCI Slots 1 and 2
19	PCI Slots 3 and 4
20	ISA Slots
21	Pullup/Pulldown Resistors
22	Switching Power Supply
23	Fiducials, Holes, Spare Gates
24	Decoupling Caps

Released Rev. B.1

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


INTEL CORP.		
Title		
Index		
Size	Document Number	REV
A	82430HX	B.1
Date:	June 19, 1997	Sheet 1 of 24

PCLK(0:3)	BCLK(0:5)	JUMPER 1	JUMPER 2	JUMPER 3
50MHz	25MHz	2-3	2-3	X
60MHz	30MHz	2-3	1-2	1-2
66MHz	33MHz	1-2	2-3	2-3
RESERVED	RESERVED	1-2	1-2	2-3



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.		
Title		
Clock Generator		
Size	Document Number	REV
B	82430HX	B.1
Date:	June 19, 1997	Sheet 3 of 24








CACHE CONFIG	HA31	HA30	HA29	HA28
NO SRAM	1	1	X	X
256K P8SRAM	1	0	1	1
512K P8SRAM	0	1	0	0

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.			
Title	Synchronous Cache, Lower 256K		
Size/Document Number	82430HX		
REV	B.1		
Date:	June 19, 1997	Sheet	5 of 24

2..5[HA(3..17)]
2,4,5[HBE#(0..7)]




[HD(0..63)] 2,4,5

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.		
Title Synchronous Cache, Upper 256K		
Size B	Document Number 82430HX	REV B.1
Date: June 19, 1997	Sheet 6 of	24

MODULE 0 (BANK 1)


MODULE 1 (BANK 1)



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


MODULE 2 (BANK 2)

MODULE 3 (BANK 2)



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.	
Title	Memory Modules 2 & 3
Size	Document Number
C	82430HX
Date:	June 19, 1997
Sheet	8 of 24
REV	B.1




MODE	POS
NORMAL	1-2
RECOVERY	2-3

MODE	POS
PNP	1-2
NON-PNP	2-3

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.		
Title		
System ROM		
Size	Document Number	REV
B	82430HX	B.1
Date:	June 19, 1997	Sheet 9 of 24




PIIX3_0.2

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.



INTEL CORP.		
Title	PIIX3	
Size	Document Number	REV
B	82430HX	B.1
Date:	June 19, 1997	Sheet 10 of 24

10, 21<DD[0..15]>




1<ICHRDY>
10<DDAK0>

10, 12, 15, 16, 20, 21<TRQ14>




10, 20, 21<LA[17..23]>

1<SOE#>





10, 21<MIRQ0>





VCC



PRIMARY IDE




SECONDARY IDE






THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.		
Title PCI IDE Interface		
Size	Document Number	REV
B	82430HX	B.1
Date:	June 19, 1997	Sheet 11 of 24




THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


INTEL CORP.		
Title	AIP	
Size	Document Number	REV
B	82430HX	B.1
Date:	June 19, 1997	Sheet 12 of 24




COM 0
HEADER



COM 1
HEADER




USB
HEADER



FLOPPY
INTERFACE
HEADER


THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.		
Title		
Serial Ports, Floppy		
Size	Document Number	REV
B	82430HX	B.1
Date:	June 19, 1997	Sheet 13 of 24




THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.		
Title Parallel Port		
Size	Document Number	REV
B	82430HX	B.1
Date:	June 19, 1997	Sheet 14 of 24



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.







INTEL CORP.		
Title Keyboard/Mouse Interface		
Size B	Document Number 82430HX	REV B.1
Date: June 19, 1997	Sheet 15 of	24



JUMPER	POS
CLEAR CMOS	IN
NORMAL	OUT


THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.		
Title BATTERY/RTC CIRCUIT		
Size B	Document Number 82430HX	REV B.1
Date: June 19, 1997	Sheet 16 of	24




THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.		
Title		
Front Panel		
Size	Document Number	REV
B	82430HX	B.1
Date:	June 19, 1997	Sheet 17 of 24




THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.		
Title	PCI Slots 0 and 1	
Size/Document Number	C 82430HX	
Date:	June 19, 1997	Sheet 18 of 24




THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.		
Title	PCI Slots 2 and 3	
Size/Document Number	C 82430HX	
Date:	June 19, 1997	Sheet 19 of 24








THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.	
Title	ISA Slots 0, 1 and 2
Size	Document Number
C	82430HX
Date:	June 19, 1997
Sheet	20 of 24
REV	B.1



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


INTEL CORP.		
Title Pullup/Pulldown Resistors		
Size	Document Number	REV
B	82430HX	B.1
Date:	June 19, 1997	Sheet 21 of 24



SPARES

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.		
Title		
Fiducials, Holes, Spare Gates		
Size	Document Number	REV
B	82430HX	B.1
Date:	June 19, 1997	Sheet 23 of 24



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORP.		
Title		
Decoupling Capacitors		
Size	Document Number	REV
B	82430HX	B.1
Date:	June 19, 1997	Sheet 24 of 24

Root schematic for netlisting
multiple flat files.

LINK
T2_1.SCH
T2_2.SCH
T2_3.SCH
T2_4.SCH
T2_5.SCH
T2_6.SCH
T2_7.SCH
T2_8.SCH
T2_9.SCH
T2_10.SCH
T2_11.SCH
T2_12.SCH
T2_13.SCH
T2_14.SCH
T2_15.SCH
T2_16.SCH
T2_17.SCH
T2_18.SCH
T2_19.SCH
T2_20.SCH
T2_21.SCH
T2_22.SCH
T2_23.SCH
T2_24.SCH

THIS DRAWING CONTAINS INFORMATION
WHICH HAS NOT BEEN VERIFIED FOR
MANUFACTURING AN END USER PRODUCT.
INTEL IS NOT RESPONSIBLE FOR THE
MISUSE OF THIS INFORMATION.

INTEL CORP.		
Title		
Root Schematic		
Size	Document Number	REV
A	T2	B.1
Date:	June 19, 1997	Sheet 25 of 24

www.s-manuals.com