

1	2	3	4	5	6	7	8
---	---	---	---	---	---	---	---

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION 2010 ALL RIGHT RESERVED

HSF Property : **Halogen-Free**

# ROMEO 2.0

## UMA & Dis Muxless Switching

### MV BUILD

**2011/3/31**

DATE	CHANGE NO.	REV
1		2

DRAWER	EE	DATE	POWER	DATE	<b>INVENTEC</b>
DESIGN					
CHECK					
RESPONSIBLE					
TITLE					<b>ROMEO20</b>
SIZE =	3	VER :			SIZE CODE
FILE NAME :	XXXX-XXXXXX-XX				<b>A3 CS</b>
P/N	XXXXXXXXXXXX				DOC. NUMBER
					<i>Model No</i>
					SHEET
					1 OF 70
					8

1	2	3	4	5	6	7	8
---	---	---	---	---	---	---	---

# Index

**PAGE**

- 01. PROJECT NAME
- 02. INDEX
- 03. Block Diagram
- 04. POWER Procedure
- 05. +V3A & +V5A
- 06. +V1.5 & +V0.75
- 07. +V1.8S & +VDDC\_GPU
- 08. +VTT
- 09. +VCCSA
- 10. BLANK
- 11. +VCC\_CORE & +VGFX\_CORE
- 12. +VCC\_CORE & +VGFX\_CORE
- 13. +V5S & +V3S
- 14. BLANK
- 15. CPU-1
- 16. CPU-2
- 17. CPU-3
- 18. CPU-4
- 19. CPU-5
- 20. CPU-6
- 21. Fan
- 22. DDR3-1
- 23. DDR3-2
- 24. BLANK
- 25. PCH-1
- 26. PCH-2
- 27. PCH-3
- 28. PCH-4

**PAGE**

- 29. PCH-5
- 30. PCH-6
- 31. PCH-7
- 32. PCH-8
- 33. PCH-9
- 34. KBC
- 35. Keyboard & TouchPad
- 36. USB3.0 CONN
- 37. LCM switch & CONN
- 38. BLANK
- 39. HDMI CONN
- 40. Mini DISPLAY PORT CONN
- 41. LAN
- 42. RJ-45
- 43. EMI CAP. & SCREW
- 44. Audio, PWB, ODD Board & HDD CONN
- 45. CHG BOARD & WWAN BOARD CONN
- 46. WLAN & HDD PROTECTION
- 47. CARD READER
- 48. GPU-1
- 49. GPU-2
- 50. GPU-3
- 51. GPU-4
- 52. GPU-5
- 53. GPU-6
- 54. GPU-7
- 55. VRAM-1
- 56. VRAM-2

**PAGE**

- 57. VRAM-3
- 58. VRAM-4
- 59. USB BOARD-1
- 60. USB BOARD-2 & AUDIO CODEC
- 61. USB BOARD-3 & AUDIO JACK
- 62. ODD EXT BOARD
- 63. POWER SWITCH BOARD
- 64. SIM BOARD-1 & BT
- 65. SIM BOARD-2
- 66. BATTERY BOARD-1
- 67. BATTERY BOARD-2
- 68. BATTERY BOARD-3
- 69. EMC Board
- 70. USB 3.0

**INVENTEC**

TITLE			
ROMEO20			
Index			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01
SHEET		2	OF 70

CHANGE by *Drawer Name* 28-Dec-2010

# Inventec Confidential

## Sandy Bridge

(Socket-rPGA989)  
37.5mm x 37.5mm

DDR3

### DDR3 SO-DIMM 1

800/1066/1333 MHz , 8GB maximum memory P22


DDR3

### DDR3 SO-DIMM 2

800/1066/1333 MHz , 8GB maximum memory P23

## COUGAR POINT


25mm x 25mm




## INVENTEC

TITLE			
ROME020			
Block Diagram			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01
SHEET			OF
3			70

CHANGE by *Drawer Name* 28-Dec-2010





<b>INVENTEC</b>			
TITLE <b>ROME020</b>			
Power Procedure			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER Model No	REV <b>X01</b>
CHANGE by Drawer Name		20-Apr-2010	SHEET 4 OF 70



# INVENTEC

TITLE  
**ROME020**  
 +V3A & +V5A

SIZE	CODE	DOC NUMBER	REV
A3	CS	Model No	X01




NOTE: DDR3 REGULATOR


### MAX 16A(640mils)

$$V_{OUT} = (R_{3065}/R_{3064} + 1) \cdot 0.75$$


### INVENTEC

TITLE			
ROMEO20			
+V1.5 & +V0.75			
SIZE	CODE	DOC NUMBER	REV
A3	CS	Model No	X01
SHEET		6 OF	70









LOW - 0.9V  
HIGH - 0.8V

**INVENTEC**

TITLE			
ROMEO20			
+VCCSA			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01
SHEET			OF
9			70



CHANGE by *Drawer Name* 28-Mar-2010

**BLANK**


<b>INVENTEC</b>			
TITLE <b>ROMEO20</b>			
BLANK			
SIZE	CODE	DOC. NUMBER	REV
<b>A3</b>	<b>CS</b>	<i>Model No</i>	<b>X01</b>
CHANGE by		14-Apr-2010	
<i>Drawer Name</i>			
SHEET		OF	
<b>10</b>		<b>8</b>	<b>70</b>



# VCC\_CORE (SV 35W-->MAX 53A) (Quad 45W-->MAX 94A)



<b>INVENTEC</b>			
TITLE <b>ROME020</b>			
<b>+VCC_CORE &amp; +VGF_X_CORE</b>			
SIZE	CODE	DOC NUMBER	REV
A3	CS	Model No	X01
CHANGE by		Drawer Name	28-Mar-2010
SHEET		12	OF 70





# INVENTEC

TITLE			
ROME020			
+V5S & +V3S			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01
CHANGE by		Drawer Name	7-May-2010
SHEET		13	OF 70

**12/17 CLOCK GEN DELETED**


<b>INVENTEC</b>			
TITLE			
<b>ROMEO20</b>			
<b>CLK GEN</b>			
SIZE	CODE	DOC. NUMBER	REV
<b>A3</b>	<b>CS</b>	<i>Model No</i>	<b>X01</b>
CHANGE by		17-Dec-2010	
<i>Drawer Name</i>			
SHEET		14	OF 70
		8	





<b>INVENTEC</b>			
TITLE <b>ROMEQ20</b> CPU-2			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER <i>Model No</i>	REV <b>X01</b>
CHANGE by <i>Drawer Name</i>		26-Apr-2010	SHEET <b>16</b> OF <b>70</b>







**CLOSED TO CPU**

**NA for UMA**


<b>INVENTEC</b>			
TITLE <b>ROMEO20</b> CPU-3			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER <i>Model No</i>	REV <b>X01</b>
CHANGE by <i>Drawer Name</i>		28-Mar-2010	SHEET 17 OF 70



<b>INVENTEC</b>			
TITLE <b>ROME020 CPU-4</b>			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER <i>Model No</i>	REV <b>X01</b>
CHANGE by <i>Drawer Name</i>		28-Mar-2010	SHEET 18 OF 70



<b>INVENTEC</b>				
TITLE <b>ROME020</b>				
CPU-5				
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER <i>Model No</i>	REV <b>X01</b>	
CHANGE by <i>Drawer Name</i>			28-Mar-2010	
SHEET <b>19</b>			OF <b>70</b>	



PEG x4 lane reversal	CFG(3) 20-	R3337 1	2 1K, 1% OPEN
PEGx16 Static Lan Reversal	CFG(2) 20-	R3259 1	2 1K, 1% OPEN
Display Port Presence Strap	CFG(4) 20-	R3260 1	2 1K, 5% OPEN
PCIE Port Bifurcation Strap	CFG(5) 20-	R3336 1	2 1K, 1%
	CFG(6) 20-	R3338 1	2 1K, 1%
PEG Defer Training	CFG(7) 20-	R3332 1	2 1K, 1% OPEN

**STRAP PIN**

**INVENTEC**


TITLE  
**ROME020 CPU-6**

SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01

CHANGE by *Drawer Name* 14-Apr-2010

SHEET 20 OF 70


# FAN CONN




**INVENTEC**

TITLE			
ROMEO20			
FAN			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01
SHEET		21	OF 70

CHANGE by *Drawer Name* 28-Mar-2010



<b>INVENTEC</b>			
TITLE <b>ROME020 SO-DIMM1</b>			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER <i>Model No</i>	REV <b>X01</b>
CHANGE by <i>Drawer Name</i>		14-Apr-2010	
SHEET 22		OF 70	



CHANGE by *Drawer Name* 19-Dec-2010

**BLANK**


**INVENTEC**


TITLE			
<b>ROME020</b>			
<b>BLANK</b>			
SIZE	CODE	DOC. NUMBER	REV
<b>A3</b>	<b>CS</b>	<i>Model No</i>	<b>X01</b>
SHEET		24	OF 70

CHANGE by *Drawer Name* 14-Apr-2010

8








<b>INVENTEC</b>			
TITLE <b>ROME020 PCH-2</b>			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC NUMBER <i>Model No</i>	REV <b>X01</b>
SHEET <b>26</b>		OF <b>70</b>	


Note: 1.SLP\_SUS and SUSACK# are NC if DSX is not supported  
 2.DPWROK should connect to RSMRST# if DSX not supported  
 3.PCH\_DPWROK pull up to +V3S enables DSX support. No install R5261 to disable DSX



<b>INVENTEC</b>			
TITLE ROMEO20 PCH-3			
SIZE A3	CODE CS	DOC NUMBER Model No	REV X01
CHANGE by Drawer Name		24-Apr-2010	
SHEET 27		OF 70	

A  
B  
C  
D  
E  
F


A  
B  
C  
D  
E  
F



# INVENTEC

TITLE			
ROMEO20			
PCH-4			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01
SHEET			28 OF 70

CHANGE by *Drawer Name* 28-Mar-2010



BBSTRAP1	BBSTRAP0	BOOT BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

PCI\_GNT#3 ~ R3431 ~ 1K 5% OPEN


PCI\_GNT#3 :  
LOW - A16 swap override / Top-Block Swap Override enabled

BOARD ID	5	4	3	2	1	0
UMA	0	0	1	1	0	0
Discrete	0	0	1	1	0	1


# INVENTEC

TITLE  
**ROME020**  
**PCH-5**

SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01




<b>INVENTEC</b>			
TITLE <b>ROMEO20</b> <b>PCH-6</b>			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC NUMBER <i>Model No</i>	REV <b>X01</b>
CHANGE by <i>Drawer Name</i>		14-Apr-2010	SHEET 30 OF 70



<b>INVENTEC</b>			
TITLE ROMEO20 PCH-7			
SIZE A3	CODE CS	DOC NUMBER Model No	REV X01
CHANGE by Drawer Name		28-Mar-2010	SHEET 31 OF 70








<b>INVENTEC</b>			
TITLE <b>ROME020</b> <b>PCH-9</b>			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER <i>Model No</i>	REV <b>X01</b>
SHEET		33	OF 70

CHANGE by *Drawer Name* 28-Mar-2010


ITL\_COUGARPOINT\_FCBGA\_989P

ITL\_COUGARPOINT\_FCBGA\_989P




<b>INVENTEC</b>			
TITLE: <b>ROME020</b>			
KBC			
SIZE: <b>A3</b>	CODE: <b>CS</b>	DOC. NUMBER: <b>Model No</b>	REV: <b>X01</b>
CHANGE by: <i>Drawer Name</i>		28-Mar-2010	
SHEET: <b>34</b>		OF: <b>70</b>	


### TouchPad Module CONN




### DC-JACK LED




### POWER LED




### KeyBoard CONN (30 pin)



### Backlight connector



### SATA LED & HDD-HALTED LED




**INVENTEC**

TITLE			
ROME020			
Keyboard & Touchpad			
SIZE	CODE	DOC NUMBER	REV
A3	CS	Model No	X01
SHEET		OF 70	

# USB 3.0 CONN


1/27 PV to 6012B0412501



1/13 Del USB3\_VBUS\_ON, R3694

I : Max 3.2A  
I : Min 1.6A

<b>INVENTEC</b>			
TITLE ROMEO20 USB 3.0			
SIZE A3	CODE CS	DOC. NUMBER Model No	REV X01
CHANGE by Drawer Name		19-Apr-2010	SHEET 36 OF 70



LVDS-TX	LVDS_TXDL0N	28-37-	R3029	1	2	0	5%	OPEN	28-37-	LVDS_TXDL0N
LVDS-TX	LVDS_TXDL0P	28-37-	R3030	1	2	0	5%	OPEN	28-37-	LVDS_TXDL0P
LVDS-D	LVDS_TXCLN	28-37-	R3039	1	2	0	5%	OPEN	28-37-	LVDS_TXCLN
LVDS-D	LVDS_TXCLP	28-37-	R3038	1	2	0	5%	OPEN	28-37-	LVDS_TXCLP
LVDS-C	LVDS_TXDL2P	28-37-	R3040	1	2	0	5%	OPEN	28-37-	LVDS_TXDL2P
LVDS-C	LVDS_TXDL2N	28-37-	R3043	1	2	0	5%	OPEN	28-37-	LVDS_TXDL2N
LVDS-B	LVDS_TXDL1P	28-37-	R3044	1	2	0	5%	OPEN	28-37-	LVDS_TXDL1P
LVDS-B	LVDS_TXDL1N	28-37-	R3042	1	2	0	5%	OPEN	28-37-	LVDS_TXDL1N
	LCM_DAT	28-37-	R3048	1	2	0	5%	OPEN	28-37-	LCM_DAT
	LCM_CLK	28-37-	R3052	1	2	0	5%	OPEN	28-37-	LCM_CLK
	LCMVCC_EN	28-37-	R3008	1	2	0	5%	OPEN	28-37-	LCMVCC_EN
	LCM_BLEN	28-37-	R3046	1	2	0	5%	OPEN	28-37-	LCM_BLEN
	LCM_PWM	28-37-	R3776	1	2	0	5%	OPEN	28-37-	LCM_PWM

GPU_LCM	GPU_LCM_TXDL0N	54-	R3026	1	2	0	5%	OPEN	28-37-	LVDS_TXDL0N
GPU_LCM	GPU_LCM_TXDL0P	54-	R3027	1	2	0	5%	OPEN	28-37-	LVDS_TXDL0P
GPU_LCM	GPU_LCM_TXCLN	54-	R3035	1	2	0	5%	OPEN	28-37-	LVDS_TXCLN
GPU_LCM	GPU_LCM_TXCLP	54-	R3037	1	2	0	5%	OPEN	28-37-	LVDS_TXCLP
GPU_LCM	GPU_LCM_TXDL2P	54-	R3032	1	2	0	5%	OPEN	28-37-	LVDS_TXDL2P
GPU_LCM	GPU_LCM_TXDL2N	54-	R3034	1	2	0	5%	OPEN	28-37-	LVDS_TXDL2N
GPU_LCM	GPU_LCM_TXDL1P	54-	R3033	1	2	0	5%	OPEN	28-37-	LVDS_TXDL1P
GPU_LCM	GPU_LCM_TXDL1N	54-	R3036	1	2	0	5%	OPEN	28-37-	LVDS_TXDL1N
GPU_LCM	GPU_LCM_DAT	49-	R3047	1	2	0	5%	OPEN	28-37-	LCM_DAT
GPU_LCM	GPU_LCM_CLK	49-	R3051	1	2	0	5%	OPEN	28-37-	LCM_CLK
GPU_LCM	GPU_LCM_VCCEN	54-	R3007	1	2	0	5%	OPEN	28-37-	LCMVCC_EN
GPU_LCM	GPU_LCM_BLEN	49-	R3045	1	2	0	5%	OPEN	28-37-	LCM_BLEN
GPU_LCM	GPU_LCM_PWM	54-	R3777	1	2	0	5%	OPEN	28-37-	LCM_PWM


<b>INVENTEC</b>			
TITLE <b>ROMEO20</b>			
LCM			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01
SHEET		OF	TOTAL
37		OF	70

CHANGE by *Drawer Name* 28-Mar-2010

**BLANK**

<b>INVENTEC</b>			
TITLE <b>ROMEO20</b>			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER <i>Model No</i>	REV <b>X01</b>
CHANGE by <i>Drawer Name</i>		6-May-2010	
SHEET		38	OF 70
		8	

# HDMI




HDMI-D	HDMI-D	SB_HDMI_TX0P	28	C3741	1	2	0.1uF_16V
HDMI-D	HDMI-D	SB_HDMI_TX0N	28	C3740	1	2	0.1uF_16V
HDMI-C	HDMI-C	SB_HDMI_TX1P	28	C3743	1	2	0.1uF_16V
HDMI-C	HDMI-C	SB_HDMI_TX1N	28	C3742	1	2	0.1uF_16V
HDMI-B	HDMI-B	SB_HDMI_TX2P	28	C3771	1	2	0.1uF_16V
HDMI-B	HDMI-B	SB_HDMI_TX2N	28	C3770	1	2	0.1uF_16V
HDMI-A	HDMI-A	SB_HDMI_TXCP	28	C3773	1	2	0.1uF_16V
HDMI-A	HDMI-A	SB_HDMI_TXCN	28	C3772	1	2	0.1uF_16V

<b>INVENTEC</b>			
TITLE <b>ROMEO20</b> <b>HDMI</b>			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER <i>Model No</i>	REV <b>X01</b>
CHANGE by <i>Drawer Name</i>		28-Mar-2010	SHEET <b>39</b> OF <b>70</b>

# Mini Display Port










1/12




<b>INVENTEC</b>			
TITLE <b>ROME020</b> DisplayPort			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER <i>Model_No</i>	REV <b>X01</b>
CHANGE by <i>Drawer Name</i>		28-Mar-2010	SHEET <b>40</b> OF <b>70</b>



# LAN



<b>INVENTEC</b>			
TITLE <b>ROMEO20</b>			
LAN			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01
SHEET		41	OF 70




LAYOUT NOTE : Place termination resistors and caps as close to LAN controller as possible

<b>INVENTEC</b>			
TITLE <b>ROME020</b>			
RJ-45			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER <i>Model No</i>	REV <b>X01</b>
CHANGE by <i>Drawer Name</i>		28-Mar-2010	SHEET <b>42</b> OF <b>70</b>







# WWAN & mSATA & BT CONN on MB



# BATTERY Board CN on MB




**INVENTEC**

TITLE			
ROMEO20			
Connector-2			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01


CHANGE by	Drawer Name	28-Mar-2010	SHEET	45	OF	70
-----------	-------------	-------------	-------	----	----	----

# WLAN CONN (MINICARD)



	Pin 5	Pin 19	Pin 51
Atheros			V (Reserved)
Broadcom	V (Reserved)		
Ralink	V (Reserved)		
Realtek	V (Reserved)		
Intel (Rainbow peak)		V (ES2 sample / WW27)	V (QS sample/WW42)

# HARDDRIVE PROTECTION



SMBus Address is "001100xb"  
 If SA0 pad is connected to voltage, LSB is '1'  
 If SA0 pad is connected to GND, LSB is '0'



**INVENTEC**

TITLE: **ROMEO20**  
**WLAN & HDD Lock**

SIZE	CODE	DOC NUMBER	REV
A3	CS	Model No	X01


SHEET 46 OF 70

# Card Reader



**INVENTEC**

TITLE			
ROMEO20 CARD READER			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01
CHANGE by		Drawer Name	28-Mar-2010
SHEET		47	OF 70



**Close to GPU**

PEG_RXN0	48-	C3489	1	2	0.1uF 16V	17-	PEG_C_RXN0
PEG_RXN1	48-	C3495	1	2	0.1uF 16V	17-	PEG_C_RXN1
PEG_RXN2	48-	C3492	1	2	0.1uF 16V	17-	PEG_C_RXN2
PEG_RXN3	48-	C3486	1	2	0.1uF 16V	17-	PEG_C_RXN3
PEG_RXN4	48-	C3491	1	2	0.1uF 16V	17-	PEG_C_RXN4
PEG_RXN5	48-	C3485	1	2	0.1uF 16V	17-	PEG_C_RXN5
PEG_RXN6	48-	C3429	1	2	0.1uF 16V	17-	PEG_C_RXN6
PEG_RXN7	48-	C3426	1	2	0.1uF 16V	17-	PEG_C_RXN7

1/11


PEG_RXP0	48-	C3488	1	2	0.1uF 16V	17-	PEG_C_RXP0
PEG_RXP1	48-	C3494	1	2	0.1uF 16V	17-	PEG_C_RXP1
PEG_RXP2	48-	C3493	1	2	0.1uF 16V	17-	PEG_C_RXP2
PEG_RXP3	48-	C3487	1	2	0.1uF 16V	17-	PEG_C_RXP3
PEG_RXP4	48-	C3490	1	2	0.1uF 16V	17-	PEG_C_RXP4
PEG_RXP5	48-	C3425	1	2	0.1uF 16V	17-	PEG_C_RXP5
PEG_RXP6	48-	C3428	1	2	0.1uF 16V	17-	PEG_C_RXP6
PEG_RXP7	48-	C3427	1	2	0.1uF 16V	17-	PEG_C_RXP7

For Park and CAPILANO  
the PWRGOOD ball must  
be connected to GND

**INVENTEC**

TITLE			
ROME020			
GPU-1			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01
SHEET		48	OF 70





If GPIO\_22\_EN=0, then GPIO[15:11] defines the primary memory aperture size.


GPIO_13	GPIO_12	GPIO_11	Memory aperture size
0	0	1	2GB / 1GB (Default)
1	1	0	reserved

MEM_ID3	MEM_ID2	MEM_ID1	MEM_ID0	vendor
0	0	1	1	hynix (1GB)
0	0	0	1	Samsung (1GB)
0	1	1	0	Micron (1GB)

Engineer	COMPANY NAME
Drawn by	Address
CHK	City
DOC. CTRL. CHK	TITLE
TRF. ENGR. CHK	DATE
	REV. Drawing Number
	Sheet 49 of 70

Shipped by: [Signature] Date Changed: [Date] [Time]

# Channel A



**DDR3/GDDR3 Memory Stuff Option**

	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R


**INVENTEC**

TITLE: **ROMEO20 GPU-3**

SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01

SHEET 50 OF 70


# Channel B



## MEMORY INTERFACE B

**DDR3/GDDR3 Memory Stuff Option**

	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R



Place all these components vry close to GPU (Within 25mm) and keep all component close to each other (within 5mm) except Rser2  
 \*\* This basic topology should be used for DRAM\_RST for DDR3/GDDR3/GDDR5  
 These Capacitors and Resistor values are an example only.  
 The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory , DRAM Load and board to pass Reset Signal Spec.


**INVENTEC**

TITLE: **ROMEO20 GPU-4**

SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01

CHANGE by: *Drawer Name* 28-Mar-2010

SHEET 51 OF 70





M97, Broadway, Madison and Park only  
 VDDCI\_SEN and VDDCI\_SENRTN route as differential pair

AMD\_M97\_M2\_FCBGA\_962P


<b>INVENTEC</b>			
TITLE <b>ROME020 GPU-5</b>			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER <i>Model_No</i>	REV <b>X01</b>
SHEET <b>8</b>		OF <b>70</b>	

CHANGE by *Drawer Name* 28-Mar-2010




CHANGED BY: *Drews Name* 28-Mar-2010


TITLE			
INVENTEC			
PART NO. ROMEO20			
REV. X01			
SIZE	CODE	DOC. NUMBER	REV.
A3	CS	Model No	X01
SHEET	83	OF	70



INVENTEC				
TITLE ROME020 GPU-7				
SIZE A3	CODE CS	DOC NUMBER Model No	REV X01	
CHANGE by Drawer Name			28-Mar-2010	
SHEET 54			OF 70	



<b>INVENTEC</b>			
TITLE <b>ROME020</b>			
VRAM-1			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER <i>Model No</i>	REV <b>X01</b>
CHANGE by <i>Drawer Name</i>		28-Mar-2010	
SHEET		55 OF 70	





SAMSUNG P/N = 6019B0818501  
 HYNIX P/N = 6019B0811102

### Channel A memory

<b>INVENTEC</b>			
TITLE ROMEO20 VRAM-2			
SIZE A3	CODE CS	DOC. NUMBER Model No	REV X01
CHANGE by Drawer Name		28-Mar-2010	
SHEET 56		OF 70	










<b>INVENTEC</b>			
TITLE <b>ROME020</b> VRAM-4			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01
CHANGE by		Drawer Name	28-Mar-2010
SHEET		58	OF 70

# USB Board-1





## USB CONN01



## USB Board CN on DB




## USB CONN02




**INVENTEC**

TITLE			
ROME020			
AUDIO & USB Board			
SIZE	CODE	DOC NUMBER	REV
A3	CS	Model No	X01
SHEET		59	OF 70

# USB Board-2



PORT	Discription	Sense
A	Microphone	SENSE_A
B	Headphone	SENSE_A
C	NO USE	
D	SPKR	
E	NO USE	
F	NO USE	



**INVENTEC**

TITLE: **ROMEO20**  
AUDIO & USB Board





SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01

CHANGE by Drawer Name 18-May-2010 SHEET 60 OF 70



# ODD Board

## SATA ODD





**INVENTEC**

TITLE			
ROME020			
ODD EXT BOARD			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01
CHANGE by		28-Mar-2010	
Drawer Name			
SHEET		62	OF 70
		8	


# SWITCH BOARD

## Power Button



### POWER LED



### POWER BUTTON






### LID SWITCH



**INVENTEC**

TITLE			
ROMEO20			
Power SW Board			
SIZE	CODE	DOC NUMBER	REV
A3	CS	Model No	X01
CHANGE by		28-Mar-2010	
Drawer Name			
SHEET		63	OF 70
		8	

# SIM Board-1




<b>INVENTEC</b>			
TITLE <b>ROMEO20</b>			
WIRELESS Board			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC NUMBER <b>Model No</b>	REV <b>X01</b>
CHANGE by <i>Drawer Name</i>		28-Mar-2010	SHEET <b>64</b> OF <b>70</b>



# SIM Board-2

# SATA RE-DRIVER


# WWAN / mSATA




**INVENTEC**

TITLE			
ROMEO20			
WIRELESS Board			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	Model No	X01


# BATTERY Board-1



2/12




EMI



<b>INVENTEC</b>			
TITLE <b>ROME020</b> Charge Board - 1			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER Model No	REV <b>X01</b>
CHANGE by <i>Drawer Name</i>		28-Mar-2010	SHEET 66 OF 70

# BATTERY Board-2



I charger=3A  
CELLSEL#=0, Vcharger=12.6V  
CELLSEL#=1, Vcharger=16.8V


Note:  
high power trace

**INVENTEC**


TITLE			
ROME020			
Charge Board - 2			
SIZE	CODE	DOC NUMBER	REV
A3	CS	Model No	X01
SHEET		67	OF 70

CHANGE by *Drawer Name* 28-Mar-2010

# BATTERY Board-3



BATT_A_ID_CB	HI	LOW
SERIES	3	4
VOLTAGE	12.6V	16.8V




**INVENTEC**

TITLE: **ROME020**  
Charge Board - 3

SIZE	CODE	DOC NUMBER	REV
A3	CS	Model No	X01

SHEET 68 OF 70

# EMC Board



<b>INVENTEC</b>			
TITLE <b>ROMEO20</b>			
EMC			
SIZE <b>A3</b>	CODE <b>CS</b>	DOC. NUMBER <b>Model No</b>	REV <b>X01</b>
CHANGE by <i>Drawer Name</i>		28-Mar-2010	SHEET <b>69</b> OF <b>70</b>
1	2	3	8



[www.s-manuals.com](http://www.s-manuals.com)