




PPGA 370

V103	V102	V101	V100	VCC CORE
1	1	1	1	1.38
1	1	1	0	1.35
1	1	0	1	1.40
1	1	0	0	1.45
1	0	1	1	1.50
1	0	1	0	1.55
1	0	0	1	1.60
1	0	0	0	1.65
0	1	1	1	1.70
0	1	1	0	1.75
0	1	0	1	1.80
0	1	0	0	1.95
0	0	1	1	1.95
0	0	0	1	2.00
0	0	0	0	2.05

For Cu-256 PU_cmos=150 Ohm


A20M#	R27	470
FERR#	R28	330
FLUSH#	R29	510
IGNNE#	R30	470
INT#	R31	470
NMI	R32	470
NMI	R33	470
SLP#	R34	330
SM#	R35	470
STPCLK#	R36	470

PICD0	R20	150
PICD1	R21	150
PREQ#	R19	330
HTCK	R23	1K
HTD	R24	330
HTDO	R25	330
HMS	R26	1K
HTRST#	R40	680




TEST WAY INFORMATION



File	MENDOCINO PPGACPU
Size	Document Number
B	J-630CF REV:3.0
Rev	3.0
Date	Saturday, August 11, 2001
Sheet	1 of 26



@ FOR FSB=133MHZ Lmax=4.5 inches


[illegible]

JET WAY INFORMATION			
Title GTL+ TERMINATION RESISTORS			
Size B	Document Number J-630CFREV3.0		Rev 3.0
Date	Saturday, August 11, 2001	Sheet	2 of 26




JET WAY INFORMATION			
File: 630-4 (VGA/DFP)			
Size: B	Document Number: J-630CF-REV.3.0	Rev: 3.0	
Date: Saturday, August 11, 2001		Sheet: 5	of 26


630-5



JET WAY INFORMATION			
File: 630-5 (SOUTH BRIDGE)			
Size: B	Document Number: J-630CF-REV.3.0	Rev: 3.0	
Date: Saturday, August 11, 2001	Sheet: 6	of 26	




INT. RTC
MUST CLOSE TO CHIP RTCVDD PIN




NOTE:
SIS IS NOT RESPONSIBLE FOR
ANY ERRORS OR OMISSIONS IN
THESE SCHEMATICS. THIS IS
AN EXAMPLE ONLY.

JET WAY INFORMATION			
Title: RTC			
Size: B	Document Number: J-630CFREV.3.0	Rev: 3.0	
Date: Saturday, August 11, 2001	Sheet: 9	of 26	


ALC100/ALC200/AD1881/WM9703/CS4297A/STAC9721




JET WAY INFORMATION			
File	AC97 CODEC		
Size	Document Number		
B	J-630CF REV.3.0		
Date	Saturday, August 11, 2001	Sheet	10 of 26




JET WAY INFORMATION			
File	AUDIO ANALOGUE IN/OUT		
Size	Document Number	Rev	
B	J-630CF-REV.3.0	3.0	
Date	Saturday, August 11, 2001	Sheet	11 of 26






AMR





JET WAY INFORMATION			
Doc: AUDIO/MODEM RISER			
Size: B	Document Number: J-630CF-REV.3.0		Rev: 3.0
Date: Saturday, August 11, 2001	Sheet: 12	of 26	






JET WAY INFORMATION			
File: PCI CONNECTOR 384			
Size: B	Document Number: J-630CF-REV.3.0	Rev: 3.0	
Date: Saturday, August 11, 2001	Sheet: 14	of 26	



VGA CONNECTOR 1



NOTE:
SIS IS NOT RESPONSIBLE FOR
ANY ERRORS OR OMISSIONS IN
THESE SCHEMATICS. THIS IS
AN EXAMPLE ONLY.


LET WAY INFORMATION

Doc: KEYBOARD & MOUSE CONNECTORS




Size B Document Number J-630CFREV.3.0

Rev 3.0

Date: Saturday, August 11, 2001 Sheet 16 of 26




MD62: PCI Clock PLL Enable
MD61: SDRAM Clock DLL Enable
MD60: CPU Clock DLL Enable
MD[59..58]: SDRAM Clock DLL'S DRC[1..0]
(Default 00)
MD[57..56]: CPU Clock DLL'S DRC[1..0]
(Default 00)
MD[55..54]: PCI Clock DLL'S DRC[1..0]
(Default 00)
MD32: 0=NTSC / 1=PAL
MD38: Enable INTERRUPT




NOTE:
SIS IS NOT RESPONSIBLE FOR
ANY ERRORS OR OMISSIONS IN
THESE SCHEMATICS. THIS IS
AN EXAMPLE ONLY.

JET WAY INFORMATION			
File: DATA ACQUISITION & JUMPERS			
Size: B	Document Number: J-630CF-REV.3.0	Rev: 3.0	
Date: Saturday, August 11, 2001	Sheet: 19	of 26	



JET WAY INFORMATION			
Title HIP8021			
Size B	Document Number J-630CF REV30		Rev 30
Date	Saturday, August 11, 2001	Sheet	20 of 26

RC5058+Discrete ACPI FOR SIS630 - PAGE 2




JET WAY INFORMATION			
File: DISCRETE ACPI FOR S IS630-2			
Size: B	Document Number: J-630CF-REV.3.0	Rev: 3.0	
Date: Saturday, August 11, 2001	Sheet: 21	of 26	

VCC and VCC3 Standby VOLTAGE SWITCH

WHEN IN S0,S1
THIS CIRCUIT PASSES THE NORMAL POWER

WHEN IN S3,S4,S5
THIS CIRCUIT PASSES THE STANDBY POWER



JET WAY IN FORMION				
Title VOLTAGE SWITCH FOR SUSPEN DTODRAM				
Size B	Document Number J-630CFREV.30			Rev 3
Date	Saturday, August 11, 2001	Sheet	22	of 26

W83697HF

(To monitor battery voltage, this input should be connected directly to battery)

Temperature Sensing

Voltage SENSING

Fan Speed Seneing & Speed Control

MIDI PORT

GAME PORT

FDC


JET WAY INFORMATION		
File	W83697HF (LPC I/O + H/W + FLASH ROM)	
Size	Document Number	Rev
B	J-630CFREV.3.0	3.0
Date	Saturday, August 11, 2001	Sheet 23 of 26

COM PORT

The COM PORT section shows two UART chips, U6 and U9, connected to a 7522 (SOP28) driver. U6 is connected to pins 23 (RTSA#, DTRA#, SOUTA#, RA1#, CTSA#, DSRA#, SIN A, DCDA#) and U9 to pins 23 (RTSB#, DTRB#, SOUTB#, RA1#, CTSB#, DSRB#, SINB, DCDB#). Both chips are powered by VCC (+12V) and GND (-12V). The output of U6 is connected to a 330PX4 component (CP3) and the output of U9 is connected to a 330PX4 component (CP4). The output of U9 is also connected to a 330PX4 component (CP14).

IR/CIR CONNECTOR

The IR/CIR CONNECTOR section shows an IR receiver chip (H5X2-POST) connected to VCC and GND. The output of the chip is connected to pin 23 (CIRRX). The chip is also connected to pin 8 (IOVSB) for the CIR WAKE-UP FUNCTION.



Sheet 24 of 26

FLASH ROM

SELECT 2M-FLASH ROM, UNINSTALL R258
SELECT 4M-FLASH ROM, INSTALL R258

VCC

R274
0

R258
OPEN

XA18

XA0..18

23

VCC

R261 4.7K
R260 4.7K
R259 4.7K

MEMW#
MEMRH#
ROMCS#

23

U18

NC/A18
A17
A16
A15
A14
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0

31
30
29
28

WE#
OE#
CE#

W 2 9C02040

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7

13
14
15
16
17
18
19
20
21

XD0
XD1
XD2
XD3
XD4
XD5
XD6
XD7

XD0..7

23

RN77

4.7KX4

RN78
4.7KX4

VCC

C154
1U

GND

IOVSB CIRCUIT

On Now or Wake_up function power

RX1 OFF, D1,D2 ON: Wake_up fuction

RX1 ON, D1,D2 OFF:NO Wake_up function

VCC

OPEN-5817

D15

IOVSB

C156
NC10U

SB5V


D16
OPEN-5817

REFERENCE TO PAGE 21


JET WAY INFORMATION			
Title W83697HF (LPC I/O + H/W + FLASH ROM) MF			
Size B	Document Number J-630CFREV30	Rev 30	
Date	Saturday, August 11, 2001	Sheet	25 of 26

Hardware Monitor circuits




Temperature Sensing



Voltage Sensing



PWM Circuit for FAN speed control



JET WAY INFORMATION			
Title W83697HF (LPC I/O + H/W + FLASH RO MIF)			
Size B	Document Number J-630CF REV.30	Rev 30	
Date	Saturday, August 11, 2001	Sheet	26 of 26

www.s-manuals.com