

Tempest i5000XT ///

S2696

Version 1.30

Copyright

Copyright © TYAN Computer Corporation, 2006. All rights reserved. No part of this manual may be reproduced or translated without prior written consent from TYAN Computer Corp.

Trademark

All registered and unregistered trademarks and company names contained in this manual are property of their respective owners including, but not limited to the following.

TYAN, Tempest i5000XT are trademarks of TYAN Computer Corporation. Intel, Greencreek, and combinations thereof are trademarks of Intel Corporation. Phoenix, Phoenix-Award BIOS are trademarks of Phoenix Technologies.

Notice

Information contained in this document is furnished by TYAN Computer Corporation and has been reviewed for accuracy and reliability prior to printing. TYAN assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TYAN products including liability or warranties relating to fitness for a particular purpose or merchantability. TYAN retains the right to make changes to product descriptions and/or specifications at any time, without notice. In no event will TYAN be held liable for any direct or indirect, incidental or consequential damage, loss of use, loss of data or other malady resulting from errors or inaccuracies of information contained in this document.


Table of Contents

	the box contents!	3
Chapt	ter 1: Introduction	
1.1	Congratulations	5
1.2	Hardware Specifications	5
Chapt	ter 2: Board Installation	
2.1	Board Image	8
2.2	Block Diagram	9
2.3	Board Parts, Jumpers and Connectors	10
2.4	Tips on Installing Motherboard in Chassis	19
2.5	Installing the Processor(s)	20
2.6	Installing the Memory	23
2.7	Attaching Drive Cables	25
2.8	Installing Add-in Cards	27
2.9	Connecting External Devices	28
2.10	Installing the Power Supply	29
2.11	Finishing up	29
Chapt	ter 3: BIOS Setup	
3.1	About the BIOS	30
3.2	BIOS Main Menu	32
3.3	Advanced Menu	38
3.4	Security Menu	55
3.5	Power Menu	57
3.5	Boot Menu	58
3.6	Exit Menu	60
Chapt	ter 4: Diagnostics	
4.1	Beep Codes	61
4.2	Flash Utility	61
4.3	BIOS Post Code	62
Appe	ndix I: SMDC Information	
Appe	ndix II: How to Make a Driver Diskette	
Gloss	ary	

Check the box contents!

	1x Tempest i5000XT motherboard
\$	1x 34-Pin floppy drive cable
2	1 x Ultra-DMA-100/66/33 IDE cable
	3 x Serial ATA power cable
3	6 x Serial ATA Cable
	1x Cable set: 9-pin Serial and 25-pin Parallel
D	1 x USB2.0 cable
	2 x SAS cable
	1 x Tempest i5000XT user's manual
	1 x Tempest i5000XT Quick Reference guide
•	1 x TYAN driver CD
(In Edward	1 x I/O shield

If any of these items are missing, please contact your vendor/dealer for replacement before continuing with the installation process.



Chapter 1: Introduction

1.1 - Congratulations

You have purchased one of the most powerful workstation solutions. The S2696 is a flexible Intel[®] platform for multiple applications, based on the Intel[®] 5000X (Greencreek) MCH and ESB2 chipsets.

Designed with the Dual LGA771 sockets, the S2696 supports Intel[®] Xeon[®] Multi-core processors and 16/32GB DDR2-533/667 FB-DIMM memory. The S2696 is also featured with an integrated Dual Gigabit Ethernet LAN, six SATA ports and eight SAS ports based on the integrated LSI SAS controller. It's ideally design to provide a versatile workstation platform.

Remember to visit TYAN's Website at http://www.TYAN.com. There you can find information on all of TYAN's products with FAQs, online manuals and BIOS upgrades.

1.2 - Hardware Specifications

Processor

- •Dual LGA771 sockets
- Supports up to (2) Intel[®] Xeon[®] Multi-core processors
- •VRD 11.0

Chipset

- •Intel® 5000X (Greencreek) MCH and ESB2 chipset
- •Supports 1333/1066/667 MHz FSB
- •Winbond W83627EHG Super I/O Chip

Memory

- Eight (8) 240-pin DDR2 FB-DIMM* sockets
- •4 memory channels
- •Supports ECC DIMMs
- •Maximum of 16/32GB DDR2-533/667
- *FB-DIMM: Fully Buffered DIMM

Integrated SATA-II RAID

- •Six (6) SATA-II ports
- •3.0 Gb/s per port
- •RAID 0, 1, 5, 10 support

Integrated LAN Controllers

- Intel Gigabit from ESB2 (w/ dual ports "Gilgal")
- •Two RJ-45 ports with LEDs

Integrated FireWire (1394a) Controller

- •TI TSB43AB22 1394a controller
- •1394a channel for rear (connector)
- •1394a channel for front (header)

Integrated Audio Controller

- •HDA link
- •Realtek ALC888 controller (High Definition Audio)
- •Line-in, Line-out, Mic-in rear ports
- •Front panel audio header
- •CD-in, Aux headers(4-pin configuration)
- •SPDIF in/out in rear

Expansion Slots

- •Two (2) PCI Express x16 slots (one with x4 signal from ESB2)
- •One (1) PCI Express x8 slot (x4 signal from ESB2)
- •Two (2) PCI-X 133/100MHz slots from ESB2
- •One (1) PCI 32-bit 33MHz slot
- •Total six expansion slots

Integrated I/O

- •One (1) 9-pin 16550 UART serial port
- •Eight USB 2.0 ports (four at rear I/O, four for two pin headers)
- •PS/2 mouse and keyboard connectors
- •Six (6) standard/integrated SATA connectors
- •Two (2) RJ-45 10/100/1000 LAN ports
- •One (1) IDE and one (1) floppy connectors
- •Eight (8) SAS ports

System Management

- •ADI ADT7470 Hardware Monitor
- •CPU thermal & voltage monitor support
- •Five (5) fan headers (4-pin configuration)

Integrated SAS (Optional)

- •LSI 1068E SAS controller
- •Operates at PCI-E x4 bus from ESB2
- •Eight (8) SAS ports
- •Supports 1.5 and 3.0 Gb/s SAS and SATA data transfer rates.
- •Raid support: IM/IME/IS

BIOS

- •Phoenix® BIOS on 8Mbit Flash ROM
- •Supports ACPI 2.0
- •PXE via Ethernet, USB device boot
- •PnP, DMI 2.0, WfM 2.0 power management
- •User-configurable H/W monitoring
- Auto-configuration of hard disk types
- Multiple boot options
- •48-bit LBA support

Trusted Platform Management (TPM)

Infineon SLB9635TT 1.2 (with 5000X-G chipset)

Form Factor

- •SSI/Extended ATX (12" x 13")
- •EPS12V/SSI (24+8+4 pin) power connectors
- Stacked PS/2 keyboard and mouse connectors
- Stacked Serial (1) and parallel (1) connectors
- •Two stacked USB 2.0 (two) and RJ-45 (1) connectors
- •FireWire (1394a) connector
- Stacked Line-in, Line-out, Mic-in audio connectors

Regulatory

- •FCC Class B (DoC)/BSMI
- •European Community CE (DoC)

Software Specifications

OS (Operating System) Support

Microsoft Windows 2000 Pro Microsoft Windows XP Pro (32-bit) Microsoft Windows XP Pro (64-bit)

TYAN reserves the right to add support or discontinue support for any OS with or without notice.

Chapter 2: Board Installation

You are now ready to install your motherboard. The mounting hole pattern of the S2696 matches the Extended ATX specification. Before continuing with installation, confirm that your chassis supports an Extended ATX motherboard.

How to install our products right... the first time

The first thing you should do is reading this user's manual. It contains important information that will make configuration and setup much easier. Here are some precautions you should take when installing your motherboard:

- (1) Ground yourself properly before removing your motherboard from the antistatic bag. Unplug the power from your computer power supply and then touch a safely grounded object to release static charge (i.e. power supply case). For the safest conditions, TYAN recommends wearing a static safety wrist strap.
- (2) Hold the motherboard by its edges and do not touch the bottom of the board, or flex the board in any way.
- (3) Avoid touching the motherboard components, IC chips, connectors, memory modules, and leads.
- (4) Place the motherboard on a grounded antistatic surface or on the antistatic bag that the board was shipped in.
- (5) Inspect the board for damage.

The following pages include details on how to install your motherboard into your chassis, as well as installing the processor, memory, disk drives and cables.

NOTE


DO NOT APPLY POWER TO THE BOARD IF IT HAS BEEN DAMAGED

2.1- Board Image




This picture is representative of the latest board revision available at the time of publishing. The board you receive may or may not look exactly like the above picture.

2.2 - Block Diagram



S2696 Block Diagram

2.3 - Board Parts, Jumpers and Connectors




This diagram is representative of the latest board revision available at the time of publishing. The board you receive may not look exactly like the above diagram.

Jumper Legend

OPEN - Jumper OFF, without jumper cover
CLOSED – Jumper ON, with jumper cover

Jumper/Connector	Function
JP1	Internal Buzzer Jumper
J15	Audio Front Panel
JP7/JP8	LAN Enable/Disable Jumper
E50	CMOS Clear Jumper
JP10	PS/2 Devices Wake up Enable Jumper
JP14	FW Write Protect Jumper
JP16	PCI-X Frequency Setting Jumper
JP19	Chassis Intrusion Jumper
JP23	BIOS Recovery Jumper
J84/J85	USB 2.0 Connector
J7	Front Panel Header
P17	HDA Digital Header
SATA-II 0/1/2/3/4/5	SATA-II Connectors
SAS 0/1/2/3/4/5/6/7	SAS Connectors
CPU0 FAN / CPU1 FAN	CPU0/1 Fan Connectors



JP1: Internal Buzzer Enable/Disable Jumper

1	Use this jumper to disable the onboard internal Buzzer.
1 (Default)	Use this jumper to enable the onboard internal Buzzer.

E50: CMOS Clear Jumper


3 1	Use this jumper when you have forgotten your system/setup password or need to clear the system BIOS settings.	
Normal (Default)	How to clear the CMOS data	
3 1 Clear	 Power off system and disconnect the power supply from the AC source Use jumper cap to close pin_2 and 3 for several seconds to clear the CMOS Replace the jumper cap to close pin_1 and 2 Reconnect the power supply to the AC source and power on the system 	

J15: Audio Front Panel

AUD_MIC_L	1 🔳	2	GND
AUD_MIC_R	3 ■	4	PRESENCE
AUD_HP_R	5 ■	6	MIC_sence_return
Sense_send	7 🔳	■ 8	KEY
AUD_HP_L	9 🔳	1 0	HP_sense_return

JP7/JP8: LAN Enable/Disable Jumper

1 3 (Default)	JP7: Enable the 1 st LAN port JP8: Enable the 2 nd LAN port
1 3	JP7: Disable the 1 st LAN port JP8: Disable the 2 nd LAN port



JP14: FWH Write Protect Jumper

1 (Default)	Use this jumper to disable the FWH write protect.
1	Use this jumper to enable the FWH write protect.

JP10: PS/2 Devices Wake up Jumper

1 3	Use this jumper to disable the PS/2 devices from waking up.
1 3 (Default)	Use this jumper to enable the waking up of the PS/2 devices.


JP19: Chassis Intrusion Jumper

1 3 (Default)	Use this jumper to disable the system chassis intrusion alarm.
1 3	Use this jumper to trigger the system chassis intrusion alarm.

J84/J85: Front Panel USB2.0 Connectors

11 1	Use these two headers to connect the USB devices via the enclosed USB cable.
------	--

Key	1 🔳	2	Reserved
Power	3 ■	■ 4	Power
USB_A-	5 ■	1 6	USB_B-
USB_A+	7 🔳	■ 8	USB_B+
GND	9 🔳	■ 10	GND
Key	11	■ 12	NC



JP23: BIOS Recovery Jumper

1 (Default)	No BIOS recovery function
1	BIOS will be forced into recovery. BIOS image will be loaded from floppy.

JP16: PCI-X Frequency Setting Jumper

3 1 (Default)	Use this jumper to set the PCI-X frequency at 133MHz.
3	Use this jumper to set the PCI-X frequency at
1	100MHz.
3 1	Use this jumper to set the PCI-X frequency at 66MHz.

P17: Intel HD Audio Digital Header

Intel HD Audio Digital Header is used to support one HD Codec on a cabled up card.

BCLK	1 🔳	■ 2	GND
RST#	3 ■	4	DVDD_IO
SYNC	5 ■	1 6	GND
SDO	7 🔳	■ 8	3.3V_DVDD_CORE
SDI	9 🔳	1 0	+12V
Reserved	11	■ 12	KEY
Reserved	13	■ 14	3.3V_DUAL
Reserved	15■	■ 16	GND


SATA-II 0/1/2/3/4/5: SATA-II Connector

	7	GND	Connects to the SATA-II ready drives via the
7 🗉 _	6	RXP	SATA-II cable
	5	RXN	
	4	GND	You may use these six SATA-II ports for
	3	TXN	RAID 0, 1, 5 and 10 through the embedded
1 🗖	2	TXP	Intel ESB2 chipset.
	1	GND	

SAS 0/1/2/3/4/5/6/7: SAS Connector

Г		7	GND	Connects to the SAS ready drives via the SAS
7		6	RXP	cable or SATA ready drives via the SATA cable
		5	RXN	
		4	GND	You may use these eight SAS ports to have
		3	TXN	the support of RAID IM, IME and IS through
1	•	2	TXP	the embedded LSI1068E chip.
-		1	GND	

CPU0 FAN/CPU1 FAN: CPU0/1 Fan Connectors



J7: Front Panel Header

The Front Panel Header is used to connect some control or signal wires from motherboard to chassis, such as HDD LED, power LED, power button, and reset button.

OND	. 🖃		ODKD OUT I
GND	1 💻	2	SPKR_OUT_L
SLP_LED +	3 ■	4	KEY
KEY	5 🔳	• 6	GND
PWR_LED +_0	7 🔳	8	SPKR_OUT_H
PWR_LED +_1	9 🔳	1 0	NC
GND	11 🔳	1 2	NC
3.3V	13 🔳	1 4	KEY
MSG_LED	15 🔳	1 6	NC
KEY	17 🔳	1 8	SCSI_LED0
3.3V	19 🔳	2 0	SCSI_LED1
HDD_LED -	21 🔳	2 2	NC
GND	23 🔳	2 4	KEY
PWRBTN_N	25 🔳	■ 26	GND
SLPBTN_N	27 🔳	■ 28	GND
RESET_N	29 🔳	■ 30	GND


2.4 - Tips on Installing Motherboard in Chassis

Before installing your motherboard, make sure your chassis has the necessary motherboard support studs installed. These studs are usually metal and are gold in color. Usually, the chassis manufacturer will pre-install the support studs. If you are unsure of stud placement, simply lay the motherboard inside the chassis and align the screw holes of the motherboard to the studs inside the case. If there are any studs missing, you will know right away since the motherboard will not be able to be securely installed.

Some chassis' include plastic studs instead of metal. Although the plastic studs are usable, TYAN recommends using metal studs with screws that will fasten the motherboard more securely in place.

Below is a chart detailing what the most common motherboard studs look like and how they should be installed.

Mounting the Motherboard



2.5 - Installing the Processor(s)

Your S2696 supports the latest processor technologies from Intel. Check the TYAN website for latest processor support:

http://www.tyan.com

Processor Installation

The processor should be installed carefully. Make sure you are wearing an antistatic strap and handle the processor as little as possible. Follow these instructions to install your processor

 Locate the processor socket on the motherboard and lift the protective cover off as shown.





This new processor socket designed by Intel is easily damaged. The processor has to be installed very carefully to prevent the contact pins in the socket from breaking. It is strongly recommended that the processor installation process should be handled by an experienced technician.


2. Pull the locking lever out of it's locked position and let it spring into the open position.





3. Lift the metal cover to expose the socket interior and place the socket in as





Pin 1

Close the cover and return the locking lever to its locked position.







Repeat this procedure for the second processor socket.

5. 6. Turn the board upside down and insert the heat sink spring mechanism as shown. The heat sink spring may be already pre-installed by the manufacturer.



7. Turn the board the right way up again and screw the heat sink into place.





8. Repeat this procedure for the second processor.

Cooling Fan Installation

After you have installed the processor, the heatsink should be installed to ensure that the processor runs efficiently and does not overheat. Use heatsink for best results.

Follow these instructions to install the heatsink shown.

- 1. Apply some (a little will work, more doesn't equal better performance) thermal compound to the top of the processor. Try and apply a thin, even layer over the top of the processor.
- 2. Align the heatsink with the four holes around the processor socket.
- 3. Press the heatsink down until the four screws are securely seated in the holes.
- 4. Use a screw driver to secure the four screws.

2.6 - Installing the Memory

Before installing memory, ensure that the memory you have is compatible with the motherboard and processor. Only DDR2-533/667 FB-DIMM modules are required. Check the TYAN Web site at: **www.tyan.com** for details of the type of memory recommended for your motherboard.

The following diagram shows common types of FBD memory modules.



Key points to note before installing memory:

- Only DDR2 533/667 FB-DIMM ECC memory modules are supported.
- All installed memory will automatically be detected and no jumpers or settings need changing.
- The S2696 supports up to 32GB of memory.

The following chart outlines the suggested rules for populating memory.

Memory Population Rules

Channel	Single	Dual	Four	Four
DIMM				
DDR2 FBDIMM1	Х	Х	х	Х
DDR2 FBDIMM2				Х
DDR2 FBDIMM3		Х	Х	Х
DDR2 FBDIMM4				Х
DDR2 FBDIMM5			Х	Х
DDR2 FBDIMM6				Х
DDR2 FBDIMM7			Х	Х
DDR2 FBDIMM8				Х



Notes


The S2696 only supports DDR2 FB-DIMM.

Registered Memory Module are NOT supported.


Memory Installation Procedure

Follow these instructions to install memory modules into the S2696.


1. Press the locking levers in the direction shown in the following illustration.



Align the memory module with the socket. The memory module is keyed to fit only one way in the socket. 2.



Seat the module firmly into the socket by gently pressing down until it sits flush with the socket. The locking levers pop up into place.




2.7 - Attaching Drive Cables

Attaching IDE Drive Cable

Attaching the IDE drive cable is simple. These cables are "keyed" to only allow them to be connected in the correct manner. TYAN motherboards have two on-board IDE channels, each supporting two drives. The black connector designates the Primary channel, while the white connector designates the Secondary channel.

Attaching IDE cables to the IDE connectors is illustrated below:



Simply plug in the BLUE END of the IDE cable into the motherboard IDE connector, and the other end(s) into the drive(s). Each standard IDE cable has three connectors, two of which are closer together. The BLUE connector that is furthest away from the other two is the end that connects to the motherboard. The other two connectors are used to connect to drives.

NOTE: Always remember to properly set the drive jumpers. If only using one device on a channel, it must be set as Master for the BIOS to detect it.

TIP: Pin 1 on the IDE cable (usually designated by a colored wire) faces the drive's power connector.


Attaching Serial ATA Cables

The S2696 is also equipped with 6 Serial ATA (SATA) channels. Connections for these drives are also very simple.

There is no need to set Master/Slave jumpers on SATA drives.

Tyan has supplied two SATA cables and one SATA power adapter. If you are in need of other cables or power adapters please contact your place of purchase.

The following pictures illustrate how to connect an SATA drive




- 1.SATA drive cable connection
- 2. SATA drive power connection
- 3. SATA cable motherboard connector
- 4. SATA drive power adapter

Attaching Floppy Drive Cables

Attaching floppy diskette drives are done in a similar manner to hard drives. See the picture below for an example of a floppy cable. Most of the current floppy drives on the market require that the cable be installed with the colored stripe positioned next to the power connector. In most cases, there will be a key pin on the cable which will force a proper connection of the cable.


Twist at the end of the ribbon cable



Attach first floppy drive (drive A:) to the end of the cable with the twist in it. Drive B: is usually connected to the next possible connector on the cable (the second or third connector after you install Drive A:).

2.8 - Installing Add-In Cards

Before installing add-in cards, it's helpful to know if they are fully compatible with your motherboard. For this reason, we've provided the diagrams below, showing the slots that appear on your motherboard.



Simply find the appropriate slot for your add-in card and insert the card firmly. Do not force any add-in cards into any slots if they do not seat in place. It is better to try another slot or return the faulty card rather than damaging both the motherboard and the add-in card.

PCI IDESELs and IRQ Assignments


Slot or Device	IDSEL#	PIRQ 0 (INT A)	PIRO 1 (INT B)	PIRO 2 (INT C)	IRQ 3 (INT D)
PCIX1 (J25)	ESB2 PCIX_AD25	ESB2 PCIX_IRQ _N4	ESB2 PCIX_IRQ _N5	ESB2 PCIX_IRQ _N6	ESB2 PCIX_IRQ _N7
PCIX2 (J28)	ESB2 PCIX_AD26	ESB2 PCIX_IRQ _N8	ESB2 PCIX_IRQ _N9	ESB2 PCIX_IRQ _N10	ESB2 PCIX_IRQ _N11
PCI (J20)	ESB2 P_AD20	ESB2 PCI_IRQ_ N_E	ESB2 PCI_IRQ_ N_F	ESB2 PCI_IRQ_ N_G	ESB2 PCI_IRQ_ N_H
Onboard 1394(U)	ESB2 P_AD21	ESB2 PCI_IRQ_ N A			



YOU MUST ALWAYS unplug the power connector from the motherboard before performing system hardware changes. Otherwise you may damage the board and/or expansion device.

2.9 - Connecting External Devices

The following diagrams will detail the rear port stack for the S2696 motherboard:



NOTE: Peripheral devices can be plugged straight into any of these ports but software may be required to complete the installation.


Onboard LAN LED Color Definition

The three onboard Ethernet ports have green and yellow LEDs to indicate LAN status. The chart below illustrates the different LED states.

	10/100/1000 Mbps LAN Link/Activity LED Scheme					
LEFT	RIGHT	Left LED	Right LED			
10 Mbps	Link	Green	Off			
10 Mibbs	Active	Blinking Green	Off			
100 Mbps	Link	Green	Green			
100 Mbps	Active	Blinking Green	Green			
1000 Mbno	Link	Green	Yellow			
1000 Mbps	Active	Blinking Green	Yellow			
No	Link	Off	Off			

2.10 - Installing the Power Supply

There are three power connectors on your S2696. The S2696 requires that you have an EPS12V power supply that has a 24-pin, an 8-pin power connector and a 4-pin 12V power connector. Please be aware that ATX 2.x, ATX12V and ATXGES power supplies may <u>not</u> be compatible with the board and can damage the motherboard and/or CPU(s).



Applying power to the board

- 1. Connect the EPS 12V 8-pin power connector.
- 2. Connect the EPS 12V 24-pin power connector.
- 3. Connect the EPS 12V 4-pin power connector.
- 4. Connect power cable to power supply and power outlet



YOU MUST unplug the power supply before plugging the power cables to motherboard connectors.

2.11 - Finishing up

Congratulations on making it this far! You're finished setting up the hardware aspect of your computer. Before closing up your chassis, make sure that all cables and wires are connected properly, especially IDE cables and most importantly, jumpers. You may have difficulty powering on your system if the motherboard jumpers are not set correctly. In the rare circumstance that you have experienced difficulty, you can find help by asking your vendor for assistance. If they are not available for assistance, please find setup information and documentation online at our website or by calling your vendor's support line.

Chapter 3: BIOS Setup

3.1. About the BIOS

The BIOS is the basic input/output system, the firmware on the motherboard that enables your hardware to interface with your software. The BIOS determines what a computer can do without accessing programs from a disk. The BIOS contains all the code required to control the keyboard, display screen, disk drives, serial communications, and a number of miscellaneous functions. This chapter describes the various BIOS settings that can be used to configure your system.

The BIOS section of this manual is subject to change without notice and is provided for reference purposes only. The settings and configurations of the BIOS are current at the time of print and are subject to change, and therefore may not match exactly what is displayed on screen.

This section describes the BIOS setup program. The setup program lets you modify basic configuration settings. The settings are then stored in a dedicated, battery-backed memory (called NVRAM) that retains the information even when the power is turned off.

To start the BIOS setup utility:

- 1. Turn on or reboot your system.
- 2. Press during POST (F4 on remote console) to start the BIOS setup utility.

3.1.1 Setup Basics

The table below shows how to navigate in the setup program using the keyboard.

Key	Function
Tab	Moves from one selection to the next
Left/Right Arrow Keys	Changes from one menu to the next
Up/Down Arrow Keys	Moves between selections
Enter	Opens highlighted section
PgUp/PgDn Keys	Changes settings.

3.1.2 Getting Help

Pressing [F1] will display a small help window that describes the appropriate keys to use and the possible selections for the highlighted item. To exit the Help Window, press [ESC] or the [F1] key again.

3.1.3 In Case of Problems

If you have trouble booting your computer after making and saving the changes with the BIOS setup program, you can restart the computer by holding the power button down until the computer shuts off (usually within 4 seconds); resetting by pressing CTRL-ALT-DEL; or clearing the CMOS. The best advice is to only alter settings that you thoroughly understand. In particular, do not change settings in the Chipset section unless you are absolutely sure of what you are doing. The Chipset defaults have been carefully chosen either by TYAN or your system manufacturer for best performance and reliability. Even a seemingly small change to the Chipset setup options may cause the system to become unstable or unusable.

3.1.4 Setup Variations

Not all systems have the same BIOS setup layout or options. While the basic look and function of the BIOS setup remains more or less the same for most systems, the appearance of your Setup screen may differ from the charts shown in this section. Each system design and chipset combination requires a custom configuration. In addition, the final appearance of the Setup program depends on the system designer. Your system designer may decide that certain items should not be available for user configuration, and remove them from the BIOS setup program.

NOTE: The following pages provide the details of BIOS menu. Please be noticed that the BIOS menu are continually changing due to the BIOS updating. The BIOS menu provided are the most updated ones when this manual is written. Please visit Tyan's website at http://www.tyan.com for the information of BIOS updating.

3.2 BIOS Main Menu

In this section, you can alter general features such as the date and time, as well as access to the IDE configuration options. Note that the options listed below are for options that can directly be changed within the Main Setup screen.

	PhoenixBIOS Setup Utility							
Main	Advanced	Sec	urity	Power	Boot	Exit		
System Time:		xx:xx:xx]			Item Spec	cific Help		
System Date:	Ŋ	XXXX-XX-X	x]					
Legacy Diskette A	A: [1	1.44/1.25	MB 3½	"]		ift-Tab], or lects field.		
 IDE Channel 0 IDE Channel 0 SATA Port 1 SATA Port 2 SATA Port 1 SATA Port 2 								
► Memory Cache								
► Board Informat	on							
System Memory: Extended Memory	ř.	xxxx KB] xxxx KB]						
F1 Help ↑ · · · · · · · · · · · · · · · · · ·	Select Item Select Menu		•	e Values ▶ Sub-Me		etup Defaults ave and Exit		

System Time / Date setup

System Time: Adjusts the system clock. HHHours (24hr. format)

MMMinutes SSSeconds

System Date: Adjusts the system date.

MMMonths **DDDays** YYYYYears

 $\begin{tabular}{ll} \textbf{Legacy Diskette A} \\ \textbf{Defines the floppy drive type NONE / 360K, 5.25 in / 1.2 M, 5.25 in / 720 K, 3.5 in / 1.44 M,} \\ \end{tabular}$ 3.5 in / 2.88 M, 3.5 in

System Memory

This display allows you to change the amount of system memory present on the system.

Extended Memory

This displays/allows you to change the amount of extended memory present on the system.

3.2.1 IDE Channel 0/1 Setup

Computer detects IDE drive type from drive C to drive F.

Press **Enter** on any of the Channel 0, Channel 1 options to view advanced details of the corresponding drive. The system displays advanced details like the number of heads/cylinders/sectors on the detected disk and the maximum storage capacity of the disk.

PhoenixBIOS Setup Utility						
Main	Advanced	Securit	ty	Power	Boot	Exit
Typo:	. [Auto]			Item Specific Help		
Multi-Sector Tra LBA Mode Conti 32 Bit I/O: Transfer Mode: Ultra DMA Mode	ontrol: [Disabled] [Disabled] le: [Standard] ode: [Disabled]			User = your enter parameters of hard-disk drive installed at this connection. Auto = autotypes hard-disk drive installed here. 1-39 = you select predetermined type of hard-disk drive installed here. CD-ROM = a CD-ROM drive is installed here. ATAPI Removable = removable disk drive is installed here.		
F1 Help ↑ ↓ Select Item -/+ Change Values F9 Setup Defaults						
Esc Exit ←→ Select Menu Enter Select ► Sub-Menu F10 Save and Exit						

The system displays advanced details like the number of heads/cylinders/sectors on the detected disk and the maximum storage capacity of the disk.

This option lets you set the following hard disk parameters:

Type

Selects the type of device connected to the system. **Auto** / CD/DVD / Not Installed / ARMD

Multi-Sector Transfers

This option allows you to specify the number of sectors per block for multiple sector transfers.

Disabled/ 2 Sectors / 4 Sectors / 8 Sectors / 16 Sectors

LBA Mode Control

Enables or disables LBA Mode.

When LBA is turned on, the BIOS will enable geometry translation. This translation may be done in the same way that it is done in Extended CHS or large mode, or it may be done using a different algorithm called LBA-assist translation. The translated geometry is still what is presented to the operating system for use in Int 13h calls. The difference between LBA and ECHS is that when using ECHS the BIOS translates the parameters used by these calls from the translated geometry to the drive's logical geometry. With LBA, it translates from the translated geometry directly into a logical block (sector) number.

Disabled / Enabled

32 Bit I/O

Enables or disables 32 bit data transfer mode.

Enabling this option causes the PCI hard disk interface controller to bundle together two 16-bit chunks of data from the drive into a 32-bit group, which is then transmitted to the processor or memory. This results in a small performance increase.

Disabled / Enabled

Transfer Mode

These modes determine the speed at which data is transferred to and from the drive. The Auto option automatically determines the correct transfer rates.

Standard / Fast PIO 1 / Fast PIO 2 / Fast PIO 3 / Fast PIO 4 / FPIO 3 / DMA 1 / FPIO 4 / DMA 2

Ultra DMA Mode

Enables or disables Ultra DMA Mode.

Ultra DMA (UDMA, or, more accurately, Ultra DMA/33) is a protocol for transferring data between a hard disk drive through the computer's data paths (or bus) to the computer's random access memory (RAM). The Ultra DMA/33 protocol transfers data in burst mode at a rate of 33.3 MBps (megabytes per second), twice as fast as the previous Direct Memory Access (DMA) interface. Ultra DMA support in your computer means that it will boot (start) and open new applications more quickly. It will also help users of graphics-intensive and other applications that require large amounts of access to data on the hard drive. Ultra DMA uses Cyclical Redundancy Checking (CRC), offering a new level of data protection.

Disabled / Mode 0 / Mode 1 / Mode 2 / Mode 3 / Mode 4 / Mode 5 / Mode 6

3.2.2 Memory Cache

This setting allows you to tweak the various cache settings for optimal performance of your system. Press Enter to display the various cache settings.

PhoenixBIOS Setu					
Main Advanced Security	Power Boot Exit				
Memory Cache	Item Specific Help				
Cache System BIOS area: [Write Pro Cache Video BIOS area: [Write Pro Cache Base 0-512K: [Write Back Cache Base 512K-640K: [Write Back Cache Extended Memory Area: [Write Back Cache B000 – AFFF: [Disabled] Cache B000 – BFFF: [Write Pro Cache CC00 – CFFF: [Write Pro Cache D000 – D3FF: [Disabled] Cache D400 – D7FF: [Disabled] Cache D800 – D8FF: [Disabled] Cache D800 – D8FF: [Disabled] Cache D800 – D8FF: [Disabled] Cache D600 – D8FF: [Disabled] Cache D600 – D8FF: [Write Pro Cache E400 – E7FF: [Write Pro Cache E400 – E7FF: [Write Pro Cache E600 – EFFF: [Write Pro Cache E600 – EFFF] [Write P600 – Write P600 – Writ	tect] k] k k k tect] tect] tect] tect] tect] tect]				
F1 Help ↑ ↓ Select Item -/+ Change Values F9 Setup Defaults Esc Exit ← → Select Menu Enter Select ▶ Sub-Menu F10 Save and Exit					

Cache System BIOS Area

This feature is only available when the system BIOS is shadowed. It enables or disables the caching of the system BIOS ROM at F0000h-FFFFFh via the L2 cache. This greatly speeds up accesses to the system BIOS. However, this does not necessarily make the system perform better because the OS does not need to access the system BIOS often.

As such, it would be a waste of L2 cache bandwidth to cache the system BIOS instead of data that are more critical to the system's performance. In addition, if any program writes into this memory area, it will result in a system crash. So, it is recommended that you write protect this area for optimal system performance.

Uncached / Write Protect

Cache Video BIOS Area

This feature is only valid when the video BIOS is shadowed. It enables or disables the caching of the video BIOS ROM at C0000h-C7FFFh via the L2 cache. This greatly speeds up accesses to the video BIOS. However, this does not necessarily make the system perform better because the OS bypasses the BIOS and uses the graphics driver to access the video card's hardware directly.

As such, it would be a waste of L2 cache bandwidth to cache the video BIOS instead of data that are more critical to the system's performance. In addition, if any program writes into this memory area, it will result in a system crash. So, it is recommended that you write protect this area for optimal system performance.

Uncached / Write Protect

Cache Base 0-512K

This feature allows you to control caching of 512K base memory.

Uncached / Write Through / Write Protect / Write Back

Cache Base 512K-640K

This feature allows you to control caching of 512K 640K base memory.

Uncached / Write Through / Write Protect / Write Back

Cache Extended Memory Area

This feature allows you to control caching of system memory above one megabyte.

Uncached / Write Through / Write Protect / Write Back

Cache A000-AFFF/B000-BFFF

These features allow you to control caching of A000-AFFF/B000-BFFF memory. **Disabled** / USMC Caching / Write Through / Write Protect / Write Back

Cahe C8000-CBFF/Cache CC00-CFFF

These features allow you to control caching of C8000-CBFF/CC00-CFFF memory.

Disabled / Write Through / Write Protect / Write Back

Cahe D000-D3FF/Cahe D400-D7FF/Cache D800-DBFF/Cahe DC00-DFFF

These features allow you to control caching of D000-D3FF/D400-D7FF/D800-D8FF/DC00-DFFF memory.

Disabled / Write Through / Write Protect / Write Back

Cache E000-E3FF/Cache E400-E7FF / Cache E8000-EBFF / Cache EC00-EFFF

These features allow you to control caching of C8000-CBFF/CC00-CFFF/Cache E8000-EBFF / Cache EC00-EFFF memory.

Disabled / Write Through / Write Protect / Write Back

3.2.3 Board Information

This displays motherboard and BIOS version information.

	PhoenixBIOS Setup Utility					
Main	Advanced	Security	Power	Boot	Exit	
	Board Inform	ation		Item Specifi	c Help	
Bios Version Bios Build Date Board Mfg Board						
F1 Help	↓ Select Item	-/+ Chan	ge Values	F9 Setu	ıp Defaults	
	→ Select Menu		•		e and Exit	

3.3 Advanced Menu

This section facilitates configuring advanced BIOS options for your system.

PhoenixBIOS Setup Utility						
Main	Advanced	Security	Power	Boot	Exit	
		•		Item Specific	Help	
 Advanced Diskette Cc ATA Contr LSI SAS In Integrated Integrated Integrated Integrated Integrated I/O Device 	at Logging Chipset Control Processor Options controller coller terface Network Interface Audio 1394: USB Configuration	[Auto] [Enable]		Hardware m configuration		
► PCI Config Reset Config		[No]				
F1 Help Esc Exit	↑ ↓ Select Item ← → Select Menu		nge Values ect ▶ Sub-M		up Defaults e and Exit	

Integrated Audio

This feature is used to configure the audio controller.

Disabled / Auto

Integrated 1394

This feature is used to enable the integrated 1394 controller.

Enabled / Disabled

Reset Configuration Data

If you install a new piece of hardware or modify your computer's hardware configuration, the BIOS will automatically detect the changes and reconfigure the ESCD (Extended System Configuration Data). Therefore, there is usually no need to manually force the BIOS to reconfigure the ESCD.

However, sometimes, the BIOS may not be able to detect the hardware changes. A serious resource conflict may occur and the operating system may not even boot as a result. This is where the Reset Configuration Data BIOS feature comes in.

This BIOS feature allows you to manually force the BIOS to clear the previously saved ESCD data and reconfigure the settings. All you need to do is enable this

BIOS feature and then reboot your computer. The new ESCD should resolve the conflict and allow the operating system to load normally. Please note that the BIOS will automatically reset it to the default setting of No after reconfiguring the new ESCD. So, there is no need for you to manually disable this feature after rebooting.

No / Yes

3.3.1 Hardware Monitoring

This displays critical system parameters like CPU speed, fan speeds, voltage levels and CPU temperature.

	Ph	oenixBIOS Se	tup Utility		
Main	Advanced	Security	Power	Boot	Exit
	Hardware Mo	nitoring		Item Specific	c Help
FAN Speed CPU Temp I ▶Realtime s	Reading	[Full Spe [Auto]	eed]		
F1 Help Esc Exit	↑ ↓ Select Item ← → Select Menu		ge Values t ▶ Sub-Me	F9 Setu enu F10 Save	p Defaults and Exit

FAN Speed Control

This feature is used to control the fan speed.

Auto: Optimum temperature control at maximum CPU performance Full Speed: All fans are working at full speed.

CPU Temp Reading
This item is used to configure the CPU temperature reading.
Auto / Diode / PECI

3.3.1.1 Realtime Sensors

This screen contains the information from motherboard hardware monitor sensors, such as temperature and fan speed.

Main Advanced Security Power Boot Exit CPU0 Temperature xxx C CPU1 Temperature xxxx C CPU0 Fan (Fan0) xxxx RPM CPU1 Fan (Fan1) xxxx RPM Rear Fan (Fan3) xxxx RPM Front Fan (Fan2) xxxx RPM PCI Area Fan (Fan4) xxxx RPM CPU0 Core voltage xxxx V CPU VTT xxxx V VCC 1.5V xxxx V VCC 3.3V xxxx V VCC 5V xxxx V VCC 5V xxxx V VCC12V xxxx V F1 Help ↑ Select Item -/+ Change Values F9 Setup Defaults Esc Exit Select Menu F10 Save and Exit	PhoenixBIOS Setup Utility						
CPU0 Temperature xxx C CPU1 Temperature xxx C CPU1 Fan (Fan0) xxxx RPM CPU1 Fan (Fan1) xxxx RPM Rear Fan (Fan3) xxxx RPM Front Fan (Fan2) xxxx RPM PCI Area Fan (Fan4) xxxx RPM CPU0 Core voltage xxxx V CPU1 VCore voltage xxxx V CPU VTT xxxx V VCC 1.5V xxxx V VCC 3.3V xxxx V VCC 5V xxxx V VCC 5V xxxx V VCC 12V Select Item -/+ Change Values F9 Setup Defaults	Main Advanced			Boot	Exit		
CPU0 Fan (Fan0)	Realtime	e Sensors		Item Specific F	lelp		
· · · · · · · · · · · · · · · · · · ·	CPU1 Temperature CPU0 Fan (Fan0) CPU1 Fan (Fan1) Rear Fan (Fan3) Front Fan (Fan2) PCI Area Fan (Fan4) CPU0 Core voltage CPU1 VCore voltage CPU VTT VCC 1.5V VCC 3.3V VCC 5V	XXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX	RPM RPM RPM RPM RPM V V V V V				
			•	•			

3.3.2 BIOS Event Logging

	Ph	oenixBIOS Set	up Utility		
Main	Advanced	Security	Power	Boot	Exit
	BIOS Event L	.ogging		Item Specif	ic Help
BIOS Event View BIOS of Clear BIOS	event log:	[Enabled [Enter] [Disabled			
F1 Help Esc Exit	↑ ↓ Select Item ← → Select Menu		ge Values t ► Sub-Me		up Defaults re and Exit

BIOS Event Logging
When set to [Enabled], errors will be logged to BIOS event log.
Disabled / Enabled

View BIOS event log Press [Enter] to view BIOS event log

Clear BIOS Event log
When set to [Enabled], BIOS event log will be cleared.
Disabled / Enabled

3.3.3 Advanced Chipset Control

PhoenixBIOS Setup Utility						
Main Advanced	Security	Power	Boot	Exit		
Advanced Ch	ipset Control		Item Speci	fic Help		
Crystal Beach Configuration Enable: SERR signal condition: 4GB PCI Hole Granularity: Memory Branch Mode: Branch 0 Rank Interleave: Branch 1 Rank Sparing: Branch 1 Rank Sparing: Enhanced x8 Detection: Force ITK Config Clocking: High Precision Event Timer: Snoop filter:	[Disabled] [Single bit] [256MB] [Interleave [4:1] [Disabled] [4:1] [Disabled] [Enabled] [Disabled] [Disabled]					
F1 Help ↑ ↓ Select Ite Esc Exit ← → Select Me	em -/+ Change nu Enter Select	e Values ▶ Sub-Me		tup Defaults ve and Exit		

SERR signal condition

Select ECC error conditions that SERR# be asserted.

None / Single bit / Multiple bit/ Both

4GB PCI Hole Granularity

This feature is used to select the granularity of PCI hole for PCI resource. If MTRRs are not enough, we may use this option to reduce the MTRR occupation.

256MB / 512MB / 1.0GB / 2.0GB

Memory Branch Mode

This option is used to select the type of memory operation mode. Sequential / Interleave / Mirror / Single Channel 0

Branch 0/1 Rank Sparing

This option is used to enable/disable Branch 0 rank/DIMM sparing feature.

Disabled / Enabled

Enhanced x8 Detection

This feature is used to enable/disable enhanced x8 DRAM UC error detection.

Disabled / Enabled

Force ITK Config Clocking
This feature is used to enable/disable FBD configuration for ITK test suite.

Disabled / Enabled

High Precision Event Timer:
This feature is used to enable/disable Multimedia Timer support.

Disabled / Enabled

Snoop filter

This item is used to enable the snoop filter.

Enabled / Disabled

3.3.4 Advanced Processor Options

This section allows you to fine-tune the processor options.

	oenixBIOS Setup Utility	Daat	F.:ii
Main Advanced	Security	Boot	Exit
Advanced Proces	sor Options	Item S	Specific Help
Numbers of Stop Grant Hyperthreading: Intel® Virtualization Technology Machine Checking	[Enabled] [Enabled] [Disabled] [Disabled]		
C1 Enhanced Mode	[Enabled]		
Discrete MTRR Allocation	[Disabled]		
▶CPU Cache Control			
F1 Help ↑ ↓ Select Item	-/+ Change Values	F9	Setup Defaults
Esc Exit ←→ Select Menu	Enter Select ► Sub-M	enu F1	0 Save and Exit

Main Advanc	PhoenixBIOS Setup Utility ed Security	Boot Exit
CPU Cach	e Control	Item Specific Help
DCU Prefetcher Hardware Prefetcher IP Prefetcher Adjacent Cache Line Prefetch Direct Cache Access	[Disabled] [Enabled] [Enabled] ler [Enabled] [Disabled]	
F1 Help ↑ ↓ Select Ite Esc Exit ← → Select Me	•	F9 Setup Defaults lenu F10 Save and Exit

Hyperthreading

Enable this only if you have an Intel Hyper Threading processor.
Hyper-Threading Technology enables multi-threaded software applications to execute threads in parallel. Hyper-Threading Technology provides thread-level-parallelism (TLP) on each processor resulting in increased utilization of processor execution resources. As a result, resource utilization yields higher

processing throughput. Hyper-Threading Technology is a form of simultaneous multi-threading technology (SMT) where multiple threads of software applications can be run simultaneously on one processor. This is achieved by duplicating the architectural state on each processor, while sharing one set of processor execution resources. Hyper-Threading Technology also delivers faster response times for multi-tasking workload environments. By allowing the processor to use on-die resources that would otherwise have been idle, Hyper-Threading Technology provides a performance boost on multi-threading and multi-tasking operations for the Intel NetBurst® microarchitecture.

Disabled / Enabled

C1 Enhanced Mode

This feature is used to enable the C1 Enhanced mode.

Enabled / Disabled

Discrete MTRR Allocation

This feature is used to configure the MTRR method. Disabling the feature will set the MTRR method in continuous status.

Disabled / Enabled

3.3.5 Diskette Controller

Mair		penixBIOS Setup Utility Security	Boot	Exit
IVIAII	Diskette Cont			ecific Help
Floppy disk (controller	[Enabled]		
F1 Help	A Soloet Itom	/± Changa Values	EO	Satus Dafaulte
1.0.6	the state of the s	-/+ Change Values Enter Select ▶ Sub-N		Setup Defaults Save and Exit

Floppy Disk Controller

This defines how the floppy disk controller is detected and configured.

Disabled / Enabled / Auto / OS Controlled

3.3.6 ATA Controller

This screen contains the configuration of the ATA controller.

PhoenixBIOS Setup Utility						
Main	Advanced	Security	Power	Boot	Exit	
	ATA Contro	oller		Item Speci	fic Help	
SATA R	ntroller Mode Option: AID Enable: HCI Enabel:					
F1 Help Esc Exit	↑ ↓ Select Item ← → Select Menu		ge Values t ► Sub-Me		tup Defaults re and Exit	

Parallel ATA

This feature is used to enable the PATA function.

Disabled / Enabled

Serial ATA

This feature is used to enable the SATA function.

Enabled / Disabled

SATA Controller Mode Option

This feature is used to select SATA controller mode. In "compatible mode", SATA and PATA drives are auto-detected and placed in Legacy mode. In "Enhanced (non-AHCI) mode", SATA and PATA drives are auto-detected and placed in Native IDE mode.

Compatible / Enhanced (non-AHCI)

SATA RAID Enable

This item allows you to enable the SATA RAID functionality.

Disabled / Enabled

SATA AHCI Enable

This item allows you to enable the SATA AHCI functionality.

Disabled / Enabled

If you do not want to install SATA AHCI driver, please set the SATA AHCI mode to Disabled.

3.3.7 LSI SAS Interface

This screen contains the configuration of the LSI SAS interface.

PhoenixBIOS Setup Utility					
Main	Advanced	Security	Power	Boot	Exit
	LSI SAS Inte	erface		Item Specif	fic Help
LSI SAS Co Option ROM		[Enabled [Enabled			
F1 Help Esc Exit	↑ ↓ Select Item ← → Select Menu		ge Values t ► Sub-Me		up Defaults re and Exit

Integrated SAS Interface
This feature is used to enable the LSI SAS controller.

Enabled / Disabled

Option ROM Scan
This feature is used to initialize the device expansion ROM.
Enabled / Disabled

3.3.8 Integrated Network Interface

This screen contains the configuration of the integrated network interface.

PhoenixBIOS Setup Utility					
Main	Advanced	Security	Power	Boot	Exit
	Integrated Netwo	rk Interface		Item Specif	ic Help
LAN Port0: LAN Port1: Option ROM	Scan	[Enabled] [Enabled] [Disabled			
F1 Help Esc Exit	↑ ↓ Select Item ← → Select Menu		ge Values ▶ Sub-Me		up Defaults e and Exit

LAN Port0/1

These two features are used to configure the onboard LAN controllers.

Enabled / Disabled

Option ROM Scan
This feature is used to initialize the device expansion ROM.
Enabled / Disabled

3.3.9 Integrated Audio

	Ph	oenixBIOS Se	tup Utility		
Main	Advanced	Security	Power	Boot	Exit
	Integrated A	Audio		Item Specifi	ic Help
Integrated Au	dio	[Auto]			
F1 Help ↑ ↓ Select Item -/+ Change Values F9 Setup Defaults Esc Exit ←→ Select Menu Enter Select ► Sub-Menu F10 Save and Exit					

3.3.10 Integrated 1394

	Ph	oenixBIOS Se	tup Utility		
Main	Advanced	Security	Power	Boot	Exit
	Integrated	1394		Item Specifi	ic Help
Integrated 139	4	[Enabled	1]		
F1 Help Esc Exit «	↑ ↓ Select Item → Select Menu		ge Values ct ► Sub-Me		up Defaults e and Exit

3.3.11 Integrated USB

This screen contains the configuration of the integrated USB.

	Ph	oenixBIOS Set	up Utility		
Main	Advanced	Security	Power	Boot	Exit
	Integrated	USB		Item Specif	fic Help
Integrated L	JSB1.1	[Enabled]			
Integrated L Legacy USE		[Enabled]			
F1 Help Esc Exit	↑ ↓ Select Item ← → Select Menu	,	ge Values ▶ Sub-Me		up Defaults re and Exit

Integrated USB1.1
Enable or Disable all USB devices by setting item to the desired value.

Enabled / Disabled

Integrated USB2.0

Control USB 2.0 functionality through this Setup Item.

Enabled / Disabled

Legacy USB SupportThis option is used to enable the support for legacy USB.

Enabled / Disabled

3.3.10 I/O Device Configuration

	Pho	enixBIOS Setup Utilit	У	
Main	Advanced	Security	Boot	Exit
	I/O Device Confi	guration	Item Spe	ecific Help
Serial port A Base I/O A Interrupt: Parallel port Mode: Base I/O A Interrupt: DMA chai	Address: t: Address	[Enabled] [3F8] [IRQ 3] [Enabled] [ECP] [378] [IRQ 7] [DMA 3]		
F1 Help Esc Exit ←	↑ ↓ Select Item → Select Menu	-/+ Change Valu Enter Select ▶ Su		Setup Defaults Save and Exit

Serial Port A

This defines how the first serial port is detected and configured.

Disabled / Enabled / Auto / OS Controlled

Base I/O Address:

Set the base I/O address for serial port A/B.

3F8

Interrupt:

Set the interrupt for serial port A/B.

IRQ3

Parallel Port

This defines how the parallel port is detected and configured.

Disabled / Enabled / Auto / OS Controlled

Mode

This field allows the user to select the parallel port mode.

In addition to "Output only" and "Bi-directional", there are two faster bidirectional modes available - the ECP (Extended Capabilities Port) and EPP (Enhanced Parallel Port) modes.

ECP uses the DMA protocol to achieve data transfer rates of up to 2.5 Mb/s and provides symmetric bidirectional communication. On the other hand, EPP uses existing parallel port signals to provide asymmetric bidirectional communication.

Generally, because of its FIFOs and the DMA channel it uses, ECP is good for large data transfers (useful for scanners and printers). On the other hand, EPP is better with links that switch directions frequently (like parallel port drives).

Output only / Bi-directional / EPP / ECP

Base I/O Address

Set the base I/O address for parallel port.

378

Interrupt

Set the interrupt for parallel port

IRQ7

DMA Channel

This BIOS feature determines which DMA channel the parallel port should use when it is in ECP mode.

The ECP mode uses the DMA protocol to achieve data transfer rates of up to 2.5 Mbits/s and provides symmetric bidirectional communications. For all this, it requires the use of a DMA channel.

By default, the parallel port uses DMA Channel 3 when it is in ECP mode. This works fine in most situations.

This feature is provided just in case one of your add-on cards requires the use of DMA Channel 3. In such a case, you can use this BIOS feature to force the parallel port to use the alternate DMA Channel 1.

Please note that there is no performance advantage in choosing DMA Channel 3 over DMA Channel 1 or vice versa. As long as either Channel 3 or Channel 1 is available for your parallel port to use, the parallel port will be able to function properly in ECP mode.

DMA₃

3.3.11 PCI Configuration

This screen contains the additional setup menus to configure PCI devices.

	Pho	enixBIOS Setup U	tility	
Main	Advanced	Security	Boot	Exit
	PCI Configura	ation	Item Sp	ecific Help
➤ PCI Device, ➤ PCI Device,	Slot #2 Slot #3 Slot #4 Slot #5			
F1 Help Esc Exit <	↑ ↓ Select Item ← → Select Menu	· ·		Setup Defaults Save and Exit

3.3.11.1 PCI Device, Slot # 1/2/3/4/5/6 Sub-Menu

These screens contain the setup items for configuring the specific PCI device.

	Pho	penixBIOS Setup Utilit	V	
Ma	in Advanced	Security	Boot	Exit
	PCI Device, Slot #	1/2/3/4/5/6	Item Spe	cific Help
Option ROI Latency Tir		[Enabled] [Default]		
F1 Help Esc Exit	↑ ↓ Select Item ← → Select Menu	J		Setup Defaults ave and Exit

Option ROM Scan

This feature is used to initialize the device expansion ROM.

Enabled / Disabled

Latency Timer

This feature is used to configure the minimum guaranteed time slice allotted for bus master in units of PCI bus clocks.

Default / 0020h / 0040h / 0060h / 0080h / 00A0h / 00C0h / 00E0h

3.4 Security Menu

These settings allow you to configure the security options for your system.

BIOS Setup ecurity Clear	Power	Boot	Exit
`lear			
lear	•	Item Specific	: Help
Enter] Enter]			
Normal] Disabled] Enabled]			
Jnlocked] Disabled]			
Disabled]			
U			p Defaults and Exit
	nter] nter] iormal] isabled] nabled] inlocked] isabled] isabled] change	nter] nter] iormal] iisabled] inlocked] iisabled] iisabled] iisabled]	nter] nter] iormal] isabled] inlocked] iisabled] iisabled]

The system displays the current supervisor and user passwords.

Set Supervisor Password

This option allows the supervisor to set the supervisor password to restrict access to the BIOS settings.

Set User Password

This option allows the user to set the user password.

Password on boot

When enabled, the system will ask for a password at every boot. The system will continue booting only if the correct password is entered. If the wrong password is entered three times, the system will automatically shut down.

Disabled / Enabled

Write on Flexible Disks

This item is used to configure the data written to floppy disk

Unlocked: Data can be written to floppy disk Locked: No data can be written to floppy disk.

Unlocked / Locked

BIOS Write Protect

This item is used to configure the writing protection of BIOS flash memory.

When set to enabled, the BIOS flash memory will be written protected.

Disabled / Enabled

Cabinet Monitoring

This item is used to configure the monitoring of system's housing. When enabled, the system's housing is monitored.

Disabled / Enabled

3.5 Power Menu

	Pho	oenixBIOS Setu	p Utility		
Main	Advanced	Security	Power	Boot	Exit
ACPI Save	to DAM:	[Enabled]		Item Spe	cific Help
ACITOAVE	to IVAIVI.	[Litabled]			
After Powe	r Failure:	[Power on]			
F1 Help	↑ ↓ Select Item	-/+ Chang	e Values	F9 S	Setup Defaults
Esc Exit	← → Select Menu	Enter Select	► Sub-Me	enu F10 S	ave and Exit

Enabled ACPI_Sx

This feature is used to select one of the ACPI power states: S1 or S3. If selected, the corresponding power state will be disabled.

Disabled / Enabled

After Power Failure

This option is used to specify the mode of operation after the system recovers from a power loss.

Stay off / Last State / Power On

3.6 Boot Menu

Use this screen to select options for the Boot Settings Configuration.

	Pho	enixBIOS Set	up Utility		
Main	Advanced	Security	Power	Boot	Exit
Halt on POS Summary s Quiet Boot: QuickBoot I ▶ Boot Device	creen: Mode:	[Enabled] [Enabled] [Disabled] [Enabled]		Item Spec	cific Help
F1 Help Esc Exit	↑ ↓ Select Item ← → Select Menu	,	ge Values ▶ Sub-Me		etup Defaults ave and Exit

Halt on POST Errors

This item is used to pauses and displays the setup entry or resume boot prompt if error occurs at boot. If disabled, system always attempts to boot.

Enabled / Disabled

Summary Screen

This feature is used to display the system configuration on boot.

Enabled / Disabled

Quick Boot

This feature is used to configure the boot message. Enabled: Displays OEM log instead of POST messages. Disabled: Displays normal POST messages Enabled / **Disabled**

QuickBoot Mode

This feature allows the system to skip certain tests while booting. Enabled / Disabled

3.6.1 Boot Device Priority

Use this screen to select options for the Boot Settings Configuration.

		enixBIOS Setu			
Main	Advanced	Security	Power	Boot	Exit
	Boot Device	Priority		Item Sp	ecific Help
2: 3: 4: 5: 6: 7: 8:	loppy Drives			configur <enter> collapse + or - <ctrl +="" <+="" <shift="" all="" disables="" e=""> and device u <n> May removal betweer Remova <d> Rer</d></n></ctrl></enter>	ed to view or e devices: expands or es devices with a Enter> expands 1> enables or a device. I <-> moves the up or down. y move on Hard Disk or able Disk. move a device ot installed.
F1 Help Esc Exit	↑ ↓ Select Item ← → Select Menu		e Values		Setup Defaults Save and Exit
LSC EXIL	← → Select Menu	Litter Select	► Sub-IVI	enu FIU	Save and Exit

The boot menu will list all bootable devices. Use <Enter> to expand or collapses devices with a '+' or '-'. Use <+> or <-> to arrange the priorities of all bootable devices.

3.7 Exit Menu

These settings set the exit options on your system.

	Ph	oenixBIOS Setup Uti	lity	
Ma	in Advanced	Security	Boot	Exit
Exit Saving Exit Discard Load Setup Discard Ch Save Chan	ling Changes Defaults anges		Exit sys	pecific Help stem Setup and our changes to
F1 Help Esc Exit	↑ ↓ Select Item ← → Select Menu	0		Setup Defaults Save and Exit

Exit Saving Changes

This exits BIOS setup after saving the changes made.

Exit Discarding ChangesThis exits BIOS setup after discarding the changes made.

Load Setup Defaults

Loads the factory default values.

Discard Changes

Discards all changes made without exiting BIOS setup.

Save Changes

Saves all changes made without exiting BIOS.

Chapter 4: Diagnostics

NOTE: If you experience problems with setting up your system, always check the following things in the following order:

Memory, Video, CPU

By checking these items, you will most likely find out what the problem might have been when setting up your system. For more information on troubleshooting, check the TYAN website at: http://www.tyan.com.

4.1 Beep Codes

Fatal errors, which halt the boot process, are communicated through two kinds of audible beeps.

- •A single long beep followed by two short beeps: It indicates that a video error has occurred and the BIOS can't initialize the video screen to display and additional info.
- •A single long beep repeatedly: This indicates that a DRAM error has occurred.

The most common type of error is a memory error.

Before contacting your vendor or TYAN Technical Support, be sure that you note as much as you can about the beep code length and order that you experience. Also, be ready with information regarding add-in cards, drives and O/S to speed the support process and come to a quicker solution.

4.2 Flash Utility

Every BIOS file is unique for the motherboard it was designed for. For Flash Utilities, BIOS downloads, and information on how to properly use the Flash Utility with your motherboard, please check the TYAN web site: http://www.tyan.com/

Note



Please be aware that by flashing your BIOS, you agree that in the event of a BIOS flash failure, you must contact your dealer for a replacement BIOS. There are no exceptions. TYAN does not have a policy for replacing BIOS chips directly with end users. In no event will TYAN be held responsible for damages done by the end user.

4.3 - BIOS Post Code

Ozh Verify Real Mode Ozh Disable Non-Maskable Interrupt (NMI) Ozh Get CPU type Ozh Initialize system hardware Ozh Initialize chipset with initial POST values Ozh Initialize CPU registers Ozh Initialize Caches to initial POST values Ozh Initialize I/O component Ozh Initialize I/O component Ozh Initialize I/O component Ozh Initialize Power Management Ozh Initialize Power Ozh Initialize I/O Initialize Ozh Initialize Ozh Initialize Ozh Initialize Ozh Ini	Code	Boons / Description	Code	Boons / Description
O3h Disable Non-Maskable Interrupt (NMI) O4h Get CPU type O6h Initialize system hardware O8h Initialize chipset with initial POST values O8h Initialize caches to initial POST values O8h Initialize caches to initial POST values O8h Initialize caches to initial POST values O8h Initialize CPU registers O8h Initialize CPU registers O8h Initialize CPU registers O8h Initialize CPU registers O8h Initialize caches to initial POST values O9h Initialize the local bus IDE O9ST values O9h Initialize I/O component O9h Initialize Power Management O9h Initialize Power Management O9h Initialize Post values O9h Initialize Post Memory O9h Initialize Multi Processor O9h Initialize Post Memory O9h Initialize Multi Processor O9h Initialize Multi Processor O9h I		Beeps / Description		Beeps / Description
Disable Non-Maskable Initialize Phoenix Dispatch Manager Marm start shut down Marm start shut start shut down Marm start shut start shut start shut down Marm start shut start shut start shut start shut start shut down Marm start shut start shut start shut start shut down Marm start shut start shut	02n	verity Real Mode	3∠n	
Interrupt (NMI)	02h	Dioable Non Maskable	22h	Irequency
04h Get CPU type 36h Warm'start shut down 08h Initialize system hardware 38h Shadow system BIOS ROM 08h Initialize chipset with initial POST values 3Ch Advanced configuration of chipset registers registers with CMOS values 08h Enable CPU cache 42h Initialize interrupt vectors 0Bh Enable CPU cache 42h Initialize interrupt vectors 0Ch Initialize caches to initial POST values 45h POST device initialization 0Fh Initialize he local bus IDE 48h 2-1-2-3. Check ROM copyright notice 0Fh Initialize Power Management 49h Initialize PCI bus and devices 10h Initialize Power Management 49h Initialize PCI bus and devices 12h Restore CPU control word during warm boot 4Ah Initialize all video adapters in system 13h Initialize Reyboard controller 4Eh Display BIOS copyright notice 14h Initialize keyboard controller 4Eh Display CPU type and speed 17h Initialize cache before memory autosize 50h Display CPU type and speed	0311		3311	
06h Initialize system hardware 38h Shadow system BIOS ROM 08h Initialize chipset with initial POST values 3Ah Autosize cache 09h Set IN POST flag 3Ch Advanced configuration of chipset registers 0Ah Initialize CPU registers 3Dh Load alternate registers with CMOS values 0Bh Enable CPU cache 42h Initialize interrupt vectors 0Ch Initialize caches to initial POST values POST device initialization 0Eh Initialize the local bus IDE 48h Check video configuration against CMOS 10h Initialize Power Management 49h Initialize PCI bus and devices 11h Load alternate registers with initial POST values 44h Initialize all video adapters in system 12h Restore CPU control word during warm boot 44h Initialize all video adapters in system 13h Initialize keyboard controller 46h Shadow video BIOS ROM devices 14h Initialize keyboard controller 50h Display BIOS copyright notice 16h 1-2-2-3. BIOS ROM checksum 50h Display CPU type and speed	04b	Cet CDII type	36h	
Osh				
PÖST values Oh Set IN POST flag Oh Initialize CPU registers Oh Initialize CPU registers Oh Initialize CPU cache Oh Initialize Cache Initialize IVO component Oh Initialize IVO component Oh Initialize Power Management Oh Initialize Post values Oh Initialize Power Management Oh Initialize Post values Oh Restore CPU control word during warm boot devices Initialize Post Bus Mastering devices Initialize Roll Bus Mastering devices Initialize Acche before memory autosize Initialize Cache before memory autosize Initialize ISA board I				
OAh Initialize CPU registers OBh Enable CPU cache OCH Initialize interrupt vectors OCH Check intialization OCH Check intialize intialization OCH Check interrupt vector intialization OCH Check intialization OCH Check interrupt vector intialization OCH Check interrupt vector intialization OCH Check interver intialization OCH Check intialization OCH Check intialization OCH Check interver intialization OCH Check intialization OC	0011		JAII	Autosize cacile
Chipset registers OAh Initialize CPU registers OBh Enable CPU cache OCh Initialize caches to initial POST values OEh Initialize I/O component OEh Initialize I/O component OEh Initialize the local bus IDE OFH Initialize Power Management OEh Load alternate registers with initial POST values OEh Initialize Power Management OEh Load alternate registers with initial POST values OEh Initialize Power Management OEh Load alternate registers with initial POST values OEh Initialize Power Management OEh Initialize Power OEH Initi	09h		3Ch	Advanced configuration of
ORAN Initialize CPU registers ORAN Enable CPU cache ORAN Values OR	0011	cot iit i co i iiag	0011	
OBh Enable CPU cache OCh Initialize caches to initial POST values OEh Initialize I/O component OEh Initialize I/O component OEh Initialize I/O component OEh Initialize the local bus IDE OEh Initialize Power Management OEH	0Ah	Initialize CPU registers	3Dh	Load alternate registers with
OBh Enable CPU cache 42h Initialize interrupt vectors OCh Initialize caches to initial 45h POST device initialization OEh Initialize I/O component 46h 2-1-2-3. Check ROM copvright notice OFh Initialize the local bus IDE 48h Check video configuration against CMOS 10h Initialize Power Management 49h Initialize Poll bus and devices 11h Load alternate registers with initial POST values 4Ah Initialize all video adapters in system 12h Restore CPU control word during warm boot 4Bh QuietBoot start (optional) 13h Initialize PCI Bus Mastering devices 4Ch Shadow video BIOS ROM Gevices 14h Initialize keyboard controller 4Eh Display BIOS copyright notice 16h 1-2-2-3. BIOS ROM checksum 50h Display BIOS copyright notice 17h Initialize cache before memory autosize 51h Initialize EISA board 18h 8254 timer initialization 52h Test keyboard 1Ah 8237 DMA controller 54h Set key click if enabled 1Ch <td></td> <td> </td> <td></td> <td>CMOS values</td>				CMOS values
OEh	0Bh	Enable CPU cache		Initialize interrupt vectors
0Eh Initialize I/O component 46h 2-1-2-3. Check ROM copyright notice 0Fh Initialize Power Management 48h Check video configuration against CMOS 10h Initialize Power Management 49h Initialize PCI bus and devices 11h Load alternate registers with initial POST values 4Ah Initialize all video adapters in system 12h Restore CPU control word during warm boot 4Bh QuietBoot start (optional) 13h Initialize POI Bus Mastering devices 4Ch Shadow video BIOS ROM ontoice 14h Initialize keyboard controller devices 4Eh Display BIOS copyright notice 16h 1-2-2-3. BIOS ROM checksum 50h Display CPU type and speed 17h Initialize cache before memory autosize 51h Initialize EISA board 18h 8254 timer initialization 52h Test keyboard 1Ah 8237 DMA controller initialization 52h Set key click if enabled 1Ch Reset Programmable Interrupt Controller 58h 2-2-3-1. Test for unexpected interrupts 20h 1-3-1-1. Test B742 KBD 59h Initialize POST display	0Ch		45h	POST device initialization
OFh Initialize the local bus IDE 48h Check video configuration against CMOS 10h Initialize Power Management 49h Initialize PCI bus and devices 11h Load alternate registers with initial POST values in system 12h Restore CPU control word during warm boot Initialize PCI Bus Mastering devices 14h Initialize PCI Bus Mastering devices 14h Initialize keyboard controller 4Eh Display BIOS copyright notice 16h 1-2-3. BIOS ROM checksum 50h Display CPU type and speed 17h Initialize cache before memory autosize 51h Initialize EISA board 52h Set key click if enabled initialization 52h Set key click if enabled initialization 54h Set key click if enabled interruot Controller 1-3-1-1. Test DRAM refresh 59h Initialize POST display service 22h 1-3-1-3. Test 8742 KBD Controller 4 Set ES segment register to 4 GB 26h Enable A20 line 50h Test extended memory address lines 22h 1-3-4. RAM failure on data bits of low byte of memory bus				
10h	0Eh	Initialize I/O component	46h	
10h Initialize Power Management 11h Load alternate registers with initial POST values 12h Restore CPU control word during warm boot 13h Initialize PCI Bus Mastering devices 14h Initialize keyboard controller 16h 1-2-2-3. BIOS ROM checksum 17h Initialize cache before memory autosize 18h 8254 timer initialization 16h Reset Programmable Interrupt Controller 17h Reset Programmable Interrupt Controller 17h Set ES segment register to 4 GB 26h Enable A20 line 27h Clear 512 KB base RAM 28h Autosize DRAM 20h 1-3-4-3. RAM failure on data bits of low byte of memory bus				copyright notice
10h Initialize Power Management 11h Load alternate registers with initial POST values 12h Restore CPU control word during warm boot 13h Initialize PCI Bus Mastering devices 14h Initialize keyboard controller 16h 1-2-2-3 BIOS ROM checksum 17h Initialize cache before memory autosize 18h 8254 timer initialization 16h Reset Programmable interrupt Controller 16h Reset Programmable controller 17h Interrupt Controller 18h 8237 DMA controller 18h 8254 timer initialization 19h Set ES segment register to 4 GB 20h 1-3-1-1. Test DRAM refresh Set ES segment register to 4 GB 26h Autosize DRAM 28h QuietBoot start (optional) during warm boot 4Ch Shadow video BIOS ROM Display BIOS copyright notice 4Ch Display BIOS copyright notice 50h Display CPU type and speed 10h Initialize EISA board 10h Set key click if enabled 10h Set key click if enabled 10h Set ES tey click if enabled 10h Initialize POST display service 10h Set ES segment register to 4 GB 10h Disable CPU cache 10h Cear 512 KB base RAM 10h Display prompt "Press F2 to enter SETUP" 10h Disable CPU cache 10h Cear 512 KB base RAM 10h Display prompt "Press F2 to enter SETUP" 10h Disable CPU cache 10h Display prompt "Press F2 to enter SETUP" 10h Disable CPU cache 10h Cear 512 KB base RAM 10h Display prompt "Press F2 to enter SETUP" 10h Display Prompt "Press F2 to enter SE	0Fn	Initialize the local bus IDE	48h	Check video configuration
Management Load alternate registers with initial POST values 12h Restore CPU control word during warm boot 4Bh QuietBoot start (optional)	40h	Initialine Device	40h	
11hLoad älternate registers with initial POST values4AhInitialize all video adapters in system12hRestore CPU control word during warm boot4BhQuietBoot start (optional)13hInitialize PCI Bus Mastering devices4ChShadow video BIOS ROM14hInitialize keyboard controller4EhDisplay BIOS copyright notice16h1-2-2-3. BIOS ROM checksum50hDisplay CPU type and speed17hInitialize cache before memory autosize51hInitialize EISA board18h8254 timer initialization52hTest keyboard1Ah8237 DMA controller initialization54hSet key click if enabled1ChReset Programmable Interrupt Controller58h2-2-3-1. Test for unexpected interrupts20h1-3-1-1. Test DRAM refresh59hInitialize POST display service22h1-3-1-3. Test 8742 KBD5AhDisplay prompt "Press F2 to enter SETUP"24hSet ES segment register to 4 GB5BhDisable CPU cache26hEnable A20 line5ChTest extended memory address lines28hAutosize DRAM60hTest extended memory address lines29hInitialize POST Memory Manager64hJump to UserPatch12AhClear 512 KB base RAM64hJump to UserPatch12Ch1-3-4-3. RAM failure on data bits of low byte of memory bus67hInitialize Multi Processor APIC	ion		49n	
Initial POST values In system QuietBoot start (optional)	11h	Load alternate registers with	4Ah	Initialize all video adaptors
12h Restore CPU control word during warm boot 48h QuietBoot start (optional)	1 1111	initial POST values	4/411	
during warm boot 13h Initialize PCI Bus Mastering devices 14h Initialize keyboard controller 16h 1-2-2-3. BIOS ROM checksum 17h Initialize cache before memory autosize 18h 8254 timer initialization 16h 13-2-3. Test RAM between 512 and 640 KB 26h Enable A20 line 27h Initialize POST Memory Manager 28h Clear 512 KB base RAM 28h Clear 512 KB base RAM 26h Initialize Martin Initialize Not Service 28h Clear 512 KB base RAM 28h Initialize POST Multiplication 28h Clear 512 KB base RAM 29h Initialize POST Multiplication 29h Cantroller 20h Initialize POST Memory Manager 29h Clear 512 KB base RAM 29h Initialize POST Memory Manager 29h Clear 512 KB base RAM 20h Configure advanced cache registers 20h Initialize POST Multiplication 20h Configure advanced cache registers 20h Clear 512 KB base RAM 64h Initialize Multi Processor APIC	12h	Restore CPII control word	4Rh	
Initialize PCI Bus Mastering devices	1211		7011	QuietBoot start (optional)
14h Initialize keyboard controller 4Eh Display BIOS copyright	13h	Initialize PCI Bus Mastering	4Ch	Shadow video BIOS ROM
14hInitialize keyboard controller4EhDisplay BIOS copyright notice16h1-2-2-3. BIOS ROM checksum50hDisplay CPU type and speed17hInitialize cache before memory autosize51hInitialize EISA board18h8254 timer initialization52hTest keyboard1Ah8237 DMA controller initialization54hSet key click if enabled initialization1ChReset Programmable Interrupt Controller58h2-2-3-1. Test for unexpected interrupts20h1-3-1-1. Test DRAM refresh59hInitialize POST display service22h1-3-1-3. Test 8742 KBD Controller5AhDisplay prompt "Press F2 to enter SETUP"24hSet ES segment register to 4 GB5BhDisable CPU cache26hEnable A20 line5ChTest RAM between 512 and 640 KB28hAutosize DRAM60hTest extended memory29hInitialize POST Memory Manager62hTest extended memory address lines2AhClear 512 KB base RAM64hJump to UserPatch12Ch1-3-4-1. RAM failure on data bits of low byte of memory bus67hInitialize Multi Processor APIC		devices	10	
16h 1-2-2-3. BIOS ROM checksum 17h Initialize cache before memory autosize 18h 8254 timer initialization 17h Reset Programmable interrupt Controller 20h 1-3-1-1. Test DRAM refresh 22h Set ES segment register to 4 GB 26h Enable A20 line 27h Autosize DRAM 28h Autosize DRAM 29h Initialize POST Memory Manager 29h Clear 512 KB base RAM 20h Clear 512 KB dase	14h	Initialize keyboard controller	4Eh	Display BIOS copyright
Checksum				notice
17hInitialize cache before memory autosize51hInitialize EISA board18h8254 timer initialization52hTest keyboard1Ah8237 DMA controller initialization54hSet key click if enabled1ChReset Programmable Interrupt Controller58h2-2-3-1. Test for unexpected interrupts20h1-3-1-1. Test DRAM refresh59hInitialize POST display service22h1-3-1-3. Test 8742 KBD Controller5AhDisplay prompt "Press F2 to enter SETUP"24hSet ES segment register to 4 GB5BhDisable CPU cache26hEnable A20 line5ChTest RAM between 512 and 640 KB28hAutosize DRAM60hTest extended memory address lines29hInitialize POST Memory Manager62hTest extended memory address lines2AhClear 512 KB base RAM64hJump to UserPatch12Ch1-3-4-1. RAM failure on date bits of low byte of memory bus67hInitialize Multi Processor APIC	16h		50h	
memory autosize 18h 8254 timer initialization 52h Test keyboard 1Ah 8237 DMA controller 54h Set key click if enabled initialization 1Ch Reset Programmable Interrupt Controller 20h 1-3-1-1. Test DRAM refresh 59h Initialize POST display service 22h 1-3-1-3. Test 8742 KBD 5Ah Display prompt "Press F2 to enter SETUP" 24h Set ES segment register to 4 GB 26h Enable A20 line 5Ch Test RAM between 512 and 640 KB 28h Autosize DRAM 60h Test extended memory Manager 29h Initialize POST Memory Manager 2Ah Clear 512 KB base RAM 64h Jump to UserPatch1 2Ch 1-3-4-3. RAM failure on address 2Eh 1-3-4-3. RAM failure on data bits of low byte of memory bus				
18h8254 timer initialization52hTest keyboard1Ah8237 DMA controller initialization54hSet key click if enabled1ChReset Programmable Interrupt Controller58h2-2-3-1. Test for unexpected interrupts20h1-3-1-1. Test DRAM refresh59hInitialize POST display service22h1-3-1-3. Test 8742 KBD Controller5AhDisplay prompt "Press F2 to enter SETUP"24hSet ES segment register to 4 GB5BhDisable CPU cache26hEnable A20 line5ChTest RAM between 512 and 640 KB28hAutosize DRAM60hTest extended memory29hInitialize POST Memory Manager62hTest extended memory address lines2AhClear 512 KB base RAM64hJump to UserPatch12Ch1-3-4-1. RAM failure on address66hConfigure advanced cache registers2Eh1-3-4-3. RAM failure on data bits of low byte of memory bus67hInitialize Multi Processor APIC	1/h		51h	Initialize EISA board
1Ah8237 DMA controller initialization54hSet key click if enabled1ChReset Programmable Interrupt Controller58h2-2-3-1. Test for unexpected interrupts20h1-3-1-1. Test DRAM refresh59hInitialize POST display service22h1-3-1-3. Test 8742 KBD Controller5AhDisplay prompt "Press F2 to enter SETUP"24hSet ES segment register to 4 GB5BhDisable CPU cache26hEnable A20 line5ChTest RAM between 512 and 640 KB28hAutosize DRAM60hTest extended memory29hInitialize POST Memory Manager62hTest extended memory address lines2AhClear 512 KB base RAM64hJump to UserPatch12Ch1-3-4-1. RAM failure on address66hConfigure advanced cache registers2Eh1-3-4-3. RAM failure on data bits of low byte of memory bus67hInitialize Multi Processor APIC	40h		FOL	Took keydo and
initialization 1Ch Reset Programmable Interrupt Controller 20h 1-3-1-1. Test DRAM refresh 22h 1-3-1-3. Test 8742 KBD Controller 24h Set ES segment register to 4 GB 26h Enable A20 line 28h Autosize DRAM 29h Initialize POST Memory Manager 29h Clear 512 KB base RAM 20h Clear 512 KB base RAM 20h I-3-4-1. RAM failure on address 20h I-3-4-3. RAM failure on data bits of low byte of memory bus				
1Ch Reset Programmable Interrupt Controller 20h 1-3-1-1. Test DRAM refresh 22h 1-3-1-3. Test 8742 KBD Controller 24h Set ES segment register to 4 GB 26h Enable A20 line 28h Autosize DRAM 29h Initialize POST Memory Manager 2Ah Clear 512 KB base RAM 2Ch 1-3-4-1. RAM failure on data bits of low byte of memory bus 25h Initialize POST display service 27h Display prompt "Press F2 to enter SETUP" 28h Disable CPU cache 28h Test RAM between 512 and 640 KB 28h Test extended memory 29h Initialize POST Memory Manager 26h Clear 512 KB base RAM 27h Configure advanced cache registers 28h Initialize Multi Processor APIC	IAII		3411	Set key click if enabled
Interrupt Controller	1Ch		58h	2-2-3-1 Test for
20h	1011	Interrupt Controller	3011	
22h 1-3-1-3. Test 8742 KBD Display prompt "Press F2 to enter SETUP" 24h Set ES segment register to 4 GB 26h Enable A20 line 5Ch Test RAM between 512 and 640 KB 28h Autosize DRAM 60h Test extended memory 1 Initialize POST Memory 1 Manager 2Ah Clear 512 KB base RAM 64h Jump to UserPatch1 2Ch 1-3-4-1. RAM failure on address 1-3-4-3. RAM failure on data bits of low byte of memory bus	20h	1-3-1-1 Test DRAM refresh	59h	Initialize POST display
22h			00	service
24h Set ES segment register to 4 GB 26h Enable A20 line 28h Autosize DRAM 29h Initialize POST Memory Manager 2Ah Clear 512 KB base RAM 2Ch 1-3-4-1. RAM failure on address 2Eh 1-3-4-3. RAM failure on data bits of low byte of memory bus 5Ch Test RAM between 512 and 640 KB 7Ch Test extended memory address lines 6Ch Jump to UserPatch1 Configure advanced cache registers 6Ch Initialize Multi Processor APIC	22h	1-3-1-3. Test 8742 KBD	5Ah	Display prompt "Press F2 to
24h Set ES segment register to 4 GB 26h Enable A20 line 28h Autosize DRAM 29h Initialize POST Memory Manager 2Ah Clear 512 KB base RAM 2Ch 1-3-4-1. RAM failure on address 2Eh 1-3-4-3. RAM failure on data bits of low byte of memory bus 5Ch Test RAM between 512 and 640 KB 7Ch Test extended memory address lines 6Ch Jump to UserPatch1 Configure advanced cache registers 6Ch Initialize Multi Processor APIC				enter SETUP"
26h Enable A20 line 28h Autosize DRAM 29h Initialize POST Memory Manager 2Ah Clear 512 KB base RAM 2Ch 1-3-4-1. RAM failure on address 2Eh 1-3-4-3. RAM failure on data bits of low byte of memory bus 5Ch Test RAM between 512 and 640 KB 62h Test extended memory address lines 62h Jump to UserPatch1 Configure advanced cache registers 67h Initialize Multi Processor APIC	24h		5Bh	Disable CPU cache
28h Autosize DRAM 60h Test extended memory 29h Initialize POST Memory Manager 2Ah Clear 512 KB base RAM 64h Jump to UserPatch1 2Ch 1-3-4-1. RAM failure on address 2Eh 1-3-4-3. RAM failure on data bits of low byte of memory bus 640 KB 640 KB 640 KB 640 KB 640 KB 641 Test extended memory address lines 641 Jump to UserPatch1 662 Configure advanced cache registers 674 Initialize Multi Processor APIC				
28h Autosize DRAM 60h Test extended memory 29h Initialize POST Memory Manager 62h Test extended memory address lines 2Ah Clear 512 KB base RAM 64h Jump to UserPatch1 2Ch 1-3-4-1. RAM failure on address 66h Configure advanced cache registers 2Eh 1-3-4-3. RAM failure on data bits of low byte of memory bus 67h Initialize Multi Processor APIC	26h	Enable A20 line	5Ch	
29h Initialize POST Memory Manager 2Ah Clear 512 KB base RAM 2Ch 1-3-4-1. RAM failure on address 2Eh 1-3-4-3. RAM failure on data bits of low byte of memory bus 26h Initialize POST Memory address lines 26h Jump to UserPatch1 26h Configure advanced cache registers 26h Initialize Multi Processor APIC	001	Autoria DDAAA	001	
Manager 2Ah Clear 512 KB base RAM 2Ch 1-3-4-1. RAM failure on address 2Eh 1-3-4-3. RAM failure on data bits of low byte of memory bus Address lines 64h Jump to UserPatch1 Configure advanced cache registers 67h Initialize Multi Processor APIC				
2Ah Clear 512 KB base RAM 64h Jump to UserPatch1 2Ch 1.3-4-1. RAM failure on address 2Eh 1.3-4-3. RAM failure on data bits of low byte of memory bus 64h Jump to UserPatch1 Configure advanced cache registers 67h Initialize Multi Processor APIC	29n		o∠n	
2Ch 1-3-4-1. RAM failure on address 2Eh 1-3-4-3. RAM failure on data bits of low byte of memory bus 66h Configure advanced cache registers 67h Initialize Multi Processor APIC	24h	IVIAIIAYEI Cloor 512 KB basa DAM	64h	duuless iiiles
address registers 2Eh 1-3-4-3. RAM failure on data bits of low byte of memory bus registers 67h Initialize Multi Processor APIC		1 3 4 1 DAM failure on		Configure advanced cache
2Eh 1-3-4-3. RAM failure on data bits of low byte of memory bus 67h Initialize Multi Processor APIC	2011		0011	
data bits of low byte of MPIC memory bus	2Fh		67h	
memory bus		data bits of low byte of	3711	
		memory bus		
	2Fh		68h	Enable external and CPU

		n e	
001	svstem BIOS shadow	001	caches
30h	1-4-1-1. RAM failure on	69h	Setup System Management Mode (SMM) area
	data bits of high byte of		Mode (SMM) area
Cada	memory bus	Codo	Danna / Danawintian
Code	Beeps / Description	Code	Beeps / Description
6Ah	Display external L2 cache size	A2h	Check key lock
6Bh	Load custom defaults (optional)	A4h	Initialize Typematic rate
6Ch	Display shadow-area message	A8h	Erase F2 prompt
6Eh	Display possible high address for UMB recovery	AAh	Scan for F2 key stroke
70h	Display error messages	ACh	Enter SETUP
72h	Check for configuration errors	AEh	Clear Boot flag
76h	Check for keyboard errors	B0h	Check for errors
7Ch	Set up hardware interrupt vectors	B2h	POST done - prepare to boot operating system
7Eh	Initialize coprocessor if present	B4h	One short beep before boot
80h	Disable onboard Super I/O ports and IRQs	B5h	Terminate QuietBoot (optional)
81h	Late POST device initialization	B6h	Check password (optional)
82h	Detect and install external RS232 ports	B9h	Prepare Boot
83h	Configure non-MCD IDE controllers	BAh	Initialize DMI parameters
84h	Detect and install external parallel ports	BBh	Initialize PnP Option ROMs
85h	Initialize PC-compatible PnP ISA devices	BCh	Clear parity checkers
86h.	Re-initialize onboard I/O ports.	BDh	Display MultiBoot menu
87h	Configure Motherboard Devices	BEh	Clear screen (optional)
88h	Initialize BIOS Data Area	BFh	Check virus and backup reminders
89h	Enable Non-Maskable Interrupts (NMIs)	C0h	Try to boot with INT 19
8Ah	Initialize Extended BIOS Data Area	C1h	Initialize POST Error Manager (PEM)
8Bh	Test and initialize PS/2 mouse	C2h	Initialize error logging
8Ch	Initialize floppy controller	C3h	Initialize error display function
8Fh	Determine number of ATA drives (optional)	C4h	Initialize system error handler
90h	Initialize hard-disk controllers	C5h	PnPnd dual CMOS (optional)
91h	Initialize local-bus hard-disk controllers	C6h	Initialize notebook docking (optional)
92h	Jump to UserPatch2	C7h	Initialize notebook docking late
93h	Build MPTABLE for multi- processor boards	C8h	Force check (optional)
95h	Install CD ROM for boot	C9h	Extended checksum (optional)
96h	Clear huge ES segment	D2h	BIOS Boot Block

	register		
97h	Fixup Multi Processor table	E0h	BIOS Boot Block
98h	1-2. Search for option ROMs.	E1h	BIOS Boot Block
99h	Check for SMART Drive (optional)	E2h	Initialize the CPU
9Ah	Shadow option ROMs	E3h	Initialize system timer
9Ch	Set up Power Management	E4h	Initialize system I/O
9Dh	Initialize security engine (optional)	E5h	Check force recovery boot
9Eh	Enable hardware interrupts	E6h	Checksum BIOS ROM
9Fh	Determine number of ATA and SCSI drives	E7h	Go to BIOS
A0h	Set time of day	E8h	Set Huge Segment
Code	Beeps / Description	Code	Beeps / Description
E9h	Initialize Multi Processor	F1h	Initialize Run Time Clock
EAh	Initialize OEM special code	F2h	Initialize video
EBh	Initialize PIC and DMA	F3h	Initialize System
			Managemént Mode
ECh	Initialize Memory type	F4h	Managemént Mode Output one beep before boot
ECh EDh	Initialize Memory type Initialize Memory size	F4h F5h	Management Mode Output one beep before boot Boot to Mini DOS
ECh EDh EEh	Initialize Memory type Initialize Memory size Shadow Boot Block	F4h F5h F6h	Management Mode Output one beep before boot Boot to Mini DOS Clear Huge Segment
ECh EDh	Initialize Memory type Initialize Memory size	F4h F5h	Management Mode Output one beep before boot Boot to Mini DOS

Appendix I: SMDC Information

Overview

Tyan Server Management Daughter Card (SMDC) is a powerful yet cost-efficient solution for high-end server management hardware packages. Tyan's goal is to provide remote system monitoring and control even when the operating system is absence or simply fails. This empowers Tyan's server board with advanced industrial-standard features.

Tyan SMDC is a snap-in card that provides essential server management solution. It enables any IT Manager by providing multi-interfaces to access the hardware remotely and perform **monitor**, **control** and **diagnose** activities effectively.

Tyan SMDC is not a peripheral card. Unlike regular peripheral card such as AGP card, Network card or SCSI card, SMDC does not require any hardware specific driver. As long as a standby power comes into the system, SMDC will begin looking after the system.

Tyan SMDC provides diversified methods to communicate with the hardware. IT manager has the flexibility to choose among *Keyboard Controller Style* (KCS), *Block Transfer* (BT) style, Intelligent Chassis Management Bus (ICMB), Intelligent Platform Management Bus (IPMB), Emergency Management Port (EMP) and standard IPMI-Over-LAN communication as defined in latest IPMI 1.5 specification.

Tyan SMDC is compatible with all IPMI-compliance software as well as Tyan System OperatorTM (TSO) software package.

By adding SMDC, Tyan's server board becomes a highly manageable and IPMI compatible system with all the advanced features suggesting in IPMI Spec.

More detailed information on Tyan's SMDC card can be found on our website: http://www.tyan.com

Features of Tyan Server Management



Monitor various system components remotely -such as fans, processor temperature, and more



Remote power on and power off



Console redirect -the ability to view system remotely




Alert and error actions -such as audible beep, e-mail, power down and reboot



SMDC runs on stand-by power -the SMDC will continue to function, even if the system is not powered on

How SMDC and TSO Work


The brief descriptions below will help explain how these items function.



Appendix II: How to Make a Driver Diskette

Follow the steps below to make a driver diskette from the TYAN driver CD provided.


 Start the system and insert the TYAN CD into the CD-ROM drive to boot from CD. You will see the following menu. Then press [1] and [Enter] to boot the system to Tyan diskette maker. (If you would like to boot from hard disk, press 0 and Enter or just wait for 10 seconds to boot automatically from hard disk.).




2. Choose the chipset vender which you need from the main menu.

	TYAN Driver Diskette Maker V1.0
	** Main Menu** ====Choose Chipset Vendor====
01	Adaptec
02	nVidia
03	LSI
04	Intel
05	Promise
06	Silicon Image
07	VIA
0,	
	EXIT


3. The following picture pops up after selecting the chipset model.



4. After selecting the chipset model, select the OS to start the diskette making.



5. Follow the instruction on menu to insert a diskette and press [ENTER].



6. Using "ESC" key to quit the Tyan diskette maker. The system will automatically restart.

Glossary

ACPI (Advanced Configuration and Power Interface): a power management specification that allows the operating system to control the amount of power distributed to the computer's devices. Devices not in use can be turned off, reducing unnecessary power expenditure.

AGP (Accelerated Graphics Port): a PCI-based interface which was designed specifically for demands of 3D graphics applications. The 32-bit AGP channel directly links the graphics controller to the main memory. While the channel runs at only 66 MHz, it supports data transmission during both the rising and falling ends of the clock cycle, yielding an effective speed of 133 MHz.

ATAPI (AT Attachment Packet Interface): also known as IDE or ATA; a drive implementation that includes the disk controller on the device itself. It allows CD-ROMs and tape drives to be configured as master or slave devices, just like HDDs.

ATX: the form factor designed to replace the AT form factor. It improves on the AT design by rotating the board 90 degrees, so that the IDE connectors are closer to the drive bays, and the CPU is closer to the power supply and cooling fan. The keyboard, mouse, USB, serial, and parallel ports are built-in.

Bandwidth: refers to carrying capacity. The greater the bandwidth, the more data the bus, phone line, or other electrical path, can carry. Greater bandwidth, then, also results in greater speed.

BBS (BIOS Boot Specification): is a feature within the BIOS that creates, prioritizes, and maintains a list of all Initial Program Load (IPL) devices, and then stores that list in NVRAM. IPL devices have the ability to load and execute an OS, as well as provide the ability to return to the BIOS if the OS load process fails for some reason. At that point, the next IPL device is called upon to attempt loading of the OS.

BIOS (Basic Input/Output System): the program that resides in the ROM chip, and provides the basic instructions for controlling your computer's hardware. Both the operating system and application software use BIOS routines to ensure compatibility.

Buffer: a portion of RAM which is used to temporarily store data, usually from an application, though it is also used when printing, and in most keyboard drivers. The CPU can manipulate data in a buffer before copying it, all at once, to a disk drive. While this improves system performance --- reading to or writing from a disk drive a single time is much faster than doing so repeatedly --- there is also the possibility of losing your data should the system crash. Information stored in a buffer is temporarily stored, not permanently saved.

Bus: a data pathway. The term is used especially to refer to the connection between the processor and system memory, and between the processor and PCI or ISA local buses.

Bus mastering: allows peripheral devices and IDEs to access the system memory without going through the CPU (similar to DMA channels).

Cache: a temporary storage area for data that will be needed often by an application. Using a cache lowers data access times, since the needed information is stored in the SRAM instead of in the slow DRAM. Note that the cache is also much smaller than your regular memory: a typical cache size is 512KB, while you may have as much as 4GB of regular memory.

Cache size: refers to the physical size of the cache onboard. This should not be confused with the cacheable area, which is the total amount of memory which can be scanned by the system in search of data to put into the cache. A typical setup would be a cache size of 512KB, and a cacheable area of 512MB. In this case, up to 512KB of the main memory onboard is capable of being cached. However, only 512KB of this memory will be in the cache at any given moment. Any main memory above 512MB could never be cached.

Closed and open jumpers: jumpers and jumper pins are active when they are "on" or "closed", and inactive when they are "off" or "open".

CMOS (Complementary Metal-Oxide Semiconductors): chips that hold the basic startup information for the BIOS.

COM port: another name for the serial port, which is called as such because it transmits the eight bits of a byte of data along one wire, and receives data on another single wire (that is, the data is transmitted in serial form, one bit after another). Parallel ports transmit the bits of a byte on eight different wires at the same time (that is, in parallel form, eight bits at the same time).

DDR (Double Data Rate): is a technology designed to double the clock speed of the memory. It activates output on both the rising and falling edge of the system clock rather than on just the rising edge, potentially doubling output.

DIMM (Dual In-line Memory Module): faster and more capacious form of RAM than SIMMs, and do not need to be installed in pairs.

DIMM bank: sometimes called DIMM sockets, because the physical slot and the logical unit are the same. That is, one DIMM module fits into one DIMM socket, which is capable of acting as a memory bank.

DMA (Direct Memory Access): channels that are similar to IRQs. DMA channels allow hardware devices (like soundcards or keyboards) to access the main memory without involving the CPU. This frees up CPU resources for other tasks. As with

IRQs, it is vital that you do not double up devices on a single line. Plug-n-Play devices will take care of this for you.

Doze mode: in this mode, only the CPU's speed is slowed. DRAM (Dynamic RAM): widely available, very affordable form of RAM which has the unfortunate tendency to lose data if it is not recharged regularly (every few milliseconds). This refresh requirement makes DRAM three to ten times slower than non-recharged RAM such as SRAM.

ECC (Error Correction Code or Error Checking and Correcting): allows data to be checked for errors during run-time. Errors can subsequently be corrected at the same time that they're found.

EEPROM (Electrically Erasable Programmable ROM): also called Flash BIOS, is a ROM chip which can, unlike normal ROM, be updated. This allows you to keep up with changes in the BIOS programs without having to buy a new chip. TYAN's BIOS updates can be found at http://www.tyan.com

EMRL: Embedded RAID Logic. An Adaptec specific RAID technology.

ESCD (Extended System Configuration Data): a format for storing information about Plug-n-Play devices in the system BIOS. This information helps properly configure the system each time it boots.

Fault-tolerance: a term describing a system where one component can quickly be replaced without causing a loss of service, such as in a RAID system.

Firmware: low-level software that controls the system hardware.

Form factor: an industry term for the size, shape, power supply type, and external connector type of the Personal Computer Board (PCB) or motherboard. The standard form factors are the AT and ATX, although TYAN also makes some Baby-AT and ATX Footprint boards.

Global timer: onboard hardware timer, such as the Real-Time Clock (RTC).

Handshaking: a process where two devices initiate communications. One device, typically the server, sends a message to another device, typically a client, in order to request establishment of a communications channel. The two devices will then exchange messages back and forth in order to settle on a communications protocol.

HDD: stands for Hard Disk Drive, a type of fixed drive.

H-SYNC: controls the horizontal synchronization/properties of the monitor.

IC (Integrated Circuit): the formal name for the computer chip.

IDE (Integrated Device/Drive Electronics): a simple, self-contained HDD interface. It can handle drives up to 8.4 GB in size. Almost all IDEs sold now are in fact Enhanced IDEs (EIDEs), with maximum capacity determined by the hardware controller.

IDE INT (IDE Interrupt): a hardware interrupt signal that goes to the IDE.

I/O (Input/Output): the connection between your computer and another piece of hardware (mouse, keyboard, etc.)

Initial Program Load (IPL): a feature built into BBS-compliant devices, describing those devices as capable of loading and executing an OS, as well as being able to provide control back to the BIOS if the loading attempt fails.

IPL: see Initial Program Load.

IRQ (Interrupt Request): an electronic request that runs from a hardware device to the CPU. The interrupt controller assigns priorities to incoming requests and delivers them to the CPU. It is important that there is only one device hooked up to each IRQ line; doubling up devices on IRQ lines can lock up your system. Plug-n-Play operating systems can take care of these details for you.

ISA (Industry Standard Architecture): a slower 8- or 16-bit bus (data pathway).

Latency: the amount of time that one part of a system spends waiting for another part to catch up. This is most common when the system sends data out to a peripheral device, and it waiting for the peripheral to send some data back (peripherals tend to be slower than onboard system components).

Mirroring: see RAID.

NVRAM: ROM and EEPROM are both examples of Non-Volatile RAM, memory that holds its data without power. DRAM, in contrast, is volatile.

OEMs (Original Equipment Manufacturers): Compaq or IBM package other companies' motherboards and hardware inside their case and sell them.

Parallel port: transmits the bits of a byte on eight different wires at the same time (that is, in parallel form, eight bits at the same time).

PCI (Peripheral Component Interconnect): a 32 or 64-bit local bus (data pathway) which is faster than the ISA bus. Local buses are those which operate within a single system (as opposed to a network bus, which connects multiple systems).

PCI PIO (PCI Programmable Input/Output) modes: the data transfer modes used by IDE drives. These modes use the CPU for data transfer (in contrast, DMA channels do not). PCI refers to the type of bus used by these modes to communicate with the CPU.

PCI-to-PCI bridge: allows you to connect multiple PCI devices onto one PCI slot.

Pipeline burst SRAM: a type of RAM that can maintain it's data as long as power is provided to the memory chips. In this configuration, SRAM requests are pipelined, which means that larger packets of data are sent to the memory at one time, and acted upon quickly. This type of SRAM operates at bus speeds higher than 66MHz.

Pipelining: improves system performance by allowing the CPU to begin executing a second instruction before the first is completed. A pipeline can be likened to an assembly line, with a given part of the pipeline repeatedly executing a set part of an operation on a series of instructions.

PM timers (Power Management timers): software timers that count down the number of seconds or minutes until the system times out and enters sleep, suspend, or doze mode.

PnP (Plug-n-Play): a design standard that has become ascendant in the industry. Plug-n-Play devices require little set-up to use. Novice end users can simply plug them into a computer that is running on a Plug-n-Play aware operating system (such as Windows 98), and go to work. Devices and operating systems that are not Plug-n-Play require you to reconfigure your system each time you add or change any part of your hardware.

PXE (Preboot Execution Environment): one of four components that together make up the Wired for Management 2.0 baseline specification. PXE was designed to define a standard set of preboot protocol services within a client, towards the goal of allowing networked-based booting to boot using industry standard protocols.

RAID (Redundant Array of Independent Disks): a way for the same data to be stored in different places on many hard drives. By using this method, the data is stored redundantly, also the multiple hard drives will appear as a single drive to the operating system. RAID level 0 is known as striping, where data is striped (or overlapped) across multiple hard drives, but offers no fault-tolerance. RAID level 1 is known as mirroring, which stores the data within at least two hard drives, but does not stripe. RAID level 1 also allows for faster access time and fault-tolerance, since either hard drive can be read at the same time. RAID level 0+1 is both striping and mirroring, providing fault-tolerance, striping, and faster access all at the same time.

RAIDIOS: stands for RAID I/O Steering, a type of RAID technology from Intel. RAIDIOS is a specification used to enable an embedded I/O controller, embedded on the motherboard, to be used as just an I/O controller or to be the I/O component of a hardware RAID subsystem. The RAIDIOS circuit allows an I/O Processor (either embedded on the motherboard or on an add-in card) to configure the I/O controller and service the I/O controller's interrupts. The I/O controller and the I/O Processor together are two of the primary components of a hardware RAID subsystem.

RAM (Random Access Memory): technically refers to a type of memory where any byte can be accessed without touching the adjacent data, is often used to refer to the system's main memory. This memory is available to any program running on the computer.

ROM (Read-Only Memory): a storage chip which contains the BIOS; the basic instructions required to boot the computer and start up the operating system.

SATA (Serial ATA): is an evolutionary replacement for the Parallel ATA physical storage interface. Serial ATA is a drop-in solution in that it is compatible with today's software and operating systems. It will provide for systems which are easier to design, with cables that are simpler to route and install, smaller cable connectors, and lower voltage requirements.

SDRAM (Synchronous Dynamic RAM): called as such because it can keep two sets of memory addresses open simultaneously. By transferring data alternately from one set of addresses and then the other, SDRAM cuts down on the delays associated with non-synchronous RAM, which must close one address bank before opening the next.

Serial port: called as such because it transmits the eight bits of a byte of data along one wire, and receives data on another single wire (that is, the data is transmitted in serial form, one bit after another).

SCSI Interrupt Steering Logic (SISL): Architecture that allows a RAID controller, such as AcceleRAID 150, 200 or 250, to implement RAID on a system board-embedded SCSI bus or a set of SCSI busses. SISL: SCSI Interrupt Steering Logic (LSI) (only on LSI SCSI boards)

SIMM (Single In-line Memory Module): formally the most common form of RAM for motherboards. They must be installed in pairs, and do not have the carrying capacity or the speed of DIMM modules.

Sleep/Suspend mode: in this mode, all devices except the CPU shut down.

SRAM (Static RAM): unlike DRAM, this type of RAM does not need to be refreshed in order to prevent data loss. Thus, it is faster and more expensive.

SSI (Server System Infrastructure): an industry initiative intended to provide ready-to-use design specifications for common server hardware elements (chassis, power supplies, and racks) to promote and support server industry growth.

Standby mode: in this mode, the video and hard drives shut down; all other devices continue to operate normally.

Striping: see RAID

UltraDMA-33/66/100: a fast version of the old DMA channel. UltraDMA is also called UltraATA. Without proper UltraDMA controller, your system cannot take advantage of higher data transfer rates of the new UltraDMA/UltraATA hard drives.

USB (Universal Serial Bus): a versatile port. This one port type can function as a serial, parallel, mouse, keyboard or joystick port. It is fast enough to support video transfer, and is capable of supporting up to 127 daisy-chained peripheral devices.

VGA (Video Graphics Array): the PC video display standard

V-SYNC: controls the vertical scanning properties of the monitor.

ZCR: Zero Channel RAID. PCI card that allows a RAID card to use the onboard SCSI chip, thus lowering cost of RAID solution

ZIF Socket (Zero Insertion Force socket): these sockets make it possible to insert CPUs without damaging the sensitive CPU pins. The CPU is lightly placed in an open ZIF socket, and a lever is pulled down. This shift the processor over and down, guiding into the board and locking it into place.

Technical Support

If a problem arises with your system, you should turn to your dealer for help first. Your system has most likely been configured by them, and they should have the best idea of what hardware and software your system contains. Furthermore, if you purchased your system from a dealer near you, you can bring your system to them to have it serviced instead of attempting to do so yourself (which can have expensive consequences).

Help Resources:

- 1. See the beep codes section of this manual.
- 2. See the TYAN website for FAQ's, bulletins, driver updates, and other information: http://www.tyan.com
- 3. Contact your dealer for help BEFORE calling TYAN.
- 4. Check the TYAN user group: alt.comp.periphs.mainboard.TYAN

Returning Merchandise for Service

During the warranty period, contact your distributor or system vendor FIRST for any product problems. This warranty only covers normal customer use and does not cover damages incurred during shipping or failure due to the alteration, misuse, abuse, or improper maintenance of products.

NOTE: A receipt or copy of your invoice marked with the date of purchase is required before any warranty service can be rendered. You may obtain service by calling the manufacturer for a Return Merchandise Authorization (RMA) number. The RMA number should be prominently displayed on the outside of the shipping carton and the package should be mailed prepaid. TYAN will pay to have the board shipped back to you.

?

Notice for the USA

Compliance Information Statement (Declaration of Conformity Procedure) DoC FCC Part 15: This device complies with part 15 of the FCC

Operation is subject to the following conditions:

This device may not cause harmful interference, and

This device must accept any interference received including interference that may cause undesired operation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try one or more of the following measures:

Reorient or relocate the receiving antenna.

Increase the separation between the equipment and the receiver. Plug the equipment into an outlet on a circuit different from that of the receiver. Consult the dealer on an experienced radio/television technician for help.

Notice for Canada

This apparatus complies with the Class B limits for radio interference as specified in the Canadian Department of Communications Radio Interference Regulations. (Cet appareil est conforme aux norms de Classe B d'interference radio tel que specifie par le Ministere Canadien des Communications dans les reglements d'ineteference radio.)



Notice for Europe (CE Mark)
This product is in conformity with the Council Directive 89/336/EEC, 92/31/EEC (EMC).

CAUTION: Lithium battery included with this board. Do not puncture, mutilate, or dispose of battery in fire. Danger of explosion if battery is incorrectly replaced. Replace only with the same or equivalent type recommended by manufacturer. Dispose of used battery according to manufacturer instructions and in accordance with your local regulations.

Document #: D1798-120